
avProj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b47c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  0800b61c  0800b61c  0001b61c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b6a4  0800b6a4  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  0800b6a4  0800b6a4  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b6a4  0800b6a4  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b6a4  0800b6a4  0001b6a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b6a8  0800b6a8  0001b6a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800b6ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          00001490  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001508  20001508  00020078  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ccfb  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e58  00000000  00000000  0003cd9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001948  00000000  00000000  00040bf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000016e0  00000000  00000000  00042540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002511b  00000000  00000000  00043c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026ea5  00000000  00000000  00068d3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d86ca  00000000  00000000  0008fbe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001682aa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006a14  00000000  00000000  001682fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b604 	.word	0x0800b604

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	0800b604 	.word	0x0800b604

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2uiz>:
 8000a2c:	004a      	lsls	r2, r1, #1
 8000a2e:	d211      	bcs.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d211      	bcs.n	8000a5a <__aeabi_d2uiz+0x2e>
 8000a36:	d50d      	bpl.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d40e      	bmi.n	8000a60 <__aeabi_d2uiz+0x34>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5e:	d102      	bne.n	8000a66 <__aeabi_d2uiz+0x3a>
 8000a60:	f04f 30ff 	mov.w	r0, #4294967295
 8000a64:	4770      	bx	lr
 8000a66:	f04f 0000 	mov.w	r0, #0
 8000a6a:	4770      	bx	lr

08000a6c <__aeabi_frsub>:
 8000a6c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a70:	e002      	b.n	8000a78 <__addsf3>
 8000a72:	bf00      	nop

08000a74 <__aeabi_fsub>:
 8000a74:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a78 <__addsf3>:
 8000a78:	0042      	lsls	r2, r0, #1
 8000a7a:	bf1f      	itttt	ne
 8000a7c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a80:	ea92 0f03 	teqne	r2, r3
 8000a84:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a88:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a8c:	d06a      	beq.n	8000b64 <__addsf3+0xec>
 8000a8e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a92:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a96:	bfc1      	itttt	gt
 8000a98:	18d2      	addgt	r2, r2, r3
 8000a9a:	4041      	eorgt	r1, r0
 8000a9c:	4048      	eorgt	r0, r1
 8000a9e:	4041      	eorgt	r1, r0
 8000aa0:	bfb8      	it	lt
 8000aa2:	425b      	neglt	r3, r3
 8000aa4:	2b19      	cmp	r3, #25
 8000aa6:	bf88      	it	hi
 8000aa8:	4770      	bxhi	lr
 8000aaa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ab6:	bf18      	it	ne
 8000ab8:	4240      	negne	r0, r0
 8000aba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000abe:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ac2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ac6:	bf18      	it	ne
 8000ac8:	4249      	negne	r1, r1
 8000aca:	ea92 0f03 	teq	r2, r3
 8000ace:	d03f      	beq.n	8000b50 <__addsf3+0xd8>
 8000ad0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ad4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ad8:	eb10 000c 	adds.w	r0, r0, ip
 8000adc:	f1c3 0320 	rsb	r3, r3, #32
 8000ae0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ae4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ae8:	d502      	bpl.n	8000af0 <__addsf3+0x78>
 8000aea:	4249      	negs	r1, r1
 8000aec:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000af0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000af4:	d313      	bcc.n	8000b1e <__addsf3+0xa6>
 8000af6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000afa:	d306      	bcc.n	8000b0a <__addsf3+0x92>
 8000afc:	0840      	lsrs	r0, r0, #1
 8000afe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b02:	f102 0201 	add.w	r2, r2, #1
 8000b06:	2afe      	cmp	r2, #254	; 0xfe
 8000b08:	d251      	bcs.n	8000bae <__addsf3+0x136>
 8000b0a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b0e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b12:	bf08      	it	eq
 8000b14:	f020 0001 	biceq.w	r0, r0, #1
 8000b18:	ea40 0003 	orr.w	r0, r0, r3
 8000b1c:	4770      	bx	lr
 8000b1e:	0049      	lsls	r1, r1, #1
 8000b20:	eb40 0000 	adc.w	r0, r0, r0
 8000b24:	3a01      	subs	r2, #1
 8000b26:	bf28      	it	cs
 8000b28:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b2c:	d2ed      	bcs.n	8000b0a <__addsf3+0x92>
 8000b2e:	fab0 fc80 	clz	ip, r0
 8000b32:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b36:	ebb2 020c 	subs.w	r2, r2, ip
 8000b3a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b3e:	bfaa      	itet	ge
 8000b40:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b44:	4252      	neglt	r2, r2
 8000b46:	4318      	orrge	r0, r3
 8000b48:	bfbc      	itt	lt
 8000b4a:	40d0      	lsrlt	r0, r2
 8000b4c:	4318      	orrlt	r0, r3
 8000b4e:	4770      	bx	lr
 8000b50:	f092 0f00 	teq	r2, #0
 8000b54:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b58:	bf06      	itte	eq
 8000b5a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b5e:	3201      	addeq	r2, #1
 8000b60:	3b01      	subne	r3, #1
 8000b62:	e7b5      	b.n	8000ad0 <__addsf3+0x58>
 8000b64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b6c:	bf18      	it	ne
 8000b6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b72:	d021      	beq.n	8000bb8 <__addsf3+0x140>
 8000b74:	ea92 0f03 	teq	r2, r3
 8000b78:	d004      	beq.n	8000b84 <__addsf3+0x10c>
 8000b7a:	f092 0f00 	teq	r2, #0
 8000b7e:	bf08      	it	eq
 8000b80:	4608      	moveq	r0, r1
 8000b82:	4770      	bx	lr
 8000b84:	ea90 0f01 	teq	r0, r1
 8000b88:	bf1c      	itt	ne
 8000b8a:	2000      	movne	r0, #0
 8000b8c:	4770      	bxne	lr
 8000b8e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b92:	d104      	bne.n	8000b9e <__addsf3+0x126>
 8000b94:	0040      	lsls	r0, r0, #1
 8000b96:	bf28      	it	cs
 8000b98:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b9c:	4770      	bx	lr
 8000b9e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ba2:	bf3c      	itt	cc
 8000ba4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ba8:	4770      	bxcc	lr
 8000baa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bae:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bb2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb6:	4770      	bx	lr
 8000bb8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bbc:	bf16      	itet	ne
 8000bbe:	4608      	movne	r0, r1
 8000bc0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bc4:	4601      	movne	r1, r0
 8000bc6:	0242      	lsls	r2, r0, #9
 8000bc8:	bf06      	itte	eq
 8000bca:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bce:	ea90 0f01 	teqeq	r0, r1
 8000bd2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_ui2f>:
 8000bd8:	f04f 0300 	mov.w	r3, #0
 8000bdc:	e004      	b.n	8000be8 <__aeabi_i2f+0x8>
 8000bde:	bf00      	nop

08000be0 <__aeabi_i2f>:
 8000be0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	bf48      	it	mi
 8000be6:	4240      	negmi	r0, r0
 8000be8:	ea5f 0c00 	movs.w	ip, r0
 8000bec:	bf08      	it	eq
 8000bee:	4770      	bxeq	lr
 8000bf0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000bf4:	4601      	mov	r1, r0
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	e01c      	b.n	8000c36 <__aeabi_l2f+0x2a>

08000bfc <__aeabi_ul2f>:
 8000bfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000c00:	bf08      	it	eq
 8000c02:	4770      	bxeq	lr
 8000c04:	f04f 0300 	mov.w	r3, #0
 8000c08:	e00a      	b.n	8000c20 <__aeabi_l2f+0x14>
 8000c0a:	bf00      	nop

08000c0c <__aeabi_l2f>:
 8000c0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c10:	bf08      	it	eq
 8000c12:	4770      	bxeq	lr
 8000c14:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c18:	d502      	bpl.n	8000c20 <__aeabi_l2f+0x14>
 8000c1a:	4240      	negs	r0, r0
 8000c1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c20:	ea5f 0c01 	movs.w	ip, r1
 8000c24:	bf02      	ittt	eq
 8000c26:	4684      	moveq	ip, r0
 8000c28:	4601      	moveq	r1, r0
 8000c2a:	2000      	moveq	r0, #0
 8000c2c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c30:	bf08      	it	eq
 8000c32:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c36:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c3a:	fabc f28c 	clz	r2, ip
 8000c3e:	3a08      	subs	r2, #8
 8000c40:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c44:	db10      	blt.n	8000c68 <__aeabi_l2f+0x5c>
 8000c46:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c50:	f1c2 0220 	rsb	r2, r2, #32
 8000c54:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c58:	fa20 f202 	lsr.w	r2, r0, r2
 8000c5c:	eb43 0002 	adc.w	r0, r3, r2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f102 0220 	add.w	r2, r2, #32
 8000c6c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c70:	f1c2 0220 	rsb	r2, r2, #32
 8000c74:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c78:	fa21 f202 	lsr.w	r2, r1, r2
 8000c7c:	eb43 0002 	adc.w	r0, r3, r2
 8000c80:	bf08      	it	eq
 8000c82:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c86:	4770      	bx	lr

08000c88 <__aeabi_fmul>:
 8000c88:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c8c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c90:	bf1e      	ittt	ne
 8000c92:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c96:	ea92 0f0c 	teqne	r2, ip
 8000c9a:	ea93 0f0c 	teqne	r3, ip
 8000c9e:	d06f      	beq.n	8000d80 <__aeabi_fmul+0xf8>
 8000ca0:	441a      	add	r2, r3
 8000ca2:	ea80 0c01 	eor.w	ip, r0, r1
 8000ca6:	0240      	lsls	r0, r0, #9
 8000ca8:	bf18      	it	ne
 8000caa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cae:	d01e      	beq.n	8000cee <__aeabi_fmul+0x66>
 8000cb0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cb4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cb8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cbc:	fba0 3101 	umull	r3, r1, r0, r1
 8000cc0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cc4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cc8:	bf3e      	ittt	cc
 8000cca:	0049      	lslcc	r1, r1, #1
 8000ccc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cd0:	005b      	lslcc	r3, r3, #1
 8000cd2:	ea40 0001 	orr.w	r0, r0, r1
 8000cd6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cda:	2afd      	cmp	r2, #253	; 0xfd
 8000cdc:	d81d      	bhi.n	8000d1a <__aeabi_fmul+0x92>
 8000cde:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	4770      	bx	lr
 8000cee:	f090 0f00 	teq	r0, #0
 8000cf2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000cf6:	bf08      	it	eq
 8000cf8:	0249      	lsleq	r1, r1, #9
 8000cfa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cfe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d02:	3a7f      	subs	r2, #127	; 0x7f
 8000d04:	bfc2      	ittt	gt
 8000d06:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d0a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d0e:	4770      	bxgt	lr
 8000d10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	3a01      	subs	r2, #1
 8000d1a:	dc5d      	bgt.n	8000dd8 <__aeabi_fmul+0x150>
 8000d1c:	f112 0f19 	cmn.w	r2, #25
 8000d20:	bfdc      	itt	le
 8000d22:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d26:	4770      	bxle	lr
 8000d28:	f1c2 0200 	rsb	r2, r2, #0
 8000d2c:	0041      	lsls	r1, r0, #1
 8000d2e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d32:	f1c2 0220 	rsb	r2, r2, #32
 8000d36:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d3e:	f140 0000 	adc.w	r0, r0, #0
 8000d42:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d46:	bf08      	it	eq
 8000d48:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d4c:	4770      	bx	lr
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d56:	bf02      	ittt	eq
 8000d58:	0040      	lsleq	r0, r0, #1
 8000d5a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d5e:	3a01      	subeq	r2, #1
 8000d60:	d0f9      	beq.n	8000d56 <__aeabi_fmul+0xce>
 8000d62:	ea40 000c 	orr.w	r0, r0, ip
 8000d66:	f093 0f00 	teq	r3, #0
 8000d6a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d6e:	bf02      	ittt	eq
 8000d70:	0049      	lsleq	r1, r1, #1
 8000d72:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d76:	3b01      	subeq	r3, #1
 8000d78:	d0f9      	beq.n	8000d6e <__aeabi_fmul+0xe6>
 8000d7a:	ea41 010c 	orr.w	r1, r1, ip
 8000d7e:	e78f      	b.n	8000ca0 <__aeabi_fmul+0x18>
 8000d80:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d84:	ea92 0f0c 	teq	r2, ip
 8000d88:	bf18      	it	ne
 8000d8a:	ea93 0f0c 	teqne	r3, ip
 8000d8e:	d00a      	beq.n	8000da6 <__aeabi_fmul+0x11e>
 8000d90:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d94:	bf18      	it	ne
 8000d96:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d9a:	d1d8      	bne.n	8000d4e <__aeabi_fmul+0xc6>
 8000d9c:	ea80 0001 	eor.w	r0, r0, r1
 8000da0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000da4:	4770      	bx	lr
 8000da6:	f090 0f00 	teq	r0, #0
 8000daa:	bf17      	itett	ne
 8000dac:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000db0:	4608      	moveq	r0, r1
 8000db2:	f091 0f00 	teqne	r1, #0
 8000db6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dba:	d014      	beq.n	8000de6 <__aeabi_fmul+0x15e>
 8000dbc:	ea92 0f0c 	teq	r2, ip
 8000dc0:	d101      	bne.n	8000dc6 <__aeabi_fmul+0x13e>
 8000dc2:	0242      	lsls	r2, r0, #9
 8000dc4:	d10f      	bne.n	8000de6 <__aeabi_fmul+0x15e>
 8000dc6:	ea93 0f0c 	teq	r3, ip
 8000dca:	d103      	bne.n	8000dd4 <__aeabi_fmul+0x14c>
 8000dcc:	024b      	lsls	r3, r1, #9
 8000dce:	bf18      	it	ne
 8000dd0:	4608      	movne	r0, r1
 8000dd2:	d108      	bne.n	8000de6 <__aeabi_fmul+0x15e>
 8000dd4:	ea80 0001 	eor.w	r0, r0, r1
 8000dd8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ddc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000de0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000de4:	4770      	bx	lr
 8000de6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dea:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000dee:	4770      	bx	lr

08000df0 <__aeabi_fdiv>:
 8000df0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000df4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000df8:	bf1e      	ittt	ne
 8000dfa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dfe:	ea92 0f0c 	teqne	r2, ip
 8000e02:	ea93 0f0c 	teqne	r3, ip
 8000e06:	d069      	beq.n	8000edc <__aeabi_fdiv+0xec>
 8000e08:	eba2 0203 	sub.w	r2, r2, r3
 8000e0c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e10:	0249      	lsls	r1, r1, #9
 8000e12:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e16:	d037      	beq.n	8000e88 <__aeabi_fdiv+0x98>
 8000e18:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e1c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e20:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e24:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	bf38      	it	cc
 8000e2c:	005b      	lslcc	r3, r3, #1
 8000e2e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e32:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e36:	428b      	cmp	r3, r1
 8000e38:	bf24      	itt	cs
 8000e3a:	1a5b      	subcs	r3, r3, r1
 8000e3c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e40:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e44:	bf24      	itt	cs
 8000e46:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e4a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e4e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e52:	bf24      	itt	cs
 8000e54:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e58:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e5c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e66:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e6a:	011b      	lsls	r3, r3, #4
 8000e6c:	bf18      	it	ne
 8000e6e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e72:	d1e0      	bne.n	8000e36 <__aeabi_fdiv+0x46>
 8000e74:	2afd      	cmp	r2, #253	; 0xfd
 8000e76:	f63f af50 	bhi.w	8000d1a <__aeabi_fmul+0x92>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e80:	bf08      	it	eq
 8000e82:	f020 0001 	biceq.w	r0, r0, #1
 8000e86:	4770      	bx	lr
 8000e88:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e8c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e90:	327f      	adds	r2, #127	; 0x7f
 8000e92:	bfc2      	ittt	gt
 8000e94:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e98:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e9c:	4770      	bxgt	lr
 8000e9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea2:	f04f 0300 	mov.w	r3, #0
 8000ea6:	3a01      	subs	r2, #1
 8000ea8:	e737      	b.n	8000d1a <__aeabi_fmul+0x92>
 8000eaa:	f092 0f00 	teq	r2, #0
 8000eae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eb2:	bf02      	ittt	eq
 8000eb4:	0040      	lsleq	r0, r0, #1
 8000eb6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eba:	3a01      	subeq	r2, #1
 8000ebc:	d0f9      	beq.n	8000eb2 <__aeabi_fdiv+0xc2>
 8000ebe:	ea40 000c 	orr.w	r0, r0, ip
 8000ec2:	f093 0f00 	teq	r3, #0
 8000ec6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000eca:	bf02      	ittt	eq
 8000ecc:	0049      	lsleq	r1, r1, #1
 8000ece:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ed2:	3b01      	subeq	r3, #1
 8000ed4:	d0f9      	beq.n	8000eca <__aeabi_fdiv+0xda>
 8000ed6:	ea41 010c 	orr.w	r1, r1, ip
 8000eda:	e795      	b.n	8000e08 <__aeabi_fdiv+0x18>
 8000edc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ee0:	ea92 0f0c 	teq	r2, ip
 8000ee4:	d108      	bne.n	8000ef8 <__aeabi_fdiv+0x108>
 8000ee6:	0242      	lsls	r2, r0, #9
 8000ee8:	f47f af7d 	bne.w	8000de6 <__aeabi_fmul+0x15e>
 8000eec:	ea93 0f0c 	teq	r3, ip
 8000ef0:	f47f af70 	bne.w	8000dd4 <__aeabi_fmul+0x14c>
 8000ef4:	4608      	mov	r0, r1
 8000ef6:	e776      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000ef8:	ea93 0f0c 	teq	r3, ip
 8000efc:	d104      	bne.n	8000f08 <__aeabi_fdiv+0x118>
 8000efe:	024b      	lsls	r3, r1, #9
 8000f00:	f43f af4c 	beq.w	8000d9c <__aeabi_fmul+0x114>
 8000f04:	4608      	mov	r0, r1
 8000f06:	e76e      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000f08:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f0c:	bf18      	it	ne
 8000f0e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f12:	d1ca      	bne.n	8000eaa <__aeabi_fdiv+0xba>
 8000f14:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f18:	f47f af5c 	bne.w	8000dd4 <__aeabi_fmul+0x14c>
 8000f1c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f20:	f47f af3c 	bne.w	8000d9c <__aeabi_fmul+0x114>
 8000f24:	e75f      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000f26:	bf00      	nop

08000f28 <Access_Init>:
/**
  * @brief	Access module initialization function
  * @return	None
  */
void Access_Init(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Access_InitDone_b = TRUE;
 8000f2c:	4b03      	ldr	r3, [pc, #12]	; (8000f3c <Access_Init+0x14>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	701a      	strb	r2, [r3, #0]
}
 8000f32:	bf00      	nop
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bc80      	pop	{r7}
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	20000094 	.word	0x20000094

08000f40 <Access_MainFunction>:
/**
  * @brief	Access module main function (runs in task)
  * @return	None
  */
void Access_MainFunction(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Access_InitDone_b)
	{

	}
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr

08000f4c <Brakes_Init>:
/**
  * @brief	Brakes module initialization function
  * @return	None
  */
void Brakes_Init(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Brakes_InitDone_b = TRUE;
 8000f50:	4b03      	ldr	r3, [pc, #12]	; (8000f60 <Brakes_Init+0x14>)
 8000f52:	2201      	movs	r2, #1
 8000f54:	701a      	strb	r2, [r3, #0]
}
 8000f56:	bf00      	nop
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bc80      	pop	{r7}
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	20000095 	.word	0x20000095

08000f64 <Brakes_MainFunction>:
/**
  * @brief	Brakes module main function (runs in task)
  * @return	None
  */
void Brakes_MainFunction(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Brakes_InitDone_b)
 8000f68:	4b05      	ldr	r3, [pc, #20]	; (8000f80 <Brakes_MainFunction+0x1c>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	2b01      	cmp	r3, #1
 8000f6e:	d105      	bne.n	8000f7c <Brakes_MainFunction+0x18>
	{
		/* Read AN0 analog voltage (mV) */
		Rte_Read_ADC_AN0_Voltage_u16(&g_Brakes_AN0_Voltage_u16);
 8000f70:	4804      	ldr	r0, [pc, #16]	; (8000f84 <Brakes_MainFunction+0x20>)
 8000f72:	f009 fe95 	bl	800aca0 <Rte_Read_AN0_Voltage_u16>
		/* Read distance from ultrasonic sensor */
		Rte_Read_Ultrasonic_Distance_f32(&g_Brakes_Ultrasonic_Distance_f32);
 8000f76:	4804      	ldr	r0, [pc, #16]	; (8000f88 <Brakes_MainFunction+0x24>)
 8000f78:	f009 fe3a 	bl	800abf0 <Rte_Read_Cdd_Ultrasonic_Distance_f32>
	}
}
 8000f7c:	bf00      	nop
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	20000095 	.word	0x20000095
 8000f84:	20000096 	.word	0x20000096
 8000f88:	20000098 	.word	0x20000098

08000f8c <Engine_Init>:
/**
  * @brief	Engine module initialization function
  * @return	None
  */
void Engine_Init(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Engine_InitDone_b = TRUE;
 8000f90:	4b03      	ldr	r3, [pc, #12]	; (8000fa0 <Engine_Init+0x14>)
 8000f92:	2201      	movs	r2, #1
 8000f94:	701a      	strb	r2, [r3, #0]
}
 8000f96:	bf00      	nop
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bc80      	pop	{r7}
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	2000009c 	.word	0x2000009c

08000fa4 <Engine_MainFunction>:
/**
  * @brief	Engine module main function (runs in task)
  * @return	None
  */
void Engine_MainFunction(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Engine_InitDone_b)
	{

	}
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bc80      	pop	{r7}
 8000fae:	4770      	bx	lr

08000fb0 <LED_UpdatePulseDirection>:
/**
  * @brief  Updates the PWM pulse direction
  * @return None
  */
static void LED_UpdatePulseDirection(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
	/* Check is pulse value reached the maximum allowed value */
	if(g_LED_Pulse_u16 >= LED_FADE_MAX_PULSE_U16)
 8000fb4:	4b0a      	ldr	r3, [pc, #40]	; (8000fe0 <LED_UpdatePulseDirection+0x30>)
 8000fb6:	881b      	ldrh	r3, [r3, #0]
 8000fb8:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8000fbc:	d302      	bcc.n	8000fc4 <LED_UpdatePulseDirection+0x14>
	{
		/* Switch pulse direction to downward */
		g_LED_Pulse_Direction_u8 = LED_PULSE_DIRECTION_DOWN_U8;
 8000fbe:	4b09      	ldr	r3, [pc, #36]	; (8000fe4 <LED_UpdatePulseDirection+0x34>)
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	701a      	strb	r2, [r3, #0]
	}
	/* Check is pulse value reached the minimum allowed value */
	if(g_LED_Pulse_u16 <= LED_FADE_MIN_PULSE_U16)
 8000fc4:	4b06      	ldr	r3, [pc, #24]	; (8000fe0 <LED_UpdatePulseDirection+0x30>)
 8000fc6:	881b      	ldrh	r3, [r3, #0]
 8000fc8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	d802      	bhi.n	8000fd6 <LED_UpdatePulseDirection+0x26>
	{
		/* Switch pulse direction to upward */
		g_LED_Pulse_Direction_u8 = LED_PULSE_DIRECTION_UP_U8;
 8000fd0:	4b04      	ldr	r3, [pc, #16]	; (8000fe4 <LED_UpdatePulseDirection+0x34>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	701a      	strb	r2, [r3, #0]
	}
}
 8000fd6:	bf00      	nop
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bc80      	pop	{r7}
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	200000a0 	.word	0x200000a0
 8000fe4:	200000a2 	.word	0x200000a2

08000fe8 <LED_UpdatePulseWidth>:
/**
  * @brief  Updates the PWM pulse step
  * @return None
  */
static void LED_UpdatePulseWidth(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
	/* Check if pulse direction is upward */
	if(LED_PULSE_DIRECTION_UP_U8 == g_LED_Pulse_Direction_u8)
 8000fec:	4b10      	ldr	r3, [pc, #64]	; (8001030 <LED_UpdatePulseWidth+0x48>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d10c      	bne.n	800100e <LED_UpdatePulseWidth+0x26>
	{
		if(g_LED_Pulse_u16 <= LED_FADE_MAX_PULSE_U16)
 8000ff4:	4b0f      	ldr	r3, [pc, #60]	; (8001034 <LED_UpdatePulseWidth+0x4c>)
 8000ff6:	881b      	ldrh	r3, [r3, #0]
 8000ff8:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8000ffc:	d813      	bhi.n	8001026 <LED_UpdatePulseWidth+0x3e>
		{
			/* Increment the pulse width */
			g_LED_Pulse_u16 = g_LED_Pulse_u16+LED_FADE_PULSE_STEP_U16;
 8000ffe:	4b0d      	ldr	r3, [pc, #52]	; (8001034 <LED_UpdatePulseWidth+0x4c>)
 8001000:	881b      	ldrh	r3, [r3, #0]
 8001002:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001006:	b29a      	uxth	r2, r3
 8001008:	4b0a      	ldr	r3, [pc, #40]	; (8001034 <LED_UpdatePulseWidth+0x4c>)
 800100a:	801a      	strh	r2, [r3, #0]
 800100c:	e00b      	b.n	8001026 <LED_UpdatePulseWidth+0x3e>
		}
	}
	else
	{
		if(g_LED_Pulse_u16 >= LED_FADE_PULSE_STEP_U16)
 800100e:	4b09      	ldr	r3, [pc, #36]	; (8001034 <LED_UpdatePulseWidth+0x4c>)
 8001010:	881b      	ldrh	r3, [r3, #0]
 8001012:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001016:	d306      	bcc.n	8001026 <LED_UpdatePulseWidth+0x3e>
		{
			/* Decrement the pulse width */
			g_LED_Pulse_u16 = g_LED_Pulse_u16-LED_FADE_PULSE_STEP_U16;
 8001018:	4b06      	ldr	r3, [pc, #24]	; (8001034 <LED_UpdatePulseWidth+0x4c>)
 800101a:	881b      	ldrh	r3, [r3, #0]
 800101c:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8001020:	b29a      	uxth	r2, r3
 8001022:	4b04      	ldr	r3, [pc, #16]	; (8001034 <LED_UpdatePulseWidth+0x4c>)
 8001024:	801a      	strh	r2, [r3, #0]
		}
	}
	/* Update pulse direction */
	LED_UpdatePulseDirection();
 8001026:	f7ff ffc3 	bl	8000fb0 <LED_UpdatePulseDirection>
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	200000a2 	.word	0x200000a2
 8001034:	200000a0 	.word	0x200000a0

08001038 <LED_Init>:
/**
  * @brief  Initializes the LED module
  * @return None
  */
void LED_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
	/* Set servo initial position */
	Rte_Write_Servo_RawPulseWidth_u16(0u);
 800103c:	2000      	movs	r0, #0
 800103e:	f009 fe05 	bl	800ac4c <Rte_Cdd_Servo_RawMove>
	/* Read LED NvM block */
	Rte_Read_NvM_LED_Block(g_LED_NvMBlock_a);
 8001042:	4804      	ldr	r0, [pc, #16]	; (8001054 <LED_Init+0x1c>)
 8001044:	f009 fe0f 	bl	800ac66 <Rte_Read_NvM_Block_0>
	/* Set initialization flag to done */
	g_LED_InitDone_b = TRUE;
 8001048:	4b03      	ldr	r3, [pc, #12]	; (8001058 <LED_Init+0x20>)
 800104a:	2201      	movs	r2, #1
 800104c:	701a      	strb	r2, [r3, #0]
}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	200000a4 	.word	0x200000a4
 8001058:	2000009d 	.word	0x2000009d

0800105c <LED_MainFunction>:
/**
  * @brief  LED Main function (runs in periodic task)
  * @return None
  */
void LED_MainFunction(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_LED_InitDone_b)
 8001060:	4b09      	ldr	r3, [pc, #36]	; (8001088 <LED_MainFunction+0x2c>)
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d10d      	bne.n	8001084 <LED_MainFunction+0x28>
	{
		/* Read the blue button state */
		Rte_Read_Button_State(&g_LED_ButtonState_b);
 8001068:	4808      	ldr	r0, [pc, #32]	; (800108c <LED_MainFunction+0x30>)
 800106a:	f009 fdcf 	bl	800ac0c <Rte_Read_PC13_Pin_State>
		/* Check if the button is released */
		if(TRUE == (boolean)g_LED_ButtonState_b)
 800106e:	4b07      	ldr	r3, [pc, #28]	; (800108c <LED_MainFunction+0x30>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b01      	cmp	r3, #1
 8001074:	d106      	bne.n	8001084 <LED_MainFunction+0x28>
		{
			/* Update PWM pulse width */
			LED_UpdatePulseWidth();
 8001076:	f7ff ffb7 	bl	8000fe8 <LED_UpdatePulseWidth>
			/* Call the servo interface with the new pulse width */
			Rte_Write_Servo_RawPulseWidth_u16(g_LED_Pulse_u16);
 800107a:	4b05      	ldr	r3, [pc, #20]	; (8001090 <LED_MainFunction+0x34>)
 800107c:	881b      	ldrh	r3, [r3, #0]
 800107e:	4618      	mov	r0, r3
 8001080:	f009 fde4 	bl	800ac4c <Rte_Cdd_Servo_RawMove>
		else
		{
			/* Stop fading */
		}
	}
}
 8001084:	bf00      	nop
 8001086:	bd80      	pop	{r7, pc}
 8001088:	2000009d 	.word	0x2000009d
 800108c:	2000009e 	.word	0x2000009e
 8001090:	200000a0 	.word	0x200000a0

08001094 <Blinker_Init>:
/**
  * @brief	Blinker module initialization function
  * @return	None
  */
void Blinker_Init(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Blinker_InitDone_b = TRUE;
 8001098:	4b03      	ldr	r3, [pc, #12]	; (80010a8 <Blinker_Init+0x14>)
 800109a:	2201      	movs	r2, #1
 800109c:	701a      	strb	r2, [r3, #0]
}
 800109e:	bf00      	nop
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bc80      	pop	{r7}
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	200000c4 	.word	0x200000c4

080010ac <Blinker_MainFunction>:
/**
  * @brief	Blinker module main function (runs in task)
  * @return	None
  */
void Blinker_MainFunction(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Blinker_InitDone_b)
	{

	}
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bc80      	pop	{r7}
 80010b6:	4770      	bx	lr

080010b8 <FrontLights_Init>:
/**
  * @brief	FrontLights module initialization function
  * @return	None
  */
void FrontLights_Init(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_FrontLights_InitDone_b = TRUE;
 80010bc:	4b03      	ldr	r3, [pc, #12]	; (80010cc <FrontLights_Init+0x14>)
 80010be:	2201      	movs	r2, #1
 80010c0:	701a      	strb	r2, [r3, #0]
}
 80010c2:	bf00      	nop
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bc80      	pop	{r7}
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	200000c5 	.word	0x200000c5

080010d0 <FrontLights_MainFunction>:
/**
  * @brief	FrontLights module main function (runs in task)
  * @return	None
  */
void FrontLights_MainFunction(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_FrontLights_InitDone_b)
	{

	}
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr

080010dc <InteriorLights_Init>:
/**
  * @brief	InteriorLights module initialization function
  * @return	None
  */
void InteriorLights_Init(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_InteriorLights_InitDone_b = TRUE;
 80010e0:	4b03      	ldr	r3, [pc, #12]	; (80010f0 <InteriorLights_Init+0x14>)
 80010e2:	2201      	movs	r2, #1
 80010e4:	701a      	strb	r2, [r3, #0]
}
 80010e6:	bf00      	nop
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bc80      	pop	{r7}
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	200000c6 	.word	0x200000c6

080010f4 <InteriorLights_MainFunction>:
/**
  * @brief	InteriorLights module main function (runs in task)
  * @return	None
  */
void InteriorLights_MainFunction(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_InteriorLights_InitDone_b)
	{

	}
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bc80      	pop	{r7}
 80010fe:	4770      	bx	lr

08001100 <RearLights_Init>:
/**
  * @brief	RearLights module initialization function
  * @return	None
  */
void RearLights_Init(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_RearLights_InitDone_b = TRUE;
 8001104:	4b03      	ldr	r3, [pc, #12]	; (8001114 <RearLights_Init+0x14>)
 8001106:	2201      	movs	r2, #1
 8001108:	701a      	strb	r2, [r3, #0]
}
 800110a:	bf00      	nop
 800110c:	46bd      	mov	sp, r7
 800110e:	bc80      	pop	{r7}
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	200000c7 	.word	0x200000c7

08001118 <RearLights_MainFunction>:
/**
  * @brief	RearLights module main function (runs in task)
  * @return	None
  */
void RearLights_MainFunction(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_RearLights_InitDone_b)
	{

	}
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	bc80      	pop	{r7}
 8001122:	4770      	bx	lr

08001124 <Steering_Init>:
/**
  * @brief	Steering module initialization function
  * @return	None
  */
void Steering_Init(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Steering_InitDone_b = TRUE;
 8001128:	4b03      	ldr	r3, [pc, #12]	; (8001138 <Steering_Init+0x14>)
 800112a:	2201      	movs	r2, #1
 800112c:	701a      	strb	r2, [r3, #0]
}
 800112e:	bf00      	nop
 8001130:	46bd      	mov	sp, r7
 8001132:	bc80      	pop	{r7}
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	200000c8 	.word	0x200000c8

0800113c <Steering_MainFunction>:
/**
  * @brief	Steering module main function (runs in task)
  * @return	None
  */
void Steering_MainFunction(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Steering_InitDone_b)
	{

	}
}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	bc80      	pop	{r7}
 8001146:	4770      	bx	lr

08001148 <Cdd_Servo_Driver_Init>:
	0.0,
	20.0
};

void Cdd_Servo_Driver_Init(void)
{
 8001148:	b5b0      	push	{r4, r5, r7, lr}
 800114a:	b09e      	sub	sp, #120	; 0x78
 800114c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	605a      	str	r2, [r3, #4]
 8001158:	609a      	str	r2, [r3, #8]
 800115a:	60da      	str	r2, [r3, #12]
 800115c:	611a      	str	r2, [r3, #16]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800115e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	605a      	str	r2, [r3, #4]
 8001168:	609a      	str	r2, [r3, #8]
 800116a:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 800116c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8001178:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	60da      	str	r2, [r3, #12]
 8001186:	611a      	str	r2, [r3, #16]
 8001188:	615a      	str	r2, [r3, #20]
 800118a:	619a      	str	r2, [r3, #24]
    uint32 PSC_Value = 0;
 800118c:	2300      	movs	r3, #0
 800118e:	677b      	str	r3, [r7, #116]	; 0x74
    uint32 ARR_Value = 0;
 8001190:	2300      	movs	r3, #0
 8001192:	673b      	str	r3, [r7, #112]	; 0x70
    //DWT_Delay_Init();

	/*--------[ Configure The Servo PWM GPIO Pin ]-------*/

    if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOA)
 8001194:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001198:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800119c:	d10c      	bne.n	80011b8 <Cdd_Servo_Driver_Init+0x70>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 800119e:	4b6c      	ldr	r3, [pc, #432]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 80011a0:	695b      	ldr	r3, [r3, #20]
 80011a2:	4a6b      	ldr	r2, [pc, #428]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 80011a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011a8:	6153      	str	r3, [r2, #20]
 80011aa:	4b69      	ldr	r3, [pc, #420]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 80011ac:	695b      	ldr	r3, [r3, #20]
 80011ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011b2:	623b      	str	r3, [r7, #32]
 80011b4:	6a3b      	ldr	r3, [r7, #32]
 80011b6:	e046      	b.n	8001246 <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOB)
 80011b8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80011bc:	4b65      	ldr	r3, [pc, #404]	; (8001354 <Cdd_Servo_Driver_Init+0x20c>)
 80011be:	429a      	cmp	r2, r3
 80011c0:	d10c      	bne.n	80011dc <Cdd_Servo_Driver_Init+0x94>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 80011c2:	4b63      	ldr	r3, [pc, #396]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 80011c4:	695b      	ldr	r3, [r3, #20]
 80011c6:	4a62      	ldr	r2, [pc, #392]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 80011c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011cc:	6153      	str	r3, [r2, #20]
 80011ce:	4b60      	ldr	r3, [pc, #384]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 80011d0:	695b      	ldr	r3, [r3, #20]
 80011d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011d6:	61fb      	str	r3, [r7, #28]
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	e034      	b.n	8001246 <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOC)
 80011dc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80011e0:	4b5d      	ldr	r3, [pc, #372]	; (8001358 <Cdd_Servo_Driver_Init+0x210>)
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d10c      	bne.n	8001200 <Cdd_Servo_Driver_Init+0xb8>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e6:	4b5a      	ldr	r3, [pc, #360]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 80011e8:	695b      	ldr	r3, [r3, #20]
 80011ea:	4a59      	ldr	r2, [pc, #356]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 80011ec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80011f0:	6153      	str	r3, [r2, #20]
 80011f2:	4b57      	ldr	r3, [pc, #348]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 80011f4:	695b      	ldr	r3, [r3, #20]
 80011f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80011fa:	61bb      	str	r3, [r7, #24]
 80011fc:	69bb      	ldr	r3, [r7, #24]
 80011fe:	e022      	b.n	8001246 <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOD)
 8001200:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001204:	4b55      	ldr	r3, [pc, #340]	; (800135c <Cdd_Servo_Driver_Init+0x214>)
 8001206:	429a      	cmp	r2, r3
 8001208:	d10c      	bne.n	8001224 <Cdd_Servo_Driver_Init+0xdc>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 800120a:	4b51      	ldr	r3, [pc, #324]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 800120c:	695b      	ldr	r3, [r3, #20]
 800120e:	4a50      	ldr	r2, [pc, #320]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 8001210:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001214:	6153      	str	r3, [r2, #20]
 8001216:	4b4e      	ldr	r3, [pc, #312]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 8001218:	695b      	ldr	r3, [r3, #20]
 800121a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800121e:	617b      	str	r3, [r7, #20]
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	e010      	b.n	8001246 <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOE)
 8001224:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001228:	4b4d      	ldr	r3, [pc, #308]	; (8001360 <Cdd_Servo_Driver_Init+0x218>)
 800122a:	429a      	cmp	r2, r3
 800122c:	d10b      	bne.n	8001246 <Cdd_Servo_Driver_Init+0xfe>
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
 800122e:	4b48      	ldr	r3, [pc, #288]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 8001230:	695b      	ldr	r3, [r3, #20]
 8001232:	4a47      	ldr	r2, [pc, #284]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 8001234:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001238:	6153      	str	r3, [r2, #20]
 800123a:	4b45      	ldr	r3, [pc, #276]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 800123c:	695b      	ldr	r3, [r3, #20]
 800123e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001242:	613b      	str	r3, [r7, #16]
 8001244:	693b      	ldr	r3, [r7, #16]
    }
	GPIO_InitStruct.Pin = c_SERVO_CfgParam_s.SERVO_PIN;
 8001246:	2320      	movs	r3, #32
 8001248:	65fb      	str	r3, [r7, #92]	; 0x5c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124a:	2302      	movs	r3, #2
 800124c:	663b      	str	r3, [r7, #96]	; 0x60
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124e:	2300      	movs	r3, #0
 8001250:	66bb      	str	r3, [r7, #104]	; 0x68
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001252:	2301      	movs	r3, #1
 8001254:	66fb      	str	r3, [r7, #108]	; 0x6c
	HAL_GPIO_Init(c_SERVO_CfgParam_s.SERVO_GPIO, &GPIO_InitStruct);
 8001256:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800125a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800125e:	4619      	mov	r1, r3
 8001260:	4610      	mov	r0, r2
 8001262:	f001 fc31 	bl	8002ac8 <HAL_GPIO_Init>

	/*--------[ Calculate The PSC & ARR Values To Maximize PWM Resolution ]-------*/

	/* Those Equations Sets The F_pwm = 50Hz & Maximizes The Resolution*/
	PSC_Value = (uint32) (c_SERVO_CfgParam_s.TIM_CLK / 3276800.0);
 8001266:	4b3f      	ldr	r3, [pc, #252]	; (8001364 <Cdd_Servo_Driver_Init+0x21c>)
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f953 	bl	8000514 <__aeabi_ui2d>
 800126e:	f04f 0200 	mov.w	r2, #0
 8001272:	4b3d      	ldr	r3, [pc, #244]	; (8001368 <Cdd_Servo_Driver_Init+0x220>)
 8001274:	f7ff faf2 	bl	800085c <__aeabi_ddiv>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	4610      	mov	r0, r2
 800127e:	4619      	mov	r1, r3
 8001280:	f7ff fbd4 	bl	8000a2c <__aeabi_d2uiz>
 8001284:	4603      	mov	r3, r0
 8001286:	677b      	str	r3, [r7, #116]	; 0x74
	ARR_Value = (uint32) ((c_SERVO_CfgParam_s.TIM_CLK / (50.0*(PSC_Value+1.0)))-1.0);
 8001288:	4b36      	ldr	r3, [pc, #216]	; (8001364 <Cdd_Servo_Driver_Init+0x21c>)
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff f942 	bl	8000514 <__aeabi_ui2d>
 8001290:	4604      	mov	r4, r0
 8001292:	460d      	mov	r5, r1
 8001294:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001296:	f7ff f93d 	bl	8000514 <__aeabi_ui2d>
 800129a:	f04f 0200 	mov.w	r2, #0
 800129e:	4b33      	ldr	r3, [pc, #204]	; (800136c <Cdd_Servo_Driver_Init+0x224>)
 80012a0:	f7fe fffc 	bl	800029c <__adddf3>
 80012a4:	4602      	mov	r2, r0
 80012a6:	460b      	mov	r3, r1
 80012a8:	4610      	mov	r0, r2
 80012aa:	4619      	mov	r1, r3
 80012ac:	f04f 0200 	mov.w	r2, #0
 80012b0:	4b2f      	ldr	r3, [pc, #188]	; (8001370 <Cdd_Servo_Driver_Init+0x228>)
 80012b2:	f7ff f9a9 	bl	8000608 <__aeabi_dmul>
 80012b6:	4602      	mov	r2, r0
 80012b8:	460b      	mov	r3, r1
 80012ba:	4620      	mov	r0, r4
 80012bc:	4629      	mov	r1, r5
 80012be:	f7ff facd 	bl	800085c <__aeabi_ddiv>
 80012c2:	4602      	mov	r2, r0
 80012c4:	460b      	mov	r3, r1
 80012c6:	4610      	mov	r0, r2
 80012c8:	4619      	mov	r1, r3
 80012ca:	f04f 0200 	mov.w	r2, #0
 80012ce:	4b27      	ldr	r3, [pc, #156]	; (800136c <Cdd_Servo_Driver_Init+0x224>)
 80012d0:	f7fe ffe2 	bl	8000298 <__aeabi_dsub>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	4610      	mov	r0, r2
 80012da:	4619      	mov	r1, r3
 80012dc:	f7ff fba6 	bl	8000a2c <__aeabi_d2uiz>
 80012e0:	4603      	mov	r3, r0
 80012e2:	673b      	str	r3, [r7, #112]	; 0x70

	/*--------[ Configure The Servo PWM Timer Channel ]-------*/

	/*--[Check The Timer & Enable Its Clock]--*/
	if(c_SERVO_CfgParam_s.TIM_Instance == TIM1)
 80012e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012e8:	4b22      	ldr	r3, [pc, #136]	; (8001374 <Cdd_Servo_Driver_Init+0x22c>)
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d10c      	bne.n	8001308 <Cdd_Servo_Driver_Init+0x1c0>
	{
		__HAL_RCC_TIM1_CLK_ENABLE();
 80012ee:	4b18      	ldr	r3, [pc, #96]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 80012f0:	699b      	ldr	r3, [r3, #24]
 80012f2:	4a17      	ldr	r2, [pc, #92]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 80012f4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80012f8:	6193      	str	r3, [r2, #24]
 80012fa:	4b15      	ldr	r3, [pc, #84]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 80012fc:	699b      	ldr	r3, [r3, #24]
 80012fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	e04a      	b.n	800139e <Cdd_Servo_Driver_Init+0x256>
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM2)
 8001308:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800130c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001310:	d10c      	bne.n	800132c <Cdd_Servo_Driver_Init+0x1e4>
	{
		__HAL_RCC_TIM2_CLK_ENABLE();
 8001312:	4b0f      	ldr	r3, [pc, #60]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 8001314:	69db      	ldr	r3, [r3, #28]
 8001316:	4a0e      	ldr	r2, [pc, #56]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 8001318:	f043 0301 	orr.w	r3, r3, #1
 800131c:	61d3      	str	r3, [r2, #28]
 800131e:	4b0c      	ldr	r3, [pc, #48]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 8001320:	69db      	ldr	r3, [r3, #28]
 8001322:	f003 0301 	and.w	r3, r3, #1
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	e038      	b.n	800139e <Cdd_Servo_Driver_Init+0x256>
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM3)
 800132c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001330:	4b11      	ldr	r3, [pc, #68]	; (8001378 <Cdd_Servo_Driver_Init+0x230>)
 8001332:	429a      	cmp	r2, r3
 8001334:	d122      	bne.n	800137c <Cdd_Servo_Driver_Init+0x234>
	{
		__HAL_RCC_TIM3_CLK_ENABLE();
 8001336:	4b06      	ldr	r3, [pc, #24]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 8001338:	69db      	ldr	r3, [r3, #28]
 800133a:	4a05      	ldr	r2, [pc, #20]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 800133c:	f043 0302 	orr.w	r3, r3, #2
 8001340:	61d3      	str	r3, [r2, #28]
 8001342:	4b03      	ldr	r3, [pc, #12]	; (8001350 <Cdd_Servo_Driver_Init+0x208>)
 8001344:	69db      	ldr	r3, [r3, #28]
 8001346:	f003 0302 	and.w	r3, r3, #2
 800134a:	607b      	str	r3, [r7, #4]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	e026      	b.n	800139e <Cdd_Servo_Driver_Init+0x256>
 8001350:	40021000 	.word	0x40021000
 8001354:	48000400 	.word	0x48000400
 8001358:	48000800 	.word	0x48000800
 800135c:	48000c00 	.word	0x48000c00
 8001360:	48001000 	.word	0x48001000
 8001364:	044aa200 	.word	0x044aa200
 8001368:	41490000 	.word	0x41490000
 800136c:	3ff00000 	.word	0x3ff00000
 8001370:	40490000 	.word	0x40490000
 8001374:	40012c00 	.word	0x40012c00
 8001378:	40000400 	.word	0x40000400
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM4)
 800137c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001380:	4b45      	ldr	r3, [pc, #276]	; (8001498 <Cdd_Servo_Driver_Init+0x350>)
 8001382:	429a      	cmp	r2, r3
 8001384:	d10b      	bne.n	800139e <Cdd_Servo_Driver_Init+0x256>
	{
		__HAL_RCC_TIM4_CLK_ENABLE();
 8001386:	4b45      	ldr	r3, [pc, #276]	; (800149c <Cdd_Servo_Driver_Init+0x354>)
 8001388:	69db      	ldr	r3, [r3, #28]
 800138a:	4a44      	ldr	r2, [pc, #272]	; (800149c <Cdd_Servo_Driver_Init+0x354>)
 800138c:	f043 0304 	orr.w	r3, r3, #4
 8001390:	61d3      	str	r3, [r2, #28]
 8001392:	4b42      	ldr	r3, [pc, #264]	; (800149c <Cdd_Servo_Driver_Init+0x354>)
 8001394:	69db      	ldr	r3, [r3, #28]
 8001396:	f003 0304 	and.w	r3, r3, #4
 800139a:	603b      	str	r3, [r7, #0]
 800139c:	683b      	ldr	r3, [r7, #0]
	}

	htim.Instance = c_SERVO_CfgParam_s.TIM_Instance;
 800139e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013a2:	4b3f      	ldr	r3, [pc, #252]	; (80014a0 <Cdd_Servo_Driver_Init+0x358>)
 80013a4:	601a      	str	r2, [r3, #0]
	htim.Init.Prescaler = PSC_Value;
 80013a6:	4a3e      	ldr	r2, [pc, #248]	; (80014a0 <Cdd_Servo_Driver_Init+0x358>)
 80013a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80013aa:	6053      	str	r3, [r2, #4]
	htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ac:	4b3c      	ldr	r3, [pc, #240]	; (80014a0 <Cdd_Servo_Driver_Init+0x358>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	609a      	str	r2, [r3, #8]
	htim.Init.Period = ARR_Value;
 80013b2:	4a3b      	ldr	r2, [pc, #236]	; (80014a0 <Cdd_Servo_Driver_Init+0x358>)
 80013b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80013b6:	60d3      	str	r3, [r2, #12]
	htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013b8:	4b39      	ldr	r3, [pc, #228]	; (80014a0 <Cdd_Servo_Driver_Init+0x358>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	611a      	str	r2, [r3, #16]
	htim.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013be:	4b38      	ldr	r3, [pc, #224]	; (80014a0 <Cdd_Servo_Driver_Init+0x358>)
 80013c0:	2280      	movs	r2, #128	; 0x80
 80013c2:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(&htim);
 80013c4:	4836      	ldr	r0, [pc, #216]	; (80014a0 <Cdd_Servo_Driver_Init+0x358>)
 80013c6:	f001 ff8d 	bl	80032e4 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013ce:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_TIM_ConfigClockSource(&htim, &sClockSourceConfig);
 80013d0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80013d4:	4619      	mov	r1, r3
 80013d6:	4832      	ldr	r0, [pc, #200]	; (80014a0 <Cdd_Servo_Driver_Init+0x358>)
 80013d8:	f002 fe32 	bl	8004040 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim);
 80013dc:	4830      	ldr	r0, [pc, #192]	; (80014a0 <Cdd_Servo_Driver_Init+0x358>)
 80013de:	f002 f849 	bl	8003474 <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013e2:	2300      	movs	r3, #0
 80013e4:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013e6:	2300      	movs	r3, #0
 80013e8:	64bb      	str	r3, [r7, #72]	; 0x48
	HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);
 80013ea:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80013ee:	4619      	mov	r1, r3
 80013f0:	482b      	ldr	r0, [pc, #172]	; (80014a0 <Cdd_Servo_Driver_Init+0x358>)
 80013f2:	f003 fcc5 	bl	8004d80 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013f6:	2360      	movs	r3, #96	; 0x60
 80013f8:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = 0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013fe:	2300      	movs	r3, #0
 8001400:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001402:	2300      	movs	r3, #0
 8001404:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, c_SERVO_CfgParam_s.PWM_TIM_CH);
 8001406:	2200      	movs	r2, #0
 8001408:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800140c:	4619      	mov	r1, r3
 800140e:	4824      	ldr	r0, [pc, #144]	; (80014a0 <Cdd_Servo_Driver_Init+0x358>)
 8001410:	f002 fd02 	bl	8003e18 <HAL_TIM_PWM_ConfigChannel>

	/*--------[ Calculate & Save The Servo Pulse Information ]-------*/

	gs_SERVO_info_s.Period_Min_u16 = (uint16) (ARR_Value * (c_SERVO_CfgParam_s.MinPulse/20.0));
 8001414:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8001416:	f7ff f87d 	bl	8000514 <__aeabi_ui2d>
 800141a:	4604      	mov	r4, r0
 800141c:	460d      	mov	r5, r1
 800141e:	f04f 0300 	mov.w	r3, #0
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff f898 	bl	8000558 <__aeabi_f2d>
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	4b1d      	ldr	r3, [pc, #116]	; (80014a4 <Cdd_Servo_Driver_Init+0x35c>)
 800142e:	f7ff fa15 	bl	800085c <__aeabi_ddiv>
 8001432:	4602      	mov	r2, r0
 8001434:	460b      	mov	r3, r1
 8001436:	4620      	mov	r0, r4
 8001438:	4629      	mov	r1, r5
 800143a:	f7ff f8e5 	bl	8000608 <__aeabi_dmul>
 800143e:	4602      	mov	r2, r0
 8001440:	460b      	mov	r3, r1
 8001442:	4610      	mov	r0, r2
 8001444:	4619      	mov	r1, r3
 8001446:	f7ff faf1 	bl	8000a2c <__aeabi_d2uiz>
 800144a:	4603      	mov	r3, r0
 800144c:	b29a      	uxth	r2, r3
 800144e:	4b16      	ldr	r3, [pc, #88]	; (80014a8 <Cdd_Servo_Driver_Init+0x360>)
 8001450:	801a      	strh	r2, [r3, #0]
	gs_SERVO_info_s.Period_Max_u16 = (uint16) (ARR_Value * (c_SERVO_CfgParam_s.MaxPulse/20.0));
 8001452:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8001454:	f7ff f85e 	bl	8000514 <__aeabi_ui2d>
 8001458:	4604      	mov	r4, r0
 800145a:	460d      	mov	r5, r1
 800145c:	4b13      	ldr	r3, [pc, #76]	; (80014ac <Cdd_Servo_Driver_Init+0x364>)
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff f87a 	bl	8000558 <__aeabi_f2d>
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	4b0e      	ldr	r3, [pc, #56]	; (80014a4 <Cdd_Servo_Driver_Init+0x35c>)
 800146a:	f7ff f9f7 	bl	800085c <__aeabi_ddiv>
 800146e:	4602      	mov	r2, r0
 8001470:	460b      	mov	r3, r1
 8001472:	4620      	mov	r0, r4
 8001474:	4629      	mov	r1, r5
 8001476:	f7ff f8c7 	bl	8000608 <__aeabi_dmul>
 800147a:	4602      	mov	r2, r0
 800147c:	460b      	mov	r3, r1
 800147e:	4610      	mov	r0, r2
 8001480:	4619      	mov	r1, r3
 8001482:	f7ff fad3 	bl	8000a2c <__aeabi_d2uiz>
 8001486:	4603      	mov	r3, r0
 8001488:	b29a      	uxth	r2, r3
 800148a:	4b07      	ldr	r3, [pc, #28]	; (80014a8 <Cdd_Servo_Driver_Init+0x360>)
 800148c:	805a      	strh	r2, [r3, #2]
}
 800148e:	bf00      	nop
 8001490:	3778      	adds	r7, #120	; 0x78
 8001492:	46bd      	mov	sp, r7
 8001494:	bdb0      	pop	{r4, r5, r7, pc}
 8001496:	bf00      	nop
 8001498:	40000800 	.word	0x40000800
 800149c:	40021000 	.word	0x40021000
 80014a0:	200000cc 	.word	0x200000cc
 80014a4:	40340000 	.word	0x40340000
 80014a8:	20000118 	.word	0x20000118
 80014ac:	41a00000 	.word	0x41a00000

080014b0 <Cdd_Servo_Init>:

void Cdd_Servo_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
	/*--------[ Start The PWM Channel ]-------*/
	HAL_TIM_PWM_Start(&htim, c_SERVO_CfgParam_s.PWM_TIM_CH);
 80014b4:	2300      	movs	r3, #0
 80014b6:	4619      	mov	r1, r3
 80014b8:	4802      	ldr	r0, [pc, #8]	; (80014c4 <Cdd_Servo_Init+0x14>)
 80014ba:	f002 f83b 	bl	8003534 <HAL_TIM_PWM_Start>
}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	200000cc 	.word	0x200000cc

080014c8 <Cdd_Servo_RawMove>:
	*(c_SERVO_CfgParam_s.TIM_CCRx) = l_Pulse_u16;
}

/* Moves A Specific Motor With A Raw Pulse Width Value */
void Cdd_Servo_RawMove(uint16 Pulse)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	80fb      	strh	r3, [r7, #6]
	if(Pulse <= gs_SERVO_info_s.Period_Max_u16 && Pulse >= gs_SERVO_info_s.Period_Min_u16)
 80014d2:	4b09      	ldr	r3, [pc, #36]	; (80014f8 <Cdd_Servo_RawMove+0x30>)
 80014d4:	885b      	ldrh	r3, [r3, #2]
 80014d6:	88fa      	ldrh	r2, [r7, #6]
 80014d8:	429a      	cmp	r2, r3
 80014da:	d807      	bhi.n	80014ec <Cdd_Servo_RawMove+0x24>
 80014dc:	4b06      	ldr	r3, [pc, #24]	; (80014f8 <Cdd_Servo_RawMove+0x30>)
 80014de:	881b      	ldrh	r3, [r3, #0]
 80014e0:	88fa      	ldrh	r2, [r7, #6]
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d302      	bcc.n	80014ec <Cdd_Servo_RawMove+0x24>
	{
		*(c_SERVO_CfgParam_s.TIM_CCRx) = Pulse;
 80014e6:	4a05      	ldr	r2, [pc, #20]	; (80014fc <Cdd_Servo_RawMove+0x34>)
 80014e8:	88fb      	ldrh	r3, [r7, #6]
 80014ea:	6013      	str	r3, [r2, #0]
	}
}
 80014ec:	bf00      	nop
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	20000118 	.word	0x20000118
 80014fc:	40000034 	.word	0x40000034

08001500 <Cdd_Servo_MainFunction>:
		Cdd_Servo_MoveTo(l_Angle_u8--);
	}
}

void Cdd_Servo_MainFunction(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0

}
 8001504:	bf00      	nop
 8001506:	46bd      	mov	sp, r7
 8001508:	bc80      	pop	{r7}
 800150a:	4770      	bx	lr

0800150c <Cdd_Ultrasonic_Trigger>:
/**
  * @brief	Cdd_Ultrasonic module trigger measurement function
  * @return	None
  */
static void Cdd_Ultrasonic_Trigger(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
	Rte_Call_TriggerUltrasonicMeasurement();
 8001510:	f009 fb52 	bl	800abb8 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement>
}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}

08001518 <Cdd_Ultrasonic_ISR_CaptureCallback>:
  * @brief	Cdd_Ultrasonic capture callback function
  * @return	None
  * @attention	Runs in ISR
  */
static void Cdd_Ultrasonic_ISR_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001518:	b590      	push	{r4, r7, lr}
 800151a:	b085      	sub	sp, #20
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
	uint32 l_PS_u32 = 0UL;
 8001520:	2300      	movs	r3, #0
 8001522:	60fb      	str	r3, [r7, #12]

	if((htim->Instance == c_Cdd_Ultrasonic_CfgType_s.TIM_Instance) && (htim->Channel == g_Cdd_Ultrasonic_Info_s.ACTIV_CH))
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a89      	ldr	r2, [pc, #548]	; (8001750 <Cdd_Ultrasonic_ISR_CaptureCallback+0x238>)
 800152a:	4293      	cmp	r3, r2
 800152c:	f040 810b 	bne.w	8001746 <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	7f1a      	ldrb	r2, [r3, #28]
 8001534:	4b87      	ldr	r3, [pc, #540]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001536:	f893 3020 	ldrb.w	r3, [r3, #32]
 800153a:	429a      	cmp	r2, r3
 800153c:	f040 8103 	bne.w	8001746 <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
	{
		if (g_Cdd_Ultrasonic_Info_s.EDGE_STATE == 0u)
 8001540:	4b84      	ldr	r3, [pc, #528]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d166      	bne.n	8001616 <Cdd_Ultrasonic_ISR_CaptureCallback+0xfe>
		{
			/* Capture T1 & Reverse The ICU Edge Polarity */
			g_Cdd_Ultrasonic_Info_s.T1 = HAL_TIM_ReadCapturedValue(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 8001548:	2300      	movs	r3, #0
 800154a:	4619      	mov	r1, r3
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f002 fe41 	bl	80041d4 <HAL_TIM_ReadCapturedValue>
 8001552:	4603      	mov	r3, r0
 8001554:	4a7f      	ldr	r2, [pc, #508]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001556:	60d3      	str	r3, [r2, #12]
			g_Cdd_Ultrasonic_Info_s.EDGE_STATE = 1u;
 8001558:	4b7e      	ldr	r3, [pc, #504]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 800155a:	2201      	movs	r2, #1
 800155c:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 800155e:	2300      	movs	r3, #0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d108      	bne.n	8001576 <Cdd_Ultrasonic_ISR_CaptureCallback+0x5e>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	6a1a      	ldr	r2, [r3, #32]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f022 020a 	bic.w	r2, r2, #10
 8001572:	621a      	str	r2, [r3, #32]
 8001574:	e01f      	b.n	80015b6 <Cdd_Ultrasonic_ISR_CaptureCallback+0x9e>
 8001576:	2300      	movs	r3, #0
 8001578:	2b04      	cmp	r3, #4
 800157a:	d108      	bne.n	800158e <Cdd_Ultrasonic_ISR_CaptureCallback+0x76>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	6a1b      	ldr	r3, [r3, #32]
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	6812      	ldr	r2, [r2, #0]
 8001586:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800158a:	6213      	str	r3, [r2, #32]
 800158c:	e013      	b.n	80015b6 <Cdd_Ultrasonic_ISR_CaptureCallback+0x9e>
 800158e:	2300      	movs	r3, #0
 8001590:	2b08      	cmp	r3, #8
 8001592:	d108      	bne.n	80015a6 <Cdd_Ultrasonic_ISR_CaptureCallback+0x8e>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	6a1b      	ldr	r3, [r3, #32]
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	6812      	ldr	r2, [r2, #0]
 800159e:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80015a2:	6213      	str	r3, [r2, #32]
 80015a4:	e007      	b.n	80015b6 <Cdd_Ultrasonic_ISR_CaptureCallback+0x9e>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	6a1b      	ldr	r3, [r3, #32]
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	6812      	ldr	r2, [r2, #0]
 80015b0:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80015b4:	6213      	str	r3, [r2, #32]
 80015b6:	2300      	movs	r3, #0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d108      	bne.n	80015ce <Cdd_Ultrasonic_ISR_CaptureCallback+0xb6>
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	6a1a      	ldr	r2, [r3, #32]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f042 0202 	orr.w	r2, r2, #2
 80015ca:	621a      	str	r2, [r3, #32]
 80015cc:	e01f      	b.n	800160e <Cdd_Ultrasonic_ISR_CaptureCallback+0xf6>
 80015ce:	2300      	movs	r3, #0
 80015d0:	2b04      	cmp	r3, #4
 80015d2:	d108      	bne.n	80015e6 <Cdd_Ultrasonic_ISR_CaptureCallback+0xce>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	6a1b      	ldr	r3, [r3, #32]
 80015da:	687a      	ldr	r2, [r7, #4]
 80015dc:	6812      	ldr	r2, [r2, #0]
 80015de:	f043 0320 	orr.w	r3, r3, #32
 80015e2:	6213      	str	r3, [r2, #32]
 80015e4:	e013      	b.n	800160e <Cdd_Ultrasonic_ISR_CaptureCallback+0xf6>
 80015e6:	2300      	movs	r3, #0
 80015e8:	2b08      	cmp	r3, #8
 80015ea:	d108      	bne.n	80015fe <Cdd_Ultrasonic_ISR_CaptureCallback+0xe6>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	6a1b      	ldr	r3, [r3, #32]
 80015f2:	687a      	ldr	r2, [r7, #4]
 80015f4:	6812      	ldr	r2, [r2, #0]
 80015f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015fa:	6213      	str	r3, [r2, #32]
 80015fc:	e007      	b.n	800160e <Cdd_Ultrasonic_ISR_CaptureCallback+0xf6>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	6a1b      	ldr	r3, [r3, #32]
 8001604:	687a      	ldr	r2, [r7, #4]
 8001606:	6812      	ldr	r2, [r2, #0]
 8001608:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800160c:	6213      	str	r3, [r2, #32]
			g_Cdd_Ultrasonic_Info_s.TMR_OVC = 0u;
 800160e:	4b51      	ldr	r3, [pc, #324]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001610:	2200      	movs	r2, #0
 8001612:	805a      	strh	r2, [r3, #2]
		else
		{
			/* Nothing to do */
		}
	}
}
 8001614:	e097      	b.n	8001746 <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
		else if (g_Cdd_Ultrasonic_Info_s.EDGE_STATE == 1u)
 8001616:	4b4f      	ldr	r3, [pc, #316]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	2b01      	cmp	r3, #1
 800161c:	f040 8093 	bne.w	8001746 <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			l_PS_u32 = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->PSC;
 8001620:	4b4b      	ldr	r3, [pc, #300]	; (8001750 <Cdd_Ultrasonic_ISR_CaptureCallback+0x238>)
 8001622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001624:	60fb      	str	r3, [r7, #12]
			g_Cdd_Ultrasonic_Info_s.TMR_ARR = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->ARR;
 8001626:	4b4a      	ldr	r3, [pc, #296]	; (8001750 <Cdd_Ultrasonic_ISR_CaptureCallback+0x238>)
 8001628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800162a:	4a4a      	ldr	r2, [pc, #296]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 800162c:	6093      	str	r3, [r2, #8]
			g_Cdd_Ultrasonic_Info_s.T2 = HAL_TIM_ReadCapturedValue(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 800162e:	2300      	movs	r3, #0
 8001630:	4619      	mov	r1, r3
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f002 fdce 	bl	80041d4 <HAL_TIM_ReadCapturedValue>
 8001638:	4603      	mov	r3, r0
 800163a:	4a46      	ldr	r2, [pc, #280]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 800163c:	6113      	str	r3, [r2, #16]
			g_Cdd_Ultrasonic_Info_s.T2 += (g_Cdd_Ultrasonic_Info_s.TMR_OVC * (g_Cdd_Ultrasonic_Info_s.TMR_ARR+1u));
 800163e:	4b45      	ldr	r3, [pc, #276]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001640:	691a      	ldr	r2, [r3, #16]
 8001642:	4b44      	ldr	r3, [pc, #272]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001644:	885b      	ldrh	r3, [r3, #2]
 8001646:	4619      	mov	r1, r3
 8001648:	4b42      	ldr	r3, [pc, #264]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	3301      	adds	r3, #1
 800164e:	fb01 f303 	mul.w	r3, r1, r3
 8001652:	4413      	add	r3, r2
 8001654:	4a3f      	ldr	r2, [pc, #252]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001656:	6113      	str	r3, [r2, #16]
			g_Cdd_Ultrasonic_Info_s.DIFF = g_Cdd_Ultrasonic_Info_s.T2 - g_Cdd_Ultrasonic_Info_s.T1;
 8001658:	4b3e      	ldr	r3, [pc, #248]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 800165a:	691a      	ldr	r2, [r3, #16]
 800165c:	4b3d      	ldr	r3, [pc, #244]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	4a3c      	ldr	r2, [pc, #240]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001664:	6153      	str	r3, [r2, #20]
			g_Cdd_Ultrasonic_Info_s.DISTANCE = (g_Cdd_Ultrasonic_Info_s.DIFF * CDD_ULTRASONIC_DISTANCE_SCALE_FACTOR_F32)/(c_Cdd_Ultrasonic_CfgType_s.TIM_CLK_MHz/(l_PS_u32+1u));
 8001666:	4b3b      	ldr	r3, [pc, #236]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001668:	695b      	ldr	r3, [r3, #20]
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff fab4 	bl	8000bd8 <__aeabi_ui2f>
 8001670:	4603      	mov	r3, r0
 8001672:	4939      	ldr	r1, [pc, #228]	; (8001758 <Cdd_Ultrasonic_ISR_CaptureCallback+0x240>)
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff fb07 	bl	8000c88 <__aeabi_fmul>
 800167a:	4603      	mov	r3, r0
 800167c:	461c      	mov	r4, r3
 800167e:	2248      	movs	r2, #72	; 0x48
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	3301      	adds	r3, #1
 8001684:	fbb2 f3f3 	udiv	r3, r2, r3
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff faa5 	bl	8000bd8 <__aeabi_ui2f>
 800168e:	4603      	mov	r3, r0
 8001690:	4619      	mov	r1, r3
 8001692:	4620      	mov	r0, r4
 8001694:	f7ff fbac 	bl	8000df0 <__aeabi_fdiv>
 8001698:	4603      	mov	r3, r0
 800169a:	461a      	mov	r2, r3
 800169c:	4b2d      	ldr	r3, [pc, #180]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 800169e:	619a      	str	r2, [r3, #24]
			g_Cdd_Ultrasonic_Info_s.EDGE_STATE = 0u;
 80016a0:	4b2c      	ldr	r3, [pc, #176]	; (8001754 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 80016a6:	2300      	movs	r3, #0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d108      	bne.n	80016be <Cdd_Ultrasonic_ISR_CaptureCallback+0x1a6>
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	6a1a      	ldr	r2, [r3, #32]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f022 020a 	bic.w	r2, r2, #10
 80016ba:	621a      	str	r2, [r3, #32]
 80016bc:	e01f      	b.n	80016fe <Cdd_Ultrasonic_ISR_CaptureCallback+0x1e6>
 80016be:	2300      	movs	r3, #0
 80016c0:	2b04      	cmp	r3, #4
 80016c2:	d108      	bne.n	80016d6 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1be>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	6a1b      	ldr	r3, [r3, #32]
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	6812      	ldr	r2, [r2, #0]
 80016ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80016d2:	6213      	str	r3, [r2, #32]
 80016d4:	e013      	b.n	80016fe <Cdd_Ultrasonic_ISR_CaptureCallback+0x1e6>
 80016d6:	2300      	movs	r3, #0
 80016d8:	2b08      	cmp	r3, #8
 80016da:	d108      	bne.n	80016ee <Cdd_Ultrasonic_ISR_CaptureCallback+0x1d6>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	6a1b      	ldr	r3, [r3, #32]
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	6812      	ldr	r2, [r2, #0]
 80016e6:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80016ea:	6213      	str	r3, [r2, #32]
 80016ec:	e007      	b.n	80016fe <Cdd_Ultrasonic_ISR_CaptureCallback+0x1e6>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	6a1b      	ldr	r3, [r3, #32]
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	6812      	ldr	r2, [r2, #0]
 80016f8:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80016fc:	6213      	str	r3, [r2, #32]
 80016fe:	2300      	movs	r3, #0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d106      	bne.n	8001712 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1fa>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	6a12      	ldr	r2, [r2, #32]
 800170e:	621a      	str	r2, [r3, #32]
}
 8001710:	e019      	b.n	8001746 <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 8001712:	2300      	movs	r3, #0
 8001714:	2b04      	cmp	r3, #4
 8001716:	d106      	bne.n	8001726 <Cdd_Ultrasonic_ISR_CaptureCallback+0x20e>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	6812      	ldr	r2, [r2, #0]
 8001720:	6a1b      	ldr	r3, [r3, #32]
 8001722:	6213      	str	r3, [r2, #32]
}
 8001724:	e00f      	b.n	8001746 <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 8001726:	2300      	movs	r3, #0
 8001728:	2b08      	cmp	r3, #8
 800172a:	d106      	bne.n	800173a <Cdd_Ultrasonic_ISR_CaptureCallback+0x222>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	6812      	ldr	r2, [r2, #0]
 8001734:	6a1b      	ldr	r3, [r3, #32]
 8001736:	6213      	str	r3, [r2, #32]
}
 8001738:	e005      	b.n	8001746 <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	6812      	ldr	r2, [r2, #0]
 8001742:	6a1b      	ldr	r3, [r3, #32]
 8001744:	6213      	str	r3, [r2, #32]
}
 8001746:	bf00      	nop
 8001748:	3714      	adds	r7, #20
 800174a:	46bd      	mov	sp, r7
 800174c:	bd90      	pop	{r4, r7, pc}
 800174e:	bf00      	nop
 8001750:	40000400 	.word	0x40000400
 8001754:	20000168 	.word	0x20000168
 8001758:	3c8b4396 	.word	0x3c8b4396

0800175c <Cdd_Ultrasonic_ISR_PeriodElapsedCallback>:
  * @brief	Cdd_Ultrasonic period elapsed callback function
  * @return	None
  * @attention	Runs in ISR
  */
static void Cdd_Ultrasonic_ISR_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
	if(htim->Instance == c_Cdd_Ultrasonic_CfgType_s.TIM_Instance)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a06      	ldr	r2, [pc, #24]	; (8001784 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x28>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d105      	bne.n	800177a <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x1e>
	{
		g_Cdd_Ultrasonic_Info_s.TMR_OVC++;
 800176e:	4b06      	ldr	r3, [pc, #24]	; (8001788 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x2c>)
 8001770:	885b      	ldrh	r3, [r3, #2]
 8001772:	3301      	adds	r3, #1
 8001774:	b29a      	uxth	r2, r3
 8001776:	4b04      	ldr	r3, [pc, #16]	; (8001788 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x2c>)
 8001778:	805a      	strh	r2, [r3, #2]
	}
}
 800177a:	bf00      	nop
 800177c:	370c      	adds	r7, #12
 800177e:	46bd      	mov	sp, r7
 8001780:	bc80      	pop	{r7}
 8001782:	4770      	bx	lr
 8001784:	40000400 	.word	0x40000400
 8001788:	20000168 	.word	0x20000168

0800178c <Cdd_Ultrasonic_Init>:
/**
  * @brief	Cdd_Ultrasonic module initialization function
  * @return	None
  */
void Cdd_Ultrasonic_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
	if(TRUE == g_Cdd_Ultrasonic_DriverInitDone_b)
 8001790:	4b08      	ldr	r3, [pc, #32]	; (80017b4 <Cdd_Ultrasonic_Init+0x28>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	2b01      	cmp	r3, #1
 8001796:	d10a      	bne.n	80017ae <Cdd_Ultrasonic_Init+0x22>
	{
		/*--------[ Start The ICU Channel ]-------*/
		HAL_TIM_Base_Start_IT(&htim3);
 8001798:	4807      	ldr	r0, [pc, #28]	; (80017b8 <Cdd_Ultrasonic_Init+0x2c>)
 800179a:	f001 fdfb 	bl	8003394 <HAL_TIM_Base_Start_IT>
		HAL_TIM_IC_Start_IT(&htim3, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 800179e:	2300      	movs	r3, #0
 80017a0:	4619      	mov	r1, r3
 80017a2:	4805      	ldr	r0, [pc, #20]	; (80017b8 <Cdd_Ultrasonic_Init+0x2c>)
 80017a4:	f002 f832 	bl	800380c <HAL_TIM_IC_Start_IT>
		/* Set initialization flag to done */
		g_Cdd_Ultrasonic_InitDone_b = TRUE;
 80017a8:	4b04      	ldr	r3, [pc, #16]	; (80017bc <Cdd_Ultrasonic_Init+0x30>)
 80017aa:	2201      	movs	r2, #1
 80017ac:	701a      	strb	r2, [r3, #0]
	}
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	2000018d 	.word	0x2000018d
 80017b8:	2000011c 	.word	0x2000011c
 80017bc:	2000018c 	.word	0x2000018c

080017c0 <Cdd_Ultrasonic_Driver_Init>:
/**
  * @brief	Cdd_Ultrasonic module driver initialization function
  * @return	None
  */
void Cdd_Ultrasonic_Driver_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b096      	sub	sp, #88	; 0x58
 80017c4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef TRIG_GPIO_InitStruct = {0};
 80017c6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	605a      	str	r2, [r3, #4]
 80017d0:	609a      	str	r2, [r3, #8]
 80017d2:	60da      	str	r2, [r3, #12]
 80017d4:	611a      	str	r2, [r3, #16]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017d6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80017da:	2200      	movs	r2, #0
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	605a      	str	r2, [r3, #4]
 80017e0:	609a      	str	r2, [r3, #8]
 80017e2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
 80017ec:	605a      	str	r2, [r3, #4]
 80017ee:	609a      	str	r2, [r3, #8]
	TIM_IC_InitTypeDef sConfigIC = {0};
 80017f0:	f107 0318 	add.w	r3, r7, #24
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	605a      	str	r2, [r3, #4]
 80017fa:	609a      	str	r2, [r3, #8]
 80017fc:	60da      	str	r2, [r3, #12]

    /*--------[ Configure The HCSR04 TRIGGER GPIO Pin ]-------*/

    if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOA)
 80017fe:	4b6e      	ldr	r3, [pc, #440]	; (80019b8 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001800:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001804:	d10c      	bne.n	8001820 <Cdd_Ultrasonic_Driver_Init+0x60>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001806:	4b6d      	ldr	r3, [pc, #436]	; (80019bc <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001808:	695b      	ldr	r3, [r3, #20]
 800180a:	4a6c      	ldr	r2, [pc, #432]	; (80019bc <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 800180c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001810:	6153      	str	r3, [r2, #20]
 8001812:	4b6a      	ldr	r3, [pc, #424]	; (80019bc <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001814:	695b      	ldr	r3, [r3, #20]
 8001816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800181a:	617b      	str	r3, [r7, #20]
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	e042      	b.n	80018a6 <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOB)
 8001820:	4a65      	ldr	r2, [pc, #404]	; (80019b8 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001822:	4b65      	ldr	r3, [pc, #404]	; (80019b8 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001824:	429a      	cmp	r2, r3
 8001826:	d10c      	bne.n	8001842 <Cdd_Ultrasonic_Driver_Init+0x82>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001828:	4b64      	ldr	r3, [pc, #400]	; (80019bc <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 800182a:	695b      	ldr	r3, [r3, #20]
 800182c:	4a63      	ldr	r2, [pc, #396]	; (80019bc <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 800182e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001832:	6153      	str	r3, [r2, #20]
 8001834:	4b61      	ldr	r3, [pc, #388]	; (80019bc <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001836:	695b      	ldr	r3, [r3, #20]
 8001838:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800183c:	613b      	str	r3, [r7, #16]
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	e031      	b.n	80018a6 <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOC)
 8001842:	4a5d      	ldr	r2, [pc, #372]	; (80019b8 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001844:	4b5e      	ldr	r3, [pc, #376]	; (80019c0 <Cdd_Ultrasonic_Driver_Init+0x200>)
 8001846:	429a      	cmp	r2, r3
 8001848:	d10c      	bne.n	8001864 <Cdd_Ultrasonic_Driver_Init+0xa4>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 800184a:	4b5c      	ldr	r3, [pc, #368]	; (80019bc <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 800184c:	695b      	ldr	r3, [r3, #20]
 800184e:	4a5b      	ldr	r2, [pc, #364]	; (80019bc <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001850:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001854:	6153      	str	r3, [r2, #20]
 8001856:	4b59      	ldr	r3, [pc, #356]	; (80019bc <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001858:	695b      	ldr	r3, [r3, #20]
 800185a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	e020      	b.n	80018a6 <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOD)
 8001864:	4a54      	ldr	r2, [pc, #336]	; (80019b8 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001866:	4b57      	ldr	r3, [pc, #348]	; (80019c4 <Cdd_Ultrasonic_Driver_Init+0x204>)
 8001868:	429a      	cmp	r2, r3
 800186a:	d10c      	bne.n	8001886 <Cdd_Ultrasonic_Driver_Init+0xc6>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 800186c:	4b53      	ldr	r3, [pc, #332]	; (80019bc <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 800186e:	695b      	ldr	r3, [r3, #20]
 8001870:	4a52      	ldr	r2, [pc, #328]	; (80019bc <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001872:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001876:	6153      	str	r3, [r2, #20]
 8001878:	4b50      	ldr	r3, [pc, #320]	; (80019bc <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 800187a:	695b      	ldr	r3, [r3, #20]
 800187c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001880:	60bb      	str	r3, [r7, #8]
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	e00f      	b.n	80018a6 <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOE)
 8001886:	4a4c      	ldr	r2, [pc, #304]	; (80019b8 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001888:	4b4f      	ldr	r3, [pc, #316]	; (80019c8 <Cdd_Ultrasonic_Driver_Init+0x208>)
 800188a:	429a      	cmp	r2, r3
 800188c:	d10b      	bne.n	80018a6 <Cdd_Ultrasonic_Driver_Init+0xe6>
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
 800188e:	4b4b      	ldr	r3, [pc, #300]	; (80019bc <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001890:	695b      	ldr	r3, [r3, #20]
 8001892:	4a4a      	ldr	r2, [pc, #296]	; (80019bc <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001894:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001898:	6153      	str	r3, [r2, #20]
 800189a:	4b48      	ldr	r3, [pc, #288]	; (80019bc <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 800189c:	695b      	ldr	r3, [r3, #20]
 800189e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018a2:	607b      	str	r3, [r7, #4]
 80018a4:	687b      	ldr	r3, [r7, #4]
    }
    TRIG_GPIO_InitStruct.Pin = c_Cdd_Ultrasonic_CfgType_s.TRIG_PIN;
 80018a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018aa:	647b      	str	r3, [r7, #68]	; 0x44
    TRIG_GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ac:	2301      	movs	r3, #1
 80018ae:	64bb      	str	r3, [r7, #72]	; 0x48
    TRIG_GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b0:	2300      	movs	r3, #0
 80018b2:	64fb      	str	r3, [r7, #76]	; 0x4c
    TRIG_GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b4:	2300      	movs	r3, #0
 80018b6:	653b      	str	r3, [r7, #80]	; 0x50
	HAL_GPIO_Init(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO, &TRIG_GPIO_InitStruct);
 80018b8:	4a3f      	ldr	r2, [pc, #252]	; (80019b8 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 80018ba:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80018be:	4619      	mov	r1, r3
 80018c0:	4610      	mov	r0, r2
 80018c2:	f001 f901 	bl	8002ac8 <HAL_GPIO_Init>

	/*--------[ Initialize The HCSR04 Static Global Info ]-------*/

	g_Cdd_Ultrasonic_Info_s.TMR_PSC = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->PSC;
 80018c6:	4b41      	ldr	r3, [pc, #260]	; (80019cc <Cdd_Ultrasonic_Driver_Init+0x20c>)
 80018c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ca:	4a41      	ldr	r2, [pc, #260]	; (80019d0 <Cdd_Ultrasonic_Driver_Init+0x210>)
 80018cc:	6053      	str	r3, [r2, #4]
	g_Cdd_Ultrasonic_Info_s.TMR_ARR = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->ARR;
 80018ce:	4b3f      	ldr	r3, [pc, #252]	; (80019cc <Cdd_Ultrasonic_Driver_Init+0x20c>)
 80018d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d2:	4a3f      	ldr	r2, [pc, #252]	; (80019d0 <Cdd_Ultrasonic_Driver_Init+0x210>)
 80018d4:	6093      	str	r3, [r2, #8]
	g_Cdd_Ultrasonic_Info_s.TMR_OVC = 0u;
 80018d6:	4b3e      	ldr	r3, [pc, #248]	; (80019d0 <Cdd_Ultrasonic_Driver_Init+0x210>)
 80018d8:	2200      	movs	r2, #0
 80018da:	805a      	strh	r2, [r3, #2]
	g_Cdd_Ultrasonic_Info_s.HTIM = &htim3;
 80018dc:	4b3c      	ldr	r3, [pc, #240]	; (80019d0 <Cdd_Ultrasonic_Driver_Init+0x210>)
 80018de:	4a3d      	ldr	r2, [pc, #244]	; (80019d4 <Cdd_Ultrasonic_Driver_Init+0x214>)
 80018e0:	61da      	str	r2, [r3, #28]
	if(g_Cdd_Ultrasonic_Info_s.TMR_ARR == 0u)
 80018e2:	4b3b      	ldr	r3, [pc, #236]	; (80019d0 <Cdd_Ultrasonic_Driver_Init+0x210>)
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d103      	bne.n	80018f2 <Cdd_Ultrasonic_Driver_Init+0x132>
	{
		g_Cdd_Ultrasonic_Info_s.TMR_ARR = 65535u;
 80018ea:	4b39      	ldr	r3, [pc, #228]	; (80019d0 <Cdd_Ultrasonic_Driver_Init+0x210>)
 80018ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018f0:	609a      	str	r2, [r3, #8]
	}
	if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_1)
 80018f2:	2300      	movs	r3, #0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d104      	bne.n	8001902 <Cdd_Ultrasonic_Driver_Init+0x142>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_1;
 80018f8:	4b35      	ldr	r3, [pc, #212]	; (80019d0 <Cdd_Ultrasonic_Driver_Init+0x210>)
 80018fa:	2201      	movs	r2, #1
 80018fc:	f883 2020 	strb.w	r2, [r3, #32]
 8001900:	e016      	b.n	8001930 <Cdd_Ultrasonic_Driver_Init+0x170>
	}
	else if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_2)
 8001902:	2300      	movs	r3, #0
 8001904:	2b04      	cmp	r3, #4
 8001906:	d104      	bne.n	8001912 <Cdd_Ultrasonic_Driver_Init+0x152>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_2;
 8001908:	4b31      	ldr	r3, [pc, #196]	; (80019d0 <Cdd_Ultrasonic_Driver_Init+0x210>)
 800190a:	2202      	movs	r2, #2
 800190c:	f883 2020 	strb.w	r2, [r3, #32]
 8001910:	e00e      	b.n	8001930 <Cdd_Ultrasonic_Driver_Init+0x170>
	}
	else if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_3)
 8001912:	2300      	movs	r3, #0
 8001914:	2b08      	cmp	r3, #8
 8001916:	d104      	bne.n	8001922 <Cdd_Ultrasonic_Driver_Init+0x162>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_3;
 8001918:	4b2d      	ldr	r3, [pc, #180]	; (80019d0 <Cdd_Ultrasonic_Driver_Init+0x210>)
 800191a:	2204      	movs	r2, #4
 800191c:	f883 2020 	strb.w	r2, [r3, #32]
 8001920:	e006      	b.n	8001930 <Cdd_Ultrasonic_Driver_Init+0x170>
	}
	else if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_4)
 8001922:	2300      	movs	r3, #0
 8001924:	2b0c      	cmp	r3, #12
 8001926:	d103      	bne.n	8001930 <Cdd_Ultrasonic_Driver_Init+0x170>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_4;
 8001928:	4b29      	ldr	r3, [pc, #164]	; (80019d0 <Cdd_Ultrasonic_Driver_Init+0x210>)
 800192a:	2208      	movs	r2, #8
 800192c:	f883 2020 	strb.w	r2, [r3, #32]
	}

	/*--------[ Configure The HCSR04 IC Timer Channel ]-------*/
	htim3.Instance = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance;
 8001930:	4a26      	ldr	r2, [pc, #152]	; (80019cc <Cdd_Ultrasonic_Driver_Init+0x20c>)
 8001932:	4b28      	ldr	r3, [pc, #160]	; (80019d4 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001934:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = g_Cdd_Ultrasonic_Info_s.TMR_PSC;
 8001936:	4b26      	ldr	r3, [pc, #152]	; (80019d0 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	4a26      	ldr	r2, [pc, #152]	; (80019d4 <Cdd_Ultrasonic_Driver_Init+0x214>)
 800193c:	6053      	str	r3, [r2, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800193e:	4b25      	ldr	r3, [pc, #148]	; (80019d4 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001940:	2200      	movs	r2, #0
 8001942:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = g_Cdd_Ultrasonic_Info_s.TMR_ARR;
 8001944:	4b22      	ldr	r3, [pc, #136]	; (80019d0 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	4a22      	ldr	r2, [pc, #136]	; (80019d4 <Cdd_Ultrasonic_Driver_Init+0x214>)
 800194a:	60d3      	str	r3, [r2, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800194c:	4b21      	ldr	r3, [pc, #132]	; (80019d4 <Cdd_Ultrasonic_Driver_Init+0x214>)
 800194e:	2200      	movs	r2, #0
 8001950:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001952:	4b20      	ldr	r3, [pc, #128]	; (80019d4 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001954:	2280      	movs	r2, #128	; 0x80
 8001956:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(&htim3);
 8001958:	481e      	ldr	r0, [pc, #120]	; (80019d4 <Cdd_Ultrasonic_Driver_Init+0x214>)
 800195a:	f001 fcc3 	bl	80032e4 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800195e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001962:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 8001964:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001968:	4619      	mov	r1, r3
 800196a:	481a      	ldr	r0, [pc, #104]	; (80019d4 <Cdd_Ultrasonic_Driver_Init+0x214>)
 800196c:	f002 fb68 	bl	8004040 <HAL_TIM_ConfigClockSource>
	HAL_TIM_IC_Init(&htim3);
 8001970:	4818      	ldr	r0, [pc, #96]	; (80019d4 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001972:	f001 feeb 	bl	800374c <HAL_TIM_IC_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001976:	2300      	movs	r3, #0
 8001978:	62bb      	str	r3, [r7, #40]	; 0x28
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800197a:	2300      	movs	r3, #0
 800197c:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 800197e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001982:	4619      	mov	r1, r3
 8001984:	4813      	ldr	r0, [pc, #76]	; (80019d4 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001986:	f003 f9fb 	bl	8004d80 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800198a:	2300      	movs	r3, #0
 800198c:	61bb      	str	r3, [r7, #24]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800198e:	2301      	movs	r3, #1
 8001990:	61fb      	str	r3, [r7, #28]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001992:	2300      	movs	r3, #0
 8001994:	623b      	str	r3, [r7, #32]
	sConfigIC.ICFilter = 0u;
 8001996:	2300      	movs	r3, #0
 8001998:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 800199a:	2200      	movs	r2, #0
 800199c:	f107 0318 	add.w	r3, r7, #24
 80019a0:	4619      	mov	r1, r3
 80019a2:	480c      	ldr	r0, [pc, #48]	; (80019d4 <Cdd_Ultrasonic_Driver_Init+0x214>)
 80019a4:	f002 f99b 	bl	8003cde <HAL_TIM_IC_ConfigChannel>
	/* Set driver initialization flag to done */
	g_Cdd_Ultrasonic_DriverInitDone_b = TRUE;
 80019a8:	4b0b      	ldr	r3, [pc, #44]	; (80019d8 <Cdd_Ultrasonic_Driver_Init+0x218>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	701a      	strb	r2, [r3, #0]
}
 80019ae:	bf00      	nop
 80019b0:	3758      	adds	r7, #88	; 0x58
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	48000400 	.word	0x48000400
 80019bc:	40021000 	.word	0x40021000
 80019c0:	48000800 	.word	0x48000800
 80019c4:	48000c00 	.word	0x48000c00
 80019c8:	48001000 	.word	0x48001000
 80019cc:	40000400 	.word	0x40000400
 80019d0:	20000168 	.word	0x20000168
 80019d4:	2000011c 	.word	0x2000011c
 80019d8:	2000018d 	.word	0x2000018d

080019dc <Cdd_Ultrasonic_MainFunction>:
/**
  * @brief	Cdd_Ultrasonic module main function (runs in task)
  * @return	None
  */
void Cdd_Ultrasonic_MainFunction(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Cdd_Ultrasonic_InitDone_b)
 80019e0:	4b09      	ldr	r3, [pc, #36]	; (8001a08 <Cdd_Ultrasonic_MainFunction+0x2c>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d10c      	bne.n	8001a02 <Cdd_Ultrasonic_MainFunction+0x26>
	{
		/* Trigger measurement every 2nd cycle ( 20ms = 2 * task cycle ) */
		if(FALSE == g_Cdd_Ultrasonic_TriggerFlag_b)
 80019e8:	4b08      	ldr	r3, [pc, #32]	; (8001a0c <Cdd_Ultrasonic_MainFunction+0x30>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d103      	bne.n	80019f8 <Cdd_Ultrasonic_MainFunction+0x1c>
		{
			/* Trigger measurement next cycle */
			g_Cdd_Ultrasonic_TriggerFlag_b = TRUE;
 80019f0:	4b06      	ldr	r3, [pc, #24]	; (8001a0c <Cdd_Ultrasonic_MainFunction+0x30>)
 80019f2:	2201      	movs	r2, #1
 80019f4:	701a      	strb	r2, [r3, #0]
			g_Cdd_Ultrasonic_TriggerFlag_b = FALSE;
			/* Call trigger function */
			Cdd_Ultrasonic_Trigger();
		}
	}
}
 80019f6:	e004      	b.n	8001a02 <Cdd_Ultrasonic_MainFunction+0x26>
			g_Cdd_Ultrasonic_TriggerFlag_b = FALSE;
 80019f8:	4b04      	ldr	r3, [pc, #16]	; (8001a0c <Cdd_Ultrasonic_MainFunction+0x30>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	701a      	strb	r2, [r3, #0]
			Cdd_Ultrasonic_Trigger();
 80019fe:	f7ff fd85 	bl	800150c <Cdd_Ultrasonic_Trigger>
}
 8001a02:	bf00      	nop
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	2000018c 	.word	0x2000018c
 8001a0c:	2000018e 	.word	0x2000018e

08001a10 <Cdd_Ultrasonic_ReadDistance>:
/**
  * @brief	Cdd_Ultrasonic module read distance function
  * @return	Last measured distance in centimeters
  */
float32 Cdd_Ultrasonic_ReadDistance(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
	float32 l_Distance_f32 = 0.0f;
 8001a16:	f04f 0300 	mov.w	r3, #0
 8001a1a:	607b      	str	r3, [r7, #4]
	l_Distance_f32 = g_Cdd_Ultrasonic_Info_s.DISTANCE;
 8001a1c:	4b04      	ldr	r3, [pc, #16]	; (8001a30 <Cdd_Ultrasonic_ReadDistance+0x20>)
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	607b      	str	r3, [r7, #4]
	return l_Distance_f32;
 8001a22:	687b      	ldr	r3, [r7, #4]
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	20000168 	.word	0x20000168

08001a34 <HAL_TIM_IC_CaptureCallback>:
  * @brief	Cdd_Ultrasonic external capture callback function
  * @return	None
  * @attention	Runs in ISR
  */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
	Cdd_Ultrasonic_ISR_CaptureCallback(htim);
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f7ff fd6b 	bl	8001518 <Cdd_Ultrasonic_ISR_CaptureCallback>
}
 8001a42:	bf00      	nop
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <HAL_TIM_PeriodElapsedCallback>:
  * @brief	Cdd_Ultrasonic external period elapsed callback function
  * @return	None
  * @attention	Runs in ISR
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b082      	sub	sp, #8
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
	Cdd_Ultrasonic_ISR_PeriodElapsedCallback(htim);
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f7ff fe82 	bl	800175c <Cdd_Ultrasonic_ISR_PeriodElapsedCallback>
}
 8001a58:	bf00      	nop
 8001a5a:	3708      	adds	r7, #8
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001a68:	bf00      	nop
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bc80      	pop	{r7}
 8001a70:	4770      	bx	lr

08001a72 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001a72:	b480      	push	{r7}
 8001a74:	b083      	sub	sp, #12
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001a7a:	bf00      	nop
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bc80      	pop	{r7}
 8001a82:	4770      	bx	lr

08001a84 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b09a      	sub	sp, #104	; 0x68
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001a92:	2300      	movs	r3, #0
 8001a94:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001a96:	2300      	movs	r3, #0
 8001a98:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d101      	bne.n	8001aa4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e1e3      	b.n	8001e6c <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	691b      	ldr	r3, [r3, #16]
 8001aa8:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aae:	f003 0310 	and.w	r3, r3, #16
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d176      	bne.n	8001ba4 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d152      	bne.n	8001b64 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2200      	movs	r2, #0
 8001ace:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ad8:	6878      	ldr	r0, [r7, #4]
 8001ada:	f005 f871 	bl	8006bc0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d13b      	bne.n	8001b64 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f000 ff85 	bl	80029fc <ADC_Disable>
 8001af2:	4603      	mov	r3, r0
 8001af4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afc:	f003 0310 	and.w	r3, r3, #16
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d12f      	bne.n	8001b64 <HAL_ADC_Init+0xe0>
 8001b04:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d12b      	bne.n	8001b64 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b10:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001b14:	f023 0302 	bic.w	r3, r3, #2
 8001b18:	f043 0202 	orr.w	r2, r3, #2
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	689a      	ldr	r2, [r3, #8]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001b2e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	689a      	ldr	r2, [r3, #8]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001b3e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b40:	4b92      	ldr	r3, [pc, #584]	; (8001d8c <HAL_ADC_Init+0x308>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a92      	ldr	r2, [pc, #584]	; (8001d90 <HAL_ADC_Init+0x30c>)
 8001b46:	fba2 2303 	umull	r2, r3, r2, r3
 8001b4a:	0c9a      	lsrs	r2, r3, #18
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	4413      	add	r3, r2
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b56:	e002      	b.n	8001b5e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d1f9      	bne.n	8001b58 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d007      	beq.n	8001b82 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001b7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001b80:	d110      	bne.n	8001ba4 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b86:	f023 0312 	bic.w	r3, r3, #18
 8001b8a:	f043 0210 	orr.w	r2, r3, #16
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b96:	f043 0201 	orr.w	r2, r3, #1
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba8:	f003 0310 	and.w	r3, r3, #16
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	f040 8150 	bne.w	8001e52 <HAL_ADC_Init+0x3ce>
 8001bb2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	f040 814b 	bne.w	8001e52 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	f040 8143 	bne.w	8001e52 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001bd4:	f043 0202 	orr.w	r2, r3, #2
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001be4:	d004      	beq.n	8001bf0 <HAL_ADC_Init+0x16c>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a6a      	ldr	r2, [pc, #424]	; (8001d94 <HAL_ADC_Init+0x310>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d101      	bne.n	8001bf4 <HAL_ADC_Init+0x170>
 8001bf0:	4b69      	ldr	r3, [pc, #420]	; (8001d98 <HAL_ADC_Init+0x314>)
 8001bf2:	e000      	b.n	8001bf6 <HAL_ADC_Init+0x172>
 8001bf4:	4b69      	ldr	r3, [pc, #420]	; (8001d9c <HAL_ADC_Init+0x318>)
 8001bf6:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c00:	d102      	bne.n	8001c08 <HAL_ADC_Init+0x184>
 8001c02:	4b64      	ldr	r3, [pc, #400]	; (8001d94 <HAL_ADC_Init+0x310>)
 8001c04:	60fb      	str	r3, [r7, #12]
 8001c06:	e01a      	b.n	8001c3e <HAL_ADC_Init+0x1ba>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a61      	ldr	r2, [pc, #388]	; (8001d94 <HAL_ADC_Init+0x310>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d103      	bne.n	8001c1a <HAL_ADC_Init+0x196>
 8001c12:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	e011      	b.n	8001c3e <HAL_ADC_Init+0x1ba>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a60      	ldr	r2, [pc, #384]	; (8001da0 <HAL_ADC_Init+0x31c>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d102      	bne.n	8001c2a <HAL_ADC_Init+0x1a6>
 8001c24:	4b5f      	ldr	r3, [pc, #380]	; (8001da4 <HAL_ADC_Init+0x320>)
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	e009      	b.n	8001c3e <HAL_ADC_Init+0x1ba>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a5d      	ldr	r2, [pc, #372]	; (8001da4 <HAL_ADC_Init+0x320>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d102      	bne.n	8001c3a <HAL_ADC_Init+0x1b6>
 8001c34:	4b5a      	ldr	r3, [pc, #360]	; (8001da0 <HAL_ADC_Init+0x31c>)
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	e001      	b.n	8001c3e <HAL_ADC_Init+0x1ba>
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	f003 0303 	and.w	r3, r3, #3
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d108      	bne.n	8001c5e <HAL_ADC_Init+0x1da>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d101      	bne.n	8001c5e <HAL_ADC_Init+0x1da>
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e000      	b.n	8001c60 <HAL_ADC_Init+0x1dc>
 8001c5e:	2300      	movs	r3, #0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d11c      	bne.n	8001c9e <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001c64:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d010      	beq.n	8001c8c <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	f003 0303 	and.w	r3, r3, #3
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d107      	bne.n	8001c86 <HAL_ADC_Init+0x202>
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d101      	bne.n	8001c86 <HAL_ADC_Init+0x202>
 8001c82:	2301      	movs	r3, #1
 8001c84:	e000      	b.n	8001c88 <HAL_ADC_Init+0x204>
 8001c86:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d108      	bne.n	8001c9e <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001c8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	431a      	orrs	r2, r3
 8001c9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c9c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	7e5b      	ldrb	r3, [r3, #25]
 8001ca2:	035b      	lsls	r3, r3, #13
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001ca8:	2a01      	cmp	r2, #1
 8001caa:	d002      	beq.n	8001cb2 <HAL_ADC_Init+0x22e>
 8001cac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001cb0:	e000      	b.n	8001cb4 <HAL_ADC_Init+0x230>
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	431a      	orrs	r2, r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	68db      	ldr	r3, [r3, #12]
 8001cba:	431a      	orrs	r2, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d11b      	bne.n	8001d0a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	7e5b      	ldrb	r3, [r3, #25]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d109      	bne.n	8001cee <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cde:	3b01      	subs	r3, #1
 8001ce0:	045a      	lsls	r2, r3, #17
 8001ce2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cea:	663b      	str	r3, [r7, #96]	; 0x60
 8001cec:	e00d      	b.n	8001d0a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001cf6:	f043 0220 	orr.w	r2, r3, #32
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d02:	f043 0201 	orr.w	r2, r3, #1
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d054      	beq.n	8001dbc <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a22      	ldr	r2, [pc, #136]	; (8001da0 <HAL_ADC_Init+0x31c>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d004      	beq.n	8001d26 <HAL_ADC_Init+0x2a2>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a20      	ldr	r2, [pc, #128]	; (8001da4 <HAL_ADC_Init+0x320>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d140      	bne.n	8001da8 <HAL_ADC_Init+0x324>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d2a:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8001d2e:	d02a      	beq.n	8001d86 <HAL_ADC_Init+0x302>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d38:	d022      	beq.n	8001d80 <HAL_ADC_Init+0x2fc>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d3e:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8001d42:	d01a      	beq.n	8001d7a <HAL_ADC_Init+0x2f6>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d48:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8001d4c:	d012      	beq.n	8001d74 <HAL_ADC_Init+0x2f0>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d52:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8001d56:	d00a      	beq.n	8001d6e <HAL_ADC_Init+0x2ea>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d5c:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8001d60:	d002      	beq.n	8001d68 <HAL_ADC_Init+0x2e4>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d66:	e023      	b.n	8001db0 <HAL_ADC_Init+0x32c>
 8001d68:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001d6c:	e020      	b.n	8001db0 <HAL_ADC_Init+0x32c>
 8001d6e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001d72:	e01d      	b.n	8001db0 <HAL_ADC_Init+0x32c>
 8001d74:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001d78:	e01a      	b.n	8001db0 <HAL_ADC_Init+0x32c>
 8001d7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d7e:	e017      	b.n	8001db0 <HAL_ADC_Init+0x32c>
 8001d80:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8001d84:	e014      	b.n	8001db0 <HAL_ADC_Init+0x32c>
 8001d86:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001d8a:	e011      	b.n	8001db0 <HAL_ADC_Init+0x32c>
 8001d8c:	20000000 	.word	0x20000000
 8001d90:	431bde83 	.word	0x431bde83
 8001d94:	50000100 	.word	0x50000100
 8001d98:	50000300 	.word	0x50000300
 8001d9c:	50000700 	.word	0x50000700
 8001da0:	50000400 	.word	0x50000400
 8001da4:	50000500 	.word	0x50000500
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001db4:	4313      	orrs	r3, r2
 8001db6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001db8:	4313      	orrs	r3, r2
 8001dba:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	f003 030c 	and.w	r3, r3, #12
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d114      	bne.n	8001df4 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	6812      	ldr	r2, [r2, #0]
 8001dd4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001dd8:	f023 0302 	bic.w	r3, r3, #2
 8001ddc:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	7e1b      	ldrb	r3, [r3, #24]
 8001de2:	039a      	lsls	r2, r3, #14
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	4313      	orrs	r3, r2
 8001dee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001df0:	4313      	orrs	r3, r2
 8001df2:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	68da      	ldr	r2, [r3, #12]
 8001dfa:	4b1e      	ldr	r3, [pc, #120]	; (8001e74 <HAL_ADC_Init+0x3f0>)
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	687a      	ldr	r2, [r7, #4]
 8001e00:	6812      	ldr	r2, [r2, #0]
 8001e02:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001e04:	430b      	orrs	r3, r1
 8001e06:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	691b      	ldr	r3, [r3, #16]
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	d10c      	bne.n	8001e2a <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e16:	f023 010f 	bic.w	r1, r3, #15
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	69db      	ldr	r3, [r3, #28]
 8001e1e:	1e5a      	subs	r2, r3, #1
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	430a      	orrs	r2, r1
 8001e26:	631a      	str	r2, [r3, #48]	; 0x30
 8001e28:	e007      	b.n	8001e3a <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f022 020f 	bic.w	r2, r2, #15
 8001e38:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e44:	f023 0303 	bic.w	r3, r3, #3
 8001e48:	f043 0201 	orr.w	r2, r3, #1
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	641a      	str	r2, [r3, #64]	; 0x40
 8001e50:	e00a      	b.n	8001e68 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e56:	f023 0312 	bic.w	r3, r3, #18
 8001e5a:	f043 0210 	orr.w	r2, r3, #16
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001e62:	2301      	movs	r3, #1
 8001e64:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001e68:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3768      	adds	r7, #104	; 0x68
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	fff0c007 	.word	0xfff0c007

08001e78 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b086      	sub	sp, #24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e84:	2300      	movs	r3, #0
 8001e86:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	f003 0304 	and.w	r3, r3, #4
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	f040 80f7 	bne.w	8002086 <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d101      	bne.n	8001ea6 <HAL_ADC_Start_DMA+0x2e>
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	e0f2      	b.n	800208c <HAL_ADC_Start_DMA+0x214>
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001eb6:	d004      	beq.n	8001ec2 <HAL_ADC_Start_DMA+0x4a>
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a75      	ldr	r2, [pc, #468]	; (8002094 <HAL_ADC_Start_DMA+0x21c>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d109      	bne.n	8001ed6 <HAL_ADC_Start_DMA+0x5e>
 8001ec2:	4b75      	ldr	r3, [pc, #468]	; (8002098 <HAL_ADC_Start_DMA+0x220>)
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f003 031f 	and.w	r3, r3, #31
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	bf0c      	ite	eq
 8001ece:	2301      	moveq	r3, #1
 8001ed0:	2300      	movne	r3, #0
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	e008      	b.n	8001ee8 <HAL_ADC_Start_DMA+0x70>
 8001ed6:	4b71      	ldr	r3, [pc, #452]	; (800209c <HAL_ADC_Start_DMA+0x224>)
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f003 031f 	and.w	r3, r3, #31
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	bf0c      	ite	eq
 8001ee2:	2301      	moveq	r3, #1
 8001ee4:	2300      	movne	r3, #0
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	f000 80c5 	beq.w	8002078 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001eee:	68f8      	ldr	r0, [r7, #12]
 8001ef0:	f000 fd20 	bl	8002934 <ADC_Enable>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001ef8:	7dfb      	ldrb	r3, [r7, #23]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	f040 80b7 	bne.w	800206e <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f04:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001f08:	f023 0301 	bic.w	r3, r3, #1
 8001f0c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f1c:	d004      	beq.n	8001f28 <HAL_ADC_Start_DMA+0xb0>
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a5c      	ldr	r2, [pc, #368]	; (8002094 <HAL_ADC_Start_DMA+0x21c>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d106      	bne.n	8001f36 <HAL_ADC_Start_DMA+0xbe>
 8001f28:	4b5b      	ldr	r3, [pc, #364]	; (8002098 <HAL_ADC_Start_DMA+0x220>)
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	f003 031f 	and.w	r3, r3, #31
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d010      	beq.n	8001f56 <HAL_ADC_Start_DMA+0xde>
 8001f34:	e005      	b.n	8001f42 <HAL_ADC_Start_DMA+0xca>
 8001f36:	4b59      	ldr	r3, [pc, #356]	; (800209c <HAL_ADC_Start_DMA+0x224>)
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f003 031f 	and.w	r3, r3, #31
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d009      	beq.n	8001f56 <HAL_ADC_Start_DMA+0xde>
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f4a:	d004      	beq.n	8001f56 <HAL_ADC_Start_DMA+0xde>
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a53      	ldr	r2, [pc, #332]	; (80020a0 <HAL_ADC_Start_DMA+0x228>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d115      	bne.n	8001f82 <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d036      	beq.n	8001fde <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f74:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f78:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001f80:	e02d      	b.n	8001fde <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f86:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f96:	d004      	beq.n	8001fa2 <HAL_ADC_Start_DMA+0x12a>
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a3d      	ldr	r2, [pc, #244]	; (8002094 <HAL_ADC_Start_DMA+0x21c>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d10a      	bne.n	8001fb8 <HAL_ADC_Start_DMA+0x140>
 8001fa2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	bf14      	ite	ne
 8001fb0:	2301      	movne	r3, #1
 8001fb2:	2300      	moveq	r3, #0
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	e008      	b.n	8001fca <HAL_ADC_Start_DMA+0x152>
 8001fb8:	4b39      	ldr	r3, [pc, #228]	; (80020a0 <HAL_ADC_Start_DMA+0x228>)
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	bf14      	ite	ne
 8001fc4:	2301      	movne	r3, #1
 8001fc6:	2300      	moveq	r3, #0
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d007      	beq.n	8001fde <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fd6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fe6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fea:	d106      	bne.n	8001ffa <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff0:	f023 0206 	bic.w	r2, r3, #6
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	645a      	str	r2, [r3, #68]	; 0x44
 8001ff8:	e002      	b.n	8002000 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800200c:	4a25      	ldr	r2, [pc, #148]	; (80020a4 <HAL_ADC_Start_DMA+0x22c>)
 800200e:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002014:	4a24      	ldr	r2, [pc, #144]	; (80020a8 <HAL_ADC_Start_DMA+0x230>)
 8002016:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800201c:	4a23      	ldr	r2, [pc, #140]	; (80020ac <HAL_ADC_Start_DMA+0x234>)
 800201e:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	221c      	movs	r2, #28
 8002026:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	685a      	ldr	r2, [r3, #4]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f042 0210 	orr.w	r2, r2, #16
 8002036:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	68da      	ldr	r2, [r3, #12]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f042 0201 	orr.w	r2, r2, #1
 8002046:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	3340      	adds	r3, #64	; 0x40
 8002052:	4619      	mov	r1, r3
 8002054:	68ba      	ldr	r2, [r7, #8]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f000 ff4d 	bl	8002ef6 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	689a      	ldr	r2, [r3, #8]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f042 0204 	orr.w	r2, r2, #4
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	e00d      	b.n	800208a <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	2200      	movs	r2, #0
 8002072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002076:	e008      	b.n	800208a <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2200      	movs	r2, #0
 8002080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002084:	e001      	b.n	800208a <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002086:	2302      	movs	r3, #2
 8002088:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800208a:	7dfb      	ldrb	r3, [r7, #23]
}
 800208c:	4618      	mov	r0, r3
 800208e:	3718      	adds	r7, #24
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	50000100 	.word	0x50000100
 8002098:	50000300 	.word	0x50000300
 800209c:	50000700 	.word	0x50000700
 80020a0:	50000400 	.word	0x50000400
 80020a4:	08002869 	.word	0x08002869
 80020a8:	080028e3 	.word	0x080028e3
 80020ac:	080028ff 	.word	0x080028ff

080020b0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b09b      	sub	sp, #108	; 0x6c
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020ba:	2300      	movs	r3, #0
 80020bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80020c0:	2300      	movs	r3, #0
 80020c2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d101      	bne.n	80020d2 <HAL_ADC_ConfigChannel+0x22>
 80020ce:	2302      	movs	r3, #2
 80020d0:	e2ca      	b.n	8002668 <HAL_ADC_ConfigChannel+0x5b8>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2201      	movs	r2, #1
 80020d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f003 0304 	and.w	r3, r3, #4
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	f040 82ae 	bne.w	8002646 <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	2b04      	cmp	r3, #4
 80020f0:	d81c      	bhi.n	800212c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685a      	ldr	r2, [r3, #4]
 80020fc:	4613      	mov	r3, r2
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	4413      	add	r3, r2
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	461a      	mov	r2, r3
 8002106:	231f      	movs	r3, #31
 8002108:	4093      	lsls	r3, r2
 800210a:	43db      	mvns	r3, r3
 800210c:	4019      	ands	r1, r3
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	6818      	ldr	r0, [r3, #0]
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685a      	ldr	r2, [r3, #4]
 8002116:	4613      	mov	r3, r2
 8002118:	005b      	lsls	r3, r3, #1
 800211a:	4413      	add	r3, r2
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	fa00 f203 	lsl.w	r2, r0, r3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	430a      	orrs	r2, r1
 8002128:	631a      	str	r2, [r3, #48]	; 0x30
 800212a:	e063      	b.n	80021f4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	2b09      	cmp	r3, #9
 8002132:	d81e      	bhi.n	8002172 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	685a      	ldr	r2, [r3, #4]
 800213e:	4613      	mov	r3, r2
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	4413      	add	r3, r2
 8002144:	005b      	lsls	r3, r3, #1
 8002146:	3b1e      	subs	r3, #30
 8002148:	221f      	movs	r2, #31
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	43db      	mvns	r3, r3
 8002150:	4019      	ands	r1, r3
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	6818      	ldr	r0, [r3, #0]
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	685a      	ldr	r2, [r3, #4]
 800215a:	4613      	mov	r3, r2
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	4413      	add	r3, r2
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	3b1e      	subs	r3, #30
 8002164:	fa00 f203 	lsl.w	r2, r0, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	430a      	orrs	r2, r1
 800216e:	635a      	str	r2, [r3, #52]	; 0x34
 8002170:	e040      	b.n	80021f4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b0e      	cmp	r3, #14
 8002178:	d81e      	bhi.n	80021b8 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	4613      	mov	r3, r2
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	4413      	add	r3, r2
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	3b3c      	subs	r3, #60	; 0x3c
 800218e:	221f      	movs	r2, #31
 8002190:	fa02 f303 	lsl.w	r3, r2, r3
 8002194:	43db      	mvns	r3, r3
 8002196:	4019      	ands	r1, r3
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	6818      	ldr	r0, [r3, #0]
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685a      	ldr	r2, [r3, #4]
 80021a0:	4613      	mov	r3, r2
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	4413      	add	r3, r2
 80021a6:	005b      	lsls	r3, r3, #1
 80021a8:	3b3c      	subs	r3, #60	; 0x3c
 80021aa:	fa00 f203 	lsl.w	r2, r0, r3
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	430a      	orrs	r2, r1
 80021b4:	639a      	str	r2, [r3, #56]	; 0x38
 80021b6:	e01d      	b.n	80021f4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	685a      	ldr	r2, [r3, #4]
 80021c2:	4613      	mov	r3, r2
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	4413      	add	r3, r2
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	3b5a      	subs	r3, #90	; 0x5a
 80021cc:	221f      	movs	r2, #31
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	43db      	mvns	r3, r3
 80021d4:	4019      	ands	r1, r3
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	6818      	ldr	r0, [r3, #0]
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	685a      	ldr	r2, [r3, #4]
 80021de:	4613      	mov	r3, r2
 80021e0:	005b      	lsls	r3, r3, #1
 80021e2:	4413      	add	r3, r2
 80021e4:	005b      	lsls	r3, r3, #1
 80021e6:	3b5a      	subs	r3, #90	; 0x5a
 80021e8:	fa00 f203 	lsl.w	r2, r0, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	430a      	orrs	r2, r1
 80021f2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	f003 030c 	and.w	r3, r3, #12
 80021fe:	2b00      	cmp	r3, #0
 8002200:	f040 80e5 	bne.w	80023ce <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2b09      	cmp	r3, #9
 800220a:	d91c      	bls.n	8002246 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	6999      	ldr	r1, [r3, #24]
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	4613      	mov	r3, r2
 8002218:	005b      	lsls	r3, r3, #1
 800221a:	4413      	add	r3, r2
 800221c:	3b1e      	subs	r3, #30
 800221e:	2207      	movs	r2, #7
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	43db      	mvns	r3, r3
 8002226:	4019      	ands	r1, r3
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	6898      	ldr	r0, [r3, #8]
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	4613      	mov	r3, r2
 8002232:	005b      	lsls	r3, r3, #1
 8002234:	4413      	add	r3, r2
 8002236:	3b1e      	subs	r3, #30
 8002238:	fa00 f203 	lsl.w	r2, r0, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	430a      	orrs	r2, r1
 8002242:	619a      	str	r2, [r3, #24]
 8002244:	e019      	b.n	800227a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	6959      	ldr	r1, [r3, #20]
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	4613      	mov	r3, r2
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	4413      	add	r3, r2
 8002256:	2207      	movs	r2, #7
 8002258:	fa02 f303 	lsl.w	r3, r2, r3
 800225c:	43db      	mvns	r3, r3
 800225e:	4019      	ands	r1, r3
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	6898      	ldr	r0, [r3, #8]
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	4613      	mov	r3, r2
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	4413      	add	r3, r2
 800226e:	fa00 f203 	lsl.w	r2, r0, r3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	430a      	orrs	r2, r1
 8002278:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	695a      	ldr	r2, [r3, #20]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	08db      	lsrs	r3, r3, #3
 8002286:	f003 0303 	and.w	r3, r3, #3
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	691b      	ldr	r3, [r3, #16]
 8002296:	3b01      	subs	r3, #1
 8002298:	2b03      	cmp	r3, #3
 800229a:	d84f      	bhi.n	800233c <HAL_ADC_ConfigChannel+0x28c>
 800229c:	a201      	add	r2, pc, #4	; (adr r2, 80022a4 <HAL_ADC_ConfigChannel+0x1f4>)
 800229e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022a2:	bf00      	nop
 80022a4:	080022b5 	.word	0x080022b5
 80022a8:	080022d7 	.word	0x080022d7
 80022ac:	080022f9 	.word	0x080022f9
 80022b0:	0800231b 	.word	0x0800231b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80022ba:	4b9a      	ldr	r3, [pc, #616]	; (8002524 <HAL_ADC_ConfigChannel+0x474>)
 80022bc:	4013      	ands	r3, r2
 80022be:	683a      	ldr	r2, [r7, #0]
 80022c0:	6812      	ldr	r2, [r2, #0]
 80022c2:	0691      	lsls	r1, r2, #26
 80022c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80022c6:	430a      	orrs	r2, r1
 80022c8:	431a      	orrs	r2, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80022d2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80022d4:	e07e      	b.n	80023d4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80022dc:	4b91      	ldr	r3, [pc, #580]	; (8002524 <HAL_ADC_ConfigChannel+0x474>)
 80022de:	4013      	ands	r3, r2
 80022e0:	683a      	ldr	r2, [r7, #0]
 80022e2:	6812      	ldr	r2, [r2, #0]
 80022e4:	0691      	lsls	r1, r2, #26
 80022e6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80022e8:	430a      	orrs	r2, r1
 80022ea:	431a      	orrs	r2, r3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80022f4:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80022f6:	e06d      	b.n	80023d4 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80022fe:	4b89      	ldr	r3, [pc, #548]	; (8002524 <HAL_ADC_ConfigChannel+0x474>)
 8002300:	4013      	ands	r3, r2
 8002302:	683a      	ldr	r2, [r7, #0]
 8002304:	6812      	ldr	r2, [r2, #0]
 8002306:	0691      	lsls	r1, r2, #26
 8002308:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800230a:	430a      	orrs	r2, r1
 800230c:	431a      	orrs	r2, r3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002316:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002318:	e05c      	b.n	80023d4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002320:	4b80      	ldr	r3, [pc, #512]	; (8002524 <HAL_ADC_ConfigChannel+0x474>)
 8002322:	4013      	ands	r3, r2
 8002324:	683a      	ldr	r2, [r7, #0]
 8002326:	6812      	ldr	r2, [r2, #0]
 8002328:	0691      	lsls	r1, r2, #26
 800232a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800232c:	430a      	orrs	r2, r1
 800232e:	431a      	orrs	r2, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002338:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800233a:	e04b      	b.n	80023d4 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002342:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	069b      	lsls	r3, r3, #26
 800234c:	429a      	cmp	r2, r3
 800234e:	d107      	bne.n	8002360 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800235e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002366:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	069b      	lsls	r3, r3, #26
 8002370:	429a      	cmp	r2, r3
 8002372:	d107      	bne.n	8002384 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002382:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800238a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	069b      	lsls	r3, r3, #26
 8002394:	429a      	cmp	r2, r3
 8002396:	d107      	bne.n	80023a8 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80023a6:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80023ae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	069b      	lsls	r3, r3, #26
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d10a      	bne.n	80023d2 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80023ca:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80023cc:	e001      	b.n	80023d2 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80023ce:	bf00      	nop
 80023d0:	e000      	b.n	80023d4 <HAL_ADC_ConfigChannel+0x324>
      break;
 80023d2:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	f003 0303 	and.w	r3, r3, #3
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d108      	bne.n	80023f4 <HAL_ADC_ConfigChannel+0x344>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0301 	and.w	r3, r3, #1
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d101      	bne.n	80023f4 <HAL_ADC_ConfigChannel+0x344>
 80023f0:	2301      	movs	r3, #1
 80023f2:	e000      	b.n	80023f6 <HAL_ADC_ConfigChannel+0x346>
 80023f4:	2300      	movs	r3, #0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	f040 8130 	bne.w	800265c <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d00f      	beq.n	8002424 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2201      	movs	r2, #1
 8002412:	fa02 f303 	lsl.w	r3, r2, r3
 8002416:	43da      	mvns	r2, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	400a      	ands	r2, r1
 800241e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002422:	e049      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2201      	movs	r2, #1
 8002432:	409a      	lsls	r2, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	430a      	orrs	r2, r1
 800243a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2b09      	cmp	r3, #9
 8002444:	d91c      	bls.n	8002480 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	6999      	ldr	r1, [r3, #24]
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	4613      	mov	r3, r2
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	4413      	add	r3, r2
 8002456:	3b1b      	subs	r3, #27
 8002458:	2207      	movs	r2, #7
 800245a:	fa02 f303 	lsl.w	r3, r2, r3
 800245e:	43db      	mvns	r3, r3
 8002460:	4019      	ands	r1, r3
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	6898      	ldr	r0, [r3, #8]
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	4613      	mov	r3, r2
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	4413      	add	r3, r2
 8002470:	3b1b      	subs	r3, #27
 8002472:	fa00 f203 	lsl.w	r2, r0, r3
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	430a      	orrs	r2, r1
 800247c:	619a      	str	r2, [r3, #24]
 800247e:	e01b      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	6959      	ldr	r1, [r3, #20]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	1c5a      	adds	r2, r3, #1
 800248c:	4613      	mov	r3, r2
 800248e:	005b      	lsls	r3, r3, #1
 8002490:	4413      	add	r3, r2
 8002492:	2207      	movs	r2, #7
 8002494:	fa02 f303 	lsl.w	r3, r2, r3
 8002498:	43db      	mvns	r3, r3
 800249a:	4019      	ands	r1, r3
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	6898      	ldr	r0, [r3, #8]
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	1c5a      	adds	r2, r3, #1
 80024a6:	4613      	mov	r3, r2
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	4413      	add	r3, r2
 80024ac:	fa00 f203 	lsl.w	r2, r0, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	430a      	orrs	r2, r1
 80024b6:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024c0:	d004      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x41c>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a18      	ldr	r2, [pc, #96]	; (8002528 <HAL_ADC_ConfigChannel+0x478>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d101      	bne.n	80024d0 <HAL_ADC_ConfigChannel+0x420>
 80024cc:	4b17      	ldr	r3, [pc, #92]	; (800252c <HAL_ADC_ConfigChannel+0x47c>)
 80024ce:	e000      	b.n	80024d2 <HAL_ADC_ConfigChannel+0x422>
 80024d0:	4b17      	ldr	r3, [pc, #92]	; (8002530 <HAL_ADC_ConfigChannel+0x480>)
 80024d2:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2b10      	cmp	r3, #16
 80024da:	d105      	bne.n	80024e8 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80024dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d015      	beq.n	8002514 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80024ec:	2b11      	cmp	r3, #17
 80024ee:	d105      	bne.n	80024fc <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80024f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d00b      	beq.n	8002514 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002500:	2b12      	cmp	r3, #18
 8002502:	f040 80ab 	bne.w	800265c <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002506:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800250e:	2b00      	cmp	r3, #0
 8002510:	f040 80a4 	bne.w	800265c <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800251c:	d10a      	bne.n	8002534 <HAL_ADC_ConfigChannel+0x484>
 800251e:	4b02      	ldr	r3, [pc, #8]	; (8002528 <HAL_ADC_ConfigChannel+0x478>)
 8002520:	60fb      	str	r3, [r7, #12]
 8002522:	e022      	b.n	800256a <HAL_ADC_ConfigChannel+0x4ba>
 8002524:	83fff000 	.word	0x83fff000
 8002528:	50000100 	.word	0x50000100
 800252c:	50000300 	.word	0x50000300
 8002530:	50000700 	.word	0x50000700
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a4e      	ldr	r2, [pc, #312]	; (8002674 <HAL_ADC_ConfigChannel+0x5c4>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d103      	bne.n	8002546 <HAL_ADC_ConfigChannel+0x496>
 800253e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002542:	60fb      	str	r3, [r7, #12]
 8002544:	e011      	b.n	800256a <HAL_ADC_ConfigChannel+0x4ba>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a4b      	ldr	r2, [pc, #300]	; (8002678 <HAL_ADC_ConfigChannel+0x5c8>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d102      	bne.n	8002556 <HAL_ADC_ConfigChannel+0x4a6>
 8002550:	4b4a      	ldr	r3, [pc, #296]	; (800267c <HAL_ADC_ConfigChannel+0x5cc>)
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	e009      	b.n	800256a <HAL_ADC_ConfigChannel+0x4ba>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a48      	ldr	r2, [pc, #288]	; (800267c <HAL_ADC_ConfigChannel+0x5cc>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d102      	bne.n	8002566 <HAL_ADC_ConfigChannel+0x4b6>
 8002560:	4b45      	ldr	r3, [pc, #276]	; (8002678 <HAL_ADC_ConfigChannel+0x5c8>)
 8002562:	60fb      	str	r3, [r7, #12]
 8002564:	e001      	b.n	800256a <HAL_ADC_ConfigChannel+0x4ba>
 8002566:	2300      	movs	r3, #0
 8002568:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f003 0303 	and.w	r3, r3, #3
 8002574:	2b01      	cmp	r3, #1
 8002576:	d108      	bne.n	800258a <HAL_ADC_ConfigChannel+0x4da>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0301 	and.w	r3, r3, #1
 8002582:	2b01      	cmp	r3, #1
 8002584:	d101      	bne.n	800258a <HAL_ADC_ConfigChannel+0x4da>
 8002586:	2301      	movs	r3, #1
 8002588:	e000      	b.n	800258c <HAL_ADC_ConfigChannel+0x4dc>
 800258a:	2300      	movs	r3, #0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d150      	bne.n	8002632 <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002590:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002592:	2b00      	cmp	r3, #0
 8002594:	d010      	beq.n	80025b8 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	f003 0303 	and.w	r3, r3, #3
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d107      	bne.n	80025b2 <HAL_ADC_ConfigChannel+0x502>
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0301 	and.w	r3, r3, #1
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d101      	bne.n	80025b2 <HAL_ADC_ConfigChannel+0x502>
 80025ae:	2301      	movs	r3, #1
 80025b0:	e000      	b.n	80025b4 <HAL_ADC_ConfigChannel+0x504>
 80025b2:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d13c      	bne.n	8002632 <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	2b10      	cmp	r3, #16
 80025be:	d11d      	bne.n	80025fc <HAL_ADC_ConfigChannel+0x54c>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025c8:	d118      	bne.n	80025fc <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80025ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80025d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025d4:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025d6:	4b2a      	ldr	r3, [pc, #168]	; (8002680 <HAL_ADC_ConfigChannel+0x5d0>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a2a      	ldr	r2, [pc, #168]	; (8002684 <HAL_ADC_ConfigChannel+0x5d4>)
 80025dc:	fba2 2303 	umull	r2, r3, r2, r3
 80025e0:	0c9a      	lsrs	r2, r3, #18
 80025e2:	4613      	mov	r3, r2
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	4413      	add	r3, r2
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025ec:	e002      	b.n	80025f4 <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	3b01      	subs	r3, #1
 80025f2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1f9      	bne.n	80025ee <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80025fa:	e02e      	b.n	800265a <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2b11      	cmp	r3, #17
 8002602:	d10b      	bne.n	800261c <HAL_ADC_ConfigChannel+0x56c>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800260c:	d106      	bne.n	800261c <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800260e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002616:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002618:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800261a:	e01e      	b.n	800265a <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2b12      	cmp	r3, #18
 8002622:	d11a      	bne.n	800265a <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002624:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800262c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800262e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002630:	e013      	b.n	800265a <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	f043 0220 	orr.w	r2, r3, #32
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002644:	e00a      	b.n	800265c <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264a:	f043 0220 	orr.w	r2, r3, #32
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002658:	e000      	b.n	800265c <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800265a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002664:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002668:	4618      	mov	r0, r3
 800266a:	376c      	adds	r7, #108	; 0x6c
 800266c:	46bd      	mov	sp, r7
 800266e:	bc80      	pop	{r7}
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	50000100 	.word	0x50000100
 8002678:	50000400 	.word	0x50000400
 800267c:	50000500 	.word	0x50000500
 8002680:	20000000 	.word	0x20000000
 8002684:	431bde83 	.word	0x431bde83

08002688 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002688:	b480      	push	{r7}
 800268a:	b099      	sub	sp, #100	; 0x64
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002692:	2300      	movs	r3, #0
 8002694:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026a0:	d102      	bne.n	80026a8 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80026a2:	4b6c      	ldr	r3, [pc, #432]	; (8002854 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 80026a4:	60bb      	str	r3, [r7, #8]
 80026a6:	e01a      	b.n	80026de <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a69      	ldr	r2, [pc, #420]	; (8002854 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d103      	bne.n	80026ba <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80026b2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80026b6:	60bb      	str	r3, [r7, #8]
 80026b8:	e011      	b.n	80026de <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a66      	ldr	r2, [pc, #408]	; (8002858 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d102      	bne.n	80026ca <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80026c4:	4b65      	ldr	r3, [pc, #404]	; (800285c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80026c6:	60bb      	str	r3, [r7, #8]
 80026c8:	e009      	b.n	80026de <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a63      	ldr	r2, [pc, #396]	; (800285c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d102      	bne.n	80026da <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80026d4:	4b60      	ldr	r3, [pc, #384]	; (8002858 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80026d6:	60bb      	str	r3, [r7, #8]
 80026d8:	e001      	b.n	80026de <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80026da:	2300      	movs	r3, #0
 80026dc:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d101      	bne.n	80026e8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e0b0      	b.n	800284a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d101      	bne.n	80026f6 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80026f2:	2302      	movs	r3, #2
 80026f4:	e0a9      	b.n	800284a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2201      	movs	r2, #1
 80026fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	f003 0304 	and.w	r3, r3, #4
 8002708:	2b00      	cmp	r3, #0
 800270a:	f040 808d 	bne.w	8002828 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f003 0304 	and.w	r3, r3, #4
 8002716:	2b00      	cmp	r3, #0
 8002718:	f040 8086 	bne.w	8002828 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002724:	d004      	beq.n	8002730 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a4a      	ldr	r2, [pc, #296]	; (8002854 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d101      	bne.n	8002734 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002730:	4b4b      	ldr	r3, [pc, #300]	; (8002860 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002732:	e000      	b.n	8002736 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002734:	4b4b      	ldr	r3, [pc, #300]	; (8002864 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8002736:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d040      	beq.n	80027c2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002740:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	6859      	ldr	r1, [r3, #4]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002752:	035b      	lsls	r3, r3, #13
 8002754:	430b      	orrs	r3, r1
 8002756:	431a      	orrs	r2, r3
 8002758:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800275a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	f003 0303 	and.w	r3, r3, #3
 8002766:	2b01      	cmp	r3, #1
 8002768:	d108      	bne.n	800277c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0301 	and.w	r3, r3, #1
 8002774:	2b01      	cmp	r3, #1
 8002776:	d101      	bne.n	800277c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002778:	2301      	movs	r3, #1
 800277a:	e000      	b.n	800277e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 800277c:	2300      	movs	r3, #0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d15c      	bne.n	800283c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f003 0303 	and.w	r3, r3, #3
 800278a:	2b01      	cmp	r3, #1
 800278c:	d107      	bne.n	800279e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0301 	and.w	r3, r3, #1
 8002796:	2b01      	cmp	r3, #1
 8002798:	d101      	bne.n	800279e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800279a:	2301      	movs	r3, #1
 800279c:	e000      	b.n	80027a0 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800279e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d14b      	bne.n	800283c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80027a4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80027ac:	f023 030f 	bic.w	r3, r3, #15
 80027b0:	683a      	ldr	r2, [r7, #0]
 80027b2:	6811      	ldr	r1, [r2, #0]
 80027b4:	683a      	ldr	r2, [r7, #0]
 80027b6:	6892      	ldr	r2, [r2, #8]
 80027b8:	430a      	orrs	r2, r1
 80027ba:	431a      	orrs	r2, r3
 80027bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80027be:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80027c0:	e03c      	b.n	800283c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80027c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80027ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80027cc:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	f003 0303 	and.w	r3, r3, #3
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d108      	bne.n	80027ee <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0301 	and.w	r3, r3, #1
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d101      	bne.n	80027ee <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80027ea:	2301      	movs	r3, #1
 80027ec:	e000      	b.n	80027f0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80027ee:	2300      	movs	r3, #0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d123      	bne.n	800283c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	f003 0303 	and.w	r3, r3, #3
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d107      	bne.n	8002810 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0301 	and.w	r3, r3, #1
 8002808:	2b01      	cmp	r3, #1
 800280a:	d101      	bne.n	8002810 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 800280c:	2301      	movs	r3, #1
 800280e:	e000      	b.n	8002812 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8002810:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002812:	2b00      	cmp	r3, #0
 8002814:	d112      	bne.n	800283c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002816:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800281e:	f023 030f 	bic.w	r3, r3, #15
 8002822:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002824:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002826:	e009      	b.n	800283c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282c:	f043 0220 	orr.w	r2, r3, #32
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800283a:	e000      	b.n	800283e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800283c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002846:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800284a:	4618      	mov	r0, r3
 800284c:	3764      	adds	r7, #100	; 0x64
 800284e:	46bd      	mov	sp, r7
 8002850:	bc80      	pop	{r7}
 8002852:	4770      	bx	lr
 8002854:	50000100 	.word	0x50000100
 8002858:	50000400 	.word	0x50000400
 800285c:	50000500 	.word	0x50000500
 8002860:	50000300 	.word	0x50000300
 8002864:	50000700 	.word	0x50000700

08002868 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002874:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800287e:	2b00      	cmp	r3, #0
 8002880:	d126      	bne.n	80028d0 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002886:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002898:	2b00      	cmp	r3, #0
 800289a:	d115      	bne.n	80028c8 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d111      	bne.n	80028c8 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d105      	bne.n	80028c8 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c0:	f043 0201 	orr.w	r2, r3, #1
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f007 fbb7 	bl	800a03c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80028ce:	e004      	b.n	80028da <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	4798      	blx	r3
}
 80028da:	bf00      	nop
 80028dc:	3710      	adds	r7, #16
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}

080028e2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80028e2:	b580      	push	{r7, lr}
 80028e4:	b084      	sub	sp, #16
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ee:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80028f0:	68f8      	ldr	r0, [r7, #12]
 80028f2:	f7ff f8b5 	bl	8001a60 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 80028f6:	bf00      	nop
 80028f8:	3710      	adds	r7, #16
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80028fe:	b580      	push	{r7, lr}
 8002900:	b084      	sub	sp, #16
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002910:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291c:	f043 0204 	orr.w	r2, r3, #4
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002924:	68f8      	ldr	r0, [r7, #12]
 8002926:	f7ff f8a4 	bl	8001a72 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800292a:	bf00      	nop
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
	...

08002934 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800293c:	2300      	movs	r3, #0
 800293e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f003 0303 	and.w	r3, r3, #3
 800294a:	2b01      	cmp	r3, #1
 800294c:	d108      	bne.n	8002960 <ADC_Enable+0x2c>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0301 	and.w	r3, r3, #1
 8002958:	2b01      	cmp	r3, #1
 800295a:	d101      	bne.n	8002960 <ADC_Enable+0x2c>
 800295c:	2301      	movs	r3, #1
 800295e:	e000      	b.n	8002962 <ADC_Enable+0x2e>
 8002960:	2300      	movs	r3, #0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d143      	bne.n	80029ee <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	4b22      	ldr	r3, [pc, #136]	; (80029f8 <ADC_Enable+0xc4>)
 800296e:	4013      	ands	r3, r2
 8002970:	2b00      	cmp	r3, #0
 8002972:	d00d      	beq.n	8002990 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002978:	f043 0210 	orr.w	r2, r3, #16
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002984:	f043 0201 	orr.w	r2, r3, #1
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e02f      	b.n	80029f0 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	689a      	ldr	r2, [r3, #8]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f042 0201 	orr.w	r2, r2, #1
 800299e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80029a0:	f003 ffd4 	bl	800694c <HAL_GetTick>
 80029a4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80029a6:	e01b      	b.n	80029e0 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80029a8:	f003 ffd0 	bl	800694c <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d914      	bls.n	80029e0 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0301 	and.w	r3, r3, #1
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d00d      	beq.n	80029e0 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c8:	f043 0210 	orr.w	r2, r3, #16
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029d4:	f043 0201 	orr.w	r2, r3, #1
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e007      	b.n	80029f0 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d1dc      	bne.n	80029a8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80029ee:	2300      	movs	r3, #0
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3710      	adds	r7, #16
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	8000003f 	.word	0x8000003f

080029fc <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a04:	2300      	movs	r3, #0
 8002a06:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f003 0303 	and.w	r3, r3, #3
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d108      	bne.n	8002a28 <ADC_Disable+0x2c>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0301 	and.w	r3, r3, #1
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d101      	bne.n	8002a28 <ADC_Disable+0x2c>
 8002a24:	2301      	movs	r3, #1
 8002a26:	e000      	b.n	8002a2a <ADC_Disable+0x2e>
 8002a28:	2300      	movs	r3, #0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d047      	beq.n	8002abe <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f003 030d 	and.w	r3, r3, #13
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d10f      	bne.n	8002a5c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	689a      	ldr	r2, [r3, #8]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f042 0202 	orr.w	r2, r2, #2
 8002a4a:	609a      	str	r2, [r3, #8]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2203      	movs	r2, #3
 8002a52:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002a54:	f003 ff7a 	bl	800694c <HAL_GetTick>
 8002a58:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002a5a:	e029      	b.n	8002ab0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a60:	f043 0210 	orr.w	r2, r3, #16
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a6c:	f043 0201 	orr.w	r2, r3, #1
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e023      	b.n	8002ac0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002a78:	f003 ff68 	bl	800694c <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d914      	bls.n	8002ab0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f003 0301 	and.w	r3, r3, #1
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d10d      	bne.n	8002ab0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a98:	f043 0210 	orr.w	r2, r3, #16
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aa4:	f043 0201 	orr.w	r2, r3, #1
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e007      	b.n	8002ac0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	f003 0301 	and.w	r3, r3, #1
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d0dc      	beq.n	8002a78 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002abe:	2300      	movs	r3, #0
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3710      	adds	r7, #16
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b087      	sub	sp, #28
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ad6:	e160      	b.n	8002d9a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	2101      	movs	r1, #1
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f000 8152 	beq.w	8002d94 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f003 0303 	and.w	r3, r3, #3
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d005      	beq.n	8002b08 <HAL_GPIO_Init+0x40>
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f003 0303 	and.w	r3, r3, #3
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d130      	bne.n	8002b6a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	005b      	lsls	r3, r3, #1
 8002b12:	2203      	movs	r2, #3
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	43db      	mvns	r3, r3
 8002b1a:	693a      	ldr	r2, [r7, #16]
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	68da      	ldr	r2, [r3, #12]
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	693a      	ldr	r2, [r7, #16]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	693a      	ldr	r2, [r7, #16]
 8002b36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b3e:	2201      	movs	r2, #1
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	fa02 f303 	lsl.w	r3, r2, r3
 8002b46:	43db      	mvns	r3, r3
 8002b48:	693a      	ldr	r2, [r7, #16]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	091b      	lsrs	r3, r3, #4
 8002b54:	f003 0201 	and.w	r2, r3, #1
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5e:	693a      	ldr	r2, [r7, #16]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	693a      	ldr	r2, [r7, #16]
 8002b68:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	f003 0303 	and.w	r3, r3, #3
 8002b72:	2b03      	cmp	r3, #3
 8002b74:	d017      	beq.n	8002ba6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	2203      	movs	r2, #3
 8002b82:	fa02 f303 	lsl.w	r3, r2, r3
 8002b86:	43db      	mvns	r3, r3
 8002b88:	693a      	ldr	r2, [r7, #16]
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	689a      	ldr	r2, [r3, #8]
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9a:	693a      	ldr	r2, [r7, #16]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f003 0303 	and.w	r3, r3, #3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d123      	bne.n	8002bfa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	08da      	lsrs	r2, r3, #3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	3208      	adds	r2, #8
 8002bba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bbe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	f003 0307 	and.w	r3, r3, #7
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	220f      	movs	r2, #15
 8002bca:	fa02 f303 	lsl.w	r3, r2, r3
 8002bce:	43db      	mvns	r3, r3
 8002bd0:	693a      	ldr	r2, [r7, #16]
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	691a      	ldr	r2, [r3, #16]
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	f003 0307 	and.w	r3, r3, #7
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	fa02 f303 	lsl.w	r3, r2, r3
 8002be6:	693a      	ldr	r2, [r7, #16]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	08da      	lsrs	r2, r3, #3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3208      	adds	r2, #8
 8002bf4:	6939      	ldr	r1, [r7, #16]
 8002bf6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	005b      	lsls	r3, r3, #1
 8002c04:	2203      	movs	r2, #3
 8002c06:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0a:	43db      	mvns	r3, r3
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	4013      	ands	r3, r2
 8002c10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f003 0203 	and.w	r2, r3, #3
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c22:	693a      	ldr	r2, [r7, #16]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	693a      	ldr	r2, [r7, #16]
 8002c2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	f000 80ac 	beq.w	8002d94 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c3c:	4b5e      	ldr	r3, [pc, #376]	; (8002db8 <HAL_GPIO_Init+0x2f0>)
 8002c3e:	699b      	ldr	r3, [r3, #24]
 8002c40:	4a5d      	ldr	r2, [pc, #372]	; (8002db8 <HAL_GPIO_Init+0x2f0>)
 8002c42:	f043 0301 	orr.w	r3, r3, #1
 8002c46:	6193      	str	r3, [r2, #24]
 8002c48:	4b5b      	ldr	r3, [pc, #364]	; (8002db8 <HAL_GPIO_Init+0x2f0>)
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	60bb      	str	r3, [r7, #8]
 8002c52:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002c54:	4a59      	ldr	r2, [pc, #356]	; (8002dbc <HAL_GPIO_Init+0x2f4>)
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	089b      	lsrs	r3, r3, #2
 8002c5a:	3302      	adds	r3, #2
 8002c5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c60:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	f003 0303 	and.w	r3, r3, #3
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	220f      	movs	r2, #15
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	43db      	mvns	r3, r3
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	4013      	ands	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002c7e:	d025      	beq.n	8002ccc <HAL_GPIO_Init+0x204>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	4a4f      	ldr	r2, [pc, #316]	; (8002dc0 <HAL_GPIO_Init+0x2f8>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d01f      	beq.n	8002cc8 <HAL_GPIO_Init+0x200>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a4e      	ldr	r2, [pc, #312]	; (8002dc4 <HAL_GPIO_Init+0x2fc>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d019      	beq.n	8002cc4 <HAL_GPIO_Init+0x1fc>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	4a4d      	ldr	r2, [pc, #308]	; (8002dc8 <HAL_GPIO_Init+0x300>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d013      	beq.n	8002cc0 <HAL_GPIO_Init+0x1f8>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a4c      	ldr	r2, [pc, #304]	; (8002dcc <HAL_GPIO_Init+0x304>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d00d      	beq.n	8002cbc <HAL_GPIO_Init+0x1f4>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a4b      	ldr	r2, [pc, #300]	; (8002dd0 <HAL_GPIO_Init+0x308>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d007      	beq.n	8002cb8 <HAL_GPIO_Init+0x1f0>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a4a      	ldr	r2, [pc, #296]	; (8002dd4 <HAL_GPIO_Init+0x30c>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d101      	bne.n	8002cb4 <HAL_GPIO_Init+0x1ec>
 8002cb0:	2306      	movs	r3, #6
 8002cb2:	e00c      	b.n	8002cce <HAL_GPIO_Init+0x206>
 8002cb4:	2307      	movs	r3, #7
 8002cb6:	e00a      	b.n	8002cce <HAL_GPIO_Init+0x206>
 8002cb8:	2305      	movs	r3, #5
 8002cba:	e008      	b.n	8002cce <HAL_GPIO_Init+0x206>
 8002cbc:	2304      	movs	r3, #4
 8002cbe:	e006      	b.n	8002cce <HAL_GPIO_Init+0x206>
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e004      	b.n	8002cce <HAL_GPIO_Init+0x206>
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	e002      	b.n	8002cce <HAL_GPIO_Init+0x206>
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e000      	b.n	8002cce <HAL_GPIO_Init+0x206>
 8002ccc:	2300      	movs	r3, #0
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	f002 0203 	and.w	r2, r2, #3
 8002cd4:	0092      	lsls	r2, r2, #2
 8002cd6:	4093      	lsls	r3, r2
 8002cd8:	693a      	ldr	r2, [r7, #16]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002cde:	4937      	ldr	r1, [pc, #220]	; (8002dbc <HAL_GPIO_Init+0x2f4>)
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	089b      	lsrs	r3, r3, #2
 8002ce4:	3302      	adds	r3, #2
 8002ce6:	693a      	ldr	r2, [r7, #16]
 8002ce8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002cec:	4b3a      	ldr	r3, [pc, #232]	; (8002dd8 <HAL_GPIO_Init+0x310>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	43db      	mvns	r3, r3
 8002cf6:	693a      	ldr	r2, [r7, #16]
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d003      	beq.n	8002d10 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002d08:	693a      	ldr	r2, [r7, #16]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002d10:	4a31      	ldr	r2, [pc, #196]	; (8002dd8 <HAL_GPIO_Init+0x310>)
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002d16:	4b30      	ldr	r3, [pc, #192]	; (8002dd8 <HAL_GPIO_Init+0x310>)
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	43db      	mvns	r3, r3
 8002d20:	693a      	ldr	r2, [r7, #16]
 8002d22:	4013      	ands	r3, r2
 8002d24:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d003      	beq.n	8002d3a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8002d32:	693a      	ldr	r2, [r7, #16]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002d3a:	4a27      	ldr	r2, [pc, #156]	; (8002dd8 <HAL_GPIO_Init+0x310>)
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d40:	4b25      	ldr	r3, [pc, #148]	; (8002dd8 <HAL_GPIO_Init+0x310>)
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	43db      	mvns	r3, r3
 8002d4a:	693a      	ldr	r2, [r7, #16]
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d003      	beq.n	8002d64 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002d5c:	693a      	ldr	r2, [r7, #16]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002d64:	4a1c      	ldr	r2, [pc, #112]	; (8002dd8 <HAL_GPIO_Init+0x310>)
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d6a:	4b1b      	ldr	r3, [pc, #108]	; (8002dd8 <HAL_GPIO_Init+0x310>)
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	43db      	mvns	r3, r3
 8002d74:	693a      	ldr	r2, [r7, #16]
 8002d76:	4013      	ands	r3, r2
 8002d78:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d003      	beq.n	8002d8e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8002d86:	693a      	ldr	r2, [r7, #16]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002d8e:	4a12      	ldr	r2, [pc, #72]	; (8002dd8 <HAL_GPIO_Init+0x310>)
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	3301      	adds	r3, #1
 8002d98:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	fa22 f303 	lsr.w	r3, r2, r3
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	f47f ae97 	bne.w	8002ad8 <HAL_GPIO_Init+0x10>
  }
}
 8002daa:	bf00      	nop
 8002dac:	bf00      	nop
 8002dae:	371c      	adds	r7, #28
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bc80      	pop	{r7}
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	40010000 	.word	0x40010000
 8002dc0:	48000400 	.word	0x48000400
 8002dc4:	48000800 	.word	0x48000800
 8002dc8:	48000c00 	.word	0x48000c00
 8002dcc:	48001000 	.word	0x48001000
 8002dd0:	48001400 	.word	0x48001400
 8002dd4:	48001800 	.word	0x48001800
 8002dd8:	40010400 	.word	0x40010400

08002ddc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b085      	sub	sp, #20
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	460b      	mov	r3, r1
 8002de6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	691a      	ldr	r2, [r3, #16]
 8002dec:	887b      	ldrh	r3, [r7, #2]
 8002dee:	4013      	ands	r3, r2
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d002      	beq.n	8002dfa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002df4:	2301      	movs	r3, #1
 8002df6:	73fb      	strb	r3, [r7, #15]
 8002df8:	e001      	b.n	8002dfe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3714      	adds	r7, #20
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bc80      	pop	{r7}
 8002e08:	4770      	bx	lr

08002e0a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	b083      	sub	sp, #12
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
 8002e12:	460b      	mov	r3, r1
 8002e14:	807b      	strh	r3, [r7, #2]
 8002e16:	4613      	mov	r3, r2
 8002e18:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e1a:	787b      	ldrb	r3, [r7, #1]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d003      	beq.n	8002e28 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e20:	887a      	ldrh	r2, [r7, #2]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e26:	e002      	b.n	8002e2e <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e28:	887a      	ldrh	r2, [r7, #2]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e2e:	bf00      	nop
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bc80      	pop	{r7}
 8002e36:	4770      	bx	lr

08002e38 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	4603      	mov	r3, r0
 8002e40:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002e42:	4b08      	ldr	r3, [pc, #32]	; (8002e64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e44:	695a      	ldr	r2, [r3, #20]
 8002e46:	88fb      	ldrh	r3, [r7, #6]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d006      	beq.n	8002e5c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e4e:	4a05      	ldr	r2, [pc, #20]	; (8002e64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e50:	88fb      	ldrh	r3, [r7, #6]
 8002e52:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e54:	88fb      	ldrh	r3, [r7, #6]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f003 fcf6 	bl	8006848 <HAL_GPIO_EXTI_Callback>
  }
}
 8002e5c:	bf00      	nop
 8002e5e:	3708      	adds	r7, #8
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	40010400 	.word	0x40010400

08002e68 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b084      	sub	sp, #16
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e70:	2300      	movs	r3, #0
 8002e72:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d101      	bne.n	8002e7e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e037      	b.n	8002eee <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2202      	movs	r2, #2
 8002e82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002e94:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002e98:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002ea2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	695b      	ldr	r3, [r3, #20]
 8002eb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002eba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	69db      	ldr	r3, [r3, #28]
 8002ec0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002ec2:	68fa      	ldr	r2, [r7, #12]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	68fa      	ldr	r2, [r7, #12]
 8002ece:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	f000 f9c1 	bl	8003258 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002eec:	2300      	movs	r3, #0
}  
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3710      	adds	r7, #16
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}

08002ef6 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ef6:	b580      	push	{r7, lr}
 8002ef8:	b086      	sub	sp, #24
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	60f8      	str	r0, [r7, #12]
 8002efe:	60b9      	str	r1, [r7, #8]
 8002f00:	607a      	str	r2, [r7, #4]
 8002f02:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002f04:	2300      	movs	r3, #0
 8002f06:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d101      	bne.n	8002f16 <HAL_DMA_Start_IT+0x20>
 8002f12:	2302      	movs	r3, #2
 8002f14:	e04a      	b.n	8002fac <HAL_DMA_Start_IT+0xb6>
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d13a      	bne.n	8002f9e <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2202      	movs	r2, #2
 8002f2c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2200      	movs	r2, #0
 8002f34:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f022 0201 	bic.w	r2, r2, #1
 8002f44:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	68b9      	ldr	r1, [r7, #8]
 8002f4c:	68f8      	ldr	r0, [r7, #12]
 8002f4e:	f000 f956 	bl	80031fe <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d008      	beq.n	8002f6c <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f042 020e 	orr.w	r2, r2, #14
 8002f68:	601a      	str	r2, [r3, #0]
 8002f6a:	e00f      	b.n	8002f8c <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f042 020a 	orr.w	r2, r2, #10
 8002f7a:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f022 0204 	bic.w	r2, r2, #4
 8002f8a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f042 0201 	orr.w	r2, r2, #1
 8002f9a:	601a      	str	r2, [r3, #0]
 8002f9c:	e005      	b.n	8002faa <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8002faa:	7dfb      	ldrb	r3, [r7, #23]
} 
 8002fac:	4618      	mov	r0, r3
 8002fae:	3718      	adds	r7, #24
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}

08002fb4 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b083      	sub	sp, #12
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d008      	beq.n	8002fd8 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2204      	movs	r2, #4
 8002fca:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e020      	b.n	800301a <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f022 020e 	bic.w	r2, r2, #14
 8002fe6:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f022 0201 	bic.w	r2, r2, #1
 8002ff6:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003000:	2101      	movs	r1, #1
 8003002:	fa01 f202 	lsl.w	r2, r1, r2
 8003006:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	370c      	adds	r7, #12
 800301e:	46bd      	mov	sp, r7
 8003020:	bc80      	pop	{r7}
 8003022:	4770      	bx	lr

08003024 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800302c:	2300      	movs	r3, #0
 800302e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003036:	2b02      	cmp	r3, #2
 8003038:	d005      	beq.n	8003046 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2204      	movs	r2, #4
 800303e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	73fb      	strb	r3, [r7, #15]
 8003044:	e027      	b.n	8003096 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f022 020e 	bic.w	r2, r2, #14
 8003054:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f022 0201 	bic.w	r2, r2, #1
 8003064:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800306e:	2101      	movs	r1, #1
 8003070:	fa01 f202 	lsl.w	r2, r1, r2
 8003074:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2201      	movs	r2, #1
 800307a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2200      	movs	r2, #0
 8003082:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800308a:	2b00      	cmp	r3, #0
 800308c:	d003      	beq.n	8003096 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	4798      	blx	r3
    } 
  }
  return status;
 8003096:	7bfb      	ldrb	r3, [r7, #15]
}
 8003098:	4618      	mov	r0, r3
 800309a:	3710      	adds	r7, #16
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030bc:	2204      	movs	r2, #4
 80030be:	409a      	lsls	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	4013      	ands	r3, r2
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d024      	beq.n	8003112 <HAL_DMA_IRQHandler+0x72>
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	f003 0304 	and.w	r3, r3, #4
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d01f      	beq.n	8003112 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0320 	and.w	r3, r3, #32
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d107      	bne.n	80030f0 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f022 0204 	bic.w	r2, r2, #4
 80030ee:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030f8:	2104      	movs	r1, #4
 80030fa:	fa01 f202 	lsl.w	r2, r1, r2
 80030fe:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003104:	2b00      	cmp	r3, #0
 8003106:	d06a      	beq.n	80031de <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003110:	e065      	b.n	80031de <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003116:	2202      	movs	r2, #2
 8003118:	409a      	lsls	r2, r3
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	4013      	ands	r3, r2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d02c      	beq.n	800317c <HAL_DMA_IRQHandler+0xdc>
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	f003 0302 	and.w	r3, r3, #2
 8003128:	2b00      	cmp	r3, #0
 800312a:	d027      	beq.n	800317c <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0320 	and.w	r3, r3, #32
 8003136:	2b00      	cmp	r3, #0
 8003138:	d10b      	bne.n	8003152 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f022 020a 	bic.w	r2, r2, #10
 8003148:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2201      	movs	r2, #1
 800314e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800315a:	2102      	movs	r1, #2
 800315c:	fa01 f202 	lsl.w	r2, r1, r2
 8003160:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800316e:	2b00      	cmp	r3, #0
 8003170:	d035      	beq.n	80031de <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800317a:	e030      	b.n	80031de <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003180:	2208      	movs	r2, #8
 8003182:	409a      	lsls	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	4013      	ands	r3, r2
 8003188:	2b00      	cmp	r3, #0
 800318a:	d028      	beq.n	80031de <HAL_DMA_IRQHandler+0x13e>
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	f003 0308 	and.w	r3, r3, #8
 8003192:	2b00      	cmp	r3, #0
 8003194:	d023      	beq.n	80031de <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f022 020e 	bic.w	r2, r2, #14
 80031a4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ae:	2101      	movs	r1, #1
 80031b0:	fa01 f202 	lsl.w	r2, r1, r2
 80031b4:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2201      	movs	r2, #1
 80031ba:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d004      	beq.n	80031de <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	4798      	blx	r3
    }
  }
}  
 80031dc:	e7ff      	b.n	80031de <HAL_DMA_IRQHandler+0x13e>
 80031de:	bf00      	nop
 80031e0:	3710      	adds	r7, #16
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80031e6:	b480      	push	{r7}
 80031e8:	b083      	sub	sp, #12
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bc80      	pop	{r7}
 80031fc:	4770      	bx	lr

080031fe <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031fe:	b480      	push	{r7}
 8003200:	b085      	sub	sp, #20
 8003202:	af00      	add	r7, sp, #0
 8003204:	60f8      	str	r0, [r7, #12]
 8003206:	60b9      	str	r1, [r7, #8]
 8003208:	607a      	str	r2, [r7, #4]
 800320a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003214:	2101      	movs	r1, #1
 8003216:	fa01 f202 	lsl.w	r2, r1, r2
 800321a:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	683a      	ldr	r2, [r7, #0]
 8003222:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	2b10      	cmp	r3, #16
 800322a:	d108      	bne.n	800323e <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	68ba      	ldr	r2, [r7, #8]
 800323a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800323c:	e007      	b.n	800324e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	68ba      	ldr	r2, [r7, #8]
 8003244:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	60da      	str	r2, [r3, #12]
}
 800324e:	bf00      	nop
 8003250:	3714      	adds	r7, #20
 8003252:	46bd      	mov	sp, r7
 8003254:	bc80      	pop	{r7}
 8003256:	4770      	bx	lr

08003258 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	461a      	mov	r2, r3
 8003266:	4b13      	ldr	r3, [pc, #76]	; (80032b4 <DMA_CalcBaseAndBitshift+0x5c>)
 8003268:	429a      	cmp	r2, r3
 800326a:	d80f      	bhi.n	800328c <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	461a      	mov	r2, r3
 8003272:	4b11      	ldr	r3, [pc, #68]	; (80032b8 <DMA_CalcBaseAndBitshift+0x60>)
 8003274:	4413      	add	r3, r2
 8003276:	4a11      	ldr	r2, [pc, #68]	; (80032bc <DMA_CalcBaseAndBitshift+0x64>)
 8003278:	fba2 2303 	umull	r2, r3, r2, r3
 800327c:	091b      	lsrs	r3, r3, #4
 800327e:	009a      	lsls	r2, r3, #2
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	4a0e      	ldr	r2, [pc, #56]	; (80032c0 <DMA_CalcBaseAndBitshift+0x68>)
 8003288:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800328a:	e00e      	b.n	80032aa <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	461a      	mov	r2, r3
 8003292:	4b0c      	ldr	r3, [pc, #48]	; (80032c4 <DMA_CalcBaseAndBitshift+0x6c>)
 8003294:	4413      	add	r3, r2
 8003296:	4a09      	ldr	r2, [pc, #36]	; (80032bc <DMA_CalcBaseAndBitshift+0x64>)
 8003298:	fba2 2303 	umull	r2, r3, r2, r3
 800329c:	091b      	lsrs	r3, r3, #4
 800329e:	009a      	lsls	r2, r3, #2
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4a08      	ldr	r2, [pc, #32]	; (80032c8 <DMA_CalcBaseAndBitshift+0x70>)
 80032a8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80032aa:	bf00      	nop
 80032ac:	370c      	adds	r7, #12
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bc80      	pop	{r7}
 80032b2:	4770      	bx	lr
 80032b4:	40020407 	.word	0x40020407
 80032b8:	bffdfff8 	.word	0xbffdfff8
 80032bc:	cccccccd 	.word	0xcccccccd
 80032c0:	40020000 	.word	0x40020000
 80032c4:	bffdfbf8 	.word	0xbffdfbf8
 80032c8:	40020400 	.word	0x40020400

080032cc <Gpt_Init>:

static void Gpt_TIM3_Init(void);
static void Gpt_Error_Handler(void);

void Gpt_Init(void)
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0
	//Gpt_TIM3_Init();
	Gpt_InitDone = 1u;
 80032d0:	4b03      	ldr	r3, [pc, #12]	; (80032e0 <Gpt_Init+0x14>)
 80032d2:	2201      	movs	r2, #1
 80032d4:	701a      	strb	r2, [r3, #0]
}
 80032d6:	bf00      	nop
 80032d8:	46bd      	mov	sp, r7
 80032da:	bc80      	pop	{r7}
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop
 80032e0:	2000018f 	.word	0x2000018f

080032e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e049      	b.n	800338a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d106      	bne.n	8003310 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f003 fdac 	bl	8006e68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2202      	movs	r2, #2
 8003314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	3304      	adds	r3, #4
 8003320:	4619      	mov	r1, r3
 8003322:	4610      	mov	r0, r2
 8003324:	f000 ffb6 	bl	8004294 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2201      	movs	r2, #1
 8003344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2201      	movs	r2, #1
 800336c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003388:	2300      	movs	r3, #0
}
 800338a:	4618      	mov	r0, r3
 800338c:	3708      	adds	r7, #8
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
	...

08003394 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d001      	beq.n	80033ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e04f      	b.n	800344c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2202      	movs	r2, #2
 80033b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	68da      	ldr	r2, [r3, #12]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f042 0201 	orr.w	r2, r2, #1
 80033c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a23      	ldr	r2, [pc, #140]	; (8003458 <HAL_TIM_Base_Start_IT+0xc4>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d01d      	beq.n	800340a <HAL_TIM_Base_Start_IT+0x76>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033d6:	d018      	beq.n	800340a <HAL_TIM_Base_Start_IT+0x76>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a1f      	ldr	r2, [pc, #124]	; (800345c <HAL_TIM_Base_Start_IT+0xc8>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d013      	beq.n	800340a <HAL_TIM_Base_Start_IT+0x76>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a1e      	ldr	r2, [pc, #120]	; (8003460 <HAL_TIM_Base_Start_IT+0xcc>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d00e      	beq.n	800340a <HAL_TIM_Base_Start_IT+0x76>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a1c      	ldr	r2, [pc, #112]	; (8003464 <HAL_TIM_Base_Start_IT+0xd0>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d009      	beq.n	800340a <HAL_TIM_Base_Start_IT+0x76>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a1b      	ldr	r2, [pc, #108]	; (8003468 <HAL_TIM_Base_Start_IT+0xd4>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d004      	beq.n	800340a <HAL_TIM_Base_Start_IT+0x76>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a19      	ldr	r2, [pc, #100]	; (800346c <HAL_TIM_Base_Start_IT+0xd8>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d115      	bne.n	8003436 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	689a      	ldr	r2, [r3, #8]
 8003410:	4b17      	ldr	r3, [pc, #92]	; (8003470 <HAL_TIM_Base_Start_IT+0xdc>)
 8003412:	4013      	ands	r3, r2
 8003414:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2b06      	cmp	r3, #6
 800341a:	d015      	beq.n	8003448 <HAL_TIM_Base_Start_IT+0xb4>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003422:	d011      	beq.n	8003448 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f042 0201 	orr.w	r2, r2, #1
 8003432:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003434:	e008      	b.n	8003448 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f042 0201 	orr.w	r2, r2, #1
 8003444:	601a      	str	r2, [r3, #0]
 8003446:	e000      	b.n	800344a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003448:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800344a:	2300      	movs	r3, #0
}
 800344c:	4618      	mov	r0, r3
 800344e:	3714      	adds	r7, #20
 8003450:	46bd      	mov	sp, r7
 8003452:	bc80      	pop	{r7}
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	40012c00 	.word	0x40012c00
 800345c:	40000400 	.word	0x40000400
 8003460:	40000800 	.word	0x40000800
 8003464:	40013400 	.word	0x40013400
 8003468:	40014000 	.word	0x40014000
 800346c:	40015000 	.word	0x40015000
 8003470:	00010007 	.word	0x00010007

08003474 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d101      	bne.n	8003486 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e049      	b.n	800351a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d106      	bne.n	80034a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f000 f841 	bl	8003522 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2202      	movs	r2, #2
 80034a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	3304      	adds	r3, #4
 80034b0:	4619      	mov	r1, r3
 80034b2:	4610      	mov	r0, r2
 80034b4:	f000 feee 	bl	8004294 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2201      	movs	r2, #1
 80034dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2201      	movs	r2, #1
 80034ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3708      	adds	r7, #8
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003522:	b480      	push	{r7}
 8003524:	b083      	sub	sp, #12
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800352a:	bf00      	nop
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	bc80      	pop	{r7}
 8003532:	4770      	bx	lr

08003534 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d109      	bne.n	8003558 <HAL_TIM_PWM_Start+0x24>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800354a:	b2db      	uxtb	r3, r3
 800354c:	2b01      	cmp	r3, #1
 800354e:	bf14      	ite	ne
 8003550:	2301      	movne	r3, #1
 8003552:	2300      	moveq	r3, #0
 8003554:	b2db      	uxtb	r3, r3
 8003556:	e03c      	b.n	80035d2 <HAL_TIM_PWM_Start+0x9e>
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	2b04      	cmp	r3, #4
 800355c:	d109      	bne.n	8003572 <HAL_TIM_PWM_Start+0x3e>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003564:	b2db      	uxtb	r3, r3
 8003566:	2b01      	cmp	r3, #1
 8003568:	bf14      	ite	ne
 800356a:	2301      	movne	r3, #1
 800356c:	2300      	moveq	r3, #0
 800356e:	b2db      	uxtb	r3, r3
 8003570:	e02f      	b.n	80035d2 <HAL_TIM_PWM_Start+0x9e>
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	2b08      	cmp	r3, #8
 8003576:	d109      	bne.n	800358c <HAL_TIM_PWM_Start+0x58>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800357e:	b2db      	uxtb	r3, r3
 8003580:	2b01      	cmp	r3, #1
 8003582:	bf14      	ite	ne
 8003584:	2301      	movne	r3, #1
 8003586:	2300      	moveq	r3, #0
 8003588:	b2db      	uxtb	r3, r3
 800358a:	e022      	b.n	80035d2 <HAL_TIM_PWM_Start+0x9e>
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	2b0c      	cmp	r3, #12
 8003590:	d109      	bne.n	80035a6 <HAL_TIM_PWM_Start+0x72>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b01      	cmp	r3, #1
 800359c:	bf14      	ite	ne
 800359e:	2301      	movne	r3, #1
 80035a0:	2300      	moveq	r3, #0
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	e015      	b.n	80035d2 <HAL_TIM_PWM_Start+0x9e>
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	2b10      	cmp	r3, #16
 80035aa:	d109      	bne.n	80035c0 <HAL_TIM_PWM_Start+0x8c>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	bf14      	ite	ne
 80035b8:	2301      	movne	r3, #1
 80035ba:	2300      	moveq	r3, #0
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	e008      	b.n	80035d2 <HAL_TIM_PWM_Start+0x9e>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	bf14      	ite	ne
 80035cc:	2301      	movne	r3, #1
 80035ce:	2300      	moveq	r3, #0
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e0a1      	b.n	800371e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d104      	bne.n	80035ea <HAL_TIM_PWM_Start+0xb6>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2202      	movs	r2, #2
 80035e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035e8:	e023      	b.n	8003632 <HAL_TIM_PWM_Start+0xfe>
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	2b04      	cmp	r3, #4
 80035ee:	d104      	bne.n	80035fa <HAL_TIM_PWM_Start+0xc6>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2202      	movs	r2, #2
 80035f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80035f8:	e01b      	b.n	8003632 <HAL_TIM_PWM_Start+0xfe>
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	2b08      	cmp	r3, #8
 80035fe:	d104      	bne.n	800360a <HAL_TIM_PWM_Start+0xd6>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2202      	movs	r2, #2
 8003604:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003608:	e013      	b.n	8003632 <HAL_TIM_PWM_Start+0xfe>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	2b0c      	cmp	r3, #12
 800360e:	d104      	bne.n	800361a <HAL_TIM_PWM_Start+0xe6>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2202      	movs	r2, #2
 8003614:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003618:	e00b      	b.n	8003632 <HAL_TIM_PWM_Start+0xfe>
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	2b10      	cmp	r3, #16
 800361e:	d104      	bne.n	800362a <HAL_TIM_PWM_Start+0xf6>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2202      	movs	r2, #2
 8003624:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003628:	e003      	b.n	8003632 <HAL_TIM_PWM_Start+0xfe>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2202      	movs	r2, #2
 800362e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	2201      	movs	r2, #1
 8003638:	6839      	ldr	r1, [r7, #0]
 800363a:	4618      	mov	r0, r3
 800363c:	f001 fb7b 	bl	8004d36 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a38      	ldr	r2, [pc, #224]	; (8003728 <HAL_TIM_PWM_Start+0x1f4>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d018      	beq.n	800367c <HAL_TIM_PWM_Start+0x148>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a37      	ldr	r2, [pc, #220]	; (800372c <HAL_TIM_PWM_Start+0x1f8>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d013      	beq.n	800367c <HAL_TIM_PWM_Start+0x148>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a35      	ldr	r2, [pc, #212]	; (8003730 <HAL_TIM_PWM_Start+0x1fc>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d00e      	beq.n	800367c <HAL_TIM_PWM_Start+0x148>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a34      	ldr	r2, [pc, #208]	; (8003734 <HAL_TIM_PWM_Start+0x200>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d009      	beq.n	800367c <HAL_TIM_PWM_Start+0x148>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a32      	ldr	r2, [pc, #200]	; (8003738 <HAL_TIM_PWM_Start+0x204>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d004      	beq.n	800367c <HAL_TIM_PWM_Start+0x148>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a31      	ldr	r2, [pc, #196]	; (800373c <HAL_TIM_PWM_Start+0x208>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d101      	bne.n	8003680 <HAL_TIM_PWM_Start+0x14c>
 800367c:	2301      	movs	r3, #1
 800367e:	e000      	b.n	8003682 <HAL_TIM_PWM_Start+0x14e>
 8003680:	2300      	movs	r3, #0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d007      	beq.n	8003696 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003694:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a23      	ldr	r2, [pc, #140]	; (8003728 <HAL_TIM_PWM_Start+0x1f4>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d01d      	beq.n	80036dc <HAL_TIM_PWM_Start+0x1a8>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036a8:	d018      	beq.n	80036dc <HAL_TIM_PWM_Start+0x1a8>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a24      	ldr	r2, [pc, #144]	; (8003740 <HAL_TIM_PWM_Start+0x20c>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d013      	beq.n	80036dc <HAL_TIM_PWM_Start+0x1a8>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a22      	ldr	r2, [pc, #136]	; (8003744 <HAL_TIM_PWM_Start+0x210>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d00e      	beq.n	80036dc <HAL_TIM_PWM_Start+0x1a8>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a1a      	ldr	r2, [pc, #104]	; (800372c <HAL_TIM_PWM_Start+0x1f8>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d009      	beq.n	80036dc <HAL_TIM_PWM_Start+0x1a8>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a18      	ldr	r2, [pc, #96]	; (8003730 <HAL_TIM_PWM_Start+0x1fc>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d004      	beq.n	80036dc <HAL_TIM_PWM_Start+0x1a8>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a19      	ldr	r2, [pc, #100]	; (800373c <HAL_TIM_PWM_Start+0x208>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d115      	bne.n	8003708 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	689a      	ldr	r2, [r3, #8]
 80036e2:	4b19      	ldr	r3, [pc, #100]	; (8003748 <HAL_TIM_PWM_Start+0x214>)
 80036e4:	4013      	ands	r3, r2
 80036e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2b06      	cmp	r3, #6
 80036ec:	d015      	beq.n	800371a <HAL_TIM_PWM_Start+0x1e6>
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036f4:	d011      	beq.n	800371a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f042 0201 	orr.w	r2, r2, #1
 8003704:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003706:	e008      	b.n	800371a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f042 0201 	orr.w	r2, r2, #1
 8003716:	601a      	str	r2, [r3, #0]
 8003718:	e000      	b.n	800371c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800371a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800371c:	2300      	movs	r3, #0
}
 800371e:	4618      	mov	r0, r3
 8003720:	3710      	adds	r7, #16
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	40012c00 	.word	0x40012c00
 800372c:	40013400 	.word	0x40013400
 8003730:	40014000 	.word	0x40014000
 8003734:	40014400 	.word	0x40014400
 8003738:	40014800 	.word	0x40014800
 800373c:	40015000 	.word	0x40015000
 8003740:	40000400 	.word	0x40000400
 8003744:	40000800 	.word	0x40000800
 8003748:	00010007 	.word	0x00010007

0800374c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d101      	bne.n	800375e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e049      	b.n	80037f2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003764:	b2db      	uxtb	r3, r3
 8003766:	2b00      	cmp	r3, #0
 8003768:	d106      	bne.n	8003778 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f000 f841 	bl	80037fa <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2202      	movs	r2, #2
 800377c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	3304      	adds	r3, #4
 8003788:	4619      	mov	r1, r3
 800378a:	4610      	mov	r0, r2
 800378c:	f000 fd82 	bl	8004294 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2201      	movs	r2, #1
 80037c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2201      	movs	r2, #1
 80037d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80037f0:	2300      	movs	r3, #0
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3708      	adds	r7, #8
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80037fa:	b480      	push	{r7}
 80037fc:	b083      	sub	sp, #12
 80037fe:	af00      	add	r7, sp, #0
 8003800:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003802:	bf00      	nop
 8003804:	370c      	adds	r7, #12
 8003806:	46bd      	mov	sp, r7
 8003808:	bc80      	pop	{r7}
 800380a:	4770      	bx	lr

0800380c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003816:	2300      	movs	r3, #0
 8003818:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d104      	bne.n	800382a <HAL_TIM_IC_Start_IT+0x1e>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003826:	b2db      	uxtb	r3, r3
 8003828:	e023      	b.n	8003872 <HAL_TIM_IC_Start_IT+0x66>
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	2b04      	cmp	r3, #4
 800382e:	d104      	bne.n	800383a <HAL_TIM_IC_Start_IT+0x2e>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003836:	b2db      	uxtb	r3, r3
 8003838:	e01b      	b.n	8003872 <HAL_TIM_IC_Start_IT+0x66>
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	2b08      	cmp	r3, #8
 800383e:	d104      	bne.n	800384a <HAL_TIM_IC_Start_IT+0x3e>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003846:	b2db      	uxtb	r3, r3
 8003848:	e013      	b.n	8003872 <HAL_TIM_IC_Start_IT+0x66>
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	2b0c      	cmp	r3, #12
 800384e:	d104      	bne.n	800385a <HAL_TIM_IC_Start_IT+0x4e>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003856:	b2db      	uxtb	r3, r3
 8003858:	e00b      	b.n	8003872 <HAL_TIM_IC_Start_IT+0x66>
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	2b10      	cmp	r3, #16
 800385e:	d104      	bne.n	800386a <HAL_TIM_IC_Start_IT+0x5e>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003866:	b2db      	uxtb	r3, r3
 8003868:	e003      	b.n	8003872 <HAL_TIM_IC_Start_IT+0x66>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003870:	b2db      	uxtb	r3, r3
 8003872:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d104      	bne.n	8003884 <HAL_TIM_IC_Start_IT+0x78>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003880:	b2db      	uxtb	r3, r3
 8003882:	e013      	b.n	80038ac <HAL_TIM_IC_Start_IT+0xa0>
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	2b04      	cmp	r3, #4
 8003888:	d104      	bne.n	8003894 <HAL_TIM_IC_Start_IT+0x88>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003890:	b2db      	uxtb	r3, r3
 8003892:	e00b      	b.n	80038ac <HAL_TIM_IC_Start_IT+0xa0>
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	2b08      	cmp	r3, #8
 8003898:	d104      	bne.n	80038a4 <HAL_TIM_IC_Start_IT+0x98>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	e003      	b.n	80038ac <HAL_TIM_IC_Start_IT+0xa0>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80038ae:	7bbb      	ldrb	r3, [r7, #14]
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d102      	bne.n	80038ba <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80038b4:	7b7b      	ldrb	r3, [r7, #13]
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d001      	beq.n	80038be <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e0dd      	b.n	8003a7a <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d104      	bne.n	80038ce <HAL_TIM_IC_Start_IT+0xc2>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2202      	movs	r2, #2
 80038c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038cc:	e023      	b.n	8003916 <HAL_TIM_IC_Start_IT+0x10a>
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	2b04      	cmp	r3, #4
 80038d2:	d104      	bne.n	80038de <HAL_TIM_IC_Start_IT+0xd2>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2202      	movs	r2, #2
 80038d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038dc:	e01b      	b.n	8003916 <HAL_TIM_IC_Start_IT+0x10a>
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	2b08      	cmp	r3, #8
 80038e2:	d104      	bne.n	80038ee <HAL_TIM_IC_Start_IT+0xe2>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2202      	movs	r2, #2
 80038e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038ec:	e013      	b.n	8003916 <HAL_TIM_IC_Start_IT+0x10a>
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	2b0c      	cmp	r3, #12
 80038f2:	d104      	bne.n	80038fe <HAL_TIM_IC_Start_IT+0xf2>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2202      	movs	r2, #2
 80038f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80038fc:	e00b      	b.n	8003916 <HAL_TIM_IC_Start_IT+0x10a>
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	2b10      	cmp	r3, #16
 8003902:	d104      	bne.n	800390e <HAL_TIM_IC_Start_IT+0x102>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2202      	movs	r2, #2
 8003908:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800390c:	e003      	b.n	8003916 <HAL_TIM_IC_Start_IT+0x10a>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2202      	movs	r2, #2
 8003912:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d104      	bne.n	8003926 <HAL_TIM_IC_Start_IT+0x11a>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2202      	movs	r2, #2
 8003920:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003924:	e013      	b.n	800394e <HAL_TIM_IC_Start_IT+0x142>
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	2b04      	cmp	r3, #4
 800392a:	d104      	bne.n	8003936 <HAL_TIM_IC_Start_IT+0x12a>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2202      	movs	r2, #2
 8003930:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003934:	e00b      	b.n	800394e <HAL_TIM_IC_Start_IT+0x142>
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	2b08      	cmp	r3, #8
 800393a:	d104      	bne.n	8003946 <HAL_TIM_IC_Start_IT+0x13a>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2202      	movs	r2, #2
 8003940:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003944:	e003      	b.n	800394e <HAL_TIM_IC_Start_IT+0x142>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2202      	movs	r2, #2
 800394a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	2b0c      	cmp	r3, #12
 8003952:	d841      	bhi.n	80039d8 <HAL_TIM_IC_Start_IT+0x1cc>
 8003954:	a201      	add	r2, pc, #4	; (adr r2, 800395c <HAL_TIM_IC_Start_IT+0x150>)
 8003956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800395a:	bf00      	nop
 800395c:	08003991 	.word	0x08003991
 8003960:	080039d9 	.word	0x080039d9
 8003964:	080039d9 	.word	0x080039d9
 8003968:	080039d9 	.word	0x080039d9
 800396c:	080039a3 	.word	0x080039a3
 8003970:	080039d9 	.word	0x080039d9
 8003974:	080039d9 	.word	0x080039d9
 8003978:	080039d9 	.word	0x080039d9
 800397c:	080039b5 	.word	0x080039b5
 8003980:	080039d9 	.word	0x080039d9
 8003984:	080039d9 	.word	0x080039d9
 8003988:	080039d9 	.word	0x080039d9
 800398c:	080039c7 	.word	0x080039c7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	68da      	ldr	r2, [r3, #12]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f042 0202 	orr.w	r2, r2, #2
 800399e:	60da      	str	r2, [r3, #12]
      break;
 80039a0:	e01d      	b.n	80039de <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	68da      	ldr	r2, [r3, #12]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f042 0204 	orr.w	r2, r2, #4
 80039b0:	60da      	str	r2, [r3, #12]
      break;
 80039b2:	e014      	b.n	80039de <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68da      	ldr	r2, [r3, #12]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f042 0208 	orr.w	r2, r2, #8
 80039c2:	60da      	str	r2, [r3, #12]
      break;
 80039c4:	e00b      	b.n	80039de <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	68da      	ldr	r2, [r3, #12]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f042 0210 	orr.w	r2, r2, #16
 80039d4:	60da      	str	r2, [r3, #12]
      break;
 80039d6:	e002      	b.n	80039de <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	73fb      	strb	r3, [r7, #15]
      break;
 80039dc:	bf00      	nop
  }

  if (status == HAL_OK)
 80039de:	7bfb      	ldrb	r3, [r7, #15]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d149      	bne.n	8003a78 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2201      	movs	r2, #1
 80039ea:	6839      	ldr	r1, [r7, #0]
 80039ec:	4618      	mov	r0, r3
 80039ee:	f001 f9a2 	bl	8004d36 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a23      	ldr	r2, [pc, #140]	; (8003a84 <HAL_TIM_IC_Start_IT+0x278>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d01d      	beq.n	8003a38 <HAL_TIM_IC_Start_IT+0x22c>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a04:	d018      	beq.n	8003a38 <HAL_TIM_IC_Start_IT+0x22c>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a1f      	ldr	r2, [pc, #124]	; (8003a88 <HAL_TIM_IC_Start_IT+0x27c>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d013      	beq.n	8003a38 <HAL_TIM_IC_Start_IT+0x22c>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a1d      	ldr	r2, [pc, #116]	; (8003a8c <HAL_TIM_IC_Start_IT+0x280>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d00e      	beq.n	8003a38 <HAL_TIM_IC_Start_IT+0x22c>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a1c      	ldr	r2, [pc, #112]	; (8003a90 <HAL_TIM_IC_Start_IT+0x284>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d009      	beq.n	8003a38 <HAL_TIM_IC_Start_IT+0x22c>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a1a      	ldr	r2, [pc, #104]	; (8003a94 <HAL_TIM_IC_Start_IT+0x288>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d004      	beq.n	8003a38 <HAL_TIM_IC_Start_IT+0x22c>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a19      	ldr	r2, [pc, #100]	; (8003a98 <HAL_TIM_IC_Start_IT+0x28c>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d115      	bne.n	8003a64 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	689a      	ldr	r2, [r3, #8]
 8003a3e:	4b17      	ldr	r3, [pc, #92]	; (8003a9c <HAL_TIM_IC_Start_IT+0x290>)
 8003a40:	4013      	ands	r3, r2
 8003a42:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	2b06      	cmp	r3, #6
 8003a48:	d015      	beq.n	8003a76 <HAL_TIM_IC_Start_IT+0x26a>
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a50:	d011      	beq.n	8003a76 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f042 0201 	orr.w	r2, r2, #1
 8003a60:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a62:	e008      	b.n	8003a76 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f042 0201 	orr.w	r2, r2, #1
 8003a72:	601a      	str	r2, [r3, #0]
 8003a74:	e000      	b.n	8003a78 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a76:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3710      	adds	r7, #16
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	40012c00 	.word	0x40012c00
 8003a88:	40000400 	.word	0x40000400
 8003a8c:	40000800 	.word	0x40000800
 8003a90:	40013400 	.word	0x40013400
 8003a94:	40014000 	.word	0x40014000
 8003a98:	40015000 	.word	0x40015000
 8003a9c:	00010007 	.word	0x00010007

08003aa0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	691b      	ldr	r3, [r3, #16]
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d122      	bne.n	8003afc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	f003 0302 	and.w	r3, r3, #2
 8003ac0:	2b02      	cmp	r3, #2
 8003ac2:	d11b      	bne.n	8003afc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f06f 0202 	mvn.w	r2, #2
 8003acc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	f003 0303 	and.w	r3, r3, #3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f7fd ffa6 	bl	8001a34 <HAL_TIM_IC_CaptureCallback>
 8003ae8:	e005      	b.n	8003af6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f000 fbb6 	bl	800425c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	f000 fbbc 	bl	800426e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	691b      	ldr	r3, [r3, #16]
 8003b02:	f003 0304 	and.w	r3, r3, #4
 8003b06:	2b04      	cmp	r3, #4
 8003b08:	d122      	bne.n	8003b50 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	f003 0304 	and.w	r3, r3, #4
 8003b14:	2b04      	cmp	r3, #4
 8003b16:	d11b      	bne.n	8003b50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f06f 0204 	mvn.w	r2, #4
 8003b20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2202      	movs	r2, #2
 8003b26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	699b      	ldr	r3, [r3, #24]
 8003b2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d003      	beq.n	8003b3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f7fd ff7c 	bl	8001a34 <HAL_TIM_IC_CaptureCallback>
 8003b3c:	e005      	b.n	8003b4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f000 fb8c 	bl	800425c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f000 fb92 	bl	800426e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	f003 0308 	and.w	r3, r3, #8
 8003b5a:	2b08      	cmp	r3, #8
 8003b5c:	d122      	bne.n	8003ba4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	f003 0308 	and.w	r3, r3, #8
 8003b68:	2b08      	cmp	r3, #8
 8003b6a:	d11b      	bne.n	8003ba4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f06f 0208 	mvn.w	r2, #8
 8003b74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2204      	movs	r2, #4
 8003b7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	69db      	ldr	r3, [r3, #28]
 8003b82:	f003 0303 	and.w	r3, r3, #3
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d003      	beq.n	8003b92 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f7fd ff52 	bl	8001a34 <HAL_TIM_IC_CaptureCallback>
 8003b90:	e005      	b.n	8003b9e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f000 fb62 	bl	800425c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f000 fb68 	bl	800426e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	f003 0310 	and.w	r3, r3, #16
 8003bae:	2b10      	cmp	r3, #16
 8003bb0:	d122      	bne.n	8003bf8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	f003 0310 	and.w	r3, r3, #16
 8003bbc:	2b10      	cmp	r3, #16
 8003bbe:	d11b      	bne.n	8003bf8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f06f 0210 	mvn.w	r2, #16
 8003bc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2208      	movs	r2, #8
 8003bce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	69db      	ldr	r3, [r3, #28]
 8003bd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d003      	beq.n	8003be6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f7fd ff28 	bl	8001a34 <HAL_TIM_IC_CaptureCallback>
 8003be4:	e005      	b.n	8003bf2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f000 fb38 	bl	800425c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f000 fb3e 	bl	800426e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	f003 0301 	and.w	r3, r3, #1
 8003c02:	2b01      	cmp	r3, #1
 8003c04:	d10e      	bne.n	8003c24 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	f003 0301 	and.w	r3, r3, #1
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d107      	bne.n	8003c24 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f06f 0201 	mvn.w	r2, #1
 8003c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7fd ff13 	bl	8001a4a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	691b      	ldr	r3, [r3, #16]
 8003c2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c2e:	2b80      	cmp	r3, #128	; 0x80
 8003c30:	d10e      	bne.n	8003c50 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c3c:	2b80      	cmp	r3, #128	; 0x80
 8003c3e:	d107      	bne.n	8003c50 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f001 f92d 	bl	8004eaa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	691b      	ldr	r3, [r3, #16]
 8003c56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c5e:	d10e      	bne.n	8003c7e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c6a:	2b80      	cmp	r3, #128	; 0x80
 8003c6c:	d107      	bne.n	8003c7e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003c76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f001 f91f 	bl	8004ebc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	691b      	ldr	r3, [r3, #16]
 8003c84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c88:	2b40      	cmp	r3, #64	; 0x40
 8003c8a:	d10e      	bne.n	8003caa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c96:	2b40      	cmp	r3, #64	; 0x40
 8003c98:	d107      	bne.n	8003caa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ca2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f000 faeb 	bl	8004280 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	691b      	ldr	r3, [r3, #16]
 8003cb0:	f003 0320 	and.w	r3, r3, #32
 8003cb4:	2b20      	cmp	r3, #32
 8003cb6:	d10e      	bne.n	8003cd6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	f003 0320 	and.w	r3, r3, #32
 8003cc2:	2b20      	cmp	r3, #32
 8003cc4:	d107      	bne.n	8003cd6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f06f 0220 	mvn.w	r2, #32
 8003cce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f001 f8e1 	bl	8004e98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003cd6:	bf00      	nop
 8003cd8:	3708      	adds	r7, #8
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}

08003cde <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003cde:	b580      	push	{r7, lr}
 8003ce0:	b086      	sub	sp, #24
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	60f8      	str	r0, [r7, #12]
 8003ce6:	60b9      	str	r1, [r7, #8]
 8003ce8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cea:	2300      	movs	r3, #0
 8003cec:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d101      	bne.n	8003cfc <HAL_TIM_IC_ConfigChannel+0x1e>
 8003cf8:	2302      	movs	r3, #2
 8003cfa:	e088      	b.n	8003e0e <HAL_TIM_IC_ConfigChannel+0x130>
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d11b      	bne.n	8003d42 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6818      	ldr	r0, [r3, #0]
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	6819      	ldr	r1, [r3, #0]
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	685a      	ldr	r2, [r3, #4]
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	f000 fe57 	bl	80049cc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	699a      	ldr	r2, [r3, #24]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f022 020c 	bic.w	r2, r2, #12
 8003d2c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	6999      	ldr	r1, [r3, #24]
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	689a      	ldr	r2, [r3, #8]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	619a      	str	r2, [r3, #24]
 8003d40:	e060      	b.n	8003e04 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2b04      	cmp	r3, #4
 8003d46:	d11c      	bne.n	8003d82 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	6818      	ldr	r0, [r3, #0]
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	6819      	ldr	r1, [r3, #0]
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	685a      	ldr	r2, [r3, #4]
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	f000 fed2 	bl	8004b00 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	699a      	ldr	r2, [r3, #24]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003d6a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	6999      	ldr	r1, [r3, #24]
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	021a      	lsls	r2, r3, #8
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	430a      	orrs	r2, r1
 8003d7e:	619a      	str	r2, [r3, #24]
 8003d80:	e040      	b.n	8003e04 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2b08      	cmp	r3, #8
 8003d86:	d11b      	bne.n	8003dc0 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6818      	ldr	r0, [r3, #0]
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	6819      	ldr	r1, [r3, #0]
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	685a      	ldr	r2, [r3, #4]
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	f000 ff1d 	bl	8004bd6 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	69da      	ldr	r2, [r3, #28]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f022 020c 	bic.w	r2, r2, #12
 8003daa:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	69d9      	ldr	r1, [r3, #28]
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	689a      	ldr	r2, [r3, #8]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	61da      	str	r2, [r3, #28]
 8003dbe:	e021      	b.n	8003e04 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2b0c      	cmp	r3, #12
 8003dc4:	d11c      	bne.n	8003e00 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6818      	ldr	r0, [r3, #0]
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	6819      	ldr	r1, [r3, #0]
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	685a      	ldr	r2, [r3, #4]
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	f000 ff39 	bl	8004c4c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	69da      	ldr	r2, [r3, #28]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003de8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	69d9      	ldr	r1, [r3, #28]
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	021a      	lsls	r2, r3, #8
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	430a      	orrs	r2, r1
 8003dfc:	61da      	str	r2, [r3, #28]
 8003dfe:	e001      	b.n	8003e04 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003e0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3718      	adds	r7, #24
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
	...

08003e18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b086      	sub	sp, #24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e24:	2300      	movs	r3, #0
 8003e26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d101      	bne.n	8003e36 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003e32:	2302      	movs	r3, #2
 8003e34:	e0ff      	b.n	8004036 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2201      	movs	r2, #1
 8003e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2b14      	cmp	r3, #20
 8003e42:	f200 80f0 	bhi.w	8004026 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003e46:	a201      	add	r2, pc, #4	; (adr r2, 8003e4c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e4c:	08003ea1 	.word	0x08003ea1
 8003e50:	08004027 	.word	0x08004027
 8003e54:	08004027 	.word	0x08004027
 8003e58:	08004027 	.word	0x08004027
 8003e5c:	08003ee1 	.word	0x08003ee1
 8003e60:	08004027 	.word	0x08004027
 8003e64:	08004027 	.word	0x08004027
 8003e68:	08004027 	.word	0x08004027
 8003e6c:	08003f23 	.word	0x08003f23
 8003e70:	08004027 	.word	0x08004027
 8003e74:	08004027 	.word	0x08004027
 8003e78:	08004027 	.word	0x08004027
 8003e7c:	08003f63 	.word	0x08003f63
 8003e80:	08004027 	.word	0x08004027
 8003e84:	08004027 	.word	0x08004027
 8003e88:	08004027 	.word	0x08004027
 8003e8c:	08003fa5 	.word	0x08003fa5
 8003e90:	08004027 	.word	0x08004027
 8003e94:	08004027 	.word	0x08004027
 8003e98:	08004027 	.word	0x08004027
 8003e9c:	08003fe5 	.word	0x08003fe5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	68b9      	ldr	r1, [r7, #8]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f000 fa90 	bl	80043cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	699a      	ldr	r2, [r3, #24]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f042 0208 	orr.w	r2, r2, #8
 8003eba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	699a      	ldr	r2, [r3, #24]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f022 0204 	bic.w	r2, r2, #4
 8003eca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	6999      	ldr	r1, [r3, #24]
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	691a      	ldr	r2, [r3, #16]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	430a      	orrs	r2, r1
 8003edc:	619a      	str	r2, [r3, #24]
      break;
 8003ede:	e0a5      	b.n	800402c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68b9      	ldr	r1, [r7, #8]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f000 fb0a 	bl	8004500 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	699a      	ldr	r2, [r3, #24]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003efa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	699a      	ldr	r2, [r3, #24]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	6999      	ldr	r1, [r3, #24]
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	021a      	lsls	r2, r3, #8
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	619a      	str	r2, [r3, #24]
      break;
 8003f20:	e084      	b.n	800402c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	68b9      	ldr	r1, [r7, #8]
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f000 fb7b 	bl	8004624 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	69da      	ldr	r2, [r3, #28]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f042 0208 	orr.w	r2, r2, #8
 8003f3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	69da      	ldr	r2, [r3, #28]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f022 0204 	bic.w	r2, r2, #4
 8003f4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	69d9      	ldr	r1, [r3, #28]
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	691a      	ldr	r2, [r3, #16]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	430a      	orrs	r2, r1
 8003f5e:	61da      	str	r2, [r3, #28]
      break;
 8003f60:	e064      	b.n	800402c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	68b9      	ldr	r1, [r7, #8]
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f000 fbed 	bl	8004748 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	69da      	ldr	r2, [r3, #28]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	69da      	ldr	r2, [r3, #28]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	69d9      	ldr	r1, [r3, #28]
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	691b      	ldr	r3, [r3, #16]
 8003f98:	021a      	lsls	r2, r3, #8
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	430a      	orrs	r2, r1
 8003fa0:	61da      	str	r2, [r3, #28]
      break;
 8003fa2:	e043      	b.n	800402c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	68b9      	ldr	r1, [r7, #8]
 8003faa:	4618      	mov	r0, r3
 8003fac:	f000 fc3a 	bl	8004824 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f042 0208 	orr.w	r2, r2, #8
 8003fbe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f022 0204 	bic.w	r2, r2, #4
 8003fce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	691a      	ldr	r2, [r3, #16]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003fe2:	e023      	b.n	800402c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68b9      	ldr	r1, [r7, #8]
 8003fea:	4618      	mov	r0, r3
 8003fec:	f000 fc84 	bl	80048f8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ffe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800400e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	691b      	ldr	r3, [r3, #16]
 800401a:	021a      	lsls	r2, r3, #8
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	430a      	orrs	r2, r1
 8004022:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004024:	e002      	b.n	800402c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	75fb      	strb	r3, [r7, #23]
      break;
 800402a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004034:	7dfb      	ldrb	r3, [r7, #23]
}
 8004036:	4618      	mov	r0, r3
 8004038:	3718      	adds	r7, #24
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop

08004040 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800404a:	2300      	movs	r3, #0
 800404c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004054:	2b01      	cmp	r3, #1
 8004056:	d101      	bne.n	800405c <HAL_TIM_ConfigClockSource+0x1c>
 8004058:	2302      	movs	r3, #2
 800405a:	e0b6      	b.n	80041ca <HAL_TIM_ConfigClockSource+0x18a>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2202      	movs	r2, #2
 8004068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800407a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800407e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004086:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	68ba      	ldr	r2, [r7, #8]
 800408e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004098:	d03e      	beq.n	8004118 <HAL_TIM_ConfigClockSource+0xd8>
 800409a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800409e:	f200 8087 	bhi.w	80041b0 <HAL_TIM_ConfigClockSource+0x170>
 80040a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040a6:	f000 8086 	beq.w	80041b6 <HAL_TIM_ConfigClockSource+0x176>
 80040aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040ae:	d87f      	bhi.n	80041b0 <HAL_TIM_ConfigClockSource+0x170>
 80040b0:	2b70      	cmp	r3, #112	; 0x70
 80040b2:	d01a      	beq.n	80040ea <HAL_TIM_ConfigClockSource+0xaa>
 80040b4:	2b70      	cmp	r3, #112	; 0x70
 80040b6:	d87b      	bhi.n	80041b0 <HAL_TIM_ConfigClockSource+0x170>
 80040b8:	2b60      	cmp	r3, #96	; 0x60
 80040ba:	d050      	beq.n	800415e <HAL_TIM_ConfigClockSource+0x11e>
 80040bc:	2b60      	cmp	r3, #96	; 0x60
 80040be:	d877      	bhi.n	80041b0 <HAL_TIM_ConfigClockSource+0x170>
 80040c0:	2b50      	cmp	r3, #80	; 0x50
 80040c2:	d03c      	beq.n	800413e <HAL_TIM_ConfigClockSource+0xfe>
 80040c4:	2b50      	cmp	r3, #80	; 0x50
 80040c6:	d873      	bhi.n	80041b0 <HAL_TIM_ConfigClockSource+0x170>
 80040c8:	2b40      	cmp	r3, #64	; 0x40
 80040ca:	d058      	beq.n	800417e <HAL_TIM_ConfigClockSource+0x13e>
 80040cc:	2b40      	cmp	r3, #64	; 0x40
 80040ce:	d86f      	bhi.n	80041b0 <HAL_TIM_ConfigClockSource+0x170>
 80040d0:	2b30      	cmp	r3, #48	; 0x30
 80040d2:	d064      	beq.n	800419e <HAL_TIM_ConfigClockSource+0x15e>
 80040d4:	2b30      	cmp	r3, #48	; 0x30
 80040d6:	d86b      	bhi.n	80041b0 <HAL_TIM_ConfigClockSource+0x170>
 80040d8:	2b20      	cmp	r3, #32
 80040da:	d060      	beq.n	800419e <HAL_TIM_ConfigClockSource+0x15e>
 80040dc:	2b20      	cmp	r3, #32
 80040de:	d867      	bhi.n	80041b0 <HAL_TIM_ConfigClockSource+0x170>
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d05c      	beq.n	800419e <HAL_TIM_ConfigClockSource+0x15e>
 80040e4:	2b10      	cmp	r3, #16
 80040e6:	d05a      	beq.n	800419e <HAL_TIM_ConfigClockSource+0x15e>
 80040e8:	e062      	b.n	80041b0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6818      	ldr	r0, [r3, #0]
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	6899      	ldr	r1, [r3, #8]
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	685a      	ldr	r2, [r3, #4]
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	f000 fdfd 	bl	8004cf8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800410c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	68ba      	ldr	r2, [r7, #8]
 8004114:	609a      	str	r2, [r3, #8]
      break;
 8004116:	e04f      	b.n	80041b8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6818      	ldr	r0, [r3, #0]
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	6899      	ldr	r1, [r3, #8]
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	685a      	ldr	r2, [r3, #4]
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	f000 fde6 	bl	8004cf8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	689a      	ldr	r2, [r3, #8]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800413a:	609a      	str	r2, [r3, #8]
      break;
 800413c:	e03c      	b.n	80041b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6818      	ldr	r0, [r3, #0]
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	6859      	ldr	r1, [r3, #4]
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	461a      	mov	r2, r3
 800414c:	f000 fcaa 	bl	8004aa4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	2150      	movs	r1, #80	; 0x50
 8004156:	4618      	mov	r0, r3
 8004158:	f000 fdb4 	bl	8004cc4 <TIM_ITRx_SetConfig>
      break;
 800415c:	e02c      	b.n	80041b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6818      	ldr	r0, [r3, #0]
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	6859      	ldr	r1, [r3, #4]
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	461a      	mov	r2, r3
 800416c:	f000 fd04 	bl	8004b78 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	2160      	movs	r1, #96	; 0x60
 8004176:	4618      	mov	r0, r3
 8004178:	f000 fda4 	bl	8004cc4 <TIM_ITRx_SetConfig>
      break;
 800417c:	e01c      	b.n	80041b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6818      	ldr	r0, [r3, #0]
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	6859      	ldr	r1, [r3, #4]
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	461a      	mov	r2, r3
 800418c:	f000 fc8a 	bl	8004aa4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2140      	movs	r1, #64	; 0x40
 8004196:	4618      	mov	r0, r3
 8004198:	f000 fd94 	bl	8004cc4 <TIM_ITRx_SetConfig>
      break;
 800419c:	e00c      	b.n	80041b8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4619      	mov	r1, r3
 80041a8:	4610      	mov	r0, r2
 80041aa:	f000 fd8b 	bl	8004cc4 <TIM_ITRx_SetConfig>
      break;
 80041ae:	e003      	b.n	80041b8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	73fb      	strb	r3, [r7, #15]
      break;
 80041b4:	e000      	b.n	80041b8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80041b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80041c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3710      	adds	r7, #16
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
	...

080041d4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b085      	sub	sp, #20
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80041de:	2300      	movs	r3, #0
 80041e0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	2b0c      	cmp	r3, #12
 80041e6:	d831      	bhi.n	800424c <HAL_TIM_ReadCapturedValue+0x78>
 80041e8:	a201      	add	r2, pc, #4	; (adr r2, 80041f0 <HAL_TIM_ReadCapturedValue+0x1c>)
 80041ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041ee:	bf00      	nop
 80041f0:	08004225 	.word	0x08004225
 80041f4:	0800424d 	.word	0x0800424d
 80041f8:	0800424d 	.word	0x0800424d
 80041fc:	0800424d 	.word	0x0800424d
 8004200:	0800422f 	.word	0x0800422f
 8004204:	0800424d 	.word	0x0800424d
 8004208:	0800424d 	.word	0x0800424d
 800420c:	0800424d 	.word	0x0800424d
 8004210:	08004239 	.word	0x08004239
 8004214:	0800424d 	.word	0x0800424d
 8004218:	0800424d 	.word	0x0800424d
 800421c:	0800424d 	.word	0x0800424d
 8004220:	08004243 	.word	0x08004243
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800422a:	60fb      	str	r3, [r7, #12]

      break;
 800422c:	e00f      	b.n	800424e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004234:	60fb      	str	r3, [r7, #12]

      break;
 8004236:	e00a      	b.n	800424e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800423e:	60fb      	str	r3, [r7, #12]

      break;
 8004240:	e005      	b.n	800424e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004248:	60fb      	str	r3, [r7, #12]

      break;
 800424a:	e000      	b.n	800424e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800424c:	bf00      	nop
  }

  return tmpreg;
 800424e:	68fb      	ldr	r3, [r7, #12]
}
 8004250:	4618      	mov	r0, r3
 8004252:	3714      	adds	r7, #20
 8004254:	46bd      	mov	sp, r7
 8004256:	bc80      	pop	{r7}
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop

0800425c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004264:	bf00      	nop
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	bc80      	pop	{r7}
 800426c:	4770      	bx	lr

0800426e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800426e:	b480      	push	{r7}
 8004270:	b083      	sub	sp, #12
 8004272:	af00      	add	r7, sp, #0
 8004274:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004276:	bf00      	nop
 8004278:	370c      	adds	r7, #12
 800427a:	46bd      	mov	sp, r7
 800427c:	bc80      	pop	{r7}
 800427e:	4770      	bx	lr

08004280 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004288:	bf00      	nop
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	bc80      	pop	{r7}
 8004290:	4770      	bx	lr
	...

08004294 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004294:	b480      	push	{r7}
 8004296:	b085      	sub	sp, #20
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	4a41      	ldr	r2, [pc, #260]	; (80043ac <TIM_Base_SetConfig+0x118>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d013      	beq.n	80042d4 <TIM_Base_SetConfig+0x40>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042b2:	d00f      	beq.n	80042d4 <TIM_Base_SetConfig+0x40>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	4a3e      	ldr	r2, [pc, #248]	; (80043b0 <TIM_Base_SetConfig+0x11c>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d00b      	beq.n	80042d4 <TIM_Base_SetConfig+0x40>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a3d      	ldr	r2, [pc, #244]	; (80043b4 <TIM_Base_SetConfig+0x120>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d007      	beq.n	80042d4 <TIM_Base_SetConfig+0x40>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a3c      	ldr	r2, [pc, #240]	; (80043b8 <TIM_Base_SetConfig+0x124>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d003      	beq.n	80042d4 <TIM_Base_SetConfig+0x40>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a3b      	ldr	r2, [pc, #236]	; (80043bc <TIM_Base_SetConfig+0x128>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d108      	bne.n	80042e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a30      	ldr	r2, [pc, #192]	; (80043ac <TIM_Base_SetConfig+0x118>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d01f      	beq.n	800432e <TIM_Base_SetConfig+0x9a>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042f4:	d01b      	beq.n	800432e <TIM_Base_SetConfig+0x9a>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a2d      	ldr	r2, [pc, #180]	; (80043b0 <TIM_Base_SetConfig+0x11c>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d017      	beq.n	800432e <TIM_Base_SetConfig+0x9a>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a2c      	ldr	r2, [pc, #176]	; (80043b4 <TIM_Base_SetConfig+0x120>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d013      	beq.n	800432e <TIM_Base_SetConfig+0x9a>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a2b      	ldr	r2, [pc, #172]	; (80043b8 <TIM_Base_SetConfig+0x124>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d00f      	beq.n	800432e <TIM_Base_SetConfig+0x9a>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a2b      	ldr	r2, [pc, #172]	; (80043c0 <TIM_Base_SetConfig+0x12c>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d00b      	beq.n	800432e <TIM_Base_SetConfig+0x9a>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a2a      	ldr	r2, [pc, #168]	; (80043c4 <TIM_Base_SetConfig+0x130>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d007      	beq.n	800432e <TIM_Base_SetConfig+0x9a>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a29      	ldr	r2, [pc, #164]	; (80043c8 <TIM_Base_SetConfig+0x134>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d003      	beq.n	800432e <TIM_Base_SetConfig+0x9a>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a24      	ldr	r2, [pc, #144]	; (80043bc <TIM_Base_SetConfig+0x128>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d108      	bne.n	8004340 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004334:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	68fa      	ldr	r2, [r7, #12]
 800433c:	4313      	orrs	r3, r2
 800433e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	4313      	orrs	r3, r2
 800434c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	68fa      	ldr	r2, [r7, #12]
 8004352:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	689a      	ldr	r2, [r3, #8]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a11      	ldr	r2, [pc, #68]	; (80043ac <TIM_Base_SetConfig+0x118>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d013      	beq.n	8004394 <TIM_Base_SetConfig+0x100>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	4a12      	ldr	r2, [pc, #72]	; (80043b8 <TIM_Base_SetConfig+0x124>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d00f      	beq.n	8004394 <TIM_Base_SetConfig+0x100>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a12      	ldr	r2, [pc, #72]	; (80043c0 <TIM_Base_SetConfig+0x12c>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d00b      	beq.n	8004394 <TIM_Base_SetConfig+0x100>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a11      	ldr	r2, [pc, #68]	; (80043c4 <TIM_Base_SetConfig+0x130>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d007      	beq.n	8004394 <TIM_Base_SetConfig+0x100>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a10      	ldr	r2, [pc, #64]	; (80043c8 <TIM_Base_SetConfig+0x134>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d003      	beq.n	8004394 <TIM_Base_SetConfig+0x100>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a0b      	ldr	r2, [pc, #44]	; (80043bc <TIM_Base_SetConfig+0x128>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d103      	bne.n	800439c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	691a      	ldr	r2, [r3, #16]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	615a      	str	r2, [r3, #20]
}
 80043a2:	bf00      	nop
 80043a4:	3714      	adds	r7, #20
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bc80      	pop	{r7}
 80043aa:	4770      	bx	lr
 80043ac:	40012c00 	.word	0x40012c00
 80043b0:	40000400 	.word	0x40000400
 80043b4:	40000800 	.word	0x40000800
 80043b8:	40013400 	.word	0x40013400
 80043bc:	40015000 	.word	0x40015000
 80043c0:	40014000 	.word	0x40014000
 80043c4:	40014400 	.word	0x40014400
 80043c8:	40014800 	.word	0x40014800

080043cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b087      	sub	sp, #28
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6a1b      	ldr	r3, [r3, #32]
 80043da:	f023 0201 	bic.w	r2, r3, #1
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a1b      	ldr	r3, [r3, #32]
 80043e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	699b      	ldr	r3, [r3, #24]
 80043f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f023 0303 	bic.w	r3, r3, #3
 8004406:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	4313      	orrs	r3, r2
 8004410:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	f023 0302 	bic.w	r3, r3, #2
 8004418:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	697a      	ldr	r2, [r7, #20]
 8004420:	4313      	orrs	r3, r2
 8004422:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	4a30      	ldr	r2, [pc, #192]	; (80044e8 <TIM_OC1_SetConfig+0x11c>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d013      	beq.n	8004454 <TIM_OC1_SetConfig+0x88>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	4a2f      	ldr	r2, [pc, #188]	; (80044ec <TIM_OC1_SetConfig+0x120>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d00f      	beq.n	8004454 <TIM_OC1_SetConfig+0x88>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	4a2e      	ldr	r2, [pc, #184]	; (80044f0 <TIM_OC1_SetConfig+0x124>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d00b      	beq.n	8004454 <TIM_OC1_SetConfig+0x88>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	4a2d      	ldr	r2, [pc, #180]	; (80044f4 <TIM_OC1_SetConfig+0x128>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d007      	beq.n	8004454 <TIM_OC1_SetConfig+0x88>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	4a2c      	ldr	r2, [pc, #176]	; (80044f8 <TIM_OC1_SetConfig+0x12c>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d003      	beq.n	8004454 <TIM_OC1_SetConfig+0x88>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	4a2b      	ldr	r2, [pc, #172]	; (80044fc <TIM_OC1_SetConfig+0x130>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d10c      	bne.n	800446e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	f023 0308 	bic.w	r3, r3, #8
 800445a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	697a      	ldr	r2, [r7, #20]
 8004462:	4313      	orrs	r3, r2
 8004464:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	f023 0304 	bic.w	r3, r3, #4
 800446c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4a1d      	ldr	r2, [pc, #116]	; (80044e8 <TIM_OC1_SetConfig+0x11c>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d013      	beq.n	800449e <TIM_OC1_SetConfig+0xd2>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a1c      	ldr	r2, [pc, #112]	; (80044ec <TIM_OC1_SetConfig+0x120>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d00f      	beq.n	800449e <TIM_OC1_SetConfig+0xd2>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	4a1b      	ldr	r2, [pc, #108]	; (80044f0 <TIM_OC1_SetConfig+0x124>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d00b      	beq.n	800449e <TIM_OC1_SetConfig+0xd2>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a1a      	ldr	r2, [pc, #104]	; (80044f4 <TIM_OC1_SetConfig+0x128>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d007      	beq.n	800449e <TIM_OC1_SetConfig+0xd2>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a19      	ldr	r2, [pc, #100]	; (80044f8 <TIM_OC1_SetConfig+0x12c>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d003      	beq.n	800449e <TIM_OC1_SetConfig+0xd2>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a18      	ldr	r2, [pc, #96]	; (80044fc <TIM_OC1_SetConfig+0x130>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d111      	bne.n	80044c2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80044ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	693a      	ldr	r2, [r7, #16]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	699b      	ldr	r3, [r3, #24]
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	4313      	orrs	r3, r2
 80044c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	693a      	ldr	r2, [r7, #16]
 80044c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	685a      	ldr	r2, [r3, #4]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	697a      	ldr	r2, [r7, #20]
 80044da:	621a      	str	r2, [r3, #32]
}
 80044dc:	bf00      	nop
 80044de:	371c      	adds	r7, #28
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bc80      	pop	{r7}
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	40012c00 	.word	0x40012c00
 80044ec:	40013400 	.word	0x40013400
 80044f0:	40014000 	.word	0x40014000
 80044f4:	40014400 	.word	0x40014400
 80044f8:	40014800 	.word	0x40014800
 80044fc:	40015000 	.word	0x40015000

08004500 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004500:	b480      	push	{r7}
 8004502:	b087      	sub	sp, #28
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a1b      	ldr	r3, [r3, #32]
 800450e:	f023 0210 	bic.w	r2, r3, #16
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6a1b      	ldr	r3, [r3, #32]
 800451a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800452e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004532:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800453a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	021b      	lsls	r3, r3, #8
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	4313      	orrs	r3, r2
 8004546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	f023 0320 	bic.w	r3, r3, #32
 800454e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	011b      	lsls	r3, r3, #4
 8004556:	697a      	ldr	r2, [r7, #20]
 8004558:	4313      	orrs	r3, r2
 800455a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	4a2b      	ldr	r2, [pc, #172]	; (800460c <TIM_OC2_SetConfig+0x10c>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d007      	beq.n	8004574 <TIM_OC2_SetConfig+0x74>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a2a      	ldr	r2, [pc, #168]	; (8004610 <TIM_OC2_SetConfig+0x110>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d003      	beq.n	8004574 <TIM_OC2_SetConfig+0x74>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	4a29      	ldr	r2, [pc, #164]	; (8004614 <TIM_OC2_SetConfig+0x114>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d10d      	bne.n	8004590 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800457a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	011b      	lsls	r3, r3, #4
 8004582:	697a      	ldr	r2, [r7, #20]
 8004584:	4313      	orrs	r3, r2
 8004586:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800458e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	4a1e      	ldr	r2, [pc, #120]	; (800460c <TIM_OC2_SetConfig+0x10c>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d013      	beq.n	80045c0 <TIM_OC2_SetConfig+0xc0>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4a1d      	ldr	r2, [pc, #116]	; (8004610 <TIM_OC2_SetConfig+0x110>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d00f      	beq.n	80045c0 <TIM_OC2_SetConfig+0xc0>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	4a1d      	ldr	r2, [pc, #116]	; (8004618 <TIM_OC2_SetConfig+0x118>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d00b      	beq.n	80045c0 <TIM_OC2_SetConfig+0xc0>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4a1c      	ldr	r2, [pc, #112]	; (800461c <TIM_OC2_SetConfig+0x11c>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d007      	beq.n	80045c0 <TIM_OC2_SetConfig+0xc0>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4a1b      	ldr	r2, [pc, #108]	; (8004620 <TIM_OC2_SetConfig+0x120>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d003      	beq.n	80045c0 <TIM_OC2_SetConfig+0xc0>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4a16      	ldr	r2, [pc, #88]	; (8004614 <TIM_OC2_SetConfig+0x114>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d113      	bne.n	80045e8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80045c6:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80045ce:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	695b      	ldr	r3, [r3, #20]
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	4313      	orrs	r3, r2
 80045da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	693a      	ldr	r2, [r7, #16]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	693a      	ldr	r2, [r7, #16]
 80045ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	68fa      	ldr	r2, [r7, #12]
 80045f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	685a      	ldr	r2, [r3, #4]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	697a      	ldr	r2, [r7, #20]
 8004600:	621a      	str	r2, [r3, #32]
}
 8004602:	bf00      	nop
 8004604:	371c      	adds	r7, #28
 8004606:	46bd      	mov	sp, r7
 8004608:	bc80      	pop	{r7}
 800460a:	4770      	bx	lr
 800460c:	40012c00 	.word	0x40012c00
 8004610:	40013400 	.word	0x40013400
 8004614:	40015000 	.word	0x40015000
 8004618:	40014000 	.word	0x40014000
 800461c:	40014400 	.word	0x40014400
 8004620:	40014800 	.word	0x40014800

08004624 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004624:	b480      	push	{r7}
 8004626:	b087      	sub	sp, #28
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6a1b      	ldr	r3, [r3, #32]
 8004632:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a1b      	ldr	r3, [r3, #32]
 800463e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	69db      	ldr	r3, [r3, #28]
 800464a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004656:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f023 0303 	bic.w	r3, r3, #3
 800465e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	68fa      	ldr	r2, [r7, #12]
 8004666:	4313      	orrs	r3, r2
 8004668:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004670:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	021b      	lsls	r3, r3, #8
 8004678:	697a      	ldr	r2, [r7, #20]
 800467a:	4313      	orrs	r3, r2
 800467c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a2b      	ldr	r2, [pc, #172]	; (8004730 <TIM_OC3_SetConfig+0x10c>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d007      	beq.n	8004696 <TIM_OC3_SetConfig+0x72>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a2a      	ldr	r2, [pc, #168]	; (8004734 <TIM_OC3_SetConfig+0x110>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d003      	beq.n	8004696 <TIM_OC3_SetConfig+0x72>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a29      	ldr	r2, [pc, #164]	; (8004738 <TIM_OC3_SetConfig+0x114>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d10d      	bne.n	80046b2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800469c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	021b      	lsls	r3, r3, #8
 80046a4:	697a      	ldr	r2, [r7, #20]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80046b0:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a1e      	ldr	r2, [pc, #120]	; (8004730 <TIM_OC3_SetConfig+0x10c>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d013      	beq.n	80046e2 <TIM_OC3_SetConfig+0xbe>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a1d      	ldr	r2, [pc, #116]	; (8004734 <TIM_OC3_SetConfig+0x110>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d00f      	beq.n	80046e2 <TIM_OC3_SetConfig+0xbe>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a1d      	ldr	r2, [pc, #116]	; (800473c <TIM_OC3_SetConfig+0x118>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d00b      	beq.n	80046e2 <TIM_OC3_SetConfig+0xbe>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a1c      	ldr	r2, [pc, #112]	; (8004740 <TIM_OC3_SetConfig+0x11c>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d007      	beq.n	80046e2 <TIM_OC3_SetConfig+0xbe>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a1b      	ldr	r2, [pc, #108]	; (8004744 <TIM_OC3_SetConfig+0x120>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d003      	beq.n	80046e2 <TIM_OC3_SetConfig+0xbe>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a16      	ldr	r2, [pc, #88]	; (8004738 <TIM_OC3_SetConfig+0x114>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d113      	bne.n	800470a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80046e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80046f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	695b      	ldr	r3, [r3, #20]
 80046f6:	011b      	lsls	r3, r3, #4
 80046f8:	693a      	ldr	r2, [r7, #16]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	011b      	lsls	r3, r3, #4
 8004704:	693a      	ldr	r2, [r7, #16]
 8004706:	4313      	orrs	r3, r2
 8004708:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	693a      	ldr	r2, [r7, #16]
 800470e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	685a      	ldr	r2, [r3, #4]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	697a      	ldr	r2, [r7, #20]
 8004722:	621a      	str	r2, [r3, #32]
}
 8004724:	bf00      	nop
 8004726:	371c      	adds	r7, #28
 8004728:	46bd      	mov	sp, r7
 800472a:	bc80      	pop	{r7}
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	40012c00 	.word	0x40012c00
 8004734:	40013400 	.word	0x40013400
 8004738:	40015000 	.word	0x40015000
 800473c:	40014000 	.word	0x40014000
 8004740:	40014400 	.word	0x40014400
 8004744:	40014800 	.word	0x40014800

08004748 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004748:	b480      	push	{r7}
 800474a:	b087      	sub	sp, #28
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6a1b      	ldr	r3, [r3, #32]
 8004756:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a1b      	ldr	r3, [r3, #32]
 8004762:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	69db      	ldr	r3, [r3, #28]
 800476e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004776:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800477a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004782:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	021b      	lsls	r3, r3, #8
 800478a:	68fa      	ldr	r2, [r7, #12]
 800478c:	4313      	orrs	r3, r2
 800478e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004796:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	031b      	lsls	r3, r3, #12
 800479e:	693a      	ldr	r2, [r7, #16]
 80047a0:	4313      	orrs	r3, r2
 80047a2:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	4a19      	ldr	r2, [pc, #100]	; (800480c <TIM_OC4_SetConfig+0xc4>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d013      	beq.n	80047d4 <TIM_OC4_SetConfig+0x8c>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	4a18      	ldr	r2, [pc, #96]	; (8004810 <TIM_OC4_SetConfig+0xc8>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d00f      	beq.n	80047d4 <TIM_OC4_SetConfig+0x8c>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a17      	ldr	r2, [pc, #92]	; (8004814 <TIM_OC4_SetConfig+0xcc>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d00b      	beq.n	80047d4 <TIM_OC4_SetConfig+0x8c>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	4a16      	ldr	r2, [pc, #88]	; (8004818 <TIM_OC4_SetConfig+0xd0>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d007      	beq.n	80047d4 <TIM_OC4_SetConfig+0x8c>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	4a15      	ldr	r2, [pc, #84]	; (800481c <TIM_OC4_SetConfig+0xd4>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d003      	beq.n	80047d4 <TIM_OC4_SetConfig+0x8c>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	4a14      	ldr	r2, [pc, #80]	; (8004820 <TIM_OC4_SetConfig+0xd8>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d109      	bne.n	80047e8 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80047da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	695b      	ldr	r3, [r3, #20]
 80047e0:	019b      	lsls	r3, r3, #6
 80047e2:	697a      	ldr	r2, [r7, #20]
 80047e4:	4313      	orrs	r3, r2
 80047e6:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	697a      	ldr	r2, [r7, #20]
 80047ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	68fa      	ldr	r2, [r7, #12]
 80047f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	685a      	ldr	r2, [r3, #4]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	693a      	ldr	r2, [r7, #16]
 8004800:	621a      	str	r2, [r3, #32]
}
 8004802:	bf00      	nop
 8004804:	371c      	adds	r7, #28
 8004806:	46bd      	mov	sp, r7
 8004808:	bc80      	pop	{r7}
 800480a:	4770      	bx	lr
 800480c:	40012c00 	.word	0x40012c00
 8004810:	40013400 	.word	0x40013400
 8004814:	40014000 	.word	0x40014000
 8004818:	40014400 	.word	0x40014400
 800481c:	40014800 	.word	0x40014800
 8004820:	40015000 	.word	0x40015000

08004824 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004824:	b480      	push	{r7}
 8004826:	b087      	sub	sp, #28
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a1b      	ldr	r3, [r3, #32]
 8004832:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a1b      	ldr	r3, [r3, #32]
 800483e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800484a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004852:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004856:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68fa      	ldr	r2, [r7, #12]
 800485e:	4313      	orrs	r3, r2
 8004860:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004868:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	041b      	lsls	r3, r3, #16
 8004870:	693a      	ldr	r2, [r7, #16]
 8004872:	4313      	orrs	r3, r2
 8004874:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a19      	ldr	r2, [pc, #100]	; (80048e0 <TIM_OC5_SetConfig+0xbc>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d013      	beq.n	80048a6 <TIM_OC5_SetConfig+0x82>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4a18      	ldr	r2, [pc, #96]	; (80048e4 <TIM_OC5_SetConfig+0xc0>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d00f      	beq.n	80048a6 <TIM_OC5_SetConfig+0x82>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4a17      	ldr	r2, [pc, #92]	; (80048e8 <TIM_OC5_SetConfig+0xc4>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d00b      	beq.n	80048a6 <TIM_OC5_SetConfig+0x82>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a16      	ldr	r2, [pc, #88]	; (80048ec <TIM_OC5_SetConfig+0xc8>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d007      	beq.n	80048a6 <TIM_OC5_SetConfig+0x82>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a15      	ldr	r2, [pc, #84]	; (80048f0 <TIM_OC5_SetConfig+0xcc>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d003      	beq.n	80048a6 <TIM_OC5_SetConfig+0x82>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a14      	ldr	r2, [pc, #80]	; (80048f4 <TIM_OC5_SetConfig+0xd0>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d109      	bne.n	80048ba <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	021b      	lsls	r3, r3, #8
 80048b4:	697a      	ldr	r2, [r7, #20]
 80048b6:	4313      	orrs	r3, r2
 80048b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	697a      	ldr	r2, [r7, #20]
 80048be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	68fa      	ldr	r2, [r7, #12]
 80048c4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	685a      	ldr	r2, [r3, #4]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	693a      	ldr	r2, [r7, #16]
 80048d2:	621a      	str	r2, [r3, #32]
}
 80048d4:	bf00      	nop
 80048d6:	371c      	adds	r7, #28
 80048d8:	46bd      	mov	sp, r7
 80048da:	bc80      	pop	{r7}
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	40012c00 	.word	0x40012c00
 80048e4:	40013400 	.word	0x40013400
 80048e8:	40014000 	.word	0x40014000
 80048ec:	40014400 	.word	0x40014400
 80048f0:	40014800 	.word	0x40014800
 80048f4:	40015000 	.word	0x40015000

080048f8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b087      	sub	sp, #28
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6a1b      	ldr	r3, [r3, #32]
 8004906:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6a1b      	ldr	r3, [r3, #32]
 8004912:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800491e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004926:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800492a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	021b      	lsls	r3, r3, #8
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	4313      	orrs	r3, r2
 8004936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800493e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	051b      	lsls	r3, r3, #20
 8004946:	693a      	ldr	r2, [r7, #16]
 8004948:	4313      	orrs	r3, r2
 800494a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	4a19      	ldr	r2, [pc, #100]	; (80049b4 <TIM_OC6_SetConfig+0xbc>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d013      	beq.n	800497c <TIM_OC6_SetConfig+0x84>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	4a18      	ldr	r2, [pc, #96]	; (80049b8 <TIM_OC6_SetConfig+0xc0>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d00f      	beq.n	800497c <TIM_OC6_SetConfig+0x84>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4a17      	ldr	r2, [pc, #92]	; (80049bc <TIM_OC6_SetConfig+0xc4>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d00b      	beq.n	800497c <TIM_OC6_SetConfig+0x84>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a16      	ldr	r2, [pc, #88]	; (80049c0 <TIM_OC6_SetConfig+0xc8>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d007      	beq.n	800497c <TIM_OC6_SetConfig+0x84>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a15      	ldr	r2, [pc, #84]	; (80049c4 <TIM_OC6_SetConfig+0xcc>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d003      	beq.n	800497c <TIM_OC6_SetConfig+0x84>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a14      	ldr	r2, [pc, #80]	; (80049c8 <TIM_OC6_SetConfig+0xd0>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d109      	bne.n	8004990 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004982:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	695b      	ldr	r3, [r3, #20]
 8004988:	029b      	lsls	r3, r3, #10
 800498a:	697a      	ldr	r2, [r7, #20]
 800498c:	4313      	orrs	r3, r2
 800498e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	697a      	ldr	r2, [r7, #20]
 8004994:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	68fa      	ldr	r2, [r7, #12]
 800499a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	685a      	ldr	r2, [r3, #4]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	693a      	ldr	r2, [r7, #16]
 80049a8:	621a      	str	r2, [r3, #32]
}
 80049aa:	bf00      	nop
 80049ac:	371c      	adds	r7, #28
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bc80      	pop	{r7}
 80049b2:	4770      	bx	lr
 80049b4:	40012c00 	.word	0x40012c00
 80049b8:	40013400 	.word	0x40013400
 80049bc:	40014000 	.word	0x40014000
 80049c0:	40014400 	.word	0x40014400
 80049c4:	40014800 	.word	0x40014800
 80049c8:	40015000 	.word	0x40015000

080049cc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b087      	sub	sp, #28
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	60f8      	str	r0, [r7, #12]
 80049d4:	60b9      	str	r1, [r7, #8]
 80049d6:	607a      	str	r2, [r7, #4]
 80049d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6a1b      	ldr	r3, [r3, #32]
 80049de:	f023 0201 	bic.w	r2, r3, #1
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	699b      	ldr	r3, [r3, #24]
 80049ea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6a1b      	ldr	r3, [r3, #32]
 80049f0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	4a25      	ldr	r2, [pc, #148]	; (8004a8c <TIM_TI1_SetConfig+0xc0>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d017      	beq.n	8004a2a <TIM_TI1_SetConfig+0x5e>
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a00:	d013      	beq.n	8004a2a <TIM_TI1_SetConfig+0x5e>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	4a22      	ldr	r2, [pc, #136]	; (8004a90 <TIM_TI1_SetConfig+0xc4>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d00f      	beq.n	8004a2a <TIM_TI1_SetConfig+0x5e>
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	4a21      	ldr	r2, [pc, #132]	; (8004a94 <TIM_TI1_SetConfig+0xc8>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d00b      	beq.n	8004a2a <TIM_TI1_SetConfig+0x5e>
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	4a20      	ldr	r2, [pc, #128]	; (8004a98 <TIM_TI1_SetConfig+0xcc>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d007      	beq.n	8004a2a <TIM_TI1_SetConfig+0x5e>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	4a1f      	ldr	r2, [pc, #124]	; (8004a9c <TIM_TI1_SetConfig+0xd0>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d003      	beq.n	8004a2a <TIM_TI1_SetConfig+0x5e>
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	4a1e      	ldr	r2, [pc, #120]	; (8004aa0 <TIM_TI1_SetConfig+0xd4>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d101      	bne.n	8004a2e <TIM_TI1_SetConfig+0x62>
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e000      	b.n	8004a30 <TIM_TI1_SetConfig+0x64>
 8004a2e:	2300      	movs	r3, #0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d008      	beq.n	8004a46 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	f023 0303 	bic.w	r3, r3, #3
 8004a3a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004a3c:	697a      	ldr	r2, [r7, #20]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	617b      	str	r3, [r7, #20]
 8004a44:	e003      	b.n	8004a4e <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	f043 0301 	orr.w	r3, r3, #1
 8004a4c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a54:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	011b      	lsls	r3, r3, #4
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	f023 030a 	bic.w	r3, r3, #10
 8004a68:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	f003 030a 	and.w	r3, r3, #10
 8004a70:	693a      	ldr	r2, [r7, #16]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	697a      	ldr	r2, [r7, #20]
 8004a7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	693a      	ldr	r2, [r7, #16]
 8004a80:	621a      	str	r2, [r3, #32]
}
 8004a82:	bf00      	nop
 8004a84:	371c      	adds	r7, #28
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bc80      	pop	{r7}
 8004a8a:	4770      	bx	lr
 8004a8c:	40012c00 	.word	0x40012c00
 8004a90:	40000400 	.word	0x40000400
 8004a94:	40000800 	.word	0x40000800
 8004a98:	40013400 	.word	0x40013400
 8004a9c:	40014000 	.word	0x40014000
 8004aa0:	40015000 	.word	0x40015000

08004aa4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b087      	sub	sp, #28
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6a1b      	ldr	r3, [r3, #32]
 8004ab4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	6a1b      	ldr	r3, [r3, #32]
 8004aba:	f023 0201 	bic.w	r2, r3, #1
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	699b      	ldr	r3, [r3, #24]
 8004ac6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ace:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	011b      	lsls	r3, r3, #4
 8004ad4:	693a      	ldr	r2, [r7, #16]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	f023 030a 	bic.w	r3, r3, #10
 8004ae0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	693a      	ldr	r2, [r7, #16]
 8004aee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	697a      	ldr	r2, [r7, #20]
 8004af4:	621a      	str	r2, [r3, #32]
}
 8004af6:	bf00      	nop
 8004af8:	371c      	adds	r7, #28
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bc80      	pop	{r7}
 8004afe:	4770      	bx	lr

08004b00 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b087      	sub	sp, #28
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	60b9      	str	r1, [r7, #8]
 8004b0a:	607a      	str	r2, [r7, #4]
 8004b0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6a1b      	ldr	r3, [r3, #32]
 8004b12:	f023 0210 	bic.w	r2, r3, #16
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6a1b      	ldr	r3, [r3, #32]
 8004b24:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b2c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	021b      	lsls	r3, r3, #8
 8004b32:	697a      	ldr	r2, [r7, #20]
 8004b34:	4313      	orrs	r3, r2
 8004b36:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b3e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	031b      	lsls	r3, r3, #12
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	697a      	ldr	r2, [r7, #20]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b52:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	011b      	lsls	r3, r3, #4
 8004b58:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004b5c:	693a      	ldr	r2, [r7, #16]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	697a      	ldr	r2, [r7, #20]
 8004b66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	621a      	str	r2, [r3, #32]
}
 8004b6e:	bf00      	nop
 8004b70:	371c      	adds	r7, #28
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bc80      	pop	{r7}
 8004b76:	4770      	bx	lr

08004b78 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b087      	sub	sp, #28
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	60f8      	str	r0, [r7, #12]
 8004b80:	60b9      	str	r1, [r7, #8]
 8004b82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6a1b      	ldr	r3, [r3, #32]
 8004b88:	f023 0210 	bic.w	r2, r3, #16
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	699b      	ldr	r3, [r3, #24]
 8004b94:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6a1b      	ldr	r3, [r3, #32]
 8004b9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ba2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	031b      	lsls	r3, r3, #12
 8004ba8:	697a      	ldr	r2, [r7, #20]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004bb4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	011b      	lsls	r3, r3, #4
 8004bba:	693a      	ldr	r2, [r7, #16]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	697a      	ldr	r2, [r7, #20]
 8004bc4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	693a      	ldr	r2, [r7, #16]
 8004bca:	621a      	str	r2, [r3, #32]
}
 8004bcc:	bf00      	nop
 8004bce:	371c      	adds	r7, #28
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bc80      	pop	{r7}
 8004bd4:	4770      	bx	lr

08004bd6 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004bd6:	b480      	push	{r7}
 8004bd8:	b087      	sub	sp, #28
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	60f8      	str	r0, [r7, #12]
 8004bde:	60b9      	str	r1, [r7, #8]
 8004be0:	607a      	str	r2, [r7, #4]
 8004be2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6a1b      	ldr	r3, [r3, #32]
 8004be8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	69db      	ldr	r3, [r3, #28]
 8004bf4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	6a1b      	ldr	r3, [r3, #32]
 8004bfa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	f023 0303 	bic.w	r3, r3, #3
 8004c02:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004c04:	697a      	ldr	r2, [r7, #20]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c12:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	011b      	lsls	r3, r3, #4
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	697a      	ldr	r2, [r7, #20]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004c26:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	021b      	lsls	r3, r3, #8
 8004c2c:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004c30:	693a      	ldr	r2, [r7, #16]
 8004c32:	4313      	orrs	r3, r2
 8004c34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	697a      	ldr	r2, [r7, #20]
 8004c3a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	693a      	ldr	r2, [r7, #16]
 8004c40:	621a      	str	r2, [r3, #32]
}
 8004c42:	bf00      	nop
 8004c44:	371c      	adds	r7, #28
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bc80      	pop	{r7}
 8004c4a:	4770      	bx	lr

08004c4c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b087      	sub	sp, #28
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
 8004c58:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6a1b      	ldr	r3, [r3, #32]
 8004c5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	69db      	ldr	r3, [r3, #28]
 8004c6a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6a1b      	ldr	r3, [r3, #32]
 8004c70:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c78:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	021b      	lsls	r3, r3, #8
 8004c7e:	697a      	ldr	r2, [r7, #20]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c8a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	031b      	lsls	r3, r3, #12
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	697a      	ldr	r2, [r7, #20]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004c9e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	031b      	lsls	r3, r3, #12
 8004ca4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	697a      	ldr	r2, [r7, #20]
 8004cb2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	693a      	ldr	r2, [r7, #16]
 8004cb8:	621a      	str	r2, [r3, #32]
}
 8004cba:	bf00      	nop
 8004cbc:	371c      	adds	r7, #28
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bc80      	pop	{r7}
 8004cc2:	4770      	bx	lr

08004cc4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b085      	sub	sp, #20
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cda:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004cdc:	683a      	ldr	r2, [r7, #0]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	f043 0307 	orr.w	r3, r3, #7
 8004ce6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	609a      	str	r2, [r3, #8]
}
 8004cee:	bf00      	nop
 8004cf0:	3714      	adds	r7, #20
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bc80      	pop	{r7}
 8004cf6:	4770      	bx	lr

08004cf8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b087      	sub	sp, #28
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	607a      	str	r2, [r7, #4]
 8004d04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	021a      	lsls	r2, r3, #8
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	431a      	orrs	r2, r3
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	697a      	ldr	r2, [r7, #20]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	697a      	ldr	r2, [r7, #20]
 8004d2a:	609a      	str	r2, [r3, #8]
}
 8004d2c:	bf00      	nop
 8004d2e:	371c      	adds	r7, #28
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bc80      	pop	{r7}
 8004d34:	4770      	bx	lr

08004d36 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d36:	b480      	push	{r7}
 8004d38:	b087      	sub	sp, #28
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	60f8      	str	r0, [r7, #12]
 8004d3e:	60b9      	str	r1, [r7, #8]
 8004d40:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	f003 031f 	and.w	r3, r3, #31
 8004d48:	2201      	movs	r2, #1
 8004d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d4e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6a1a      	ldr	r2, [r3, #32]
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	43db      	mvns	r3, r3
 8004d58:	401a      	ands	r2, r3
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	6a1a      	ldr	r2, [r3, #32]
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	f003 031f 	and.w	r3, r3, #31
 8004d68:	6879      	ldr	r1, [r7, #4]
 8004d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d6e:	431a      	orrs	r2, r3
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	621a      	str	r2, [r3, #32]
}
 8004d74:	bf00      	nop
 8004d76:	371c      	adds	r7, #28
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bc80      	pop	{r7}
 8004d7c:	4770      	bx	lr
	...

08004d80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d101      	bne.n	8004d98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d94:	2302      	movs	r3, #2
 8004d96:	e06d      	b.n	8004e74 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2202      	movs	r2, #2
 8004da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a30      	ldr	r2, [pc, #192]	; (8004e80 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d009      	beq.n	8004dd6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a2f      	ldr	r2, [pc, #188]	; (8004e84 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d004      	beq.n	8004dd6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a2d      	ldr	r2, [pc, #180]	; (8004e88 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d108      	bne.n	8004de8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004ddc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	68fa      	ldr	r2, [r7, #12]
 8004de4:	4313      	orrs	r3, r2
 8004de6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68fa      	ldr	r2, [r7, #12]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	68fa      	ldr	r2, [r7, #12]
 8004e00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a1e      	ldr	r2, [pc, #120]	; (8004e80 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d01d      	beq.n	8004e48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e14:	d018      	beq.n	8004e48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a1c      	ldr	r2, [pc, #112]	; (8004e8c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d013      	beq.n	8004e48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a1a      	ldr	r2, [pc, #104]	; (8004e90 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d00e      	beq.n	8004e48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a15      	ldr	r2, [pc, #84]	; (8004e84 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d009      	beq.n	8004e48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a16      	ldr	r2, [pc, #88]	; (8004e94 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d004      	beq.n	8004e48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a11      	ldr	r2, [pc, #68]	; (8004e88 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d10c      	bne.n	8004e62 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e4e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	68ba      	ldr	r2, [r7, #8]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	68ba      	ldr	r2, [r7, #8]
 8004e60:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2201      	movs	r2, #1
 8004e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3714      	adds	r7, #20
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bc80      	pop	{r7}
 8004e7c:	4770      	bx	lr
 8004e7e:	bf00      	nop
 8004e80:	40012c00 	.word	0x40012c00
 8004e84:	40013400 	.word	0x40013400
 8004e88:	40015000 	.word	0x40015000
 8004e8c:	40000400 	.word	0x40000400
 8004e90:	40000800 	.word	0x40000800
 8004e94:	40014000 	.word	0x40014000

08004e98 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ea0:	bf00      	nop
 8004ea2:	370c      	adds	r7, #12
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bc80      	pop	{r7}
 8004ea8:	4770      	bx	lr

08004eaa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004eaa:	b480      	push	{r7}
 8004eac:	b083      	sub	sp, #12
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004eb2:	bf00      	nop
 8004eb4:	370c      	adds	r7, #12
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bc80      	pop	{r7}
 8004eba:	4770      	bx	lr

08004ebc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004ec4:	bf00      	nop
 8004ec6:	370c      	adds	r7, #12
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bc80      	pop	{r7}
 8004ecc:	4770      	bx	lr
	...

08004ed0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b082      	sub	sp, #8
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d101      	bne.n	8004ee2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e0a7      	b.n	8005032 <HAL_I2C_Init+0x162>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d12c      	bne.n	8004f48 <HAL_I2C_Init+0x78>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    /* Init the I2C Callback settings */
    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a50      	ldr	r2, [pc, #320]	; (800503c <HAL_I2C_Init+0x16c>)
 8004efa:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a50      	ldr	r2, [pc, #320]	; (8005040 <HAL_I2C_Init+0x170>)
 8004f00:	651a      	str	r2, [r3, #80]	; 0x50
    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	4a4f      	ldr	r2, [pc, #316]	; (8005044 <HAL_I2C_Init+0x174>)
 8004f06:	655a      	str	r2, [r3, #84]	; 0x54
    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4a4f      	ldr	r2, [pc, #316]	; (8005048 <HAL_I2C_Init+0x178>)
 8004f0c:	659a      	str	r2, [r3, #88]	; 0x58
    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a4e      	ldr	r2, [pc, #312]	; (800504c <HAL_I2C_Init+0x17c>)
 8004f12:	65da      	str	r2, [r3, #92]	; 0x5c
    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a4e      	ldr	r2, [pc, #312]	; (8005050 <HAL_I2C_Init+0x180>)
 8004f18:	661a      	str	r2, [r3, #96]	; 0x60
    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	4a4d      	ldr	r2, [pc, #308]	; (8005054 <HAL_I2C_Init+0x184>)
 8004f1e:	665a      	str	r2, [r3, #100]	; 0x64
    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	4a4d      	ldr	r2, [pc, #308]	; (8005058 <HAL_I2C_Init+0x188>)
 8004f24:	669a      	str	r2, [r3, #104]	; 0x68
    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	4a4c      	ldr	r2, [pc, #304]	; (800505c <HAL_I2C_Init+0x18c>)
 8004f2a:	66da      	str	r2, [r3, #108]	; 0x6c
    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a4c      	ldr	r2, [pc, #304]	; (8005060 <HAL_I2C_Init+0x190>)
 8004f30:	671a      	str	r2, [r3, #112]	; 0x70

    if (hi2c->MspInitCallback == NULL)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d102      	bne.n	8004f40 <HAL_I2C_Init+0x70>
    {
      hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	4a49      	ldr	r2, [pc, #292]	; (8005064 <HAL_I2C_Init+0x194>)
 8004f3e:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2224      	movs	r2, #36	; 0x24
 8004f4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f022 0201 	bic.w	r2, r2, #1
 8004f5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	685a      	ldr	r2, [r3, #4]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004f6c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	689a      	ldr	r2, [r3, #8]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f7c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d107      	bne.n	8004f96 <HAL_I2C_Init+0xc6>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	689a      	ldr	r2, [r3, #8]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f92:	609a      	str	r2, [r3, #8]
 8004f94:	e006      	b.n	8004fa4 <HAL_I2C_Init+0xd4>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	689a      	ldr	r2, [r3, #8]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004fa2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	68db      	ldr	r3, [r3, #12]
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	d104      	bne.n	8004fb6 <HAL_I2C_Init+0xe6>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004fb4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	6812      	ldr	r2, [r2, #0]
 8004fc0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004fc4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004fc8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	68da      	ldr	r2, [r3, #12]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004fd8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	691a      	ldr	r2, [r3, #16]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	699b      	ldr	r3, [r3, #24]
 8004fea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	430a      	orrs	r2, r1
 8004ff2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	69d9      	ldr	r1, [r3, #28]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6a1a      	ldr	r2, [r3, #32]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	430a      	orrs	r2, r1
 8005002:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f042 0201 	orr.w	r2, r2, #1
 8005012:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2220      	movs	r2, #32
 800501e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005030:	2300      	movs	r3, #0
}
 8005032:	4618      	mov	r0, r3
 8005034:	3708      	adds	r7, #8
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	0800528d 	.word	0x0800528d
 8005040:	0800529f 	.word	0x0800529f
 8005044:	080052b1 	.word	0x080052b1
 8005048:	080052c3 	.word	0x080052c3
 800504c:	080052ef 	.word	0x080052ef
 8005050:	0800a089 	.word	0x0800a089
 8005054:	0800a0a9 	.word	0x0800a0a9
 8005058:	0800a0c9 	.word	0x0800a0c9
 800505c:	08005301 	.word	0x08005301
 8005060:	080052d5 	.word	0x080052d5
 8005064:	08006c91 	.word	0x08006c91

08005068 <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b08a      	sub	sp, #40	; 0x28
 800506c:	af02      	add	r7, sp, #8
 800506e:	60f8      	str	r0, [r7, #12]
 8005070:	4608      	mov	r0, r1
 8005072:	4611      	mov	r1, r2
 8005074:	461a      	mov	r2, r3
 8005076:	4603      	mov	r3, r0
 8005078:	817b      	strh	r3, [r7, #10]
 800507a:	460b      	mov	r3, r1
 800507c:	813b      	strh	r3, [r7, #8]
 800507e:	4613      	mov	r3, r2
 8005080:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005088:	b2db      	uxtb	r3, r3
 800508a:	2b20      	cmp	r3, #32
 800508c:	f040 80d5 	bne.w	800523a <HAL_I2C_Mem_Read_DMA+0x1d2>
  {
    if ((pData == NULL) || (Size == 0U))
 8005090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005092:	2b00      	cmp	r3, #0
 8005094:	d002      	beq.n	800509c <HAL_I2C_Mem_Read_DMA+0x34>
 8005096:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005098:	2b00      	cmp	r3, #0
 800509a:	d105      	bne.n	80050a8 <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050a2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e0c9      	b.n	800523c <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	699b      	ldr	r3, [r3, #24]
 80050ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80050b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050b6:	d101      	bne.n	80050bc <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 80050b8:	2302      	movs	r3, #2
 80050ba:	e0bf      	b.n	800523c <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d101      	bne.n	80050ca <HAL_I2C_Mem_Read_DMA+0x62>
 80050c6:	2302      	movs	r3, #2
 80050c8:	e0b8      	b.n	800523c <HAL_I2C_Mem_Read_DMA+0x1d4>
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2201      	movs	r2, #1
 80050ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80050d2:	f001 fc3b 	bl	800694c <HAL_GetTick>
 80050d6:	61b8      	str	r0, [r7, #24]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2222      	movs	r2, #34	; 0x22
 80050dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2240      	movs	r2, #64	; 0x40
 80050e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2200      	movs	r2, #0
 80050ec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80050f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	4a51      	ldr	r2, [pc, #324]	; (8005244 <HAL_I2C_Mem_Read_DMA+0x1dc>)
 80050fe:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	4a51      	ldr	r2, [pc, #324]	; (8005248 <HAL_I2C_Mem_Read_DMA+0x1e0>)
 8005104:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800510a:	b29b      	uxth	r3, r3
 800510c:	2bff      	cmp	r3, #255	; 0xff
 800510e:	d906      	bls.n	800511e <HAL_I2C_Mem_Read_DMA+0xb6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	22ff      	movs	r2, #255	; 0xff
 8005114:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8005116:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800511a:	61fb      	str	r3, [r7, #28]
 800511c:	e007      	b.n	800512e <HAL_I2C_Mem_Read_DMA+0xc6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005122:	b29a      	uxth	r2, r3
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005128:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800512c:	61fb      	str	r3, [r7, #28]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800512e:	88f8      	ldrh	r0, [r7, #6]
 8005130:	893a      	ldrh	r2, [r7, #8]
 8005132:	8979      	ldrh	r1, [r7, #10]
 8005134:	69bb      	ldr	r3, [r7, #24]
 8005136:	9301      	str	r3, [sp, #4]
 8005138:	2319      	movs	r3, #25
 800513a:	9300      	str	r3, [sp, #0]
 800513c:	4603      	mov	r3, r0
 800513e:	68f8      	ldr	r0, [r7, #12]
 8005140:	f000 fbc8 	bl	80058d4 <I2C_RequestMemoryRead>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d005      	beq.n	8005156 <HAL_I2C_Mem_Read_DMA+0xee>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e072      	b.n	800523c <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (hi2c->hdmarx != NULL)
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800515a:	2b00      	cmp	r3, #0
 800515c:	d020      	beq.n	80051a0 <HAL_I2C_Mem_Read_DMA+0x138>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005162:	4a3a      	ldr	r2, [pc, #232]	; (800524c <HAL_I2C_Mem_Read_DMA+0x1e4>)
 8005164:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800516a:	4a39      	ldr	r2, [pc, #228]	; (8005250 <HAL_I2C_Mem_Read_DMA+0x1e8>)
 800516c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005172:	2200      	movs	r2, #0
 8005174:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->hdmarx->XferAbortCallback = NULL;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800517a:	2200      	movs	r2, #0
 800517c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	3324      	adds	r3, #36	; 0x24
 8005188:	4619      	mov	r1, r3
 800518a:	6aba      	ldr	r2, [r7, #40]	; 0x28
                                       hi2c->XferSize);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8005190:	f7fd feb1 	bl	8002ef6 <HAL_DMA_Start_IT>
 8005194:	4603      	mov	r3, r0
 8005196:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8005198:	7dfb      	ldrb	r3, [r7, #23]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d139      	bne.n	8005212 <HAL_I2C_Mem_Read_DMA+0x1aa>
 800519e:	e013      	b.n	80051c8 <HAL_I2C_Mem_Read_DMA+0x160>
      hi2c->State     = HAL_I2C_STATE_READY;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2220      	movs	r2, #32
 80051a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2200      	movs	r2, #0
 80051ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051b4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2200      	movs	r2, #0
 80051c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e039      	b.n	800523c <HAL_I2C_Mem_Read_DMA+0x1d4>
    {
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051cc:	b2da      	uxtb	r2, r3
 80051ce:	8979      	ldrh	r1, [r7, #10]
 80051d0:	4b20      	ldr	r3, [pc, #128]	; (8005254 <HAL_I2C_Mem_Read_DMA+0x1ec>)
 80051d2:	9300      	str	r3, [sp, #0]
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	68f8      	ldr	r0, [r7, #12]
 80051d8:	f001 f9b6 	bl	8006548 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051e0:	b29a      	uxth	r2, r3
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	b29a      	uxth	r2, r3
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2200      	movs	r2, #0
 80051f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR and NACK interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80051f6:	2110      	movs	r1, #16
 80051f8:	68f8      	ldr	r0, [r7, #12]
 80051fa:	f001 f9d1 	bl	80065a0 <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800520c:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 800520e:	2300      	movs	r3, #0
 8005210:	e014      	b.n	800523c <HAL_I2C_Mem_Read_DMA+0x1d4>
      hi2c->State     = HAL_I2C_STATE_READY;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2220      	movs	r2, #32
 8005216:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2200      	movs	r2, #0
 800521e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005226:	f043 0210 	orr.w	r2, r3, #16
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e000      	b.n	800523c <HAL_I2C_Mem_Read_DMA+0x1d4>
  }
  else
  {
    return HAL_BUSY;
 800523a:	2302      	movs	r3, #2
  }
}
 800523c:	4618      	mov	r0, r3
 800523e:	3720      	adds	r7, #32
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}
 8005244:	ffff0000 	.word	0xffff0000
 8005248:	0800552f 	.word	0x0800552f
 800524c:	0800625d 	.word	0x0800625d
 8005250:	080062f3 	.word	0x080062f3
 8005254:	80002400 	.word	0x80002400

08005258 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b084      	sub	sp, #16
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005274:	2b00      	cmp	r3, #0
 8005276:	d005      	beq.n	8005284 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800527c:	68ba      	ldr	r2, [r7, #8]
 800527e:	68f9      	ldr	r1, [r7, #12]
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	4798      	blx	r3
  }
}
 8005284:	bf00      	nop
 8005286:	3710      	adds	r7, #16
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005294:	bf00      	nop
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	bc80      	pop	{r7}
 800529c:	4770      	bx	lr

0800529e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800529e:	b480      	push	{r7}
 80052a0:	b083      	sub	sp, #12
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80052a6:	bf00      	nop
 80052a8:	370c      	adds	r7, #12
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bc80      	pop	{r7}
 80052ae:	4770      	bx	lr

080052b0 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80052b8:	bf00      	nop
 80052ba:	370c      	adds	r7, #12
 80052bc:	46bd      	mov	sp, r7
 80052be:	bc80      	pop	{r7}
 80052c0:	4770      	bx	lr

080052c2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80052c2:	b480      	push	{r7}
 80052c4:	b083      	sub	sp, #12
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80052ca:	bf00      	nop
 80052cc:	370c      	adds	r7, #12
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bc80      	pop	{r7}
 80052d2:	4770      	bx	lr

080052d4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	460b      	mov	r3, r1
 80052de:	70fb      	strb	r3, [r7, #3]
 80052e0:	4613      	mov	r3, r2
 80052e2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80052e4:	bf00      	nop
 80052e6:	370c      	adds	r7, #12
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bc80      	pop	{r7}
 80052ec:	4770      	bx	lr

080052ee <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80052ee:	b480      	push	{r7}
 80052f0:	b083      	sub	sp, #12
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80052f6:	bf00      	nop
 80052f8:	370c      	adds	r7, #12
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bc80      	pop	{r7}
 80052fe:	4770      	bx	lr

08005300 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005308:	bf00      	nop
 800530a:	370c      	adds	r7, #12
 800530c:	46bd      	mov	sp, r7
 800530e:	bc80      	pop	{r7}
 8005310:	4770      	bx	lr

08005312 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8005312:	b480      	push	{r7}
 8005314:	b083      	sub	sp, #12
 8005316:	af00      	add	r7, sp, #0
 8005318:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 800531e:	4618      	mov	r0, r3
 8005320:	370c      	adds	r7, #12
 8005322:	46bd      	mov	sp, r7
 8005324:	bc80      	pop	{r7}
 8005326:	4770      	bx	lr

08005328 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b086      	sub	sp, #24
 800532c:	af00      	add	r7, sp, #0
 800532e:	60f8      	str	r0, [r7, #12]
 8005330:	60b9      	str	r1, [r7, #8]
 8005332:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005338:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005344:	2b01      	cmp	r3, #1
 8005346:	d101      	bne.n	800534c <I2C_Slave_ISR_IT+0x24>
 8005348:	2302      	movs	r3, #2
 800534a:	e0ec      	b.n	8005526 <I2C_Slave_ISR_IT+0x1fe>
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	095b      	lsrs	r3, r3, #5
 8005358:	f003 0301 	and.w	r3, r3, #1
 800535c:	2b00      	cmp	r3, #0
 800535e:	d009      	beq.n	8005374 <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	095b      	lsrs	r3, r3, #5
 8005364:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005368:	2b00      	cmp	r3, #0
 800536a:	d003      	beq.n	8005374 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800536c:	6939      	ldr	r1, [r7, #16]
 800536e:	68f8      	ldr	r0, [r7, #12]
 8005370:	f000 fcf6 	bl	8005d60 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	091b      	lsrs	r3, r3, #4
 8005378:	f003 0301 	and.w	r3, r3, #1
 800537c:	2b00      	cmp	r3, #0
 800537e:	d04d      	beq.n	800541c <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	091b      	lsrs	r3, r3, #4
 8005384:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005388:	2b00      	cmp	r3, #0
 800538a:	d047      	beq.n	800541c <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005390:	b29b      	uxth	r3, r3
 8005392:	2b00      	cmp	r3, #0
 8005394:	d128      	bne.n	80053e8 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800539c:	b2db      	uxtb	r3, r3
 800539e:	2b28      	cmp	r3, #40	; 0x28
 80053a0:	d108      	bne.n	80053b4 <I2C_Slave_ISR_IT+0x8c>
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80053a8:	d104      	bne.n	80053b4 <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80053aa:	6939      	ldr	r1, [r7, #16]
 80053ac:	68f8      	ldr	r0, [r7, #12]
 80053ae:	f000 fde3 	bl	8005f78 <I2C_ITListenCplt>
 80053b2:	e032      	b.n	800541a <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	2b29      	cmp	r3, #41	; 0x29
 80053be:	d10e      	bne.n	80053de <I2C_Slave_ISR_IT+0xb6>
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80053c6:	d00a      	beq.n	80053de <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2210      	movs	r2, #16
 80053ce:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80053d0:	68f8      	ldr	r0, [r7, #12]
 80053d2:	f000 ff20 	bl	8006216 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80053d6:	68f8      	ldr	r0, [r7, #12]
 80053d8:	f000 fb93 	bl	8005b02 <I2C_ITSlaveSeqCplt>
 80053dc:	e01d      	b.n	800541a <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	2210      	movs	r2, #16
 80053e4:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80053e6:	e096      	b.n	8005516 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2210      	movs	r2, #16
 80053ee:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053f4:	f043 0204 	orr.w	r2, r3, #4
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d004      	beq.n	800540c <I2C_Slave_ISR_IT+0xe4>
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005408:	f040 8085 	bne.w	8005516 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005410:	4619      	mov	r1, r3
 8005412:	68f8      	ldr	r0, [r7, #12]
 8005414:	f000 fe06 	bl	8006024 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005418:	e07d      	b.n	8005516 <I2C_Slave_ISR_IT+0x1ee>
 800541a:	e07c      	b.n	8005516 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	089b      	lsrs	r3, r3, #2
 8005420:	f003 0301 	and.w	r3, r3, #1
 8005424:	2b00      	cmp	r3, #0
 8005426:	d030      	beq.n	800548a <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	089b      	lsrs	r3, r3, #2
 800542c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005430:	2b00      	cmp	r3, #0
 8005432:	d02a      	beq.n	800548a <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005438:	b29b      	uxth	r3, r3
 800543a:	2b00      	cmp	r3, #0
 800543c:	d018      	beq.n	8005470 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005448:	b2d2      	uxtb	r2, r2
 800544a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005450:	1c5a      	adds	r2, r3, #1
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800545a:	3b01      	subs	r3, #1
 800545c:	b29a      	uxth	r2, r3
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005466:	b29b      	uxth	r3, r3
 8005468:	3b01      	subs	r3, #1
 800546a:	b29a      	uxth	r2, r3
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005474:	b29b      	uxth	r3, r3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d14f      	bne.n	800551a <I2C_Slave_ISR_IT+0x1f2>
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005480:	d04b      	beq.n	800551a <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8005482:	68f8      	ldr	r0, [r7, #12]
 8005484:	f000 fb3d 	bl	8005b02 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8005488:	e047      	b.n	800551a <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	08db      	lsrs	r3, r3, #3
 800548e:	f003 0301 	and.w	r3, r3, #1
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00a      	beq.n	80054ac <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	08db      	lsrs	r3, r3, #3
 800549a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d004      	beq.n	80054ac <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80054a2:	6939      	ldr	r1, [r7, #16]
 80054a4:	68f8      	ldr	r0, [r7, #12]
 80054a6:	f000 fa69 	bl	800597c <I2C_ITAddrCplt>
 80054aa:	e037      	b.n	800551c <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	085b      	lsrs	r3, r3, #1
 80054b0:	f003 0301 	and.w	r3, r3, #1
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d031      	beq.n	800551c <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	085b      	lsrs	r3, r3, #1
 80054bc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d02b      	beq.n	800551c <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d018      	beq.n	8005500 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d2:	781a      	ldrb	r2, [r3, #0]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054de:	1c5a      	adds	r2, r3, #1
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054e8:	b29b      	uxth	r3, r3
 80054ea:	3b01      	subs	r3, #1
 80054ec:	b29a      	uxth	r2, r3
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054f6:	3b01      	subs	r3, #1
 80054f8:	b29a      	uxth	r2, r3
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	851a      	strh	r2, [r3, #40]	; 0x28
 80054fe:	e00d      	b.n	800551c <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005506:	d002      	beq.n	800550e <I2C_Slave_ISR_IT+0x1e6>
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d106      	bne.n	800551c <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800550e:	68f8      	ldr	r0, [r7, #12]
 8005510:	f000 faf7 	bl	8005b02 <I2C_ITSlaveSeqCplt>
 8005514:	e002      	b.n	800551c <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8005516:	bf00      	nop
 8005518:	e000      	b.n	800551c <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 800551a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005524:	2300      	movs	r3, #0
}
 8005526:	4618      	mov	r0, r3
 8005528:	3718      	adds	r7, #24
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}

0800552e <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800552e:	b580      	push	{r7, lr}
 8005530:	b088      	sub	sp, #32
 8005532:	af02      	add	r7, sp, #8
 8005534:	60f8      	str	r0, [r7, #12]
 8005536:	60b9      	str	r1, [r7, #8]
 8005538:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005540:	2b01      	cmp	r3, #1
 8005542:	d101      	bne.n	8005548 <I2C_Master_ISR_DMA+0x1a>
 8005544:	2302      	movs	r3, #2
 8005546:	e0e1      	b.n	800570c <I2C_Master_ISR_DMA+0x1de>
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	091b      	lsrs	r3, r3, #4
 8005554:	f003 0301 	and.w	r3, r3, #1
 8005558:	2b00      	cmp	r3, #0
 800555a:	d017      	beq.n	800558c <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	091b      	lsrs	r3, r3, #4
 8005560:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005564:	2b00      	cmp	r3, #0
 8005566:	d011      	beq.n	800558c <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2210      	movs	r2, #16
 800556e:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005574:	f043 0204 	orr.w	r2, r3, #4
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800557c:	2120      	movs	r1, #32
 800557e:	68f8      	ldr	r0, [r7, #12]
 8005580:	f001 f80e 	bl	80065a0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005584:	68f8      	ldr	r0, [r7, #12]
 8005586:	f000 fe46 	bl	8006216 <I2C_Flush_TXDR>
 800558a:	e0ba      	b.n	8005702 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	09db      	lsrs	r3, r3, #7
 8005590:	f003 0301 	and.w	r3, r3, #1
 8005594:	2b00      	cmp	r3, #0
 8005596:	d072      	beq.n	800567e <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	099b      	lsrs	r3, r3, #6
 800559c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d06c      	beq.n	800567e <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	681a      	ldr	r2, [r3, #0]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055b2:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d04e      	beq.n	800565c <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80055ca:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	2bff      	cmp	r3, #255	; 0xff
 80055d4:	d906      	bls.n	80055e4 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	22ff      	movs	r2, #255	; 0xff
 80055da:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80055dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80055e0:	617b      	str	r3, [r7, #20]
 80055e2:	e010      	b.n	8005606 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055e8:	b29a      	uxth	r2, r3
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055f2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80055f6:	d003      	beq.n	8005600 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055fc:	617b      	str	r3, [r7, #20]
 80055fe:	e002      	b.n	8005606 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8005600:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005604:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800560a:	b2da      	uxtb	r2, r3
 800560c:	8a79      	ldrh	r1, [r7, #18]
 800560e:	2300      	movs	r3, #0
 8005610:	9300      	str	r3, [sp, #0]
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	68f8      	ldr	r0, [r7, #12]
 8005616:	f000 ff97 	bl	8006548 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800561e:	b29a      	uxth	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	b29a      	uxth	r2, r3
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005632:	b2db      	uxtb	r3, r3
 8005634:	2b22      	cmp	r3, #34	; 0x22
 8005636:	d108      	bne.n	800564a <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005646:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8005648:	e05b      	b.n	8005702 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005658:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800565a:	e052      	b.n	8005702 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005666:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800566a:	d003      	beq.n	8005674 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800566c:	68f8      	ldr	r0, [r7, #12]
 800566e:	f000 fa09 	bl	8005a84 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8005672:	e046      	b.n	8005702 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005674:	2140      	movs	r1, #64	; 0x40
 8005676:	68f8      	ldr	r0, [r7, #12]
 8005678:	f000 fcd4 	bl	8006024 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800567c:	e041      	b.n	8005702 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	099b      	lsrs	r3, r3, #6
 8005682:	f003 0301 	and.w	r3, r3, #1
 8005686:	2b00      	cmp	r3, #0
 8005688:	d029      	beq.n	80056de <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	099b      	lsrs	r3, r3, #6
 800568e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8005692:	2b00      	cmp	r3, #0
 8005694:	d023      	beq.n	80056de <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800569a:	b29b      	uxth	r3, r3
 800569c:	2b00      	cmp	r3, #0
 800569e:	d119      	bne.n	80056d4 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80056ae:	d027      	beq.n	8005700 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056b4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80056b8:	d108      	bne.n	80056cc <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	685a      	ldr	r2, [r3, #4]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056c8:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80056ca:	e019      	b.n	8005700 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80056cc:	68f8      	ldr	r0, [r7, #12]
 80056ce:	f000 f9d9 	bl	8005a84 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80056d2:	e015      	b.n	8005700 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80056d4:	2140      	movs	r1, #64	; 0x40
 80056d6:	68f8      	ldr	r0, [r7, #12]
 80056d8:	f000 fca4 	bl	8006024 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80056dc:	e010      	b.n	8005700 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	095b      	lsrs	r3, r3, #5
 80056e2:	f003 0301 	and.w	r3, r3, #1
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d00b      	beq.n	8005702 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	095b      	lsrs	r3, r3, #5
 80056ee:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d005      	beq.n	8005702 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80056f6:	68b9      	ldr	r1, [r7, #8]
 80056f8:	68f8      	ldr	r0, [r7, #12]
 80056fa:	f000 fa63 	bl	8005bc4 <I2C_ITMasterCplt>
 80056fe:	e000      	b.n	8005702 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8005700:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2200      	movs	r2, #0
 8005706:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	3718      	adds	r7, #24
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b088      	sub	sp, #32
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005724:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8005726:	2300      	movs	r3, #0
 8005728:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005730:	2b01      	cmp	r3, #1
 8005732:	d101      	bne.n	8005738 <I2C_Slave_ISR_DMA+0x24>
 8005734:	2302      	movs	r3, #2
 8005736:	e0c9      	b.n	80058cc <I2C_Slave_ISR_DMA+0x1b8>
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	095b      	lsrs	r3, r3, #5
 8005744:	f003 0301 	and.w	r3, r3, #1
 8005748:	2b00      	cmp	r3, #0
 800574a:	d009      	beq.n	8005760 <I2C_Slave_ISR_DMA+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	095b      	lsrs	r3, r3, #5
 8005750:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005754:	2b00      	cmp	r3, #0
 8005756:	d003      	beq.n	8005760 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8005758:	68b9      	ldr	r1, [r7, #8]
 800575a:	68f8      	ldr	r0, [r7, #12]
 800575c:	f000 fb00 	bl	8005d60 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	091b      	lsrs	r3, r3, #4
 8005764:	f003 0301 	and.w	r3, r3, #1
 8005768:	2b00      	cmp	r3, #0
 800576a:	f000 809a 	beq.w	80058a2 <I2C_Slave_ISR_DMA+0x18e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	091b      	lsrs	r3, r3, #4
 8005772:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005776:	2b00      	cmp	r3, #0
 8005778:	f000 8093 	beq.w	80058a2 <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	0b9b      	lsrs	r3, r3, #14
 8005780:	f003 0301 	and.w	r3, r3, #1
 8005784:	2b00      	cmp	r3, #0
 8005786:	d105      	bne.n	8005794 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	0bdb      	lsrs	r3, r3, #15
 800578c:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005790:	2b00      	cmp	r3, #0
 8005792:	d07f      	beq.n	8005894 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00d      	beq.n	80057b8 <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	0bdb      	lsrs	r3, r3, #15
 80057a0:	f003 0301 	and.w	r3, r3, #1
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d007      	beq.n	80057b8 <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d101      	bne.n	80057b8 <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 80057b4:	2301      	movs	r3, #1
 80057b6:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d00d      	beq.n	80057dc <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	0b9b      	lsrs	r3, r3, #14
 80057c4:	f003 0301 	and.w	r3, r3, #1
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d007      	beq.n	80057dc <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d101      	bne.n	80057dc <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 80057d8:	2301      	movs	r3, #1
 80057da:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d128      	bne.n	8005834 <I2C_Slave_ISR_DMA+0x120>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	2b28      	cmp	r3, #40	; 0x28
 80057ec:	d108      	bne.n	8005800 <I2C_Slave_ISR_DMA+0xec>
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80057f4:	d104      	bne.n	8005800 <I2C_Slave_ISR_DMA+0xec>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80057f6:	68b9      	ldr	r1, [r7, #8]
 80057f8:	68f8      	ldr	r0, [r7, #12]
 80057fa:	f000 fbbd 	bl	8005f78 <I2C_ITListenCplt>
 80057fe:	e048      	b.n	8005892 <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005806:	b2db      	uxtb	r3, r3
 8005808:	2b29      	cmp	r3, #41	; 0x29
 800580a:	d10e      	bne.n	800582a <I2C_Slave_ISR_DMA+0x116>
 800580c:	69bb      	ldr	r3, [r7, #24]
 800580e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005812:	d00a      	beq.n	800582a <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2210      	movs	r2, #16
 800581a:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	f000 fcfa 	bl	8006216 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8005822:	68f8      	ldr	r0, [r7, #12]
 8005824:	f000 f96d 	bl	8005b02 <I2C_ITSlaveSeqCplt>
 8005828:	e033      	b.n	8005892 <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	2210      	movs	r2, #16
 8005830:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8005832:	e034      	b.n	800589e <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	2210      	movs	r2, #16
 800583a:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005840:	f043 0204 	orr.w	r2, r3, #4
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800584e:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005850:	69bb      	ldr	r3, [r7, #24]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d003      	beq.n	800585e <I2C_Slave_ISR_DMA+0x14a>
 8005856:	69bb      	ldr	r3, [r7, #24]
 8005858:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800585c:	d11f      	bne.n	800589e <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800585e:	7dfb      	ldrb	r3, [r7, #23]
 8005860:	2b21      	cmp	r3, #33	; 0x21
 8005862:	d002      	beq.n	800586a <I2C_Slave_ISR_DMA+0x156>
 8005864:	7dfb      	ldrb	r3, [r7, #23]
 8005866:	2b29      	cmp	r3, #41	; 0x29
 8005868:	d103      	bne.n	8005872 <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2221      	movs	r2, #33	; 0x21
 800586e:	631a      	str	r2, [r3, #48]	; 0x30
 8005870:	e008      	b.n	8005884 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005872:	7dfb      	ldrb	r3, [r7, #23]
 8005874:	2b22      	cmp	r3, #34	; 0x22
 8005876:	d002      	beq.n	800587e <I2C_Slave_ISR_DMA+0x16a>
 8005878:	7dfb      	ldrb	r3, [r7, #23]
 800587a:	2b2a      	cmp	r3, #42	; 0x2a
 800587c:	d102      	bne.n	8005884 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2222      	movs	r2, #34	; 0x22
 8005882:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005888:	4619      	mov	r1, r3
 800588a:	68f8      	ldr	r0, [r7, #12]
 800588c:	f000 fbca 	bl	8006024 <I2C_ITError>
      if (treatdmanack == 1U)
 8005890:	e005      	b.n	800589e <I2C_Slave_ISR_DMA+0x18a>
 8005892:	e004      	b.n	800589e <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	2210      	movs	r2, #16
 800589a:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800589c:	e011      	b.n	80058c2 <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 800589e:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80058a0:	e00f      	b.n	80058c2 <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	08db      	lsrs	r3, r3, #3
 80058a6:	f003 0301 	and.w	r3, r3, #1
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d009      	beq.n	80058c2 <I2C_Slave_ISR_DMA+0x1ae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	08db      	lsrs	r3, r3, #3
 80058b2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d003      	beq.n	80058c2 <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80058ba:	68b9      	ldr	r1, [r7, #8]
 80058bc:	68f8      	ldr	r0, [r7, #12]
 80058be:	f000 f85d 	bl	800597c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2200      	movs	r2, #0
 80058c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3720      	adds	r7, #32
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b086      	sub	sp, #24
 80058d8:	af02      	add	r7, sp, #8
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	4608      	mov	r0, r1
 80058de:	4611      	mov	r1, r2
 80058e0:	461a      	mov	r2, r3
 80058e2:	4603      	mov	r3, r0
 80058e4:	817b      	strh	r3, [r7, #10]
 80058e6:	460b      	mov	r3, r1
 80058e8:	813b      	strh	r3, [r7, #8]
 80058ea:	4613      	mov	r3, r2
 80058ec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80058ee:	88fb      	ldrh	r3, [r7, #6]
 80058f0:	b2da      	uxtb	r2, r3
 80058f2:	8979      	ldrh	r1, [r7, #10]
 80058f4:	4b20      	ldr	r3, [pc, #128]	; (8005978 <I2C_RequestMemoryRead+0xa4>)
 80058f6:	9300      	str	r3, [sp, #0]
 80058f8:	2300      	movs	r3, #0
 80058fa:	68f8      	ldr	r0, [r7, #12]
 80058fc:	f000 fe24 	bl	8006548 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005900:	69fa      	ldr	r2, [r7, #28]
 8005902:	69b9      	ldr	r1, [r7, #24]
 8005904:	68f8      	ldr	r0, [r7, #12]
 8005906:	f000 fd69 	bl	80063dc <I2C_WaitOnTXISFlagUntilTimeout>
 800590a:	4603      	mov	r3, r0
 800590c:	2b00      	cmp	r3, #0
 800590e:	d001      	beq.n	8005914 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e02c      	b.n	800596e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005914:	88fb      	ldrh	r3, [r7, #6]
 8005916:	2b01      	cmp	r3, #1
 8005918:	d105      	bne.n	8005926 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800591a:	893b      	ldrh	r3, [r7, #8]
 800591c:	b2da      	uxtb	r2, r3
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	629a      	str	r2, [r3, #40]	; 0x28
 8005924:	e015      	b.n	8005952 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005926:	893b      	ldrh	r3, [r7, #8]
 8005928:	0a1b      	lsrs	r3, r3, #8
 800592a:	b29b      	uxth	r3, r3
 800592c:	b2da      	uxtb	r2, r3
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005934:	69fa      	ldr	r2, [r7, #28]
 8005936:	69b9      	ldr	r1, [r7, #24]
 8005938:	68f8      	ldr	r0, [r7, #12]
 800593a:	f000 fd4f 	bl	80063dc <I2C_WaitOnTXISFlagUntilTimeout>
 800593e:	4603      	mov	r3, r0
 8005940:	2b00      	cmp	r3, #0
 8005942:	d001      	beq.n	8005948 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e012      	b.n	800596e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005948:	893b      	ldrh	r3, [r7, #8]
 800594a:	b2da      	uxtb	r2, r3
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005952:	69fb      	ldr	r3, [r7, #28]
 8005954:	9300      	str	r3, [sp, #0]
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	2200      	movs	r2, #0
 800595a:	2140      	movs	r1, #64	; 0x40
 800595c:	68f8      	ldr	r0, [r7, #12]
 800595e:	f000 fcfd 	bl	800635c <I2C_WaitOnFlagUntilTimeout>
 8005962:	4603      	mov	r3, r0
 8005964:	2b00      	cmp	r3, #0
 8005966:	d001      	beq.n	800596c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	e000      	b.n	800596e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800596c:	2300      	movs	r3, #0
}
 800596e:	4618      	mov	r0, r3
 8005970:	3710      	adds	r7, #16
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
 8005976:	bf00      	nop
 8005978:	80002000 	.word	0x80002000

0800597c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b084      	sub	sp, #16
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800598c:	b2db      	uxtb	r3, r3
 800598e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005992:	2b28      	cmp	r3, #40	; 0x28
 8005994:	d16a      	bne.n	8005a6c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	0c1b      	lsrs	r3, r3, #16
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	f003 0301 	and.w	r3, r3, #1
 80059a4:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	699b      	ldr	r3, [r3, #24]
 80059ac:	0c1b      	lsrs	r3, r3, #16
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80059b4:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	b29b      	uxth	r3, r3
 80059be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80059c2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80059d0:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	68db      	ldr	r3, [r3, #12]
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d138      	bne.n	8005a4c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80059da:	897b      	ldrh	r3, [r7, #10]
 80059dc:	09db      	lsrs	r3, r3, #7
 80059de:	b29a      	uxth	r2, r3
 80059e0:	89bb      	ldrh	r3, [r7, #12]
 80059e2:	4053      	eors	r3, r2
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	f003 0306 	and.w	r3, r3, #6
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d11c      	bne.n	8005a28 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80059ee:	897b      	ldrh	r3, [r7, #10]
 80059f0:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059f6:	1c5a      	adds	r2, r3, #1
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a00:	2b02      	cmp	r3, #2
 8005a02:	d13b      	bne.n	8005a7c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2200      	movs	r2, #0
 8005a08:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	2208      	movs	r2, #8
 8005a10:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a1e:	89ba      	ldrh	r2, [r7, #12]
 8005a20:	7bf9      	ldrb	r1, [r7, #15]
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	4798      	blx	r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005a26:	e029      	b.n	8005a7c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8005a28:	893b      	ldrh	r3, [r7, #8]
 8005a2a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005a2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f000 fe17 	bl	8006664 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a42:	89ba      	ldrh	r2, [r7, #12]
 8005a44:	7bf9      	ldrb	r1, [r7, #15]
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	4798      	blx	r3
}
 8005a4a:	e017      	b.n	8005a7c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005a4c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	f000 fe07 	bl	8006664 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a62:	89ba      	ldrh	r2, [r7, #12]
 8005a64:	7bf9      	ldrb	r1, [r7, #15]
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	4798      	blx	r3
}
 8005a6a:	e007      	b.n	8005a7c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2208      	movs	r2, #8
 8005a72:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8005a7c:	bf00      	nop
 8005a7e:	3710      	adds	r7, #16
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}

08005a84 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b082      	sub	sp, #8
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	2b21      	cmp	r3, #33	; 0x21
 8005a9e:	d116      	bne.n	8005ace <I2C_ITMasterSeqCplt+0x4a>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2220      	movs	r2, #32
 8005aa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2211      	movs	r2, #17
 8005aac:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005ab4:	2101      	movs	r1, #1
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 fdd4 	bl	8006664 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	4798      	blx	r3
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005acc:	e015      	b.n	8005afa <I2C_ITMasterSeqCplt+0x76>
    hi2c->State         = HAL_I2C_STATE_READY;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2220      	movs	r2, #32
 8005ad2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2212      	movs	r2, #18
 8005ada:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005ae2:	2102      	movs	r1, #2
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f000 fdbd 	bl	8006664 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->MasterRxCpltCallback(hi2c);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	4798      	blx	r3
}
 8005afa:	bf00      	nop
 8005afc:	3708      	adds	r7, #8
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}

08005b02 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005b02:	b580      	push	{r7, lr}
 8005b04:	b084      	sub	sp, #16
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	0b9b      	lsrs	r3, r3, #14
 8005b1e:	f003 0301 	and.w	r3, r3, #1
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d008      	beq.n	8005b38 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005b34:	601a      	str	r2, [r3, #0]
 8005b36:	e00d      	b.n	8005b54 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	0bdb      	lsrs	r3, r3, #15
 8005b3c:	f003 0301 	and.w	r3, r3, #1
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d007      	beq.n	8005b54 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005b52:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	2b29      	cmp	r3, #41	; 0x29
 8005b5e:	d113      	bne.n	8005b88 <I2C_ITSlaveSeqCplt+0x86>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2228      	movs	r2, #40	; 0x28
 8005b64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2221      	movs	r2, #33	; 0x21
 8005b6c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005b6e:	2101      	movs	r1, #1
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f000 fd77 	bl	8006664 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	4798      	blx	r3
  }
  else
  {
    /* Nothing to do */
  }
}
 8005b86:	e018      	b.n	8005bba <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	2b2a      	cmp	r3, #42	; 0x2a
 8005b92:	d112      	bne.n	8005bba <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2228      	movs	r2, #40	; 0x28
 8005b98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2222      	movs	r2, #34	; 0x22
 8005ba0:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005ba2:	2102      	movs	r1, #2
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f000 fd5d 	bl	8006664 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	4798      	blx	r3
}
 8005bba:	bf00      	nop
 8005bbc:	3710      	adds	r7, #16
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}
	...

08005bc4 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b086      	sub	sp, #24
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
 8005bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2220      	movs	r2, #32
 8005bd8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	2b21      	cmp	r3, #33	; 0x21
 8005be4:	d107      	bne.n	8005bf6 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005be6:	2101      	movs	r1, #1
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 fd3b 	bl	8006664 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2211      	movs	r2, #17
 8005bf2:	631a      	str	r2, [r3, #48]	; 0x30
 8005bf4:	e00c      	b.n	8005c10 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	2b22      	cmp	r3, #34	; 0x22
 8005c00:	d106      	bne.n	8005c10 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005c02:	2102      	movs	r1, #2
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f000 fd2d 	bl	8006664 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2212      	movs	r2, #18
 8005c0e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	6859      	ldr	r1, [r3, #4]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	4b4f      	ldr	r3, [pc, #316]	; (8005d58 <I2C_ITMasterCplt+0x194>)
 8005c1c:	400b      	ands	r3, r1
 8005c1e:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2200      	movs	r2, #0
 8005c24:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4a4c      	ldr	r2, [pc, #304]	; (8005d5c <I2C_ITMasterCplt+0x198>)
 8005c2a:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	091b      	lsrs	r3, r3, #4
 8005c30:	f003 0301 	and.w	r3, r3, #1
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d009      	beq.n	8005c4c <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	2210      	movs	r2, #16
 8005c3e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c44:	f043 0204 	orr.w	r2, r3, #4
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c52:	b2db      	uxtb	r3, r3
 8005c54:	2b60      	cmp	r3, #96	; 0x60
 8005c56:	d10b      	bne.n	8005c70 <I2C_ITMasterCplt+0xac>
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	089b      	lsrs	r3, r3, #2
 8005c5c:	f003 0301 	and.w	r3, r3, #1
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d005      	beq.n	8005c70 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f000 fad0 	bl	8006216 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c7a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	2b60      	cmp	r3, #96	; 0x60
 8005c86:	d002      	beq.n	8005c8e <I2C_ITMasterCplt+0xca>
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d006      	beq.n	8005c9c <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c92:	4619      	mov	r1, r3
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f000 f9c5 	bl	8006024 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005c9a:	e058      	b.n	8005d4e <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	2b21      	cmp	r3, #33	; 0x21
 8005ca6:	d126      	bne.n	8005cf6 <I2C_ITMasterCplt+0x132>
    hi2c->State = HAL_I2C_STATE_READY;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2220      	movs	r2, #32
 8005cac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	2b40      	cmp	r3, #64	; 0x40
 8005cc0:	d10c      	bne.n	8005cdc <I2C_ITMasterCplt+0x118>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemTxCpltCallback(hi2c);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	4798      	blx	r3
}
 8005cda:	e038      	b.n	8005d4e <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterTxCpltCallback(hi2c);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cf0:	6878      	ldr	r0, [r7, #4]
 8005cf2:	4798      	blx	r3
}
 8005cf4:	e02b      	b.n	8005d4e <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	2b22      	cmp	r3, #34	; 0x22
 8005d00:	d125      	bne.n	8005d4e <I2C_ITMasterCplt+0x18a>
    hi2c->State = HAL_I2C_STATE_READY;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2220      	movs	r2, #32
 8005d06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005d16:	b2db      	uxtb	r3, r3
 8005d18:	2b40      	cmp	r3, #64	; 0x40
 8005d1a:	d10c      	bne.n	8005d36 <I2C_ITMasterCplt+0x172>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemRxCpltCallback(hi2c);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d30:	6878      	ldr	r0, [r7, #4]
 8005d32:	4798      	blx	r3
}
 8005d34:	e00b      	b.n	8005d4e <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterRxCpltCallback(hi2c);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	4798      	blx	r3
}
 8005d4e:	bf00      	nop
 8005d50:	3718      	adds	r7, #24
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	fe00e800 	.word	0xfe00e800
 8005d5c:	ffff0000 	.word	0xffff0000

08005d60 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b086      	sub	sp, #24
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
 8005d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d7c:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	2220      	movs	r2, #32
 8005d84:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005d86:	7bfb      	ldrb	r3, [r7, #15]
 8005d88:	2b21      	cmp	r3, #33	; 0x21
 8005d8a:	d002      	beq.n	8005d92 <I2C_ITSlaveCplt+0x32>
 8005d8c:	7bfb      	ldrb	r3, [r7, #15]
 8005d8e:	2b29      	cmp	r3, #41	; 0x29
 8005d90:	d108      	bne.n	8005da4 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8005d92:	f248 0101 	movw	r1, #32769	; 0x8001
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 fc64 	bl	8006664 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2221      	movs	r2, #33	; 0x21
 8005da0:	631a      	str	r2, [r3, #48]	; 0x30
 8005da2:	e00d      	b.n	8005dc0 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005da4:	7bfb      	ldrb	r3, [r7, #15]
 8005da6:	2b22      	cmp	r3, #34	; 0x22
 8005da8:	d002      	beq.n	8005db0 <I2C_ITSlaveCplt+0x50>
 8005daa:	7bfb      	ldrb	r3, [r7, #15]
 8005dac:	2b2a      	cmp	r3, #42	; 0x2a
 8005dae:	d107      	bne.n	8005dc0 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8005db0:	f248 0102 	movw	r1, #32770	; 0x8002
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f000 fc55 	bl	8006664 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2222      	movs	r2, #34	; 0x22
 8005dbe:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	685a      	ldr	r2, [r3, #4]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005dce:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	6859      	ldr	r1, [r3, #4]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	4b65      	ldr	r3, [pc, #404]	; (8005f70 <I2C_ITSlaveCplt+0x210>)
 8005ddc:	400b      	ands	r3, r1
 8005dde:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 fa18 	bl	8006216 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	0b9b      	lsrs	r3, r3, #14
 8005dea:	f003 0301 	and.w	r3, r3, #1
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d013      	beq.n	8005e1a <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005e00:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d020      	beq.n	8005e4c <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	b29a      	uxth	r2, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005e18:	e018      	b.n	8005e4c <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	0bdb      	lsrs	r3, r3, #15
 8005e1e:	f003 0301 	and.w	r3, r3, #1
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d012      	beq.n	8005e4c <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005e34:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d006      	beq.n	8005e4c <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	b29a      	uxth	r2, r3
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	089b      	lsrs	r3, r3, #2
 8005e50:	f003 0301 	and.w	r3, r3, #1
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d020      	beq.n	8005e9a <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	f023 0304 	bic.w	r3, r3, #4
 8005e5e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e6a:	b2d2      	uxtb	r2, r2
 8005e6c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e72:	1c5a      	adds	r2, r3, #1
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d00c      	beq.n	8005e9a <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e84:	3b01      	subs	r3, #1
 8005e86:	b29a      	uxth	r2, r3
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e90:	b29b      	uxth	r3, r3
 8005e92:	3b01      	subs	r3, #1
 8005e94:	b29a      	uxth	r2, r3
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d005      	beq.n	8005eb0 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ea8:	f043 0204 	orr.w	r2, r3, #4
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d010      	beq.n	8005ee8 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eca:	4619      	mov	r1, r3
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f000 f8a9 	bl	8006024 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	2b28      	cmp	r3, #40	; 0x28
 8005edc:	d144      	bne.n	8005f68 <I2C_ITSlaveCplt+0x208>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8005ede:	6979      	ldr	r1, [r7, #20]
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f000 f849 	bl	8005f78 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005ee6:	e03f      	b.n	8005f68 <I2C_ITSlaveCplt+0x208>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005ef0:	d015      	beq.n	8005f1e <I2C_ITSlaveCplt+0x1be>
    I2C_ITSlaveSeqCplt(hi2c);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f7ff fe05 	bl	8005b02 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	4a1e      	ldr	r2, [pc, #120]	; (8005f74 <I2C_ITSlaveCplt+0x214>)
 8005efc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2220      	movs	r2, #32
 8005f02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ListenCpltCallback(hi2c);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	4798      	blx	r3
}
 8005f1c:	e024      	b.n	8005f68 <I2C_ITSlaveCplt+0x208>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	2b22      	cmp	r3, #34	; 0x22
 8005f28:	d10f      	bne.n	8005f4a <I2C_ITSlaveCplt+0x1ea>
    hi2c->State = HAL_I2C_STATE_READY;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2220      	movs	r2, #32
 8005f2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f44:	6878      	ldr	r0, [r7, #4]
 8005f46:	4798      	blx	r3
}
 8005f48:	e00e      	b.n	8005f68 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2220      	movs	r2, #32
 8005f4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveTxCpltCallback(hi2c);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	4798      	blx	r3
}
 8005f68:	bf00      	nop
 8005f6a:	3718      	adds	r7, #24
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	fe00e800 	.word	0xfe00e800
 8005f74:	ffff0000 	.word	0xffff0000

08005f78 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b082      	sub	sp, #8
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a26      	ldr	r2, [pc, #152]	; (8006020 <I2C_ITListenCplt+0xa8>)
 8005f86:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2220      	movs	r2, #32
 8005f92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	089b      	lsrs	r3, r3, #2
 8005fa8:	f003 0301 	and.w	r3, r3, #1
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d022      	beq.n	8005ff6 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fba:	b2d2      	uxtb	r2, r2
 8005fbc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc2:	1c5a      	adds	r2, r3, #1
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d012      	beq.n	8005ff6 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fd4:	3b01      	subs	r3, #1
 8005fd6:	b29a      	uxth	r2, r3
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fe0:	b29b      	uxth	r3, r3
 8005fe2:	3b01      	subs	r3, #1
 8005fe4:	b29a      	uxth	r2, r3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fee:	f043 0204 	orr.w	r2, r3, #4
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005ff6:	f248 0103 	movw	r1, #32771	; 0x8003
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 fb32 	bl	8006664 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	2210      	movs	r2, #16
 8006006:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	4798      	blx	r3
#else
  HAL_I2C_ListenCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8006018:	bf00      	nop
 800601a:	3708      	adds	r7, #8
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}
 8006020:	ffff0000 	.word	0xffff0000

08006024 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b084      	sub	sp, #16
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
 800602c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006034:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a5d      	ldr	r2, [pc, #372]	; (80061b8 <I2C_ITError+0x194>)
 8006042:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	431a      	orrs	r2, r3
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8006056:	7bfb      	ldrb	r3, [r7, #15]
 8006058:	2b28      	cmp	r3, #40	; 0x28
 800605a:	d005      	beq.n	8006068 <I2C_ITError+0x44>
 800605c:	7bfb      	ldrb	r3, [r7, #15]
 800605e:	2b29      	cmp	r3, #41	; 0x29
 8006060:	d002      	beq.n	8006068 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8006062:	7bfb      	ldrb	r3, [r7, #15]
 8006064:	2b2a      	cmp	r3, #42	; 0x2a
 8006066:	d10b      	bne.n	8006080 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006068:	2103      	movs	r1, #3
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f000 fafa 	bl	8006664 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2228      	movs	r2, #40	; 0x28
 8006074:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4a50      	ldr	r2, [pc, #320]	; (80061bc <I2C_ITError+0x198>)
 800607c:	635a      	str	r2, [r3, #52]	; 0x34
 800607e:	e011      	b.n	80060a4 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006080:	f248 0103 	movw	r1, #32771	; 0x8003
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f000 faed 	bl	8006664 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006090:	b2db      	uxtb	r3, r3
 8006092:	2b60      	cmp	r3, #96	; 0x60
 8006094:	d003      	beq.n	800609e <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2220      	movs	r2, #32
 800609a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060a8:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d039      	beq.n	8006126 <I2C_ITError+0x102>
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	2b11      	cmp	r3, #17
 80060b6:	d002      	beq.n	80060be <I2C_ITError+0x9a>
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	2b21      	cmp	r3, #33	; 0x21
 80060bc:	d133      	bne.n	8006126 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80060cc:	d107      	bne.n	80060de <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80060dc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e2:	4618      	mov	r0, r3
 80060e4:	f7fd f87f 	bl	80031e6 <HAL_DMA_GetState>
 80060e8:	4603      	mov	r3, r0
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d017      	beq.n	800611e <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060f2:	4a33      	ldr	r2, [pc, #204]	; (80061c0 <I2C_ITError+0x19c>)
 80060f4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2200      	movs	r2, #0
 80060fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006102:	4618      	mov	r0, r3
 8006104:	f7fc ff8e 	bl	8003024 <HAL_DMA_Abort_IT>
 8006108:	4603      	mov	r3, r0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d04d      	beq.n	80061aa <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006114:	687a      	ldr	r2, [r7, #4]
 8006116:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006118:	4610      	mov	r0, r2
 800611a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800611c:	e045      	b.n	80061aa <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 f850 	bl	80061c4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006124:	e041      	b.n	80061aa <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800612a:	2b00      	cmp	r3, #0
 800612c:	d039      	beq.n	80061a2 <I2C_ITError+0x17e>
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	2b12      	cmp	r3, #18
 8006132:	d002      	beq.n	800613a <I2C_ITError+0x116>
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	2b22      	cmp	r3, #34	; 0x22
 8006138:	d133      	bne.n	80061a2 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006144:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006148:	d107      	bne.n	800615a <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006158:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800615e:	4618      	mov	r0, r3
 8006160:	f7fd f841 	bl	80031e6 <HAL_DMA_GetState>
 8006164:	4603      	mov	r3, r0
 8006166:	2b01      	cmp	r3, #1
 8006168:	d017      	beq.n	800619a <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800616e:	4a14      	ldr	r2, [pc, #80]	; (80061c0 <I2C_ITError+0x19c>)
 8006170:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800617e:	4618      	mov	r0, r3
 8006180:	f7fc ff50 	bl	8003024 <HAL_DMA_Abort_IT>
 8006184:	4603      	mov	r3, r0
 8006186:	2b00      	cmp	r3, #0
 8006188:	d011      	beq.n	80061ae <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800618e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006190:	687a      	ldr	r2, [r7, #4]
 8006192:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006194:	4610      	mov	r0, r2
 8006196:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006198:	e009      	b.n	80061ae <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f000 f812 	bl	80061c4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80061a0:	e005      	b.n	80061ae <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 f80e 	bl	80061c4 <I2C_TreatErrorCallback>
  }
}
 80061a8:	e002      	b.n	80061b0 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80061aa:	bf00      	nop
 80061ac:	e000      	b.n	80061b0 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80061ae:	bf00      	nop
}
 80061b0:	bf00      	nop
 80061b2:	3710      	adds	r7, #16
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}
 80061b8:	ffff0000 	.word	0xffff0000
 80061bc:	08005329 	.word	0x08005329
 80061c0:	08006321 	.word	0x08006321

080061c4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b082      	sub	sp, #8
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	2b60      	cmp	r3, #96	; 0x60
 80061d6:	d10f      	bne.n	80061f8 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2220      	movs	r2, #32
 80061dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	4798      	blx	r3
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80061f6:	e00a      	b.n	800620e <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2200      	movs	r2, #0
 80061fc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ErrorCallback(hi2c);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	4798      	blx	r3
}
 800620e:	bf00      	nop
 8006210:	3708      	adds	r7, #8
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}

08006216 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006216:	b480      	push	{r7}
 8006218:	b083      	sub	sp, #12
 800621a:	af00      	add	r7, sp, #0
 800621c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	699b      	ldr	r3, [r3, #24]
 8006224:	f003 0302 	and.w	r3, r3, #2
 8006228:	2b02      	cmp	r3, #2
 800622a:	d103      	bne.n	8006234 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	2200      	movs	r2, #0
 8006232:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	699b      	ldr	r3, [r3, #24]
 800623a:	f003 0301 	and.w	r3, r3, #1
 800623e:	2b01      	cmp	r3, #1
 8006240:	d007      	beq.n	8006252 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	699a      	ldr	r2, [r3, #24]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f042 0201 	orr.w	r2, r2, #1
 8006250:	619a      	str	r2, [r3, #24]
  }
}
 8006252:	bf00      	nop
 8006254:	370c      	adds	r7, #12
 8006256:	46bd      	mov	sp, r7
 8006258:	bc80      	pop	{r7}
 800625a:	4770      	bx	lr

0800625c <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b084      	sub	sp, #16
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006268:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006278:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800627e:	b29b      	uxth	r3, r3
 8006280:	2b00      	cmp	r3, #0
 8006282:	d104      	bne.n	800628e <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8006284:	2120      	movs	r1, #32
 8006286:	68f8      	ldr	r0, [r7, #12]
 8006288:	f000 f98a 	bl	80065a0 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800628c:	e02d      	b.n	80062ea <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006292:	68fa      	ldr	r2, [r7, #12]
 8006294:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8006296:	441a      	add	r2, r3
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	2bff      	cmp	r3, #255	; 0xff
 80062a4:	d903      	bls.n	80062ae <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	22ff      	movs	r2, #255	; 0xff
 80062aa:	851a      	strh	r2, [r3, #40]	; 0x28
 80062ac:	e004      	b.n	80062b8 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062b2:	b29a      	uxth	r2, r3
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	3324      	adds	r3, #36	; 0x24
 80062c2:	4619      	mov	r1, r3
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c8:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80062ce:	f7fc fe12 	bl	8002ef6 <HAL_DMA_Start_IT>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d004      	beq.n	80062e2 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80062d8:	2110      	movs	r1, #16
 80062da:	68f8      	ldr	r0, [r7, #12]
 80062dc:	f7ff fea2 	bl	8006024 <I2C_ITError>
}
 80062e0:	e003      	b.n	80062ea <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80062e2:	2140      	movs	r1, #64	; 0x40
 80062e4:	68f8      	ldr	r0, [r7, #12]
 80062e6:	f000 f95b 	bl	80065a0 <I2C_Enable_IRQ>
}
 80062ea:	bf00      	nop
 80062ec:	3710      	adds	r7, #16
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}

080062f2 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80062f2:	b580      	push	{r7, lr}
 80062f4:	b084      	sub	sp, #16
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062fe:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	685a      	ldr	r2, [r3, #4]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800630e:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8006310:	2110      	movs	r1, #16
 8006312:	68f8      	ldr	r0, [r7, #12]
 8006314:	f7ff fe86 	bl	8006024 <I2C_ITError>
}
 8006318:	bf00      	nop
 800631a:	3710      	adds	r7, #16
 800631c:	46bd      	mov	sp, r7
 800631e:	bd80      	pop	{r7, pc}

08006320 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b084      	sub	sp, #16
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800632c:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006332:	2b00      	cmp	r3, #0
 8006334:	d003      	beq.n	800633e <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800633a:	2200      	movs	r2, #0
 800633c:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006342:	2b00      	cmp	r3, #0
 8006344:	d003      	beq.n	800634e <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800634a:	2200      	movs	r2, #0
 800634c:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 800634e:	68f8      	ldr	r0, [r7, #12]
 8006350:	f7ff ff38 	bl	80061c4 <I2C_TreatErrorCallback>
}
 8006354:	bf00      	nop
 8006356:	3710      	adds	r7, #16
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}

0800635c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	60b9      	str	r1, [r7, #8]
 8006366:	603b      	str	r3, [r7, #0]
 8006368:	4613      	mov	r3, r2
 800636a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800636c:	e022      	b.n	80063b4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006374:	d01e      	beq.n	80063b4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006376:	f000 fae9 	bl	800694c <HAL_GetTick>
 800637a:	4602      	mov	r2, r0
 800637c:	69bb      	ldr	r3, [r7, #24]
 800637e:	1ad3      	subs	r3, r2, r3
 8006380:	683a      	ldr	r2, [r7, #0]
 8006382:	429a      	cmp	r2, r3
 8006384:	d302      	bcc.n	800638c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d113      	bne.n	80063b4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006390:	f043 0220 	orr.w	r2, r3, #32
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2220      	movs	r2, #32
 800639c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80063b0:	2301      	movs	r3, #1
 80063b2:	e00f      	b.n	80063d4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	699a      	ldr	r2, [r3, #24]
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	4013      	ands	r3, r2
 80063be:	68ba      	ldr	r2, [r7, #8]
 80063c0:	429a      	cmp	r2, r3
 80063c2:	bf0c      	ite	eq
 80063c4:	2301      	moveq	r3, #1
 80063c6:	2300      	movne	r3, #0
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	461a      	mov	r2, r3
 80063cc:	79fb      	ldrb	r3, [r7, #7]
 80063ce:	429a      	cmp	r2, r3
 80063d0:	d0cd      	beq.n	800636e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80063d2:	2300      	movs	r3, #0
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	3710      	adds	r7, #16
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}

080063dc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b084      	sub	sp, #16
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	60f8      	str	r0, [r7, #12]
 80063e4:	60b9      	str	r1, [r7, #8]
 80063e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80063e8:	e02c      	b.n	8006444 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80063ea:	687a      	ldr	r2, [r7, #4]
 80063ec:	68b9      	ldr	r1, [r7, #8]
 80063ee:	68f8      	ldr	r0, [r7, #12]
 80063f0:	f000 f834 	bl	800645c <I2C_IsAcknowledgeFailed>
 80063f4:	4603      	mov	r3, r0
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d001      	beq.n	80063fe <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80063fa:	2301      	movs	r3, #1
 80063fc:	e02a      	b.n	8006454 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006404:	d01e      	beq.n	8006444 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006406:	f000 faa1 	bl	800694c <HAL_GetTick>
 800640a:	4602      	mov	r2, r0
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	1ad3      	subs	r3, r2, r3
 8006410:	68ba      	ldr	r2, [r7, #8]
 8006412:	429a      	cmp	r2, r3
 8006414:	d302      	bcc.n	800641c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d113      	bne.n	8006444 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006420:	f043 0220 	orr.w	r2, r3, #32
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2220      	movs	r2, #32
 800642c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2200      	movs	r2, #0
 8006434:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2200      	movs	r2, #0
 800643c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	e007      	b.n	8006454 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	699b      	ldr	r3, [r3, #24]
 800644a:	f003 0302 	and.w	r3, r3, #2
 800644e:	2b02      	cmp	r3, #2
 8006450:	d1cb      	bne.n	80063ea <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006452:	2300      	movs	r3, #0
}
 8006454:	4618      	mov	r0, r3
 8006456:	3710      	adds	r7, #16
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b084      	sub	sp, #16
 8006460:	af00      	add	r7, sp, #0
 8006462:	60f8      	str	r0, [r7, #12]
 8006464:	60b9      	str	r1, [r7, #8]
 8006466:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	699b      	ldr	r3, [r3, #24]
 800646e:	f003 0310 	and.w	r3, r3, #16
 8006472:	2b10      	cmp	r3, #16
 8006474:	d161      	bne.n	800653a <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006480:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006484:	d02b      	beq.n	80064de <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	685a      	ldr	r2, [r3, #4]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006494:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006496:	e022      	b.n	80064de <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800649e:	d01e      	beq.n	80064de <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064a0:	f000 fa54 	bl	800694c <HAL_GetTick>
 80064a4:	4602      	mov	r2, r0
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	1ad3      	subs	r3, r2, r3
 80064aa:	68ba      	ldr	r2, [r7, #8]
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d302      	bcc.n	80064b6 <I2C_IsAcknowledgeFailed+0x5a>
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d113      	bne.n	80064de <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064ba:	f043 0220 	orr.w	r2, r3, #32
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2220      	movs	r2, #32
 80064c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	2200      	movs	r2, #0
 80064ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e02e      	b.n	800653c <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	699b      	ldr	r3, [r3, #24]
 80064e4:	f003 0320 	and.w	r3, r3, #32
 80064e8:	2b20      	cmp	r3, #32
 80064ea:	d1d5      	bne.n	8006498 <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	2210      	movs	r2, #16
 80064f2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	2220      	movs	r2, #32
 80064fa:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80064fc:	68f8      	ldr	r0, [r7, #12]
 80064fe:	f7ff fe8a 	bl	8006216 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	6859      	ldr	r1, [r3, #4]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	4b0d      	ldr	r3, [pc, #52]	; (8006544 <I2C_IsAcknowledgeFailed+0xe8>)
 800650e:	400b      	ands	r3, r1
 8006510:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006516:	f043 0204 	orr.w	r2, r3, #4
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2220      	movs	r2, #32
 8006522:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2200      	movs	r2, #0
 800652a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2200      	movs	r2, #0
 8006532:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	e000      	b.n	800653c <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 800653a:	2300      	movs	r3, #0
}
 800653c:	4618      	mov	r0, r3
 800653e:	3710      	adds	r7, #16
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}
 8006544:	fe00e800 	.word	0xfe00e800

08006548 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006548:	b480      	push	{r7}
 800654a:	b085      	sub	sp, #20
 800654c:	af00      	add	r7, sp, #0
 800654e:	60f8      	str	r0, [r7, #12]
 8006550:	607b      	str	r3, [r7, #4]
 8006552:	460b      	mov	r3, r1
 8006554:	817b      	strh	r3, [r7, #10]
 8006556:	4613      	mov	r3, r2
 8006558:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	685a      	ldr	r2, [r3, #4]
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	0d5b      	lsrs	r3, r3, #21
 8006564:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006568:	4b0c      	ldr	r3, [pc, #48]	; (800659c <I2C_TransferConfig+0x54>)
 800656a:	430b      	orrs	r3, r1
 800656c:	43db      	mvns	r3, r3
 800656e:	ea02 0103 	and.w	r1, r2, r3
 8006572:	897b      	ldrh	r3, [r7, #10]
 8006574:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006578:	7a7b      	ldrb	r3, [r7, #9]
 800657a:	041b      	lsls	r3, r3, #16
 800657c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006580:	431a      	orrs	r2, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	431a      	orrs	r2, r3
 8006586:	69bb      	ldr	r3, [r7, #24]
 8006588:	431a      	orrs	r2, r3
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	430a      	orrs	r2, r1
 8006590:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8006592:	bf00      	nop
 8006594:	3714      	adds	r7, #20
 8006596:	46bd      	mov	sp, r7
 8006598:	bc80      	pop	{r7}
 800659a:	4770      	bx	lr
 800659c:	03ff63ff 	.word	0x03ff63ff

080065a0 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b085      	sub	sp, #20
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
 80065a8:	460b      	mov	r3, r1
 80065aa:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80065ac:	2300      	movs	r3, #0
 80065ae:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065b4:	4a29      	ldr	r2, [pc, #164]	; (800665c <I2C_Enable_IRQ+0xbc>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d004      	beq.n	80065c4 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 80065be:	4a28      	ldr	r2, [pc, #160]	; (8006660 <I2C_Enable_IRQ+0xc0>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d11d      	bne.n	8006600 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80065c4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	da03      	bge.n	80065d4 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80065d2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80065d4:	887b      	ldrh	r3, [r7, #2]
 80065d6:	2b10      	cmp	r3, #16
 80065d8:	d103      	bne.n	80065e2 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80065e0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80065e2:	887b      	ldrh	r3, [r7, #2]
 80065e4:	2b20      	cmp	r3, #32
 80065e6:	d103      	bne.n	80065f0 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80065ee:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80065f0:	887b      	ldrh	r3, [r7, #2]
 80065f2:	2b40      	cmp	r3, #64	; 0x40
 80065f4:	d125      	bne.n	8006642 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065fc:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80065fe:	e020      	b.n	8006642 <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006600:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006604:	2b00      	cmp	r3, #0
 8006606:	da03      	bge.n	8006610 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800660e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006610:	887b      	ldrh	r3, [r7, #2]
 8006612:	f003 0301 	and.w	r3, r3, #1
 8006616:	2b00      	cmp	r3, #0
 8006618:	d003      	beq.n	8006622 <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8006620:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006622:	887b      	ldrh	r3, [r7, #2]
 8006624:	f003 0302 	and.w	r3, r3, #2
 8006628:	2b00      	cmp	r3, #0
 800662a:	d003      	beq.n	8006634 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8006632:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006634:	887b      	ldrh	r3, [r7, #2]
 8006636:	2b20      	cmp	r3, #32
 8006638:	d103      	bne.n	8006642 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	f043 0320 	orr.w	r3, r3, #32
 8006640:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	6819      	ldr	r1, [r3, #0]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	68fa      	ldr	r2, [r7, #12]
 800664e:	430a      	orrs	r2, r1
 8006650:	601a      	str	r2, [r3, #0]
}
 8006652:	bf00      	nop
 8006654:	3714      	adds	r7, #20
 8006656:	46bd      	mov	sp, r7
 8006658:	bc80      	pop	{r7}
 800665a:	4770      	bx	lr
 800665c:	0800552f 	.word	0x0800552f
 8006660:	08005715 	.word	0x08005715

08006664 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006664:	b480      	push	{r7}
 8006666:	b085      	sub	sp, #20
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	460b      	mov	r3, r1
 800666e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8006670:	2300      	movs	r3, #0
 8006672:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006674:	887b      	ldrh	r3, [r7, #2]
 8006676:	f003 0301 	and.w	r3, r3, #1
 800667a:	2b00      	cmp	r3, #0
 800667c:	d00f      	beq.n	800669e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8006684:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800668c:	b2db      	uxtb	r3, r3
 800668e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006692:	2b28      	cmp	r3, #40	; 0x28
 8006694:	d003      	beq.n	800669e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800669c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800669e:	887b      	ldrh	r3, [r7, #2]
 80066a0:	f003 0302 	and.w	r3, r3, #2
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d00f      	beq.n	80066c8 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80066ae:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80066bc:	2b28      	cmp	r3, #40	; 0x28
 80066be:	d003      	beq.n	80066c8 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80066c6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80066c8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	da03      	bge.n	80066d8 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80066d6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80066d8:	887b      	ldrh	r3, [r7, #2]
 80066da:	2b10      	cmp	r3, #16
 80066dc:	d103      	bne.n	80066e6 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80066e4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80066e6:	887b      	ldrh	r3, [r7, #2]
 80066e8:	2b20      	cmp	r3, #32
 80066ea:	d103      	bne.n	80066f4 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f043 0320 	orr.w	r3, r3, #32
 80066f2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80066f4:	887b      	ldrh	r3, [r7, #2]
 80066f6:	2b40      	cmp	r3, #64	; 0x40
 80066f8:	d103      	bne.n	8006702 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006700:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	6819      	ldr	r1, [r3, #0]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	43da      	mvns	r2, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	400a      	ands	r2, r1
 8006712:	601a      	str	r2, [r3, #0]
}
 8006714:	bf00      	nop
 8006716:	3714      	adds	r7, #20
 8006718:	46bd      	mov	sp, r7
 800671a:	bc80      	pop	{r7}
 800671c:	4770      	bx	lr

0800671e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800671e:	b480      	push	{r7}
 8006720:	b083      	sub	sp, #12
 8006722:	af00      	add	r7, sp, #0
 8006724:	6078      	str	r0, [r7, #4]
 8006726:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800672e:	b2db      	uxtb	r3, r3
 8006730:	2b20      	cmp	r3, #32
 8006732:	d138      	bne.n	80067a6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800673a:	2b01      	cmp	r3, #1
 800673c:	d101      	bne.n	8006742 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800673e:	2302      	movs	r3, #2
 8006740:	e032      	b.n	80067a8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2201      	movs	r2, #1
 8006746:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2224      	movs	r2, #36	; 0x24
 800674e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f022 0201 	bic.w	r2, r2, #1
 8006760:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006770:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	6819      	ldr	r1, [r3, #0]
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	683a      	ldr	r2, [r7, #0]
 800677e:	430a      	orrs	r2, r1
 8006780:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	681a      	ldr	r2, [r3, #0]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f042 0201 	orr.w	r2, r2, #1
 8006790:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2220      	movs	r2, #32
 8006796:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80067a2:	2300      	movs	r3, #0
 80067a4:	e000      	b.n	80067a8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80067a6:	2302      	movs	r3, #2
  }
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bc80      	pop	{r7}
 80067b0:	4770      	bx	lr

080067b2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80067b2:	b480      	push	{r7}
 80067b4:	b085      	sub	sp, #20
 80067b6:	af00      	add	r7, sp, #0
 80067b8:	6078      	str	r0, [r7, #4]
 80067ba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	2b20      	cmp	r3, #32
 80067c6:	d139      	bne.n	800683c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80067ce:	2b01      	cmp	r3, #1
 80067d0:	d101      	bne.n	80067d6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80067d2:	2302      	movs	r3, #2
 80067d4:	e033      	b.n	800683e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2201      	movs	r2, #1
 80067da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2224      	movs	r2, #36	; 0x24
 80067e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f022 0201 	bic.w	r2, r2, #1
 80067f4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006804:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	021b      	lsls	r3, r3, #8
 800680a:	68fa      	ldr	r2, [r7, #12]
 800680c:	4313      	orrs	r3, r2
 800680e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68fa      	ldr	r2, [r7, #12]
 8006816:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f042 0201 	orr.w	r2, r2, #1
 8006826:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2220      	movs	r2, #32
 800682c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2200      	movs	r2, #0
 8006834:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006838:	2300      	movs	r3, #0
 800683a:	e000      	b.n	800683e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800683c:	2302      	movs	r3, #2
  }
}
 800683e:	4618      	mov	r0, r3
 8006840:	3714      	adds	r7, #20
 8006842:	46bd      	mov	sp, r7
 8006844:	bc80      	pop	{r7}
 8006846:	4770      	bx	lr

08006848 <HAL_GPIO_EXTI_Callback>:
#include "stm32f3xx_hal.h"
#include "avProj_Config.h"


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b082      	sub	sp, #8
 800684c:	af00      	add	r7, sp, #0
 800684e:	4603      	mov	r3, r0
 8006850:	80fb      	strh	r3, [r7, #6]
	/* Check if interrupt is triggered by PC13 */
	if(GPIO_Pin == BUTTON_Pin)
 8006852:	88fb      	ldrh	r3, [r7, #6]
 8006854:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006858:	d10e      	bne.n	8006878 <HAL_GPIO_EXTI_Callback+0x30>
	{
		/* Check Pin state */
        if(GPIO_PIN_SET == HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))
 800685a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800685e:	4808      	ldr	r0, [pc, #32]	; (8006880 <HAL_GPIO_EXTI_Callback+0x38>)
 8006860:	f7fc fabc 	bl	8002ddc <HAL_GPIO_ReadPin>
 8006864:	4603      	mov	r3, r0
 8006866:	2b01      	cmp	r3, #1
 8006868:	d103      	bne.n	8006872 <HAL_GPIO_EXTI_Callback+0x2a>
        {
            Rte_Write_PC13_Pin_State(1u);
 800686a:	2001      	movs	r0, #1
 800686c:	f004 f9de 	bl	800ac2c <Rte_Write_PC13_Pin_State>
        else
        {
        	Rte_Write_PC13_Pin_State(0u);
        }
	}
}
 8006870:	e002      	b.n	8006878 <HAL_GPIO_EXTI_Callback+0x30>
        	Rte_Write_PC13_Pin_State(0u);
 8006872:	2000      	movs	r0, #0
 8006874:	f004 f9da 	bl	800ac2c <Rte_Write_PC13_Pin_State>
}
 8006878:	bf00      	nop
 800687a:	3708      	adds	r7, #8
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}
 8006880:	48000800 	.word	0x48000800

08006884 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006884:	b480      	push	{r7}
 8006886:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006888:	bf00      	nop
 800688a:	46bd      	mov	sp, r7
 800688c:	bc80      	pop	{r7}
 800688e:	4770      	bx	lr

08006890 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006894:	4b08      	ldr	r3, [pc, #32]	; (80068b8 <HAL_Init+0x28>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a07      	ldr	r2, [pc, #28]	; (80068b8 <HAL_Init+0x28>)
 800689a:	f043 0310 	orr.w	r3, r3, #16
 800689e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80068a0:	2003      	movs	r0, #3
 80068a2:	f000 f929 	bl	8006af8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80068a6:	200f      	movs	r0, #15
 80068a8:	f000 f808 	bl	80068bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80068ac:	f000 f966 	bl	8006b7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80068b0:	2300      	movs	r3, #0
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	bd80      	pop	{r7, pc}
 80068b6:	bf00      	nop
 80068b8:	40022000 	.word	0x40022000

080068bc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b082      	sub	sp, #8
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80068c4:	4b15      	ldr	r3, [pc, #84]	; (800691c <HAL_InitTick+0x60>)
 80068c6:	681a      	ldr	r2, [r3, #0]
 80068c8:	4b15      	ldr	r3, [pc, #84]	; (8006920 <HAL_InitTick+0x64>)
 80068ca:	781b      	ldrb	r3, [r3, #0]
 80068cc:	4619      	mov	r1, r3
 80068ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80068d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80068d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80068da:	4618      	mov	r0, r3
 80068dc:	f000 f941 	bl	8006b62 <HAL_SYSTICK_Config>
 80068e0:	4603      	mov	r3, r0
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d001      	beq.n	80068ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	e014      	b.n	8006914 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2b0f      	cmp	r3, #15
 80068ee:	d810      	bhi.n	8006912 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80068f0:	2200      	movs	r2, #0
 80068f2:	6879      	ldr	r1, [r7, #4]
 80068f4:	f04f 30ff 	mov.w	r0, #4294967295
 80068f8:	f000 f909 	bl	8006b0e <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80068fc:	2200      	movs	r2, #0
 80068fe:	210f      	movs	r1, #15
 8006900:	f06f 0001 	mvn.w	r0, #1
 8006904:	f000 f903 	bl	8006b0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006908:	4a06      	ldr	r2, [pc, #24]	; (8006924 <HAL_InitTick+0x68>)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800690e:	2300      	movs	r3, #0
 8006910:	e000      	b.n	8006914 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8006912:	2301      	movs	r3, #1
}
 8006914:	4618      	mov	r0, r3
 8006916:	3708      	adds	r7, #8
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}
 800691c:	20000000 	.word	0x20000000
 8006920:	20000008 	.word	0x20000008
 8006924:	20000004 	.word	0x20000004

08006928 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006928:	b480      	push	{r7}
 800692a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800692c:	4b05      	ldr	r3, [pc, #20]	; (8006944 <HAL_IncTick+0x1c>)
 800692e:	781b      	ldrb	r3, [r3, #0]
 8006930:	461a      	mov	r2, r3
 8006932:	4b05      	ldr	r3, [pc, #20]	; (8006948 <HAL_IncTick+0x20>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4413      	add	r3, r2
 8006938:	4a03      	ldr	r2, [pc, #12]	; (8006948 <HAL_IncTick+0x20>)
 800693a:	6013      	str	r3, [r2, #0]
}
 800693c:	bf00      	nop
 800693e:	46bd      	mov	sp, r7
 8006940:	bc80      	pop	{r7}
 8006942:	4770      	bx	lr
 8006944:	20000008 	.word	0x20000008
 8006948:	20000190 	.word	0x20000190

0800694c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800694c:	b480      	push	{r7}
 800694e:	af00      	add	r7, sp, #0
  return uwTick;  
 8006950:	4b02      	ldr	r3, [pc, #8]	; (800695c <HAL_GetTick+0x10>)
 8006952:	681b      	ldr	r3, [r3, #0]
}
 8006954:	4618      	mov	r0, r3
 8006956:	46bd      	mov	sp, r7
 8006958:	bc80      	pop	{r7}
 800695a:	4770      	bx	lr
 800695c:	20000190 	.word	0x20000190

08006960 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006960:	b480      	push	{r7}
 8006962:	b085      	sub	sp, #20
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f003 0307 	and.w	r3, r3, #7
 800696e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006970:	4b0c      	ldr	r3, [pc, #48]	; (80069a4 <__NVIC_SetPriorityGrouping+0x44>)
 8006972:	68db      	ldr	r3, [r3, #12]
 8006974:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006976:	68ba      	ldr	r2, [r7, #8]
 8006978:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800697c:	4013      	ands	r3, r2
 800697e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006988:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800698c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006990:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006992:	4a04      	ldr	r2, [pc, #16]	; (80069a4 <__NVIC_SetPriorityGrouping+0x44>)
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	60d3      	str	r3, [r2, #12]
}
 8006998:	bf00      	nop
 800699a:	3714      	adds	r7, #20
 800699c:	46bd      	mov	sp, r7
 800699e:	bc80      	pop	{r7}
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop
 80069a4:	e000ed00 	.word	0xe000ed00

080069a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80069a8:	b480      	push	{r7}
 80069aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80069ac:	4b04      	ldr	r3, [pc, #16]	; (80069c0 <__NVIC_GetPriorityGrouping+0x18>)
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	0a1b      	lsrs	r3, r3, #8
 80069b2:	f003 0307 	and.w	r3, r3, #7
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bc80      	pop	{r7}
 80069bc:	4770      	bx	lr
 80069be:	bf00      	nop
 80069c0:	e000ed00 	.word	0xe000ed00

080069c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	4603      	mov	r3, r0
 80069cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80069ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	db0b      	blt.n	80069ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80069d6:	79fb      	ldrb	r3, [r7, #7]
 80069d8:	f003 021f 	and.w	r2, r3, #31
 80069dc:	4906      	ldr	r1, [pc, #24]	; (80069f8 <__NVIC_EnableIRQ+0x34>)
 80069de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069e2:	095b      	lsrs	r3, r3, #5
 80069e4:	2001      	movs	r0, #1
 80069e6:	fa00 f202 	lsl.w	r2, r0, r2
 80069ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80069ee:	bf00      	nop
 80069f0:	370c      	adds	r7, #12
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bc80      	pop	{r7}
 80069f6:	4770      	bx	lr
 80069f8:	e000e100 	.word	0xe000e100

080069fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b083      	sub	sp, #12
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	4603      	mov	r3, r0
 8006a04:	6039      	str	r1, [r7, #0]
 8006a06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	db0a      	blt.n	8006a26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	b2da      	uxtb	r2, r3
 8006a14:	490c      	ldr	r1, [pc, #48]	; (8006a48 <__NVIC_SetPriority+0x4c>)
 8006a16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a1a:	0112      	lsls	r2, r2, #4
 8006a1c:	b2d2      	uxtb	r2, r2
 8006a1e:	440b      	add	r3, r1
 8006a20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006a24:	e00a      	b.n	8006a3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	b2da      	uxtb	r2, r3
 8006a2a:	4908      	ldr	r1, [pc, #32]	; (8006a4c <__NVIC_SetPriority+0x50>)
 8006a2c:	79fb      	ldrb	r3, [r7, #7]
 8006a2e:	f003 030f 	and.w	r3, r3, #15
 8006a32:	3b04      	subs	r3, #4
 8006a34:	0112      	lsls	r2, r2, #4
 8006a36:	b2d2      	uxtb	r2, r2
 8006a38:	440b      	add	r3, r1
 8006a3a:	761a      	strb	r2, [r3, #24]
}
 8006a3c:	bf00      	nop
 8006a3e:	370c      	adds	r7, #12
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bc80      	pop	{r7}
 8006a44:	4770      	bx	lr
 8006a46:	bf00      	nop
 8006a48:	e000e100 	.word	0xe000e100
 8006a4c:	e000ed00 	.word	0xe000ed00

08006a50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b089      	sub	sp, #36	; 0x24
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	60f8      	str	r0, [r7, #12]
 8006a58:	60b9      	str	r1, [r7, #8]
 8006a5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f003 0307 	and.w	r3, r3, #7
 8006a62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006a64:	69fb      	ldr	r3, [r7, #28]
 8006a66:	f1c3 0307 	rsb	r3, r3, #7
 8006a6a:	2b04      	cmp	r3, #4
 8006a6c:	bf28      	it	cs
 8006a6e:	2304      	movcs	r3, #4
 8006a70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006a72:	69fb      	ldr	r3, [r7, #28]
 8006a74:	3304      	adds	r3, #4
 8006a76:	2b06      	cmp	r3, #6
 8006a78:	d902      	bls.n	8006a80 <NVIC_EncodePriority+0x30>
 8006a7a:	69fb      	ldr	r3, [r7, #28]
 8006a7c:	3b03      	subs	r3, #3
 8006a7e:	e000      	b.n	8006a82 <NVIC_EncodePriority+0x32>
 8006a80:	2300      	movs	r3, #0
 8006a82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a84:	f04f 32ff 	mov.w	r2, #4294967295
 8006a88:	69bb      	ldr	r3, [r7, #24]
 8006a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a8e:	43da      	mvns	r2, r3
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	401a      	ands	r2, r3
 8006a94:	697b      	ldr	r3, [r7, #20]
 8006a96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006a98:	f04f 31ff 	mov.w	r1, #4294967295
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8006aa2:	43d9      	mvns	r1, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006aa8:	4313      	orrs	r3, r2
         );
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3724      	adds	r7, #36	; 0x24
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bc80      	pop	{r7}
 8006ab2:	4770      	bx	lr

08006ab4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b082      	sub	sp, #8
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006ac4:	d301      	bcc.n	8006aca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e00f      	b.n	8006aea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006aca:	4a0a      	ldr	r2, [pc, #40]	; (8006af4 <SysTick_Config+0x40>)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	3b01      	subs	r3, #1
 8006ad0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006ad2:	210f      	movs	r1, #15
 8006ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ad8:	f7ff ff90 	bl	80069fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006adc:	4b05      	ldr	r3, [pc, #20]	; (8006af4 <SysTick_Config+0x40>)
 8006ade:	2200      	movs	r2, #0
 8006ae0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006ae2:	4b04      	ldr	r3, [pc, #16]	; (8006af4 <SysTick_Config+0x40>)
 8006ae4:	2207      	movs	r2, #7
 8006ae6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006ae8:	2300      	movs	r3, #0
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3708      	adds	r7, #8
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}
 8006af2:	bf00      	nop
 8006af4:	e000e010 	.word	0xe000e010

08006af8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b082      	sub	sp, #8
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f7ff ff2d 	bl	8006960 <__NVIC_SetPriorityGrouping>
}
 8006b06:	bf00      	nop
 8006b08:	3708      	adds	r7, #8
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}

08006b0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006b0e:	b580      	push	{r7, lr}
 8006b10:	b086      	sub	sp, #24
 8006b12:	af00      	add	r7, sp, #0
 8006b14:	4603      	mov	r3, r0
 8006b16:	60b9      	str	r1, [r7, #8]
 8006b18:	607a      	str	r2, [r7, #4]
 8006b1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006b20:	f7ff ff42 	bl	80069a8 <__NVIC_GetPriorityGrouping>
 8006b24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006b26:	687a      	ldr	r2, [r7, #4]
 8006b28:	68b9      	ldr	r1, [r7, #8]
 8006b2a:	6978      	ldr	r0, [r7, #20]
 8006b2c:	f7ff ff90 	bl	8006a50 <NVIC_EncodePriority>
 8006b30:	4602      	mov	r2, r0
 8006b32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b36:	4611      	mov	r1, r2
 8006b38:	4618      	mov	r0, r3
 8006b3a:	f7ff ff5f 	bl	80069fc <__NVIC_SetPriority>
}
 8006b3e:	bf00      	nop
 8006b40:	3718      	adds	r7, #24
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}

08006b46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b46:	b580      	push	{r7, lr}
 8006b48:	b082      	sub	sp, #8
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b54:	4618      	mov	r0, r3
 8006b56:	f7ff ff35 	bl	80069c4 <__NVIC_EnableIRQ>
}
 8006b5a:	bf00      	nop
 8006b5c:	3708      	adds	r7, #8
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}

08006b62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006b62:	b580      	push	{r7, lr}
 8006b64:	b082      	sub	sp, #8
 8006b66:	af00      	add	r7, sp, #0
 8006b68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f7ff ffa2 	bl	8006ab4 <SysTick_Config>
 8006b70:	4603      	mov	r3, r0
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3708      	adds	r7, #8
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
	...

08006b7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b083      	sub	sp, #12
 8006b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b82:	4b0e      	ldr	r3, [pc, #56]	; (8006bbc <HAL_MspInit+0x40>)
 8006b84:	699b      	ldr	r3, [r3, #24]
 8006b86:	4a0d      	ldr	r2, [pc, #52]	; (8006bbc <HAL_MspInit+0x40>)
 8006b88:	f043 0301 	orr.w	r3, r3, #1
 8006b8c:	6193      	str	r3, [r2, #24]
 8006b8e:	4b0b      	ldr	r3, [pc, #44]	; (8006bbc <HAL_MspInit+0x40>)
 8006b90:	699b      	ldr	r3, [r3, #24]
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	607b      	str	r3, [r7, #4]
 8006b98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006b9a:	4b08      	ldr	r3, [pc, #32]	; (8006bbc <HAL_MspInit+0x40>)
 8006b9c:	69db      	ldr	r3, [r3, #28]
 8006b9e:	4a07      	ldr	r2, [pc, #28]	; (8006bbc <HAL_MspInit+0x40>)
 8006ba0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ba4:	61d3      	str	r3, [r2, #28]
 8006ba6:	4b05      	ldr	r3, [pc, #20]	; (8006bbc <HAL_MspInit+0x40>)
 8006ba8:	69db      	ldr	r3, [r3, #28]
 8006baa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bae:	603b      	str	r3, [r7, #0]
 8006bb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006bb2:	bf00      	nop
 8006bb4:	370c      	adds	r7, #12
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bc80      	pop	{r7}
 8006bba:	4770      	bx	lr
 8006bbc:	40021000 	.word	0x40021000

08006bc0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b08a      	sub	sp, #40	; 0x28
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006bc8:	f107 0314 	add.w	r3, r7, #20
 8006bcc:	2200      	movs	r2, #0
 8006bce:	601a      	str	r2, [r3, #0]
 8006bd0:	605a      	str	r2, [r3, #4]
 8006bd2:	609a      	str	r2, [r3, #8]
 8006bd4:	60da      	str	r2, [r3, #12]
 8006bd6:	611a      	str	r2, [r3, #16]
	  if(hadc->Instance==ADC1)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006be0:	d14c      	bne.n	8006c7c <HAL_ADC_MspInit+0xbc>
	  {
	  /* USER CODE BEGIN ADC1_MspInit 0 */

	  /* USER CODE END ADC1_MspInit 0 */
	    /* Peripheral clock enable */
	    __HAL_RCC_ADC12_CLK_ENABLE();
 8006be2:	4b28      	ldr	r3, [pc, #160]	; (8006c84 <HAL_ADC_MspInit+0xc4>)
 8006be4:	695b      	ldr	r3, [r3, #20]
 8006be6:	4a27      	ldr	r2, [pc, #156]	; (8006c84 <HAL_ADC_MspInit+0xc4>)
 8006be8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006bec:	6153      	str	r3, [r2, #20]
 8006bee:	4b25      	ldr	r3, [pc, #148]	; (8006c84 <HAL_ADC_MspInit+0xc4>)
 8006bf0:	695b      	ldr	r3, [r3, #20]
 8006bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bf6:	613b      	str	r3, [r7, #16]
 8006bf8:	693b      	ldr	r3, [r7, #16]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006bfa:	4b22      	ldr	r3, [pc, #136]	; (8006c84 <HAL_ADC_MspInit+0xc4>)
 8006bfc:	695b      	ldr	r3, [r3, #20]
 8006bfe:	4a21      	ldr	r2, [pc, #132]	; (8006c84 <HAL_ADC_MspInit+0xc4>)
 8006c00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c04:	6153      	str	r3, [r2, #20]
 8006c06:	4b1f      	ldr	r3, [pc, #124]	; (8006c84 <HAL_ADC_MspInit+0xc4>)
 8006c08:	695b      	ldr	r3, [r3, #20]
 8006c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c0e:	60fb      	str	r3, [r7, #12]
 8006c10:	68fb      	ldr	r3, [r7, #12]
	    /**ADC1 GPIO Configuration
	    PA0     ------> ADC1_IN1
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006c12:	2301      	movs	r3, #1
 8006c14:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006c16:	2303      	movs	r3, #3
 8006c18:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	61fb      	str	r3, [r7, #28]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c1e:	f107 0314 	add.w	r3, r7, #20
 8006c22:	4619      	mov	r1, r3
 8006c24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006c28:	f7fb ff4e 	bl	8002ac8 <HAL_GPIO_Init>

	    /* ADC1 DMA Init */
	    /* ADC1 Init */
	    hdma_adc1.Instance = DMA1_Channel1;
 8006c2c:	4b16      	ldr	r3, [pc, #88]	; (8006c88 <HAL_ADC_MspInit+0xc8>)
 8006c2e:	4a17      	ldr	r2, [pc, #92]	; (8006c8c <HAL_ADC_MspInit+0xcc>)
 8006c30:	601a      	str	r2, [r3, #0]
	    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006c32:	4b15      	ldr	r3, [pc, #84]	; (8006c88 <HAL_ADC_MspInit+0xc8>)
 8006c34:	2200      	movs	r2, #0
 8006c36:	605a      	str	r2, [r3, #4]
	    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006c38:	4b13      	ldr	r3, [pc, #76]	; (8006c88 <HAL_ADC_MspInit+0xc8>)
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	609a      	str	r2, [r3, #8]
	    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006c3e:	4b12      	ldr	r3, [pc, #72]	; (8006c88 <HAL_ADC_MspInit+0xc8>)
 8006c40:	2280      	movs	r2, #128	; 0x80
 8006c42:	60da      	str	r2, [r3, #12]
	    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006c44:	4b10      	ldr	r3, [pc, #64]	; (8006c88 <HAL_ADC_MspInit+0xc8>)
 8006c46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006c4a:	611a      	str	r2, [r3, #16]
	    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006c4c:	4b0e      	ldr	r3, [pc, #56]	; (8006c88 <HAL_ADC_MspInit+0xc8>)
 8006c4e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006c52:	615a      	str	r2, [r3, #20]
	    hdma_adc1.Init.Mode = DMA_NORMAL;
 8006c54:	4b0c      	ldr	r3, [pc, #48]	; (8006c88 <HAL_ADC_MspInit+0xc8>)
 8006c56:	2200      	movs	r2, #0
 8006c58:	619a      	str	r2, [r3, #24]
	    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8006c5a:	4b0b      	ldr	r3, [pc, #44]	; (8006c88 <HAL_ADC_MspInit+0xc8>)
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	61da      	str	r2, [r3, #28]
	    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006c60:	4809      	ldr	r0, [pc, #36]	; (8006c88 <HAL_ADC_MspInit+0xc8>)
 8006c62:	f7fc f901 	bl	8002e68 <HAL_DMA_Init>
 8006c66:	4603      	mov	r3, r0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d001      	beq.n	8006c70 <HAL_ADC_MspInit+0xb0>
	    {
	    	Msp_Error_Handler();
 8006c6c:	f000 f9ca 	bl	8007004 <Msp_Error_Handler>
	    }

	    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	4a05      	ldr	r2, [pc, #20]	; (8006c88 <HAL_ADC_MspInit+0xc8>)
 8006c74:	639a      	str	r2, [r3, #56]	; 0x38
 8006c76:	4a04      	ldr	r2, [pc, #16]	; (8006c88 <HAL_ADC_MspInit+0xc8>)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6253      	str	r3, [r2, #36]	; 0x24

	  /* USER CODE BEGIN ADC1_MspInit 1 */

	  /* USER CODE END ADC1_MspInit 1 */
	  }
}
 8006c7c:	bf00      	nop
 8006c7e:	3728      	adds	r7, #40	; 0x28
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}
 8006c84:	40021000 	.word	0x40021000
 8006c88:	200001ec 	.word	0x200001ec
 8006c8c:	40020008 	.word	0x40020008

08006c90 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b08a      	sub	sp, #40	; 0x28
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c98:	f107 0314 	add.w	r3, r7, #20
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	601a      	str	r2, [r3, #0]
 8006ca0:	605a      	str	r2, [r3, #4]
 8006ca2:	609a      	str	r2, [r3, #8]
 8006ca4:	60da      	str	r2, [r3, #12]
 8006ca6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a41      	ldr	r2, [pc, #260]	; (8006db4 <HAL_I2C_MspInit+0x124>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d17c      	bne.n	8006dac <HAL_I2C_MspInit+0x11c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006cb2:	4b41      	ldr	r3, [pc, #260]	; (8006db8 <HAL_I2C_MspInit+0x128>)
 8006cb4:	695b      	ldr	r3, [r3, #20]
 8006cb6:	4a40      	ldr	r2, [pc, #256]	; (8006db8 <HAL_I2C_MspInit+0x128>)
 8006cb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006cbc:	6153      	str	r3, [r2, #20]
 8006cbe:	4b3e      	ldr	r3, [pc, #248]	; (8006db8 <HAL_I2C_MspInit+0x128>)
 8006cc0:	695b      	ldr	r3, [r3, #20]
 8006cc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006cc6:	613b      	str	r3, [r7, #16]
 8006cc8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006cca:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006cce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006cd0:	2312      	movs	r3, #18
 8006cd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006cd8:	2303      	movs	r3, #3
 8006cda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006cdc:	2304      	movs	r3, #4
 8006cde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006ce0:	f107 0314 	add.w	r3, r7, #20
 8006ce4:	4619      	mov	r1, r3
 8006ce6:	4835      	ldr	r0, [pc, #212]	; (8006dbc <HAL_I2C_MspInit+0x12c>)
 8006ce8:	f7fb feee 	bl	8002ac8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006cec:	4b32      	ldr	r3, [pc, #200]	; (8006db8 <HAL_I2C_MspInit+0x128>)
 8006cee:	69db      	ldr	r3, [r3, #28]
 8006cf0:	4a31      	ldr	r2, [pc, #196]	; (8006db8 <HAL_I2C_MspInit+0x128>)
 8006cf2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006cf6:	61d3      	str	r3, [r2, #28]
 8006cf8:	4b2f      	ldr	r3, [pc, #188]	; (8006db8 <HAL_I2C_MspInit+0x128>)
 8006cfa:	69db      	ldr	r3, [r3, #28]
 8006cfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006d00:	60fb      	str	r3, [r7, #12]
 8006d02:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 8006d04:	4b2e      	ldr	r3, [pc, #184]	; (8006dc0 <HAL_I2C_MspInit+0x130>)
 8006d06:	4a2f      	ldr	r2, [pc, #188]	; (8006dc4 <HAL_I2C_MspInit+0x134>)
 8006d08:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006d0a:	4b2d      	ldr	r3, [pc, #180]	; (8006dc0 <HAL_I2C_MspInit+0x130>)
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006d10:	4b2b      	ldr	r3, [pc, #172]	; (8006dc0 <HAL_I2C_MspInit+0x130>)
 8006d12:	2200      	movs	r2, #0
 8006d14:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006d16:	4b2a      	ldr	r3, [pc, #168]	; (8006dc0 <HAL_I2C_MspInit+0x130>)
 8006d18:	2280      	movs	r2, #128	; 0x80
 8006d1a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006d1c:	4b28      	ldr	r3, [pc, #160]	; (8006dc0 <HAL_I2C_MspInit+0x130>)
 8006d1e:	2200      	movs	r2, #0
 8006d20:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006d22:	4b27      	ldr	r3, [pc, #156]	; (8006dc0 <HAL_I2C_MspInit+0x130>)
 8006d24:	2200      	movs	r2, #0
 8006d26:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8006d28:	4b25      	ldr	r3, [pc, #148]	; (8006dc0 <HAL_I2C_MspInit+0x130>)
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006d2e:	4b24      	ldr	r3, [pc, #144]	; (8006dc0 <HAL_I2C_MspInit+0x130>)
 8006d30:	2200      	movs	r2, #0
 8006d32:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8006d34:	4822      	ldr	r0, [pc, #136]	; (8006dc0 <HAL_I2C_MspInit+0x130>)
 8006d36:	f7fc f897 	bl	8002e68 <HAL_DMA_Init>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d001      	beq.n	8006d44 <HAL_I2C_MspInit+0xb4>
    {
    	Msp_Error_Handler();
 8006d40:	f000 f960 	bl	8007004 <Msp_Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	4a1e      	ldr	r2, [pc, #120]	; (8006dc0 <HAL_I2C_MspInit+0x130>)
 8006d48:	63da      	str	r2, [r3, #60]	; 0x3c
 8006d4a:	4a1d      	ldr	r2, [pc, #116]	; (8006dc0 <HAL_I2C_MspInit+0x130>)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8006d50:	4b1d      	ldr	r3, [pc, #116]	; (8006dc8 <HAL_I2C_MspInit+0x138>)
 8006d52:	4a1e      	ldr	r2, [pc, #120]	; (8006dcc <HAL_I2C_MspInit+0x13c>)
 8006d54:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006d56:	4b1c      	ldr	r3, [pc, #112]	; (8006dc8 <HAL_I2C_MspInit+0x138>)
 8006d58:	2210      	movs	r2, #16
 8006d5a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006d5c:	4b1a      	ldr	r3, [pc, #104]	; (8006dc8 <HAL_I2C_MspInit+0x138>)
 8006d5e:	2200      	movs	r2, #0
 8006d60:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006d62:	4b19      	ldr	r3, [pc, #100]	; (8006dc8 <HAL_I2C_MspInit+0x138>)
 8006d64:	2280      	movs	r2, #128	; 0x80
 8006d66:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006d68:	4b17      	ldr	r3, [pc, #92]	; (8006dc8 <HAL_I2C_MspInit+0x138>)
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006d6e:	4b16      	ldr	r3, [pc, #88]	; (8006dc8 <HAL_I2C_MspInit+0x138>)
 8006d70:	2200      	movs	r2, #0
 8006d72:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8006d74:	4b14      	ldr	r3, [pc, #80]	; (8006dc8 <HAL_I2C_MspInit+0x138>)
 8006d76:	2200      	movs	r2, #0
 8006d78:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006d7a:	4b13      	ldr	r3, [pc, #76]	; (8006dc8 <HAL_I2C_MspInit+0x138>)
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8006d80:	4811      	ldr	r0, [pc, #68]	; (8006dc8 <HAL_I2C_MspInit+0x138>)
 8006d82:	f7fc f871 	bl	8002e68 <HAL_DMA_Init>
 8006d86:	4603      	mov	r3, r0
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d001      	beq.n	8006d90 <HAL_I2C_MspInit+0x100>
    {
    	Msp_Error_Handler();
 8006d8c:	f000 f93a 	bl	8007004 <Msp_Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4a0d      	ldr	r2, [pc, #52]	; (8006dc8 <HAL_I2C_MspInit+0x138>)
 8006d94:	639a      	str	r2, [r3, #56]	; 0x38
 8006d96:	4a0c      	ldr	r2, [pc, #48]	; (8006dc8 <HAL_I2C_MspInit+0x138>)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	2100      	movs	r1, #0
 8006da0:	201f      	movs	r0, #31
 8006da2:	f7ff feb4 	bl	8006b0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8006da6:	201f      	movs	r0, #31
 8006da8:	f7ff fecd 	bl	8006b46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8006dac:	bf00      	nop
 8006dae:	3728      	adds	r7, #40	; 0x28
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}
 8006db4:	40005400 	.word	0x40005400
 8006db8:	40021000 	.word	0x40021000
 8006dbc:	48000400 	.word	0x48000400
 8006dc0:	200002ac 	.word	0x200002ac
 8006dc4:	40020080 	.word	0x40020080
 8006dc8:	200002f0 	.word	0x200002f0
 8006dcc:	4002006c 	.word	0x4002006c

08006dd0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b08a      	sub	sp, #40	; 0x28
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006dd8:	f107 0314 	add.w	r3, r7, #20
 8006ddc:	2200      	movs	r2, #0
 8006dde:	601a      	str	r2, [r3, #0]
 8006de0:	605a      	str	r2, [r3, #4]
 8006de2:	609a      	str	r2, [r3, #8]
 8006de4:	60da      	str	r2, [r3, #12]
 8006de6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4a1b      	ldr	r2, [pc, #108]	; (8006e5c <HAL_SPI_MspInit+0x8c>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d130      	bne.n	8006e54 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8006df2:	4b1b      	ldr	r3, [pc, #108]	; (8006e60 <HAL_SPI_MspInit+0x90>)
 8006df4:	69db      	ldr	r3, [r3, #28]
 8006df6:	4a1a      	ldr	r2, [pc, #104]	; (8006e60 <HAL_SPI_MspInit+0x90>)
 8006df8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006dfc:	61d3      	str	r3, [r2, #28]
 8006dfe:	4b18      	ldr	r3, [pc, #96]	; (8006e60 <HAL_SPI_MspInit+0x90>)
 8006e00:	69db      	ldr	r3, [r3, #28]
 8006e02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006e06:	613b      	str	r3, [r7, #16]
 8006e08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006e0a:	4b15      	ldr	r3, [pc, #84]	; (8006e60 <HAL_SPI_MspInit+0x90>)
 8006e0c:	695b      	ldr	r3, [r3, #20]
 8006e0e:	4a14      	ldr	r2, [pc, #80]	; (8006e60 <HAL_SPI_MspInit+0x90>)
 8006e10:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e14:	6153      	str	r3, [r2, #20]
 8006e16:	4b12      	ldr	r3, [pc, #72]	; (8006e60 <HAL_SPI_MspInit+0x90>)
 8006e18:	695b      	ldr	r3, [r3, #20]
 8006e1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006e1e:	60fb      	str	r3, [r7, #12]
 8006e20:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8006e22:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8006e26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e28:	2302      	movs	r3, #2
 8006e2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006e30:	2303      	movs	r3, #3
 8006e32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8006e34:	2306      	movs	r3, #6
 8006e36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006e38:	f107 0314 	add.w	r3, r7, #20
 8006e3c:	4619      	mov	r1, r3
 8006e3e:	4809      	ldr	r0, [pc, #36]	; (8006e64 <HAL_SPI_MspInit+0x94>)
 8006e40:	f7fb fe42 	bl	8002ac8 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8006e44:	2200      	movs	r2, #0
 8006e46:	2100      	movs	r1, #0
 8006e48:	2033      	movs	r0, #51	; 0x33
 8006e4a:	f7ff fe60 	bl	8006b0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8006e4e:	2033      	movs	r0, #51	; 0x33
 8006e50:	f7ff fe79 	bl	8006b46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8006e54:	bf00      	nop
 8006e56:	3728      	adds	r7, #40	; 0x28
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}
 8006e5c:	40003c00 	.word	0x40003c00
 8006e60:	40021000 	.word	0x40021000
 8006e64:	48000800 	.word	0x48000800

08006e68 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b08a      	sub	sp, #40	; 0x28
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e70:	f107 0314 	add.w	r3, r7, #20
 8006e74:	2200      	movs	r2, #0
 8006e76:	601a      	str	r2, [r3, #0]
 8006e78:	605a      	str	r2, [r3, #4]
 8006e7a:	609a      	str	r2, [r3, #8]
 8006e7c:	60da      	str	r2, [r3, #12]
 8006e7e:	611a      	str	r2, [r3, #16]
	if(htim_base->Instance==TIM3)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a1b      	ldr	r2, [pc, #108]	; (8006ef4 <HAL_TIM_Base_MspInit+0x8c>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d130      	bne.n	8006eec <HAL_TIM_Base_MspInit+0x84>
	{
		/* USER CODE BEGIN TIM3_MspInit 0 */

		/* USER CODE END TIM3_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_TIM3_CLK_ENABLE();
 8006e8a:	4b1b      	ldr	r3, [pc, #108]	; (8006ef8 <HAL_TIM_Base_MspInit+0x90>)
 8006e8c:	69db      	ldr	r3, [r3, #28]
 8006e8e:	4a1a      	ldr	r2, [pc, #104]	; (8006ef8 <HAL_TIM_Base_MspInit+0x90>)
 8006e90:	f043 0302 	orr.w	r3, r3, #2
 8006e94:	61d3      	str	r3, [r2, #28]
 8006e96:	4b18      	ldr	r3, [pc, #96]	; (8006ef8 <HAL_TIM_Base_MspInit+0x90>)
 8006e98:	69db      	ldr	r3, [r3, #28]
 8006e9a:	f003 0302 	and.w	r3, r3, #2
 8006e9e:	613b      	str	r3, [r7, #16]
 8006ea0:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8006ea2:	4b15      	ldr	r3, [pc, #84]	; (8006ef8 <HAL_TIM_Base_MspInit+0x90>)
 8006ea4:	695b      	ldr	r3, [r3, #20]
 8006ea6:	4a14      	ldr	r2, [pc, #80]	; (8006ef8 <HAL_TIM_Base_MspInit+0x90>)
 8006ea8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006eac:	6153      	str	r3, [r2, #20]
 8006eae:	4b12      	ldr	r3, [pc, #72]	; (8006ef8 <HAL_TIM_Base_MspInit+0x90>)
 8006eb0:	695b      	ldr	r3, [r3, #20]
 8006eb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006eb6:	60fb      	str	r3, [r7, #12]
 8006eb8:	68fb      	ldr	r3, [r7, #12]
		/**TIM3 GPIO Configuration
		PA6     ------> TIM3_CH1
		*/
		GPIO_InitStruct.Pin = GPIO_PIN_6;
 8006eba:	2340      	movs	r3, #64	; 0x40
 8006ebc:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ebe:	2302      	movs	r3, #2
 8006ec0:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006eca:	2302      	movs	r3, #2
 8006ecc:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006ece:	f107 0314 	add.w	r3, r7, #20
 8006ed2:	4619      	mov	r1, r3
 8006ed4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006ed8:	f7fb fdf6 	bl	8002ac8 <HAL_GPIO_Init>

		/* TIM3 interrupt Init */
		HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8006edc:	2200      	movs	r2, #0
 8006ede:	2100      	movs	r1, #0
 8006ee0:	201d      	movs	r0, #29
 8006ee2:	f7ff fe14 	bl	8006b0e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006ee6:	201d      	movs	r0, #29
 8006ee8:	f7ff fe2d 	bl	8006b46 <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN TIM3_MspInit 1 */

		/* USER CODE END TIM3_MspInit 1 */
	}

}
 8006eec:	bf00      	nop
 8006eee:	3728      	adds	r7, #40	; 0x28
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}
 8006ef4:	40000400 	.word	0x40000400
 8006ef8:	40021000 	.word	0x40021000

08006efc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b08c      	sub	sp, #48	; 0x30
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f04:	f107 031c 	add.w	r3, r7, #28
 8006f08:	2200      	movs	r2, #0
 8006f0a:	601a      	str	r2, [r3, #0]
 8006f0c:	605a      	str	r2, [r3, #4]
 8006f0e:	609a      	str	r2, [r3, #8]
 8006f10:	60da      	str	r2, [r3, #12]
 8006f12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a36      	ldr	r2, [pc, #216]	; (8006ff4 <HAL_UART_MspInit+0xf8>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d130      	bne.n	8006f80 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006f1e:	4b36      	ldr	r3, [pc, #216]	; (8006ff8 <HAL_UART_MspInit+0xfc>)
 8006f20:	699b      	ldr	r3, [r3, #24]
 8006f22:	4a35      	ldr	r2, [pc, #212]	; (8006ff8 <HAL_UART_MspInit+0xfc>)
 8006f24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006f28:	6193      	str	r3, [r2, #24]
 8006f2a:	4b33      	ldr	r3, [pc, #204]	; (8006ff8 <HAL_UART_MspInit+0xfc>)
 8006f2c:	699b      	ldr	r3, [r3, #24]
 8006f2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f32:	61bb      	str	r3, [r7, #24]
 8006f34:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006f36:	4b30      	ldr	r3, [pc, #192]	; (8006ff8 <HAL_UART_MspInit+0xfc>)
 8006f38:	695b      	ldr	r3, [r3, #20]
 8006f3a:	4a2f      	ldr	r2, [pc, #188]	; (8006ff8 <HAL_UART_MspInit+0xfc>)
 8006f3c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006f40:	6153      	str	r3, [r2, #20]
 8006f42:	4b2d      	ldr	r3, [pc, #180]	; (8006ff8 <HAL_UART_MspInit+0xfc>)
 8006f44:	695b      	ldr	r3, [r3, #20]
 8006f46:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006f4a:	617b      	str	r3, [r7, #20]
 8006f4c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006f4e:	2330      	movs	r3, #48	; 0x30
 8006f50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f52:	2302      	movs	r3, #2
 8006f54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f56:	2300      	movs	r3, #0
 8006f58:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006f5a:	2303      	movs	r3, #3
 8006f5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006f5e:	2307      	movs	r3, #7
 8006f60:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006f62:	f107 031c 	add.w	r3, r7, #28
 8006f66:	4619      	mov	r1, r3
 8006f68:	4824      	ldr	r0, [pc, #144]	; (8006ffc <HAL_UART_MspInit+0x100>)
 8006f6a:	f7fb fdad 	bl	8002ac8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8006f6e:	2200      	movs	r2, #0
 8006f70:	2100      	movs	r1, #0
 8006f72:	2025      	movs	r0, #37	; 0x25
 8006f74:	f7ff fdcb 	bl	8006b0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006f78:	2025      	movs	r0, #37	; 0x25
 8006f7a:	f7ff fde4 	bl	8006b46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8006f7e:	e035      	b.n	8006fec <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a1e      	ldr	r2, [pc, #120]	; (8007000 <HAL_UART_MspInit+0x104>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d130      	bne.n	8006fec <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006f8a:	4b1b      	ldr	r3, [pc, #108]	; (8006ff8 <HAL_UART_MspInit+0xfc>)
 8006f8c:	69db      	ldr	r3, [r3, #28]
 8006f8e:	4a1a      	ldr	r2, [pc, #104]	; (8006ff8 <HAL_UART_MspInit+0xfc>)
 8006f90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f94:	61d3      	str	r3, [r2, #28]
 8006f96:	4b18      	ldr	r3, [pc, #96]	; (8006ff8 <HAL_UART_MspInit+0xfc>)
 8006f98:	69db      	ldr	r3, [r3, #28]
 8006f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f9e:	613b      	str	r3, [r7, #16]
 8006fa0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006fa2:	4b15      	ldr	r3, [pc, #84]	; (8006ff8 <HAL_UART_MspInit+0xfc>)
 8006fa4:	695b      	ldr	r3, [r3, #20]
 8006fa6:	4a14      	ldr	r2, [pc, #80]	; (8006ff8 <HAL_UART_MspInit+0xfc>)
 8006fa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006fac:	6153      	str	r3, [r2, #20]
 8006fae:	4b12      	ldr	r3, [pc, #72]	; (8006ff8 <HAL_UART_MspInit+0xfc>)
 8006fb0:	695b      	ldr	r3, [r3, #20]
 8006fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fb6:	60fb      	str	r3, [r7, #12]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8006fba:	230c      	movs	r3, #12
 8006fbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fbe:	2302      	movs	r3, #2
 8006fc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006fc6:	2303      	movs	r3, #3
 8006fc8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006fca:	2307      	movs	r3, #7
 8006fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fce:	f107 031c 	add.w	r3, r7, #28
 8006fd2:	4619      	mov	r1, r3
 8006fd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006fd8:	f7fb fd76 	bl	8002ac8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006fdc:	2200      	movs	r2, #0
 8006fde:	2100      	movs	r1, #0
 8006fe0:	2026      	movs	r0, #38	; 0x26
 8006fe2:	f7ff fd94 	bl	8006b0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006fe6:	2026      	movs	r0, #38	; 0x26
 8006fe8:	f7ff fdad 	bl	8006b46 <HAL_NVIC_EnableIRQ>
}
 8006fec:	bf00      	nop
 8006fee:	3730      	adds	r7, #48	; 0x30
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	40013800 	.word	0x40013800
 8006ff8:	40021000 	.word	0x40021000
 8006ffc:	48000800 	.word	0x48000800
 8007000:	40004400 	.word	0x40004400

08007004 <Msp_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
static void Msp_Error_Handler(void)
{
 8007004:	b480      	push	{r7}
 8007006:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007008:	b672      	cpsid	i
}
 800700a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800700c:	e7fe      	b.n	800700c <Msp_Error_Handler+0x8>
	...

08007010 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8007016:	af00      	add	r7, sp, #0
 8007018:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800701c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007020:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007022:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007026:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d102      	bne.n	8007036 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8007030:	2301      	movs	r3, #1
 8007032:	f001 b83a 	b.w	80080aa <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007036:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800703a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f003 0301 	and.w	r3, r3, #1
 8007046:	2b00      	cmp	r3, #0
 8007048:	f000 816f 	beq.w	800732a <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800704c:	4bb5      	ldr	r3, [pc, #724]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	f003 030c 	and.w	r3, r3, #12
 8007054:	2b04      	cmp	r3, #4
 8007056:	d00c      	beq.n	8007072 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007058:	4bb2      	ldr	r3, [pc, #712]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	f003 030c 	and.w	r3, r3, #12
 8007060:	2b08      	cmp	r3, #8
 8007062:	d15c      	bne.n	800711e <HAL_RCC_OscConfig+0x10e>
 8007064:	4baf      	ldr	r3, [pc, #700]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800706c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007070:	d155      	bne.n	800711e <HAL_RCC_OscConfig+0x10e>
 8007072:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007076:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800707a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800707e:	fa93 f3a3 	rbit	r3, r3
 8007082:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007086:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800708a:	fab3 f383 	clz	r3, r3
 800708e:	b2db      	uxtb	r3, r3
 8007090:	095b      	lsrs	r3, r3, #5
 8007092:	b2db      	uxtb	r3, r3
 8007094:	f043 0301 	orr.w	r3, r3, #1
 8007098:	b2db      	uxtb	r3, r3
 800709a:	2b01      	cmp	r3, #1
 800709c:	d102      	bne.n	80070a4 <HAL_RCC_OscConfig+0x94>
 800709e:	4ba1      	ldr	r3, [pc, #644]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	e015      	b.n	80070d0 <HAL_RCC_OscConfig+0xc0>
 80070a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80070a8:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070ac:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80070b0:	fa93 f3a3 	rbit	r3, r3
 80070b4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80070b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80070bc:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80070c0:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80070c4:	fa93 f3a3 	rbit	r3, r3
 80070c8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80070cc:	4b95      	ldr	r3, [pc, #596]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 80070ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80070d4:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80070d8:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80070dc:	fa92 f2a2 	rbit	r2, r2
 80070e0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80070e4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80070e8:	fab2 f282 	clz	r2, r2
 80070ec:	b2d2      	uxtb	r2, r2
 80070ee:	f042 0220 	orr.w	r2, r2, #32
 80070f2:	b2d2      	uxtb	r2, r2
 80070f4:	f002 021f 	and.w	r2, r2, #31
 80070f8:	2101      	movs	r1, #1
 80070fa:	fa01 f202 	lsl.w	r2, r1, r2
 80070fe:	4013      	ands	r3, r2
 8007100:	2b00      	cmp	r3, #0
 8007102:	f000 8111 	beq.w	8007328 <HAL_RCC_OscConfig+0x318>
 8007106:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800710a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	2b00      	cmp	r3, #0
 8007114:	f040 8108 	bne.w	8007328 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8007118:	2301      	movs	r3, #1
 800711a:	f000 bfc6 	b.w	80080aa <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800711e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007122:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800712e:	d106      	bne.n	800713e <HAL_RCC_OscConfig+0x12e>
 8007130:	4b7c      	ldr	r3, [pc, #496]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a7b      	ldr	r2, [pc, #492]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 8007136:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800713a:	6013      	str	r3, [r2, #0]
 800713c:	e036      	b.n	80071ac <HAL_RCC_OscConfig+0x19c>
 800713e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007142:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d10c      	bne.n	8007168 <HAL_RCC_OscConfig+0x158>
 800714e:	4b75      	ldr	r3, [pc, #468]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a74      	ldr	r2, [pc, #464]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 8007154:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007158:	6013      	str	r3, [r2, #0]
 800715a:	4b72      	ldr	r3, [pc, #456]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a71      	ldr	r2, [pc, #452]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 8007160:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007164:	6013      	str	r3, [r2, #0]
 8007166:	e021      	b.n	80071ac <HAL_RCC_OscConfig+0x19c>
 8007168:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800716c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007178:	d10c      	bne.n	8007194 <HAL_RCC_OscConfig+0x184>
 800717a:	4b6a      	ldr	r3, [pc, #424]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a69      	ldr	r2, [pc, #420]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 8007180:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007184:	6013      	str	r3, [r2, #0]
 8007186:	4b67      	ldr	r3, [pc, #412]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a66      	ldr	r2, [pc, #408]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 800718c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007190:	6013      	str	r3, [r2, #0]
 8007192:	e00b      	b.n	80071ac <HAL_RCC_OscConfig+0x19c>
 8007194:	4b63      	ldr	r3, [pc, #396]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a62      	ldr	r2, [pc, #392]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 800719a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800719e:	6013      	str	r3, [r2, #0]
 80071a0:	4b60      	ldr	r3, [pc, #384]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4a5f      	ldr	r2, [pc, #380]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 80071a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80071aa:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80071ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80071b0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d059      	beq.n	8007270 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071bc:	f7ff fbc6 	bl	800694c <HAL_GetTick>
 80071c0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071c4:	e00a      	b.n	80071dc <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80071c6:	f7ff fbc1 	bl	800694c <HAL_GetTick>
 80071ca:	4602      	mov	r2, r0
 80071cc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80071d0:	1ad3      	subs	r3, r2, r3
 80071d2:	2b64      	cmp	r3, #100	; 0x64
 80071d4:	d902      	bls.n	80071dc <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80071d6:	2303      	movs	r3, #3
 80071d8:	f000 bf67 	b.w	80080aa <HAL_RCC_OscConfig+0x109a>
 80071dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80071e0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071e4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80071e8:	fa93 f3a3 	rbit	r3, r3
 80071ec:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80071f0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071f4:	fab3 f383 	clz	r3, r3
 80071f8:	b2db      	uxtb	r3, r3
 80071fa:	095b      	lsrs	r3, r3, #5
 80071fc:	b2db      	uxtb	r3, r3
 80071fe:	f043 0301 	orr.w	r3, r3, #1
 8007202:	b2db      	uxtb	r3, r3
 8007204:	2b01      	cmp	r3, #1
 8007206:	d102      	bne.n	800720e <HAL_RCC_OscConfig+0x1fe>
 8007208:	4b46      	ldr	r3, [pc, #280]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	e015      	b.n	800723a <HAL_RCC_OscConfig+0x22a>
 800720e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007212:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007216:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800721a:	fa93 f3a3 	rbit	r3, r3
 800721e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8007222:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007226:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800722a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800722e:	fa93 f3a3 	rbit	r3, r3
 8007232:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8007236:	4b3b      	ldr	r3, [pc, #236]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 8007238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800723a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800723e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8007242:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8007246:	fa92 f2a2 	rbit	r2, r2
 800724a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800724e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8007252:	fab2 f282 	clz	r2, r2
 8007256:	b2d2      	uxtb	r2, r2
 8007258:	f042 0220 	orr.w	r2, r2, #32
 800725c:	b2d2      	uxtb	r2, r2
 800725e:	f002 021f 	and.w	r2, r2, #31
 8007262:	2101      	movs	r1, #1
 8007264:	fa01 f202 	lsl.w	r2, r1, r2
 8007268:	4013      	ands	r3, r2
 800726a:	2b00      	cmp	r3, #0
 800726c:	d0ab      	beq.n	80071c6 <HAL_RCC_OscConfig+0x1b6>
 800726e:	e05c      	b.n	800732a <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007270:	f7ff fb6c 	bl	800694c <HAL_GetTick>
 8007274:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007278:	e00a      	b.n	8007290 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800727a:	f7ff fb67 	bl	800694c <HAL_GetTick>
 800727e:	4602      	mov	r2, r0
 8007280:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007284:	1ad3      	subs	r3, r2, r3
 8007286:	2b64      	cmp	r3, #100	; 0x64
 8007288:	d902      	bls.n	8007290 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 800728a:	2303      	movs	r3, #3
 800728c:	f000 bf0d 	b.w	80080aa <HAL_RCC_OscConfig+0x109a>
 8007290:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007294:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007298:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800729c:	fa93 f3a3 	rbit	r3, r3
 80072a0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80072a4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072a8:	fab3 f383 	clz	r3, r3
 80072ac:	b2db      	uxtb	r3, r3
 80072ae:	095b      	lsrs	r3, r3, #5
 80072b0:	b2db      	uxtb	r3, r3
 80072b2:	f043 0301 	orr.w	r3, r3, #1
 80072b6:	b2db      	uxtb	r3, r3
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d102      	bne.n	80072c2 <HAL_RCC_OscConfig+0x2b2>
 80072bc:	4b19      	ldr	r3, [pc, #100]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	e015      	b.n	80072ee <HAL_RCC_OscConfig+0x2de>
 80072c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80072c6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072ca:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80072ce:	fa93 f3a3 	rbit	r3, r3
 80072d2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80072d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80072da:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80072de:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80072e2:	fa93 f3a3 	rbit	r3, r3
 80072e6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80072ea:	4b0e      	ldr	r3, [pc, #56]	; (8007324 <HAL_RCC_OscConfig+0x314>)
 80072ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80072f2:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80072f6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80072fa:	fa92 f2a2 	rbit	r2, r2
 80072fe:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8007302:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8007306:	fab2 f282 	clz	r2, r2
 800730a:	b2d2      	uxtb	r2, r2
 800730c:	f042 0220 	orr.w	r2, r2, #32
 8007310:	b2d2      	uxtb	r2, r2
 8007312:	f002 021f 	and.w	r2, r2, #31
 8007316:	2101      	movs	r1, #1
 8007318:	fa01 f202 	lsl.w	r2, r1, r2
 800731c:	4013      	ands	r3, r2
 800731e:	2b00      	cmp	r3, #0
 8007320:	d1ab      	bne.n	800727a <HAL_RCC_OscConfig+0x26a>
 8007322:	e002      	b.n	800732a <HAL_RCC_OscConfig+0x31a>
 8007324:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007328:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800732a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800732e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f003 0302 	and.w	r3, r3, #2
 800733a:	2b00      	cmp	r3, #0
 800733c:	f000 817f 	beq.w	800763e <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8007340:	4ba7      	ldr	r3, [pc, #668]	; (80075e0 <HAL_RCC_OscConfig+0x5d0>)
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	f003 030c 	and.w	r3, r3, #12
 8007348:	2b00      	cmp	r3, #0
 800734a:	d00c      	beq.n	8007366 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800734c:	4ba4      	ldr	r3, [pc, #656]	; (80075e0 <HAL_RCC_OscConfig+0x5d0>)
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	f003 030c 	and.w	r3, r3, #12
 8007354:	2b08      	cmp	r3, #8
 8007356:	d173      	bne.n	8007440 <HAL_RCC_OscConfig+0x430>
 8007358:	4ba1      	ldr	r3, [pc, #644]	; (80075e0 <HAL_RCC_OscConfig+0x5d0>)
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8007360:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007364:	d16c      	bne.n	8007440 <HAL_RCC_OscConfig+0x430>
 8007366:	2302      	movs	r3, #2
 8007368:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800736c:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8007370:	fa93 f3a3 	rbit	r3, r3
 8007374:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8007378:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800737c:	fab3 f383 	clz	r3, r3
 8007380:	b2db      	uxtb	r3, r3
 8007382:	095b      	lsrs	r3, r3, #5
 8007384:	b2db      	uxtb	r3, r3
 8007386:	f043 0301 	orr.w	r3, r3, #1
 800738a:	b2db      	uxtb	r3, r3
 800738c:	2b01      	cmp	r3, #1
 800738e:	d102      	bne.n	8007396 <HAL_RCC_OscConfig+0x386>
 8007390:	4b93      	ldr	r3, [pc, #588]	; (80075e0 <HAL_RCC_OscConfig+0x5d0>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	e013      	b.n	80073be <HAL_RCC_OscConfig+0x3ae>
 8007396:	2302      	movs	r3, #2
 8007398:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800739c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80073a0:	fa93 f3a3 	rbit	r3, r3
 80073a4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80073a8:	2302      	movs	r3, #2
 80073aa:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80073ae:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80073b2:	fa93 f3a3 	rbit	r3, r3
 80073b6:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80073ba:	4b89      	ldr	r3, [pc, #548]	; (80075e0 <HAL_RCC_OscConfig+0x5d0>)
 80073bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073be:	2202      	movs	r2, #2
 80073c0:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80073c4:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80073c8:	fa92 f2a2 	rbit	r2, r2
 80073cc:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80073d0:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80073d4:	fab2 f282 	clz	r2, r2
 80073d8:	b2d2      	uxtb	r2, r2
 80073da:	f042 0220 	orr.w	r2, r2, #32
 80073de:	b2d2      	uxtb	r2, r2
 80073e0:	f002 021f 	and.w	r2, r2, #31
 80073e4:	2101      	movs	r1, #1
 80073e6:	fa01 f202 	lsl.w	r2, r1, r2
 80073ea:	4013      	ands	r3, r2
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d00a      	beq.n	8007406 <HAL_RCC_OscConfig+0x3f6>
 80073f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80073f4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	d002      	beq.n	8007406 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8007400:	2301      	movs	r3, #1
 8007402:	f000 be52 	b.w	80080aa <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007406:	4b76      	ldr	r3, [pc, #472]	; (80075e0 <HAL_RCC_OscConfig+0x5d0>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800740e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007412:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	691b      	ldr	r3, [r3, #16]
 800741a:	21f8      	movs	r1, #248	; 0xf8
 800741c:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007420:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8007424:	fa91 f1a1 	rbit	r1, r1
 8007428:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 800742c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8007430:	fab1 f181 	clz	r1, r1
 8007434:	b2c9      	uxtb	r1, r1
 8007436:	408b      	lsls	r3, r1
 8007438:	4969      	ldr	r1, [pc, #420]	; (80075e0 <HAL_RCC_OscConfig+0x5d0>)
 800743a:	4313      	orrs	r3, r2
 800743c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800743e:	e0fe      	b.n	800763e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007440:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007444:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	68db      	ldr	r3, [r3, #12]
 800744c:	2b00      	cmp	r3, #0
 800744e:	f000 8088 	beq.w	8007562 <HAL_RCC_OscConfig+0x552>
 8007452:	2301      	movs	r3, #1
 8007454:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007458:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800745c:	fa93 f3a3 	rbit	r3, r3
 8007460:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8007464:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007468:	fab3 f383 	clz	r3, r3
 800746c:	b2db      	uxtb	r3, r3
 800746e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007472:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007476:	009b      	lsls	r3, r3, #2
 8007478:	461a      	mov	r2, r3
 800747a:	2301      	movs	r3, #1
 800747c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800747e:	f7ff fa65 	bl	800694c <HAL_GetTick>
 8007482:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007486:	e00a      	b.n	800749e <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007488:	f7ff fa60 	bl	800694c <HAL_GetTick>
 800748c:	4602      	mov	r2, r0
 800748e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007492:	1ad3      	subs	r3, r2, r3
 8007494:	2b02      	cmp	r3, #2
 8007496:	d902      	bls.n	800749e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8007498:	2303      	movs	r3, #3
 800749a:	f000 be06 	b.w	80080aa <HAL_RCC_OscConfig+0x109a>
 800749e:	2302      	movs	r3, #2
 80074a0:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074a4:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80074a8:	fa93 f3a3 	rbit	r3, r3
 80074ac:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80074b0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074b4:	fab3 f383 	clz	r3, r3
 80074b8:	b2db      	uxtb	r3, r3
 80074ba:	095b      	lsrs	r3, r3, #5
 80074bc:	b2db      	uxtb	r3, r3
 80074be:	f043 0301 	orr.w	r3, r3, #1
 80074c2:	b2db      	uxtb	r3, r3
 80074c4:	2b01      	cmp	r3, #1
 80074c6:	d102      	bne.n	80074ce <HAL_RCC_OscConfig+0x4be>
 80074c8:	4b45      	ldr	r3, [pc, #276]	; (80075e0 <HAL_RCC_OscConfig+0x5d0>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	e013      	b.n	80074f6 <HAL_RCC_OscConfig+0x4e6>
 80074ce:	2302      	movs	r3, #2
 80074d0:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074d4:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80074d8:	fa93 f3a3 	rbit	r3, r3
 80074dc:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80074e0:	2302      	movs	r3, #2
 80074e2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80074e6:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80074ea:	fa93 f3a3 	rbit	r3, r3
 80074ee:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80074f2:	4b3b      	ldr	r3, [pc, #236]	; (80075e0 <HAL_RCC_OscConfig+0x5d0>)
 80074f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f6:	2202      	movs	r2, #2
 80074f8:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80074fc:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8007500:	fa92 f2a2 	rbit	r2, r2
 8007504:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8007508:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800750c:	fab2 f282 	clz	r2, r2
 8007510:	b2d2      	uxtb	r2, r2
 8007512:	f042 0220 	orr.w	r2, r2, #32
 8007516:	b2d2      	uxtb	r2, r2
 8007518:	f002 021f 	and.w	r2, r2, #31
 800751c:	2101      	movs	r1, #1
 800751e:	fa01 f202 	lsl.w	r2, r1, r2
 8007522:	4013      	ands	r3, r2
 8007524:	2b00      	cmp	r3, #0
 8007526:	d0af      	beq.n	8007488 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007528:	4b2d      	ldr	r3, [pc, #180]	; (80075e0 <HAL_RCC_OscConfig+0x5d0>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007530:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007534:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	691b      	ldr	r3, [r3, #16]
 800753c:	21f8      	movs	r1, #248	; 0xf8
 800753e:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007542:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8007546:	fa91 f1a1 	rbit	r1, r1
 800754a:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 800754e:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8007552:	fab1 f181 	clz	r1, r1
 8007556:	b2c9      	uxtb	r1, r1
 8007558:	408b      	lsls	r3, r1
 800755a:	4921      	ldr	r1, [pc, #132]	; (80075e0 <HAL_RCC_OscConfig+0x5d0>)
 800755c:	4313      	orrs	r3, r2
 800755e:	600b      	str	r3, [r1, #0]
 8007560:	e06d      	b.n	800763e <HAL_RCC_OscConfig+0x62e>
 8007562:	2301      	movs	r3, #1
 8007564:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007568:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800756c:	fa93 f3a3 	rbit	r3, r3
 8007570:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8007574:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007578:	fab3 f383 	clz	r3, r3
 800757c:	b2db      	uxtb	r3, r3
 800757e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007582:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007586:	009b      	lsls	r3, r3, #2
 8007588:	461a      	mov	r2, r3
 800758a:	2300      	movs	r3, #0
 800758c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800758e:	f7ff f9dd 	bl	800694c <HAL_GetTick>
 8007592:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007596:	e00a      	b.n	80075ae <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007598:	f7ff f9d8 	bl	800694c <HAL_GetTick>
 800759c:	4602      	mov	r2, r0
 800759e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80075a2:	1ad3      	subs	r3, r2, r3
 80075a4:	2b02      	cmp	r3, #2
 80075a6:	d902      	bls.n	80075ae <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 80075a8:	2303      	movs	r3, #3
 80075aa:	f000 bd7e 	b.w	80080aa <HAL_RCC_OscConfig+0x109a>
 80075ae:	2302      	movs	r3, #2
 80075b0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075b4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80075b8:	fa93 f3a3 	rbit	r3, r3
 80075bc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80075c0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80075c4:	fab3 f383 	clz	r3, r3
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	095b      	lsrs	r3, r3, #5
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	f043 0301 	orr.w	r3, r3, #1
 80075d2:	b2db      	uxtb	r3, r3
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	d105      	bne.n	80075e4 <HAL_RCC_OscConfig+0x5d4>
 80075d8:	4b01      	ldr	r3, [pc, #4]	; (80075e0 <HAL_RCC_OscConfig+0x5d0>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	e016      	b.n	800760c <HAL_RCC_OscConfig+0x5fc>
 80075de:	bf00      	nop
 80075e0:	40021000 	.word	0x40021000
 80075e4:	2302      	movs	r3, #2
 80075e6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80075ee:	fa93 f3a3 	rbit	r3, r3
 80075f2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80075f6:	2302      	movs	r3, #2
 80075f8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80075fc:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8007600:	fa93 f3a3 	rbit	r3, r3
 8007604:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8007608:	4bbf      	ldr	r3, [pc, #764]	; (8007908 <HAL_RCC_OscConfig+0x8f8>)
 800760a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800760c:	2202      	movs	r2, #2
 800760e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8007612:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8007616:	fa92 f2a2 	rbit	r2, r2
 800761a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 800761e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8007622:	fab2 f282 	clz	r2, r2
 8007626:	b2d2      	uxtb	r2, r2
 8007628:	f042 0220 	orr.w	r2, r2, #32
 800762c:	b2d2      	uxtb	r2, r2
 800762e:	f002 021f 	and.w	r2, r2, #31
 8007632:	2101      	movs	r1, #1
 8007634:	fa01 f202 	lsl.w	r2, r1, r2
 8007638:	4013      	ands	r3, r2
 800763a:	2b00      	cmp	r3, #0
 800763c:	d1ac      	bne.n	8007598 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800763e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007642:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f003 0308 	and.w	r3, r3, #8
 800764e:	2b00      	cmp	r3, #0
 8007650:	f000 8113 	beq.w	800787a <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007654:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007658:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	695b      	ldr	r3, [r3, #20]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d07c      	beq.n	800775e <HAL_RCC_OscConfig+0x74e>
 8007664:	2301      	movs	r3, #1
 8007666:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800766a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800766e:	fa93 f3a3 	rbit	r3, r3
 8007672:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8007676:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800767a:	fab3 f383 	clz	r3, r3
 800767e:	b2db      	uxtb	r3, r3
 8007680:	461a      	mov	r2, r3
 8007682:	4ba2      	ldr	r3, [pc, #648]	; (800790c <HAL_RCC_OscConfig+0x8fc>)
 8007684:	4413      	add	r3, r2
 8007686:	009b      	lsls	r3, r3, #2
 8007688:	461a      	mov	r2, r3
 800768a:	2301      	movs	r3, #1
 800768c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800768e:	f7ff f95d 	bl	800694c <HAL_GetTick>
 8007692:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007696:	e00a      	b.n	80076ae <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007698:	f7ff f958 	bl	800694c <HAL_GetTick>
 800769c:	4602      	mov	r2, r0
 800769e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80076a2:	1ad3      	subs	r3, r2, r3
 80076a4:	2b02      	cmp	r3, #2
 80076a6:	d902      	bls.n	80076ae <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80076a8:	2303      	movs	r3, #3
 80076aa:	f000 bcfe 	b.w	80080aa <HAL_RCC_OscConfig+0x109a>
 80076ae:	2302      	movs	r3, #2
 80076b0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80076b8:	fa93 f2a3 	rbit	r2, r3
 80076bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80076c0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80076c4:	601a      	str	r2, [r3, #0]
 80076c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80076ca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80076ce:	2202      	movs	r2, #2
 80076d0:	601a      	str	r2, [r3, #0]
 80076d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80076d6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	fa93 f2a3 	rbit	r2, r3
 80076e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80076e4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80076e8:	601a      	str	r2, [r3, #0]
 80076ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80076ee:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80076f2:	2202      	movs	r2, #2
 80076f4:	601a      	str	r2, [r3, #0]
 80076f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80076fa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	fa93 f2a3 	rbit	r2, r3
 8007704:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007708:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800770c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800770e:	4b7e      	ldr	r3, [pc, #504]	; (8007908 <HAL_RCC_OscConfig+0x8f8>)
 8007710:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007712:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007716:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800771a:	2102      	movs	r1, #2
 800771c:	6019      	str	r1, [r3, #0]
 800771e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007722:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	fa93 f1a3 	rbit	r1, r3
 800772c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007730:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8007734:	6019      	str	r1, [r3, #0]
  return result;
 8007736:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800773a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	fab3 f383 	clz	r3, r3
 8007744:	b2db      	uxtb	r3, r3
 8007746:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800774a:	b2db      	uxtb	r3, r3
 800774c:	f003 031f 	and.w	r3, r3, #31
 8007750:	2101      	movs	r1, #1
 8007752:	fa01 f303 	lsl.w	r3, r1, r3
 8007756:	4013      	ands	r3, r2
 8007758:	2b00      	cmp	r3, #0
 800775a:	d09d      	beq.n	8007698 <HAL_RCC_OscConfig+0x688>
 800775c:	e08d      	b.n	800787a <HAL_RCC_OscConfig+0x86a>
 800775e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007762:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8007766:	2201      	movs	r2, #1
 8007768:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800776a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800776e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	fa93 f2a3 	rbit	r2, r3
 8007778:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800777c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8007780:	601a      	str	r2, [r3, #0]
  return result;
 8007782:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007786:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800778a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800778c:	fab3 f383 	clz	r3, r3
 8007790:	b2db      	uxtb	r3, r3
 8007792:	461a      	mov	r2, r3
 8007794:	4b5d      	ldr	r3, [pc, #372]	; (800790c <HAL_RCC_OscConfig+0x8fc>)
 8007796:	4413      	add	r3, r2
 8007798:	009b      	lsls	r3, r3, #2
 800779a:	461a      	mov	r2, r3
 800779c:	2300      	movs	r3, #0
 800779e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80077a0:	f7ff f8d4 	bl	800694c <HAL_GetTick>
 80077a4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80077a8:	e00a      	b.n	80077c0 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80077aa:	f7ff f8cf 	bl	800694c <HAL_GetTick>
 80077ae:	4602      	mov	r2, r0
 80077b0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80077b4:	1ad3      	subs	r3, r2, r3
 80077b6:	2b02      	cmp	r3, #2
 80077b8:	d902      	bls.n	80077c0 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80077ba:	2303      	movs	r3, #3
 80077bc:	f000 bc75 	b.w	80080aa <HAL_RCC_OscConfig+0x109a>
 80077c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80077c4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80077c8:	2202      	movs	r2, #2
 80077ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80077d0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	fa93 f2a3 	rbit	r2, r3
 80077da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80077de:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80077e2:	601a      	str	r2, [r3, #0]
 80077e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80077e8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80077ec:	2202      	movs	r2, #2
 80077ee:	601a      	str	r2, [r3, #0]
 80077f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80077f4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	fa93 f2a3 	rbit	r2, r3
 80077fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007802:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007806:	601a      	str	r2, [r3, #0]
 8007808:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800780c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8007810:	2202      	movs	r2, #2
 8007812:	601a      	str	r2, [r3, #0]
 8007814:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007818:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	fa93 f2a3 	rbit	r2, r3
 8007822:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007826:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800782a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800782c:	4b36      	ldr	r3, [pc, #216]	; (8007908 <HAL_RCC_OscConfig+0x8f8>)
 800782e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007830:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007834:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8007838:	2102      	movs	r1, #2
 800783a:	6019      	str	r1, [r3, #0]
 800783c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007840:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	fa93 f1a3 	rbit	r1, r3
 800784a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800784e:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8007852:	6019      	str	r1, [r3, #0]
  return result;
 8007854:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007858:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	fab3 f383 	clz	r3, r3
 8007862:	b2db      	uxtb	r3, r3
 8007864:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007868:	b2db      	uxtb	r3, r3
 800786a:	f003 031f 	and.w	r3, r3, #31
 800786e:	2101      	movs	r1, #1
 8007870:	fa01 f303 	lsl.w	r3, r1, r3
 8007874:	4013      	ands	r3, r2
 8007876:	2b00      	cmp	r3, #0
 8007878:	d197      	bne.n	80077aa <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800787a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800787e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f003 0304 	and.w	r3, r3, #4
 800788a:	2b00      	cmp	r3, #0
 800788c:	f000 81a5 	beq.w	8007bda <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007890:	2300      	movs	r3, #0
 8007892:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007896:	4b1c      	ldr	r3, [pc, #112]	; (8007908 <HAL_RCC_OscConfig+0x8f8>)
 8007898:	69db      	ldr	r3, [r3, #28]
 800789a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d116      	bne.n	80078d0 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80078a2:	4b19      	ldr	r3, [pc, #100]	; (8007908 <HAL_RCC_OscConfig+0x8f8>)
 80078a4:	69db      	ldr	r3, [r3, #28]
 80078a6:	4a18      	ldr	r2, [pc, #96]	; (8007908 <HAL_RCC_OscConfig+0x8f8>)
 80078a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078ac:	61d3      	str	r3, [r2, #28]
 80078ae:	4b16      	ldr	r3, [pc, #88]	; (8007908 <HAL_RCC_OscConfig+0x8f8>)
 80078b0:	69db      	ldr	r3, [r3, #28]
 80078b2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80078b6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80078ba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80078be:	601a      	str	r2, [r3, #0]
 80078c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80078c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80078c8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80078ca:	2301      	movs	r3, #1
 80078cc:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078d0:	4b0f      	ldr	r3, [pc, #60]	; (8007910 <HAL_RCC_OscConfig+0x900>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d121      	bne.n	8007920 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80078dc:	4b0c      	ldr	r3, [pc, #48]	; (8007910 <HAL_RCC_OscConfig+0x900>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a0b      	ldr	r2, [pc, #44]	; (8007910 <HAL_RCC_OscConfig+0x900>)
 80078e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80078e6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80078e8:	f7ff f830 	bl	800694c <HAL_GetTick>
 80078ec:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078f0:	e010      	b.n	8007914 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078f2:	f7ff f82b 	bl	800694c <HAL_GetTick>
 80078f6:	4602      	mov	r2, r0
 80078f8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80078fc:	1ad3      	subs	r3, r2, r3
 80078fe:	2b64      	cmp	r3, #100	; 0x64
 8007900:	d908      	bls.n	8007914 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8007902:	2303      	movs	r3, #3
 8007904:	e3d1      	b.n	80080aa <HAL_RCC_OscConfig+0x109a>
 8007906:	bf00      	nop
 8007908:	40021000 	.word	0x40021000
 800790c:	10908120 	.word	0x10908120
 8007910:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007914:	4b8d      	ldr	r3, [pc, #564]	; (8007b4c <HAL_RCC_OscConfig+0xb3c>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800791c:	2b00      	cmp	r3, #0
 800791e:	d0e8      	beq.n	80078f2 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007920:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007924:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	689b      	ldr	r3, [r3, #8]
 800792c:	2b01      	cmp	r3, #1
 800792e:	d106      	bne.n	800793e <HAL_RCC_OscConfig+0x92e>
 8007930:	4b87      	ldr	r3, [pc, #540]	; (8007b50 <HAL_RCC_OscConfig+0xb40>)
 8007932:	6a1b      	ldr	r3, [r3, #32]
 8007934:	4a86      	ldr	r2, [pc, #536]	; (8007b50 <HAL_RCC_OscConfig+0xb40>)
 8007936:	f043 0301 	orr.w	r3, r3, #1
 800793a:	6213      	str	r3, [r2, #32]
 800793c:	e035      	b.n	80079aa <HAL_RCC_OscConfig+0x99a>
 800793e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007942:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d10c      	bne.n	8007968 <HAL_RCC_OscConfig+0x958>
 800794e:	4b80      	ldr	r3, [pc, #512]	; (8007b50 <HAL_RCC_OscConfig+0xb40>)
 8007950:	6a1b      	ldr	r3, [r3, #32]
 8007952:	4a7f      	ldr	r2, [pc, #508]	; (8007b50 <HAL_RCC_OscConfig+0xb40>)
 8007954:	f023 0301 	bic.w	r3, r3, #1
 8007958:	6213      	str	r3, [r2, #32]
 800795a:	4b7d      	ldr	r3, [pc, #500]	; (8007b50 <HAL_RCC_OscConfig+0xb40>)
 800795c:	6a1b      	ldr	r3, [r3, #32]
 800795e:	4a7c      	ldr	r2, [pc, #496]	; (8007b50 <HAL_RCC_OscConfig+0xb40>)
 8007960:	f023 0304 	bic.w	r3, r3, #4
 8007964:	6213      	str	r3, [r2, #32]
 8007966:	e020      	b.n	80079aa <HAL_RCC_OscConfig+0x99a>
 8007968:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800796c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	2b05      	cmp	r3, #5
 8007976:	d10c      	bne.n	8007992 <HAL_RCC_OscConfig+0x982>
 8007978:	4b75      	ldr	r3, [pc, #468]	; (8007b50 <HAL_RCC_OscConfig+0xb40>)
 800797a:	6a1b      	ldr	r3, [r3, #32]
 800797c:	4a74      	ldr	r2, [pc, #464]	; (8007b50 <HAL_RCC_OscConfig+0xb40>)
 800797e:	f043 0304 	orr.w	r3, r3, #4
 8007982:	6213      	str	r3, [r2, #32]
 8007984:	4b72      	ldr	r3, [pc, #456]	; (8007b50 <HAL_RCC_OscConfig+0xb40>)
 8007986:	6a1b      	ldr	r3, [r3, #32]
 8007988:	4a71      	ldr	r2, [pc, #452]	; (8007b50 <HAL_RCC_OscConfig+0xb40>)
 800798a:	f043 0301 	orr.w	r3, r3, #1
 800798e:	6213      	str	r3, [r2, #32]
 8007990:	e00b      	b.n	80079aa <HAL_RCC_OscConfig+0x99a>
 8007992:	4b6f      	ldr	r3, [pc, #444]	; (8007b50 <HAL_RCC_OscConfig+0xb40>)
 8007994:	6a1b      	ldr	r3, [r3, #32]
 8007996:	4a6e      	ldr	r2, [pc, #440]	; (8007b50 <HAL_RCC_OscConfig+0xb40>)
 8007998:	f023 0301 	bic.w	r3, r3, #1
 800799c:	6213      	str	r3, [r2, #32]
 800799e:	4b6c      	ldr	r3, [pc, #432]	; (8007b50 <HAL_RCC_OscConfig+0xb40>)
 80079a0:	6a1b      	ldr	r3, [r3, #32]
 80079a2:	4a6b      	ldr	r2, [pc, #428]	; (8007b50 <HAL_RCC_OscConfig+0xb40>)
 80079a4:	f023 0304 	bic.w	r3, r3, #4
 80079a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80079aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80079ae:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	f000 8081 	beq.w	8007abe <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80079bc:	f7fe ffc6 	bl	800694c <HAL_GetTick>
 80079c0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80079c4:	e00b      	b.n	80079de <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80079c6:	f7fe ffc1 	bl	800694c <HAL_GetTick>
 80079ca:	4602      	mov	r2, r0
 80079cc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80079d0:	1ad3      	subs	r3, r2, r3
 80079d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d901      	bls.n	80079de <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80079da:	2303      	movs	r3, #3
 80079dc:	e365      	b.n	80080aa <HAL_RCC_OscConfig+0x109a>
 80079de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80079e2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80079e6:	2202      	movs	r2, #2
 80079e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80079ee:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	fa93 f2a3 	rbit	r2, r3
 80079f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80079fc:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8007a00:	601a      	str	r2, [r3, #0]
 8007a02:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007a06:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8007a0a:	2202      	movs	r2, #2
 8007a0c:	601a      	str	r2, [r3, #0]
 8007a0e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007a12:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	fa93 f2a3 	rbit	r2, r3
 8007a1c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007a20:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8007a24:	601a      	str	r2, [r3, #0]
  return result;
 8007a26:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007a2a:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8007a2e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a30:	fab3 f383 	clz	r3, r3
 8007a34:	b2db      	uxtb	r3, r3
 8007a36:	095b      	lsrs	r3, r3, #5
 8007a38:	b2db      	uxtb	r3, r3
 8007a3a:	f043 0302 	orr.w	r3, r3, #2
 8007a3e:	b2db      	uxtb	r3, r3
 8007a40:	2b02      	cmp	r3, #2
 8007a42:	d102      	bne.n	8007a4a <HAL_RCC_OscConfig+0xa3a>
 8007a44:	4b42      	ldr	r3, [pc, #264]	; (8007b50 <HAL_RCC_OscConfig+0xb40>)
 8007a46:	6a1b      	ldr	r3, [r3, #32]
 8007a48:	e013      	b.n	8007a72 <HAL_RCC_OscConfig+0xa62>
 8007a4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007a4e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8007a52:	2202      	movs	r2, #2
 8007a54:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a56:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007a5a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	fa93 f2a3 	rbit	r2, r3
 8007a64:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007a68:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8007a6c:	601a      	str	r2, [r3, #0]
 8007a6e:	4b38      	ldr	r3, [pc, #224]	; (8007b50 <HAL_RCC_OscConfig+0xb40>)
 8007a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a72:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007a76:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8007a7a:	2102      	movs	r1, #2
 8007a7c:	6011      	str	r1, [r2, #0]
 8007a7e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007a82:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8007a86:	6812      	ldr	r2, [r2, #0]
 8007a88:	fa92 f1a2 	rbit	r1, r2
 8007a8c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007a90:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8007a94:	6011      	str	r1, [r2, #0]
  return result;
 8007a96:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007a9a:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8007a9e:	6812      	ldr	r2, [r2, #0]
 8007aa0:	fab2 f282 	clz	r2, r2
 8007aa4:	b2d2      	uxtb	r2, r2
 8007aa6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007aaa:	b2d2      	uxtb	r2, r2
 8007aac:	f002 021f 	and.w	r2, r2, #31
 8007ab0:	2101      	movs	r1, #1
 8007ab2:	fa01 f202 	lsl.w	r2, r1, r2
 8007ab6:	4013      	ands	r3, r2
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d084      	beq.n	80079c6 <HAL_RCC_OscConfig+0x9b6>
 8007abc:	e083      	b.n	8007bc6 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007abe:	f7fe ff45 	bl	800694c <HAL_GetTick>
 8007ac2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007ac6:	e00b      	b.n	8007ae0 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007ac8:	f7fe ff40 	bl	800694c <HAL_GetTick>
 8007acc:	4602      	mov	r2, r0
 8007ace:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007ad2:	1ad3      	subs	r3, r2, r3
 8007ad4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d901      	bls.n	8007ae0 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8007adc:	2303      	movs	r3, #3
 8007ade:	e2e4      	b.n	80080aa <HAL_RCC_OscConfig+0x109a>
 8007ae0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007ae4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8007ae8:	2202      	movs	r2, #2
 8007aea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007aec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007af0:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	fa93 f2a3 	rbit	r2, r3
 8007afa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007afe:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8007b02:	601a      	str	r2, [r3, #0]
 8007b04:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007b08:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8007b0c:	2202      	movs	r2, #2
 8007b0e:	601a      	str	r2, [r3, #0]
 8007b10:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007b14:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	fa93 f2a3 	rbit	r2, r3
 8007b1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007b22:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8007b26:	601a      	str	r2, [r3, #0]
  return result;
 8007b28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007b2c:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8007b30:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007b32:	fab3 f383 	clz	r3, r3
 8007b36:	b2db      	uxtb	r3, r3
 8007b38:	095b      	lsrs	r3, r3, #5
 8007b3a:	b2db      	uxtb	r3, r3
 8007b3c:	f043 0302 	orr.w	r3, r3, #2
 8007b40:	b2db      	uxtb	r3, r3
 8007b42:	2b02      	cmp	r3, #2
 8007b44:	d106      	bne.n	8007b54 <HAL_RCC_OscConfig+0xb44>
 8007b46:	4b02      	ldr	r3, [pc, #8]	; (8007b50 <HAL_RCC_OscConfig+0xb40>)
 8007b48:	6a1b      	ldr	r3, [r3, #32]
 8007b4a:	e017      	b.n	8007b7c <HAL_RCC_OscConfig+0xb6c>
 8007b4c:	40007000 	.word	0x40007000
 8007b50:	40021000 	.word	0x40021000
 8007b54:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007b58:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8007b5c:	2202      	movs	r2, #2
 8007b5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b60:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007b64:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	fa93 f2a3 	rbit	r2, r3
 8007b6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007b72:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8007b76:	601a      	str	r2, [r3, #0]
 8007b78:	4bb3      	ldr	r3, [pc, #716]	; (8007e48 <HAL_RCC_OscConfig+0xe38>)
 8007b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b7c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007b80:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8007b84:	2102      	movs	r1, #2
 8007b86:	6011      	str	r1, [r2, #0]
 8007b88:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007b8c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8007b90:	6812      	ldr	r2, [r2, #0]
 8007b92:	fa92 f1a2 	rbit	r1, r2
 8007b96:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007b9a:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8007b9e:	6011      	str	r1, [r2, #0]
  return result;
 8007ba0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007ba4:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8007ba8:	6812      	ldr	r2, [r2, #0]
 8007baa:	fab2 f282 	clz	r2, r2
 8007bae:	b2d2      	uxtb	r2, r2
 8007bb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007bb4:	b2d2      	uxtb	r2, r2
 8007bb6:	f002 021f 	and.w	r2, r2, #31
 8007bba:	2101      	movs	r1, #1
 8007bbc:	fa01 f202 	lsl.w	r2, r1, r2
 8007bc0:	4013      	ands	r3, r2
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d180      	bne.n	8007ac8 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007bc6:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d105      	bne.n	8007bda <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007bce:	4b9e      	ldr	r3, [pc, #632]	; (8007e48 <HAL_RCC_OscConfig+0xe38>)
 8007bd0:	69db      	ldr	r3, [r3, #28]
 8007bd2:	4a9d      	ldr	r2, [pc, #628]	; (8007e48 <HAL_RCC_OscConfig+0xe38>)
 8007bd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007bd8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007bda:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007bde:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	699b      	ldr	r3, [r3, #24]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	f000 825e 	beq.w	80080a8 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007bec:	4b96      	ldr	r3, [pc, #600]	; (8007e48 <HAL_RCC_OscConfig+0xe38>)
 8007bee:	685b      	ldr	r3, [r3, #4]
 8007bf0:	f003 030c 	and.w	r3, r3, #12
 8007bf4:	2b08      	cmp	r3, #8
 8007bf6:	f000 821f 	beq.w	8008038 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007bfa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007bfe:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	699b      	ldr	r3, [r3, #24]
 8007c06:	2b02      	cmp	r3, #2
 8007c08:	f040 8170 	bne.w	8007eec <HAL_RCC_OscConfig+0xedc>
 8007c0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007c10:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8007c14:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007c18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c1a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007c1e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	fa93 f2a3 	rbit	r2, r3
 8007c28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007c2c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8007c30:	601a      	str	r2, [r3, #0]
  return result;
 8007c32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007c36:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8007c3a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c3c:	fab3 f383 	clz	r3, r3
 8007c40:	b2db      	uxtb	r3, r3
 8007c42:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007c46:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007c4a:	009b      	lsls	r3, r3, #2
 8007c4c:	461a      	mov	r2, r3
 8007c4e:	2300      	movs	r3, #0
 8007c50:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c52:	f7fe fe7b 	bl	800694c <HAL_GetTick>
 8007c56:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007c5a:	e009      	b.n	8007c70 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007c5c:	f7fe fe76 	bl	800694c <HAL_GetTick>
 8007c60:	4602      	mov	r2, r0
 8007c62:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007c66:	1ad3      	subs	r3, r2, r3
 8007c68:	2b02      	cmp	r3, #2
 8007c6a:	d901      	bls.n	8007c70 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8007c6c:	2303      	movs	r3, #3
 8007c6e:	e21c      	b.n	80080aa <HAL_RCC_OscConfig+0x109a>
 8007c70:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007c74:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8007c78:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007c7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c7e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007c82:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	fa93 f2a3 	rbit	r2, r3
 8007c8c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007c90:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8007c94:	601a      	str	r2, [r3, #0]
  return result;
 8007c96:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007c9a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8007c9e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007ca0:	fab3 f383 	clz	r3, r3
 8007ca4:	b2db      	uxtb	r3, r3
 8007ca6:	095b      	lsrs	r3, r3, #5
 8007ca8:	b2db      	uxtb	r3, r3
 8007caa:	f043 0301 	orr.w	r3, r3, #1
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	2b01      	cmp	r3, #1
 8007cb2:	d102      	bne.n	8007cba <HAL_RCC_OscConfig+0xcaa>
 8007cb4:	4b64      	ldr	r3, [pc, #400]	; (8007e48 <HAL_RCC_OscConfig+0xe38>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	e027      	b.n	8007d0a <HAL_RCC_OscConfig+0xcfa>
 8007cba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007cbe:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8007cc2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007cc6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007cc8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007ccc:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	fa93 f2a3 	rbit	r2, r3
 8007cd6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007cda:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8007cde:	601a      	str	r2, [r3, #0]
 8007ce0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007ce4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8007ce8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007cec:	601a      	str	r2, [r3, #0]
 8007cee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007cf2:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	fa93 f2a3 	rbit	r2, r3
 8007cfc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007d00:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8007d04:	601a      	str	r2, [r3, #0]
 8007d06:	4b50      	ldr	r3, [pc, #320]	; (8007e48 <HAL_RCC_OscConfig+0xe38>)
 8007d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d0a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007d0e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8007d12:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8007d16:	6011      	str	r1, [r2, #0]
 8007d18:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007d1c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8007d20:	6812      	ldr	r2, [r2, #0]
 8007d22:	fa92 f1a2 	rbit	r1, r2
 8007d26:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007d2a:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8007d2e:	6011      	str	r1, [r2, #0]
  return result;
 8007d30:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007d34:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8007d38:	6812      	ldr	r2, [r2, #0]
 8007d3a:	fab2 f282 	clz	r2, r2
 8007d3e:	b2d2      	uxtb	r2, r2
 8007d40:	f042 0220 	orr.w	r2, r2, #32
 8007d44:	b2d2      	uxtb	r2, r2
 8007d46:	f002 021f 	and.w	r2, r2, #31
 8007d4a:	2101      	movs	r1, #1
 8007d4c:	fa01 f202 	lsl.w	r2, r1, r2
 8007d50:	4013      	ands	r3, r2
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d182      	bne.n	8007c5c <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007d56:	4b3c      	ldr	r3, [pc, #240]	; (8007e48 <HAL_RCC_OscConfig+0xe38>)
 8007d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d5a:	f023 020f 	bic.w	r2, r3, #15
 8007d5e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007d62:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d6a:	4937      	ldr	r1, [pc, #220]	; (8007e48 <HAL_RCC_OscConfig+0xe38>)
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8007d70:	4b35      	ldr	r3, [pc, #212]	; (8007e48 <HAL_RCC_OscConfig+0xe38>)
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8007d78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007d7c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	6a19      	ldr	r1, [r3, #32]
 8007d84:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007d88:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	69db      	ldr	r3, [r3, #28]
 8007d90:	430b      	orrs	r3, r1
 8007d92:	492d      	ldr	r1, [pc, #180]	; (8007e48 <HAL_RCC_OscConfig+0xe38>)
 8007d94:	4313      	orrs	r3, r2
 8007d96:	604b      	str	r3, [r1, #4]
 8007d98:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007d9c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8007da0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007da4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007da6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007daa:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	fa93 f2a3 	rbit	r2, r3
 8007db4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007db8:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8007dbc:	601a      	str	r2, [r3, #0]
  return result;
 8007dbe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007dc2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8007dc6:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007dc8:	fab3 f383 	clz	r3, r3
 8007dcc:	b2db      	uxtb	r3, r3
 8007dce:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007dd2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007dd6:	009b      	lsls	r3, r3, #2
 8007dd8:	461a      	mov	r2, r3
 8007dda:	2301      	movs	r3, #1
 8007ddc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dde:	f7fe fdb5 	bl	800694c <HAL_GetTick>
 8007de2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007de6:	e009      	b.n	8007dfc <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007de8:	f7fe fdb0 	bl	800694c <HAL_GetTick>
 8007dec:	4602      	mov	r2, r0
 8007dee:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007df2:	1ad3      	subs	r3, r2, r3
 8007df4:	2b02      	cmp	r3, #2
 8007df6:	d901      	bls.n	8007dfc <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8007df8:	2303      	movs	r3, #3
 8007dfa:	e156      	b.n	80080aa <HAL_RCC_OscConfig+0x109a>
 8007dfc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e00:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8007e04:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007e08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e0e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	fa93 f2a3 	rbit	r2, r3
 8007e18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e1c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8007e20:	601a      	str	r2, [r3, #0]
  return result;
 8007e22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e26:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8007e2a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007e2c:	fab3 f383 	clz	r3, r3
 8007e30:	b2db      	uxtb	r3, r3
 8007e32:	095b      	lsrs	r3, r3, #5
 8007e34:	b2db      	uxtb	r3, r3
 8007e36:	f043 0301 	orr.w	r3, r3, #1
 8007e3a:	b2db      	uxtb	r3, r3
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	d105      	bne.n	8007e4c <HAL_RCC_OscConfig+0xe3c>
 8007e40:	4b01      	ldr	r3, [pc, #4]	; (8007e48 <HAL_RCC_OscConfig+0xe38>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	e02a      	b.n	8007e9c <HAL_RCC_OscConfig+0xe8c>
 8007e46:	bf00      	nop
 8007e48:	40021000 	.word	0x40021000
 8007e4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e50:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8007e54:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007e58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e5a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e5e:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	fa93 f2a3 	rbit	r2, r3
 8007e68:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e6c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8007e70:	601a      	str	r2, [r3, #0]
 8007e72:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e76:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8007e7a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007e7e:	601a      	str	r2, [r3, #0]
 8007e80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e84:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	fa93 f2a3 	rbit	r2, r3
 8007e8e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e92:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8007e96:	601a      	str	r2, [r3, #0]
 8007e98:	4b86      	ldr	r3, [pc, #536]	; (80080b4 <HAL_RCC_OscConfig+0x10a4>)
 8007e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e9c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007ea0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8007ea4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8007ea8:	6011      	str	r1, [r2, #0]
 8007eaa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007eae:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8007eb2:	6812      	ldr	r2, [r2, #0]
 8007eb4:	fa92 f1a2 	rbit	r1, r2
 8007eb8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007ebc:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8007ec0:	6011      	str	r1, [r2, #0]
  return result;
 8007ec2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007ec6:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8007eca:	6812      	ldr	r2, [r2, #0]
 8007ecc:	fab2 f282 	clz	r2, r2
 8007ed0:	b2d2      	uxtb	r2, r2
 8007ed2:	f042 0220 	orr.w	r2, r2, #32
 8007ed6:	b2d2      	uxtb	r2, r2
 8007ed8:	f002 021f 	and.w	r2, r2, #31
 8007edc:	2101      	movs	r1, #1
 8007ede:	fa01 f202 	lsl.w	r2, r1, r2
 8007ee2:	4013      	ands	r3, r2
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	f43f af7f 	beq.w	8007de8 <HAL_RCC_OscConfig+0xdd8>
 8007eea:	e0dd      	b.n	80080a8 <HAL_RCC_OscConfig+0x1098>
 8007eec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007ef0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8007ef4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007ef8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007efa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007efe:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	fa93 f2a3 	rbit	r2, r3
 8007f08:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007f0c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8007f10:	601a      	str	r2, [r3, #0]
  return result;
 8007f12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007f16:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8007f1a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f1c:	fab3 f383 	clz	r3, r3
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007f26:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007f2a:	009b      	lsls	r3, r3, #2
 8007f2c:	461a      	mov	r2, r3
 8007f2e:	2300      	movs	r3, #0
 8007f30:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f32:	f7fe fd0b 	bl	800694c <HAL_GetTick>
 8007f36:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007f3a:	e009      	b.n	8007f50 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f3c:	f7fe fd06 	bl	800694c <HAL_GetTick>
 8007f40:	4602      	mov	r2, r0
 8007f42:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007f46:	1ad3      	subs	r3, r2, r3
 8007f48:	2b02      	cmp	r3, #2
 8007f4a:	d901      	bls.n	8007f50 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8007f4c:	2303      	movs	r3, #3
 8007f4e:	e0ac      	b.n	80080aa <HAL_RCC_OscConfig+0x109a>
 8007f50:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007f54:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8007f58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007f5c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f5e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007f62:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	fa93 f2a3 	rbit	r2, r3
 8007f6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007f70:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8007f74:	601a      	str	r2, [r3, #0]
  return result;
 8007f76:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007f7a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8007f7e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007f80:	fab3 f383 	clz	r3, r3
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	095b      	lsrs	r3, r3, #5
 8007f88:	b2db      	uxtb	r3, r3
 8007f8a:	f043 0301 	orr.w	r3, r3, #1
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d102      	bne.n	8007f9a <HAL_RCC_OscConfig+0xf8a>
 8007f94:	4b47      	ldr	r3, [pc, #284]	; (80080b4 <HAL_RCC_OscConfig+0x10a4>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	e027      	b.n	8007fea <HAL_RCC_OscConfig+0xfda>
 8007f9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007f9e:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8007fa2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007fa6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fa8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007fac:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	fa93 f2a3 	rbit	r2, r3
 8007fb6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007fba:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8007fbe:	601a      	str	r2, [r3, #0]
 8007fc0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007fc4:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8007fc8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007fcc:	601a      	str	r2, [r3, #0]
 8007fce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007fd2:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	fa93 f2a3 	rbit	r2, r3
 8007fdc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007fe0:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8007fe4:	601a      	str	r2, [r3, #0]
 8007fe6:	4b33      	ldr	r3, [pc, #204]	; (80080b4 <HAL_RCC_OscConfig+0x10a4>)
 8007fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fea:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007fee:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8007ff2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8007ff6:	6011      	str	r1, [r2, #0]
 8007ff8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007ffc:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8008000:	6812      	ldr	r2, [r2, #0]
 8008002:	fa92 f1a2 	rbit	r1, r2
 8008006:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800800a:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800800e:	6011      	str	r1, [r2, #0]
  return result;
 8008010:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008014:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8008018:	6812      	ldr	r2, [r2, #0]
 800801a:	fab2 f282 	clz	r2, r2
 800801e:	b2d2      	uxtb	r2, r2
 8008020:	f042 0220 	orr.w	r2, r2, #32
 8008024:	b2d2      	uxtb	r2, r2
 8008026:	f002 021f 	and.w	r2, r2, #31
 800802a:	2101      	movs	r1, #1
 800802c:	fa01 f202 	lsl.w	r2, r1, r2
 8008030:	4013      	ands	r3, r2
 8008032:	2b00      	cmp	r3, #0
 8008034:	d182      	bne.n	8007f3c <HAL_RCC_OscConfig+0xf2c>
 8008036:	e037      	b.n	80080a8 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008038:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800803c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	699b      	ldr	r3, [r3, #24]
 8008044:	2b01      	cmp	r3, #1
 8008046:	d101      	bne.n	800804c <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8008048:	2301      	movs	r3, #1
 800804a:	e02e      	b.n	80080aa <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800804c:	4b19      	ldr	r3, [pc, #100]	; (80080b4 <HAL_RCC_OscConfig+0x10a4>)
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8008054:	4b17      	ldr	r3, [pc, #92]	; (80080b4 <HAL_RCC_OscConfig+0x10a4>)
 8008056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008058:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800805c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8008060:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8008064:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008068:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	69db      	ldr	r3, [r3, #28]
 8008070:	429a      	cmp	r2, r3
 8008072:	d117      	bne.n	80080a4 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8008074:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8008078:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800807c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008080:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8008088:	429a      	cmp	r2, r3
 800808a:	d10b      	bne.n	80080a4 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 800808c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8008090:	f003 020f 	and.w	r2, r3, #15
 8008094:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008098:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80080a0:	429a      	cmp	r2, r3
 80080a2:	d001      	beq.n	80080a8 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80080a4:	2301      	movs	r3, #1
 80080a6:	e000      	b.n	80080aa <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80080a8:	2300      	movs	r3, #0
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}
 80080b4:	40021000 	.word	0x40021000

080080b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b09e      	sub	sp, #120	; 0x78
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
 80080c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80080c2:	2300      	movs	r3, #0
 80080c4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d101      	bne.n	80080d0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80080cc:	2301      	movs	r3, #1
 80080ce:	e162      	b.n	8008396 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80080d0:	4b90      	ldr	r3, [pc, #576]	; (8008314 <HAL_RCC_ClockConfig+0x25c>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f003 0307 	and.w	r3, r3, #7
 80080d8:	683a      	ldr	r2, [r7, #0]
 80080da:	429a      	cmp	r2, r3
 80080dc:	d910      	bls.n	8008100 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80080de:	4b8d      	ldr	r3, [pc, #564]	; (8008314 <HAL_RCC_ClockConfig+0x25c>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f023 0207 	bic.w	r2, r3, #7
 80080e6:	498b      	ldr	r1, [pc, #556]	; (8008314 <HAL_RCC_ClockConfig+0x25c>)
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	4313      	orrs	r3, r2
 80080ec:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80080ee:	4b89      	ldr	r3, [pc, #548]	; (8008314 <HAL_RCC_ClockConfig+0x25c>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f003 0307 	and.w	r3, r3, #7
 80080f6:	683a      	ldr	r2, [r7, #0]
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d001      	beq.n	8008100 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80080fc:	2301      	movs	r3, #1
 80080fe:	e14a      	b.n	8008396 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f003 0302 	and.w	r3, r3, #2
 8008108:	2b00      	cmp	r3, #0
 800810a:	d008      	beq.n	800811e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800810c:	4b82      	ldr	r3, [pc, #520]	; (8008318 <HAL_RCC_ClockConfig+0x260>)
 800810e:	685b      	ldr	r3, [r3, #4]
 8008110:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	689b      	ldr	r3, [r3, #8]
 8008118:	497f      	ldr	r1, [pc, #508]	; (8008318 <HAL_RCC_ClockConfig+0x260>)
 800811a:	4313      	orrs	r3, r2
 800811c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f003 0301 	and.w	r3, r3, #1
 8008126:	2b00      	cmp	r3, #0
 8008128:	f000 80dc 	beq.w	80082e4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	2b01      	cmp	r3, #1
 8008132:	d13c      	bne.n	80081ae <HAL_RCC_ClockConfig+0xf6>
 8008134:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008138:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800813a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800813c:	fa93 f3a3 	rbit	r3, r3
 8008140:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8008142:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008144:	fab3 f383 	clz	r3, r3
 8008148:	b2db      	uxtb	r3, r3
 800814a:	095b      	lsrs	r3, r3, #5
 800814c:	b2db      	uxtb	r3, r3
 800814e:	f043 0301 	orr.w	r3, r3, #1
 8008152:	b2db      	uxtb	r3, r3
 8008154:	2b01      	cmp	r3, #1
 8008156:	d102      	bne.n	800815e <HAL_RCC_ClockConfig+0xa6>
 8008158:	4b6f      	ldr	r3, [pc, #444]	; (8008318 <HAL_RCC_ClockConfig+0x260>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	e00f      	b.n	800817e <HAL_RCC_ClockConfig+0xc6>
 800815e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008162:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008164:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008166:	fa93 f3a3 	rbit	r3, r3
 800816a:	667b      	str	r3, [r7, #100]	; 0x64
 800816c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008170:	663b      	str	r3, [r7, #96]	; 0x60
 8008172:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008174:	fa93 f3a3 	rbit	r3, r3
 8008178:	65fb      	str	r3, [r7, #92]	; 0x5c
 800817a:	4b67      	ldr	r3, [pc, #412]	; (8008318 <HAL_RCC_ClockConfig+0x260>)
 800817c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800817e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008182:	65ba      	str	r2, [r7, #88]	; 0x58
 8008184:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008186:	fa92 f2a2 	rbit	r2, r2
 800818a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800818c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800818e:	fab2 f282 	clz	r2, r2
 8008192:	b2d2      	uxtb	r2, r2
 8008194:	f042 0220 	orr.w	r2, r2, #32
 8008198:	b2d2      	uxtb	r2, r2
 800819a:	f002 021f 	and.w	r2, r2, #31
 800819e:	2101      	movs	r1, #1
 80081a0:	fa01 f202 	lsl.w	r2, r1, r2
 80081a4:	4013      	ands	r3, r2
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d17b      	bne.n	80082a2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80081aa:	2301      	movs	r3, #1
 80081ac:	e0f3      	b.n	8008396 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	2b02      	cmp	r3, #2
 80081b4:	d13c      	bne.n	8008230 <HAL_RCC_ClockConfig+0x178>
 80081b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80081ba:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081be:	fa93 f3a3 	rbit	r3, r3
 80081c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80081c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80081c6:	fab3 f383 	clz	r3, r3
 80081ca:	b2db      	uxtb	r3, r3
 80081cc:	095b      	lsrs	r3, r3, #5
 80081ce:	b2db      	uxtb	r3, r3
 80081d0:	f043 0301 	orr.w	r3, r3, #1
 80081d4:	b2db      	uxtb	r3, r3
 80081d6:	2b01      	cmp	r3, #1
 80081d8:	d102      	bne.n	80081e0 <HAL_RCC_ClockConfig+0x128>
 80081da:	4b4f      	ldr	r3, [pc, #316]	; (8008318 <HAL_RCC_ClockConfig+0x260>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	e00f      	b.n	8008200 <HAL_RCC_ClockConfig+0x148>
 80081e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80081e4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80081e8:	fa93 f3a3 	rbit	r3, r3
 80081ec:	647b      	str	r3, [r7, #68]	; 0x44
 80081ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80081f2:	643b      	str	r3, [r7, #64]	; 0x40
 80081f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80081f6:	fa93 f3a3 	rbit	r3, r3
 80081fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80081fc:	4b46      	ldr	r3, [pc, #280]	; (8008318 <HAL_RCC_ClockConfig+0x260>)
 80081fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008200:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008204:	63ba      	str	r2, [r7, #56]	; 0x38
 8008206:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008208:	fa92 f2a2 	rbit	r2, r2
 800820c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800820e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008210:	fab2 f282 	clz	r2, r2
 8008214:	b2d2      	uxtb	r2, r2
 8008216:	f042 0220 	orr.w	r2, r2, #32
 800821a:	b2d2      	uxtb	r2, r2
 800821c:	f002 021f 	and.w	r2, r2, #31
 8008220:	2101      	movs	r1, #1
 8008222:	fa01 f202 	lsl.w	r2, r1, r2
 8008226:	4013      	ands	r3, r2
 8008228:	2b00      	cmp	r3, #0
 800822a:	d13a      	bne.n	80082a2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800822c:	2301      	movs	r3, #1
 800822e:	e0b2      	b.n	8008396 <HAL_RCC_ClockConfig+0x2de>
 8008230:	2302      	movs	r3, #2
 8008232:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008236:	fa93 f3a3 	rbit	r3, r3
 800823a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800823c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800823e:	fab3 f383 	clz	r3, r3
 8008242:	b2db      	uxtb	r3, r3
 8008244:	095b      	lsrs	r3, r3, #5
 8008246:	b2db      	uxtb	r3, r3
 8008248:	f043 0301 	orr.w	r3, r3, #1
 800824c:	b2db      	uxtb	r3, r3
 800824e:	2b01      	cmp	r3, #1
 8008250:	d102      	bne.n	8008258 <HAL_RCC_ClockConfig+0x1a0>
 8008252:	4b31      	ldr	r3, [pc, #196]	; (8008318 <HAL_RCC_ClockConfig+0x260>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	e00d      	b.n	8008274 <HAL_RCC_ClockConfig+0x1bc>
 8008258:	2302      	movs	r3, #2
 800825a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800825c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800825e:	fa93 f3a3 	rbit	r3, r3
 8008262:	627b      	str	r3, [r7, #36]	; 0x24
 8008264:	2302      	movs	r3, #2
 8008266:	623b      	str	r3, [r7, #32]
 8008268:	6a3b      	ldr	r3, [r7, #32]
 800826a:	fa93 f3a3 	rbit	r3, r3
 800826e:	61fb      	str	r3, [r7, #28]
 8008270:	4b29      	ldr	r3, [pc, #164]	; (8008318 <HAL_RCC_ClockConfig+0x260>)
 8008272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008274:	2202      	movs	r2, #2
 8008276:	61ba      	str	r2, [r7, #24]
 8008278:	69ba      	ldr	r2, [r7, #24]
 800827a:	fa92 f2a2 	rbit	r2, r2
 800827e:	617a      	str	r2, [r7, #20]
  return result;
 8008280:	697a      	ldr	r2, [r7, #20]
 8008282:	fab2 f282 	clz	r2, r2
 8008286:	b2d2      	uxtb	r2, r2
 8008288:	f042 0220 	orr.w	r2, r2, #32
 800828c:	b2d2      	uxtb	r2, r2
 800828e:	f002 021f 	and.w	r2, r2, #31
 8008292:	2101      	movs	r1, #1
 8008294:	fa01 f202 	lsl.w	r2, r1, r2
 8008298:	4013      	ands	r3, r2
 800829a:	2b00      	cmp	r3, #0
 800829c:	d101      	bne.n	80082a2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800829e:	2301      	movs	r3, #1
 80082a0:	e079      	b.n	8008396 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80082a2:	4b1d      	ldr	r3, [pc, #116]	; (8008318 <HAL_RCC_ClockConfig+0x260>)
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	f023 0203 	bic.w	r2, r3, #3
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	685b      	ldr	r3, [r3, #4]
 80082ae:	491a      	ldr	r1, [pc, #104]	; (8008318 <HAL_RCC_ClockConfig+0x260>)
 80082b0:	4313      	orrs	r3, r2
 80082b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80082b4:	f7fe fb4a 	bl	800694c <HAL_GetTick>
 80082b8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082ba:	e00a      	b.n	80082d2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80082bc:	f7fe fb46 	bl	800694c <HAL_GetTick>
 80082c0:	4602      	mov	r2, r0
 80082c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80082c4:	1ad3      	subs	r3, r2, r3
 80082c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d901      	bls.n	80082d2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80082ce:	2303      	movs	r3, #3
 80082d0:	e061      	b.n	8008396 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082d2:	4b11      	ldr	r3, [pc, #68]	; (8008318 <HAL_RCC_ClockConfig+0x260>)
 80082d4:	685b      	ldr	r3, [r3, #4]
 80082d6:	f003 020c 	and.w	r2, r3, #12
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	009b      	lsls	r3, r3, #2
 80082e0:	429a      	cmp	r2, r3
 80082e2:	d1eb      	bne.n	80082bc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80082e4:	4b0b      	ldr	r3, [pc, #44]	; (8008314 <HAL_RCC_ClockConfig+0x25c>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f003 0307 	and.w	r3, r3, #7
 80082ec:	683a      	ldr	r2, [r7, #0]
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d214      	bcs.n	800831c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082f2:	4b08      	ldr	r3, [pc, #32]	; (8008314 <HAL_RCC_ClockConfig+0x25c>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f023 0207 	bic.w	r2, r3, #7
 80082fa:	4906      	ldr	r1, [pc, #24]	; (8008314 <HAL_RCC_ClockConfig+0x25c>)
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	4313      	orrs	r3, r2
 8008300:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008302:	4b04      	ldr	r3, [pc, #16]	; (8008314 <HAL_RCC_ClockConfig+0x25c>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f003 0307 	and.w	r3, r3, #7
 800830a:	683a      	ldr	r2, [r7, #0]
 800830c:	429a      	cmp	r2, r3
 800830e:	d005      	beq.n	800831c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8008310:	2301      	movs	r3, #1
 8008312:	e040      	b.n	8008396 <HAL_RCC_ClockConfig+0x2de>
 8008314:	40022000 	.word	0x40022000
 8008318:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f003 0304 	and.w	r3, r3, #4
 8008324:	2b00      	cmp	r3, #0
 8008326:	d008      	beq.n	800833a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008328:	4b1d      	ldr	r3, [pc, #116]	; (80083a0 <HAL_RCC_ClockConfig+0x2e8>)
 800832a:	685b      	ldr	r3, [r3, #4]
 800832c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	68db      	ldr	r3, [r3, #12]
 8008334:	491a      	ldr	r1, [pc, #104]	; (80083a0 <HAL_RCC_ClockConfig+0x2e8>)
 8008336:	4313      	orrs	r3, r2
 8008338:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f003 0308 	and.w	r3, r3, #8
 8008342:	2b00      	cmp	r3, #0
 8008344:	d009      	beq.n	800835a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008346:	4b16      	ldr	r3, [pc, #88]	; (80083a0 <HAL_RCC_ClockConfig+0x2e8>)
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	691b      	ldr	r3, [r3, #16]
 8008352:	00db      	lsls	r3, r3, #3
 8008354:	4912      	ldr	r1, [pc, #72]	; (80083a0 <HAL_RCC_ClockConfig+0x2e8>)
 8008356:	4313      	orrs	r3, r2
 8008358:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800835a:	f000 f829 	bl	80083b0 <HAL_RCC_GetSysClockFreq>
 800835e:	4601      	mov	r1, r0
 8008360:	4b0f      	ldr	r3, [pc, #60]	; (80083a0 <HAL_RCC_ClockConfig+0x2e8>)
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008368:	22f0      	movs	r2, #240	; 0xf0
 800836a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800836c:	693a      	ldr	r2, [r7, #16]
 800836e:	fa92 f2a2 	rbit	r2, r2
 8008372:	60fa      	str	r2, [r7, #12]
  return result;
 8008374:	68fa      	ldr	r2, [r7, #12]
 8008376:	fab2 f282 	clz	r2, r2
 800837a:	b2d2      	uxtb	r2, r2
 800837c:	40d3      	lsrs	r3, r2
 800837e:	4a09      	ldr	r2, [pc, #36]	; (80083a4 <HAL_RCC_ClockConfig+0x2ec>)
 8008380:	5cd3      	ldrb	r3, [r2, r3]
 8008382:	fa21 f303 	lsr.w	r3, r1, r3
 8008386:	4a08      	ldr	r2, [pc, #32]	; (80083a8 <HAL_RCC_ClockConfig+0x2f0>)
 8008388:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800838a:	4b08      	ldr	r3, [pc, #32]	; (80083ac <HAL_RCC_ClockConfig+0x2f4>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4618      	mov	r0, r3
 8008390:	f7fe fa94 	bl	80068bc <HAL_InitTick>
  
  return HAL_OK;
 8008394:	2300      	movs	r3, #0
}
 8008396:	4618      	mov	r0, r3
 8008398:	3778      	adds	r7, #120	; 0x78
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}
 800839e:	bf00      	nop
 80083a0:	40021000 	.word	0x40021000
 80083a4:	0800b638 	.word	0x0800b638
 80083a8:	20000000 	.word	0x20000000
 80083ac:	20000004 	.word	0x20000004

080083b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b08b      	sub	sp, #44	; 0x2c
 80083b4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80083b6:	2300      	movs	r3, #0
 80083b8:	61fb      	str	r3, [r7, #28]
 80083ba:	2300      	movs	r3, #0
 80083bc:	61bb      	str	r3, [r7, #24]
 80083be:	2300      	movs	r3, #0
 80083c0:	627b      	str	r3, [r7, #36]	; 0x24
 80083c2:	2300      	movs	r3, #0
 80083c4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80083c6:	2300      	movs	r3, #0
 80083c8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80083ca:	4b2a      	ldr	r3, [pc, #168]	; (8008474 <HAL_RCC_GetSysClockFreq+0xc4>)
 80083cc:	685b      	ldr	r3, [r3, #4]
 80083ce:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80083d0:	69fb      	ldr	r3, [r7, #28]
 80083d2:	f003 030c 	and.w	r3, r3, #12
 80083d6:	2b04      	cmp	r3, #4
 80083d8:	d002      	beq.n	80083e0 <HAL_RCC_GetSysClockFreq+0x30>
 80083da:	2b08      	cmp	r3, #8
 80083dc:	d003      	beq.n	80083e6 <HAL_RCC_GetSysClockFreq+0x36>
 80083de:	e03f      	b.n	8008460 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80083e0:	4b25      	ldr	r3, [pc, #148]	; (8008478 <HAL_RCC_GetSysClockFreq+0xc8>)
 80083e2:	623b      	str	r3, [r7, #32]
      break;
 80083e4:	e03f      	b.n	8008466 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80083e6:	69fb      	ldr	r3, [r7, #28]
 80083e8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80083ec:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80083f0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083f2:	68ba      	ldr	r2, [r7, #8]
 80083f4:	fa92 f2a2 	rbit	r2, r2
 80083f8:	607a      	str	r2, [r7, #4]
  return result;
 80083fa:	687a      	ldr	r2, [r7, #4]
 80083fc:	fab2 f282 	clz	r2, r2
 8008400:	b2d2      	uxtb	r2, r2
 8008402:	40d3      	lsrs	r3, r2
 8008404:	4a1d      	ldr	r2, [pc, #116]	; (800847c <HAL_RCC_GetSysClockFreq+0xcc>)
 8008406:	5cd3      	ldrb	r3, [r2, r3]
 8008408:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800840a:	4b1a      	ldr	r3, [pc, #104]	; (8008474 <HAL_RCC_GetSysClockFreq+0xc4>)
 800840c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800840e:	f003 030f 	and.w	r3, r3, #15
 8008412:	220f      	movs	r2, #15
 8008414:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008416:	693a      	ldr	r2, [r7, #16]
 8008418:	fa92 f2a2 	rbit	r2, r2
 800841c:	60fa      	str	r2, [r7, #12]
  return result;
 800841e:	68fa      	ldr	r2, [r7, #12]
 8008420:	fab2 f282 	clz	r2, r2
 8008424:	b2d2      	uxtb	r2, r2
 8008426:	40d3      	lsrs	r3, r2
 8008428:	4a15      	ldr	r2, [pc, #84]	; (8008480 <HAL_RCC_GetSysClockFreq+0xd0>)
 800842a:	5cd3      	ldrb	r3, [r2, r3]
 800842c:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800842e:	69fb      	ldr	r3, [r7, #28]
 8008430:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008434:	2b00      	cmp	r3, #0
 8008436:	d008      	beq.n	800844a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8008438:	4a0f      	ldr	r2, [pc, #60]	; (8008478 <HAL_RCC_GetSysClockFreq+0xc8>)
 800843a:	69bb      	ldr	r3, [r7, #24]
 800843c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	fb02 f303 	mul.w	r3, r2, r3
 8008446:	627b      	str	r3, [r7, #36]	; 0x24
 8008448:	e007      	b.n	800845a <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800844a:	4a0b      	ldr	r2, [pc, #44]	; (8008478 <HAL_RCC_GetSysClockFreq+0xc8>)
 800844c:	69bb      	ldr	r3, [r7, #24]
 800844e:	fbb2 f2f3 	udiv	r2, r2, r3
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	fb02 f303 	mul.w	r3, r2, r3
 8008458:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800845a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800845c:	623b      	str	r3, [r7, #32]
      break;
 800845e:	e002      	b.n	8008466 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008460:	4b05      	ldr	r3, [pc, #20]	; (8008478 <HAL_RCC_GetSysClockFreq+0xc8>)
 8008462:	623b      	str	r3, [r7, #32]
      break;
 8008464:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008466:	6a3b      	ldr	r3, [r7, #32]
}
 8008468:	4618      	mov	r0, r3
 800846a:	372c      	adds	r7, #44	; 0x2c
 800846c:	46bd      	mov	sp, r7
 800846e:	bc80      	pop	{r7}
 8008470:	4770      	bx	lr
 8008472:	bf00      	nop
 8008474:	40021000 	.word	0x40021000
 8008478:	007a1200 	.word	0x007a1200
 800847c:	0800b650 	.word	0x0800b650
 8008480:	0800b660 	.word	0x0800b660

08008484 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008484:	b480      	push	{r7}
 8008486:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008488:	4b02      	ldr	r3, [pc, #8]	; (8008494 <HAL_RCC_GetHCLKFreq+0x10>)
 800848a:	681b      	ldr	r3, [r3, #0]
}
 800848c:	4618      	mov	r0, r3
 800848e:	46bd      	mov	sp, r7
 8008490:	bc80      	pop	{r7}
 8008492:	4770      	bx	lr
 8008494:	20000000 	.word	0x20000000

08008498 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b082      	sub	sp, #8
 800849c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800849e:	f7ff fff1 	bl	8008484 <HAL_RCC_GetHCLKFreq>
 80084a2:	4601      	mov	r1, r0
 80084a4:	4b0b      	ldr	r3, [pc, #44]	; (80084d4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80084a6:	685b      	ldr	r3, [r3, #4]
 80084a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80084ac:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80084b0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	fa92 f2a2 	rbit	r2, r2
 80084b8:	603a      	str	r2, [r7, #0]
  return result;
 80084ba:	683a      	ldr	r2, [r7, #0]
 80084bc:	fab2 f282 	clz	r2, r2
 80084c0:	b2d2      	uxtb	r2, r2
 80084c2:	40d3      	lsrs	r3, r2
 80084c4:	4a04      	ldr	r2, [pc, #16]	; (80084d8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80084c6:	5cd3      	ldrb	r3, [r2, r3]
 80084c8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80084cc:	4618      	mov	r0, r3
 80084ce:	3708      	adds	r7, #8
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}
 80084d4:	40021000 	.word	0x40021000
 80084d8:	0800b648 	.word	0x0800b648

080084dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b082      	sub	sp, #8
 80084e0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80084e2:	f7ff ffcf 	bl	8008484 <HAL_RCC_GetHCLKFreq>
 80084e6:	4601      	mov	r1, r0
 80084e8:	4b0b      	ldr	r3, [pc, #44]	; (8008518 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80084f0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80084f4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	fa92 f2a2 	rbit	r2, r2
 80084fc:	603a      	str	r2, [r7, #0]
  return result;
 80084fe:	683a      	ldr	r2, [r7, #0]
 8008500:	fab2 f282 	clz	r2, r2
 8008504:	b2d2      	uxtb	r2, r2
 8008506:	40d3      	lsrs	r3, r2
 8008508:	4a04      	ldr	r2, [pc, #16]	; (800851c <HAL_RCC_GetPCLK2Freq+0x40>)
 800850a:	5cd3      	ldrb	r3, [r2, r3]
 800850c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8008510:	4618      	mov	r0, r3
 8008512:	3708      	adds	r7, #8
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}
 8008518:	40021000 	.word	0x40021000
 800851c:	0800b648 	.word	0x0800b648

08008520 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b092      	sub	sp, #72	; 0x48
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008528:	2300      	movs	r3, #0
 800852a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800852c:	2300      	movs	r3, #0
 800852e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8008530:	2300      	movs	r3, #0
 8008532:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800853e:	2b00      	cmp	r3, #0
 8008540:	f000 80d4 	beq.w	80086ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008544:	4b4e      	ldr	r3, [pc, #312]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008546:	69db      	ldr	r3, [r3, #28]
 8008548:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800854c:	2b00      	cmp	r3, #0
 800854e:	d10e      	bne.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008550:	4b4b      	ldr	r3, [pc, #300]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008552:	69db      	ldr	r3, [r3, #28]
 8008554:	4a4a      	ldr	r2, [pc, #296]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008556:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800855a:	61d3      	str	r3, [r2, #28]
 800855c:	4b48      	ldr	r3, [pc, #288]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800855e:	69db      	ldr	r3, [r3, #28]
 8008560:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008564:	60bb      	str	r3, [r7, #8]
 8008566:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008568:	2301      	movs	r3, #1
 800856a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800856e:	4b45      	ldr	r3, [pc, #276]	; (8008684 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008576:	2b00      	cmp	r3, #0
 8008578:	d118      	bne.n	80085ac <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800857a:	4b42      	ldr	r3, [pc, #264]	; (8008684 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	4a41      	ldr	r2, [pc, #260]	; (8008684 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008580:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008584:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008586:	f7fe f9e1 	bl	800694c <HAL_GetTick>
 800858a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800858c:	e008      	b.n	80085a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800858e:	f7fe f9dd 	bl	800694c <HAL_GetTick>
 8008592:	4602      	mov	r2, r0
 8008594:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008596:	1ad3      	subs	r3, r2, r3
 8008598:	2b64      	cmp	r3, #100	; 0x64
 800859a:	d901      	bls.n	80085a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800859c:	2303      	movs	r3, #3
 800859e:	e1d6      	b.n	800894e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80085a0:	4b38      	ldr	r3, [pc, #224]	; (8008684 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d0f0      	beq.n	800858e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80085ac:	4b34      	ldr	r3, [pc, #208]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085ae:	6a1b      	ldr	r3, [r3, #32]
 80085b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80085b4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80085b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	f000 8084 	beq.w	80086c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	685b      	ldr	r3, [r3, #4]
 80085c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80085c6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80085c8:	429a      	cmp	r2, r3
 80085ca:	d07c      	beq.n	80086c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80085cc:	4b2c      	ldr	r3, [pc, #176]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085ce:	6a1b      	ldr	r3, [r3, #32]
 80085d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80085d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80085da:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085de:	fa93 f3a3 	rbit	r3, r3
 80085e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80085e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80085e6:	fab3 f383 	clz	r3, r3
 80085ea:	b2db      	uxtb	r3, r3
 80085ec:	461a      	mov	r2, r3
 80085ee:	4b26      	ldr	r3, [pc, #152]	; (8008688 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80085f0:	4413      	add	r3, r2
 80085f2:	009b      	lsls	r3, r3, #2
 80085f4:	461a      	mov	r2, r3
 80085f6:	2301      	movs	r3, #1
 80085f8:	6013      	str	r3, [r2, #0]
 80085fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80085fe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008602:	fa93 f3a3 	rbit	r3, r3
 8008606:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8008608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800860a:	fab3 f383 	clz	r3, r3
 800860e:	b2db      	uxtb	r3, r3
 8008610:	461a      	mov	r2, r3
 8008612:	4b1d      	ldr	r3, [pc, #116]	; (8008688 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008614:	4413      	add	r3, r2
 8008616:	009b      	lsls	r3, r3, #2
 8008618:	461a      	mov	r2, r3
 800861a:	2300      	movs	r3, #0
 800861c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800861e:	4a18      	ldr	r2, [pc, #96]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008620:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008622:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008624:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008626:	f003 0301 	and.w	r3, r3, #1
 800862a:	2b00      	cmp	r3, #0
 800862c:	d04b      	beq.n	80086c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800862e:	f7fe f98d 	bl	800694c <HAL_GetTick>
 8008632:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008634:	e00a      	b.n	800864c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008636:	f7fe f989 	bl	800694c <HAL_GetTick>
 800863a:	4602      	mov	r2, r0
 800863c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800863e:	1ad3      	subs	r3, r2, r3
 8008640:	f241 3288 	movw	r2, #5000	; 0x1388
 8008644:	4293      	cmp	r3, r2
 8008646:	d901      	bls.n	800864c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8008648:	2303      	movs	r3, #3
 800864a:	e180      	b.n	800894e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800864c:	2302      	movs	r3, #2
 800864e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008652:	fa93 f3a3 	rbit	r3, r3
 8008656:	627b      	str	r3, [r7, #36]	; 0x24
 8008658:	2302      	movs	r3, #2
 800865a:	623b      	str	r3, [r7, #32]
 800865c:	6a3b      	ldr	r3, [r7, #32]
 800865e:	fa93 f3a3 	rbit	r3, r3
 8008662:	61fb      	str	r3, [r7, #28]
  return result;
 8008664:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008666:	fab3 f383 	clz	r3, r3
 800866a:	b2db      	uxtb	r3, r3
 800866c:	095b      	lsrs	r3, r3, #5
 800866e:	b2db      	uxtb	r3, r3
 8008670:	f043 0302 	orr.w	r3, r3, #2
 8008674:	b2db      	uxtb	r3, r3
 8008676:	2b02      	cmp	r3, #2
 8008678:	d108      	bne.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800867a:	4b01      	ldr	r3, [pc, #4]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800867c:	6a1b      	ldr	r3, [r3, #32]
 800867e:	e00d      	b.n	800869c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8008680:	40021000 	.word	0x40021000
 8008684:	40007000 	.word	0x40007000
 8008688:	10908100 	.word	0x10908100
 800868c:	2302      	movs	r3, #2
 800868e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008690:	69bb      	ldr	r3, [r7, #24]
 8008692:	fa93 f3a3 	rbit	r3, r3
 8008696:	617b      	str	r3, [r7, #20]
 8008698:	4b9a      	ldr	r3, [pc, #616]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800869a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800869c:	2202      	movs	r2, #2
 800869e:	613a      	str	r2, [r7, #16]
 80086a0:	693a      	ldr	r2, [r7, #16]
 80086a2:	fa92 f2a2 	rbit	r2, r2
 80086a6:	60fa      	str	r2, [r7, #12]
  return result;
 80086a8:	68fa      	ldr	r2, [r7, #12]
 80086aa:	fab2 f282 	clz	r2, r2
 80086ae:	b2d2      	uxtb	r2, r2
 80086b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80086b4:	b2d2      	uxtb	r2, r2
 80086b6:	f002 021f 	and.w	r2, r2, #31
 80086ba:	2101      	movs	r1, #1
 80086bc:	fa01 f202 	lsl.w	r2, r1, r2
 80086c0:	4013      	ands	r3, r2
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d0b7      	beq.n	8008636 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80086c6:	4b8f      	ldr	r3, [pc, #572]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80086c8:	6a1b      	ldr	r3, [r3, #32]
 80086ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	685b      	ldr	r3, [r3, #4]
 80086d2:	498c      	ldr	r1, [pc, #560]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80086d4:	4313      	orrs	r3, r2
 80086d6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80086d8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80086dc:	2b01      	cmp	r3, #1
 80086de:	d105      	bne.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80086e0:	4b88      	ldr	r3, [pc, #544]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80086e2:	69db      	ldr	r3, [r3, #28]
 80086e4:	4a87      	ldr	r2, [pc, #540]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80086e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80086ea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f003 0301 	and.w	r3, r3, #1
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d008      	beq.n	800870a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80086f8:	4b82      	ldr	r3, [pc, #520]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80086fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086fc:	f023 0203 	bic.w	r2, r3, #3
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	689b      	ldr	r3, [r3, #8]
 8008704:	497f      	ldr	r1, [pc, #508]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008706:	4313      	orrs	r3, r2
 8008708:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f003 0302 	and.w	r3, r3, #2
 8008712:	2b00      	cmp	r3, #0
 8008714:	d008      	beq.n	8008728 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008716:	4b7b      	ldr	r3, [pc, #492]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800871a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	68db      	ldr	r3, [r3, #12]
 8008722:	4978      	ldr	r1, [pc, #480]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008724:	4313      	orrs	r3, r2
 8008726:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f003 0304 	and.w	r3, r3, #4
 8008730:	2b00      	cmp	r3, #0
 8008732:	d008      	beq.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008734:	4b73      	ldr	r3, [pc, #460]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008738:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	691b      	ldr	r3, [r3, #16]
 8008740:	4970      	ldr	r1, [pc, #448]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008742:	4313      	orrs	r3, r2
 8008744:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f003 0320 	and.w	r3, r3, #32
 800874e:	2b00      	cmp	r3, #0
 8008750:	d008      	beq.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008752:	4b6c      	ldr	r3, [pc, #432]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008756:	f023 0210 	bic.w	r2, r3, #16
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	69db      	ldr	r3, [r3, #28]
 800875e:	4969      	ldr	r1, [pc, #420]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008760:	4313      	orrs	r3, r2
 8008762:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800876c:	2b00      	cmp	r3, #0
 800876e:	d008      	beq.n	8008782 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8008770:	4b64      	ldr	r3, [pc, #400]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800877c:	4961      	ldr	r1, [pc, #388]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800877e:	4313      	orrs	r3, r2
 8008780:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800878a:	2b00      	cmp	r3, #0
 800878c:	d008      	beq.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800878e:	4b5d      	ldr	r3, [pc, #372]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008792:	f023 0220 	bic.w	r2, r3, #32
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6a1b      	ldr	r3, [r3, #32]
 800879a:	495a      	ldr	r1, [pc, #360]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800879c:	4313      	orrs	r3, r2
 800879e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d008      	beq.n	80087be <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80087ac:	4b55      	ldr	r3, [pc, #340]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80087ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087b0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087b8:	4952      	ldr	r1, [pc, #328]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80087ba:	4313      	orrs	r3, r2
 80087bc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f003 0308 	and.w	r3, r3, #8
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d008      	beq.n	80087dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80087ca:	4b4e      	ldr	r3, [pc, #312]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80087cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087ce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	695b      	ldr	r3, [r3, #20]
 80087d6:	494b      	ldr	r1, [pc, #300]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80087d8:	4313      	orrs	r3, r2
 80087da:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f003 0310 	and.w	r3, r3, #16
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d008      	beq.n	80087fa <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80087e8:	4b46      	ldr	r3, [pc, #280]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80087ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087ec:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	699b      	ldr	r3, [r3, #24]
 80087f4:	4943      	ldr	r1, [pc, #268]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80087f6:	4313      	orrs	r3, r2
 80087f8:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008802:	2b00      	cmp	r3, #0
 8008804:	d008      	beq.n	8008818 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008806:	4b3f      	ldr	r3, [pc, #252]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008812:	493c      	ldr	r1, [pc, #240]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008814:	4313      	orrs	r3, r2
 8008816:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008820:	2b00      	cmp	r3, #0
 8008822:	d008      	beq.n	8008836 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008824:	4b37      	ldr	r3, [pc, #220]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008828:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008830:	4934      	ldr	r1, [pc, #208]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008832:	4313      	orrs	r3, r2
 8008834:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800883e:	2b00      	cmp	r3, #0
 8008840:	d008      	beq.n	8008854 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8008842:	4b30      	ldr	r3, [pc, #192]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008846:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800884e:	492d      	ldr	r1, [pc, #180]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008850:	4313      	orrs	r3, r2
 8008852:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800885c:	2b00      	cmp	r3, #0
 800885e:	d008      	beq.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8008860:	4b28      	ldr	r3, [pc, #160]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008864:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800886c:	4925      	ldr	r1, [pc, #148]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800886e:	4313      	orrs	r3, r2
 8008870:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800887a:	2b00      	cmp	r3, #0
 800887c:	d008      	beq.n	8008890 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800887e:	4b21      	ldr	r3, [pc, #132]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008882:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800888a:	491e      	ldr	r1, [pc, #120]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800888c:	4313      	orrs	r3, r2
 800888e:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008898:	2b00      	cmp	r3, #0
 800889a:	d008      	beq.n	80088ae <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800889c:	4b19      	ldr	r3, [pc, #100]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800889e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088a0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088a8:	4916      	ldr	r1, [pc, #88]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80088aa:	4313      	orrs	r3, r2
 80088ac:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d008      	beq.n	80088cc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80088ba:	4b12      	ldr	r3, [pc, #72]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80088bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088be:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088c6:	490f      	ldr	r1, [pc, #60]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80088c8:	4313      	orrs	r3, r2
 80088ca:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d008      	beq.n	80088ea <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80088d8:	4b0a      	ldr	r3, [pc, #40]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80088da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088dc:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088e4:	4907      	ldr	r1, [pc, #28]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80088e6:	4313      	orrs	r3, r2
 80088e8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d00c      	beq.n	8008910 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80088f6:	4b03      	ldr	r3, [pc, #12]	; (8008904 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80088f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088fa:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	e002      	b.n	8008908 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8008902:	bf00      	nop
 8008904:	40021000 	.word	0x40021000
 8008908:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800890a:	4913      	ldr	r1, [pc, #76]	; (8008958 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800890c:	4313      	orrs	r3, r2
 800890e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008918:	2b00      	cmp	r3, #0
 800891a:	d008      	beq.n	800892e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800891c:	4b0e      	ldr	r3, [pc, #56]	; (8008958 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800891e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008920:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008928:	490b      	ldr	r1, [pc, #44]	; (8008958 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800892a:	4313      	orrs	r3, r2
 800892c:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008936:	2b00      	cmp	r3, #0
 8008938:	d008      	beq.n	800894c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800893a:	4b07      	ldr	r3, [pc, #28]	; (8008958 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800893c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800893e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008946:	4904      	ldr	r1, [pc, #16]	; (8008958 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008948:	4313      	orrs	r3, r2
 800894a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800894c:	2300      	movs	r3, #0
}
 800894e:	4618      	mov	r0, r3
 8008950:	3748      	adds	r7, #72	; 0x48
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}
 8008956:	bf00      	nop
 8008958:	40021000 	.word	0x40021000

0800895c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800895c:	b480      	push	{r7}
 800895e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008960:	e7fe      	b.n	8008960 <NMI_Handler+0x4>

08008962 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008962:	b480      	push	{r7}
 8008964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008966:	e7fe      	b.n	8008966 <HardFault_Handler+0x4>

08008968 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008968:	b480      	push	{r7}
 800896a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800896c:	e7fe      	b.n	800896c <MemManage_Handler+0x4>

0800896e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800896e:	b480      	push	{r7}
 8008970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008972:	e7fe      	b.n	8008972 <BusFault_Handler+0x4>

08008974 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008974:	b480      	push	{r7}
 8008976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008978:	e7fe      	b.n	8008978 <UsageFault_Handler+0x4>

0800897a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800897a:	b480      	push	{r7}
 800897c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800897e:	bf00      	nop
 8008980:	46bd      	mov	sp, r7
 8008982:	bc80      	pop	{r7}
 8008984:	4770      	bx	lr

08008986 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008986:	b480      	push	{r7}
 8008988:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800898a:	bf00      	nop
 800898c:	46bd      	mov	sp, r7
 800898e:	bc80      	pop	{r7}
 8008990:	4770      	bx	lr
	...

08008994 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8008998:	4802      	ldr	r0, [pc, #8]	; (80089a4 <DMA1_Channel1_IRQHandler+0x10>)
 800899a:	f7fa fb81 	bl	80030a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800899e:	bf00      	nop
 80089a0:	bd80      	pop	{r7, pc}
 80089a2:	bf00      	nop
 80089a4:	200001ec 	.word	0x200001ec

080089a8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80089ac:	4802      	ldr	r0, [pc, #8]	; (80089b8 <DMA1_Channel6_IRQHandler+0x10>)
 80089ae:	f7fa fb77 	bl	80030a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80089b2:	bf00      	nop
 80089b4:	bd80      	pop	{r7, pc}
 80089b6:	bf00      	nop
 80089b8:	200002f0 	.word	0x200002f0

080089bc <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80089c0:	4802      	ldr	r0, [pc, #8]	; (80089cc <DMA1_Channel7_IRQHandler+0x10>)
 80089c2:	f7fa fb6d 	bl	80030a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80089c6:	bf00      	nop
 80089c8:	bd80      	pop	{r7, pc}
 80089ca:	bf00      	nop
 80089cc:	200002ac 	.word	0x200002ac

080089d0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80089d4:	4802      	ldr	r0, [pc, #8]	; (80089e0 <TIM3_IRQHandler+0x10>)
 80089d6:	f7fb f863 	bl	8003aa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80089da:	bf00      	nop
 80089dc:	bd80      	pop	{r7, pc}
 80089de:	bf00      	nop
 80089e0:	2000011c 	.word	0x2000011c

080089e4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80089e8:	4802      	ldr	r0, [pc, #8]	; (80089f4 <I2C1_EV_IRQHandler+0x10>)
 80089ea:	f7fc fc35 	bl	8005258 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80089ee:	bf00      	nop
 80089f0:	bd80      	pop	{r7, pc}
 80089f2:	bf00      	nop
 80089f4:	20000230 	.word	0x20000230

080089f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80089fc:	4802      	ldr	r0, [pc, #8]	; (8008a08 <USART1_IRQHandler+0x10>)
 80089fe:	f000 fb79 	bl	80090f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8008a02:	bf00      	nop
 8008a04:	bd80      	pop	{r7, pc}
 8008a06:	bf00      	nop
 8008a08:	200003c0 	.word	0x200003c0

08008a0c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8008a10:	4802      	ldr	r0, [pc, #8]	; (8008a1c <USART2_IRQHandler+0x10>)
 8008a12:	f000 fb6f 	bl	80090f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8008a16:	bf00      	nop
 8008a18:	bd80      	pop	{r7, pc}
 8008a1a:	bf00      	nop
 8008a1c:	20000444 	.word	0x20000444

08008a20 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8008a24:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8008a28:	f7fa fa06 	bl	8002e38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8008a2c:	bf00      	nop
 8008a2e:	bd80      	pop	{r7, pc}

08008a30 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8008a34:	4802      	ldr	r0, [pc, #8]	; (8008a40 <SPI3_IRQHandler+0x10>)
 8008a36:	f000 f91d 	bl	8008c74 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8008a3a:	bf00      	nop
 8008a3c:	bd80      	pop	{r7, pc}
 8008a3e:	bf00      	nop
 8008a40:	20000334 	.word	0x20000334

08008a44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b086      	sub	sp, #24
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008a4c:	4a14      	ldr	r2, [pc, #80]	; (8008aa0 <_sbrk+0x5c>)
 8008a4e:	4b15      	ldr	r3, [pc, #84]	; (8008aa4 <_sbrk+0x60>)
 8008a50:	1ad3      	subs	r3, r2, r3
 8008a52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008a54:	697b      	ldr	r3, [r7, #20]
 8008a56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008a58:	4b13      	ldr	r3, [pc, #76]	; (8008aa8 <_sbrk+0x64>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d102      	bne.n	8008a66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008a60:	4b11      	ldr	r3, [pc, #68]	; (8008aa8 <_sbrk+0x64>)
 8008a62:	4a12      	ldr	r2, [pc, #72]	; (8008aac <_sbrk+0x68>)
 8008a64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008a66:	4b10      	ldr	r3, [pc, #64]	; (8008aa8 <_sbrk+0x64>)
 8008a68:	681a      	ldr	r2, [r3, #0]
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	4413      	add	r3, r2
 8008a6e:	693a      	ldr	r2, [r7, #16]
 8008a70:	429a      	cmp	r2, r3
 8008a72:	d207      	bcs.n	8008a84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008a74:	f002 f928 	bl	800acc8 <__errno>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	220c      	movs	r2, #12
 8008a7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8008a82:	e009      	b.n	8008a98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008a84:	4b08      	ldr	r3, [pc, #32]	; (8008aa8 <_sbrk+0x64>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008a8a:	4b07      	ldr	r3, [pc, #28]	; (8008aa8 <_sbrk+0x64>)
 8008a8c:	681a      	ldr	r2, [r3, #0]
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	4413      	add	r3, r2
 8008a92:	4a05      	ldr	r2, [pc, #20]	; (8008aa8 <_sbrk+0x64>)
 8008a94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008a96:	68fb      	ldr	r3, [r7, #12]
}
 8008a98:	4618      	mov	r0, r3
 8008a9a:	3718      	adds	r7, #24
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}
 8008aa0:	20010000 	.word	0x20010000
 8008aa4:	00000400 	.word	0x00000400
 8008aa8:	20000194 	.word	0x20000194
 8008aac:	20001508 	.word	0x20001508

08008ab0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b084      	sub	sp, #16
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d101      	bne.n	8008ac2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008abe:	2301      	movs	r3, #1
 8008ac0:	e0c1      	b.n	8008c46 <HAL_SPI_Init+0x196>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d108      	bne.n	8008adc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008ad2:	d009      	beq.n	8008ae8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	61da      	str	r2, [r3, #28]
 8008ada:	e005      	b.n	8008ae8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2200      	movs	r2, #0
 8008aec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008af4:	b2db      	uxtb	r3, r3
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d12a      	bne.n	8008b50 <HAL_SPI_Init+0xa0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2200      	movs	r2, #0
 8008afe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	4a52      	ldr	r2, [pc, #328]	; (8008c50 <HAL_SPI_Init+0x1a0>)
 8008b06:	665a      	str	r2, [r3, #100]	; 0x64
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	4a52      	ldr	r2, [pc, #328]	; (8008c54 <HAL_SPI_Init+0x1a4>)
 8008b0c:	669a      	str	r2, [r3, #104]	; 0x68
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	4a51      	ldr	r2, [pc, #324]	; (8008c58 <HAL_SPI_Init+0x1a8>)
 8008b12:	66da      	str	r2, [r3, #108]	; 0x6c
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	4a51      	ldr	r2, [pc, #324]	; (8008c5c <HAL_SPI_Init+0x1ac>)
 8008b18:	671a      	str	r2, [r3, #112]	; 0x70
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	4a50      	ldr	r2, [pc, #320]	; (8008c60 <HAL_SPI_Init+0x1b0>)
 8008b1e:	675a      	str	r2, [r3, #116]	; 0x74
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	4a50      	ldr	r2, [pc, #320]	; (8008c64 <HAL_SPI_Init+0x1b4>)
 8008b24:	679a      	str	r2, [r3, #120]	; 0x78
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	4a4f      	ldr	r2, [pc, #316]	; (8008c68 <HAL_SPI_Init+0x1b8>)
 8008b2a:	67da      	str	r2, [r3, #124]	; 0x7c
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	4a4f      	ldr	r2, [pc, #316]	; (8008c6c <HAL_SPI_Init+0x1bc>)
 8008b30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    if (hspi->MspInitCallback == NULL)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d103      	bne.n	8008b46 <HAL_SPI_Init+0x96>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	4a4b      	ldr	r2, [pc, #300]	; (8008c70 <HAL_SPI_Init+0x1c0>)
 8008b42:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2202      	movs	r2, #2
 8008b54:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	681a      	ldr	r2, [r3, #0]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b66:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	68db      	ldr	r3, [r3, #12]
 8008b6c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008b70:	d902      	bls.n	8008b78 <HAL_SPI_Init+0xc8>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008b72:	2300      	movs	r3, #0
 8008b74:	60fb      	str	r3, [r7, #12]
 8008b76:	e002      	b.n	8008b7e <HAL_SPI_Init+0xce>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008b78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008b7c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	68db      	ldr	r3, [r3, #12]
 8008b82:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008b86:	d007      	beq.n	8008b98 <HAL_SPI_Init+0xe8>
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	68db      	ldr	r3, [r3, #12]
 8008b8c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008b90:	d002      	beq.n	8008b98 <HAL_SPI_Init+0xe8>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2200      	movs	r2, #0
 8008b96:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	685b      	ldr	r3, [r3, #4]
 8008b9c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	689b      	ldr	r3, [r3, #8]
 8008ba4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008ba8:	431a      	orrs	r2, r3
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	691b      	ldr	r3, [r3, #16]
 8008bae:	f003 0302 	and.w	r3, r3, #2
 8008bb2:	431a      	orrs	r2, r3
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	695b      	ldr	r3, [r3, #20]
 8008bb8:	f003 0301 	and.w	r3, r3, #1
 8008bbc:	431a      	orrs	r2, r3
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	699b      	ldr	r3, [r3, #24]
 8008bc2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008bc6:	431a      	orrs	r2, r3
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	69db      	ldr	r3, [r3, #28]
 8008bcc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008bd0:	431a      	orrs	r2, r3
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6a1b      	ldr	r3, [r3, #32]
 8008bd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bda:	ea42 0103 	orr.w	r1, r2, r3
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008be2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	430a      	orrs	r2, r1
 8008bec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	699b      	ldr	r3, [r3, #24]
 8008bf2:	0c1b      	lsrs	r3, r3, #16
 8008bf4:	f003 0204 	and.w	r2, r3, #4
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bfc:	f003 0310 	and.w	r3, r3, #16
 8008c00:	431a      	orrs	r2, r3
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c06:	f003 0308 	and.w	r3, r3, #8
 8008c0a:	431a      	orrs	r2, r3
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	68db      	ldr	r3, [r3, #12]
 8008c10:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008c14:	ea42 0103 	orr.w	r1, r2, r3
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	430a      	orrs	r2, r1
 8008c24:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	69da      	ldr	r2, [r3, #28]
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008c34:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2201      	movs	r2, #1
 8008c40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008c44:	2300      	movs	r3, #0
}
 8008c46:	4618      	mov	r0, r3
 8008c48:	3710      	adds	r7, #16
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}
 8008c4e:	bf00      	nop
 8008c50:	08008e75 	.word	0x08008e75
 8008c54:	08008e87 	.word	0x08008e87
 8008c58:	08008e99 	.word	0x08008e99
 8008c5c:	08008eab 	.word	0x08008eab
 8008c60:	08008ebd 	.word	0x08008ebd
 8008c64:	08008ecf 	.word	0x08008ecf
 8008c68:	08008ee1 	.word	0x08008ee1
 8008c6c:	08008ef3 	.word	0x08008ef3
 8008c70:	08006dd1 	.word	0x08006dd1

08008c74 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b088      	sub	sp, #32
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	685b      	ldr	r3, [r3, #4]
 8008c82:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	689b      	ldr	r3, [r3, #8]
 8008c8a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008c8c:	69bb      	ldr	r3, [r7, #24]
 8008c8e:	099b      	lsrs	r3, r3, #6
 8008c90:	f003 0301 	and.w	r3, r3, #1
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d10f      	bne.n	8008cb8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008c98:	69bb      	ldr	r3, [r7, #24]
 8008c9a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d00a      	beq.n	8008cb8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008ca2:	69fb      	ldr	r3, [r7, #28]
 8008ca4:	099b      	lsrs	r3, r3, #6
 8008ca6:	f003 0301 	and.w	r3, r3, #1
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d004      	beq.n	8008cb8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	4798      	blx	r3
    return;
 8008cb6:	e0d8      	b.n	8008e6a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008cb8:	69bb      	ldr	r3, [r7, #24]
 8008cba:	085b      	lsrs	r3, r3, #1
 8008cbc:	f003 0301 	and.w	r3, r3, #1
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d00a      	beq.n	8008cda <HAL_SPI_IRQHandler+0x66>
 8008cc4:	69fb      	ldr	r3, [r7, #28]
 8008cc6:	09db      	lsrs	r3, r3, #7
 8008cc8:	f003 0301 	and.w	r3, r3, #1
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d004      	beq.n	8008cda <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	4798      	blx	r3
    return;
 8008cd8:	e0c7      	b.n	8008e6a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008cda:	69bb      	ldr	r3, [r7, #24]
 8008cdc:	095b      	lsrs	r3, r3, #5
 8008cde:	f003 0301 	and.w	r3, r3, #1
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d10c      	bne.n	8008d00 <HAL_SPI_IRQHandler+0x8c>
 8008ce6:	69bb      	ldr	r3, [r7, #24]
 8008ce8:	099b      	lsrs	r3, r3, #6
 8008cea:	f003 0301 	and.w	r3, r3, #1
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d106      	bne.n	8008d00 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008cf2:	69bb      	ldr	r3, [r7, #24]
 8008cf4:	0a1b      	lsrs	r3, r3, #8
 8008cf6:	f003 0301 	and.w	r3, r3, #1
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	f000 80b5 	beq.w	8008e6a <HAL_SPI_IRQHandler+0x1f6>
 8008d00:	69fb      	ldr	r3, [r7, #28]
 8008d02:	095b      	lsrs	r3, r3, #5
 8008d04:	f003 0301 	and.w	r3, r3, #1
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	f000 80ae 	beq.w	8008e6a <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008d0e:	69bb      	ldr	r3, [r7, #24]
 8008d10:	099b      	lsrs	r3, r3, #6
 8008d12:	f003 0301 	and.w	r3, r3, #1
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d023      	beq.n	8008d62 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008d20:	b2db      	uxtb	r3, r3
 8008d22:	2b03      	cmp	r3, #3
 8008d24:	d011      	beq.n	8008d4a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d2a:	f043 0204 	orr.w	r2, r3, #4
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008d32:	2300      	movs	r3, #0
 8008d34:	617b      	str	r3, [r7, #20]
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	68db      	ldr	r3, [r3, #12]
 8008d3c:	617b      	str	r3, [r7, #20]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	689b      	ldr	r3, [r3, #8]
 8008d44:	617b      	str	r3, [r7, #20]
 8008d46:	697b      	ldr	r3, [r7, #20]
 8008d48:	e00b      	b.n	8008d62 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	613b      	str	r3, [r7, #16]
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	68db      	ldr	r3, [r3, #12]
 8008d54:	613b      	str	r3, [r7, #16]
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	613b      	str	r3, [r7, #16]
 8008d5e:	693b      	ldr	r3, [r7, #16]
        return;
 8008d60:	e083      	b.n	8008e6a <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008d62:	69bb      	ldr	r3, [r7, #24]
 8008d64:	095b      	lsrs	r3, r3, #5
 8008d66:	f003 0301 	and.w	r3, r3, #1
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d014      	beq.n	8008d98 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d72:	f043 0201 	orr.w	r2, r3, #1
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	60fb      	str	r3, [r7, #12]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	689b      	ldr	r3, [r3, #8]
 8008d84:	60fb      	str	r3, [r7, #12]
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	681a      	ldr	r2, [r3, #0]
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d94:	601a      	str	r2, [r3, #0]
 8008d96:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008d98:	69bb      	ldr	r3, [r7, #24]
 8008d9a:	0a1b      	lsrs	r3, r3, #8
 8008d9c:	f003 0301 	and.w	r3, r3, #1
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d00c      	beq.n	8008dbe <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008da8:	f043 0208 	orr.w	r2, r3, #8
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008db0:	2300      	movs	r3, #0
 8008db2:	60bb      	str	r3, [r7, #8]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	689b      	ldr	r3, [r3, #8]
 8008dba:	60bb      	str	r3, [r7, #8]
 8008dbc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d050      	beq.n	8008e68 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	685a      	ldr	r2, [r3, #4]
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008dd4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2201      	movs	r2, #1
 8008dda:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008dde:	69fb      	ldr	r3, [r7, #28]
 8008de0:	f003 0302 	and.w	r3, r3, #2
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d104      	bne.n	8008df2 <HAL_SPI_IRQHandler+0x17e>
 8008de8:	69fb      	ldr	r3, [r7, #28]
 8008dea:	f003 0301 	and.w	r3, r3, #1
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d034      	beq.n	8008e5c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	685a      	ldr	r2, [r3, #4]
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f022 0203 	bic.w	r2, r2, #3
 8008e00:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d011      	beq.n	8008e2e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e0e:	4a18      	ldr	r2, [pc, #96]	; (8008e70 <HAL_SPI_IRQHandler+0x1fc>)
 8008e10:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e16:	4618      	mov	r0, r3
 8008e18:	f7fa f904 	bl	8003024 <HAL_DMA_Abort_IT>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d005      	beq.n	8008e2e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e26:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d017      	beq.n	8008e66 <HAL_SPI_IRQHandler+0x1f2>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e3a:	4a0d      	ldr	r2, [pc, #52]	; (8008e70 <HAL_SPI_IRQHandler+0x1fc>)
 8008e3c:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e42:	4618      	mov	r0, r3
 8008e44:	f7fa f8ee 	bl	8003024 <HAL_DMA_Abort_IT>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d00b      	beq.n	8008e66 <HAL_SPI_IRQHandler+0x1f2>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e52:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8008e5a:	e004      	b.n	8008e66 <HAL_SPI_IRQHandler+0x1f2>
      }
      else
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	4798      	blx	r3
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008e64:	e000      	b.n	8008e68 <HAL_SPI_IRQHandler+0x1f4>
        if (hspi->hdmatx != NULL)
 8008e66:	bf00      	nop
    return;
 8008e68:	bf00      	nop
  }
}
 8008e6a:	3720      	adds	r7, #32
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}
 8008e70:	08008f05 	.word	0x08008f05

08008e74 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b083      	sub	sp, #12
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8008e7c:	bf00      	nop
 8008e7e:	370c      	adds	r7, #12
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bc80      	pop	{r7}
 8008e84:	4770      	bx	lr

08008e86 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008e86:	b480      	push	{r7}
 8008e88:	b083      	sub	sp, #12
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8008e8e:	bf00      	nop
 8008e90:	370c      	adds	r7, #12
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bc80      	pop	{r7}
 8008e96:	4770      	bx	lr

08008e98 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008e98:	b480      	push	{r7}
 8008e9a:	b083      	sub	sp, #12
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8008ea0:	bf00      	nop
 8008ea2:	370c      	adds	r7, #12
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bc80      	pop	{r7}
 8008ea8:	4770      	bx	lr

08008eaa <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008eaa:	b480      	push	{r7}
 8008eac:	b083      	sub	sp, #12
 8008eae:	af00      	add	r7, sp, #0
 8008eb0:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8008eb2:	bf00      	nop
 8008eb4:	370c      	adds	r7, #12
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bc80      	pop	{r7}
 8008eba:	4770      	bx	lr

08008ebc <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b083      	sub	sp, #12
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8008ec4:	bf00      	nop
 8008ec6:	370c      	adds	r7, #12
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bc80      	pop	{r7}
 8008ecc:	4770      	bx	lr

08008ece <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008ece:	b480      	push	{r7}
 8008ed0:	b083      	sub	sp, #12
 8008ed2:	af00      	add	r7, sp, #0
 8008ed4:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8008ed6:	bf00      	nop
 8008ed8:	370c      	adds	r7, #12
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bc80      	pop	{r7}
 8008ede:	4770      	bx	lr

08008ee0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b083      	sub	sp, #12
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008ee8:	bf00      	nop
 8008eea:	370c      	adds	r7, #12
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bc80      	pop	{r7}
 8008ef0:	4770      	bx	lr

08008ef2 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008ef2:	b480      	push	{r7}
 8008ef4:	b083      	sub	sp, #12
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 8008efa:	bf00      	nop
 8008efc:	370c      	adds	r7, #12
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bc80      	pop	{r7}
 8008f02:	4770      	bx	lr

08008f04 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b084      	sub	sp, #16
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f10:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	2200      	movs	r2, #0
 8008f16:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f24:	68f8      	ldr	r0, [r7, #12]
 8008f26:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008f28:	bf00      	nop
 8008f2a:	3710      	adds	r7, #16
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	bd80      	pop	{r7, pc}

08008f30 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b082      	sub	sp, #8
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d101      	bne.n	8008f42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f3e:	2301      	movs	r3, #1
 8008f40:	e040      	b.n	8008fc4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d106      	bne.n	8008f58 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f52:	6878      	ldr	r0, [r7, #4]
 8008f54:	f7fd ffd2 	bl	8006efc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2224      	movs	r2, #36	; 0x24
 8008f5c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	681a      	ldr	r2, [r3, #0]
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f022 0201 	bic.w	r2, r2, #1
 8008f6c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f000 fbbc 	bl	80096ec <UART_SetConfig>
 8008f74:	4603      	mov	r3, r0
 8008f76:	2b01      	cmp	r3, #1
 8008f78:	d101      	bne.n	8008f7e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008f7a:	2301      	movs	r3, #1
 8008f7c:	e022      	b.n	8008fc4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d002      	beq.n	8008f8c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f000 fd86 	bl	8009a98 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	685a      	ldr	r2, [r3, #4]
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008f9a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	689a      	ldr	r2, [r3, #8]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008faa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	681a      	ldr	r2, [r3, #0]
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f042 0201 	orr.w	r2, r2, #1
 8008fba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	f000 fe0c 	bl	8009bda <UART_CheckIdleState>
 8008fc2:	4603      	mov	r3, r0
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3708      	adds	r7, #8
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd80      	pop	{r7, pc}

08008fcc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b08a      	sub	sp, #40	; 0x28
 8008fd0:	af02      	add	r7, sp, #8
 8008fd2:	60f8      	str	r0, [r7, #12]
 8008fd4:	60b9      	str	r1, [r7, #8]
 8008fd6:	603b      	str	r3, [r7, #0]
 8008fd8:	4613      	mov	r3, r2
 8008fda:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008fe0:	2b20      	cmp	r3, #32
 8008fe2:	f040 8082 	bne.w	80090ea <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d002      	beq.n	8008ff2 <HAL_UART_Transmit+0x26>
 8008fec:	88fb      	ldrh	r3, [r7, #6]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d101      	bne.n	8008ff6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	e07a      	b.n	80090ec <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008ffc:	2b01      	cmp	r3, #1
 8008ffe:	d101      	bne.n	8009004 <HAL_UART_Transmit+0x38>
 8009000:	2302      	movs	r3, #2
 8009002:	e073      	b.n	80090ec <HAL_UART_Transmit+0x120>
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2201      	movs	r2, #1
 8009008:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2200      	movs	r2, #0
 8009010:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	2221      	movs	r2, #33	; 0x21
 8009018:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800901a:	f7fd fc97 	bl	800694c <HAL_GetTick>
 800901e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	88fa      	ldrh	r2, [r7, #6]
 8009024:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	88fa      	ldrh	r2, [r7, #6]
 800902c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	689b      	ldr	r3, [r3, #8]
 8009034:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009038:	d108      	bne.n	800904c <HAL_UART_Transmit+0x80>
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	691b      	ldr	r3, [r3, #16]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d104      	bne.n	800904c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8009042:	2300      	movs	r3, #0
 8009044:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	61bb      	str	r3, [r7, #24]
 800904a:	e003      	b.n	8009054 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009050:	2300      	movs	r3, #0
 8009052:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	2200      	movs	r2, #0
 8009058:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800905c:	e02d      	b.n	80090ba <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	9300      	str	r3, [sp, #0]
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	2200      	movs	r2, #0
 8009066:	2180      	movs	r1, #128	; 0x80
 8009068:	68f8      	ldr	r0, [r7, #12]
 800906a:	f000 fdff 	bl	8009c6c <UART_WaitOnFlagUntilTimeout>
 800906e:	4603      	mov	r3, r0
 8009070:	2b00      	cmp	r3, #0
 8009072:	d001      	beq.n	8009078 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8009074:	2303      	movs	r3, #3
 8009076:	e039      	b.n	80090ec <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8009078:	69fb      	ldr	r3, [r7, #28]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d10b      	bne.n	8009096 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800907e:	69bb      	ldr	r3, [r7, #24]
 8009080:	881a      	ldrh	r2, [r3, #0]
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800908a:	b292      	uxth	r2, r2
 800908c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800908e:	69bb      	ldr	r3, [r7, #24]
 8009090:	3302      	adds	r3, #2
 8009092:	61bb      	str	r3, [r7, #24]
 8009094:	e008      	b.n	80090a8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009096:	69fb      	ldr	r3, [r7, #28]
 8009098:	781a      	ldrb	r2, [r3, #0]
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	b292      	uxth	r2, r2
 80090a0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80090a2:	69fb      	ldr	r3, [r7, #28]
 80090a4:	3301      	adds	r3, #1
 80090a6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80090ae:	b29b      	uxth	r3, r3
 80090b0:	3b01      	subs	r3, #1
 80090b2:	b29a      	uxth	r2, r3
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80090c0:	b29b      	uxth	r3, r3
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d1cb      	bne.n	800905e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	9300      	str	r3, [sp, #0]
 80090ca:	697b      	ldr	r3, [r7, #20]
 80090cc:	2200      	movs	r2, #0
 80090ce:	2140      	movs	r1, #64	; 0x40
 80090d0:	68f8      	ldr	r0, [r7, #12]
 80090d2:	f000 fdcb 	bl	8009c6c <UART_WaitOnFlagUntilTimeout>
 80090d6:	4603      	mov	r3, r0
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d001      	beq.n	80090e0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80090dc:	2303      	movs	r3, #3
 80090de:	e005      	b.n	80090ec <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	2220      	movs	r2, #32
 80090e4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80090e6:	2300      	movs	r3, #0
 80090e8:	e000      	b.n	80090ec <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80090ea:	2302      	movs	r3, #2
  }
}
 80090ec:	4618      	mov	r0, r3
 80090ee:	3720      	adds	r7, #32
 80090f0:	46bd      	mov	sp, r7
 80090f2:	bd80      	pop	{r7, pc}

080090f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b0ba      	sub	sp, #232	; 0xe8
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	69db      	ldr	r3, [r3, #28]
 8009102:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	689b      	ldr	r3, [r3, #8]
 8009116:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800911a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800911e:	f640 030f 	movw	r3, #2063	; 0x80f
 8009122:	4013      	ands	r3, r2
 8009124:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009128:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800912c:	2b00      	cmp	r3, #0
 800912e:	d115      	bne.n	800915c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009130:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009134:	f003 0320 	and.w	r3, r3, #32
 8009138:	2b00      	cmp	r3, #0
 800913a:	d00f      	beq.n	800915c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800913c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009140:	f003 0320 	and.w	r3, r3, #32
 8009144:	2b00      	cmp	r3, #0
 8009146:	d009      	beq.n	800915c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800914c:	2b00      	cmp	r3, #0
 800914e:	f000 82a3 	beq.w	8009698 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	4798      	blx	r3
      }
      return;
 800915a:	e29d      	b.n	8009698 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800915c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009160:	2b00      	cmp	r3, #0
 8009162:	f000 8117 	beq.w	8009394 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009166:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800916a:	f003 0301 	and.w	r3, r3, #1
 800916e:	2b00      	cmp	r3, #0
 8009170:	d106      	bne.n	8009180 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009172:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8009176:	4b85      	ldr	r3, [pc, #532]	; (800938c <HAL_UART_IRQHandler+0x298>)
 8009178:	4013      	ands	r3, r2
 800917a:	2b00      	cmp	r3, #0
 800917c:	f000 810a 	beq.w	8009394 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009180:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009184:	f003 0301 	and.w	r3, r3, #1
 8009188:	2b00      	cmp	r3, #0
 800918a:	d011      	beq.n	80091b0 <HAL_UART_IRQHandler+0xbc>
 800918c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009194:	2b00      	cmp	r3, #0
 8009196:	d00b      	beq.n	80091b0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	2201      	movs	r2, #1
 800919e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80091a6:	f043 0201 	orr.w	r2, r3, #1
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091b4:	f003 0302 	and.w	r3, r3, #2
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d011      	beq.n	80091e0 <HAL_UART_IRQHandler+0xec>
 80091bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80091c0:	f003 0301 	and.w	r3, r3, #1
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d00b      	beq.n	80091e0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	2202      	movs	r2, #2
 80091ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80091d6:	f043 0204 	orr.w	r2, r3, #4
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091e4:	f003 0304 	and.w	r3, r3, #4
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d011      	beq.n	8009210 <HAL_UART_IRQHandler+0x11c>
 80091ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80091f0:	f003 0301 	and.w	r3, r3, #1
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d00b      	beq.n	8009210 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	2204      	movs	r2, #4
 80091fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009206:	f043 0202 	orr.w	r2, r3, #2
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009210:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009214:	f003 0308 	and.w	r3, r3, #8
 8009218:	2b00      	cmp	r3, #0
 800921a:	d017      	beq.n	800924c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800921c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009220:	f003 0320 	and.w	r3, r3, #32
 8009224:	2b00      	cmp	r3, #0
 8009226:	d105      	bne.n	8009234 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009228:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800922c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009230:	2b00      	cmp	r3, #0
 8009232:	d00b      	beq.n	800924c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	2208      	movs	r2, #8
 800923a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009242:	f043 0208 	orr.w	r2, r3, #8
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800924c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009250:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009254:	2b00      	cmp	r3, #0
 8009256:	d012      	beq.n	800927e <HAL_UART_IRQHandler+0x18a>
 8009258:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800925c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009260:	2b00      	cmp	r3, #0
 8009262:	d00c      	beq.n	800927e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800926c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009274:	f043 0220 	orr.w	r2, r3, #32
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009284:	2b00      	cmp	r3, #0
 8009286:	f000 8209 	beq.w	800969c <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800928a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800928e:	f003 0320 	and.w	r3, r3, #32
 8009292:	2b00      	cmp	r3, #0
 8009294:	d00d      	beq.n	80092b2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009296:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800929a:	f003 0320 	and.w	r3, r3, #32
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d007      	beq.n	80092b2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d003      	beq.n	80092b2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80092b8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	689b      	ldr	r3, [r3, #8]
 80092c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092c6:	2b40      	cmp	r3, #64	; 0x40
 80092c8:	d005      	beq.n	80092d6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80092ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80092ce:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d04f      	beq.n	8009376 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f000 fd8c 	bl	8009df4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	689b      	ldr	r3, [r3, #8]
 80092e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092e6:	2b40      	cmp	r3, #64	; 0x40
 80092e8:	d141      	bne.n	800936e <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	3308      	adds	r3, #8
 80092f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80092f8:	e853 3f00 	ldrex	r3, [r3]
 80092fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009300:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009304:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009308:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	3308      	adds	r3, #8
 8009312:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009316:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800931a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800931e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009322:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009326:	e841 2300 	strex	r3, r2, [r1]
 800932a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800932e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009332:	2b00      	cmp	r3, #0
 8009334:	d1d9      	bne.n	80092ea <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800933a:	2b00      	cmp	r3, #0
 800933c:	d013      	beq.n	8009366 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009342:	4a13      	ldr	r2, [pc, #76]	; (8009390 <HAL_UART_IRQHandler+0x29c>)
 8009344:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800934a:	4618      	mov	r0, r3
 800934c:	f7f9 fe6a 	bl	8003024 <HAL_DMA_Abort_IT>
 8009350:	4603      	mov	r3, r0
 8009352:	2b00      	cmp	r3, #0
 8009354:	d017      	beq.n	8009386 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800935a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800935c:	687a      	ldr	r2, [r7, #4]
 800935e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8009360:	4610      	mov	r0, r2
 8009362:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009364:	e00f      	b.n	8009386 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009366:	6878      	ldr	r0, [r7, #4]
 8009368:	f000 f9ab 	bl	80096c2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800936c:	e00b      	b.n	8009386 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f000 f9a7 	bl	80096c2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009374:	e007      	b.n	8009386 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f000 f9a3 	bl	80096c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2200      	movs	r2, #0
 8009380:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8009384:	e18a      	b.n	800969c <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009386:	bf00      	nop
    return;
 8009388:	e188      	b.n	800969c <HAL_UART_IRQHandler+0x5a8>
 800938a:	bf00      	nop
 800938c:	04000120 	.word	0x04000120
 8009390:	08009eb9 	.word	0x08009eb9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009398:	2b01      	cmp	r3, #1
 800939a:	f040 8143 	bne.w	8009624 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800939e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093a2:	f003 0310 	and.w	r3, r3, #16
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	f000 813c 	beq.w	8009624 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80093ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80093b0:	f003 0310 	and.w	r3, r3, #16
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	f000 8135 	beq.w	8009624 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	2210      	movs	r2, #16
 80093c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	689b      	ldr	r3, [r3, #8]
 80093c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093cc:	2b40      	cmp	r3, #64	; 0x40
 80093ce:	f040 80b1 	bne.w	8009534 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	685b      	ldr	r3, [r3, #4]
 80093da:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80093de:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	f000 815c 	beq.w	80096a0 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80093ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80093f2:	429a      	cmp	r2, r3
 80093f4:	f080 8154 	bcs.w	80096a0 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80093fe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009406:	699b      	ldr	r3, [r3, #24]
 8009408:	2b20      	cmp	r3, #32
 800940a:	f000 8085 	beq.w	8009518 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009416:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800941a:	e853 3f00 	ldrex	r3, [r3]
 800941e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009422:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009426:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800942a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	461a      	mov	r2, r3
 8009434:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009438:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800943c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009440:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009444:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009448:	e841 2300 	strex	r3, r2, [r1]
 800944c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009450:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009454:	2b00      	cmp	r3, #0
 8009456:	d1da      	bne.n	800940e <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	3308      	adds	r3, #8
 800945e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009460:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009462:	e853 3f00 	ldrex	r3, [r3]
 8009466:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009468:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800946a:	f023 0301 	bic.w	r3, r3, #1
 800946e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	3308      	adds	r3, #8
 8009478:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800947c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009480:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009482:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009484:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009488:	e841 2300 	strex	r3, r2, [r1]
 800948c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800948e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009490:	2b00      	cmp	r3, #0
 8009492:	d1e1      	bne.n	8009458 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	3308      	adds	r3, #8
 800949a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800949c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800949e:	e853 3f00 	ldrex	r3, [r3]
 80094a2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80094a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80094a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80094aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	3308      	adds	r3, #8
 80094b4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80094b8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80094ba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094bc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80094be:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80094c0:	e841 2300 	strex	r3, r2, [r1]
 80094c4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80094c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d1e3      	bne.n	8009494 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2220      	movs	r2, #32
 80094d0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2200      	movs	r2, #0
 80094d6:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094e0:	e853 3f00 	ldrex	r3, [r3]
 80094e4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80094e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80094e8:	f023 0310 	bic.w	r3, r3, #16
 80094ec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	461a      	mov	r2, r3
 80094f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80094fa:	65bb      	str	r3, [r7, #88]	; 0x58
 80094fc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094fe:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009500:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009502:	e841 2300 	strex	r3, r2, [r1]
 8009506:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009508:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800950a:	2b00      	cmp	r3, #0
 800950c:	d1e4      	bne.n	80094d8 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009512:	4618      	mov	r0, r3
 8009514:	f7f9 fd4e 	bl	8002fb4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009524:	b29b      	uxth	r3, r3
 8009526:	1ad3      	subs	r3, r2, r3
 8009528:	b29b      	uxth	r3, r3
 800952a:	4619      	mov	r1, r3
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f000 f8d1 	bl	80096d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009532:	e0b5      	b.n	80096a0 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009540:	b29b      	uxth	r3, r3
 8009542:	1ad3      	subs	r3, r2, r3
 8009544:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800954e:	b29b      	uxth	r3, r3
 8009550:	2b00      	cmp	r3, #0
 8009552:	f000 80a7 	beq.w	80096a4 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8009556:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800955a:	2b00      	cmp	r3, #0
 800955c:	f000 80a2 	beq.w	80096a4 <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009568:	e853 3f00 	ldrex	r3, [r3]
 800956c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800956e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009570:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009574:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	461a      	mov	r2, r3
 800957e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009582:	647b      	str	r3, [r7, #68]	; 0x44
 8009584:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009586:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009588:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800958a:	e841 2300 	strex	r3, r2, [r1]
 800958e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009590:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009592:	2b00      	cmp	r3, #0
 8009594:	d1e4      	bne.n	8009560 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	3308      	adds	r3, #8
 800959c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800959e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095a0:	e853 3f00 	ldrex	r3, [r3]
 80095a4:	623b      	str	r3, [r7, #32]
   return(result);
 80095a6:	6a3b      	ldr	r3, [r7, #32]
 80095a8:	f023 0301 	bic.w	r3, r3, #1
 80095ac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	3308      	adds	r3, #8
 80095b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80095ba:	633a      	str	r2, [r7, #48]	; 0x30
 80095bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80095c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80095c2:	e841 2300 	strex	r3, r2, [r1]
 80095c6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80095c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d1e3      	bne.n	8009596 <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	2220      	movs	r2, #32
 80095d2:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	2200      	movs	r2, #0
 80095d8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2200      	movs	r2, #0
 80095de:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095e6:	693b      	ldr	r3, [r7, #16]
 80095e8:	e853 3f00 	ldrex	r3, [r3]
 80095ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	f023 0310 	bic.w	r3, r3, #16
 80095f4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	461a      	mov	r2, r3
 80095fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009602:	61fb      	str	r3, [r7, #28]
 8009604:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009606:	69b9      	ldr	r1, [r7, #24]
 8009608:	69fa      	ldr	r2, [r7, #28]
 800960a:	e841 2300 	strex	r3, r2, [r1]
 800960e:	617b      	str	r3, [r7, #20]
   return(result);
 8009610:	697b      	ldr	r3, [r7, #20]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d1e4      	bne.n	80095e0 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009616:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800961a:	4619      	mov	r1, r3
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f000 f859 	bl	80096d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009622:	e03f      	b.n	80096a4 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009628:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800962c:	2b00      	cmp	r3, #0
 800962e:	d00e      	beq.n	800964e <HAL_UART_IRQHandler+0x55a>
 8009630:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009634:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009638:	2b00      	cmp	r3, #0
 800963a:	d008      	beq.n	800964e <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009644:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f000 fc76 	bl	8009f38 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800964c:	e02d      	b.n	80096aa <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800964e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009656:	2b00      	cmp	r3, #0
 8009658:	d00e      	beq.n	8009678 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800965a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800965e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009662:	2b00      	cmp	r3, #0
 8009664:	d008      	beq.n	8009678 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800966a:	2b00      	cmp	r3, #0
 800966c:	d01c      	beq.n	80096a8 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009672:	6878      	ldr	r0, [r7, #4]
 8009674:	4798      	blx	r3
    }
    return;
 8009676:	e017      	b.n	80096a8 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800967c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009680:	2b00      	cmp	r3, #0
 8009682:	d012      	beq.n	80096aa <HAL_UART_IRQHandler+0x5b6>
 8009684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009688:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800968c:	2b00      	cmp	r3, #0
 800968e:	d00c      	beq.n	80096aa <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f000 fc27 	bl	8009ee4 <UART_EndTransmit_IT>
    return;
 8009696:	e008      	b.n	80096aa <HAL_UART_IRQHandler+0x5b6>
      return;
 8009698:	bf00      	nop
 800969a:	e006      	b.n	80096aa <HAL_UART_IRQHandler+0x5b6>
    return;
 800969c:	bf00      	nop
 800969e:	e004      	b.n	80096aa <HAL_UART_IRQHandler+0x5b6>
      return;
 80096a0:	bf00      	nop
 80096a2:	e002      	b.n	80096aa <HAL_UART_IRQHandler+0x5b6>
      return;
 80096a4:	bf00      	nop
 80096a6:	e000      	b.n	80096aa <HAL_UART_IRQHandler+0x5b6>
    return;
 80096a8:	bf00      	nop
  }

}
 80096aa:	37e8      	adds	r7, #232	; 0xe8
 80096ac:	46bd      	mov	sp, r7
 80096ae:	bd80      	pop	{r7, pc}

080096b0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80096b0:	b480      	push	{r7}
 80096b2:	b083      	sub	sp, #12
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80096b8:	bf00      	nop
 80096ba:	370c      	adds	r7, #12
 80096bc:	46bd      	mov	sp, r7
 80096be:	bc80      	pop	{r7}
 80096c0:	4770      	bx	lr

080096c2 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80096c2:	b480      	push	{r7}
 80096c4:	b083      	sub	sp, #12
 80096c6:	af00      	add	r7, sp, #0
 80096c8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80096ca:	bf00      	nop
 80096cc:	370c      	adds	r7, #12
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bc80      	pop	{r7}
 80096d2:	4770      	bx	lr

080096d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80096d4:	b480      	push	{r7}
 80096d6:	b083      	sub	sp, #12
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
 80096dc:	460b      	mov	r3, r1
 80096de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80096e0:	bf00      	nop
 80096e2:	370c      	adds	r7, #12
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bc80      	pop	{r7}
 80096e8:	4770      	bx	lr
	...

080096ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b088      	sub	sp, #32
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80096f4:	2300      	movs	r3, #0
 80096f6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	689a      	ldr	r2, [r3, #8]
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	691b      	ldr	r3, [r3, #16]
 8009700:	431a      	orrs	r2, r3
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	695b      	ldr	r3, [r3, #20]
 8009706:	431a      	orrs	r2, r3
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	69db      	ldr	r3, [r3, #28]
 800970c:	4313      	orrs	r3, r2
 800970e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	681a      	ldr	r2, [r3, #0]
 8009716:	4b92      	ldr	r3, [pc, #584]	; (8009960 <UART_SetConfig+0x274>)
 8009718:	4013      	ands	r3, r2
 800971a:	687a      	ldr	r2, [r7, #4]
 800971c:	6812      	ldr	r2, [r2, #0]
 800971e:	6979      	ldr	r1, [r7, #20]
 8009720:	430b      	orrs	r3, r1
 8009722:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	685b      	ldr	r3, [r3, #4]
 800972a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	68da      	ldr	r2, [r3, #12]
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	430a      	orrs	r2, r1
 8009738:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	699b      	ldr	r3, [r3, #24]
 800973e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6a1b      	ldr	r3, [r3, #32]
 8009744:	697a      	ldr	r2, [r7, #20]
 8009746:	4313      	orrs	r3, r2
 8009748:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	689b      	ldr	r3, [r3, #8]
 8009750:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	697a      	ldr	r2, [r7, #20]
 800975a:	430a      	orrs	r2, r1
 800975c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	4a80      	ldr	r2, [pc, #512]	; (8009964 <UART_SetConfig+0x278>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d120      	bne.n	80097aa <UART_SetConfig+0xbe>
 8009768:	4b7f      	ldr	r3, [pc, #508]	; (8009968 <UART_SetConfig+0x27c>)
 800976a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800976c:	f003 0303 	and.w	r3, r3, #3
 8009770:	2b03      	cmp	r3, #3
 8009772:	d817      	bhi.n	80097a4 <UART_SetConfig+0xb8>
 8009774:	a201      	add	r2, pc, #4	; (adr r2, 800977c <UART_SetConfig+0x90>)
 8009776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800977a:	bf00      	nop
 800977c:	0800978d 	.word	0x0800978d
 8009780:	08009799 	.word	0x08009799
 8009784:	0800979f 	.word	0x0800979f
 8009788:	08009793 	.word	0x08009793
 800978c:	2301      	movs	r3, #1
 800978e:	77fb      	strb	r3, [r7, #31]
 8009790:	e0b5      	b.n	80098fe <UART_SetConfig+0x212>
 8009792:	2302      	movs	r3, #2
 8009794:	77fb      	strb	r3, [r7, #31]
 8009796:	e0b2      	b.n	80098fe <UART_SetConfig+0x212>
 8009798:	2304      	movs	r3, #4
 800979a:	77fb      	strb	r3, [r7, #31]
 800979c:	e0af      	b.n	80098fe <UART_SetConfig+0x212>
 800979e:	2308      	movs	r3, #8
 80097a0:	77fb      	strb	r3, [r7, #31]
 80097a2:	e0ac      	b.n	80098fe <UART_SetConfig+0x212>
 80097a4:	2310      	movs	r3, #16
 80097a6:	77fb      	strb	r3, [r7, #31]
 80097a8:	e0a9      	b.n	80098fe <UART_SetConfig+0x212>
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4a6f      	ldr	r2, [pc, #444]	; (800996c <UART_SetConfig+0x280>)
 80097b0:	4293      	cmp	r3, r2
 80097b2:	d124      	bne.n	80097fe <UART_SetConfig+0x112>
 80097b4:	4b6c      	ldr	r3, [pc, #432]	; (8009968 <UART_SetConfig+0x27c>)
 80097b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80097bc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80097c0:	d011      	beq.n	80097e6 <UART_SetConfig+0xfa>
 80097c2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80097c6:	d817      	bhi.n	80097f8 <UART_SetConfig+0x10c>
 80097c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80097cc:	d011      	beq.n	80097f2 <UART_SetConfig+0x106>
 80097ce:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80097d2:	d811      	bhi.n	80097f8 <UART_SetConfig+0x10c>
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d003      	beq.n	80097e0 <UART_SetConfig+0xf4>
 80097d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80097dc:	d006      	beq.n	80097ec <UART_SetConfig+0x100>
 80097de:	e00b      	b.n	80097f8 <UART_SetConfig+0x10c>
 80097e0:	2300      	movs	r3, #0
 80097e2:	77fb      	strb	r3, [r7, #31]
 80097e4:	e08b      	b.n	80098fe <UART_SetConfig+0x212>
 80097e6:	2302      	movs	r3, #2
 80097e8:	77fb      	strb	r3, [r7, #31]
 80097ea:	e088      	b.n	80098fe <UART_SetConfig+0x212>
 80097ec:	2304      	movs	r3, #4
 80097ee:	77fb      	strb	r3, [r7, #31]
 80097f0:	e085      	b.n	80098fe <UART_SetConfig+0x212>
 80097f2:	2308      	movs	r3, #8
 80097f4:	77fb      	strb	r3, [r7, #31]
 80097f6:	e082      	b.n	80098fe <UART_SetConfig+0x212>
 80097f8:	2310      	movs	r3, #16
 80097fa:	77fb      	strb	r3, [r7, #31]
 80097fc:	e07f      	b.n	80098fe <UART_SetConfig+0x212>
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	4a5b      	ldr	r2, [pc, #364]	; (8009970 <UART_SetConfig+0x284>)
 8009804:	4293      	cmp	r3, r2
 8009806:	d124      	bne.n	8009852 <UART_SetConfig+0x166>
 8009808:	4b57      	ldr	r3, [pc, #348]	; (8009968 <UART_SetConfig+0x27c>)
 800980a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800980c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8009810:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8009814:	d011      	beq.n	800983a <UART_SetConfig+0x14e>
 8009816:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800981a:	d817      	bhi.n	800984c <UART_SetConfig+0x160>
 800981c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009820:	d011      	beq.n	8009846 <UART_SetConfig+0x15a>
 8009822:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009826:	d811      	bhi.n	800984c <UART_SetConfig+0x160>
 8009828:	2b00      	cmp	r3, #0
 800982a:	d003      	beq.n	8009834 <UART_SetConfig+0x148>
 800982c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009830:	d006      	beq.n	8009840 <UART_SetConfig+0x154>
 8009832:	e00b      	b.n	800984c <UART_SetConfig+0x160>
 8009834:	2300      	movs	r3, #0
 8009836:	77fb      	strb	r3, [r7, #31]
 8009838:	e061      	b.n	80098fe <UART_SetConfig+0x212>
 800983a:	2302      	movs	r3, #2
 800983c:	77fb      	strb	r3, [r7, #31]
 800983e:	e05e      	b.n	80098fe <UART_SetConfig+0x212>
 8009840:	2304      	movs	r3, #4
 8009842:	77fb      	strb	r3, [r7, #31]
 8009844:	e05b      	b.n	80098fe <UART_SetConfig+0x212>
 8009846:	2308      	movs	r3, #8
 8009848:	77fb      	strb	r3, [r7, #31]
 800984a:	e058      	b.n	80098fe <UART_SetConfig+0x212>
 800984c:	2310      	movs	r3, #16
 800984e:	77fb      	strb	r3, [r7, #31]
 8009850:	e055      	b.n	80098fe <UART_SetConfig+0x212>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4a47      	ldr	r2, [pc, #284]	; (8009974 <UART_SetConfig+0x288>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d124      	bne.n	80098a6 <UART_SetConfig+0x1ba>
 800985c:	4b42      	ldr	r3, [pc, #264]	; (8009968 <UART_SetConfig+0x27c>)
 800985e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009860:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8009864:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009868:	d011      	beq.n	800988e <UART_SetConfig+0x1a2>
 800986a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800986e:	d817      	bhi.n	80098a0 <UART_SetConfig+0x1b4>
 8009870:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009874:	d011      	beq.n	800989a <UART_SetConfig+0x1ae>
 8009876:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800987a:	d811      	bhi.n	80098a0 <UART_SetConfig+0x1b4>
 800987c:	2b00      	cmp	r3, #0
 800987e:	d003      	beq.n	8009888 <UART_SetConfig+0x19c>
 8009880:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009884:	d006      	beq.n	8009894 <UART_SetConfig+0x1a8>
 8009886:	e00b      	b.n	80098a0 <UART_SetConfig+0x1b4>
 8009888:	2300      	movs	r3, #0
 800988a:	77fb      	strb	r3, [r7, #31]
 800988c:	e037      	b.n	80098fe <UART_SetConfig+0x212>
 800988e:	2302      	movs	r3, #2
 8009890:	77fb      	strb	r3, [r7, #31]
 8009892:	e034      	b.n	80098fe <UART_SetConfig+0x212>
 8009894:	2304      	movs	r3, #4
 8009896:	77fb      	strb	r3, [r7, #31]
 8009898:	e031      	b.n	80098fe <UART_SetConfig+0x212>
 800989a:	2308      	movs	r3, #8
 800989c:	77fb      	strb	r3, [r7, #31]
 800989e:	e02e      	b.n	80098fe <UART_SetConfig+0x212>
 80098a0:	2310      	movs	r3, #16
 80098a2:	77fb      	strb	r3, [r7, #31]
 80098a4:	e02b      	b.n	80098fe <UART_SetConfig+0x212>
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	4a33      	ldr	r2, [pc, #204]	; (8009978 <UART_SetConfig+0x28c>)
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d124      	bne.n	80098fa <UART_SetConfig+0x20e>
 80098b0:	4b2d      	ldr	r3, [pc, #180]	; (8009968 <UART_SetConfig+0x27c>)
 80098b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098b4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80098b8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80098bc:	d011      	beq.n	80098e2 <UART_SetConfig+0x1f6>
 80098be:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80098c2:	d817      	bhi.n	80098f4 <UART_SetConfig+0x208>
 80098c4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80098c8:	d011      	beq.n	80098ee <UART_SetConfig+0x202>
 80098ca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80098ce:	d811      	bhi.n	80098f4 <UART_SetConfig+0x208>
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d003      	beq.n	80098dc <UART_SetConfig+0x1f0>
 80098d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80098d8:	d006      	beq.n	80098e8 <UART_SetConfig+0x1fc>
 80098da:	e00b      	b.n	80098f4 <UART_SetConfig+0x208>
 80098dc:	2300      	movs	r3, #0
 80098de:	77fb      	strb	r3, [r7, #31]
 80098e0:	e00d      	b.n	80098fe <UART_SetConfig+0x212>
 80098e2:	2302      	movs	r3, #2
 80098e4:	77fb      	strb	r3, [r7, #31]
 80098e6:	e00a      	b.n	80098fe <UART_SetConfig+0x212>
 80098e8:	2304      	movs	r3, #4
 80098ea:	77fb      	strb	r3, [r7, #31]
 80098ec:	e007      	b.n	80098fe <UART_SetConfig+0x212>
 80098ee:	2308      	movs	r3, #8
 80098f0:	77fb      	strb	r3, [r7, #31]
 80098f2:	e004      	b.n	80098fe <UART_SetConfig+0x212>
 80098f4:	2310      	movs	r3, #16
 80098f6:	77fb      	strb	r3, [r7, #31]
 80098f8:	e001      	b.n	80098fe <UART_SetConfig+0x212>
 80098fa:	2310      	movs	r3, #16
 80098fc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	69db      	ldr	r3, [r3, #28]
 8009902:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009906:	d16c      	bne.n	80099e2 <UART_SetConfig+0x2f6>
  {
    switch (clocksource)
 8009908:	7ffb      	ldrb	r3, [r7, #31]
 800990a:	2b08      	cmp	r3, #8
 800990c:	d838      	bhi.n	8009980 <UART_SetConfig+0x294>
 800990e:	a201      	add	r2, pc, #4	; (adr r2, 8009914 <UART_SetConfig+0x228>)
 8009910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009914:	08009939 	.word	0x08009939
 8009918:	08009941 	.word	0x08009941
 800991c:	08009949 	.word	0x08009949
 8009920:	08009981 	.word	0x08009981
 8009924:	0800994f 	.word	0x0800994f
 8009928:	08009981 	.word	0x08009981
 800992c:	08009981 	.word	0x08009981
 8009930:	08009981 	.word	0x08009981
 8009934:	08009957 	.word	0x08009957
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009938:	f7fe fdae 	bl	8008498 <HAL_RCC_GetPCLK1Freq>
 800993c:	61b8      	str	r0, [r7, #24]
        break;
 800993e:	e024      	b.n	800998a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009940:	f7fe fdcc 	bl	80084dc <HAL_RCC_GetPCLK2Freq>
 8009944:	61b8      	str	r0, [r7, #24]
        break;
 8009946:	e020      	b.n	800998a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009948:	4b0c      	ldr	r3, [pc, #48]	; (800997c <UART_SetConfig+0x290>)
 800994a:	61bb      	str	r3, [r7, #24]
        break;
 800994c:	e01d      	b.n	800998a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800994e:	f7fe fd2f 	bl	80083b0 <HAL_RCC_GetSysClockFreq>
 8009952:	61b8      	str	r0, [r7, #24]
        break;
 8009954:	e019      	b.n	800998a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009956:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800995a:	61bb      	str	r3, [r7, #24]
        break;
 800995c:	e015      	b.n	800998a <UART_SetConfig+0x29e>
 800995e:	bf00      	nop
 8009960:	efff69f3 	.word	0xefff69f3
 8009964:	40013800 	.word	0x40013800
 8009968:	40021000 	.word	0x40021000
 800996c:	40004400 	.word	0x40004400
 8009970:	40004800 	.word	0x40004800
 8009974:	40004c00 	.word	0x40004c00
 8009978:	40005000 	.word	0x40005000
 800997c:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8009980:	2300      	movs	r3, #0
 8009982:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009984:	2301      	movs	r3, #1
 8009986:	77bb      	strb	r3, [r7, #30]
        break;
 8009988:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800998a:	69bb      	ldr	r3, [r7, #24]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d075      	beq.n	8009a7c <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009990:	69bb      	ldr	r3, [r7, #24]
 8009992:	005a      	lsls	r2, r3, #1
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	685b      	ldr	r3, [r3, #4]
 8009998:	085b      	lsrs	r3, r3, #1
 800999a:	441a      	add	r2, r3
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	685b      	ldr	r3, [r3, #4]
 80099a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80099a4:	b29b      	uxth	r3, r3
 80099a6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	2b0f      	cmp	r3, #15
 80099ac:	d916      	bls.n	80099dc <UART_SetConfig+0x2f0>
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80099b4:	d212      	bcs.n	80099dc <UART_SetConfig+0x2f0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80099b6:	693b      	ldr	r3, [r7, #16]
 80099b8:	b29b      	uxth	r3, r3
 80099ba:	f023 030f 	bic.w	r3, r3, #15
 80099be:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	085b      	lsrs	r3, r3, #1
 80099c4:	b29b      	uxth	r3, r3
 80099c6:	f003 0307 	and.w	r3, r3, #7
 80099ca:	b29a      	uxth	r2, r3
 80099cc:	89fb      	ldrh	r3, [r7, #14]
 80099ce:	4313      	orrs	r3, r2
 80099d0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	89fa      	ldrh	r2, [r7, #14]
 80099d8:	60da      	str	r2, [r3, #12]
 80099da:	e04f      	b.n	8009a7c <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 80099dc:	2301      	movs	r3, #1
 80099de:	77bb      	strb	r3, [r7, #30]
 80099e0:	e04c      	b.n	8009a7c <UART_SetConfig+0x390>
      }
    }
  }
  else
  {
    switch (clocksource)
 80099e2:	7ffb      	ldrb	r3, [r7, #31]
 80099e4:	2b08      	cmp	r3, #8
 80099e6:	d828      	bhi.n	8009a3a <UART_SetConfig+0x34e>
 80099e8:	a201      	add	r2, pc, #4	; (adr r2, 80099f0 <UART_SetConfig+0x304>)
 80099ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099ee:	bf00      	nop
 80099f0:	08009a15 	.word	0x08009a15
 80099f4:	08009a1d 	.word	0x08009a1d
 80099f8:	08009a25 	.word	0x08009a25
 80099fc:	08009a3b 	.word	0x08009a3b
 8009a00:	08009a2b 	.word	0x08009a2b
 8009a04:	08009a3b 	.word	0x08009a3b
 8009a08:	08009a3b 	.word	0x08009a3b
 8009a0c:	08009a3b 	.word	0x08009a3b
 8009a10:	08009a33 	.word	0x08009a33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a14:	f7fe fd40 	bl	8008498 <HAL_RCC_GetPCLK1Freq>
 8009a18:	61b8      	str	r0, [r7, #24]
        break;
 8009a1a:	e013      	b.n	8009a44 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009a1c:	f7fe fd5e 	bl	80084dc <HAL_RCC_GetPCLK2Freq>
 8009a20:	61b8      	str	r0, [r7, #24]
        break;
 8009a22:	e00f      	b.n	8009a44 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009a24:	4b1b      	ldr	r3, [pc, #108]	; (8009a94 <UART_SetConfig+0x3a8>)
 8009a26:	61bb      	str	r3, [r7, #24]
        break;
 8009a28:	e00c      	b.n	8009a44 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009a2a:	f7fe fcc1 	bl	80083b0 <HAL_RCC_GetSysClockFreq>
 8009a2e:	61b8      	str	r0, [r7, #24]
        break;
 8009a30:	e008      	b.n	8009a44 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a36:	61bb      	str	r3, [r7, #24]
        break;
 8009a38:	e004      	b.n	8009a44 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009a3e:	2301      	movs	r3, #1
 8009a40:	77bb      	strb	r3, [r7, #30]
        break;
 8009a42:	bf00      	nop
    }

    if (pclk != 0U)
 8009a44:	69bb      	ldr	r3, [r7, #24]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d018      	beq.n	8009a7c <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	685b      	ldr	r3, [r3, #4]
 8009a4e:	085a      	lsrs	r2, r3, #1
 8009a50:	69bb      	ldr	r3, [r7, #24]
 8009a52:	441a      	add	r2, r3
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	685b      	ldr	r3, [r3, #4]
 8009a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a5c:	b29b      	uxth	r3, r3
 8009a5e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	2b0f      	cmp	r3, #15
 8009a64:	d908      	bls.n	8009a78 <UART_SetConfig+0x38c>
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a6c:	d204      	bcs.n	8009a78 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	693a      	ldr	r2, [r7, #16]
 8009a74:	60da      	str	r2, [r3, #12]
 8009a76:	e001      	b.n	8009a7c <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8009a78:	2301      	movs	r3, #1
 8009a7a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2200      	movs	r2, #0
 8009a86:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8009a88:	7fbb      	ldrb	r3, [r7, #30]
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3720      	adds	r7, #32
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}
 8009a92:	bf00      	nop
 8009a94:	007a1200 	.word	0x007a1200

08009a98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009a98:	b480      	push	{r7}
 8009a9a:	b083      	sub	sp, #12
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aa4:	f003 0301 	and.w	r3, r3, #1
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d00a      	beq.n	8009ac2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	685b      	ldr	r3, [r3, #4]
 8009ab2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	430a      	orrs	r2, r1
 8009ac0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ac6:	f003 0302 	and.w	r3, r3, #2
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d00a      	beq.n	8009ae4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	685b      	ldr	r3, [r3, #4]
 8009ad4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	430a      	orrs	r2, r1
 8009ae2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ae8:	f003 0304 	and.w	r3, r3, #4
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d00a      	beq.n	8009b06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	685b      	ldr	r3, [r3, #4]
 8009af6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	430a      	orrs	r2, r1
 8009b04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b0a:	f003 0308 	and.w	r3, r3, #8
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d00a      	beq.n	8009b28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	685b      	ldr	r3, [r3, #4]
 8009b18:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	430a      	orrs	r2, r1
 8009b26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b2c:	f003 0310 	and.w	r3, r3, #16
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d00a      	beq.n	8009b4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	689b      	ldr	r3, [r3, #8]
 8009b3a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	430a      	orrs	r2, r1
 8009b48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b4e:	f003 0320 	and.w	r3, r3, #32
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d00a      	beq.n	8009b6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	689b      	ldr	r3, [r3, #8]
 8009b5c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	430a      	orrs	r2, r1
 8009b6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d01a      	beq.n	8009bae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	685b      	ldr	r3, [r3, #4]
 8009b7e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	430a      	orrs	r2, r1
 8009b8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009b96:	d10a      	bne.n	8009bae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	685b      	ldr	r3, [r3, #4]
 8009b9e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	430a      	orrs	r2, r1
 8009bac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d00a      	beq.n	8009bd0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	685b      	ldr	r3, [r3, #4]
 8009bc0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	430a      	orrs	r2, r1
 8009bce:	605a      	str	r2, [r3, #4]
  }
}
 8009bd0:	bf00      	nop
 8009bd2:	370c      	adds	r7, #12
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bc80      	pop	{r7}
 8009bd8:	4770      	bx	lr

08009bda <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009bda:	b580      	push	{r7, lr}
 8009bdc:	b086      	sub	sp, #24
 8009bde:	af02      	add	r7, sp, #8
 8009be0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	2200      	movs	r2, #0
 8009be6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009bea:	f7fc feaf 	bl	800694c <HAL_GetTick>
 8009bee:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	f003 0308 	and.w	r3, r3, #8
 8009bfa:	2b08      	cmp	r3, #8
 8009bfc:	d10e      	bne.n	8009c1c <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009bfe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009c02:	9300      	str	r3, [sp, #0]
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	2200      	movs	r2, #0
 8009c08:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009c0c:	6878      	ldr	r0, [r7, #4]
 8009c0e:	f000 f82d 	bl	8009c6c <UART_WaitOnFlagUntilTimeout>
 8009c12:	4603      	mov	r3, r0
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d001      	beq.n	8009c1c <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c18:	2303      	movs	r3, #3
 8009c1a:	e023      	b.n	8009c64 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	f003 0304 	and.w	r3, r3, #4
 8009c26:	2b04      	cmp	r3, #4
 8009c28:	d10e      	bne.n	8009c48 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009c2a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009c2e:	9300      	str	r3, [sp, #0]
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	2200      	movs	r2, #0
 8009c34:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f000 f817 	bl	8009c6c <UART_WaitOnFlagUntilTimeout>
 8009c3e:	4603      	mov	r3, r0
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d001      	beq.n	8009c48 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c44:	2303      	movs	r3, #3
 8009c46:	e00d      	b.n	8009c64 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2220      	movs	r2, #32
 8009c4c:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2220      	movs	r2, #32
 8009c52:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2200      	movs	r2, #0
 8009c58:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8009c62:	2300      	movs	r3, #0
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3710      	adds	r7, #16
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}

08009c6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b09c      	sub	sp, #112	; 0x70
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	60f8      	str	r0, [r7, #12]
 8009c74:	60b9      	str	r1, [r7, #8]
 8009c76:	603b      	str	r3, [r7, #0]
 8009c78:	4613      	mov	r3, r2
 8009c7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c7c:	e0a5      	b.n	8009dca <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c84:	f000 80a1 	beq.w	8009dca <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c88:	f7fc fe60 	bl	800694c <HAL_GetTick>
 8009c8c:	4602      	mov	r2, r0
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	1ad3      	subs	r3, r2, r3
 8009c92:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d302      	bcc.n	8009c9e <UART_WaitOnFlagUntilTimeout+0x32>
 8009c98:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d13e      	bne.n	8009d1c <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ca4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ca6:	e853 3f00 	ldrex	r3, [r3]
 8009caa:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009cac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009cae:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009cb2:	667b      	str	r3, [r7, #100]	; 0x64
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	461a      	mov	r2, r3
 8009cba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009cbc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009cbe:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cc0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009cc2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009cc4:	e841 2300 	strex	r3, r2, [r1]
 8009cc8:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009cca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d1e6      	bne.n	8009c9e <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	3308      	adds	r3, #8
 8009cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cda:	e853 3f00 	ldrex	r3, [r3]
 8009cde:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009ce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ce2:	f023 0301 	bic.w	r3, r3, #1
 8009ce6:	663b      	str	r3, [r7, #96]	; 0x60
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	3308      	adds	r3, #8
 8009cee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009cf0:	64ba      	str	r2, [r7, #72]	; 0x48
 8009cf2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cf4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009cf6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009cf8:	e841 2300 	strex	r3, r2, [r1]
 8009cfc:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009cfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d1e5      	bne.n	8009cd0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	2220      	movs	r2, #32
 8009d08:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	2220      	movs	r2, #32
 8009d0e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2200      	movs	r2, #0
 8009d14:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8009d18:	2303      	movs	r3, #3
 8009d1a:	e067      	b.n	8009dec <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f003 0304 	and.w	r3, r3, #4
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d04f      	beq.n	8009dca <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	69db      	ldr	r3, [r3, #28]
 8009d30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009d34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009d38:	d147      	bne.n	8009dca <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009d42:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d4c:	e853 3f00 	ldrex	r3, [r3]
 8009d50:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d54:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009d58:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	461a      	mov	r2, r3
 8009d60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d62:	637b      	str	r3, [r7, #52]	; 0x34
 8009d64:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d66:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009d68:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009d6a:	e841 2300 	strex	r3, r2, [r1]
 8009d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d1e6      	bne.n	8009d44 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	3308      	adds	r3, #8
 8009d7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d7e:	697b      	ldr	r3, [r7, #20]
 8009d80:	e853 3f00 	ldrex	r3, [r3]
 8009d84:	613b      	str	r3, [r7, #16]
   return(result);
 8009d86:	693b      	ldr	r3, [r7, #16]
 8009d88:	f023 0301 	bic.w	r3, r3, #1
 8009d8c:	66bb      	str	r3, [r7, #104]	; 0x68
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	3308      	adds	r3, #8
 8009d94:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009d96:	623a      	str	r2, [r7, #32]
 8009d98:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d9a:	69f9      	ldr	r1, [r7, #28]
 8009d9c:	6a3a      	ldr	r2, [r7, #32]
 8009d9e:	e841 2300 	strex	r3, r2, [r1]
 8009da2:	61bb      	str	r3, [r7, #24]
   return(result);
 8009da4:	69bb      	ldr	r3, [r7, #24]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d1e5      	bne.n	8009d76 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	2220      	movs	r2, #32
 8009dae:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	2220      	movs	r2, #32
 8009db4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	2220      	movs	r2, #32
 8009dba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8009dc6:	2303      	movs	r3, #3
 8009dc8:	e010      	b.n	8009dec <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	69da      	ldr	r2, [r3, #28]
 8009dd0:	68bb      	ldr	r3, [r7, #8]
 8009dd2:	4013      	ands	r3, r2
 8009dd4:	68ba      	ldr	r2, [r7, #8]
 8009dd6:	429a      	cmp	r2, r3
 8009dd8:	bf0c      	ite	eq
 8009dda:	2301      	moveq	r3, #1
 8009ddc:	2300      	movne	r3, #0
 8009dde:	b2db      	uxtb	r3, r3
 8009de0:	461a      	mov	r2, r3
 8009de2:	79fb      	ldrb	r3, [r7, #7]
 8009de4:	429a      	cmp	r2, r3
 8009de6:	f43f af4a 	beq.w	8009c7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009dea:	2300      	movs	r3, #0
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	3770      	adds	r7, #112	; 0x70
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009df4:	b480      	push	{r7}
 8009df6:	b095      	sub	sp, #84	; 0x54
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e04:	e853 3f00 	ldrex	r3, [r3]
 8009e08:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e0c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009e10:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	461a      	mov	r2, r3
 8009e18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e1a:	643b      	str	r3, [r7, #64]	; 0x40
 8009e1c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e1e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009e20:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009e22:	e841 2300 	strex	r3, r2, [r1]
 8009e26:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009e28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d1e6      	bne.n	8009dfc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	3308      	adds	r3, #8
 8009e34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e36:	6a3b      	ldr	r3, [r7, #32]
 8009e38:	e853 3f00 	ldrex	r3, [r3]
 8009e3c:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e3e:	69fb      	ldr	r3, [r7, #28]
 8009e40:	f023 0301 	bic.w	r3, r3, #1
 8009e44:	64bb      	str	r3, [r7, #72]	; 0x48
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	3308      	adds	r3, #8
 8009e4c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009e4e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009e50:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e52:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009e54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009e56:	e841 2300 	strex	r3, r2, [r1]
 8009e5a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d1e5      	bne.n	8009e2e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e66:	2b01      	cmp	r3, #1
 8009e68:	d118      	bne.n	8009e9c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	e853 3f00 	ldrex	r3, [r3]
 8009e76:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e78:	68bb      	ldr	r3, [r7, #8]
 8009e7a:	f023 0310 	bic.w	r3, r3, #16
 8009e7e:	647b      	str	r3, [r7, #68]	; 0x44
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	461a      	mov	r2, r3
 8009e86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e88:	61bb      	str	r3, [r7, #24]
 8009e8a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e8c:	6979      	ldr	r1, [r7, #20]
 8009e8e:	69ba      	ldr	r2, [r7, #24]
 8009e90:	e841 2300 	strex	r3, r2, [r1]
 8009e94:	613b      	str	r3, [r7, #16]
   return(result);
 8009e96:	693b      	ldr	r3, [r7, #16]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d1e6      	bne.n	8009e6a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2220      	movs	r2, #32
 8009ea0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2200      	movs	r2, #0
 8009eac:	665a      	str	r2, [r3, #100]	; 0x64
}
 8009eae:	bf00      	nop
 8009eb0:	3754      	adds	r7, #84	; 0x54
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bc80      	pop	{r7}
 8009eb6:	4770      	bx	lr

08009eb8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b084      	sub	sp, #16
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ec4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	2200      	movs	r2, #0
 8009eca:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ed6:	68f8      	ldr	r0, [r7, #12]
 8009ed8:	f7ff fbf3 	bl	80096c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009edc:	bf00      	nop
 8009ede:	3710      	adds	r7, #16
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b088      	sub	sp, #32
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	e853 3f00 	ldrex	r3, [r3]
 8009ef8:	60bb      	str	r3, [r7, #8]
   return(result);
 8009efa:	68bb      	ldr	r3, [r7, #8]
 8009efc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f00:	61fb      	str	r3, [r7, #28]
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	461a      	mov	r2, r3
 8009f08:	69fb      	ldr	r3, [r7, #28]
 8009f0a:	61bb      	str	r3, [r7, #24]
 8009f0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f0e:	6979      	ldr	r1, [r7, #20]
 8009f10:	69ba      	ldr	r2, [r7, #24]
 8009f12:	e841 2300 	strex	r3, r2, [r1]
 8009f16:	613b      	str	r3, [r7, #16]
   return(result);
 8009f18:	693b      	ldr	r3, [r7, #16]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d1e6      	bne.n	8009eec <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2220      	movs	r2, #32
 8009f22:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2200      	movs	r2, #0
 8009f28:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009f2a:	6878      	ldr	r0, [r7, #4]
 8009f2c:	f7ff fbc0 	bl	80096b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f30:	bf00      	nop
 8009f32:	3720      	adds	r7, #32
 8009f34:	46bd      	mov	sp, r7
 8009f36:	bd80      	pop	{r7, pc}

08009f38 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009f38:	b480      	push	{r7}
 8009f3a:	b083      	sub	sp, #12
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009f40:	bf00      	nop
 8009f42:	370c      	adds	r7, #12
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bc80      	pop	{r7}
 8009f48:	4770      	bx	lr
	...

08009f4c <Ea_Init>:
/**
  * @brief	Ea module initialization function
  * @return	None
  */
void Ea_Init(void)
{
 8009f4c:	b480      	push	{r7}
 8009f4e:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Ea_InitDone_b = TRUE;
 8009f50:	4b03      	ldr	r3, [pc, #12]	; (8009f60 <Ea_Init+0x14>)
 8009f52:	2201      	movs	r2, #1
 8009f54:	701a      	strb	r2, [r3, #0]
}
 8009f56:	bf00      	nop
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bc80      	pop	{r7}
 8009f5c:	4770      	bx	lr
 8009f5e:	bf00      	nop
 8009f60:	20000198 	.word	0x20000198

08009f64 <Ea_Read>:
  * @param	BlockId		ID of the block to be read
  * @param  data		Pointer to the buffer where read data is stored
  * @return	None
  */
void Ea_Read(uint16 Block_Id, uint8 *data)
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b084      	sub	sp, #16
 8009f68:	af02      	add	r7, sp, #8
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	6039      	str	r1, [r7, #0]
 8009f6e:	80fb      	strh	r3, [r7, #6]
	if(Block_Id < EA_FRAM_MAX_BLOCKS)
 8009f70:	88fb      	ldrh	r3, [r7, #6]
 8009f72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f76:	d20b      	bcs.n	8009f90 <Ea_Read+0x2c>
	{
		HAL_I2C_Mem_Read_DMA(&hi2c1, (uint16_t)EA_FRAM_HW_ADDR, EA_FRAM_ADDRESS_OFFSET(Block_Id), I2C_MEMADD_SIZE_16BIT, data, EA_FRAM_BLOCK_SIZE);
 8009f78:	88fb      	ldrh	r3, [r7, #6]
 8009f7a:	015b      	lsls	r3, r3, #5
 8009f7c:	b29a      	uxth	r2, r3
 8009f7e:	2320      	movs	r3, #32
 8009f80:	9301      	str	r3, [sp, #4]
 8009f82:	683b      	ldr	r3, [r7, #0]
 8009f84:	9300      	str	r3, [sp, #0]
 8009f86:	2302      	movs	r3, #2
 8009f88:	21a0      	movs	r1, #160	; 0xa0
 8009f8a:	4803      	ldr	r0, [pc, #12]	; (8009f98 <Ea_Read+0x34>)
 8009f8c:	f7fb f86c 	bl	8005068 <HAL_I2C_Mem_Read_DMA>
	}
}
 8009f90:	bf00      	nop
 8009f92:	3708      	adds	r7, #8
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bd80      	pop	{r7, pc}
 8009f98:	20000230 	.word	0x20000230

08009f9c <NvM_Init>:
/**
  * @brief	NvM module initialization function
  * @return	None
  */
void NvM_Init(void)
{
 8009f9c:	b480      	push	{r7}
 8009f9e:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_NvM_InitDone_b = TRUE;
 8009fa0:	4b03      	ldr	r3, [pc, #12]	; (8009fb0 <NvM_Init+0x14>)
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	701a      	strb	r2, [r3, #0]
}
 8009fa6:	bf00      	nop
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bc80      	pop	{r7}
 8009fac:	4770      	bx	lr
 8009fae:	bf00      	nop
 8009fb0:	20000199 	.word	0x20000199

08009fb4 <NvM_MainFunction>:
/**
  * @brief	NvM module main function (runs in task)
  * @return	None
  */
void NvM_MainFunction(void)
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_NvM_InitDone_b)
	{

	}
}
 8009fb8:	bf00      	nop
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bc80      	pop	{r7}
 8009fbe:	4770      	bx	lr

08009fc0 <NvM_ReadBlock>:
  * @param	BlockId		ID of the block to be read
  * @param  NvM_SrcPtr	Pointer to the data to be read
  * @return	None
  */
void NvM_ReadBlock(uint16 BlockId, uint8 *NvM_SrcPtr)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b082      	sub	sp, #8
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	6039      	str	r1, [r7, #0]
 8009fca:	80fb      	strh	r3, [r7, #6]
	/* Call FRAM block read function */
	Ea_Read(BlockId, NvM_SrcPtr);
 8009fcc:	88fb      	ldrh	r3, [r7, #6]
 8009fce:	6839      	ldr	r1, [r7, #0]
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	f7ff ffc7 	bl	8009f64 <Ea_Read>
}
 8009fd6:	bf00      	nop
 8009fd8:	3708      	adds	r7, #8
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	bd80      	pop	{r7, pc}

08009fde <BswM_Init>:
static void MX_SPI3_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_USART2_UART_Init(void);

void BswM_Init(void)
{
 8009fde:	b580      	push	{r7, lr}
 8009fe0:	af00      	add	r7, sp, #0
	/* Init MCal drivers */
	SystemClock_Config();
 8009fe2:	f000 f881 	bl	800a0e8 <SystemClock_Config>
	MX_DMA_Init();
 8009fe6:	f000 f8e5 	bl	800a1b4 <MX_DMA_Init>
	MX_GPIO_Init();
 8009fea:	f000 fa5f 	bl	800a4ac <MX_GPIO_Init>
	MX_ADC1_Init();
 8009fee:	f000 f90f 	bl	800a210 <MX_ADC1_Init>
	MX_I2C1_Init();
 8009ff2:	f000 f97d 	bl	800a2f0 <MX_I2C1_Init>
	MX_SPI3_Init();
 8009ff6:	f000 f9bb 	bl	800a370 <MX_SPI3_Init>
	MX_USART1_UART_Init();
 8009ffa:	f000 f9f7 	bl	800a3ec <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8009ffe:	f000 fa25 	bl	800a44c <MX_USART2_UART_Init>
	Gpt_Init();
 800a002:	f7f9 f963 	bl	80032cc <Gpt_Init>

	/* Init Cdd drivers */
	Cdd_Servo_Driver_Init();
 800a006:	f7f7 f89f 	bl	8001148 <Cdd_Servo_Driver_Init>
	Cdd_Ultrasonic_Driver_Init();
 800a00a:	f7f7 fbd9 	bl	80017c0 <Cdd_Ultrasonic_Driver_Init>
	/* Init system services */
	Tm_Init();
 800a00e:	f000 fd05 	bl	800aa1c <Tm_Init>

}
 800a012:	bf00      	nop
 800a014:	bd80      	pop	{r7, pc}
	...

0800a018 <BswM_MainFunction>:

void BswM_MainFunction(void)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	af00      	add	r7, sp, #0
	/* Start ADC AN1 conversion */
	HAL_ADC_Start_DMA(&hadc1, (uint32 *)adc_val, adc_len);
 800a01c:	4b04      	ldr	r3, [pc, #16]	; (800a030 <BswM_MainFunction+0x18>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	461a      	mov	r2, r3
 800a022:	4904      	ldr	r1, [pc, #16]	; (800a034 <BswM_MainFunction+0x1c>)
 800a024:	4804      	ldr	r0, [pc, #16]	; (800a038 <BswM_MainFunction+0x20>)
 800a026:	f7f7 ff27 	bl	8001e78 <HAL_ADC_Start_DMA>

}
 800a02a:	bf00      	nop
 800a02c:	bd80      	pop	{r7, pc}
 800a02e:	bf00      	nop
 800a030:	2000000c 	.word	0x2000000c
 800a034:	200004c8 	.word	0x200004c8
 800a038:	2000019c 	.word	0x2000019c

0800a03c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b082      	sub	sp, #8
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
	/* Convert ADC value to Voltage (mV) */
	ADC_AN0_Voltage = (uint16)((adc_val[0]*3300u)/4095u);
 800a044:	4b0d      	ldr	r3, [pc, #52]	; (800a07c <HAL_ADC_ConvCpltCallback+0x40>)
 800a046:	881b      	ldrh	r3, [r3, #0]
 800a048:	b29b      	uxth	r3, r3
 800a04a:	461a      	mov	r2, r3
 800a04c:	f640 43e4 	movw	r3, #3300	; 0xce4
 800a050:	fb03 f202 	mul.w	r2, r3, r2
 800a054:	4b0a      	ldr	r3, [pc, #40]	; (800a080 <HAL_ADC_ConvCpltCallback+0x44>)
 800a056:	fba3 1302 	umull	r1, r3, r3, r2
 800a05a:	1ad2      	subs	r2, r2, r3
 800a05c:	0852      	lsrs	r2, r2, #1
 800a05e:	4413      	add	r3, r2
 800a060:	0adb      	lsrs	r3, r3, #11
 800a062:	b29a      	uxth	r2, r3
 800a064:	4b07      	ldr	r3, [pc, #28]	; (800a084 <HAL_ADC_ConvCpltCallback+0x48>)
 800a066:	801a      	strh	r2, [r3, #0]
	Rte_Write_ADC_AN0_Voltage_u16(ADC_AN0_Voltage);
 800a068:	4b06      	ldr	r3, [pc, #24]	; (800a084 <HAL_ADC_ConvCpltCallback+0x48>)
 800a06a:	881b      	ldrh	r3, [r3, #0]
 800a06c:	b29b      	uxth	r3, r3
 800a06e:	4618      	mov	r0, r3
 800a070:	f000 fe06 	bl	800ac80 <Rte_Write_AN0_Voltage_u16>
}
 800a074:	bf00      	nop
 800a076:	3708      	adds	r7, #8
 800a078:	46bd      	mov	sp, r7
 800a07a:	bd80      	pop	{r7, pc}
 800a07c:	200004c8 	.word	0x200004c8
 800a080:	00100101 	.word	0x00100101
 800a084:	200004ca 	.word	0x200004ca

0800a088 <HAL_I2C_MemTxCpltCallback>:


/* USER CODE BEGIN 4 */
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 800a088:	b480      	push	{r7}
 800a08a:	b083      	sub	sp, #12
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
	I2cTxCnt++;
 800a090:	4b04      	ldr	r3, [pc, #16]	; (800a0a4 <HAL_I2C_MemTxCpltCallback+0x1c>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	3301      	adds	r3, #1
 800a096:	4a03      	ldr	r2, [pc, #12]	; (800a0a4 <HAL_I2C_MemTxCpltCallback+0x1c>)
 800a098:	6013      	str	r3, [r2, #0]
}
 800a09a:	bf00      	nop
 800a09c:	370c      	adds	r7, #12
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bc80      	pop	{r7}
 800a0a2:	4770      	bx	lr
 800a0a4:	200004d0 	.word	0x200004d0

0800a0a8 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 800a0a8:	b480      	push	{r7}
 800a0aa:	b083      	sub	sp, #12
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
	I2cRxCnt++;
 800a0b0:	4b04      	ldr	r3, [pc, #16]	; (800a0c4 <HAL_I2C_MemRxCpltCallback+0x1c>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	3301      	adds	r3, #1
 800a0b6:	4a03      	ldr	r2, [pc, #12]	; (800a0c4 <HAL_I2C_MemRxCpltCallback+0x1c>)
 800a0b8:	6013      	str	r3, [r2, #0]
}
 800a0ba:	bf00      	nop
 800a0bc:	370c      	adds	r7, #12
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bc80      	pop	{r7}
 800a0c2:	4770      	bx	lr
 800a0c4:	200004cc 	.word	0x200004cc

0800a0c8 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *I2cHandle)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b082      	sub	sp, #8
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
  /** Error_Handler() function is called when error occurs.
    * 1- When Slave don't acknowledge it's address, Master restarts communication.
    * 2- When Master don't acknowledge the last data transferred, Slave don't care in this example.
    */
  if (HAL_I2C_GetError(I2cHandle) != HAL_I2C_ERROR_AF)
 800a0d0:	6878      	ldr	r0, [r7, #4]
 800a0d2:	f7fb f91e 	bl	8005312 <HAL_I2C_GetError>
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	2b04      	cmp	r3, #4
 800a0da:	d001      	beq.n	800a0e0 <HAL_I2C_ErrorCallback+0x18>
  {
    Error_Handler();
 800a0dc:	f000 fa3a 	bl	800a554 <Error_Handler>
  }
}
 800a0e0:	bf00      	nop
 800a0e2:	3708      	adds	r7, #8
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bd80      	pop	{r7, pc}

0800a0e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
static void SystemClock_Config(void)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b0a6      	sub	sp, #152	; 0x98
 800a0ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a0ee:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800a0f2:	2228      	movs	r2, #40	; 0x28
 800a0f4:	2100      	movs	r1, #0
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	f000 fe10 	bl	800ad1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a0fc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800a100:	2200      	movs	r2, #0
 800a102:	601a      	str	r2, [r3, #0]
 800a104:	605a      	str	r2, [r3, #4]
 800a106:	609a      	str	r2, [r3, #8]
 800a108:	60da      	str	r2, [r3, #12]
 800a10a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a10c:	1d3b      	adds	r3, r7, #4
 800a10e:	2258      	movs	r2, #88	; 0x58
 800a110:	2100      	movs	r1, #0
 800a112:	4618      	mov	r0, r3
 800a114:	f000 fe02 	bl	800ad1c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800a118:	2302      	movs	r3, #2
 800a11a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800a11c:	2301      	movs	r3, #1
 800a11e:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800a120:	2310      	movs	r3, #16
 800a122:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a126:	2302      	movs	r3, #2
 800a128:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800a12c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a130:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800a134:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800a138:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800a13c:	2300      	movs	r3, #0
 800a13e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a142:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800a146:	4618      	mov	r0, r3
 800a148:	f7fc ff62 	bl	8007010 <HAL_RCC_OscConfig>
 800a14c:	4603      	mov	r3, r0
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d001      	beq.n	800a156 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800a152:	f000 f9ff 	bl	800a554 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a156:	230f      	movs	r3, #15
 800a158:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a15a:	2302      	movs	r3, #2
 800a15c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a15e:	2300      	movs	r3, #0
 800a160:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800a162:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a166:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800a168:	2300      	movs	r3, #0
 800a16a:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800a16c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800a170:	2102      	movs	r1, #2
 800a172:	4618      	mov	r0, r3
 800a174:	f7fd ffa0 	bl	80080b8 <HAL_RCC_ClockConfig>
 800a178:	4603      	mov	r3, r0
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d001      	beq.n	800a182 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800a17e:	f000 f9e9 	bl	800a554 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 800a182:	23a3      	movs	r3, #163	; 0xa3
 800a184:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800a186:	2300      	movs	r3, #0
 800a188:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800a18a:	2300      	movs	r3, #0
 800a18c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800a18e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a192:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 800a194:	2310      	movs	r3, #16
 800a196:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a198:	1d3b      	adds	r3, r7, #4
 800a19a:	4618      	mov	r0, r3
 800a19c:	f7fe f9c0 	bl	8008520 <HAL_RCCEx_PeriphCLKConfig>
 800a1a0:	4603      	mov	r3, r0
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d001      	beq.n	800a1aa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800a1a6:	f000 f9d5 	bl	800a554 <Error_Handler>
  }
}
 800a1aa:	bf00      	nop
 800a1ac:	3798      	adds	r7, #152	; 0x98
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}
	...

0800a1b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b082      	sub	sp, #8
 800a1b8:	af00      	add	r7, sp, #0
	  /* DMA controller clock enable */
	  __HAL_RCC_DMA1_CLK_ENABLE();
 800a1ba:	4b14      	ldr	r3, [pc, #80]	; (800a20c <MX_DMA_Init+0x58>)
 800a1bc:	695b      	ldr	r3, [r3, #20]
 800a1be:	4a13      	ldr	r2, [pc, #76]	; (800a20c <MX_DMA_Init+0x58>)
 800a1c0:	f043 0301 	orr.w	r3, r3, #1
 800a1c4:	6153      	str	r3, [r2, #20]
 800a1c6:	4b11      	ldr	r3, [pc, #68]	; (800a20c <MX_DMA_Init+0x58>)
 800a1c8:	695b      	ldr	r3, [r3, #20]
 800a1ca:	f003 0301 	and.w	r3, r3, #1
 800a1ce:	607b      	str	r3, [r7, #4]
 800a1d0:	687b      	ldr	r3, [r7, #4]

	  /* DMA interrupt init */
	  /* DMA1_Channel1_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	2100      	movs	r1, #0
 800a1d6:	200b      	movs	r0, #11
 800a1d8:	f7fc fc99 	bl	8006b0e <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800a1dc:	200b      	movs	r0, #11
 800a1de:	f7fc fcb2 	bl	8006b46 <HAL_NVIC_EnableIRQ>
	  /* DMA1_Channel6_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	2100      	movs	r1, #0
 800a1e6:	2010      	movs	r0, #16
 800a1e8:	f7fc fc91 	bl	8006b0e <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800a1ec:	2010      	movs	r0, #16
 800a1ee:	f7fc fcaa 	bl	8006b46 <HAL_NVIC_EnableIRQ>
	  /* DMA1_Channel7_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	2100      	movs	r1, #0
 800a1f6:	2011      	movs	r0, #17
 800a1f8:	f7fc fc89 	bl	8006b0e <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800a1fc:	2011      	movs	r0, #17
 800a1fe:	f7fc fca2 	bl	8006b46 <HAL_NVIC_EnableIRQ>
}
 800a202:	bf00      	nop
 800a204:	3708      	adds	r7, #8
 800a206:	46bd      	mov	sp, r7
 800a208:	bd80      	pop	{r7, pc}
 800a20a:	bf00      	nop
 800a20c:	40021000 	.word	0x40021000

0800a210 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b08a      	sub	sp, #40	; 0x28
 800a214:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN ADC1_Init 0 */

	  /* USER CODE END ADC1_Init 0 */

	  ADC_MultiModeTypeDef multimode = {0};
 800a216:	f107 031c 	add.w	r3, r7, #28
 800a21a:	2200      	movs	r2, #0
 800a21c:	601a      	str	r2, [r3, #0]
 800a21e:	605a      	str	r2, [r3, #4]
 800a220:	609a      	str	r2, [r3, #8]
	  ADC_ChannelConfTypeDef sConfig = {0};
 800a222:	1d3b      	adds	r3, r7, #4
 800a224:	2200      	movs	r2, #0
 800a226:	601a      	str	r2, [r3, #0]
 800a228:	605a      	str	r2, [r3, #4]
 800a22a:	609a      	str	r2, [r3, #8]
 800a22c:	60da      	str	r2, [r3, #12]
 800a22e:	611a      	str	r2, [r3, #16]
 800a230:	615a      	str	r2, [r3, #20]

	  /* USER CODE END ADC1_Init 1 */

	  /** Common config
	  */
	  hadc1.Instance = ADC1;
 800a232:	4b2e      	ldr	r3, [pc, #184]	; (800a2ec <MX_ADC1_Init+0xdc>)
 800a234:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800a238:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800a23a:	4b2c      	ldr	r3, [pc, #176]	; (800a2ec <MX_ADC1_Init+0xdc>)
 800a23c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a240:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800a242:	4b2a      	ldr	r3, [pc, #168]	; (800a2ec <MX_ADC1_Init+0xdc>)
 800a244:	2200      	movs	r2, #0
 800a246:	609a      	str	r2, [r3, #8]
	  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800a248:	4b28      	ldr	r3, [pc, #160]	; (800a2ec <MX_ADC1_Init+0xdc>)
 800a24a:	2200      	movs	r2, #0
 800a24c:	611a      	str	r2, [r3, #16]
	  hadc1.Init.ContinuousConvMode = DISABLE;
 800a24e:	4b27      	ldr	r3, [pc, #156]	; (800a2ec <MX_ADC1_Init+0xdc>)
 800a250:	2200      	movs	r2, #0
 800a252:	765a      	strb	r2, [r3, #25]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800a254:	4b25      	ldr	r3, [pc, #148]	; (800a2ec <MX_ADC1_Init+0xdc>)
 800a256:	2200      	movs	r2, #0
 800a258:	f883 2020 	strb.w	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a25c:	4b23      	ldr	r3, [pc, #140]	; (800a2ec <MX_ADC1_Init+0xdc>)
 800a25e:	2200      	movs	r2, #0
 800a260:	62da      	str	r2, [r3, #44]	; 0x2c
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a262:	4b22      	ldr	r3, [pc, #136]	; (800a2ec <MX_ADC1_Init+0xdc>)
 800a264:	2201      	movs	r2, #1
 800a266:	629a      	str	r2, [r3, #40]	; 0x28
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800a268:	4b20      	ldr	r3, [pc, #128]	; (800a2ec <MX_ADC1_Init+0xdc>)
 800a26a:	2200      	movs	r2, #0
 800a26c:	60da      	str	r2, [r3, #12]
	  hadc1.Init.NbrOfConversion = 1;
 800a26e:	4b1f      	ldr	r3, [pc, #124]	; (800a2ec <MX_ADC1_Init+0xdc>)
 800a270:	2201      	movs	r2, #1
 800a272:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DMAContinuousRequests = ENABLE;
 800a274:	4b1d      	ldr	r3, [pc, #116]	; (800a2ec <MX_ADC1_Init+0xdc>)
 800a276:	2201      	movs	r2, #1
 800a278:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800a27c:	4b1b      	ldr	r3, [pc, #108]	; (800a2ec <MX_ADC1_Init+0xdc>)
 800a27e:	2204      	movs	r2, #4
 800a280:	615a      	str	r2, [r3, #20]
	  hadc1.Init.LowPowerAutoWait = DISABLE;
 800a282:	4b1a      	ldr	r3, [pc, #104]	; (800a2ec <MX_ADC1_Init+0xdc>)
 800a284:	2200      	movs	r2, #0
 800a286:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800a288:	4b18      	ldr	r3, [pc, #96]	; (800a2ec <MX_ADC1_Init+0xdc>)
 800a28a:	2200      	movs	r2, #0
 800a28c:	635a      	str	r2, [r3, #52]	; 0x34
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800a28e:	4817      	ldr	r0, [pc, #92]	; (800a2ec <MX_ADC1_Init+0xdc>)
 800a290:	f7f7 fbf8 	bl	8001a84 <HAL_ADC_Init>
 800a294:	4603      	mov	r3, r0
 800a296:	2b00      	cmp	r3, #0
 800a298:	d001      	beq.n	800a29e <MX_ADC1_Init+0x8e>
	  {
	    Error_Handler();
 800a29a:	f000 f95b 	bl	800a554 <Error_Handler>
	  }

	  /** Configure the ADC multi-mode
	  */
	  multimode.Mode = ADC_MODE_INDEPENDENT;
 800a29e:	2300      	movs	r3, #0
 800a2a0:	61fb      	str	r3, [r7, #28]
	  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800a2a2:	f107 031c 	add.w	r3, r7, #28
 800a2a6:	4619      	mov	r1, r3
 800a2a8:	4810      	ldr	r0, [pc, #64]	; (800a2ec <MX_ADC1_Init+0xdc>)
 800a2aa:	f7f8 f9ed 	bl	8002688 <HAL_ADCEx_MultiModeConfigChannel>
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d001      	beq.n	800a2b8 <MX_ADC1_Init+0xa8>
	  {
	    Error_Handler();
 800a2b4:	f000 f94e 	bl	800a554 <Error_Handler>
	  }

	  /** Configure Regular Channel
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 800a2bc:	2301      	movs	r3, #1
 800a2be:	60bb      	str	r3, [r7, #8]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	613b      	str	r3, [r7, #16]
	  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	60fb      	str	r3, [r7, #12]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	617b      	str	r3, [r7, #20]
	  sConfig.Offset = 0;
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a2d0:	1d3b      	adds	r3, r7, #4
 800a2d2:	4619      	mov	r1, r3
 800a2d4:	4805      	ldr	r0, [pc, #20]	; (800a2ec <MX_ADC1_Init+0xdc>)
 800a2d6:	f7f7 feeb 	bl	80020b0 <HAL_ADC_ConfigChannel>
 800a2da:	4603      	mov	r3, r0
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d001      	beq.n	800a2e4 <MX_ADC1_Init+0xd4>
	  {
	    Error_Handler();
 800a2e0:	f000 f938 	bl	800a554 <Error_Handler>
	  }
	  /* USER CODE BEGIN ADC1_Init 2 */

	  /* USER CODE END ADC1_Init 2 */

}
 800a2e4:	bf00      	nop
 800a2e6:	3728      	adds	r7, #40	; 0x28
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	bd80      	pop	{r7, pc}
 800a2ec:	2000019c 	.word	0x2000019c

0800a2f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	af00      	add	r7, sp, #0
	  /* USER CODE END I2C1_Init 0 */

	  /* USER CODE BEGIN I2C1_Init 1 */

	  /* USER CODE END I2C1_Init 1 */
	  hi2c1.Instance = I2C1;
 800a2f4:	4b1b      	ldr	r3, [pc, #108]	; (800a364 <MX_I2C1_Init+0x74>)
 800a2f6:	4a1c      	ldr	r2, [pc, #112]	; (800a368 <MX_I2C1_Init+0x78>)
 800a2f8:	601a      	str	r2, [r3, #0]
	  hi2c1.Init.Timing = 0x00702681;
 800a2fa:	4b1a      	ldr	r3, [pc, #104]	; (800a364 <MX_I2C1_Init+0x74>)
 800a2fc:	4a1b      	ldr	r2, [pc, #108]	; (800a36c <MX_I2C1_Init+0x7c>)
 800a2fe:	605a      	str	r2, [r3, #4]
	  hi2c1.Init.OwnAddress1 = 0;
 800a300:	4b18      	ldr	r3, [pc, #96]	; (800a364 <MX_I2C1_Init+0x74>)
 800a302:	2200      	movs	r2, #0
 800a304:	609a      	str	r2, [r3, #8]
	  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800a306:	4b17      	ldr	r3, [pc, #92]	; (800a364 <MX_I2C1_Init+0x74>)
 800a308:	2201      	movs	r2, #1
 800a30a:	60da      	str	r2, [r3, #12]
	  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800a30c:	4b15      	ldr	r3, [pc, #84]	; (800a364 <MX_I2C1_Init+0x74>)
 800a30e:	2200      	movs	r2, #0
 800a310:	611a      	str	r2, [r3, #16]
	  hi2c1.Init.OwnAddress2 = 0;
 800a312:	4b14      	ldr	r3, [pc, #80]	; (800a364 <MX_I2C1_Init+0x74>)
 800a314:	2200      	movs	r2, #0
 800a316:	615a      	str	r2, [r3, #20]
	  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800a318:	4b12      	ldr	r3, [pc, #72]	; (800a364 <MX_I2C1_Init+0x74>)
 800a31a:	2200      	movs	r2, #0
 800a31c:	619a      	str	r2, [r3, #24]
	  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800a31e:	4b11      	ldr	r3, [pc, #68]	; (800a364 <MX_I2C1_Init+0x74>)
 800a320:	2200      	movs	r2, #0
 800a322:	61da      	str	r2, [r3, #28]
	  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800a324:	4b0f      	ldr	r3, [pc, #60]	; (800a364 <MX_I2C1_Init+0x74>)
 800a326:	2200      	movs	r2, #0
 800a328:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800a32a:	480e      	ldr	r0, [pc, #56]	; (800a364 <MX_I2C1_Init+0x74>)
 800a32c:	f7fa fdd0 	bl	8004ed0 <HAL_I2C_Init>
 800a330:	4603      	mov	r3, r0
 800a332:	2b00      	cmp	r3, #0
 800a334:	d001      	beq.n	800a33a <MX_I2C1_Init+0x4a>
	  {
	    Error_Handler();
 800a336:	f000 f90d 	bl	800a554 <Error_Handler>
	  }

	  /** Configure Analogue filter
	  */
	  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800a33a:	2100      	movs	r1, #0
 800a33c:	4809      	ldr	r0, [pc, #36]	; (800a364 <MX_I2C1_Init+0x74>)
 800a33e:	f7fc f9ee 	bl	800671e <HAL_I2CEx_ConfigAnalogFilter>
 800a342:	4603      	mov	r3, r0
 800a344:	2b00      	cmp	r3, #0
 800a346:	d001      	beq.n	800a34c <MX_I2C1_Init+0x5c>
	  {
	    Error_Handler();
 800a348:	f000 f904 	bl	800a554 <Error_Handler>
	  }

	  /** Configure Digital filter
	  */
	  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800a34c:	2100      	movs	r1, #0
 800a34e:	4805      	ldr	r0, [pc, #20]	; (800a364 <MX_I2C1_Init+0x74>)
 800a350:	f7fc fa2f 	bl	80067b2 <HAL_I2CEx_ConfigDigitalFilter>
 800a354:	4603      	mov	r3, r0
 800a356:	2b00      	cmp	r3, #0
 800a358:	d001      	beq.n	800a35e <MX_I2C1_Init+0x6e>
	  {
	    Error_Handler();
 800a35a:	f000 f8fb 	bl	800a554 <Error_Handler>
	  }
	  /* USER CODE BEGIN I2C1_Init 2 */

	  /* USER CODE END I2C1_Init 2 */
}
 800a35e:	bf00      	nop
 800a360:	bd80      	pop	{r7, pc}
 800a362:	bf00      	nop
 800a364:	20000230 	.word	0x20000230
 800a368:	40005400 	.word	0x40005400
 800a36c:	00702681 	.word	0x00702681

0800a370 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800a374:	4b1b      	ldr	r3, [pc, #108]	; (800a3e4 <MX_SPI3_Init+0x74>)
 800a376:	4a1c      	ldr	r2, [pc, #112]	; (800a3e8 <MX_SPI3_Init+0x78>)
 800a378:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800a37a:	4b1a      	ldr	r3, [pc, #104]	; (800a3e4 <MX_SPI3_Init+0x74>)
 800a37c:	f44f 7282 	mov.w	r2, #260	; 0x104
 800a380:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800a382:	4b18      	ldr	r3, [pc, #96]	; (800a3e4 <MX_SPI3_Init+0x74>)
 800a384:	2200      	movs	r2, #0
 800a386:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 800a388:	4b16      	ldr	r3, [pc, #88]	; (800a3e4 <MX_SPI3_Init+0x74>)
 800a38a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800a38e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800a390:	4b14      	ldr	r3, [pc, #80]	; (800a3e4 <MX_SPI3_Init+0x74>)
 800a392:	2200      	movs	r2, #0
 800a394:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800a396:	4b13      	ldr	r3, [pc, #76]	; (800a3e4 <MX_SPI3_Init+0x74>)
 800a398:	2200      	movs	r2, #0
 800a39a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800a39c:	4b11      	ldr	r3, [pc, #68]	; (800a3e4 <MX_SPI3_Init+0x74>)
 800a39e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a3a2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a3a4:	4b0f      	ldr	r3, [pc, #60]	; (800a3e4 <MX_SPI3_Init+0x74>)
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800a3aa:	4b0e      	ldr	r3, [pc, #56]	; (800a3e4 <MX_SPI3_Init+0x74>)
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800a3b0:	4b0c      	ldr	r3, [pc, #48]	; (800a3e4 <MX_SPI3_Init+0x74>)
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a3b6:	4b0b      	ldr	r3, [pc, #44]	; (800a3e4 <MX_SPI3_Init+0x74>)
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800a3bc:	4b09      	ldr	r3, [pc, #36]	; (800a3e4 <MX_SPI3_Init+0x74>)
 800a3be:	2207      	movs	r2, #7
 800a3c0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800a3c2:	4b08      	ldr	r3, [pc, #32]	; (800a3e4 <MX_SPI3_Init+0x74>)
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800a3c8:	4b06      	ldr	r3, [pc, #24]	; (800a3e4 <MX_SPI3_Init+0x74>)
 800a3ca:	2208      	movs	r2, #8
 800a3cc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800a3ce:	4805      	ldr	r0, [pc, #20]	; (800a3e4 <MX_SPI3_Init+0x74>)
 800a3d0:	f7fe fb6e 	bl	8008ab0 <HAL_SPI_Init>
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d001      	beq.n	800a3de <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800a3da:	f000 f8bb 	bl	800a554 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800a3de:	bf00      	nop
 800a3e0:	bd80      	pop	{r7, pc}
 800a3e2:	bf00      	nop
 800a3e4:	20000334 	.word	0x20000334
 800a3e8:	40003c00 	.word	0x40003c00

0800a3ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800a3f0:	4b14      	ldr	r3, [pc, #80]	; (800a444 <MX_USART1_UART_Init+0x58>)
 800a3f2:	4a15      	ldr	r2, [pc, #84]	; (800a448 <MX_USART1_UART_Init+0x5c>)
 800a3f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800a3f6:	4b13      	ldr	r3, [pc, #76]	; (800a444 <MX_USART1_UART_Init+0x58>)
 800a3f8:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800a3fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a3fe:	4b11      	ldr	r3, [pc, #68]	; (800a444 <MX_USART1_UART_Init+0x58>)
 800a400:	2200      	movs	r2, #0
 800a402:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a404:	4b0f      	ldr	r3, [pc, #60]	; (800a444 <MX_USART1_UART_Init+0x58>)
 800a406:	2200      	movs	r2, #0
 800a408:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a40a:	4b0e      	ldr	r3, [pc, #56]	; (800a444 <MX_USART1_UART_Init+0x58>)
 800a40c:	2200      	movs	r2, #0
 800a40e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800a410:	4b0c      	ldr	r3, [pc, #48]	; (800a444 <MX_USART1_UART_Init+0x58>)
 800a412:	220c      	movs	r2, #12
 800a414:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a416:	4b0b      	ldr	r3, [pc, #44]	; (800a444 <MX_USART1_UART_Init+0x58>)
 800a418:	2200      	movs	r2, #0
 800a41a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a41c:	4b09      	ldr	r3, [pc, #36]	; (800a444 <MX_USART1_UART_Init+0x58>)
 800a41e:	2200      	movs	r2, #0
 800a420:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a422:	4b08      	ldr	r3, [pc, #32]	; (800a444 <MX_USART1_UART_Init+0x58>)
 800a424:	2200      	movs	r2, #0
 800a426:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a428:	4b06      	ldr	r3, [pc, #24]	; (800a444 <MX_USART1_UART_Init+0x58>)
 800a42a:	2200      	movs	r2, #0
 800a42c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a42e:	4805      	ldr	r0, [pc, #20]	; (800a444 <MX_USART1_UART_Init+0x58>)
 800a430:	f7fe fd7e 	bl	8008f30 <HAL_UART_Init>
 800a434:	4603      	mov	r3, r0
 800a436:	2b00      	cmp	r3, #0
 800a438:	d001      	beq.n	800a43e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800a43a:	f000 f88b 	bl	800a554 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800a43e:	bf00      	nop
 800a440:	bd80      	pop	{r7, pc}
 800a442:	bf00      	nop
 800a444:	200003c0 	.word	0x200003c0
 800a448:	40013800 	.word	0x40013800

0800a44c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800a450:	4b14      	ldr	r3, [pc, #80]	; (800a4a4 <MX_USART2_UART_Init+0x58>)
 800a452:	4a15      	ldr	r2, [pc, #84]	; (800a4a8 <MX_USART2_UART_Init+0x5c>)
 800a454:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800a456:	4b13      	ldr	r3, [pc, #76]	; (800a4a4 <MX_USART2_UART_Init+0x58>)
 800a458:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a45c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800a45e:	4b11      	ldr	r3, [pc, #68]	; (800a4a4 <MX_USART2_UART_Init+0x58>)
 800a460:	2200      	movs	r2, #0
 800a462:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800a464:	4b0f      	ldr	r3, [pc, #60]	; (800a4a4 <MX_USART2_UART_Init+0x58>)
 800a466:	2200      	movs	r2, #0
 800a468:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800a46a:	4b0e      	ldr	r3, [pc, #56]	; (800a4a4 <MX_USART2_UART_Init+0x58>)
 800a46c:	2200      	movs	r2, #0
 800a46e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800a470:	4b0c      	ldr	r3, [pc, #48]	; (800a4a4 <MX_USART2_UART_Init+0x58>)
 800a472:	220c      	movs	r2, #12
 800a474:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a476:	4b0b      	ldr	r3, [pc, #44]	; (800a4a4 <MX_USART2_UART_Init+0x58>)
 800a478:	2200      	movs	r2, #0
 800a47a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800a47c:	4b09      	ldr	r3, [pc, #36]	; (800a4a4 <MX_USART2_UART_Init+0x58>)
 800a47e:	2200      	movs	r2, #0
 800a480:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a482:	4b08      	ldr	r3, [pc, #32]	; (800a4a4 <MX_USART2_UART_Init+0x58>)
 800a484:	2200      	movs	r2, #0
 800a486:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a488:	4b06      	ldr	r3, [pc, #24]	; (800a4a4 <MX_USART2_UART_Init+0x58>)
 800a48a:	2200      	movs	r2, #0
 800a48c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800a48e:	4805      	ldr	r0, [pc, #20]	; (800a4a4 <MX_USART2_UART_Init+0x58>)
 800a490:	f7fe fd4e 	bl	8008f30 <HAL_UART_Init>
 800a494:	4603      	mov	r3, r0
 800a496:	2b00      	cmp	r3, #0
 800a498:	d001      	beq.n	800a49e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800a49a:	f000 f85b 	bl	800a554 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800a49e:	bf00      	nop
 800a4a0:	bd80      	pop	{r7, pc}
 800a4a2:	bf00      	nop
 800a4a4:	20000444 	.word	0x20000444
 800a4a8:	40004400 	.word	0x40004400

0800a4ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b088      	sub	sp, #32
 800a4b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a4b2:	f107 030c 	add.w	r3, r7, #12
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	601a      	str	r2, [r3, #0]
 800a4ba:	605a      	str	r2, [r3, #4]
 800a4bc:	609a      	str	r2, [r3, #8]
 800a4be:	60da      	str	r2, [r3, #12]
 800a4c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a4c2:	4b22      	ldr	r3, [pc, #136]	; (800a54c <MX_GPIO_Init+0xa0>)
 800a4c4:	695b      	ldr	r3, [r3, #20]
 800a4c6:	4a21      	ldr	r2, [pc, #132]	; (800a54c <MX_GPIO_Init+0xa0>)
 800a4c8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a4cc:	6153      	str	r3, [r2, #20]
 800a4ce:	4b1f      	ldr	r3, [pc, #124]	; (800a54c <MX_GPIO_Init+0xa0>)
 800a4d0:	695b      	ldr	r3, [r3, #20]
 800a4d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a4d6:	60bb      	str	r3, [r7, #8]
 800a4d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a4da:	4b1c      	ldr	r3, [pc, #112]	; (800a54c <MX_GPIO_Init+0xa0>)
 800a4dc:	695b      	ldr	r3, [r3, #20]
 800a4de:	4a1b      	ldr	r2, [pc, #108]	; (800a54c <MX_GPIO_Init+0xa0>)
 800a4e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a4e4:	6153      	str	r3, [r2, #20]
 800a4e6:	4b19      	ldr	r3, [pc, #100]	; (800a54c <MX_GPIO_Init+0xa0>)
 800a4e8:	695b      	ldr	r3, [r3, #20]
 800a4ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a4ee:	607b      	str	r3, [r7, #4]
 800a4f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a4f2:	4b16      	ldr	r3, [pc, #88]	; (800a54c <MX_GPIO_Init+0xa0>)
 800a4f4:	695b      	ldr	r3, [r3, #20]
 800a4f6:	4a15      	ldr	r2, [pc, #84]	; (800a54c <MX_GPIO_Init+0xa0>)
 800a4f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a4fc:	6153      	str	r3, [r2, #20]
 800a4fe:	4b13      	ldr	r3, [pc, #76]	; (800a54c <MX_GPIO_Init+0xa0>)
 800a500:	695b      	ldr	r3, [r3, #20]
 800a502:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a506:	603b      	str	r3, [r7, #0]
 800a508:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800a50a:	2200      	movs	r2, #0
 800a50c:	2120      	movs	r1, #32
 800a50e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a512:	f7f8 fc7a 	bl	8002e0a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800a516:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a51a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800a51c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800a520:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a522:	2300      	movs	r3, #0
 800a524:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 800a526:	f107 030c 	add.w	r3, r7, #12
 800a52a:	4619      	mov	r1, r3
 800a52c:	4808      	ldr	r0, [pc, #32]	; (800a550 <MX_GPIO_Init+0xa4>)
 800a52e:	f7f8 facb 	bl	8002ac8 <HAL_GPIO_Init>
//  GPIO_InitStruct.Pull = GPIO_NOPULL;
//  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800a532:	2200      	movs	r2, #0
 800a534:	2100      	movs	r1, #0
 800a536:	2028      	movs	r0, #40	; 0x28
 800a538:	f7fc fae9 	bl	8006b0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800a53c:	2028      	movs	r0, #40	; 0x28
 800a53e:	f7fc fb02 	bl	8006b46 <HAL_NVIC_EnableIRQ>

}
 800a542:	bf00      	nop
 800a544:	3720      	adds	r7, #32
 800a546:	46bd      	mov	sp, r7
 800a548:	bd80      	pop	{r7, pc}
 800a54a:	bf00      	nop
 800a54c:	40021000 	.word	0x40021000
 800a550:	48000800 	.word	0x48000800

0800a554 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
static void Error_Handler(void)
{
 800a554:	b480      	push	{r7}
 800a556:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800a558:	b672      	cpsid	i
}
 800a55a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800a55c:	e7fe      	b.n	800a55c <Error_Handler+0x8>

0800a55e <EcuM_StartUp_One>:
#include "EcuM.h"
#include "Os_task.h"
#include "BswM.h"

void EcuM_StartUp_One()
{
 800a55e:	b580      	push	{r7, lr}
 800a560:	af00      	add	r7, sp, #0
	(void)HAL_Init();
 800a562:	f7fc f995 	bl	8006890 <HAL_Init>
	BswM_Init();
 800a566:	f7ff fd3a 	bl	8009fde <BswM_Init>
}
 800a56a:	bf00      	nop
 800a56c:	bd80      	pop	{r7, pc}

0800a56e <EcuM_StartUp_Two>:

void EcuM_StartUp_Two()
{
 800a56e:	b480      	push	{r7}
 800a570:	af00      	add	r7, sp, #0

}
 800a572:	bf00      	nop
 800a574:	46bd      	mov	sp, r7
 800a576:	bc80      	pop	{r7}
 800a578:	4770      	bx	lr

0800a57a <EcuM_Init>:

int EcuM_Init(void)
{
 800a57a:	b580      	push	{r7, lr}
 800a57c:	af00      	add	r7, sp, #0
	EcuM_StartUp_One();
 800a57e:	f7ff ffee 	bl	800a55e <EcuM_StartUp_One>
	/* Start Scheduler */
	Os_Start();
 800a582:	f000 f803 	bl	800a58c <Os_Start>

	return 0;
 800a586:	2300      	movs	r3, #0
}
 800a588:	4618      	mov	r0, r3
 800a58a:	bd80      	pop	{r7, pc}

0800a58c <Os_Start>:

#include "Os.h"
#include "Os_scheduler.h"

void Os_Start()
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	af00      	add	r7, sp, #0
	Os_Scheduler_Init();
 800a590:	f000 f8ba 	bl	800a708 <Os_Scheduler_Init>
	Os_Scheduler_Start();
 800a594:	f000 f930 	bl	800a7f8 <Os_Scheduler_Start>

	while(1)
 800a598:	e7fe      	b.n	800a598 <Os_Start+0xc>
	...

0800a59c <SysTick_Handler>:
/**
  * @brief  SysTick IRQ Handler
  * @return None
  */
void SysTick_Handler(void)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	af00      	add	r7, sp, #0
	/* Increment general counter */
	HAL_IncTick();
 800a5a0:	f7fc f9c2 	bl	8006928 <HAL_IncTick>
	/* Reset counters if base counter reached maximum value */
	if(g_Os_BaseTimerISR_count_u32 == OS_BASETIMER_COUNT_MAX)
 800a5a4:	4b40      	ldr	r3, [pc, #256]	; (800a6a8 <SysTick_Handler+0x10c>)
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f242 720f 	movw	r2, #9999	; 0x270f
 800a5ac:	4293      	cmp	r3, r2
 800a5ae:	d112      	bne.n	800a5d6 <SysTick_Handler+0x3a>
	{
		g_Os_BaseTimerISR_count_u32 = 0u;
 800a5b0:	4b3d      	ldr	r3, [pc, #244]	; (800a6a8 <SysTick_Handler+0x10c>)
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	601a      	str	r2, [r3, #0]
		g_Os_5msTimerISR_count_u32 = 0u;
 800a5b6:	4b3d      	ldr	r3, [pc, #244]	; (800a6ac <SysTick_Handler+0x110>)
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	601a      	str	r2, [r3, #0]
		g_Os_10msTimerISR_count_u32 = 0u;
 800a5bc:	4b3c      	ldr	r3, [pc, #240]	; (800a6b0 <SysTick_Handler+0x114>)
 800a5be:	2200      	movs	r2, #0
 800a5c0:	601a      	str	r2, [r3, #0]
		g_Os_50msTimerISR_count_u32 = 0u;
 800a5c2:	4b3c      	ldr	r3, [pc, #240]	; (800a6b4 <SysTick_Handler+0x118>)
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	601a      	str	r2, [r3, #0]
		g_Os_100msTimerISR_count_u32 = 0u;
 800a5c8:	4b3b      	ldr	r3, [pc, #236]	; (800a6b8 <SysTick_Handler+0x11c>)
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	601a      	str	r2, [r3, #0]
		g_Os_500msTimerISR_count_u32 = 0u;
 800a5ce:	4b3b      	ldr	r3, [pc, #236]	; (800a6bc <SysTick_Handler+0x120>)
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	601a      	str	r2, [r3, #0]
 800a5d4:	e004      	b.n	800a5e0 <SysTick_Handler+0x44>
	}
	else
	{
		/* Increment base counter */
		g_Os_BaseTimerISR_count_u32++;
 800a5d6:	4b34      	ldr	r3, [pc, #208]	; (800a6a8 <SysTick_Handler+0x10c>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	3301      	adds	r3, #1
 800a5dc:	4a32      	ldr	r2, [pc, #200]	; (800a6a8 <SysTick_Handler+0x10c>)
 800a5de:	6013      	str	r3, [r2, #0]
	}

	/* Check for 5ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 5) == 0u)
 800a5e0:	4b31      	ldr	r3, [pc, #196]	; (800a6a8 <SysTick_Handler+0x10c>)
 800a5e2:	6819      	ldr	r1, [r3, #0]
 800a5e4:	4b36      	ldr	r3, [pc, #216]	; (800a6c0 <SysTick_Handler+0x124>)
 800a5e6:	fba3 2301 	umull	r2, r3, r3, r1
 800a5ea:	089a      	lsrs	r2, r3, #2
 800a5ec:	4613      	mov	r3, r2
 800a5ee:	009b      	lsls	r3, r3, #2
 800a5f0:	4413      	add	r3, r2
 800a5f2:	1aca      	subs	r2, r1, r3
 800a5f4:	2a00      	cmp	r2, #0
 800a5f6:	d104      	bne.n	800a602 <SysTick_Handler+0x66>
	{
		/* Increment 5ms counter */
		g_Os_5msTimerISR_count_u32++;
 800a5f8:	4b2c      	ldr	r3, [pc, #176]	; (800a6ac <SysTick_Handler+0x110>)
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	3301      	adds	r3, #1
 800a5fe:	4a2b      	ldr	r2, [pc, #172]	; (800a6ac <SysTick_Handler+0x110>)
 800a600:	6013      	str	r3, [r2, #0]
	}

	/* Check for 10ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 10) == 0u)
 800a602:	4b29      	ldr	r3, [pc, #164]	; (800a6a8 <SysTick_Handler+0x10c>)
 800a604:	6819      	ldr	r1, [r3, #0]
 800a606:	4b2e      	ldr	r3, [pc, #184]	; (800a6c0 <SysTick_Handler+0x124>)
 800a608:	fba3 2301 	umull	r2, r3, r3, r1
 800a60c:	08da      	lsrs	r2, r3, #3
 800a60e:	4613      	mov	r3, r2
 800a610:	009b      	lsls	r3, r3, #2
 800a612:	4413      	add	r3, r2
 800a614:	005b      	lsls	r3, r3, #1
 800a616:	1aca      	subs	r2, r1, r3
 800a618:	2a00      	cmp	r2, #0
 800a61a:	d104      	bne.n	800a626 <SysTick_Handler+0x8a>
	{
		/* Increment 10ms counter */
		g_Os_10msTimerISR_count_u32++;
 800a61c:	4b24      	ldr	r3, [pc, #144]	; (800a6b0 <SysTick_Handler+0x114>)
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	3301      	adds	r3, #1
 800a622:	4a23      	ldr	r2, [pc, #140]	; (800a6b0 <SysTick_Handler+0x114>)
 800a624:	6013      	str	r3, [r2, #0]
	}

	/* Check for 50ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 50) == 0u)
 800a626:	4b20      	ldr	r3, [pc, #128]	; (800a6a8 <SysTick_Handler+0x10c>)
 800a628:	681a      	ldr	r2, [r3, #0]
 800a62a:	4b26      	ldr	r3, [pc, #152]	; (800a6c4 <SysTick_Handler+0x128>)
 800a62c:	fba3 1302 	umull	r1, r3, r3, r2
 800a630:	091b      	lsrs	r3, r3, #4
 800a632:	2132      	movs	r1, #50	; 0x32
 800a634:	fb01 f303 	mul.w	r3, r1, r3
 800a638:	1ad3      	subs	r3, r2, r3
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d104      	bne.n	800a648 <SysTick_Handler+0xac>
	{
		/* Increment 50ms counter */
		g_Os_50msTimerISR_count_u32++;
 800a63e:	4b1d      	ldr	r3, [pc, #116]	; (800a6b4 <SysTick_Handler+0x118>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	3301      	adds	r3, #1
 800a644:	4a1b      	ldr	r2, [pc, #108]	; (800a6b4 <SysTick_Handler+0x118>)
 800a646:	6013      	str	r3, [r2, #0]
	}

	/* Check for 100ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 100) == 0u)
 800a648:	4b17      	ldr	r3, [pc, #92]	; (800a6a8 <SysTick_Handler+0x10c>)
 800a64a:	681a      	ldr	r2, [r3, #0]
 800a64c:	4b1d      	ldr	r3, [pc, #116]	; (800a6c4 <SysTick_Handler+0x128>)
 800a64e:	fba3 1302 	umull	r1, r3, r3, r2
 800a652:	095b      	lsrs	r3, r3, #5
 800a654:	2164      	movs	r1, #100	; 0x64
 800a656:	fb01 f303 	mul.w	r3, r1, r3
 800a65a:	1ad3      	subs	r3, r2, r3
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d104      	bne.n	800a66a <SysTick_Handler+0xce>
	{
		/* Increment 100ms counter */
		g_Os_100msTimerISR_count_u32++;
 800a660:	4b15      	ldr	r3, [pc, #84]	; (800a6b8 <SysTick_Handler+0x11c>)
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	3301      	adds	r3, #1
 800a666:	4a14      	ldr	r2, [pc, #80]	; (800a6b8 <SysTick_Handler+0x11c>)
 800a668:	6013      	str	r3, [r2, #0]
	}

	/* Check for 500ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 500) == 0u)
 800a66a:	4b0f      	ldr	r3, [pc, #60]	; (800a6a8 <SysTick_Handler+0x10c>)
 800a66c:	681a      	ldr	r2, [r3, #0]
 800a66e:	4b16      	ldr	r3, [pc, #88]	; (800a6c8 <SysTick_Handler+0x12c>)
 800a670:	fba3 1302 	umull	r1, r3, r3, r2
 800a674:	095b      	lsrs	r3, r3, #5
 800a676:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800a67a:	fb01 f303 	mul.w	r3, r1, r3
 800a67e:	1ad3      	subs	r3, r2, r3
 800a680:	2b00      	cmp	r3, #0
 800a682:	d104      	bne.n	800a68e <SysTick_Handler+0xf2>
	{
		/* Increment 500ms counter */
		g_Os_500msTimerISR_count_u32++;
 800a684:	4b0d      	ldr	r3, [pc, #52]	; (800a6bc <SysTick_Handler+0x120>)
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	3301      	adds	r3, #1
 800a68a:	4a0c      	ldr	r2, [pc, #48]	; (800a6bc <SysTick_Handler+0x120>)
 800a68c:	6013      	str	r3, [r2, #0]
	}

	/* Call PendSV_Handler for context switch */
	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800a68e:	4b0f      	ldr	r3, [pc, #60]	; (800a6cc <SysTick_Handler+0x130>)
 800a690:	781b      	ldrb	r3, [r3, #0]
 800a692:	b2db      	uxtb	r3, r3
 800a694:	2b03      	cmp	r3, #3
 800a696:	d105      	bne.n	800a6a4 <SysTick_Handler+0x108>
	{
		SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 800a698:	4b0d      	ldr	r3, [pc, #52]	; (800a6d0 <SysTick_Handler+0x134>)
 800a69a:	685b      	ldr	r3, [r3, #4]
 800a69c:	4a0c      	ldr	r2, [pc, #48]	; (800a6d0 <SysTick_Handler+0x134>)
 800a69e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a6a2:	6053      	str	r3, [r2, #4]
	}
}
 800a6a4:	bf00      	nop
 800a6a6:	bd80      	pop	{r7, pc}
 800a6a8:	200014a0 	.word	0x200014a0
 800a6ac:	200014a4 	.word	0x200014a4
 800a6b0:	200014a8 	.word	0x200014a8
 800a6b4:	200014ac 	.word	0x200014ac
 800a6b8:	200014b0 	.word	0x200014b0
 800a6bc:	200014b4 	.word	0x200014b4
 800a6c0:	cccccccd 	.word	0xcccccccd
 800a6c4:	51eb851f 	.word	0x51eb851f
 800a6c8:	10624dd3 	.word	0x10624dd3
 800a6cc:	200014e0 	.word	0x200014e0
 800a6d0:	e000ed00 	.word	0xe000ed00

0800a6d4 <PendSV_Handler>:

	/// At this point the processor has already pushed PSR, PC, LR, R12, R3, R2, R1 and R0
	/// onto the stack. We need to push the rest(i.e R4, R5, R6, R7, R8, R9, R10 & R11) to save the
	/// context of the current task.
	/// Disable interrupts
    __asm("CPSID   I");
 800a6d4:	b672      	cpsid	i
    /// Push registers R4 to R7
    __asm("PUSH    {R4-R7}");
 800a6d6:	b4f0      	push	{r4, r5, r6, r7}
    /// Push registers R8-R11
    __asm("MOV     R4, R8");
 800a6d8:	4644      	mov	r4, r8
    __asm("MOV     R5, R9");
 800a6da:	464d      	mov	r5, r9
    __asm("MOV     R6, R10");
 800a6dc:	4656      	mov	r6, sl
    __asm("MOV     R7, R11");
 800a6de:	465f      	mov	r7, fp
    __asm("PUSH    {R4-R7}");
 800a6e0:	b4f0      	push	{r4, r5, r6, r7}
    /// Load R0 with the address of pCurntTcb
    __asm("LDR     R0, =g_Os_CurrentTaskBlock_ps");
 800a6e2:	4808      	ldr	r0, [pc, #32]	; (800a704 <PendSV_Handler+0x30>)
    /// Load R1 with the content of pCurntTcb(i.e post this, R1 will contain the address of current TCB).
    __asm("LDR     R1, [R0]");
 800a6e4:	6801      	ldr	r1, [r0, #0]
    /// Move the SP value to R4
    __asm("MOV     R4, SP");
 800a6e6:	466c      	mov	r4, sp
    /// Store the value of the stack pointer(copied in R4) to the current tasks "stackPt" element in its TCB.
    /// This marks an end to saving the context of the current task.
    __asm("STR     R4, [R1]");
 800a6e8:	600c      	str	r4, [r1, #0]


    /// STEP 2: LOAD THE NEW TASK CONTEXT FROM ITS STACK TO THE CPU REGISTERS, UPDATE pCurntTcb.

    /// Load the address of the next task TCB onto the R1.
    __asm("LDR     R1, [R1,#4]");
 800a6ea:	6849      	ldr	r1, [r1, #4]
    /// Load the contents of the next tasks stack pointer to pCurntTcb, equivalent to pointing pCurntTcb to
    /// the newer tasks TCB. Remember R1 contains the address of pCurntTcb.
    __asm("STR     R1, [R0]");
 800a6ec:	6001      	str	r1, [r0, #0]
    /// Load the newer tasks TCB to the SP using R4.
    __asm("LDR     R4, [R1]");
 800a6ee:	680c      	ldr	r4, [r1, #0]
    __asm("MOV     SP, R4");
 800a6f0:	46a5      	mov	sp, r4
    /// Pop registers R8-R11
    __asm("POP     {R4-R7}");
 800a6f2:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("MOV     R8, R4");
 800a6f4:	46a0      	mov	r8, r4
    __asm("MOV     R9, R5");
 800a6f6:	46a9      	mov	r9, r5
    __asm("MOV     R10, R6");
 800a6f8:	46b2      	mov	sl, r6
    __asm("MOV     R11, R7");
 800a6fa:	46bb      	mov	fp, r7
    /// Pop registers R4-R7
    __asm("POP     {R4-R7}");
 800a6fc:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("CPSIE   I ");
 800a6fe:	b662      	cpsie	i
    __asm("BX      LR");
 800a700:	4770      	bx	lr

}
 800a702:	bf00      	nop
 800a704:	200004fc 	.word	0x200004fc

0800a708 <Os_Scheduler_Init>:
/**
  * @brief  OS Scheduler initialization function
  * @return None
  */
void Os_Scheduler_Init()
{
 800a708:	b480      	push	{r7}
 800a70a:	af00      	add	r7, sp, #0
	/* Enter critical section: Disable interrupts */
	__asm("CPSID   I");
 800a70c:	b672      	cpsid	i
	/* Make the Task Control Block linked list circular */
	g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_10MS_ID_U8];
 800a70e:	4b29      	ldr	r3, [pc, #164]	; (800a7b4 <Os_Scheduler_Init+0xac>)
 800a710:	4a29      	ldr	r2, [pc, #164]	; (800a7b8 <Os_Scheduler_Init+0xb0>)
 800a712:	605a      	str	r2, [r3, #4]
	g_Os_TaskBlock_as[OS_TASK_10MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_50MS_ID_U8];
 800a714:	4b27      	ldr	r3, [pc, #156]	; (800a7b4 <Os_Scheduler_Init+0xac>)
 800a716:	4a29      	ldr	r2, [pc, #164]	; (800a7bc <Os_Scheduler_Init+0xb4>)
 800a718:	60da      	str	r2, [r3, #12]
	g_Os_TaskBlock_as[OS_TASK_50MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_100MS_ID_U8];
 800a71a:	4b26      	ldr	r3, [pc, #152]	; (800a7b4 <Os_Scheduler_Init+0xac>)
 800a71c:	4a28      	ldr	r2, [pc, #160]	; (800a7c0 <Os_Scheduler_Init+0xb8>)
 800a71e:	615a      	str	r2, [r3, #20]
	g_Os_TaskBlock_as[OS_TASK_100MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_500MS_ID_U8];
 800a720:	4b24      	ldr	r3, [pc, #144]	; (800a7b4 <Os_Scheduler_Init+0xac>)
 800a722:	4a28      	ldr	r2, [pc, #160]	; (800a7c4 <Os_Scheduler_Init+0xbc>)
 800a724:	61da      	str	r2, [r3, #28]
	g_Os_TaskBlock_as[OS_TASK_500MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8];
 800a726:	4b23      	ldr	r3, [pc, #140]	; (800a7b4 <Os_Scheduler_Init+0xac>)
 800a728:	4a22      	ldr	r2, [pc, #136]	; (800a7b4 <Os_Scheduler_Init+0xac>)
 800a72a:	625a      	str	r2, [r3, #36]	; 0x24
	/* Setup stack for initialization (master) task */
	g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_INIT_ID_U8][OS_TASK_STACKSIZE-16];
 800a72c:	4b21      	ldr	r3, [pc, #132]	; (800a7b4 <Os_Scheduler_Init+0xac>)
 800a72e:	4a26      	ldr	r2, [pc, #152]	; (800a7c8 <Os_Scheduler_Init+0xc0>)
 800a730:	601a      	str	r2, [r3, #0]
	g_Os_TaskStack_aau32[OS_TASK_INIT_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800a732:	4b26      	ldr	r3, [pc, #152]	; (800a7cc <Os_Scheduler_Init+0xc4>)
 800a734:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a738:	f8c3 231c 	str.w	r2, [r3, #796]	; 0x31c
	g_Os_TaskStack_aau32[OS_TASK_INIT_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_TaskMaster_0);
 800a73c:	4a24      	ldr	r2, [pc, #144]	; (800a7d0 <Os_Scheduler_Init+0xc8>)
 800a73e:	4b23      	ldr	r3, [pc, #140]	; (800a7cc <Os_Scheduler_Init+0xc4>)
 800a740:	f8c3 2318 	str.w	r2, [r3, #792]	; 0x318
	/* Setup stack for 10ms task */
    g_Os_TaskBlock_as[OS_TASK_10MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_10MS_ID_U8][OS_TASK_STACKSIZE-16];
 800a744:	4b1b      	ldr	r3, [pc, #108]	; (800a7b4 <Os_Scheduler_Init+0xac>)
 800a746:	4a23      	ldr	r2, [pc, #140]	; (800a7d4 <Os_Scheduler_Init+0xcc>)
 800a748:	609a      	str	r2, [r3, #8]
    g_Os_TaskStack_aau32[OS_TASK_10MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800a74a:	4b20      	ldr	r3, [pc, #128]	; (800a7cc <Os_Scheduler_Init+0xc4>)
 800a74c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a750:	f8c3 263c 	str.w	r2, [r3, #1596]	; 0x63c
    g_Os_TaskStack_aau32[OS_TASK_10MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task10ms_0);
 800a754:	4a20      	ldr	r2, [pc, #128]	; (800a7d8 <Os_Scheduler_Init+0xd0>)
 800a756:	4b1d      	ldr	r3, [pc, #116]	; (800a7cc <Os_Scheduler_Init+0xc4>)
 800a758:	f8c3 2638 	str.w	r2, [r3, #1592]	; 0x638
	/* Setup stack for 50ms task */
    g_Os_TaskBlock_as[OS_TASK_50MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_50MS_ID_U8][OS_TASK_STACKSIZE-16];
 800a75c:	4b15      	ldr	r3, [pc, #84]	; (800a7b4 <Os_Scheduler_Init+0xac>)
 800a75e:	4a1f      	ldr	r2, [pc, #124]	; (800a7dc <Os_Scheduler_Init+0xd4>)
 800a760:	611a      	str	r2, [r3, #16]
    g_Os_TaskStack_aau32[OS_TASK_50MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800a762:	4b1a      	ldr	r3, [pc, #104]	; (800a7cc <Os_Scheduler_Init+0xc4>)
 800a764:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a768:	f8c3 295c 	str.w	r2, [r3, #2396]	; 0x95c
    g_Os_TaskStack_aau32[OS_TASK_50MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task50ms_0);
 800a76c:	4a1c      	ldr	r2, [pc, #112]	; (800a7e0 <Os_Scheduler_Init+0xd8>)
 800a76e:	4b17      	ldr	r3, [pc, #92]	; (800a7cc <Os_Scheduler_Init+0xc4>)
 800a770:	f8c3 2958 	str.w	r2, [r3, #2392]	; 0x958
	/* Setup stack for 100ms task */
    g_Os_TaskBlock_as[OS_TASK_100MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_100MS_ID_U8][OS_TASK_STACKSIZE-16];
 800a774:	4b0f      	ldr	r3, [pc, #60]	; (800a7b4 <Os_Scheduler_Init+0xac>)
 800a776:	4a1b      	ldr	r2, [pc, #108]	; (800a7e4 <Os_Scheduler_Init+0xdc>)
 800a778:	619a      	str	r2, [r3, #24]
    g_Os_TaskStack_aau32[OS_TASK_100MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800a77a:	4b14      	ldr	r3, [pc, #80]	; (800a7cc <Os_Scheduler_Init+0xc4>)
 800a77c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a780:	f8c3 2c7c 	str.w	r2, [r3, #3196]	; 0xc7c
    g_Os_TaskStack_aau32[OS_TASK_100MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task100ms_0);
 800a784:	4a18      	ldr	r2, [pc, #96]	; (800a7e8 <Os_Scheduler_Init+0xe0>)
 800a786:	4b11      	ldr	r3, [pc, #68]	; (800a7cc <Os_Scheduler_Init+0xc4>)
 800a788:	f8c3 2c78 	str.w	r2, [r3, #3192]	; 0xc78
	/* Setup stack for 500ms task */
    g_Os_TaskBlock_as[OS_TASK_500MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_500MS_ID_U8][OS_TASK_STACKSIZE-16];
 800a78c:	4b09      	ldr	r3, [pc, #36]	; (800a7b4 <Os_Scheduler_Init+0xac>)
 800a78e:	4a17      	ldr	r2, [pc, #92]	; (800a7ec <Os_Scheduler_Init+0xe4>)
 800a790:	621a      	str	r2, [r3, #32]
    g_Os_TaskStack_aau32[OS_TASK_500MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800a792:	4b0e      	ldr	r3, [pc, #56]	; (800a7cc <Os_Scheduler_Init+0xc4>)
 800a794:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a798:	f8c3 2f9c 	str.w	r2, [r3, #3996]	; 0xf9c
    g_Os_TaskStack_aau32[OS_TASK_500MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task500ms_0);
 800a79c:	4a14      	ldr	r2, [pc, #80]	; (800a7f0 <Os_Scheduler_Init+0xe8>)
 800a79e:	4b0b      	ldr	r3, [pc, #44]	; (800a7cc <Os_Scheduler_Init+0xc4>)
 800a7a0:	f8c3 2f98 	str.w	r2, [r3, #3992]	; 0xf98
    /* Set the current task control block to point to init task */
    g_Os_CurrentTaskBlock_ps = &g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8];
 800a7a4:	4b13      	ldr	r3, [pc, #76]	; (800a7f4 <Os_Scheduler_Init+0xec>)
 800a7a6:	4a03      	ldr	r2, [pc, #12]	; (800a7b4 <Os_Scheduler_Init+0xac>)
 800a7a8:	601a      	str	r2, [r3, #0]
    /* Leave critical section: Enable interrupts */
    __asm("CPSIE   I ");
 800a7aa:	b662      	cpsie	i
}
 800a7ac:	bf00      	nop
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	bc80      	pop	{r7}
 800a7b2:	4770      	bx	lr
 800a7b4:	200004d4 	.word	0x200004d4
 800a7b8:	200004dc 	.word	0x200004dc
 800a7bc:	200004e4 	.word	0x200004e4
 800a7c0:	200004ec 	.word	0x200004ec
 800a7c4:	200004f4 	.word	0x200004f4
 800a7c8:	200007e0 	.word	0x200007e0
 800a7cc:	20000500 	.word	0x20000500
 800a7d0:	0800a825 	.word	0x0800a825
 800a7d4:	20000b00 	.word	0x20000b00
 800a7d8:	0800a8a1 	.word	0x0800a8a1
 800a7dc:	20000e20 	.word	0x20000e20
 800a7e0:	0800a8f1 	.word	0x0800a8f1
 800a7e4:	20001140 	.word	0x20001140
 800a7e8:	0800a941 	.word	0x0800a941
 800a7ec:	20001460 	.word	0x20001460
 800a7f0:	0800a991 	.word	0x0800a991
 800a7f4:	200004fc 	.word	0x200004fc

0800a7f8 <Os_Scheduler_Start>:
  * @return None
  */
__attribute__((naked)) void Os_Scheduler_Start(void)
{
    /// R0 contains the address of currentPt
    __asm("LDR     R0, =g_Os_CurrentTaskBlock_ps");
 800a7f8:	4809      	ldr	r0, [pc, #36]	; (800a820 <Os_Scheduler_Start+0x28>)
    /// R2 contains the address in currentPt(value of currentPt)
    __asm("LDR     R2, [R0]");
 800a7fa:	6802      	ldr	r2, [r0, #0]
    /// Load the SP reg with the stacked SP value
    __asm("LDR     R4, [R2]");
 800a7fc:	6814      	ldr	r4, [r2, #0]
    __asm("MOV     SP, R4");
 800a7fe:	46a5      	mov	sp, r4
    /// Pop registers R8-R11(user saved context)
    __asm("POP     {R4-R7}");
 800a800:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("MOV     R8, R4");
 800a802:	46a0      	mov	r8, r4
    __asm("MOV     R9, R5");
 800a804:	46a9      	mov	r9, r5
    __asm("MOV     R10, R6");
 800a806:	46b2      	mov	sl, r6
    __asm("MOV     R11, R7");
 800a808:	46bb      	mov	fp, r7
    /// Pop registers R4-R7(user saved context)
    __asm("POP     {R4-R7}");
 800a80a:	bcf0      	pop	{r4, r5, r6, r7}
    ///  Start poping the stacked exception frame.
    __asm("POP     {R0-R3}");
 800a80c:	bc0f      	pop	{r0, r1, r2, r3}
    __asm("POP     {R4}");
 800a80e:	bc10      	pop	{r4}
    __asm("MOV     R12, R4");
 800a810:	46a4      	mov	ip, r4
    /// Skip the saved LR
    __asm("ADD     SP,SP,#4");
 800a812:	b001      	add	sp, #4
    /// POP the saved PC into LR via R4, We do this to jump into the
    /// first task when we execute the branch instruction to exit this routine.
    __asm("POP     {R4}");
 800a814:	bc10      	pop	{r4}
    __asm("MOV     LR, R4");
 800a816:	46a6      	mov	lr, r4
    __asm("ADD     SP,SP,#4");
 800a818:	b001      	add	sp, #4
    /// Enable interrupts
    __asm("CPSIE   I ");
 800a81a:	b662      	cpsie	i
    __asm("BX      LR");
 800a81c:	4770      	bx	lr
}
 800a81e:	bf00      	nop
 800a820:	200004fc 	.word	0x200004fc

0800a824 <Os_Scheduler_TaskMaster_0>:
/**
  * @brief  Initialization task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_TaskMaster_0(void)
{
 800a824:	b580      	push	{r7, lr}
 800a826:	af00      	add	r7, sp, #0
    while(1)
    {
    	/* Wait for context switch of master task */
    	while(g_Os_Task5ms_count_u32 == g_Os_5msTimerISR_count_u32)
 800a828:	bf00      	nop
 800a82a:	4b19      	ldr	r3, [pc, #100]	; (800a890 <Os_Scheduler_TaskMaster_0+0x6c>)
 800a82c:	681a      	ldr	r2, [r3, #0]
 800a82e:	4b19      	ldr	r3, [pc, #100]	; (800a894 <Os_Scheduler_TaskMaster_0+0x70>)
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	429a      	cmp	r2, r3
 800a834:	d0f9      	beq.n	800a82a <Os_Scheduler_TaskMaster_0+0x6>
    	{
    	}
    	Os_Task5ms_0_cnt++;
 800a836:	4b18      	ldr	r3, [pc, #96]	; (800a898 <Os_Scheduler_TaskMaster_0+0x74>)
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	3301      	adds	r3, #1
 800a83c:	4a16      	ldr	r2, [pc, #88]	; (800a898 <Os_Scheduler_TaskMaster_0+0x74>)
 800a83e:	6013      	str	r3, [r2, #0]
    	g_Os_Task5ms_count_u32 = g_Os_5msTimerISR_count_u32;
 800a840:	4b14      	ldr	r3, [pc, #80]	; (800a894 <Os_Scheduler_TaskMaster_0+0x70>)
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	4a12      	ldr	r2, [pc, #72]	; (800a890 <Os_Scheduler_TaskMaster_0+0x6c>)
 800a846:	6013      	str	r3, [r2, #0]

    	/* Check Os state */
    	switch (g_OS_State_e)
 800a848:	4b14      	ldr	r3, [pc, #80]	; (800a89c <Os_Scheduler_TaskMaster_0+0x78>)
 800a84a:	781b      	ldrb	r3, [r3, #0]
 800a84c:	b2db      	uxtb	r3, r3
 800a84e:	2b05      	cmp	r3, #5
 800a850:	d81c      	bhi.n	800a88c <Os_Scheduler_TaskMaster_0+0x68>
 800a852:	a201      	add	r2, pc, #4	; (adr r2, 800a858 <Os_Scheduler_TaskMaster_0+0x34>)
 800a854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a858:	0800a871 	.word	0x0800a871
 800a85c:	0800a879 	.word	0x0800a879
 800a860:	0800a885 	.word	0x0800a885
 800a864:	0800a885 	.word	0x0800a885
 800a868:	0800a88d 	.word	0x0800a88d
 800a86c:	0800a88d 	.word	0x0800a88d
    	{
    		case OS_STATE_RESET_E:
    		{
    			g_OS_State_e = OS_STATE_INIT_E;
 800a870:	4b0a      	ldr	r3, [pc, #40]	; (800a89c <Os_Scheduler_TaskMaster_0+0x78>)
 800a872:	2201      	movs	r2, #1
 800a874:	701a      	strb	r2, [r3, #0]
    		} break;
 800a876:	e00a      	b.n	800a88e <Os_Scheduler_TaskMaster_0+0x6a>
    		case OS_STATE_INIT_E:
    		{
    			OS_TASK_CALL(Os_Task_Master(), g_Os_dwt_Master_f32);
 800a878:	f000 f8b2 	bl	800a9e0 <Os_Task_Master>
    			g_OS_State_e = OS_STATE_NVMREAD_E;
 800a87c:	4b07      	ldr	r3, [pc, #28]	; (800a89c <Os_Scheduler_TaskMaster_0+0x78>)
 800a87e:	2202      	movs	r2, #2
 800a880:	701a      	strb	r2, [r3, #0]
    		} break;
 800a882:	e004      	b.n	800a88e <Os_Scheduler_TaskMaster_0+0x6a>
    			//g_OS_State_e = OS_STATE_RUNNING_E;
    		}
    		case OS_STATE_RUNNING_E:
    		{
    			/* TODO: add task activate/suspend here */
    			g_OS_State_e = OS_STATE_RUNNING_E;
 800a884:	4b05      	ldr	r3, [pc, #20]	; (800a89c <Os_Scheduler_TaskMaster_0+0x78>)
 800a886:	2203      	movs	r2, #3
 800a888:	701a      	strb	r2, [r3, #0]
    		} break;
 800a88a:	e000      	b.n	800a88e <Os_Scheduler_TaskMaster_0+0x6a>
    			/* NvM write all, write error */
    		} break;
    		default:
    		{

    		} break;
 800a88c:	bf00      	nop
    	while(g_Os_Task5ms_count_u32 == g_Os_5msTimerISR_count_u32)
 800a88e:	e7cb      	b.n	800a828 <Os_Scheduler_TaskMaster_0+0x4>
 800a890:	200014bc 	.word	0x200014bc
 800a894:	200014a4 	.word	0x200014a4
 800a898:	200014b8 	.word	0x200014b8
 800a89c:	200014e0 	.word	0x200014e0

0800a8a0 <Os_Scheduler_Task10ms_0>:
/**
  * @brief  Periodic 10ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task10ms_0(void)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800a8a4:	4b0e      	ldr	r3, [pc, #56]	; (800a8e0 <Os_Scheduler_Task10ms_0+0x40>)
 800a8a6:	781b      	ldrb	r3, [r3, #0]
 800a8a8:	b2db      	uxtb	r3, r3
 800a8aa:	2b03      	cmp	r3, #3
 800a8ac:	d112      	bne.n	800a8d4 <Os_Scheduler_Task10ms_0+0x34>
    	{
			while(g_Os_Task10ms_count_u32 == g_Os_10msTimerISR_count_u32)
 800a8ae:	bf00      	nop
 800a8b0:	4b0c      	ldr	r3, [pc, #48]	; (800a8e4 <Os_Scheduler_Task10ms_0+0x44>)
 800a8b2:	681a      	ldr	r2, [r3, #0]
 800a8b4:	4b0c      	ldr	r3, [pc, #48]	; (800a8e8 <Os_Scheduler_Task10ms_0+0x48>)
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	429a      	cmp	r2, r3
 800a8ba:	d0f9      	beq.n	800a8b0 <Os_Scheduler_Task10ms_0+0x10>
			{

			}
			Os_Task10ms_0_cnt++;
 800a8bc:	4b0b      	ldr	r3, [pc, #44]	; (800a8ec <Os_Scheduler_Task10ms_0+0x4c>)
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	3301      	adds	r3, #1
 800a8c2:	4a0a      	ldr	r2, [pc, #40]	; (800a8ec <Os_Scheduler_Task10ms_0+0x4c>)
 800a8c4:	6013      	str	r3, [r2, #0]
			g_Os_Task10ms_count_u32 = g_Os_10msTimerISR_count_u32;
 800a8c6:	4b08      	ldr	r3, [pc, #32]	; (800a8e8 <Os_Scheduler_Task10ms_0+0x48>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	4a06      	ldr	r2, [pc, #24]	; (800a8e4 <Os_Scheduler_Task10ms_0+0x44>)
 800a8cc:	6013      	str	r3, [r2, #0]

			OS_TASK_CALL(Os_Task_10ms(), g_Os_dwt_10ms_f32);
 800a8ce:	f000 f88d 	bl	800a9ec <Os_Task_10ms>
 800a8d2:	e7e7      	b.n	800a8a4 <Os_Scheduler_Task10ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task10ms_count_u32 = g_Os_10msTimerISR_count_u32;
 800a8d4:	4b04      	ldr	r3, [pc, #16]	; (800a8e8 <Os_Scheduler_Task10ms_0+0x48>)
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	4a02      	ldr	r2, [pc, #8]	; (800a8e4 <Os_Scheduler_Task10ms_0+0x44>)
 800a8da:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800a8dc:	e7e2      	b.n	800a8a4 <Os_Scheduler_Task10ms_0+0x4>
 800a8de:	bf00      	nop
 800a8e0:	200014e0 	.word	0x200014e0
 800a8e4:	200014c4 	.word	0x200014c4
 800a8e8:	200014a8 	.word	0x200014a8
 800a8ec:	200014c0 	.word	0x200014c0

0800a8f0 <Os_Scheduler_Task50ms_0>:
/**
  * @brief  Periodic 50ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task50ms_0(void)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800a8f4:	4b0e      	ldr	r3, [pc, #56]	; (800a930 <Os_Scheduler_Task50ms_0+0x40>)
 800a8f6:	781b      	ldrb	r3, [r3, #0]
 800a8f8:	b2db      	uxtb	r3, r3
 800a8fa:	2b03      	cmp	r3, #3
 800a8fc:	d112      	bne.n	800a924 <Os_Scheduler_Task50ms_0+0x34>
    	{
			while(g_Os_Task50ms_count_u32 == g_Os_50msTimerISR_count_u32)
 800a8fe:	bf00      	nop
 800a900:	4b0c      	ldr	r3, [pc, #48]	; (800a934 <Os_Scheduler_Task50ms_0+0x44>)
 800a902:	681a      	ldr	r2, [r3, #0]
 800a904:	4b0c      	ldr	r3, [pc, #48]	; (800a938 <Os_Scheduler_Task50ms_0+0x48>)
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	429a      	cmp	r2, r3
 800a90a:	d0f9      	beq.n	800a900 <Os_Scheduler_Task50ms_0+0x10>
			{

			}
			Os_Task50ms_0_cnt++;
 800a90c:	4b0b      	ldr	r3, [pc, #44]	; (800a93c <Os_Scheduler_Task50ms_0+0x4c>)
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	3301      	adds	r3, #1
 800a912:	4a0a      	ldr	r2, [pc, #40]	; (800a93c <Os_Scheduler_Task50ms_0+0x4c>)
 800a914:	6013      	str	r3, [r2, #0]
			g_Os_Task50ms_count_u32 = g_Os_50msTimerISR_count_u32;
 800a916:	4b08      	ldr	r3, [pc, #32]	; (800a938 <Os_Scheduler_Task50ms_0+0x48>)
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	4a06      	ldr	r2, [pc, #24]	; (800a934 <Os_Scheduler_Task50ms_0+0x44>)
 800a91c:	6013      	str	r3, [r2, #0]
			OS_TASK_CALL(Os_Task_50ms(), g_Os_dwt_50ms_f32);
 800a91e:	f000 f86b 	bl	800a9f8 <Os_Task_50ms>
 800a922:	e7e7      	b.n	800a8f4 <Os_Scheduler_Task50ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task50ms_count_u32 = g_Os_50msTimerISR_count_u32;
 800a924:	4b04      	ldr	r3, [pc, #16]	; (800a938 <Os_Scheduler_Task50ms_0+0x48>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	4a02      	ldr	r2, [pc, #8]	; (800a934 <Os_Scheduler_Task50ms_0+0x44>)
 800a92a:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800a92c:	e7e2      	b.n	800a8f4 <Os_Scheduler_Task50ms_0+0x4>
 800a92e:	bf00      	nop
 800a930:	200014e0 	.word	0x200014e0
 800a934:	200014cc 	.word	0x200014cc
 800a938:	200014ac 	.word	0x200014ac
 800a93c:	200014c8 	.word	0x200014c8

0800a940 <Os_Scheduler_Task100ms_0>:
/**
  * @brief  Periodic 100ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task100ms_0(void)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800a944:	4b0e      	ldr	r3, [pc, #56]	; (800a980 <Os_Scheduler_Task100ms_0+0x40>)
 800a946:	781b      	ldrb	r3, [r3, #0]
 800a948:	b2db      	uxtb	r3, r3
 800a94a:	2b03      	cmp	r3, #3
 800a94c:	d112      	bne.n	800a974 <Os_Scheduler_Task100ms_0+0x34>
    	{
			while(g_Os_Task100ms_count_u32 == g_Os_100msTimerISR_count_u32)
 800a94e:	bf00      	nop
 800a950:	4b0c      	ldr	r3, [pc, #48]	; (800a984 <Os_Scheduler_Task100ms_0+0x44>)
 800a952:	681a      	ldr	r2, [r3, #0]
 800a954:	4b0c      	ldr	r3, [pc, #48]	; (800a988 <Os_Scheduler_Task100ms_0+0x48>)
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	429a      	cmp	r2, r3
 800a95a:	d0f9      	beq.n	800a950 <Os_Scheduler_Task100ms_0+0x10>
			{

			}
			Os_Task100ms_0_cnt++;
 800a95c:	4b0b      	ldr	r3, [pc, #44]	; (800a98c <Os_Scheduler_Task100ms_0+0x4c>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	3301      	adds	r3, #1
 800a962:	4a0a      	ldr	r2, [pc, #40]	; (800a98c <Os_Scheduler_Task100ms_0+0x4c>)
 800a964:	6013      	str	r3, [r2, #0]
			g_Os_Task100ms_count_u32 = g_Os_100msTimerISR_count_u32;
 800a966:	4b08      	ldr	r3, [pc, #32]	; (800a988 <Os_Scheduler_Task100ms_0+0x48>)
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	4a06      	ldr	r2, [pc, #24]	; (800a984 <Os_Scheduler_Task100ms_0+0x44>)
 800a96c:	6013      	str	r3, [r2, #0]

			OS_TASK_CALL(Os_Task_100ms(), g_Os_dwt_100ms_f32);
 800a96e:	f000 f849 	bl	800aa04 <Os_Task_100ms>
 800a972:	e7e7      	b.n	800a944 <Os_Scheduler_Task100ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task100ms_count_u32 = g_Os_100msTimerISR_count_u32;
 800a974:	4b04      	ldr	r3, [pc, #16]	; (800a988 <Os_Scheduler_Task100ms_0+0x48>)
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	4a02      	ldr	r2, [pc, #8]	; (800a984 <Os_Scheduler_Task100ms_0+0x44>)
 800a97a:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800a97c:	e7e2      	b.n	800a944 <Os_Scheduler_Task100ms_0+0x4>
 800a97e:	bf00      	nop
 800a980:	200014e0 	.word	0x200014e0
 800a984:	200014d4 	.word	0x200014d4
 800a988:	200014b0 	.word	0x200014b0
 800a98c:	200014d0 	.word	0x200014d0

0800a990 <Os_Scheduler_Task500ms_0>:
/**
  * @brief  Periodic 500ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task500ms_0(void)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800a994:	4b0e      	ldr	r3, [pc, #56]	; (800a9d0 <Os_Scheduler_Task500ms_0+0x40>)
 800a996:	781b      	ldrb	r3, [r3, #0]
 800a998:	b2db      	uxtb	r3, r3
 800a99a:	2b03      	cmp	r3, #3
 800a99c:	d112      	bne.n	800a9c4 <Os_Scheduler_Task500ms_0+0x34>
    	{
			while(g_Os_Task500ms_count_u32 == g_Os_500msTimerISR_count_u32)
 800a99e:	bf00      	nop
 800a9a0:	4b0c      	ldr	r3, [pc, #48]	; (800a9d4 <Os_Scheduler_Task500ms_0+0x44>)
 800a9a2:	681a      	ldr	r2, [r3, #0]
 800a9a4:	4b0c      	ldr	r3, [pc, #48]	; (800a9d8 <Os_Scheduler_Task500ms_0+0x48>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	429a      	cmp	r2, r3
 800a9aa:	d0f9      	beq.n	800a9a0 <Os_Scheduler_Task500ms_0+0x10>
			{

			}
			Os_Task500ms_0_cnt++;
 800a9ac:	4b0b      	ldr	r3, [pc, #44]	; (800a9dc <Os_Scheduler_Task500ms_0+0x4c>)
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	3301      	adds	r3, #1
 800a9b2:	4a0a      	ldr	r2, [pc, #40]	; (800a9dc <Os_Scheduler_Task500ms_0+0x4c>)
 800a9b4:	6013      	str	r3, [r2, #0]
			g_Os_Task500ms_count_u32 = g_Os_500msTimerISR_count_u32;
 800a9b6:	4b08      	ldr	r3, [pc, #32]	; (800a9d8 <Os_Scheduler_Task500ms_0+0x48>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	4a06      	ldr	r2, [pc, #24]	; (800a9d4 <Os_Scheduler_Task500ms_0+0x44>)
 800a9bc:	6013      	str	r3, [r2, #0]

			OS_TASK_CALL(Os_Task_500ms(), g_Os_dwt_500ms_f32);
 800a9be:	f000 f827 	bl	800aa10 <Os_Task_500ms>
 800a9c2:	e7e7      	b.n	800a994 <Os_Scheduler_Task500ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task500ms_count_u32 = g_Os_500msTimerISR_count_u32;
 800a9c4:	4b04      	ldr	r3, [pc, #16]	; (800a9d8 <Os_Scheduler_Task500ms_0+0x48>)
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	4a02      	ldr	r2, [pc, #8]	; (800a9d4 <Os_Scheduler_Task500ms_0+0x44>)
 800a9ca:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800a9cc:	e7e2      	b.n	800a994 <Os_Scheduler_Task500ms_0+0x4>
 800a9ce:	bf00      	nop
 800a9d0:	200014e0 	.word	0x200014e0
 800a9d4:	200014dc 	.word	0x200014dc
 800a9d8:	200014b4 	.word	0x200014b4
 800a9dc:	200014d8 	.word	0x200014d8

0800a9e0 <Os_Task_Master>:

#include "Os_task.h"
#include "Rte_Os.h"

TASK(Master)()
{
 800a9e0:	b580      	push	{r7, lr}
 800a9e2:	af00      	add	r7, sp, #0
	Rte_Os_Task_Master();
 800a9e4:	f000 f86c 	bl	800aac0 <Rte_Task_Master>
}
 800a9e8:	bf00      	nop
 800a9ea:	bd80      	pop	{r7, pc}

0800a9ec <Os_Task_10ms>:

TASK(10ms)()
{
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	af00      	add	r7, sp, #0
	Rte_Os_Task_10ms();
 800a9f0:	f000 f888 	bl	800ab04 <Rte_Task_10ms>
}
 800a9f4:	bf00      	nop
 800a9f6:	bd80      	pop	{r7, pc}

0800a9f8 <Os_Task_50ms>:

TASK(50ms)()
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	af00      	add	r7, sp, #0
	Rte_Os_Task_50ms();
 800a9fc:	f000 f896 	bl	800ab2c <Rte_Task_50ms>
}
 800aa00:	bf00      	nop
 800aa02:	bd80      	pop	{r7, pc}

0800aa04 <Os_Task_100ms>:

TASK(100ms)()
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	af00      	add	r7, sp, #0
	Rte_Os_Task_100ms();
 800aa08:	f000 f896 	bl	800ab38 <Rte_Task_100ms>
}
 800aa0c:	bf00      	nop
 800aa0e:	bd80      	pop	{r7, pc}

0800aa10 <Os_Task_500ms>:

TASK(500ms)()
{
 800aa10:	b580      	push	{r7, lr}
 800aa12:	af00      	add	r7, sp, #0
	Rte_Os_Task_500ms();
 800aa14:	f000 f89c 	bl	800ab50 <Rte_Task_500ms>
}
 800aa18:	bf00      	nop
 800aa1a:	bd80      	pop	{r7, pc}

0800aa1c <Tm_Init>:

#include "Tm.h"
#include "Gpt.h"

void Tm_Init(void)
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	af00      	add	r7, sp, #0

}
 800aa20:	bf00      	nop
 800aa22:	46bd      	mov	sp, r7
 800aa24:	bc80      	pop	{r7}
 800aa26:	4770      	bx	lr

0800aa28 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800aa28:	f8df d034 	ldr.w	sp, [pc, #52]	; 800aa60 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800aa2c:	480d      	ldr	r0, [pc, #52]	; (800aa64 <LoopForever+0x6>)
  ldr r1, =_edata
 800aa2e:	490e      	ldr	r1, [pc, #56]	; (800aa68 <LoopForever+0xa>)
  ldr r2, =_sidata
 800aa30:	4a0e      	ldr	r2, [pc, #56]	; (800aa6c <LoopForever+0xe>)
  movs r3, #0
 800aa32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800aa34:	e002      	b.n	800aa3c <LoopCopyDataInit>

0800aa36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800aa36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800aa38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800aa3a:	3304      	adds	r3, #4

0800aa3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800aa3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800aa3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800aa40:	d3f9      	bcc.n	800aa36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800aa42:	4a0b      	ldr	r2, [pc, #44]	; (800aa70 <LoopForever+0x12>)
  ldr r4, =_ebss
 800aa44:	4c0b      	ldr	r4, [pc, #44]	; (800aa74 <LoopForever+0x16>)
  movs r3, #0
 800aa46:	2300      	movs	r3, #0
  b LoopFillZerobss
 800aa48:	e001      	b.n	800aa4e <LoopFillZerobss>

0800aa4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800aa4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800aa4c:	3204      	adds	r2, #4

0800aa4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800aa4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800aa50:	d3fb      	bcc.n	800aa4a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800aa52:	f7fb ff17 	bl	8006884 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800aa56:	f000 f93d 	bl	800acd4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	EcuM_Init
 800aa5a:	f7ff fd8e 	bl	800a57a <EcuM_Init>

0800aa5e <LoopForever>:

LoopForever:
    b LoopForever
 800aa5e:	e7fe      	b.n	800aa5e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800aa60:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800aa64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800aa68:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800aa6c:	0800b6ac 	.word	0x0800b6ac
  ldr r2, =_sbss
 800aa70:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800aa74:	20001508 	.word	0x20001508

0800aa78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800aa78:	e7fe      	b.n	800aa78 <ADC1_2_IRQHandler>

0800aa7a <Rte_Call_EnterProtectedSection>:

static inline void Rte_Call_EnterProtectedSection(void);
static inline void Rte_Call_LeaveProtectedSection(void);

static inline void Rte_Call_EnterProtectedSection(void)
{
 800aa7a:	b480      	push	{r7}
 800aa7c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800aa7e:	b672      	cpsid	i
}
 800aa80:	bf00      	nop
	__disable_irq();
}
 800aa82:	bf00      	nop
 800aa84:	46bd      	mov	sp, r7
 800aa86:	bc80      	pop	{r7}
 800aa88:	4770      	bx	lr

0800aa8a <Rte_Call_LeaveProtectedSection>:

static inline void Rte_Call_LeaveProtectedSection(void)
{
 800aa8a:	b480      	push	{r7}
 800aa8c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 800aa8e:	b662      	cpsie	i
}
 800aa90:	bf00      	nop
	__enable_irq();
}
 800aa92:	bf00      	nop
 800aa94:	46bd      	mov	sp, r7
 800aa96:	bc80      	pop	{r7}
 800aa98:	4770      	bx	lr
	...

0800aa9c <Rte_Init>:

void Rte_Init(void)
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	af00      	add	r7, sp, #0
	Int_ButtonState = (uint8)HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 800aaa0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800aaa4:	4804      	ldr	r0, [pc, #16]	; (800aab8 <Rte_Init+0x1c>)
 800aaa6:	f7f8 f999 	bl	8002ddc <HAL_GPIO_ReadPin>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	461a      	mov	r2, r3
 800aaae:	4b03      	ldr	r3, [pc, #12]	; (800aabc <Rte_Init+0x20>)
 800aab0:	701a      	strb	r2, [r3, #0]
}
 800aab2:	bf00      	nop
 800aab4:	bd80      	pop	{r7, pc}
 800aab6:	bf00      	nop
 800aab8:	48000800 	.word	0x48000800
 800aabc:	200014e1 	.word	0x200014e1

0800aac0 <Rte_Task_Master>:

/* Os Tasks*/
/* Init task */
void Rte_Task_Master(void)
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	af00      	add	r7, sp, #0
	/* EcuM startup two: MCal drivers init, BswM init */
	EcuM_StartUp_Two();
 800aac4:	f7ff fd53 	bl	800a56e <EcuM_StartUp_Two>

	/* Bsw stacks init */
	NvM_Init();
 800aac8:	f7ff fa68 	bl	8009f9c <NvM_Init>
	Ea_Init();
 800aacc:	f7ff fa3e 	bl	8009f4c <Ea_Init>
	/* Rte init */
	Rte_Init();
 800aad0:	f7ff ffe4 	bl	800aa9c <Rte_Init>
	/* Cdd init */
	Cdd_Servo_Init();
 800aad4:	f7f6 fcec 	bl	80014b0 <Cdd_Servo_Init>
	Cdd_Ultrasonic_Init();
 800aad8:	f7f6 fe58 	bl	800178c <Cdd_Ultrasonic_Init>
	/* Asw init */
	Access_Init();
 800aadc:	f7f6 fa24 	bl	8000f28 <Access_Init>
	Engine_Init();
 800aae0:	f7f6 fa54 	bl	8000f8c <Engine_Init>
	Brakes_Init();
 800aae4:	f7f6 fa32 	bl	8000f4c <Brakes_Init>
	Steering_Init();
 800aae8:	f7f6 fb1c 	bl	8001124 <Steering_Init>
	Blinker_Init();
 800aaec:	f7f6 fad2 	bl	8001094 <Blinker_Init>
	FrontLights_Init();
 800aaf0:	f7f6 fae2 	bl	80010b8 <FrontLights_Init>
	InteriorLights_Init();
 800aaf4:	f7f6 faf2 	bl	80010dc <InteriorLights_Init>
	RearLights_Init();
 800aaf8:	f7f6 fb02 	bl	8001100 <RearLights_Init>
	/* Init function of ASW module used for testing purposes. TODO: remove after tests */
	LED_Init();
 800aafc:	f7f6 fa9c 	bl	8001038 <LED_Init>

	/* Add new ASW init functions here */
}
 800ab00:	bf00      	nop
 800ab02:	bd80      	pop	{r7, pc}

0800ab04 <Rte_Task_10ms>:

void Rte_Task_10ms(void)
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	af00      	add	r7, sp, #0
	/* BSW */
	BswM_MainFunction();
 800ab08:	f7ff fa86 	bl	800a018 <BswM_MainFunction>
	NvM_MainFunction();
 800ab0c:	f7ff fa52 	bl	8009fb4 <NvM_MainFunction>
	/* CDD */
	Cdd_Servo_MainFunction();
 800ab10:	f7f6 fcf6 	bl	8001500 <Cdd_Servo_MainFunction>
	Cdd_Ultrasonic_MainFunction();
 800ab14:	f7f6 ff62 	bl	80019dc <Cdd_Ultrasonic_MainFunction>
	/* ASW */
	Access_MainFunction();
 800ab18:	f7f6 fa12 	bl	8000f40 <Access_MainFunction>
	Engine_MainFunction();
 800ab1c:	f7f6 fa42 	bl	8000fa4 <Engine_MainFunction>
	Brakes_MainFunction();
 800ab20:	f7f6 fa20 	bl	8000f64 <Brakes_MainFunction>
	Steering_MainFunction();
 800ab24:	f7f6 fb0a 	bl	800113c <Steering_MainFunction>

}
 800ab28:	bf00      	nop
 800ab2a:	bd80      	pop	{r7, pc}

0800ab2c <Rte_Task_50ms>:

void Rte_Task_50ms(void)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	af00      	add	r7, sp, #0
	/* MainFunction of ASW module used for testing purposes. TODO: remove after tests */
	LED_MainFunction();
 800ab30:	f7f6 fa94 	bl	800105c <LED_MainFunction>
}
 800ab34:	bf00      	nop
 800ab36:	bd80      	pop	{r7, pc}

0800ab38 <Rte_Task_100ms>:

void Rte_Task_100ms(void)
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	af00      	add	r7, sp, #0
	Blinker_MainFunction();
 800ab3c:	f7f6 fab6 	bl	80010ac <Blinker_MainFunction>
	FrontLights_MainFunction();
 800ab40:	f7f6 fac6 	bl	80010d0 <FrontLights_MainFunction>
	InteriorLights_MainFunction();
 800ab44:	f7f6 fad6 	bl	80010f4 <InteriorLights_MainFunction>
	RearLights_MainFunction();
 800ab48:	f7f6 fae6 	bl	8001118 <RearLights_MainFunction>
}
 800ab4c:	bf00      	nop
 800ab4e:	bd80      	pop	{r7, pc}

0800ab50 <Rte_Task_500ms>:

void Rte_Task_500ms(void)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	af00      	add	r7, sp, #0

	/* UART test section. TODO: remove */
	sprintf(databuf, "%4d X", count);
 800ab54:	4b13      	ldr	r3, [pc, #76]	; (800aba4 <Rte_Task_500ms+0x54>)
 800ab56:	881b      	ldrh	r3, [r3, #0]
 800ab58:	461a      	mov	r2, r3
 800ab5a:	4913      	ldr	r1, [pc, #76]	; (800aba8 <Rte_Task_500ms+0x58>)
 800ab5c:	4813      	ldr	r0, [pc, #76]	; (800abac <Rte_Task_500ms+0x5c>)
 800ab5e:	f000 f8e5 	bl	800ad2c <siprintf>
	databuf[strlen(databuf)] = 0;
 800ab62:	4812      	ldr	r0, [pc, #72]	; (800abac <Rte_Task_500ms+0x5c>)
 800ab64:	f7f5 fb3c 	bl	80001e0 <strlen>
 800ab68:	4603      	mov	r3, r0
 800ab6a:	4a10      	ldr	r2, [pc, #64]	; (800abac <Rte_Task_500ms+0x5c>)
 800ab6c:	2100      	movs	r1, #0
 800ab6e:	54d1      	strb	r1, [r2, r3]
	HAL_UART_Transmit(&huart2, (uint8 *)databuf, strlen(databuf), 1000);
 800ab70:	480e      	ldr	r0, [pc, #56]	; (800abac <Rte_Task_500ms+0x5c>)
 800ab72:	f7f5 fb35 	bl	80001e0 <strlen>
 800ab76:	4603      	mov	r3, r0
 800ab78:	b29a      	uxth	r2, r3
 800ab7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ab7e:	490b      	ldr	r1, [pc, #44]	; (800abac <Rte_Task_500ms+0x5c>)
 800ab80:	480b      	ldr	r0, [pc, #44]	; (800abb0 <Rte_Task_500ms+0x60>)
 800ab82:	f7fe fa23 	bl	8008fcc <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, crlf, 1, 1000);
 800ab86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ab8a:	2201      	movs	r2, #1
 800ab8c:	4909      	ldr	r1, [pc, #36]	; (800abb4 <Rte_Task_500ms+0x64>)
 800ab8e:	4808      	ldr	r0, [pc, #32]	; (800abb0 <Rte_Task_500ms+0x60>)
 800ab90:	f7fe fa1c 	bl	8008fcc <HAL_UART_Transmit>

	count++;
 800ab94:	4b03      	ldr	r3, [pc, #12]	; (800aba4 <Rte_Task_500ms+0x54>)
 800ab96:	881b      	ldrh	r3, [r3, #0]
 800ab98:	3301      	adds	r3, #1
 800ab9a:	b29a      	uxth	r2, r3
 800ab9c:	4b01      	ldr	r3, [pc, #4]	; (800aba4 <Rte_Task_500ms+0x54>)
 800ab9e:	801a      	strh	r2, [r3, #0]
}
 800aba0:	bf00      	nop
 800aba2:	bd80      	pop	{r7, pc}
 800aba4:	200014f4 	.word	0x200014f4
 800aba8:	0800b61c 	.word	0x0800b61c
 800abac:	200014e4 	.word	0x200014e4
 800abb0:	20000444 	.word	0x20000444
 800abb4:	20000010 	.word	0x20000010

0800abb8 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement>:

/* CDD interfaces: Ultrasonic */
/* Cdd_Ultrasonic: Trigger measurement */
void Rte_Call_Cdd_Ultrasonic_TriggerMeasurement(void)
{
 800abb8:	b580      	push	{r7, lr}
 800abba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO, c_Cdd_Ultrasonic_CfgType_s.TRIG_PIN, (GPIO_PinState)GPIO_PIN_SET);
 800abbc:	4b0b      	ldr	r3, [pc, #44]	; (800abec <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	4a0a      	ldr	r2, [pc, #40]	; (800abec <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800abc2:	8891      	ldrh	r1, [r2, #4]
 800abc4:	2201      	movs	r2, #1
 800abc6:	4618      	mov	r0, r3
 800abc8:	f7f8 f91f 	bl	8002e0a <HAL_GPIO_WritePin>
	__asm("NOP");
 800abcc:	bf00      	nop
	__asm("NOP");
 800abce:	bf00      	nop
	__asm("NOP");
 800abd0:	bf00      	nop
	__asm("NOP");
 800abd2:	bf00      	nop
	__asm("NOP");
 800abd4:	bf00      	nop
	HAL_GPIO_WritePin(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO, c_Cdd_Ultrasonic_CfgType_s.TRIG_PIN, (GPIO_PinState)GPIO_PIN_RESET);
 800abd6:	4b05      	ldr	r3, [pc, #20]	; (800abec <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	4a04      	ldr	r2, [pc, #16]	; (800abec <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800abdc:	8891      	ldrh	r1, [r2, #4]
 800abde:	2200      	movs	r2, #0
 800abe0:	4618      	mov	r0, r3
 800abe2:	f7f8 f912 	bl	8002e0a <HAL_GPIO_WritePin>
}
 800abe6:	bf00      	nop
 800abe8:	bd80      	pop	{r7, pc}
 800abea:	bf00      	nop
 800abec:	0800b624 	.word	0x0800b624

0800abf0 <Rte_Read_Cdd_Ultrasonic_Distance_f32>:

/* Cdd_Ultrasonic: Read distance */
void Rte_Read_Cdd_Ultrasonic_Distance_f32(float32 *distance)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b082      	sub	sp, #8
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
	*distance = Cdd_Ultrasonic_ReadDistance();
 800abf8:	f7f6 ff0a 	bl	8001a10 <Cdd_Ultrasonic_ReadDistance>
 800abfc:	4602      	mov	r2, r0
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	601a      	str	r2, [r3, #0]
}
 800ac02:	bf00      	nop
 800ac04:	3708      	adds	r7, #8
 800ac06:	46bd      	mov	sp, r7
 800ac08:	bd80      	pop	{r7, pc}
	...

0800ac0c <Rte_Read_PC13_Pin_State>:
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
}

/* Read PC13 pin state - button state */
void Rte_Read_PC13_Pin_State(uint8 *state)
{
 800ac0c:	b480      	push	{r7}
 800ac0e:	b083      	sub	sp, #12
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
	*state = Int_ButtonState;
 800ac14:	4b04      	ldr	r3, [pc, #16]	; (800ac28 <Rte_Read_PC13_Pin_State+0x1c>)
 800ac16:	781b      	ldrb	r3, [r3, #0]
 800ac18:	b2da      	uxtb	r2, r3
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	701a      	strb	r2, [r3, #0]
}
 800ac1e:	bf00      	nop
 800ac20:	370c      	adds	r7, #12
 800ac22:	46bd      	mov	sp, r7
 800ac24:	bc80      	pop	{r7}
 800ac26:	4770      	bx	lr
 800ac28:	200014e1 	.word	0x200014e1

0800ac2c <Rte_Write_PC13_Pin_State>:

/* Save PC13 Pin state (called from IRQ) - TODO: change this */
void Rte_Write_PC13_Pin_State(uint8 state)
{
 800ac2c:	b480      	push	{r7}
 800ac2e:	b083      	sub	sp, #12
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	4603      	mov	r3, r0
 800ac34:	71fb      	strb	r3, [r7, #7]
	Int_ButtonState = state;
 800ac36:	4a04      	ldr	r2, [pc, #16]	; (800ac48 <Rte_Write_PC13_Pin_State+0x1c>)
 800ac38:	79fb      	ldrb	r3, [r7, #7]
 800ac3a:	7013      	strb	r3, [r2, #0]
}
 800ac3c:	bf00      	nop
 800ac3e:	370c      	adds	r7, #12
 800ac40:	46bd      	mov	sp, r7
 800ac42:	bc80      	pop	{r7}
 800ac44:	4770      	bx	lr
 800ac46:	bf00      	nop
 800ac48:	200014e1 	.word	0x200014e1

0800ac4c <Rte_Cdd_Servo_RawMove>:

void Rte_Cdd_Servo_RawMove(uint16 pulse)
{
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	b082      	sub	sp, #8
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	4603      	mov	r3, r0
 800ac54:	80fb      	strh	r3, [r7, #6]
	Cdd_Servo_RawMove(pulse);
 800ac56:	88fb      	ldrh	r3, [r7, #6]
 800ac58:	4618      	mov	r0, r3
 800ac5a:	f7f6 fc35 	bl	80014c8 <Cdd_Servo_RawMove>
}
 800ac5e:	bf00      	nop
 800ac60:	3708      	adds	r7, #8
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bd80      	pop	{r7, pc}

0800ac66 <Rte_Read_NvM_Block_0>:

void Rte_Read_NvM_Block_0(uint8 *data)
{
 800ac66:	b580      	push	{r7, lr}
 800ac68:	b082      	sub	sp, #8
 800ac6a:	af00      	add	r7, sp, #0
 800ac6c:	6078      	str	r0, [r7, #4]
	NvM_ReadBlock(0, data);
 800ac6e:	6879      	ldr	r1, [r7, #4]
 800ac70:	2000      	movs	r0, #0
 800ac72:	f7ff f9a5 	bl	8009fc0 <NvM_ReadBlock>
}
 800ac76:	bf00      	nop
 800ac78:	3708      	adds	r7, #8
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	bd80      	pop	{r7, pc}
	...

0800ac80 <Rte_Write_AN0_Voltage_u16>:

void Rte_Write_AN0_Voltage_u16(uint16 voltage)
{
 800ac80:	b480      	push	{r7}
 800ac82:	b083      	sub	sp, #12
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	4603      	mov	r3, r0
 800ac88:	80fb      	strh	r3, [r7, #6]
	Rte_ADC_AN0_Voltage = voltage;
 800ac8a:	4a04      	ldr	r2, [pc, #16]	; (800ac9c <Rte_Write_AN0_Voltage_u16+0x1c>)
 800ac8c:	88fb      	ldrh	r3, [r7, #6]
 800ac8e:	8013      	strh	r3, [r2, #0]
}
 800ac90:	bf00      	nop
 800ac92:	370c      	adds	r7, #12
 800ac94:	46bd      	mov	sp, r7
 800ac96:	bc80      	pop	{r7}
 800ac98:	4770      	bx	lr
 800ac9a:	bf00      	nop
 800ac9c:	200014e2 	.word	0x200014e2

0800aca0 <Rte_Read_AN0_Voltage_u16>:

void Rte_Read_AN0_Voltage_u16(uint16 *voltage)
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b082      	sub	sp, #8
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
	/* Disable interrupts */
	Rte_Call_EnterProtectedSection();
 800aca8:	f7ff fee7 	bl	800aa7a <Rte_Call_EnterProtectedSection>
	/* Read ADC value */
	*voltage = Rte_ADC_AN0_Voltage;
 800acac:	4b05      	ldr	r3, [pc, #20]	; (800acc4 <Rte_Read_AN0_Voltage_u16+0x24>)
 800acae:	881b      	ldrh	r3, [r3, #0]
 800acb0:	b29a      	uxth	r2, r3
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	801a      	strh	r2, [r3, #0]
	/* Enable interrupts */
	Rte_Call_LeaveProtectedSection();
 800acb6:	f7ff fee8 	bl	800aa8a <Rte_Call_LeaveProtectedSection>
}
 800acba:	bf00      	nop
 800acbc:	3708      	adds	r7, #8
 800acbe:	46bd      	mov	sp, r7
 800acc0:	bd80      	pop	{r7, pc}
 800acc2:	bf00      	nop
 800acc4:	200014e2 	.word	0x200014e2

0800acc8 <__errno>:
 800acc8:	4b01      	ldr	r3, [pc, #4]	; (800acd0 <__errno+0x8>)
 800acca:	6818      	ldr	r0, [r3, #0]
 800accc:	4770      	bx	lr
 800acce:	bf00      	nop
 800acd0:	20000014 	.word	0x20000014

0800acd4 <__libc_init_array>:
 800acd4:	b570      	push	{r4, r5, r6, lr}
 800acd6:	4d0d      	ldr	r5, [pc, #52]	; (800ad0c <__libc_init_array+0x38>)
 800acd8:	4c0d      	ldr	r4, [pc, #52]	; (800ad10 <__libc_init_array+0x3c>)
 800acda:	1b64      	subs	r4, r4, r5
 800acdc:	10a4      	asrs	r4, r4, #2
 800acde:	2600      	movs	r6, #0
 800ace0:	42a6      	cmp	r6, r4
 800ace2:	d109      	bne.n	800acf8 <__libc_init_array+0x24>
 800ace4:	4d0b      	ldr	r5, [pc, #44]	; (800ad14 <__libc_init_array+0x40>)
 800ace6:	4c0c      	ldr	r4, [pc, #48]	; (800ad18 <__libc_init_array+0x44>)
 800ace8:	f000 fc8c 	bl	800b604 <_init>
 800acec:	1b64      	subs	r4, r4, r5
 800acee:	10a4      	asrs	r4, r4, #2
 800acf0:	2600      	movs	r6, #0
 800acf2:	42a6      	cmp	r6, r4
 800acf4:	d105      	bne.n	800ad02 <__libc_init_array+0x2e>
 800acf6:	bd70      	pop	{r4, r5, r6, pc}
 800acf8:	f855 3b04 	ldr.w	r3, [r5], #4
 800acfc:	4798      	blx	r3
 800acfe:	3601      	adds	r6, #1
 800ad00:	e7ee      	b.n	800ace0 <__libc_init_array+0xc>
 800ad02:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad06:	4798      	blx	r3
 800ad08:	3601      	adds	r6, #1
 800ad0a:	e7f2      	b.n	800acf2 <__libc_init_array+0x1e>
 800ad0c:	0800b6a4 	.word	0x0800b6a4
 800ad10:	0800b6a4 	.word	0x0800b6a4
 800ad14:	0800b6a4 	.word	0x0800b6a4
 800ad18:	0800b6a8 	.word	0x0800b6a8

0800ad1c <memset>:
 800ad1c:	4402      	add	r2, r0
 800ad1e:	4603      	mov	r3, r0
 800ad20:	4293      	cmp	r3, r2
 800ad22:	d100      	bne.n	800ad26 <memset+0xa>
 800ad24:	4770      	bx	lr
 800ad26:	f803 1b01 	strb.w	r1, [r3], #1
 800ad2a:	e7f9      	b.n	800ad20 <memset+0x4>

0800ad2c <siprintf>:
 800ad2c:	b40e      	push	{r1, r2, r3}
 800ad2e:	b500      	push	{lr}
 800ad30:	b09c      	sub	sp, #112	; 0x70
 800ad32:	ab1d      	add	r3, sp, #116	; 0x74
 800ad34:	9002      	str	r0, [sp, #8]
 800ad36:	9006      	str	r0, [sp, #24]
 800ad38:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ad3c:	4809      	ldr	r0, [pc, #36]	; (800ad64 <siprintf+0x38>)
 800ad3e:	9107      	str	r1, [sp, #28]
 800ad40:	9104      	str	r1, [sp, #16]
 800ad42:	4909      	ldr	r1, [pc, #36]	; (800ad68 <siprintf+0x3c>)
 800ad44:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad48:	9105      	str	r1, [sp, #20]
 800ad4a:	6800      	ldr	r0, [r0, #0]
 800ad4c:	9301      	str	r3, [sp, #4]
 800ad4e:	a902      	add	r1, sp, #8
 800ad50:	f000 f868 	bl	800ae24 <_svfiprintf_r>
 800ad54:	9b02      	ldr	r3, [sp, #8]
 800ad56:	2200      	movs	r2, #0
 800ad58:	701a      	strb	r2, [r3, #0]
 800ad5a:	b01c      	add	sp, #112	; 0x70
 800ad5c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad60:	b003      	add	sp, #12
 800ad62:	4770      	bx	lr
 800ad64:	20000014 	.word	0x20000014
 800ad68:	ffff0208 	.word	0xffff0208

0800ad6c <__ssputs_r>:
 800ad6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad70:	688e      	ldr	r6, [r1, #8]
 800ad72:	429e      	cmp	r6, r3
 800ad74:	4682      	mov	sl, r0
 800ad76:	460c      	mov	r4, r1
 800ad78:	4690      	mov	r8, r2
 800ad7a:	461f      	mov	r7, r3
 800ad7c:	d838      	bhi.n	800adf0 <__ssputs_r+0x84>
 800ad7e:	898a      	ldrh	r2, [r1, #12]
 800ad80:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ad84:	d032      	beq.n	800adec <__ssputs_r+0x80>
 800ad86:	6825      	ldr	r5, [r4, #0]
 800ad88:	6909      	ldr	r1, [r1, #16]
 800ad8a:	eba5 0901 	sub.w	r9, r5, r1
 800ad8e:	6965      	ldr	r5, [r4, #20]
 800ad90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ad94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ad98:	3301      	adds	r3, #1
 800ad9a:	444b      	add	r3, r9
 800ad9c:	106d      	asrs	r5, r5, #1
 800ad9e:	429d      	cmp	r5, r3
 800ada0:	bf38      	it	cc
 800ada2:	461d      	movcc	r5, r3
 800ada4:	0553      	lsls	r3, r2, #21
 800ada6:	d531      	bpl.n	800ae0c <__ssputs_r+0xa0>
 800ada8:	4629      	mov	r1, r5
 800adaa:	f000 fb61 	bl	800b470 <_malloc_r>
 800adae:	4606      	mov	r6, r0
 800adb0:	b950      	cbnz	r0, 800adc8 <__ssputs_r+0x5c>
 800adb2:	230c      	movs	r3, #12
 800adb4:	f8ca 3000 	str.w	r3, [sl]
 800adb8:	89a3      	ldrh	r3, [r4, #12]
 800adba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800adbe:	81a3      	strh	r3, [r4, #12]
 800adc0:	f04f 30ff 	mov.w	r0, #4294967295
 800adc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adc8:	6921      	ldr	r1, [r4, #16]
 800adca:	464a      	mov	r2, r9
 800adcc:	f000 fabe 	bl	800b34c <memcpy>
 800add0:	89a3      	ldrh	r3, [r4, #12]
 800add2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800add6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800adda:	81a3      	strh	r3, [r4, #12]
 800addc:	6126      	str	r6, [r4, #16]
 800adde:	6165      	str	r5, [r4, #20]
 800ade0:	444e      	add	r6, r9
 800ade2:	eba5 0509 	sub.w	r5, r5, r9
 800ade6:	6026      	str	r6, [r4, #0]
 800ade8:	60a5      	str	r5, [r4, #8]
 800adea:	463e      	mov	r6, r7
 800adec:	42be      	cmp	r6, r7
 800adee:	d900      	bls.n	800adf2 <__ssputs_r+0x86>
 800adf0:	463e      	mov	r6, r7
 800adf2:	6820      	ldr	r0, [r4, #0]
 800adf4:	4632      	mov	r2, r6
 800adf6:	4641      	mov	r1, r8
 800adf8:	f000 fab6 	bl	800b368 <memmove>
 800adfc:	68a3      	ldr	r3, [r4, #8]
 800adfe:	1b9b      	subs	r3, r3, r6
 800ae00:	60a3      	str	r3, [r4, #8]
 800ae02:	6823      	ldr	r3, [r4, #0]
 800ae04:	4433      	add	r3, r6
 800ae06:	6023      	str	r3, [r4, #0]
 800ae08:	2000      	movs	r0, #0
 800ae0a:	e7db      	b.n	800adc4 <__ssputs_r+0x58>
 800ae0c:	462a      	mov	r2, r5
 800ae0e:	f000 fba3 	bl	800b558 <_realloc_r>
 800ae12:	4606      	mov	r6, r0
 800ae14:	2800      	cmp	r0, #0
 800ae16:	d1e1      	bne.n	800addc <__ssputs_r+0x70>
 800ae18:	6921      	ldr	r1, [r4, #16]
 800ae1a:	4650      	mov	r0, sl
 800ae1c:	f000 fabe 	bl	800b39c <_free_r>
 800ae20:	e7c7      	b.n	800adb2 <__ssputs_r+0x46>
	...

0800ae24 <_svfiprintf_r>:
 800ae24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae28:	4698      	mov	r8, r3
 800ae2a:	898b      	ldrh	r3, [r1, #12]
 800ae2c:	061b      	lsls	r3, r3, #24
 800ae2e:	b09d      	sub	sp, #116	; 0x74
 800ae30:	4607      	mov	r7, r0
 800ae32:	460d      	mov	r5, r1
 800ae34:	4614      	mov	r4, r2
 800ae36:	d50e      	bpl.n	800ae56 <_svfiprintf_r+0x32>
 800ae38:	690b      	ldr	r3, [r1, #16]
 800ae3a:	b963      	cbnz	r3, 800ae56 <_svfiprintf_r+0x32>
 800ae3c:	2140      	movs	r1, #64	; 0x40
 800ae3e:	f000 fb17 	bl	800b470 <_malloc_r>
 800ae42:	6028      	str	r0, [r5, #0]
 800ae44:	6128      	str	r0, [r5, #16]
 800ae46:	b920      	cbnz	r0, 800ae52 <_svfiprintf_r+0x2e>
 800ae48:	230c      	movs	r3, #12
 800ae4a:	603b      	str	r3, [r7, #0]
 800ae4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae50:	e0d1      	b.n	800aff6 <_svfiprintf_r+0x1d2>
 800ae52:	2340      	movs	r3, #64	; 0x40
 800ae54:	616b      	str	r3, [r5, #20]
 800ae56:	2300      	movs	r3, #0
 800ae58:	9309      	str	r3, [sp, #36]	; 0x24
 800ae5a:	2320      	movs	r3, #32
 800ae5c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ae60:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae64:	2330      	movs	r3, #48	; 0x30
 800ae66:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b010 <_svfiprintf_r+0x1ec>
 800ae6a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ae6e:	f04f 0901 	mov.w	r9, #1
 800ae72:	4623      	mov	r3, r4
 800ae74:	469a      	mov	sl, r3
 800ae76:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae7a:	b10a      	cbz	r2, 800ae80 <_svfiprintf_r+0x5c>
 800ae7c:	2a25      	cmp	r2, #37	; 0x25
 800ae7e:	d1f9      	bne.n	800ae74 <_svfiprintf_r+0x50>
 800ae80:	ebba 0b04 	subs.w	fp, sl, r4
 800ae84:	d00b      	beq.n	800ae9e <_svfiprintf_r+0x7a>
 800ae86:	465b      	mov	r3, fp
 800ae88:	4622      	mov	r2, r4
 800ae8a:	4629      	mov	r1, r5
 800ae8c:	4638      	mov	r0, r7
 800ae8e:	f7ff ff6d 	bl	800ad6c <__ssputs_r>
 800ae92:	3001      	adds	r0, #1
 800ae94:	f000 80aa 	beq.w	800afec <_svfiprintf_r+0x1c8>
 800ae98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae9a:	445a      	add	r2, fp
 800ae9c:	9209      	str	r2, [sp, #36]	; 0x24
 800ae9e:	f89a 3000 	ldrb.w	r3, [sl]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	f000 80a2 	beq.w	800afec <_svfiprintf_r+0x1c8>
 800aea8:	2300      	movs	r3, #0
 800aeaa:	f04f 32ff 	mov.w	r2, #4294967295
 800aeae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aeb2:	f10a 0a01 	add.w	sl, sl, #1
 800aeb6:	9304      	str	r3, [sp, #16]
 800aeb8:	9307      	str	r3, [sp, #28]
 800aeba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aebe:	931a      	str	r3, [sp, #104]	; 0x68
 800aec0:	4654      	mov	r4, sl
 800aec2:	2205      	movs	r2, #5
 800aec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aec8:	4851      	ldr	r0, [pc, #324]	; (800b010 <_svfiprintf_r+0x1ec>)
 800aeca:	f7f5 f991 	bl	80001f0 <memchr>
 800aece:	9a04      	ldr	r2, [sp, #16]
 800aed0:	b9d8      	cbnz	r0, 800af0a <_svfiprintf_r+0xe6>
 800aed2:	06d0      	lsls	r0, r2, #27
 800aed4:	bf44      	itt	mi
 800aed6:	2320      	movmi	r3, #32
 800aed8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aedc:	0711      	lsls	r1, r2, #28
 800aede:	bf44      	itt	mi
 800aee0:	232b      	movmi	r3, #43	; 0x2b
 800aee2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aee6:	f89a 3000 	ldrb.w	r3, [sl]
 800aeea:	2b2a      	cmp	r3, #42	; 0x2a
 800aeec:	d015      	beq.n	800af1a <_svfiprintf_r+0xf6>
 800aeee:	9a07      	ldr	r2, [sp, #28]
 800aef0:	4654      	mov	r4, sl
 800aef2:	2000      	movs	r0, #0
 800aef4:	f04f 0c0a 	mov.w	ip, #10
 800aef8:	4621      	mov	r1, r4
 800aefa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aefe:	3b30      	subs	r3, #48	; 0x30
 800af00:	2b09      	cmp	r3, #9
 800af02:	d94e      	bls.n	800afa2 <_svfiprintf_r+0x17e>
 800af04:	b1b0      	cbz	r0, 800af34 <_svfiprintf_r+0x110>
 800af06:	9207      	str	r2, [sp, #28]
 800af08:	e014      	b.n	800af34 <_svfiprintf_r+0x110>
 800af0a:	eba0 0308 	sub.w	r3, r0, r8
 800af0e:	fa09 f303 	lsl.w	r3, r9, r3
 800af12:	4313      	orrs	r3, r2
 800af14:	9304      	str	r3, [sp, #16]
 800af16:	46a2      	mov	sl, r4
 800af18:	e7d2      	b.n	800aec0 <_svfiprintf_r+0x9c>
 800af1a:	9b03      	ldr	r3, [sp, #12]
 800af1c:	1d19      	adds	r1, r3, #4
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	9103      	str	r1, [sp, #12]
 800af22:	2b00      	cmp	r3, #0
 800af24:	bfbb      	ittet	lt
 800af26:	425b      	neglt	r3, r3
 800af28:	f042 0202 	orrlt.w	r2, r2, #2
 800af2c:	9307      	strge	r3, [sp, #28]
 800af2e:	9307      	strlt	r3, [sp, #28]
 800af30:	bfb8      	it	lt
 800af32:	9204      	strlt	r2, [sp, #16]
 800af34:	7823      	ldrb	r3, [r4, #0]
 800af36:	2b2e      	cmp	r3, #46	; 0x2e
 800af38:	d10c      	bne.n	800af54 <_svfiprintf_r+0x130>
 800af3a:	7863      	ldrb	r3, [r4, #1]
 800af3c:	2b2a      	cmp	r3, #42	; 0x2a
 800af3e:	d135      	bne.n	800afac <_svfiprintf_r+0x188>
 800af40:	9b03      	ldr	r3, [sp, #12]
 800af42:	1d1a      	adds	r2, r3, #4
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	9203      	str	r2, [sp, #12]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	bfb8      	it	lt
 800af4c:	f04f 33ff 	movlt.w	r3, #4294967295
 800af50:	3402      	adds	r4, #2
 800af52:	9305      	str	r3, [sp, #20]
 800af54:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800b014 <_svfiprintf_r+0x1f0>
 800af58:	7821      	ldrb	r1, [r4, #0]
 800af5a:	2203      	movs	r2, #3
 800af5c:	4650      	mov	r0, sl
 800af5e:	f7f5 f947 	bl	80001f0 <memchr>
 800af62:	b140      	cbz	r0, 800af76 <_svfiprintf_r+0x152>
 800af64:	2340      	movs	r3, #64	; 0x40
 800af66:	eba0 000a 	sub.w	r0, r0, sl
 800af6a:	fa03 f000 	lsl.w	r0, r3, r0
 800af6e:	9b04      	ldr	r3, [sp, #16]
 800af70:	4303      	orrs	r3, r0
 800af72:	3401      	adds	r4, #1
 800af74:	9304      	str	r3, [sp, #16]
 800af76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af7a:	4827      	ldr	r0, [pc, #156]	; (800b018 <_svfiprintf_r+0x1f4>)
 800af7c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800af80:	2206      	movs	r2, #6
 800af82:	f7f5 f935 	bl	80001f0 <memchr>
 800af86:	2800      	cmp	r0, #0
 800af88:	d038      	beq.n	800affc <_svfiprintf_r+0x1d8>
 800af8a:	4b24      	ldr	r3, [pc, #144]	; (800b01c <_svfiprintf_r+0x1f8>)
 800af8c:	bb1b      	cbnz	r3, 800afd6 <_svfiprintf_r+0x1b2>
 800af8e:	9b03      	ldr	r3, [sp, #12]
 800af90:	3307      	adds	r3, #7
 800af92:	f023 0307 	bic.w	r3, r3, #7
 800af96:	3308      	adds	r3, #8
 800af98:	9303      	str	r3, [sp, #12]
 800af9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af9c:	4433      	add	r3, r6
 800af9e:	9309      	str	r3, [sp, #36]	; 0x24
 800afa0:	e767      	b.n	800ae72 <_svfiprintf_r+0x4e>
 800afa2:	fb0c 3202 	mla	r2, ip, r2, r3
 800afa6:	460c      	mov	r4, r1
 800afa8:	2001      	movs	r0, #1
 800afaa:	e7a5      	b.n	800aef8 <_svfiprintf_r+0xd4>
 800afac:	2300      	movs	r3, #0
 800afae:	3401      	adds	r4, #1
 800afb0:	9305      	str	r3, [sp, #20]
 800afb2:	4619      	mov	r1, r3
 800afb4:	f04f 0c0a 	mov.w	ip, #10
 800afb8:	4620      	mov	r0, r4
 800afba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800afbe:	3a30      	subs	r2, #48	; 0x30
 800afc0:	2a09      	cmp	r2, #9
 800afc2:	d903      	bls.n	800afcc <_svfiprintf_r+0x1a8>
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d0c5      	beq.n	800af54 <_svfiprintf_r+0x130>
 800afc8:	9105      	str	r1, [sp, #20]
 800afca:	e7c3      	b.n	800af54 <_svfiprintf_r+0x130>
 800afcc:	fb0c 2101 	mla	r1, ip, r1, r2
 800afd0:	4604      	mov	r4, r0
 800afd2:	2301      	movs	r3, #1
 800afd4:	e7f0      	b.n	800afb8 <_svfiprintf_r+0x194>
 800afd6:	ab03      	add	r3, sp, #12
 800afd8:	9300      	str	r3, [sp, #0]
 800afda:	462a      	mov	r2, r5
 800afdc:	4b10      	ldr	r3, [pc, #64]	; (800b020 <_svfiprintf_r+0x1fc>)
 800afde:	a904      	add	r1, sp, #16
 800afe0:	4638      	mov	r0, r7
 800afe2:	f3af 8000 	nop.w
 800afe6:	1c42      	adds	r2, r0, #1
 800afe8:	4606      	mov	r6, r0
 800afea:	d1d6      	bne.n	800af9a <_svfiprintf_r+0x176>
 800afec:	89ab      	ldrh	r3, [r5, #12]
 800afee:	065b      	lsls	r3, r3, #25
 800aff0:	f53f af2c 	bmi.w	800ae4c <_svfiprintf_r+0x28>
 800aff4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aff6:	b01d      	add	sp, #116	; 0x74
 800aff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800affc:	ab03      	add	r3, sp, #12
 800affe:	9300      	str	r3, [sp, #0]
 800b000:	462a      	mov	r2, r5
 800b002:	4b07      	ldr	r3, [pc, #28]	; (800b020 <_svfiprintf_r+0x1fc>)
 800b004:	a904      	add	r1, sp, #16
 800b006:	4638      	mov	r0, r7
 800b008:	f000 f87a 	bl	800b100 <_printf_i>
 800b00c:	e7eb      	b.n	800afe6 <_svfiprintf_r+0x1c2>
 800b00e:	bf00      	nop
 800b010:	0800b670 	.word	0x0800b670
 800b014:	0800b676 	.word	0x0800b676
 800b018:	0800b67a 	.word	0x0800b67a
 800b01c:	00000000 	.word	0x00000000
 800b020:	0800ad6d 	.word	0x0800ad6d

0800b024 <_printf_common>:
 800b024:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b028:	4616      	mov	r6, r2
 800b02a:	4699      	mov	r9, r3
 800b02c:	688a      	ldr	r2, [r1, #8]
 800b02e:	690b      	ldr	r3, [r1, #16]
 800b030:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b034:	4293      	cmp	r3, r2
 800b036:	bfb8      	it	lt
 800b038:	4613      	movlt	r3, r2
 800b03a:	6033      	str	r3, [r6, #0]
 800b03c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b040:	4607      	mov	r7, r0
 800b042:	460c      	mov	r4, r1
 800b044:	b10a      	cbz	r2, 800b04a <_printf_common+0x26>
 800b046:	3301      	adds	r3, #1
 800b048:	6033      	str	r3, [r6, #0]
 800b04a:	6823      	ldr	r3, [r4, #0]
 800b04c:	0699      	lsls	r1, r3, #26
 800b04e:	bf42      	ittt	mi
 800b050:	6833      	ldrmi	r3, [r6, #0]
 800b052:	3302      	addmi	r3, #2
 800b054:	6033      	strmi	r3, [r6, #0]
 800b056:	6825      	ldr	r5, [r4, #0]
 800b058:	f015 0506 	ands.w	r5, r5, #6
 800b05c:	d106      	bne.n	800b06c <_printf_common+0x48>
 800b05e:	f104 0a19 	add.w	sl, r4, #25
 800b062:	68e3      	ldr	r3, [r4, #12]
 800b064:	6832      	ldr	r2, [r6, #0]
 800b066:	1a9b      	subs	r3, r3, r2
 800b068:	42ab      	cmp	r3, r5
 800b06a:	dc26      	bgt.n	800b0ba <_printf_common+0x96>
 800b06c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b070:	1e13      	subs	r3, r2, #0
 800b072:	6822      	ldr	r2, [r4, #0]
 800b074:	bf18      	it	ne
 800b076:	2301      	movne	r3, #1
 800b078:	0692      	lsls	r2, r2, #26
 800b07a:	d42b      	bmi.n	800b0d4 <_printf_common+0xb0>
 800b07c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b080:	4649      	mov	r1, r9
 800b082:	4638      	mov	r0, r7
 800b084:	47c0      	blx	r8
 800b086:	3001      	adds	r0, #1
 800b088:	d01e      	beq.n	800b0c8 <_printf_common+0xa4>
 800b08a:	6823      	ldr	r3, [r4, #0]
 800b08c:	68e5      	ldr	r5, [r4, #12]
 800b08e:	6832      	ldr	r2, [r6, #0]
 800b090:	f003 0306 	and.w	r3, r3, #6
 800b094:	2b04      	cmp	r3, #4
 800b096:	bf08      	it	eq
 800b098:	1aad      	subeq	r5, r5, r2
 800b09a:	68a3      	ldr	r3, [r4, #8]
 800b09c:	6922      	ldr	r2, [r4, #16]
 800b09e:	bf0c      	ite	eq
 800b0a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b0a4:	2500      	movne	r5, #0
 800b0a6:	4293      	cmp	r3, r2
 800b0a8:	bfc4      	itt	gt
 800b0aa:	1a9b      	subgt	r3, r3, r2
 800b0ac:	18ed      	addgt	r5, r5, r3
 800b0ae:	2600      	movs	r6, #0
 800b0b0:	341a      	adds	r4, #26
 800b0b2:	42b5      	cmp	r5, r6
 800b0b4:	d11a      	bne.n	800b0ec <_printf_common+0xc8>
 800b0b6:	2000      	movs	r0, #0
 800b0b8:	e008      	b.n	800b0cc <_printf_common+0xa8>
 800b0ba:	2301      	movs	r3, #1
 800b0bc:	4652      	mov	r2, sl
 800b0be:	4649      	mov	r1, r9
 800b0c0:	4638      	mov	r0, r7
 800b0c2:	47c0      	blx	r8
 800b0c4:	3001      	adds	r0, #1
 800b0c6:	d103      	bne.n	800b0d0 <_printf_common+0xac>
 800b0c8:	f04f 30ff 	mov.w	r0, #4294967295
 800b0cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0d0:	3501      	adds	r5, #1
 800b0d2:	e7c6      	b.n	800b062 <_printf_common+0x3e>
 800b0d4:	18e1      	adds	r1, r4, r3
 800b0d6:	1c5a      	adds	r2, r3, #1
 800b0d8:	2030      	movs	r0, #48	; 0x30
 800b0da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b0de:	4422      	add	r2, r4
 800b0e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b0e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b0e8:	3302      	adds	r3, #2
 800b0ea:	e7c7      	b.n	800b07c <_printf_common+0x58>
 800b0ec:	2301      	movs	r3, #1
 800b0ee:	4622      	mov	r2, r4
 800b0f0:	4649      	mov	r1, r9
 800b0f2:	4638      	mov	r0, r7
 800b0f4:	47c0      	blx	r8
 800b0f6:	3001      	adds	r0, #1
 800b0f8:	d0e6      	beq.n	800b0c8 <_printf_common+0xa4>
 800b0fa:	3601      	adds	r6, #1
 800b0fc:	e7d9      	b.n	800b0b2 <_printf_common+0x8e>
	...

0800b100 <_printf_i>:
 800b100:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b104:	7e0f      	ldrb	r7, [r1, #24]
 800b106:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b108:	2f78      	cmp	r7, #120	; 0x78
 800b10a:	4691      	mov	r9, r2
 800b10c:	4680      	mov	r8, r0
 800b10e:	460c      	mov	r4, r1
 800b110:	469a      	mov	sl, r3
 800b112:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b116:	d807      	bhi.n	800b128 <_printf_i+0x28>
 800b118:	2f62      	cmp	r7, #98	; 0x62
 800b11a:	d80a      	bhi.n	800b132 <_printf_i+0x32>
 800b11c:	2f00      	cmp	r7, #0
 800b11e:	f000 80d8 	beq.w	800b2d2 <_printf_i+0x1d2>
 800b122:	2f58      	cmp	r7, #88	; 0x58
 800b124:	f000 80a3 	beq.w	800b26e <_printf_i+0x16e>
 800b128:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b12c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b130:	e03a      	b.n	800b1a8 <_printf_i+0xa8>
 800b132:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b136:	2b15      	cmp	r3, #21
 800b138:	d8f6      	bhi.n	800b128 <_printf_i+0x28>
 800b13a:	a101      	add	r1, pc, #4	; (adr r1, 800b140 <_printf_i+0x40>)
 800b13c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b140:	0800b199 	.word	0x0800b199
 800b144:	0800b1ad 	.word	0x0800b1ad
 800b148:	0800b129 	.word	0x0800b129
 800b14c:	0800b129 	.word	0x0800b129
 800b150:	0800b129 	.word	0x0800b129
 800b154:	0800b129 	.word	0x0800b129
 800b158:	0800b1ad 	.word	0x0800b1ad
 800b15c:	0800b129 	.word	0x0800b129
 800b160:	0800b129 	.word	0x0800b129
 800b164:	0800b129 	.word	0x0800b129
 800b168:	0800b129 	.word	0x0800b129
 800b16c:	0800b2b9 	.word	0x0800b2b9
 800b170:	0800b1dd 	.word	0x0800b1dd
 800b174:	0800b29b 	.word	0x0800b29b
 800b178:	0800b129 	.word	0x0800b129
 800b17c:	0800b129 	.word	0x0800b129
 800b180:	0800b2db 	.word	0x0800b2db
 800b184:	0800b129 	.word	0x0800b129
 800b188:	0800b1dd 	.word	0x0800b1dd
 800b18c:	0800b129 	.word	0x0800b129
 800b190:	0800b129 	.word	0x0800b129
 800b194:	0800b2a3 	.word	0x0800b2a3
 800b198:	682b      	ldr	r3, [r5, #0]
 800b19a:	1d1a      	adds	r2, r3, #4
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	602a      	str	r2, [r5, #0]
 800b1a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b1a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	e0a3      	b.n	800b2f4 <_printf_i+0x1f4>
 800b1ac:	6820      	ldr	r0, [r4, #0]
 800b1ae:	6829      	ldr	r1, [r5, #0]
 800b1b0:	0606      	lsls	r6, r0, #24
 800b1b2:	f101 0304 	add.w	r3, r1, #4
 800b1b6:	d50a      	bpl.n	800b1ce <_printf_i+0xce>
 800b1b8:	680e      	ldr	r6, [r1, #0]
 800b1ba:	602b      	str	r3, [r5, #0]
 800b1bc:	2e00      	cmp	r6, #0
 800b1be:	da03      	bge.n	800b1c8 <_printf_i+0xc8>
 800b1c0:	232d      	movs	r3, #45	; 0x2d
 800b1c2:	4276      	negs	r6, r6
 800b1c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b1c8:	485e      	ldr	r0, [pc, #376]	; (800b344 <_printf_i+0x244>)
 800b1ca:	230a      	movs	r3, #10
 800b1cc:	e019      	b.n	800b202 <_printf_i+0x102>
 800b1ce:	680e      	ldr	r6, [r1, #0]
 800b1d0:	602b      	str	r3, [r5, #0]
 800b1d2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b1d6:	bf18      	it	ne
 800b1d8:	b236      	sxthne	r6, r6
 800b1da:	e7ef      	b.n	800b1bc <_printf_i+0xbc>
 800b1dc:	682b      	ldr	r3, [r5, #0]
 800b1de:	6820      	ldr	r0, [r4, #0]
 800b1e0:	1d19      	adds	r1, r3, #4
 800b1e2:	6029      	str	r1, [r5, #0]
 800b1e4:	0601      	lsls	r1, r0, #24
 800b1e6:	d501      	bpl.n	800b1ec <_printf_i+0xec>
 800b1e8:	681e      	ldr	r6, [r3, #0]
 800b1ea:	e002      	b.n	800b1f2 <_printf_i+0xf2>
 800b1ec:	0646      	lsls	r6, r0, #25
 800b1ee:	d5fb      	bpl.n	800b1e8 <_printf_i+0xe8>
 800b1f0:	881e      	ldrh	r6, [r3, #0]
 800b1f2:	4854      	ldr	r0, [pc, #336]	; (800b344 <_printf_i+0x244>)
 800b1f4:	2f6f      	cmp	r7, #111	; 0x6f
 800b1f6:	bf0c      	ite	eq
 800b1f8:	2308      	moveq	r3, #8
 800b1fa:	230a      	movne	r3, #10
 800b1fc:	2100      	movs	r1, #0
 800b1fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b202:	6865      	ldr	r5, [r4, #4]
 800b204:	60a5      	str	r5, [r4, #8]
 800b206:	2d00      	cmp	r5, #0
 800b208:	bfa2      	ittt	ge
 800b20a:	6821      	ldrge	r1, [r4, #0]
 800b20c:	f021 0104 	bicge.w	r1, r1, #4
 800b210:	6021      	strge	r1, [r4, #0]
 800b212:	b90e      	cbnz	r6, 800b218 <_printf_i+0x118>
 800b214:	2d00      	cmp	r5, #0
 800b216:	d04d      	beq.n	800b2b4 <_printf_i+0x1b4>
 800b218:	4615      	mov	r5, r2
 800b21a:	fbb6 f1f3 	udiv	r1, r6, r3
 800b21e:	fb03 6711 	mls	r7, r3, r1, r6
 800b222:	5dc7      	ldrb	r7, [r0, r7]
 800b224:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b228:	4637      	mov	r7, r6
 800b22a:	42bb      	cmp	r3, r7
 800b22c:	460e      	mov	r6, r1
 800b22e:	d9f4      	bls.n	800b21a <_printf_i+0x11a>
 800b230:	2b08      	cmp	r3, #8
 800b232:	d10b      	bne.n	800b24c <_printf_i+0x14c>
 800b234:	6823      	ldr	r3, [r4, #0]
 800b236:	07de      	lsls	r6, r3, #31
 800b238:	d508      	bpl.n	800b24c <_printf_i+0x14c>
 800b23a:	6923      	ldr	r3, [r4, #16]
 800b23c:	6861      	ldr	r1, [r4, #4]
 800b23e:	4299      	cmp	r1, r3
 800b240:	bfde      	ittt	le
 800b242:	2330      	movle	r3, #48	; 0x30
 800b244:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b248:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b24c:	1b52      	subs	r2, r2, r5
 800b24e:	6122      	str	r2, [r4, #16]
 800b250:	f8cd a000 	str.w	sl, [sp]
 800b254:	464b      	mov	r3, r9
 800b256:	aa03      	add	r2, sp, #12
 800b258:	4621      	mov	r1, r4
 800b25a:	4640      	mov	r0, r8
 800b25c:	f7ff fee2 	bl	800b024 <_printf_common>
 800b260:	3001      	adds	r0, #1
 800b262:	d14c      	bne.n	800b2fe <_printf_i+0x1fe>
 800b264:	f04f 30ff 	mov.w	r0, #4294967295
 800b268:	b004      	add	sp, #16
 800b26a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b26e:	4835      	ldr	r0, [pc, #212]	; (800b344 <_printf_i+0x244>)
 800b270:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b274:	6829      	ldr	r1, [r5, #0]
 800b276:	6823      	ldr	r3, [r4, #0]
 800b278:	f851 6b04 	ldr.w	r6, [r1], #4
 800b27c:	6029      	str	r1, [r5, #0]
 800b27e:	061d      	lsls	r5, r3, #24
 800b280:	d514      	bpl.n	800b2ac <_printf_i+0x1ac>
 800b282:	07df      	lsls	r7, r3, #31
 800b284:	bf44      	itt	mi
 800b286:	f043 0320 	orrmi.w	r3, r3, #32
 800b28a:	6023      	strmi	r3, [r4, #0]
 800b28c:	b91e      	cbnz	r6, 800b296 <_printf_i+0x196>
 800b28e:	6823      	ldr	r3, [r4, #0]
 800b290:	f023 0320 	bic.w	r3, r3, #32
 800b294:	6023      	str	r3, [r4, #0]
 800b296:	2310      	movs	r3, #16
 800b298:	e7b0      	b.n	800b1fc <_printf_i+0xfc>
 800b29a:	6823      	ldr	r3, [r4, #0]
 800b29c:	f043 0320 	orr.w	r3, r3, #32
 800b2a0:	6023      	str	r3, [r4, #0]
 800b2a2:	2378      	movs	r3, #120	; 0x78
 800b2a4:	4828      	ldr	r0, [pc, #160]	; (800b348 <_printf_i+0x248>)
 800b2a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b2aa:	e7e3      	b.n	800b274 <_printf_i+0x174>
 800b2ac:	0659      	lsls	r1, r3, #25
 800b2ae:	bf48      	it	mi
 800b2b0:	b2b6      	uxthmi	r6, r6
 800b2b2:	e7e6      	b.n	800b282 <_printf_i+0x182>
 800b2b4:	4615      	mov	r5, r2
 800b2b6:	e7bb      	b.n	800b230 <_printf_i+0x130>
 800b2b8:	682b      	ldr	r3, [r5, #0]
 800b2ba:	6826      	ldr	r6, [r4, #0]
 800b2bc:	6961      	ldr	r1, [r4, #20]
 800b2be:	1d18      	adds	r0, r3, #4
 800b2c0:	6028      	str	r0, [r5, #0]
 800b2c2:	0635      	lsls	r5, r6, #24
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	d501      	bpl.n	800b2cc <_printf_i+0x1cc>
 800b2c8:	6019      	str	r1, [r3, #0]
 800b2ca:	e002      	b.n	800b2d2 <_printf_i+0x1d2>
 800b2cc:	0670      	lsls	r0, r6, #25
 800b2ce:	d5fb      	bpl.n	800b2c8 <_printf_i+0x1c8>
 800b2d0:	8019      	strh	r1, [r3, #0]
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	6123      	str	r3, [r4, #16]
 800b2d6:	4615      	mov	r5, r2
 800b2d8:	e7ba      	b.n	800b250 <_printf_i+0x150>
 800b2da:	682b      	ldr	r3, [r5, #0]
 800b2dc:	1d1a      	adds	r2, r3, #4
 800b2de:	602a      	str	r2, [r5, #0]
 800b2e0:	681d      	ldr	r5, [r3, #0]
 800b2e2:	6862      	ldr	r2, [r4, #4]
 800b2e4:	2100      	movs	r1, #0
 800b2e6:	4628      	mov	r0, r5
 800b2e8:	f7f4 ff82 	bl	80001f0 <memchr>
 800b2ec:	b108      	cbz	r0, 800b2f2 <_printf_i+0x1f2>
 800b2ee:	1b40      	subs	r0, r0, r5
 800b2f0:	6060      	str	r0, [r4, #4]
 800b2f2:	6863      	ldr	r3, [r4, #4]
 800b2f4:	6123      	str	r3, [r4, #16]
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b2fc:	e7a8      	b.n	800b250 <_printf_i+0x150>
 800b2fe:	6923      	ldr	r3, [r4, #16]
 800b300:	462a      	mov	r2, r5
 800b302:	4649      	mov	r1, r9
 800b304:	4640      	mov	r0, r8
 800b306:	47d0      	blx	sl
 800b308:	3001      	adds	r0, #1
 800b30a:	d0ab      	beq.n	800b264 <_printf_i+0x164>
 800b30c:	6823      	ldr	r3, [r4, #0]
 800b30e:	079b      	lsls	r3, r3, #30
 800b310:	d413      	bmi.n	800b33a <_printf_i+0x23a>
 800b312:	68e0      	ldr	r0, [r4, #12]
 800b314:	9b03      	ldr	r3, [sp, #12]
 800b316:	4298      	cmp	r0, r3
 800b318:	bfb8      	it	lt
 800b31a:	4618      	movlt	r0, r3
 800b31c:	e7a4      	b.n	800b268 <_printf_i+0x168>
 800b31e:	2301      	movs	r3, #1
 800b320:	4632      	mov	r2, r6
 800b322:	4649      	mov	r1, r9
 800b324:	4640      	mov	r0, r8
 800b326:	47d0      	blx	sl
 800b328:	3001      	adds	r0, #1
 800b32a:	d09b      	beq.n	800b264 <_printf_i+0x164>
 800b32c:	3501      	adds	r5, #1
 800b32e:	68e3      	ldr	r3, [r4, #12]
 800b330:	9903      	ldr	r1, [sp, #12]
 800b332:	1a5b      	subs	r3, r3, r1
 800b334:	42ab      	cmp	r3, r5
 800b336:	dcf2      	bgt.n	800b31e <_printf_i+0x21e>
 800b338:	e7eb      	b.n	800b312 <_printf_i+0x212>
 800b33a:	2500      	movs	r5, #0
 800b33c:	f104 0619 	add.w	r6, r4, #25
 800b340:	e7f5      	b.n	800b32e <_printf_i+0x22e>
 800b342:	bf00      	nop
 800b344:	0800b681 	.word	0x0800b681
 800b348:	0800b692 	.word	0x0800b692

0800b34c <memcpy>:
 800b34c:	440a      	add	r2, r1
 800b34e:	4291      	cmp	r1, r2
 800b350:	f100 33ff 	add.w	r3, r0, #4294967295
 800b354:	d100      	bne.n	800b358 <memcpy+0xc>
 800b356:	4770      	bx	lr
 800b358:	b510      	push	{r4, lr}
 800b35a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b35e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b362:	4291      	cmp	r1, r2
 800b364:	d1f9      	bne.n	800b35a <memcpy+0xe>
 800b366:	bd10      	pop	{r4, pc}

0800b368 <memmove>:
 800b368:	4288      	cmp	r0, r1
 800b36a:	b510      	push	{r4, lr}
 800b36c:	eb01 0402 	add.w	r4, r1, r2
 800b370:	d902      	bls.n	800b378 <memmove+0x10>
 800b372:	4284      	cmp	r4, r0
 800b374:	4623      	mov	r3, r4
 800b376:	d807      	bhi.n	800b388 <memmove+0x20>
 800b378:	1e43      	subs	r3, r0, #1
 800b37a:	42a1      	cmp	r1, r4
 800b37c:	d008      	beq.n	800b390 <memmove+0x28>
 800b37e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b382:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b386:	e7f8      	b.n	800b37a <memmove+0x12>
 800b388:	4402      	add	r2, r0
 800b38a:	4601      	mov	r1, r0
 800b38c:	428a      	cmp	r2, r1
 800b38e:	d100      	bne.n	800b392 <memmove+0x2a>
 800b390:	bd10      	pop	{r4, pc}
 800b392:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b396:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b39a:	e7f7      	b.n	800b38c <memmove+0x24>

0800b39c <_free_r>:
 800b39c:	b538      	push	{r3, r4, r5, lr}
 800b39e:	4605      	mov	r5, r0
 800b3a0:	2900      	cmp	r1, #0
 800b3a2:	d041      	beq.n	800b428 <_free_r+0x8c>
 800b3a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b3a8:	1f0c      	subs	r4, r1, #4
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	bfb8      	it	lt
 800b3ae:	18e4      	addlt	r4, r4, r3
 800b3b0:	f000 f912 	bl	800b5d8 <__malloc_lock>
 800b3b4:	4a1d      	ldr	r2, [pc, #116]	; (800b42c <_free_r+0x90>)
 800b3b6:	6813      	ldr	r3, [r2, #0]
 800b3b8:	b933      	cbnz	r3, 800b3c8 <_free_r+0x2c>
 800b3ba:	6063      	str	r3, [r4, #4]
 800b3bc:	6014      	str	r4, [r2, #0]
 800b3be:	4628      	mov	r0, r5
 800b3c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b3c4:	f000 b90e 	b.w	800b5e4 <__malloc_unlock>
 800b3c8:	42a3      	cmp	r3, r4
 800b3ca:	d908      	bls.n	800b3de <_free_r+0x42>
 800b3cc:	6820      	ldr	r0, [r4, #0]
 800b3ce:	1821      	adds	r1, r4, r0
 800b3d0:	428b      	cmp	r3, r1
 800b3d2:	bf01      	itttt	eq
 800b3d4:	6819      	ldreq	r1, [r3, #0]
 800b3d6:	685b      	ldreq	r3, [r3, #4]
 800b3d8:	1809      	addeq	r1, r1, r0
 800b3da:	6021      	streq	r1, [r4, #0]
 800b3dc:	e7ed      	b.n	800b3ba <_free_r+0x1e>
 800b3de:	461a      	mov	r2, r3
 800b3e0:	685b      	ldr	r3, [r3, #4]
 800b3e2:	b10b      	cbz	r3, 800b3e8 <_free_r+0x4c>
 800b3e4:	42a3      	cmp	r3, r4
 800b3e6:	d9fa      	bls.n	800b3de <_free_r+0x42>
 800b3e8:	6811      	ldr	r1, [r2, #0]
 800b3ea:	1850      	adds	r0, r2, r1
 800b3ec:	42a0      	cmp	r0, r4
 800b3ee:	d10b      	bne.n	800b408 <_free_r+0x6c>
 800b3f0:	6820      	ldr	r0, [r4, #0]
 800b3f2:	4401      	add	r1, r0
 800b3f4:	1850      	adds	r0, r2, r1
 800b3f6:	4283      	cmp	r3, r0
 800b3f8:	6011      	str	r1, [r2, #0]
 800b3fa:	d1e0      	bne.n	800b3be <_free_r+0x22>
 800b3fc:	6818      	ldr	r0, [r3, #0]
 800b3fe:	685b      	ldr	r3, [r3, #4]
 800b400:	6053      	str	r3, [r2, #4]
 800b402:	4401      	add	r1, r0
 800b404:	6011      	str	r1, [r2, #0]
 800b406:	e7da      	b.n	800b3be <_free_r+0x22>
 800b408:	d902      	bls.n	800b410 <_free_r+0x74>
 800b40a:	230c      	movs	r3, #12
 800b40c:	602b      	str	r3, [r5, #0]
 800b40e:	e7d6      	b.n	800b3be <_free_r+0x22>
 800b410:	6820      	ldr	r0, [r4, #0]
 800b412:	1821      	adds	r1, r4, r0
 800b414:	428b      	cmp	r3, r1
 800b416:	bf04      	itt	eq
 800b418:	6819      	ldreq	r1, [r3, #0]
 800b41a:	685b      	ldreq	r3, [r3, #4]
 800b41c:	6063      	str	r3, [r4, #4]
 800b41e:	bf04      	itt	eq
 800b420:	1809      	addeq	r1, r1, r0
 800b422:	6021      	streq	r1, [r4, #0]
 800b424:	6054      	str	r4, [r2, #4]
 800b426:	e7ca      	b.n	800b3be <_free_r+0x22>
 800b428:	bd38      	pop	{r3, r4, r5, pc}
 800b42a:	bf00      	nop
 800b42c:	200014f8 	.word	0x200014f8

0800b430 <sbrk_aligned>:
 800b430:	b570      	push	{r4, r5, r6, lr}
 800b432:	4e0e      	ldr	r6, [pc, #56]	; (800b46c <sbrk_aligned+0x3c>)
 800b434:	460c      	mov	r4, r1
 800b436:	6831      	ldr	r1, [r6, #0]
 800b438:	4605      	mov	r5, r0
 800b43a:	b911      	cbnz	r1, 800b442 <sbrk_aligned+0x12>
 800b43c:	f000 f8bc 	bl	800b5b8 <_sbrk_r>
 800b440:	6030      	str	r0, [r6, #0]
 800b442:	4621      	mov	r1, r4
 800b444:	4628      	mov	r0, r5
 800b446:	f000 f8b7 	bl	800b5b8 <_sbrk_r>
 800b44a:	1c43      	adds	r3, r0, #1
 800b44c:	d00a      	beq.n	800b464 <sbrk_aligned+0x34>
 800b44e:	1cc4      	adds	r4, r0, #3
 800b450:	f024 0403 	bic.w	r4, r4, #3
 800b454:	42a0      	cmp	r0, r4
 800b456:	d007      	beq.n	800b468 <sbrk_aligned+0x38>
 800b458:	1a21      	subs	r1, r4, r0
 800b45a:	4628      	mov	r0, r5
 800b45c:	f000 f8ac 	bl	800b5b8 <_sbrk_r>
 800b460:	3001      	adds	r0, #1
 800b462:	d101      	bne.n	800b468 <sbrk_aligned+0x38>
 800b464:	f04f 34ff 	mov.w	r4, #4294967295
 800b468:	4620      	mov	r0, r4
 800b46a:	bd70      	pop	{r4, r5, r6, pc}
 800b46c:	200014fc 	.word	0x200014fc

0800b470 <_malloc_r>:
 800b470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b474:	1ccd      	adds	r5, r1, #3
 800b476:	f025 0503 	bic.w	r5, r5, #3
 800b47a:	3508      	adds	r5, #8
 800b47c:	2d0c      	cmp	r5, #12
 800b47e:	bf38      	it	cc
 800b480:	250c      	movcc	r5, #12
 800b482:	2d00      	cmp	r5, #0
 800b484:	4607      	mov	r7, r0
 800b486:	db01      	blt.n	800b48c <_malloc_r+0x1c>
 800b488:	42a9      	cmp	r1, r5
 800b48a:	d905      	bls.n	800b498 <_malloc_r+0x28>
 800b48c:	230c      	movs	r3, #12
 800b48e:	603b      	str	r3, [r7, #0]
 800b490:	2600      	movs	r6, #0
 800b492:	4630      	mov	r0, r6
 800b494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b498:	4e2e      	ldr	r6, [pc, #184]	; (800b554 <_malloc_r+0xe4>)
 800b49a:	f000 f89d 	bl	800b5d8 <__malloc_lock>
 800b49e:	6833      	ldr	r3, [r6, #0]
 800b4a0:	461c      	mov	r4, r3
 800b4a2:	bb34      	cbnz	r4, 800b4f2 <_malloc_r+0x82>
 800b4a4:	4629      	mov	r1, r5
 800b4a6:	4638      	mov	r0, r7
 800b4a8:	f7ff ffc2 	bl	800b430 <sbrk_aligned>
 800b4ac:	1c43      	adds	r3, r0, #1
 800b4ae:	4604      	mov	r4, r0
 800b4b0:	d14d      	bne.n	800b54e <_malloc_r+0xde>
 800b4b2:	6834      	ldr	r4, [r6, #0]
 800b4b4:	4626      	mov	r6, r4
 800b4b6:	2e00      	cmp	r6, #0
 800b4b8:	d140      	bne.n	800b53c <_malloc_r+0xcc>
 800b4ba:	6823      	ldr	r3, [r4, #0]
 800b4bc:	4631      	mov	r1, r6
 800b4be:	4638      	mov	r0, r7
 800b4c0:	eb04 0803 	add.w	r8, r4, r3
 800b4c4:	f000 f878 	bl	800b5b8 <_sbrk_r>
 800b4c8:	4580      	cmp	r8, r0
 800b4ca:	d13a      	bne.n	800b542 <_malloc_r+0xd2>
 800b4cc:	6821      	ldr	r1, [r4, #0]
 800b4ce:	3503      	adds	r5, #3
 800b4d0:	1a6d      	subs	r5, r5, r1
 800b4d2:	f025 0503 	bic.w	r5, r5, #3
 800b4d6:	3508      	adds	r5, #8
 800b4d8:	2d0c      	cmp	r5, #12
 800b4da:	bf38      	it	cc
 800b4dc:	250c      	movcc	r5, #12
 800b4de:	4629      	mov	r1, r5
 800b4e0:	4638      	mov	r0, r7
 800b4e2:	f7ff ffa5 	bl	800b430 <sbrk_aligned>
 800b4e6:	3001      	adds	r0, #1
 800b4e8:	d02b      	beq.n	800b542 <_malloc_r+0xd2>
 800b4ea:	6823      	ldr	r3, [r4, #0]
 800b4ec:	442b      	add	r3, r5
 800b4ee:	6023      	str	r3, [r4, #0]
 800b4f0:	e00e      	b.n	800b510 <_malloc_r+0xa0>
 800b4f2:	6822      	ldr	r2, [r4, #0]
 800b4f4:	1b52      	subs	r2, r2, r5
 800b4f6:	d41e      	bmi.n	800b536 <_malloc_r+0xc6>
 800b4f8:	2a0b      	cmp	r2, #11
 800b4fa:	d916      	bls.n	800b52a <_malloc_r+0xba>
 800b4fc:	1961      	adds	r1, r4, r5
 800b4fe:	42a3      	cmp	r3, r4
 800b500:	6025      	str	r5, [r4, #0]
 800b502:	bf18      	it	ne
 800b504:	6059      	strne	r1, [r3, #4]
 800b506:	6863      	ldr	r3, [r4, #4]
 800b508:	bf08      	it	eq
 800b50a:	6031      	streq	r1, [r6, #0]
 800b50c:	5162      	str	r2, [r4, r5]
 800b50e:	604b      	str	r3, [r1, #4]
 800b510:	4638      	mov	r0, r7
 800b512:	f104 060b 	add.w	r6, r4, #11
 800b516:	f000 f865 	bl	800b5e4 <__malloc_unlock>
 800b51a:	f026 0607 	bic.w	r6, r6, #7
 800b51e:	1d23      	adds	r3, r4, #4
 800b520:	1af2      	subs	r2, r6, r3
 800b522:	d0b6      	beq.n	800b492 <_malloc_r+0x22>
 800b524:	1b9b      	subs	r3, r3, r6
 800b526:	50a3      	str	r3, [r4, r2]
 800b528:	e7b3      	b.n	800b492 <_malloc_r+0x22>
 800b52a:	6862      	ldr	r2, [r4, #4]
 800b52c:	42a3      	cmp	r3, r4
 800b52e:	bf0c      	ite	eq
 800b530:	6032      	streq	r2, [r6, #0]
 800b532:	605a      	strne	r2, [r3, #4]
 800b534:	e7ec      	b.n	800b510 <_malloc_r+0xa0>
 800b536:	4623      	mov	r3, r4
 800b538:	6864      	ldr	r4, [r4, #4]
 800b53a:	e7b2      	b.n	800b4a2 <_malloc_r+0x32>
 800b53c:	4634      	mov	r4, r6
 800b53e:	6876      	ldr	r6, [r6, #4]
 800b540:	e7b9      	b.n	800b4b6 <_malloc_r+0x46>
 800b542:	230c      	movs	r3, #12
 800b544:	603b      	str	r3, [r7, #0]
 800b546:	4638      	mov	r0, r7
 800b548:	f000 f84c 	bl	800b5e4 <__malloc_unlock>
 800b54c:	e7a1      	b.n	800b492 <_malloc_r+0x22>
 800b54e:	6025      	str	r5, [r4, #0]
 800b550:	e7de      	b.n	800b510 <_malloc_r+0xa0>
 800b552:	bf00      	nop
 800b554:	200014f8 	.word	0x200014f8

0800b558 <_realloc_r>:
 800b558:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b55c:	4680      	mov	r8, r0
 800b55e:	4614      	mov	r4, r2
 800b560:	460e      	mov	r6, r1
 800b562:	b921      	cbnz	r1, 800b56e <_realloc_r+0x16>
 800b564:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b568:	4611      	mov	r1, r2
 800b56a:	f7ff bf81 	b.w	800b470 <_malloc_r>
 800b56e:	b92a      	cbnz	r2, 800b57c <_realloc_r+0x24>
 800b570:	f7ff ff14 	bl	800b39c <_free_r>
 800b574:	4625      	mov	r5, r4
 800b576:	4628      	mov	r0, r5
 800b578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b57c:	f000 f838 	bl	800b5f0 <_malloc_usable_size_r>
 800b580:	4284      	cmp	r4, r0
 800b582:	4607      	mov	r7, r0
 800b584:	d802      	bhi.n	800b58c <_realloc_r+0x34>
 800b586:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b58a:	d812      	bhi.n	800b5b2 <_realloc_r+0x5a>
 800b58c:	4621      	mov	r1, r4
 800b58e:	4640      	mov	r0, r8
 800b590:	f7ff ff6e 	bl	800b470 <_malloc_r>
 800b594:	4605      	mov	r5, r0
 800b596:	2800      	cmp	r0, #0
 800b598:	d0ed      	beq.n	800b576 <_realloc_r+0x1e>
 800b59a:	42bc      	cmp	r4, r7
 800b59c:	4622      	mov	r2, r4
 800b59e:	4631      	mov	r1, r6
 800b5a0:	bf28      	it	cs
 800b5a2:	463a      	movcs	r2, r7
 800b5a4:	f7ff fed2 	bl	800b34c <memcpy>
 800b5a8:	4631      	mov	r1, r6
 800b5aa:	4640      	mov	r0, r8
 800b5ac:	f7ff fef6 	bl	800b39c <_free_r>
 800b5b0:	e7e1      	b.n	800b576 <_realloc_r+0x1e>
 800b5b2:	4635      	mov	r5, r6
 800b5b4:	e7df      	b.n	800b576 <_realloc_r+0x1e>
	...

0800b5b8 <_sbrk_r>:
 800b5b8:	b538      	push	{r3, r4, r5, lr}
 800b5ba:	4d06      	ldr	r5, [pc, #24]	; (800b5d4 <_sbrk_r+0x1c>)
 800b5bc:	2300      	movs	r3, #0
 800b5be:	4604      	mov	r4, r0
 800b5c0:	4608      	mov	r0, r1
 800b5c2:	602b      	str	r3, [r5, #0]
 800b5c4:	f7fd fa3e 	bl	8008a44 <_sbrk>
 800b5c8:	1c43      	adds	r3, r0, #1
 800b5ca:	d102      	bne.n	800b5d2 <_sbrk_r+0x1a>
 800b5cc:	682b      	ldr	r3, [r5, #0]
 800b5ce:	b103      	cbz	r3, 800b5d2 <_sbrk_r+0x1a>
 800b5d0:	6023      	str	r3, [r4, #0]
 800b5d2:	bd38      	pop	{r3, r4, r5, pc}
 800b5d4:	20001500 	.word	0x20001500

0800b5d8 <__malloc_lock>:
 800b5d8:	4801      	ldr	r0, [pc, #4]	; (800b5e0 <__malloc_lock+0x8>)
 800b5da:	f000 b811 	b.w	800b600 <__retarget_lock_acquire_recursive>
 800b5de:	bf00      	nop
 800b5e0:	20001504 	.word	0x20001504

0800b5e4 <__malloc_unlock>:
 800b5e4:	4801      	ldr	r0, [pc, #4]	; (800b5ec <__malloc_unlock+0x8>)
 800b5e6:	f000 b80c 	b.w	800b602 <__retarget_lock_release_recursive>
 800b5ea:	bf00      	nop
 800b5ec:	20001504 	.word	0x20001504

0800b5f0 <_malloc_usable_size_r>:
 800b5f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5f4:	1f18      	subs	r0, r3, #4
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	bfbc      	itt	lt
 800b5fa:	580b      	ldrlt	r3, [r1, r0]
 800b5fc:	18c0      	addlt	r0, r0, r3
 800b5fe:	4770      	bx	lr

0800b600 <__retarget_lock_acquire_recursive>:
 800b600:	4770      	bx	lr

0800b602 <__retarget_lock_release_recursive>:
 800b602:	4770      	bx	lr

0800b604 <_init>:
 800b604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b606:	bf00      	nop
 800b608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b60a:	bc08      	pop	{r3}
 800b60c:	469e      	mov	lr, r3
 800b60e:	4770      	bx	lr

0800b610 <_fini>:
 800b610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b612:	bf00      	nop
 800b614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b616:	bc08      	pop	{r3}
 800b618:	469e      	mov	lr, r3
 800b61a:	4770      	bx	lr
