m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/roboy/workspace/myoFPGA/fpga-rtl/simulation/modelsim
valtera_edge_detector
Z1 !s110 1488625797
!i10b 1
!s100 iLnL;nlB1YWG4McBD;;ch1
I8FTED6jHe>7@BDEILQ<bN3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1488541945
8/home/roboy/workspace/myoFPGA/fpga-rtl/ip/edge_detect/altera_edge_detector.v
F/home/roboy/workspace/myoFPGA/fpga-rtl/ip/edge_detect/altera_edge_detector.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1488625797.000000
!s107 /home/roboy/workspace/myoFPGA/fpga-rtl/ip/edge_detect/altera_edge_detector.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/roboy/workspace/myoFPGA/fpga-rtl/ip/edge_detect|/home/roboy/workspace/myoFPGA/fpga-rtl/ip/edge_detect/altera_edge_detector.v|
!i113 1
Z6 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+/home/roboy/workspace/myoFPGA/fpga-rtl/ip/edge_detect
Z7 tCvgOpt 0
vghrd
R1
!i10b 1
!s100 ;GiW<[Ad7?aB[<0iIonVk3
Ime@6inl[F3E4jOdULD<jd1
R2
R0
R3
8/home/roboy/workspace/myoFPGA/fpga-rtl/ghrd.v
F/home/roboy/workspace/myoFPGA/fpga-rtl/ghrd.v
L0 37
R4
r1
!s85 0
31
R5
!s107 /home/roboy/workspace/myoFPGA/fpga-rtl/ghrd.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/roboy/workspace/myoFPGA/fpga-rtl|/home/roboy/workspace/myoFPGA/fpga-rtl/ghrd.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+/home/roboy/workspace/myoFPGA/fpga-rtl
R7
vhps_reset
R1
!i10b 1
!s100 b?QAZKU6J_iflYK1AR3gi1
Ic>ShzbPDIejeL_gEgNDJY0
R2
R0
R3
8/home/roboy/workspace/myoFPGA/fpga-rtl/ip/altsource_probe/hps_reset.v
F/home/roboy/workspace/myoFPGA/fpga-rtl/ip/altsource_probe/hps_reset.v
L0 40
R4
r1
!s85 0
31
R5
!s107 /home/roboy/workspace/myoFPGA/fpga-rtl/ip/altsource_probe/hps_reset.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/roboy/workspace/myoFPGA/fpga-rtl/ip/altsource_probe|/home/roboy/workspace/myoFPGA/fpga-rtl/ip/altsource_probe/hps_reset.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+/home/roboy/workspace/myoFPGA/fpga-rtl/ip/altsource_probe
R7
