. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx9-csg324-2

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9370: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9379: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9435: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9485: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9581: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9612: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9640: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9671: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9699: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9730: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9758: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9789: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9817: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9848: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9876: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9907: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9935: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9966: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9994: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10025: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10053: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10084: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10112: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10143: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10171: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10202: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10230: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10261: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10289: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10320: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10348: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10379: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10407: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10438: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10466: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10497: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10525: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10551: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 55: Using initial value of memtestsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 74: Using initial value of memtestsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 87: Using initial value of memtestsoc_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 115: Using initial value of interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 119: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 124: Using initial value of crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 158: Using initial value of bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 350: Using initial value of controllerinjector_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 366: Using initial value of controllerinjector_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 446: Using initial value of controllerinjector_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 447: Using initial value of controllerinjector_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 475: Using initial value of controllerinjector_bankmachine0_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 490: Using initial value of controllerinjector_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 536: Using initial value of controllerinjector_bankmachine1_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 551: Using initial value of controllerinjector_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 597: Using initial value of controllerinjector_bankmachine2_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 612: Using initial value of controllerinjector_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 658: Using initial value of controllerinjector_bankmachine3_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 673: Using initial value of controllerinjector_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 698: Using initial value of controllerinjector_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 699: Using initial value of controllerinjector_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 700: Using initial value of controllerinjector_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 717: Using initial value of controllerinjector_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 732: Using initial value of controllerinjector_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 733: Using initial value of controllerinjector_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 734: Using initial value of controllerinjector_nop_cas since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 735: Using initial value of controllerinjector_nop_ras since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 736: Using initial value of controllerinjector_nop_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 750: Using initial value of controllerinjector_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 753: Using initial value of controllerinjector_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 866: Using initial value of uartwishbonebridge_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 894: Using initial value of uartwishbonebridge_wishbone_cti since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 895: Using initial value of uartwishbonebridge_wishbone_bte since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 934: Using initial value of litedramport0_wdata_last1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 940: Using initial value of litedramwriteportupconverter_counter_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 970: Using initial value of generator_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 973: Using initial value of generator_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 991: Using initial value of generator_core_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1004: Using initial value of generator_core_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1073: Using initial value of litedramport1_cmd_payload_we0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1076: Using initial value of litedramport1_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1077: Using initial value of litedramport1_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1080: Using initial value of litedramport1_rdata_last0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1088: Using initial value of litedramport1_rdata_last1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1090: Using initial value of litedramport1_flush since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1093: Using initial value of litedramreadportupconverter_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1106: Using initial value of litedramreadportupconverter_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1161: Using initial value of checker_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1164: Using initial value of checker_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1204: Using initial value of checker_core_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1296: Using initial value of io_input since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1304: Using initial value of frontend_sink_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1306: Using initial value of frontend_sink_sink_payload_hit since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1430: Using initial value of storage_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1443: Using initial value of storage_mem_ready_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 1462: Using initial value of storage_mem_replace since it is never assigned
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 2352: Assignment to memtestsoc_irq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 2371: Assignment to ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 2372: Assignment to ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 2428: Assignment to controllerinjector_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 2443: Assignment to controllerinjector_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 2714: Assignment to controllerinjector_bankmachine0_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 2863: Assignment to controllerinjector_bankmachine1_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3012: Assignment to controllerinjector_bankmachine2_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3161: Assignment to controllerinjector_bankmachine3_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3310: Assignment to controllerinjector_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3371: Assignment to controllerinjector_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3591: Assignment to litedramport1_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3593: Assignment to litedramport0_rdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3625: Assignment to litedramport0_rdata_payload_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3667: Result of 24-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3720: Assignment to litedramport0_wdata_valid0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3722: Assignment to litedramport0_wdata_last0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3765: Assignment to litedramport1_rdata_ready0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3801: Assignment to litedramreadportupconverter_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3806: Assignment to litedramreadportupconverter_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3834: Assignment to litedramreadportupconverter_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3852: Assignment to litedramreadportupconverter_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3881: Assignment to litedramreadportupconverter_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3927: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 3932: Assignment to word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4002: Result of 30-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4010: Assignment to port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4186: Assignment to irq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4198: Assignment to uartwishbonebridge_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4199: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4227: Assignment to uartwishbonebridge_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4365: Assignment to generator_core_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4457: Assignment to litedramport1_cmd_payload_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4469: Assignment to checker_core_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4608: Assignment to data_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4609: Assignment to data_address ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4612: Assignment to io_output ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4623: Assignment to frontend_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4663: Assignment to frontend_strideconverter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4718: Assignment to frontend_sink_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4756: Assignment to storage_mem_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4841: Assignment to interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4842: Assignment to interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4846: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4858: Assignment to uartwishbonebridge_wishbone_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4859: Assignment to memtestsoc_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4880: Assignment to memtestsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4881: Assignment to memtestsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4884: Assignment to memtestsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4887: Assignment to memtestsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4888: Assignment to memtestsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4971: Assignment to storage_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4981: Assignment to memtestsoc_csrbank0_storage_idle_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4982: Assignment to memtestsoc_csrbank0_storage_idle_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4983: Assignment to memtestsoc_csrbank0_storage_wait_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4984: Assignment to memtestsoc_csrbank0_storage_wait_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4985: Assignment to memtestsoc_csrbank0_storage_run_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4986: Assignment to memtestsoc_csrbank0_storage_run_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4987: Assignment to memtestsoc_csrbank0_storage_mem_valid_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4988: Assignment to memtestsoc_csrbank0_storage_mem_valid_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4991: Assignment to memtestsoc_csrbank0_storage_mem_data13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4992: Assignment to memtestsoc_csrbank0_storage_mem_data13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4993: Assignment to memtestsoc_csrbank0_storage_mem_data12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4994: Assignment to memtestsoc_csrbank0_storage_mem_data12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4995: Assignment to memtestsoc_csrbank0_storage_mem_data11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4996: Assignment to memtestsoc_csrbank0_storage_mem_data11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4997: Assignment to memtestsoc_csrbank0_storage_mem_data10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4998: Assignment to memtestsoc_csrbank0_storage_mem_data10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 4999: Assignment to memtestsoc_csrbank0_storage_mem_data9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5000: Assignment to memtestsoc_csrbank0_storage_mem_data9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5001: Assignment to memtestsoc_csrbank0_storage_mem_data8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5002: Assignment to memtestsoc_csrbank0_storage_mem_data8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5003: Assignment to memtestsoc_csrbank0_storage_mem_data7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5004: Assignment to memtestsoc_csrbank0_storage_mem_data7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5005: Assignment to memtestsoc_csrbank0_storage_mem_data6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5006: Assignment to memtestsoc_csrbank0_storage_mem_data6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5007: Assignment to memtestsoc_csrbank0_storage_mem_data5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5008: Assignment to memtestsoc_csrbank0_storage_mem_data5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5009: Assignment to memtestsoc_csrbank0_storage_mem_data4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5010: Assignment to memtestsoc_csrbank0_storage_mem_data4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5011: Assignment to memtestsoc_csrbank0_storage_mem_data3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5012: Assignment to memtestsoc_csrbank0_storage_mem_data3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5013: Assignment to memtestsoc_csrbank0_storage_mem_data2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5014: Assignment to memtestsoc_csrbank0_storage_mem_data2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5015: Assignment to memtestsoc_csrbank0_storage_mem_data1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5016: Assignment to memtestsoc_csrbank0_storage_mem_data1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5017: Assignment to memtestsoc_csrbank0_storage_mem_data0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5018: Assignment to memtestsoc_csrbank0_storage_mem_data0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5079: Assignment to memtestsoc_csrbank1_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5080: Assignment to memtestsoc_csrbank1_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5081: Assignment to eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5082: Assignment to eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5093: Assignment to checker_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5095: Assignment to checker_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5109: Assignment to memtestsoc_csrbank2_done_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5110: Assignment to memtestsoc_csrbank2_done_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5111: Assignment to memtestsoc_csrbank2_err_count3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5112: Assignment to memtestsoc_csrbank2_err_count3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5113: Assignment to memtestsoc_csrbank2_err_count2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5114: Assignment to memtestsoc_csrbank2_err_count2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5115: Assignment to memtestsoc_csrbank2_err_count1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5116: Assignment to memtestsoc_csrbank2_err_count1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5117: Assignment to memtestsoc_csrbank2_err_count0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5118: Assignment to memtestsoc_csrbank2_err_count0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5133: Assignment to generator_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5135: Assignment to generator_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5137: Assignment to memtestsoc_csrbank3_done_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5138: Assignment to memtestsoc_csrbank3_done_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5161: Assignment to memtestsoc_csrbank4_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5162: Assignment to memtestsoc_csrbank4_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5163: Assignment to memtestsoc_csrbank4_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5164: Assignment to memtestsoc_csrbank4_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5165: Assignment to memtestsoc_csrbank4_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5166: Assignment to memtestsoc_csrbank4_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5167: Assignment to memtestsoc_csrbank4_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5168: Assignment to memtestsoc_csrbank4_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5169: Assignment to memtestsoc_csrbank4_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5170: Assignment to memtestsoc_csrbank4_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5171: Assignment to memtestsoc_csrbank4_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5172: Assignment to memtestsoc_csrbank4_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5173: Assignment to memtestsoc_csrbank4_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5174: Assignment to memtestsoc_csrbank4_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5175: Assignment to memtestsoc_csrbank4_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5176: Assignment to memtestsoc_csrbank4_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5177: Assignment to memtestsoc_csrbank4_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5178: Assignment to memtestsoc_csrbank4_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5179: Assignment to memtestsoc_csrbank4_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5180: Assignment to memtestsoc_csrbank4_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5181: Assignment to memtestsoc_csrbank4_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5182: Assignment to memtestsoc_csrbank4_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5183: Assignment to memtestsoc_csrbank4_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5184: Assignment to memtestsoc_csrbank4_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5185: Assignment to memtestsoc_csrbank4_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5186: Assignment to memtestsoc_csrbank4_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5187: Assignment to memtestsoc_csrbank4_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5188: Assignment to memtestsoc_csrbank4_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5189: Assignment to memtestsoc_csrbank4_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5190: Assignment to memtestsoc_csrbank4_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5191: Assignment to memtestsoc_csrbank4_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5192: Assignment to memtestsoc_csrbank4_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5193: Assignment to memtestsoc_csrbank4_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5194: Assignment to memtestsoc_csrbank4_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5195: Assignment to memtestsoc_csrbank4_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5196: Assignment to memtestsoc_csrbank4_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5197: Assignment to memtestsoc_csrbank4_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5198: Assignment to memtestsoc_csrbank4_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5199: Assignment to memtestsoc_csrbank4_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5200: Assignment to memtestsoc_csrbank4_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5201: Assignment to memtestsoc_csrbank4_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5202: Assignment to memtestsoc_csrbank4_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5203: Assignment to memtestsoc_csrbank4_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5204: Assignment to memtestsoc_csrbank4_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5205: Assignment to memtestsoc_csrbank4_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5206: Assignment to memtestsoc_csrbank4_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5207: Assignment to memtestsoc_csrbank4_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5208: Assignment to memtestsoc_csrbank4_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5209: Assignment to memtestsoc_csrbank4_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5210: Assignment to memtestsoc_csrbank4_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5211: Assignment to memtestsoc_csrbank4_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5212: Assignment to memtestsoc_csrbank4_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5213: Assignment to memtestsoc_csrbank4_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5214: Assignment to memtestsoc_csrbank4_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5215: Assignment to memtestsoc_csrbank4_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5216: Assignment to memtestsoc_csrbank4_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5217: Assignment to memtestsoc_csrbank4_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5218: Assignment to memtestsoc_csrbank4_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5219: Assignment to memtestsoc_csrbank4_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5220: Assignment to memtestsoc_csrbank4_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5221: Assignment to memtestsoc_csrbank4_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5222: Assignment to memtestsoc_csrbank4_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5223: Assignment to memtestsoc_csrbank4_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5224: Assignment to memtestsoc_csrbank4_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5225: Assignment to memtestsoc_csrbank4_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5226: Assignment to memtestsoc_csrbank4_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5227: Assignment to memtestsoc_csrbank4_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5228: Assignment to memtestsoc_csrbank4_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5229: Assignment to memtestsoc_csrbank4_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5230: Assignment to memtestsoc_csrbank4_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5231: Assignment to memtestsoc_csrbank4_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5232: Assignment to memtestsoc_csrbank4_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5233: Assignment to memtestsoc_csrbank4_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5234: Assignment to memtestsoc_csrbank4_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5235: Assignment to memtestsoc_csrbank4_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5236: Assignment to memtestsoc_csrbank4_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5237: Assignment to memtestsoc_csrbank4_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5238: Assignment to memtestsoc_csrbank4_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5239: Assignment to memtestsoc_csrbank4_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5240: Assignment to memtestsoc_csrbank4_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5241: Assignment to memtestsoc_csrbank4_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5242: Assignment to memtestsoc_csrbank4_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5243: Assignment to memtestsoc_csrbank4_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5244: Assignment to memtestsoc_csrbank4_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5245: Assignment to memtestsoc_csrbank4_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5246: Assignment to memtestsoc_csrbank4_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5247: Assignment to memtestsoc_csrbank4_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5248: Assignment to memtestsoc_csrbank4_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5294: Assignment to memtestsoc_csrbank5_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5295: Assignment to memtestsoc_csrbank5_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5306: Assignment to controllerinjector_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5322: Assignment to memtestsoc_csrbank6_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5323: Assignment to memtestsoc_csrbank6_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5324: Assignment to memtestsoc_csrbank6_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5325: Assignment to memtestsoc_csrbank6_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5326: Assignment to memtestsoc_csrbank6_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5327: Assignment to memtestsoc_csrbank6_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5328: Assignment to memtestsoc_csrbank6_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5329: Assignment to memtestsoc_csrbank6_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5332: Assignment to controllerinjector_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5348: Assignment to memtestsoc_csrbank6_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5349: Assignment to memtestsoc_csrbank6_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5350: Assignment to memtestsoc_csrbank6_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5351: Assignment to memtestsoc_csrbank6_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5352: Assignment to memtestsoc_csrbank6_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5353: Assignment to memtestsoc_csrbank6_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5354: Assignment to memtestsoc_csrbank6_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5355: Assignment to memtestsoc_csrbank6_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5356: Assignment to controllerinjector_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5358: Assignment to memtestsoc_csrbank6_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5359: Assignment to memtestsoc_csrbank6_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5360: Assignment to memtestsoc_csrbank6_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5361: Assignment to memtestsoc_csrbank6_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5362: Assignment to memtestsoc_csrbank6_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5363: Assignment to memtestsoc_csrbank6_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5364: Assignment to memtestsoc_csrbank6_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5365: Assignment to memtestsoc_csrbank6_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5366: Assignment to memtestsoc_csrbank6_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5367: Assignment to memtestsoc_csrbank6_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5368: Assignment to memtestsoc_csrbank6_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5369: Assignment to memtestsoc_csrbank6_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5370: Assignment to memtestsoc_csrbank6_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5371: Assignment to memtestsoc_csrbank6_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5432: Assignment to memtestsoc_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5434: Assignment to memtestsoc_csrbank7_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5435: Assignment to memtestsoc_csrbank7_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5436: Assignment to memtestsoc_csrbank7_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5437: Assignment to memtestsoc_csrbank7_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5438: Assignment to memtestsoc_csrbank7_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5439: Assignment to memtestsoc_csrbank7_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5440: Assignment to memtestsoc_csrbank7_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5441: Assignment to memtestsoc_csrbank7_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5442: Assignment to memtestsoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 5443: Assignment to memtestsoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 7033: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 6971: Assignment to ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 7368: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 7369: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 7409: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 7428: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 7037: Assignment to memtestsoc_load_re ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=5'b10100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=2'b10,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=270.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=2'b11,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9413: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9416: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9422: Assignment to crg_unbuf_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 9425: Assignment to crg_unbuf_periph ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C1",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFT>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10588: Assignment to controllerinjector_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10602: Assignment to controllerinjector_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10616: Assignment to controllerinjector_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10630: Assignment to controllerinjector_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10678: Assignment to generator_core_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10692: Assignment to litedramreadportupconverter_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10706: Assignment to checker_core_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10722: Assignment to frontend_asyncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10739: Assignment to storage_mem_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v" Line 10799: Assignment to base50_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/gateware/top.v".
    Set property "register_balancing = no" for signal <generator_base_sync_ibuffer>.
    Set property "register_balancing = no" for signal <generator_length_sync_ibuffer>.
    Set property "register_balancing = no" for signal <checker_base_sync_ibuffer>.
    Set property "register_balancing = no" for signal <checker_length_sync_ibuffer>.
    Set property "register_balancing = no" for signal <checker_err_count_sync_ibuffer>.
    Set property "register_balancing = no" for signal <frontend_asyncfifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <frontend_asyncfifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs1>.
    Found 4096x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8x23-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 8x23-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x23-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x23-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Found 16x33-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 16x33-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x110-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 1024x109-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Register <ddrphy_record1_cke> equivalent to <ddrphy_record0_cke> has been removed
    Register <checker_err_count_sync_starter> equivalent to <generator_base_sync_starter> has been removed
    Register <checker_length_sync_starter> equivalent to <generator_base_sync_starter> has been removed
    Register <checker_base_sync_starter> equivalent to <generator_base_sync_starter> has been removed
    Register <generator_length_sync_starter> equivalent to <generator_base_sync_starter> has been removed
    Register <memadr_6> equivalent to <memadr_5> has been removed
    Found 1-bit register for signal <ddrphy_phase_sel>.
    Found 1-bit register for signal <ddrphy_phase_half>.
    Found 13-bit register for signal <ddrphy_record0_address>.
    Found 2-bit register for signal <ddrphy_record0_bank>.
    Found 1-bit register for signal <ddrphy_record0_cke>.
    Found 1-bit register for signal <ddrphy_record0_cas_n>.
    Found 1-bit register for signal <ddrphy_record0_ras_n>.
    Found 1-bit register for signal <ddrphy_record0_we_n>.
    Found 13-bit register for signal <ddrphy_record1_address>.
    Found 2-bit register for signal <ddrphy_record1_bank>.
    Found 1-bit register for signal <ddrphy_record1_cas_n>.
    Found 1-bit register for signal <ddrphy_record1_ras_n>.
    Found 1-bit register for signal <ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 2-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddrphy_postamble>.
    Found 2-bit register for signal <ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 1-bit register for signal <memtestsoc_sram_bus_ack>.
    Found 14-bit register for signal <memtestsoc_interface_adr>.
    Found 1-bit register for signal <memtestsoc_interface_we>.
    Found 8-bit register for signal <memtestsoc_interface_dat_w>.
    Found 32-bit register for signal <memtestsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <memtestsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <memtestsoc_counter>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<31>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<30>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<29>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<28>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<27>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<26>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<25>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<24>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<23>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<22>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<21>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<20>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<19>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<18>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<17>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<16>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<15>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<14>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<13>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<12>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<11>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<10>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<9>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<8>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<7>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<6>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<5>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<4>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<3>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<2>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<1>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<0>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<31>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<30>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<29>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<28>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<27>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<26>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<25>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<24>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<23>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<22>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<21>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<20>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<19>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<18>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<17>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<16>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<15>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<14>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<13>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<12>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<11>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<10>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<9>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<8>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<7>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<6>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<5>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<4>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<3>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<2>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<1>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<0>>.
    Found 1-bit register for signal <memtestsoc_en_storage_full>.
    Found 32-bit register for signal <memtestsoc_value_status>.
    Found 1-bit register for signal <memtestsoc_zero_pending>.
    Found 1-bit register for signal <memtestsoc_zero_old_trigger>.
    Found 1-bit register for signal <memtestsoc_eventmanager_storage_full>.
    Found 32-bit register for signal <memtestsoc_value>.
    Found 57-bit register for signal <dna_status>.
    Found 7-bit register for signal <dna_cnt>.
    Found 1-bit register for signal <bus_ack>.
    Found 1-bit register for signal <spiflash_cs_n>.
    Found 1-bit register for signal <spiflash_clk>.
    Found 32-bit register for signal <sr>.
    Found 2-bit register for signal <i>.
    Found 1-bit register for signal <miso>.
    Found 9-bit register for signal <counter>.
    Found 1-bit register for signal <ddrphy_phase_sys>.
    Found 4-bit register for signal <ddrphy_bitslip_cnt>.
    Found 1-bit register for signal <ddrphy_bitslip_inc>.
    Found 16-bit register for signal <ddrphy_record2_wrdata<15:0>>.
    Found 2-bit register for signal <ddrphy_record2_wrdata_mask<1:0>>.
    Found 32-bit register for signal <ddrphy_record3_wrdata>.
    Found 4-bit register for signal <ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <ddrphy_rddata_sr>.
    Found 4-bit register for signal <controllerinjector_storage_full>.
    Found 6-bit register for signal <controllerinjector_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<0>>.
    Found 2-bit register for signal <controllerinjector_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<0>>.
    Found 32-bit register for signal <controllerinjector_phaseinjector0_status>.
    Found 6-bit register for signal <controllerinjector_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<0>>.
    Found 2-bit register for signal <controllerinjector_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<0>>.
    Found 32-bit register for signal <controllerinjector_phaseinjector1_status>.
    Found 13-bit register for signal <controllerinjector_dfi_p0_address>.
    Found 2-bit register for signal <controllerinjector_dfi_p0_bank>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_cas_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_ras_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_we_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_wrdata_en>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_rddata_en>.
    Found 13-bit register for signal <controllerinjector_dfi_p1_address>.
    Found 2-bit register for signal <controllerinjector_dfi_p1_bank>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_cas_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_ras_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_we_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_rddata_en>.
    Found 13-bit register for signal <controllerinjector_cmd_payload_a>.
    Found 1-bit register for signal <controllerinjector_cmd_payload_cas>.
    Found 1-bit register for signal <controllerinjector_cmd_payload_ras>.
    Found 1-bit register for signal <controllerinjector_cmd_payload_we>.
    Found 1-bit register for signal <controllerinjector_seq_done>.
    Found 4-bit register for signal <controllerinjector_counter>.
    Found 10-bit register for signal <controllerinjector_count>.
    Found 4-bit register for signal <controllerinjector_bankmachine0_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine0_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine0_consume>.
    Found 1-bit register for signal <controllerinjector_bankmachine0_has_openrow>.
    Found 13-bit register for signal <controllerinjector_bankmachine0_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine0_count>.
    Found 4-bit register for signal <controllerinjector_bankmachine1_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine1_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine1_consume>.
    Found 1-bit register for signal <controllerinjector_bankmachine1_has_openrow>.
    Found 13-bit register for signal <controllerinjector_bankmachine1_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine1_count>.
    Found 4-bit register for signal <controllerinjector_bankmachine2_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine2_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine2_consume>.
    Found 1-bit register for signal <controllerinjector_bankmachine2_has_openrow>.
    Found 13-bit register for signal <controllerinjector_bankmachine2_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine2_count>.
    Found 4-bit register for signal <controllerinjector_bankmachine3_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine3_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine3_consume>.
    Found 1-bit register for signal <controllerinjector_bankmachine3_has_openrow>.
    Found 13-bit register for signal <controllerinjector_bankmachine3_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine3_count>.
    Found 2-bit register for signal <controllerinjector_choose_cmd_grant>.
    Found 2-bit register for signal <controllerinjector_choose_req_grant>.
    Found 5-bit register for signal <controllerinjector_time0>.
    Found 4-bit register for signal <controllerinjector_time1>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nreads_status>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nwrites_status>.
    Found 1-bit register for signal <controllerinjector_bandwidth_cmd_valid>.
    Found 1-bit register for signal <controllerinjector_bandwidth_cmd_ready>.
    Found 1-bit register for signal <controllerinjector_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <controllerinjector_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <controllerinjector_bandwidth_counter>.
    Found 1-bit register for signal <controllerinjector_bandwidth_period>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nreads>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nwrites>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nreads_r>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nwrites_r>.
    Found 1-bit register for signal <adr_offset_r>.
    Found 8-bit register for signal <leds_storage_full>.
    Found 1-bit register for signal <eventsourceprocess0_pending>.
    Found 1-bit register for signal <eventsourceprocess0_old_trigger>.
    Found 20-bit register for signal <waittimer0_count>.
    Found 1-bit register for signal <eventsourceprocess1_pending>.
    Found 1-bit register for signal <eventsourceprocess1_old_trigger>.
    Found 20-bit register for signal <waittimer1_count>.
    Found 1-bit register for signal <eventsourceprocess2_pending>.
    Found 1-bit register for signal <eventsourceprocess2_old_trigger>.
    Found 20-bit register for signal <waittimer2_count>.
    Found 1-bit register for signal <eventsourceprocess3_pending>.
    Found 1-bit register for signal <eventsourceprocess3_old_trigger>.
    Found 20-bit register for signal <waittimer3_count>.
    Found 1-bit register for signal <eventsourceprocess4_pending>.
    Found 1-bit register for signal <eventsourceprocess4_old_trigger>.
    Found 20-bit register for signal <waittimer4_count>.
    Found 5-bit register for signal <eventmanager_storage_full>.
    Found 1-bit register for signal <serial_tx>.
    Found 1-bit register for signal <uartwishbonebridge_sink_ready>.
    Found 1-bit register for signal <uartwishbonebridge_uart_clk_txen>.
    Found 32-bit register for signal <uartwishbonebridge_phase_accumulator_tx>.
    Found 8-bit register for signal <uartwishbonebridge_tx_reg>.
    Found 4-bit register for signal <uartwishbonebridge_tx_bitcount>.
    Found 1-bit register for signal <uartwishbonebridge_tx_busy>.
    Found 1-bit register for signal <uartwishbonebridge_source_valid>.
    Found 8-bit register for signal <uartwishbonebridge_source_payload_data>.
    Found 1-bit register for signal <uartwishbonebridge_uart_clk_rxen>.
    Found 32-bit register for signal <uartwishbonebridge_phase_accumulator_rx>.
    Found 1-bit register for signal <uartwishbonebridge_rx_r>.
    Found 8-bit register for signal <uartwishbonebridge_rx_reg>.
    Found 4-bit register for signal <uartwishbonebridge_rx_bitcount>.
    Found 1-bit register for signal <uartwishbonebridge_rx_busy>.
    Found 3-bit register for signal <uartwishbonebridge_byte_counter>.
    Found 3-bit register for signal <uartwishbonebridge_word_counter>.
    Found 8-bit register for signal <uartwishbonebridge_cmd>.
    Found 8-bit register for signal <uartwishbonebridge_length>.
    Found 32-bit register for signal <uartwishbonebridge_address>.
    Found 32-bit register for signal <uartwishbonebridge_data>.
    Found 23-bit register for signal <uartwishbonebridge_count>.
    Found 1-bit register for signal <litedramwriteportupconverter_we>.
    Found 23-bit register for signal <litedramwriteportupconverter_address>.
    Found 1-bit register for signal <litedramwriteportupconverter_counter>.
    Found 72-bit register for signal <litedramwriteportupconverter_converter_source_payload_data>.
    Found 1-bit register for signal <litedramwriteportupconverter_converter_demux>.
    Found 1-bit register for signal <litedramwriteportupconverter_converter_strobe_all>.
    Found 1-bit register for signal <generator_base_storage_full<23>>.
    Found 1-bit register for signal <generator_base_storage_full<22>>.
    Found 1-bit register for signal <generator_base_storage_full<21>>.
    Found 1-bit register for signal <generator_base_storage_full<20>>.
    Found 1-bit register for signal <generator_base_storage_full<19>>.
    Found 1-bit register for signal <generator_base_storage_full<18>>.
    Found 1-bit register for signal <generator_base_storage_full<17>>.
    Found 1-bit register for signal <generator_base_storage_full<16>>.
    Found 1-bit register for signal <generator_base_storage_full<15>>.
    Found 1-bit register for signal <generator_base_storage_full<14>>.
    Found 1-bit register for signal <generator_base_storage_full<13>>.
    Found 1-bit register for signal <generator_base_storage_full<12>>.
    Found 1-bit register for signal <generator_base_storage_full<11>>.
    Found 1-bit register for signal <generator_base_storage_full<10>>.
    Found 1-bit register for signal <generator_base_storage_full<9>>.
    Found 1-bit register for signal <generator_base_storage_full<8>>.
    Found 1-bit register for signal <generator_base_storage_full<7>>.
    Found 1-bit register for signal <generator_base_storage_full<6>>.
    Found 1-bit register for signal <generator_base_storage_full<5>>.
    Found 1-bit register for signal <generator_base_storage_full<4>>.
    Found 1-bit register for signal <generator_base_storage_full<3>>.
    Found 1-bit register for signal <generator_base_storage_full<2>>.
    Found 1-bit register for signal <generator_base_storage_full<1>>.
    Found 1-bit register for signal <generator_base_storage_full<0>>.
    Found 1-bit register for signal <generator_length_storage_full<23>>.
    Found 1-bit register for signal <generator_length_storage_full<22>>.
    Found 1-bit register for signal <generator_length_storage_full<21>>.
    Found 1-bit register for signal <generator_length_storage_full<20>>.
    Found 1-bit register for signal <generator_length_storage_full<19>>.
    Found 1-bit register for signal <generator_length_storage_full<18>>.
    Found 1-bit register for signal <generator_length_storage_full<17>>.
    Found 1-bit register for signal <generator_length_storage_full<16>>.
    Found 1-bit register for signal <generator_length_storage_full<15>>.
    Found 1-bit register for signal <generator_length_storage_full<14>>.
    Found 1-bit register for signal <generator_length_storage_full<13>>.
    Found 1-bit register for signal <generator_length_storage_full<12>>.
    Found 1-bit register for signal <generator_length_storage_full<11>>.
    Found 1-bit register for signal <generator_length_storage_full<10>>.
    Found 1-bit register for signal <generator_length_storage_full<9>>.
    Found 1-bit register for signal <generator_length_storage_full<8>>.
    Found 1-bit register for signal <generator_length_storage_full<7>>.
    Found 1-bit register for signal <generator_length_storage_full<6>>.
    Found 1-bit register for signal <generator_length_storage_full<5>>.
    Found 1-bit register for signal <generator_length_storage_full<4>>.
    Found 1-bit register for signal <generator_length_storage_full<3>>.
    Found 1-bit register for signal <generator_length_storage_full<2>>.
    Found 1-bit register for signal <generator_length_storage_full<1>>.
    Found 1-bit register for signal <generator_length_storage_full<0>>.
    Found 5-bit register for signal <generator_core_fifo_level>.
    Found 4-bit register for signal <generator_core_fifo_produce>.
    Found 4-bit register for signal <generator_core_fifo_consume>.
    Found 32-bit register for signal <generator_core_o>.
    Found 31-bit register for signal <generator_core_state>.
    Found 24-bit register for signal <generator_core_cmd_counter>.
    Found 1-bit register for signal <generator_reset_sync_toggle_i>.
    Found 1-bit register for signal <generator_reset_sync_toggle_o_r>.
    Found 1-bit register for signal <generator_start_sync_toggle_i>.
    Found 1-bit register for signal <generator_start_sync_toggle_o_r>.
    Found 24-bit register for signal <generator_base_sync_o>.
    Found 1-bit register for signal <generator_base_sync_starter>.
    Found 1-bit register for signal <generator_base_sync_ping_toggle_i>.
    Found 1-bit register for signal <generator_base_sync_ping_toggle_o_r>.
    Found 1-bit register for signal <generator_base_sync_pong_toggle_i>.
    Found 1-bit register for signal <generator_base_sync_pong_toggle_o_r>.
    Found 8-bit register for signal <generator_base_sync_count>.
    Found 24-bit register for signal <generator_base_sync_ibuffer>.
    Found 24-bit register for signal <generator_length_sync_o>.
    Found 1-bit register for signal <generator_length_sync_ping_toggle_i>.
    Found 1-bit register for signal <generator_length_sync_ping_toggle_o_r>.
    Found 1-bit register for signal <generator_length_sync_pong_toggle_i>.
    Found 1-bit register for signal <generator_length_sync_pong_toggle_o_r>.
    Found 8-bit register for signal <generator_length_sync_count>.
    Found 24-bit register for signal <generator_length_sync_ibuffer>.
    Found 3-bit register for signal <litedramreadportupconverter_cmd_buffer_level>.
    Found 2-bit register for signal <litedramreadportupconverter_cmd_buffer_produce>.
    Found 2-bit register for signal <litedramreadportupconverter_cmd_buffer_consume>.
    Found 1-bit register for signal <litedramreadportupconverter_counter>.
    Found 64-bit register for signal <litedramreadportupconverter_rdata_buffer_source_payload_data>.
    Found 1-bit register for signal <litedramreadportupconverter_rdata_buffer_valid_n>.
    Found 1-bit register for signal <litedramreadportupconverter_rdata_converter_converter_last>.
    Found 2-bit register for signal <litedramreadportupconverter_rdata_chunk>.
    Found 1-bit register for signal <checker_base_storage_full<23>>.
    Found 1-bit register for signal <checker_base_storage_full<22>>.
    Found 1-bit register for signal <checker_base_storage_full<21>>.
    Found 1-bit register for signal <checker_base_storage_full<20>>.
    Found 1-bit register for signal <checker_base_storage_full<19>>.
    Found 1-bit register for signal <checker_base_storage_full<18>>.
    Found 1-bit register for signal <checker_base_storage_full<17>>.
    Found 1-bit register for signal <checker_base_storage_full<16>>.
    Found 1-bit register for signal <checker_base_storage_full<15>>.
    Found 1-bit register for signal <checker_base_storage_full<14>>.
    Found 1-bit register for signal <checker_base_storage_full<13>>.
    Found 1-bit register for signal <checker_base_storage_full<12>>.
    Found 1-bit register for signal <checker_base_storage_full<11>>.
    Found 1-bit register for signal <checker_base_storage_full<10>>.
    Found 1-bit register for signal <checker_base_storage_full<9>>.
    Found 1-bit register for signal <checker_base_storage_full<8>>.
    Found 1-bit register for signal <checker_base_storage_full<7>>.
    Found 1-bit register for signal <checker_base_storage_full<6>>.
    Found 1-bit register for signal <checker_base_storage_full<5>>.
    Found 1-bit register for signal <checker_base_storage_full<4>>.
    Found 1-bit register for signal <checker_base_storage_full<3>>.
    Found 1-bit register for signal <checker_base_storage_full<2>>.
    Found 1-bit register for signal <checker_base_storage_full<1>>.
    Found 1-bit register for signal <checker_base_storage_full<0>>.
    Found 1-bit register for signal <checker_length_storage_full<23>>.
    Found 1-bit register for signal <checker_length_storage_full<22>>.
    Found 1-bit register for signal <checker_length_storage_full<21>>.
    Found 1-bit register for signal <checker_length_storage_full<20>>.
    Found 1-bit register for signal <checker_length_storage_full<19>>.
    Found 1-bit register for signal <checker_length_storage_full<18>>.
    Found 1-bit register for signal <checker_length_storage_full<17>>.
    Found 1-bit register for signal <checker_length_storage_full<16>>.
    Found 1-bit register for signal <checker_length_storage_full<15>>.
    Found 1-bit register for signal <checker_length_storage_full<14>>.
    Found 1-bit register for signal <checker_length_storage_full<13>>.
    Found 1-bit register for signal <checker_length_storage_full<12>>.
    Found 1-bit register for signal <checker_length_storage_full<11>>.
    Found 1-bit register for signal <checker_length_storage_full<10>>.
    Found 1-bit register for signal <checker_length_storage_full<9>>.
    Found 1-bit register for signal <checker_length_storage_full<8>>.
    Found 1-bit register for signal <checker_length_storage_full<7>>.
    Found 1-bit register for signal <checker_length_storage_full<6>>.
    Found 1-bit register for signal <checker_length_storage_full<5>>.
    Found 1-bit register for signal <checker_length_storage_full<4>>.
    Found 1-bit register for signal <checker_length_storage_full<3>>.
    Found 1-bit register for signal <checker_length_storage_full<2>>.
    Found 1-bit register for signal <checker_length_storage_full<1>>.
    Found 1-bit register for signal <checker_length_storage_full<0>>.
    Found 32-bit register for signal <checker_core_err_count>.
    Found 5-bit register for signal <checker_core_rsv_level>.
    Found 5-bit register for signal <checker_core_fifo_level>.
    Found 4-bit register for signal <checker_core_fifo_produce>.
    Found 4-bit register for signal <checker_core_fifo_consume>.
    Found 32-bit register for signal <checker_core_o>.
    Found 31-bit register for signal <checker_core_state>.
    Found 24-bit register for signal <checker_core_cmd_counter>.
    Found 24-bit register for signal <checker_core_data_counter>.
    Found 1-bit register for signal <checker_reset_sync_toggle_i>.
    Found 1-bit register for signal <checker_reset_sync_toggle_o_r>.
    Found 1-bit register for signal <checker_start_sync_toggle_i>.
    Found 1-bit register for signal <checker_start_sync_toggle_o_r>.
    Found 24-bit register for signal <checker_base_sync_o>.
    Found 1-bit register for signal <checker_base_sync_ping_toggle_i>.
    Found 1-bit register for signal <checker_base_sync_ping_toggle_o_r>.
    Found 1-bit register for signal <checker_base_sync_pong_toggle_i>.
    Found 1-bit register for signal <checker_base_sync_pong_toggle_o_r>.
    Found 8-bit register for signal <checker_base_sync_count>.
    Found 24-bit register for signal <checker_base_sync_ibuffer>.
    Found 24-bit register for signal <checker_length_sync_o>.
    Found 1-bit register for signal <checker_length_sync_ping_toggle_i>.
    Found 1-bit register for signal <checker_length_sync_ping_toggle_o_r>.
    Found 1-bit register for signal <checker_length_sync_pong_toggle_i>.
    Found 1-bit register for signal <checker_length_sync_pong_toggle_o_r>.
    Found 8-bit register for signal <checker_length_sync_count>.
    Found 24-bit register for signal <checker_length_sync_ibuffer>.
    Found 32-bit register for signal <checker_err_count_sync_o>.
    Found 1-bit register for signal <checker_err_count_sync_ping_toggle_i>.
    Found 1-bit register for signal <checker_err_count_sync_ping_toggle_o_r>.
    Found 1-bit register for signal <checker_err_count_sync_pong_toggle_i>.
    Found 1-bit register for signal <checker_err_count_sync_pong_toggle_o_r>.
    Found 8-bit register for signal <checker_err_count_sync_count>.
    Found 32-bit register for signal <checker_err_count_sync_ibuffer>.
    Found 8-bit register for signal <io_storage_full>.
    Found 108-bit register for signal <frontend_buffer_source_payload_data>.
    Found 1-bit register for signal <frontend_buffer_valid_n>.
    Found 1-bit register for signal <frontend_buffer_last_n>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<107>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<106>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<105>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<104>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<103>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<102>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<101>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<100>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<99>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<98>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<97>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<96>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<95>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<94>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<93>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<92>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<91>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<90>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<89>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<88>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<87>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<86>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<85>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<84>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<83>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<82>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<81>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<80>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<79>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<78>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<77>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<76>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<75>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<74>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<73>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<72>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<71>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<70>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<69>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<68>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<67>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<66>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<65>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<64>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<63>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<62>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<61>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<60>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<59>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<58>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<57>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<56>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<55>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<54>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<53>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<52>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<51>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<50>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<49>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<48>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<47>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<46>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<45>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<44>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<43>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<42>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<41>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<40>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<39>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<38>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<37>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<36>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<35>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<34>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<33>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<32>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<31>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<30>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<29>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<28>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<27>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<26>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<25>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<24>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<23>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<22>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<21>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<20>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<19>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<18>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<17>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<16>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<15>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<14>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<13>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<12>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<11>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<10>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<9>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<8>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<7>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<6>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<5>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<4>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<3>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<2>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<1>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<0>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<107>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<106>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<105>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<104>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<103>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<102>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<101>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<100>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<99>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<98>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<97>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<96>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<95>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<94>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<93>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<92>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<91>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<90>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<89>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<88>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<87>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<86>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<85>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<84>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<83>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<82>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<81>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<80>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<79>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<78>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<77>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<76>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<75>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<74>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<73>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<72>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<71>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<70>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<69>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<68>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<67>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<66>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<65>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<64>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<63>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<62>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<61>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<60>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<59>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<58>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<57>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<56>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<55>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<54>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<53>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<52>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<51>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<50>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<49>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<48>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<47>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<46>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<45>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<44>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<43>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<42>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<41>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<40>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<39>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<38>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<37>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<36>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<35>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<34>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<33>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<32>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<31>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<30>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<29>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<28>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<27>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<26>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<25>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<24>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<23>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<22>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<21>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<20>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<19>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<18>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<17>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<16>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<15>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<14>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<13>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<12>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<11>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<10>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<9>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<8>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<7>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<6>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<5>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<4>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<3>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<2>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<1>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<0>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<15>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<14>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<13>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<12>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<11>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<10>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<9>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<8>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<7>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<6>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<5>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<4>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<3>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<2>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<1>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<0>>.
    Found 16-bit register for signal <frontend_subsampler_counter>.
    Found 4-bit register for signal <frontend_asyncfifo_graycounter0_q>.
    Found 4-bit register for signal <frontend_asyncfifo_graycounter0_q_binary>.
    Found 4-bit register for signal <frontend_asyncfifo_graycounter1_q>.
    Found 4-bit register for signal <frontend_asyncfifo_graycounter1_q_binary>.
    Found 1-bit register for signal <storage_length_storage_full<10>>.
    Found 1-bit register for signal <storage_length_storage_full<9>>.
    Found 1-bit register for signal <storage_length_storage_full<8>>.
    Found 1-bit register for signal <storage_length_storage_full<7>>.
    Found 1-bit register for signal <storage_length_storage_full<6>>.
    Found 1-bit register for signal <storage_length_storage_full<5>>.
    Found 1-bit register for signal <storage_length_storage_full<4>>.
    Found 1-bit register for signal <storage_length_storage_full<3>>.
    Found 1-bit register for signal <storage_length_storage_full<2>>.
    Found 1-bit register for signal <storage_length_storage_full<1>>.
    Found 1-bit register for signal <storage_length_storage_full<0>>.
    Found 1-bit register for signal <storage_offset_storage_full<10>>.
    Found 1-bit register for signal <storage_offset_storage_full<9>>.
    Found 1-bit register for signal <storage_offset_storage_full<8>>.
    Found 1-bit register for signal <storage_offset_storage_full<7>>.
    Found 1-bit register for signal <storage_offset_storage_full<6>>.
    Found 1-bit register for signal <storage_offset_storage_full<5>>.
    Found 1-bit register for signal <storage_offset_storage_full<4>>.
    Found 1-bit register for signal <storage_offset_storage_full<3>>.
    Found 1-bit register for signal <storage_offset_storage_full<2>>.
    Found 1-bit register for signal <storage_offset_storage_full<1>>.
    Found 1-bit register for signal <storage_offset_storage_full<0>>.
    Found 1-bit register for signal <storage_mem_readable>.
    Found 11-bit register for signal <storage_mem_level0>.
    Found 10-bit register for signal <storage_mem_produce>.
    Found 10-bit register for signal <storage_mem_consume>.
    Found 2-bit register for signal <controllerinjector_refresher_state>.
    Found 3-bit register for signal <controllerinjector_bankmachine0_state>.
    Found 3-bit register for signal <controllerinjector_bankmachine1_state>.
    Found 3-bit register for signal <controllerinjector_bankmachine2_state>.
    Found 3-bit register for signal <controllerinjector_bankmachine3_state>.
    Found 3-bit register for signal <controllerinjector_multiplexer_state>.
    Found 2-bit register for signal <controllerinjector_state>.
    Found 2-bit register for signal <controllerinjector_roundrobin0_grant>.
    Found 2-bit register for signal <controllerinjector_roundrobin1_grant>.
    Found 2-bit register for signal <controllerinjector_roundrobin2_grant>.
    Found 2-bit register for signal <controllerinjector_roundrobin3_grant>.
    Found 1-bit register for signal <controllerinjector_new_master_wdata_ready0>.
    Found 1-bit register for signal <controllerinjector_new_master_wdata_ready1>.
    Found 1-bit register for signal <controllerinjector_new_master_wdata_ready2>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid0>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid1>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid2>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid3>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid4>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid5>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid12>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid13>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid14>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid15>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid16>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid17>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbonebridge_state>.
    Found 3-bit register for signal <uartwishbonebridge_state>.
    Found 2-bit register for signal <litedrambistgenerator_state>.
    Found 2-bit register for signal <fsm0_state>.
    Found 2-bit register for signal <fsm1_state>.
    Found 2-bit register for signal <litescopeanalyzer_state>.
    Found 4-bit register for signal <memtestsoc_slave_sel_r>.
    Found 8-bit register for signal <memtestsoc_interface0_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface1_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface2_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface3_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface4_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface5_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface6_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface7_dat_r>.
    Found 8-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 8-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 24-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 24-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs1>.
    Found 24-bit register for signal <xilinxmultiregimpl10_regs0>.
    Found 24-bit register for signal <xilinxmultiregimpl10_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs1>.
    Found 24-bit register for signal <xilinxmultiregimpl16_regs0>.
    Found 24-bit register for signal <xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs1>.
    Found 24-bit register for signal <xilinxmultiregimpl19_regs0>.
    Found 24-bit register for signal <xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs1>.
    Found 32-bit register for signal <xilinxmultiregimpl22_regs0>.
    Found 32-bit register for signal <xilinxmultiregimpl22_regs1>.
    Found 108-bit register for signal <xilinxmultiregimpl24_regs0>.
    Found 108-bit register for signal <xilinxmultiregimpl24_regs1>.
    Found 108-bit register for signal <xilinxmultiregimpl25_regs0>.
    Found 108-bit register for signal <xilinxmultiregimpl25_regs1>.
    Found 16-bit register for signal <xilinxmultiregimpl26_regs0>.
    Found 16-bit register for signal <xilinxmultiregimpl26_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl27_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl27_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl28_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl28_regs1>.
    Found 12-bit register for signal <memadr>.
    Found 10-bit register for signal <memadr_5>.
    Found 3-bit register for signal <memadr_11>.
    Found 10-bit register for signal <memadr_13>.
    Found 11-bit register for signal <crg_por>.
    Found 3-bit register for signal <storage_5_ff_0>.
    Found 3-bit register for signal <storage_5_ff_1>.
    Found 3-bit register for signal <storage_5_ff_2>.
    Found 3-bit register for signal <storage_5_ff_3>.
    Found finite state machine <FSM_0> for signal <controllerinjector_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <controllerinjector_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <controllerinjector_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <controllerinjector_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <controllerinjector_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <controllerinjector_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <controllerinjector_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <controllerinjector_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <controllerinjector_roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <controllerinjector_roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <controllerinjector_roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <controllerinjector_roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <litedramwishbonebridge_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <uartwishbonebridge_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 31                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <litedrambistgenerator_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <fsm0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <fsm1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <litescopeanalyzer_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <controllerinjector_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 33                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <uartwishbonebridge_length[7]_GND_1_o_sub_530_OUT> created at line 4310.
    Found 24-bit subtractor for signal <generator_core_length[23]_GND_1_o_sub_576_OUT> created at line 4409.
    Found 24-bit subtractor for signal <checker_core_length[23]_GND_1_o_sub_612_OUT> created at line 4521.
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_1536_OUT> created at line 6966.
    Found 32-bit subtractor for signal <memtestsoc_value[31]_GND_1_o_sub_1560_OUT> created at line 7391.
    Found 10-bit subtractor for signal <controllerinjector_count[9]_GND_1_o_sub_1602_OUT> created at line 7502.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine0_level[3]_GND_1_o_sub_1613_OUT> created at line 7528.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine0_count[2]_GND_1_o_sub_1616_OUT> created at line 7533.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine1_level[3]_GND_1_o_sub_1627_OUT> created at line 7559.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine1_count[2]_GND_1_o_sub_1630_OUT> created at line 7564.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine2_level[3]_GND_1_o_sub_1641_OUT> created at line 7590.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine2_count[2]_GND_1_o_sub_1644_OUT> created at line 7595.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine3_level[3]_GND_1_o_sub_1655_OUT> created at line 7621.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine3_count[2]_GND_1_o_sub_1658_OUT> created at line 7626.
    Found 5-bit subtractor for signal <controllerinjector_time0[4]_GND_1_o_sub_1661_OUT> created at line 7636.
    Found 4-bit subtractor for signal <controllerinjector_time1[3]_GND_1_o_sub_1664_OUT> created at line 7643.
    Found 3-bit subtractor for signal <litedramreadportupconverter_cmd_buffer_level[2]_GND_1_o_sub_1748_OUT> created at line 7881.
    Found 20-bit subtractor for signal <waittimer0_count[19]_GND_1_o_sub_1785_OUT> created at line 8064.
    Found 20-bit subtractor for signal <waittimer1_count[19]_GND_1_o_sub_1788_OUT> created at line 8071.
    Found 20-bit subtractor for signal <waittimer2_count[19]_GND_1_o_sub_1791_OUT> created at line 8078.
    Found 20-bit subtractor for signal <waittimer3_count[19]_GND_1_o_sub_1794_OUT> created at line 8085.
    Found 20-bit subtractor for signal <waittimer4_count[19]_GND_1_o_sub_1797_OUT> created at line 8092.
    Found 23-bit subtractor for signal <uartwishbonebridge_count[22]_GND_1_o_sub_1840_OUT> created at line 8194.
    Found 5-bit subtractor for signal <generator_core_fifo_level[4]_GND_1_o_sub_1849_OUT> created at line 8220.
    Found 8-bit subtractor for signal <generator_base_sync_count[7]_GND_1_o_sub_1864_OUT> created at line 8257.
    Found 8-bit subtractor for signal <generator_length_sync_count[7]_GND_1_o_sub_1869_OUT> created at line 8279.
    Found 5-bit subtractor for signal <checker_core_rsv_level[4]_GND_1_o_sub_1874_OUT> created at line 8303.
    Found 5-bit subtractor for signal <checker_core_fifo_level[4]_GND_1_o_sub_1883_OUT> created at line 8318.
    Found 8-bit subtractor for signal <checker_base_sync_count[7]_GND_1_o_sub_1904_OUT> created at line 8362.
    Found 8-bit subtractor for signal <checker_length_sync_count[7]_GND_1_o_sub_1909_OUT> created at line 8384.
    Found 8-bit subtractor for signal <checker_err_count_sync_count[7]_GND_1_o_sub_1914_OUT> created at line 8406.
    Found 11-bit subtractor for signal <storage_mem_level0[10]_GND_1_o_sub_1928_OUT> created at line 8453.
    Found 32-bit adder for signal <n4639> created at line 4199.
    Found 24-bit adder for signal <generator_core_sink_sink_payload_address> created at line 4346.
    Found 24-bit adder for signal <generator_core_cmd_counter[23]_GND_1_o_add_574_OUT> created at line 4407.
    Found 24-bit adder for signal <checker_core_sink_sink_payload_address> created at line 4455.
    Found 24-bit adder for signal <checker_core_cmd_counter[23]_GND_1_o_add_610_OUT> created at line 4519.
    Found 24-bit adder for signal <checker_core_data_counter[23]_GND_1_o_add_623_OUT> created at line 4560.
    Found 32-bit adder for signal <checker_core_err_count[31]_GND_1_o_add_625_OUT> created at line 4563.
    Found 4-bit adder for signal <frontend_asyncfifo_graycounter0_q_binary[3]_GND_1_o_add_673_OUT> created at line 4692.
    Found 4-bit adder for signal <frontend_asyncfifo_graycounter1_q_binary[3]_GND_1_o_add_676_OUT> created at line 4708.
    Found 11-bit adder for signal <storage_mem_level1> created at line 4760.
    Found 1-bit adder for signal <ddrphy_phase_sel_PWR_1_o_add_1541_OUT<0>> created at line 7005.
    Found 1-bit adder for signal <ddrphy_phase_half_PWR_1_o_add_1542_OUT<0>> created at line 7007.
    Found 2-bit adder for signal <memtestsoc_counter[1]_GND_1_o_add_1555_OUT> created at line 7381.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_1564_OUT> created at line 7407.
    Found 2-bit adder for signal <i[1]_GND_1_o_add_1570_OUT> created at line 7421.
    Found 9-bit adder for signal <counter[8]_GND_1_o_add_1582_OUT> created at line 7445.
    Found 4-bit adder for signal <ddrphy_bitslip_cnt[3]_GND_1_o_add_1588_OUT> created at line 7456.
    Found 4-bit adder for signal <controllerinjector_counter[3]_GND_1_o_add_1597_OUT> created at line 7493.
    Found 3-bit adder for signal <controllerinjector_bankmachine0_produce[2]_GND_1_o_add_1606_OUT> created at line 7517.
    Found 3-bit adder for signal <controllerinjector_bankmachine0_consume[2]_GND_1_o_add_1608_OUT> created at line 7520.
    Found 4-bit adder for signal <controllerinjector_bankmachine0_level[3]_GND_1_o_add_1610_OUT> created at line 7524.
    Found 3-bit adder for signal <controllerinjector_bankmachine1_produce[2]_GND_1_o_add_1620_OUT> created at line 7548.
    Found 3-bit adder for signal <controllerinjector_bankmachine1_consume[2]_GND_1_o_add_1622_OUT> created at line 7551.
    Found 4-bit adder for signal <controllerinjector_bankmachine1_level[3]_GND_1_o_add_1624_OUT> created at line 7555.
    Found 3-bit adder for signal <controllerinjector_bankmachine2_produce[2]_GND_1_o_add_1634_OUT> created at line 7579.
    Found 3-bit adder for signal <controllerinjector_bankmachine2_consume[2]_GND_1_o_add_1636_OUT> created at line 7582.
    Found 4-bit adder for signal <controllerinjector_bankmachine2_level[3]_GND_1_o_add_1638_OUT> created at line 7586.
    Found 3-bit adder for signal <controllerinjector_bankmachine3_produce[2]_GND_1_o_add_1648_OUT> created at line 7610.
    Found 3-bit adder for signal <controllerinjector_bankmachine3_consume[2]_GND_1_o_add_1650_OUT> created at line 7613.
    Found 4-bit adder for signal <controllerinjector_bankmachine3_level[3]_GND_1_o_add_1652_OUT> created at line 7617.
    Found 25-bit adder for signal <n6102> created at line 7777.
    Found 24-bit adder for signal <controllerinjector_bandwidth_nreads[23]_GND_1_o_add_1695_OUT> created at line 7786.
    Found 24-bit adder for signal <controllerinjector_bandwidth_nwrites[23]_GND_1_o_add_1697_OUT> created at line 7789.
    Found 1-bit adder for signal <litedramwriteportupconverter_counter_PWR_1_o_add_1731_OUT<0>> created at line 7822.
    Found 1-bit adder for signal <litedramwriteportupconverter_converter_demux_PWR_1_o_add_1734_OUT<0>> created at line 7840.
    Found 1-bit adder for signal <litedramreadportupconverter_counter_PWR_1_o_add_1739_OUT<0>> created at line 7864.
    Found 2-bit adder for signal <litedramreadportupconverter_cmd_buffer_produce[1]_GND_1_o_add_1741_OUT> created at line 7870.
    Found 2-bit adder for signal <litedramreadportupconverter_cmd_buffer_consume[1]_GND_1_o_add_1743_OUT> created at line 7873.
    Found 3-bit adder for signal <litedramreadportupconverter_cmd_buffer_level[2]_GND_1_o_add_1745_OUT> created at line 7877.
    Found 1-bit adder for signal <litedramreadportupconverter_rdata_converter_converter_mux_PWR_1_o_add_1751_OUT<0>> created at line 7897.
    Found 3-bit adder for signal <uartwishbonebridge_byte_counter[2]_GND_1_o_add_1799_OUT> created at line 8101.
    Found 3-bit adder for signal <uartwishbonebridge_word_counter[2]_GND_1_o_add_1802_OUT> created at line 8108.
    Found 4-bit adder for signal <uartwishbonebridge_tx_bitcount[3]_GND_1_o_add_1810_OUT> created at line 8135.
    Found 33-bit adder for signal <n6128> created at line 8151.
    Found 4-bit adder for signal <uartwishbonebridge_rx_bitcount[3]_GND_1_o_add_1822_OUT> created at line 8164.
    Found 33-bit adder for signal <n6132> created at line 8183.
    Found 4-bit adder for signal <generator_core_fifo_produce[3]_GND_1_o_add_1842_OUT> created at line 8209.
    Found 4-bit adder for signal <generator_core_fifo_consume[3]_GND_1_o_add_1844_OUT> created at line 8212.
    Found 5-bit adder for signal <generator_core_fifo_level[4]_GND_1_o_add_1846_OUT> created at line 8216.
    Found 5-bit adder for signal <checker_core_rsv_level[4]_GND_1_o_add_1871_OUT> created at line 8299.
    Found 4-bit adder for signal <checker_core_fifo_produce[3]_GND_1_o_add_1876_OUT> created at line 8307.
    Found 4-bit adder for signal <checker_core_fifo_consume[3]_GND_1_o_add_1878_OUT> created at line 8310.
    Found 5-bit adder for signal <checker_core_fifo_level[4]_GND_1_o_add_1880_OUT> created at line 8314.
    Found 16-bit adder for signal <frontend_subsampler_counter[15]_GND_1_o_add_1917_OUT> created at line 8426.
    Found 10-bit adder for signal <storage_mem_produce[9]_GND_1_o_add_1921_OUT> created at line 8442.
    Found 10-bit adder for signal <storage_mem_consume[9]_GND_1_o_add_1923_OUT> created at line 8445.
    Found 11-bit adder for signal <storage_mem_level0[10]_GND_1_o_add_1925_OUT> created at line 8449.
    Found 1-bit 3-to-1 multiplexer for signal <interface_ack> created at line 4018.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed0> created at line 5569.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed1> created at line 5593.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed3> created at line 5641.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed4> created at line 5665.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed0> created at line 5713.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed1> created at line 5737.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed2> created at line 5761.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed6> created at line 5785.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed7> created at line 5809.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed9> created at line 5857.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed10> created at line 5881.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed3> created at line 5929.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed4> created at line 5953.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed5> created at line 5977.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed6> created at line 6601.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 6625.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 6649.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 6673.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 6697.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 6721.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 6745.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 6769.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 6793.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 6817.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 6841.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 6865.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 6889.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 6913.
    Found 8-bit 56-to-1 multiplexer for signal <memtestsoc_interface0_adr[5]_GND_1_o_wide_mux_1930_OUT> created at line 8460.
    Found 8-bit 7-to-1 multiplexer for signal <memtestsoc_interface1_adr[2]_GND_1_o_wide_mux_1932_OUT> created at line 8734.
    Found 8-bit 14-to-1 multiplexer for signal <memtestsoc_interface2_adr[3]_GND_1_o_wide_mux_1936_OUT> created at line 8762.
    Found 8-bit 21-to-1 multiplexer for signal <memtestsoc_interface7_adr[4]_GND_1_o_wide_mux_1952_OUT> created at line 9200.
    Found 8-bit 4-to-1 multiplexer for signal <_n8094> created at line 870.
    Found 3-bit 4-to-1 multiplexer for signal <litedramreadportupconverter_cmd_buffer_rdport_dat_r> created at line 1115.
    Found 13-bit comparator equal for signal <controllerinjector_bankmachine0_hit> created at line 2688
    Found 13-bit comparator equal for signal <controllerinjector_bankmachine1_hit> created at line 2837
    Found 13-bit comparator equal for signal <controllerinjector_bankmachine2_hit> created at line 2986
    Found 13-bit comparator equal for signal <controllerinjector_bankmachine3_hit> created at line 3135
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine0_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_232_o> created at line 3357
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine0_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_233_o> created at line 3357
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine1_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_234_o> created at line 3358
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine1_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_235_o> created at line 3358
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine2_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_236_o> created at line 3359
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine2_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_237_o> created at line 3359
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine3_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_238_o> created at line 3360
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine3_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_239_o> created at line 3360
    Found 21-bit comparator equal for signal <tag_do_tag[20]_GND_1_o_equal_457_o> created at line 3947
    Found 8-bit comparator equal for signal <GND_1_o_uartwishbonebridge_length[7]_equal_531_o> created at line 4310
    Found 24-bit comparator equal for signal <generator_core_cmd_counter[23]_generator_core_length[23]_equal_577_o> created at line 4409
    Found 24-bit comparator equal for signal <checker_core_cmd_counter[23]_checker_core_length[23]_equal_613_o> created at line 4521
    Found 32-bit comparator not equal for signal <n1060> created at line 4562
    Found 24-bit comparator equal for signal <checker_core_data_counter[23]_checker_core_length[23]_equal_629_o> created at line 4566
    Found 108-bit comparator equal for signal <frontend_trigger_source_payload_hit> created at line 4636
    Found 16-bit comparator equal for signal <frontend_subsampler_done> created at line 4641
    Found 1-bit comparator equal for signal <frontend_asyncfifo_graycounter0_q[3]_frontend_asyncfifo_consume_wdomain[3]_equal_666_o> created at line 4678
    Found 1-bit comparator equal for signal <frontend_asyncfifo_graycounter0_q[2]_frontend_asyncfifo_consume_wdomain[2]_equal_667_o> created at line 4678
    Found 2-bit comparator not equal for signal <n1159> created at line 4678
    Found 4-bit comparator equal for signal <n1162> created at line 4679
    Found 11-bit comparator lessequal for signal <n1229> created at line 4809
    Found 11-bit comparator lessequal for signal <n1232> created at line 4817
    Found 1-bit comparator equal for signal <ddrphy_phase_half_ddrphy_phase_sys_equal_1541_o> created at line 7002
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_1564_o> created at line 7406
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_2346_o> created at line 9504
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_2475_o> created at line 10768
    WARNING:Xst:2404 -  FFs/Latches <xilinxmultiregimpl23_regs0<7:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_cmd_payload_ba<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <xilinxmultiregimpl23_regs1<7:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  11 RAM(s).
	inferred  80 Adder/Subtractor(s).
	inferred 3521 D-type flip-flop(s).
	inferred  30 Comparator(s).
	inferred 474 Multiplexer(s).
	inferred  20 Finite State Machine(s).
Unit <top> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 11
 1024x109-bit dual-port RAM                            : 1
 1024x22-bit dual-port RAM                             : 1
 1024x64-bit dual-port RAM                             : 1
 16x33-bit dual-port RAM                               : 2
 4096x32-bit dual-port RAM                             : 1
 8x110-bit dual-port RAM                               : 1
 8x23-bit dual-port RAM                                : 4
# Adders/Subtractors                                   : 80
 1-bit adder                                           : 6
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 4
 20-bit subtractor                                     : 5
 23-bit subtractor                                     : 1
 24-bit adder                                          : 7
 24-bit subtractor                                     : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 10
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 4
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 4-bit adder                                           : 10
 4-bit addsub                                          : 4
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 3
 5-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit subtractor                                      : 6
 9-bit adder                                           : 1
# Registers                                            : 416
 1-bit register                                        : 181
 10-bit register                                       : 5
 108-bit register                                      : 5
 11-bit register                                       : 2
 12-bit register                                       : 1
 13-bit register                                       : 10
 14-bit register                                       : 1
 16-bit register                                       : 4
 2-bit register                                        : 14
 20-bit register                                       : 5
 23-bit register                                       : 2
 24-bit register                                       : 25
 25-bit register                                       : 1
 3-bit register                                        : 20
 31-bit register                                       : 2
 32-bit register                                       : 18
 4-bit register                                        : 24
 5-bit register                                        : 6
 57-bit register                                       : 1
 6-bit register                                        : 2
 64-bit register                                       : 1
 7-bit register                                        : 1
 72-bit register                                       : 1
 8-bit register                                        : 83
 9-bit register                                        : 1
# Comparators                                          : 30
 1-bit comparator equal                                : 11
 108-bit comparator equal                              : 1
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 2
 13-bit comparator equal                               : 4
 16-bit comparator equal                               : 1
 2-bit comparator not equal                            : 1
 21-bit comparator equal                               : 1
 24-bit comparator equal                               : 3
 32-bit comparator not equal                           : 1
 4-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 8-bit comparator equal                                : 1
# Multiplexers                                         : 474
 1-bit 2-to-1 multiplexer                              : 289
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 22
 10-bit 2-to-1 multiplexer                             : 1
 109-bit 2-to-1 multiplexer                            : 1
 13-bit 2-to-1 multiplexer                             : 7
 13-bit 4-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 6
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 5
 23-bit 2-to-1 multiplexer                             : 5
 24-bit 2-to-1 multiplexer                             : 11
 3-bit 2-to-1 multiplexer                              : 6
 3-bit 4-to-1 multiplexer                              : 1
 31-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 20
 4-bit 2-to-1 multiplexer                              : 12
 5-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 2
 72-bit 2-to-1 multiplexer                             : 1
 8-bit 14-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 65
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 56-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 20
# Xors                                                 : 80
 1-bit xor2                                            : 78
 4-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <_o16677<2:2>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <_o16675<2:2>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <_o16679<2:2>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <_o16681<2:2>> (without init value) have a constant value of 0 in block <top>.

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <waittimer0_count>: 1 register on signal <waittimer0_count>.
The following registers are absorbed into counter <waittimer1_count>: 1 register on signal <waittimer1_count>.
The following registers are absorbed into counter <waittimer2_count>: 1 register on signal <waittimer2_count>.
The following registers are absorbed into counter <waittimer3_count>: 1 register on signal <waittimer3_count>.
The following registers are absorbed into counter <waittimer4_count>: 1 register on signal <waittimer4_count>.
The following registers are absorbed into counter <frontend_asyncfifo_graycounter1_q_binary>: 1 register on signal <frontend_asyncfifo_graycounter1_q_binary>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <ddrphy_phase_half>: 1 register on signal <ddrphy_phase_half>.
The following registers are absorbed into counter <ddrphy_phase_sel>: 1 register on signal <ddrphy_phase_sel>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
The following registers are absorbed into counter <frontend_asyncfifo_graycounter0_q_binary>: 1 register on signal <frontend_asyncfifo_graycounter0_q_binary>.
The following registers are absorbed into counter <controllerinjector_count>: 1 register on signal <controllerinjector_count>.
The following registers are absorbed into counter <memtestsoc_counter>: 1 register on signal <memtestsoc_counter>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <ddrphy_bitslip_cnt>: 1 register on signal <ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <controllerinjector_bankmachine0_level>: 1 register on signal <controllerinjector_bankmachine0_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine0_produce>: 1 register on signal <controllerinjector_bankmachine0_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine0_consume>: 1 register on signal <controllerinjector_bankmachine0_consume>.
The following registers are absorbed into counter <controllerinjector_bankmachine1_level>: 1 register on signal <controllerinjector_bankmachine1_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine1_produce>: 1 register on signal <controllerinjector_bankmachine1_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine1_consume>: 1 register on signal <controllerinjector_bankmachine1_consume>.
The following registers are absorbed into counter <controllerinjector_bankmachine2_level>: 1 register on signal <controllerinjector_bankmachine2_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine2_produce>: 1 register on signal <controllerinjector_bankmachine2_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine2_consume>: 1 register on signal <controllerinjector_bankmachine2_consume>.
The following registers are absorbed into counter <controllerinjector_bankmachine3_level>: 1 register on signal <controllerinjector_bankmachine3_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine3_produce>: 1 register on signal <controllerinjector_bankmachine3_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine3_consume>: 1 register on signal <controllerinjector_bankmachine3_consume>.
The following registers are absorbed into counter <controllerinjector_bandwidth_nreads>: 1 register on signal <controllerinjector_bandwidth_nreads>.
The following registers are absorbed into counter <controllerinjector_bandwidth_nwrites>: 1 register on signal <controllerinjector_bandwidth_nwrites>.
The following registers are absorbed into counter <uartwishbonebridge_tx_bitcount>: 1 register on signal <uartwishbonebridge_tx_bitcount>.
The following registers are absorbed into counter <uartwishbonebridge_rx_bitcount>: 1 register on signal <uartwishbonebridge_rx_bitcount>.
The following registers are absorbed into counter <uartwishbonebridge_word_counter>: 1 register on signal <uartwishbonebridge_word_counter>.
The following registers are absorbed into counter <uartwishbonebridge_byte_counter>: 1 register on signal <uartwishbonebridge_byte_counter>.
The following registers are absorbed into counter <litedramwriteportupconverter_counter>: 1 register on signal <litedramwriteportupconverter_counter>.
The following registers are absorbed into counter <litedramwriteportupconverter_converter_demux>: 1 register on signal <litedramwriteportupconverter_converter_demux>.
The following registers are absorbed into counter <generator_core_fifo_level>: 1 register on signal <generator_core_fifo_level>.
The following registers are absorbed into counter <generator_core_fifo_produce>: 1 register on signal <generator_core_fifo_produce>.
The following registers are absorbed into counter <generator_core_fifo_consume>: 1 register on signal <generator_core_fifo_consume>.
The following registers are absorbed into counter <litedramreadportupconverter_cmd_buffer_level>: 1 register on signal <litedramreadportupconverter_cmd_buffer_level>.
The following registers are absorbed into counter <litedramreadportupconverter_cmd_buffer_consume>: 1 register on signal <litedramreadportupconverter_cmd_buffer_consume>.
The following registers are absorbed into counter <litedramreadportupconverter_cmd_buffer_produce>: 1 register on signal <litedramreadportupconverter_cmd_buffer_produce>.
The following registers are absorbed into counter <litedramreadportupconverter_counter>: 1 register on signal <litedramreadportupconverter_counter>.
The following registers are absorbed into counter <litedramreadportupconverter_rdata_converter_converter_mux>: 1 register on signal <litedramreadportupconverter_rdata_converter_converter_mux>.
The following registers are absorbed into counter <checker_core_rsv_level>: 1 register on signal <checker_core_rsv_level>.
The following registers are absorbed into counter <checker_core_fifo_level>: 1 register on signal <checker_core_fifo_level>.
The following registers are absorbed into counter <checker_core_fifo_consume>: 1 register on signal <checker_core_fifo_consume>.
The following registers are absorbed into counter <checker_core_fifo_produce>: 1 register on signal <checker_core_fifo_produce>.
The following registers are absorbed into counter <frontend_subsampler_counter>: 1 register on signal <frontend_subsampler_counter>.
The following registers are absorbed into counter <storage_mem_level0>: 1 register on signal <storage_mem_level0>.
The following registers are absorbed into counter <storage_mem_produce>: 1 register on signal <storage_mem_produce>.
The following registers are absorbed into counter <storage_mem_consume>: 1 register on signal <storage_mem_consume>.
The following registers are absorbed into counter <controllerinjector_time0>: 1 register on signal <controllerinjector_time0>.
The following registers are absorbed into counter <controllerinjector_time1>: 1 register on signal <controllerinjector_time1>.
The following registers are absorbed into counter <controllerinjector_bankmachine0_count>: 1 register on signal <controllerinjector_bankmachine0_count>.
The following registers are absorbed into counter <controllerinjector_bankmachine1_count>: 1 register on signal <controllerinjector_bankmachine1_count>.
The following registers are absorbed into counter <controllerinjector_bankmachine2_count>: 1 register on signal <controllerinjector_bankmachine2_count>.
The following registers are absorbed into counter <controllerinjector_bankmachine3_count>: 1 register on signal <controllerinjector_bankmachine3_count>.
The following registers are absorbed into counter <uartwishbonebridge_count>: 1 register on signal <uartwishbonebridge_count>.
The following registers are absorbed into counter <generator_length_sync_count>: 1 register on signal <generator_length_sync_count>.
The following registers are absorbed into counter <generator_base_sync_count>: 1 register on signal <generator_base_sync_count>.
The following registers are absorbed into counter <checker_base_sync_count>: 1 register on signal <checker_base_sync_count>.
The following registers are absorbed into counter <checker_length_sync_count>: 1 register on signal <checker_length_sync_count>.
The following registers are absorbed into counter <checker_err_count_sync_count>: 1 register on signal <checker_err_count_sync_count>.
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <n4639<10:1>>   |          |
    |     diA            | connected to signal <data_port_dat_w> |          |
    |     doA            | connected to signal <interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_8> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 109-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <storage_mem_wrport_we> | high     |
    |     addrA          | connected to signal <storage_mem_produce> |          |
    |     diA            | connected to signal <storage_mem_syncfifo_din> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 109-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <storage_mem_consume> |          |
    |     doB            | connected to signal <storage_mem_syncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_7> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_11>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 110-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <frontend_asyncfifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <frontend_asyncfifo_graycounter0_q_binary<2:0>> |          |
    |     diA            | connected to signal <("0",frontend_trigger_source_payload_hit,frontend_buffer_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 110-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <frontend_asyncfifo_graycounter1_q_next_binary<2:0>> |          |
    |     doB            | connected to signal <frontend_asyncfifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <tag_port_we>   | high     |
    |     addrA          | connected to signal <n4639<10:1>>   |          |
    |     diA            | connected to signal <(tag_di_dirty,"00",n4639<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <memtestsoc_sram_we<3>> | high     |
    |     addrA          | connected to signal <n4639<11:0>>   |          |
    |     diA            | connected to signal <uartwishbonebridge_data> |          |
    |     doA            | connected to signal <memtestsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine0_produce> |          |
    |     diA            | connected to signal <("0",rhs_array_muxed12,rhs_array_muxed13)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine0_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine0_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine1_produce> |          |
    |     diA            | connected to signal <("0",rhs_array_muxed15,rhs_array_muxed16)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine1_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine1_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine2_produce> |          |
    |     diA            | connected to signal <("0",rhs_array_muxed18,rhs_array_muxed19)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine2_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine2_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine3_produce> |          |
    |     diA            | connected to signal <("0",rhs_array_muxed21,rhs_array_muxed22)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine3_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine3_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 33-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <generator_core_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <generator_core_fifo_produce> |          |
    |     diA            | connected to signal <("0",generator_core_o)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 33-bit                    |          |
    |     addrB          | connected to signal <generator_core_fifo_consume> |          |
    |     doB            | connected to signal <generator_core_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 33-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <checker_core_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <checker_core_fifo_produce> |          |
    |     diA            | connected to signal <("0",litedramport1_rdata_payload_data1)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 33-bit                    |          |
    |     addrB          | connected to signal <checker_core_fifo_consume> |          |
    |     doB            | connected to signal <checker_core_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <uartwishbonebridge_address_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartwishbonebridge_address_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memtestsoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memtestsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memtestsoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <generator_base_sync_ibuffer_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <xilinxmultiregimpl7_regs0_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <xilinxmultiregimpl7_regs1_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <generator_base_sync_o_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <litedramwriteportupconverter_address_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 11
 1024x109-bit dual-port block RAM                      : 1
 1024x22-bit single-port block RAM                     : 1
 1024x64-bit single-port block RAM                     : 1
 16x33-bit dual-port distributed RAM                   : 2
 4096x32-bit single-port block RAM                     : 1
 8x110-bit dual-port block RAM                         : 1
 8x23-bit dual-port distributed RAM                    : 4
# Adders/Subtractors                                   : 19
 11-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 4
 24-bit subtractor                                     : 2
 25-bit adder                                          : 1
 30-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 4-bit adder                                           : 3
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 63
 1-bit up counter                                      : 6
 10-bit down counter                                   : 1
 10-bit up counter                                     : 2
 11-bit down counter                                   : 1
 11-bit updown counter                                 : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 4
 20-bit down counter                                   : 5
 23-bit down counter                                   : 1
 24-bit up counter                                     : 2
 3-bit down counter                                    : 4
 3-bit up counter                                      : 10
 3-bit updown counter                                  : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 9
 4-bit updown counter                                  : 4
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 3
 7-bit up counter                                      : 1
 8-bit down counter                                    : 5
# Registers                                            : 3067
 Flip-Flops                                            : 3067
# Comparators                                          : 30
 1-bit comparator equal                                : 11
 108-bit comparator equal                              : 1
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 2
 13-bit comparator equal                               : 4
 16-bit comparator equal                               : 1
 2-bit comparator not equal                            : 1
 21-bit comparator equal                               : 1
 24-bit comparator equal                               : 3
 32-bit comparator not equal                           : 1
 4-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 8-bit comparator equal                                : 1
# Multiplexers                                         : 704
 1-bit 14-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 541
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 48
 1-bit 56-to-1 multiplexer                             : 8
 109-bit 2-to-1 multiplexer                            : 1
 13-bit 2-to-1 multiplexer                             : 5
 13-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 2-bit 4-to-1 multiplexer                              : 2
 23-bit 2-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 9
 3-bit 4-to-1 multiplexer                              : 1
 31-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 16
 4-bit 2-to-1 multiplexer                              : 6
 64-bit 2-to-1 multiplexer                             : 2
 72-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 40
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 20
# Xors                                                 : 80
 1-bit xor2                                            : 78
 4-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frontend_buffer_source_payload_data_102> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frontend_buffer_source_payload_data_103> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frontend_buffer_source_payload_data_104> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frontend_buffer_source_payload_data_105> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frontend_buffer_source_payload_data_106> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frontend_buffer_source_payload_data_107> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl25_regs0_107> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl25_regs1_107> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl25_regs0_106> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl25_regs1_106> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl25_regs0_105> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl25_regs1_105> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl25_regs0_104> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl25_regs1_104> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl25_regs0_103> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl25_regs1_103> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl25_regs0_102> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xilinxmultiregimpl25_regs1_102> is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <_o16677_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <_o16677_1> 
INFO:Xst:2261 - The FF/Latch <memtestsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <_o16675_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <_o16675_1> 
INFO:Xst:2261 - The FF/Latch <frontend_buffer_source_payload_data_94> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <frontend_buffer_source_payload_data_95> <frontend_buffer_source_payload_data_96> <frontend_buffer_source_payload_data_97> 
INFO:Xst:2261 - The FF/Latch <_o16681_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <_o16681_1> 
INFO:Xst:2261 - The FF/Latch <_o16679_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <_o16679_1> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <controllerinjector_refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <litedrambistgenerator_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <fsm0_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <fsm1_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <controllerinjector_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <uartwishbonebridge_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 101   | 100
 100   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <controllerinjector_multiplexer_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 010   | 010
 111   | 011
 100   | 100
 101   | 101
 110   | 110
 001   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <controllerinjector_bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <controllerinjector_bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <controllerinjector_bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <controllerinjector_bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <litescopeanalyzer_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <litedramwishbonebridge_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <controllerinjector_choose_cmd_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <controllerinjector_choose_req_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <controllerinjector_roundrobin0_grant[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <controllerinjector_roundrobin1_grant[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <controllerinjector_roundrobin2_grant[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <controllerinjector_roundrobin3_grant[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
WARNING:Xst:2677 - Node <Mram_storage23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_123> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_433> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_633> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_87> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartwishbonebridge_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartwishbonebridge_phase_accumulator_tx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartwishbonebridge_phase_accumulator_tx_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartwishbonebridge_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartwishbonebridge_phase_accumulator_rx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartwishbonebridge_phase_accumulator_rx_2> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <generator_core_o_27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_27> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_12> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_20> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_15> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_23> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_18> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_26> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_29> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_0> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_3> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_6> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_9> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_1> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_11> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_4> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_14> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_7> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_17> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_22> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_25> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_30> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_10> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_28> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_13> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_21> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_16> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_24> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_19> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_27> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_1> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_4> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_7> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_2> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_12> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_5> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_20> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_15> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_8> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_18> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_23> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_26> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_11> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_29> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_14> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_22> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_17> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_30> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_25> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_28> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_2> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_5> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_8> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_0> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_10> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_3> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_13> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_6> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_16> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_21> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_9> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_19> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_24> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <frontend_asyncfifo_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frontend_asyncfifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <frontend_asyncfifo_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frontend_asyncfifo_graycounter0_q_binary_3> 
WARNING:Xst:1293 - FF/Latch <controllerinjector_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clk> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <controllerinjector_bandwidth_counter_0> <i_1> 
INFO:Xst:2261 - The FF/Latch <ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_record2_wrdata_mask_1> 
INFO:Xst:2261 - The FF/Latch <litedramwriteportupconverter_converter_source_payload_data_32> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <litedramwriteportupconverter_converter_source_payload_data_33> <litedramwriteportupconverter_converter_source_payload_data_34> <litedramwriteportupconverter_converter_source_payload_data_35> 
INFO:Xst:2261 - The FF/Latch <litedramwriteportupconverter_converter_source_payload_data_68> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <litedramwriteportupconverter_converter_source_payload_data_69> <litedramwriteportupconverter_converter_source_payload_data_70> <litedramwriteportupconverter_converter_source_payload_data_71> 
INFO:Xst:2261 - The FF/Latch <generator_base_sync_pong_toggle_i> in Unit <top> is equivalent to the following 9 FFs/Latches, which will be removed : <generator_base_sync_ping_toggle_i> <generator_length_sync_ping_toggle_i> <generator_length_sync_pong_toggle_i> <checker_base_sync_pong_toggle_i> <checker_base_sync_ping_toggle_i> <checker_length_sync_ping_toggle_i> <checker_length_sync_pong_toggle_i> <checker_err_count_sync_ping_toggle_i> <checker_err_count_sync_pong_toggle_i> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_period> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <i_0> 
INFO:Xst:2261 - The FF/Latch <frontend_asyncfifo_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frontend_asyncfifo_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <generator_base_sync_ping_toggle_o_r> in Unit <top> is equivalent to the following 9 FFs/Latches, which will be removed : <generator_base_sync_pong_toggle_o_r> <generator_length_sync_ping_toggle_o_r> <generator_length_sync_pong_toggle_o_r> <checker_base_sync_ping_toggle_o_r> <checker_base_sync_pong_toggle_o_r> <checker_length_sync_ping_toggle_o_r> <checker_length_sync_pong_toggle_o_r> <checker_err_count_sync_ping_toggle_o_r> <checker_err_count_sync_pong_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <frontend_asyncfifo_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frontend_asyncfifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <ddrphy_record3_wrdata_mask_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <ddrphy_record3_wrdata_mask_1> <ddrphy_record3_wrdata_mask_2> <ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <generator_length_sync_count_0> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <generator_base_sync_count_0> <checker_base_sync_count_0> <checker_length_sync_count_0> <checker_err_count_sync_count_0> 
INFO:Xst:2261 - The FF/Latch <generator_length_sync_count_1> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <generator_base_sync_count_1> <checker_base_sync_count_1> <checker_length_sync_count_1> <checker_err_count_sync_count_1> 
INFO:Xst:2261 - The FF/Latch <generator_length_sync_count_2> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <generator_base_sync_count_2> <checker_base_sync_count_2> <checker_length_sync_count_2> <checker_err_count_sync_count_2> 
INFO:Xst:2261 - The FF/Latch <generator_length_sync_count_3> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <generator_base_sync_count_3> <checker_base_sync_count_3> <checker_length_sync_count_3> <checker_err_count_sync_count_3> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl5_regs0> in Unit <top> is equivalent to the following 9 FFs/Latches, which will be removed : <xilinxmultiregimpl6_regs0> <xilinxmultiregimpl8_regs0> <xilinxmultiregimpl9_regs0> <xilinxmultiregimpl14_regs0> <xilinxmultiregimpl15_regs0> <xilinxmultiregimpl17_regs0> <xilinxmultiregimpl18_regs0> <xilinxmultiregimpl20_regs0> <xilinxmultiregimpl21_regs0> 
INFO:Xst:2261 - The FF/Latch <generator_length_sync_count_4> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <generator_base_sync_count_4> <checker_base_sync_count_4> <checker_length_sync_count_4> <checker_err_count_sync_count_4> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl5_regs1> in Unit <top> is equivalent to the following 9 FFs/Latches, which will be removed : <xilinxmultiregimpl6_regs1> <xilinxmultiregimpl8_regs1> <xilinxmultiregimpl9_regs1> <xilinxmultiregimpl14_regs1> <xilinxmultiregimpl15_regs1> <xilinxmultiregimpl17_regs1> <xilinxmultiregimpl18_regs1> <xilinxmultiregimpl20_regs1> <xilinxmultiregimpl21_regs1> 
INFO:Xst:2261 - The FF/Latch <generator_length_sync_count_5> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <generator_base_sync_count_5> <checker_base_sync_count_5> <checker_length_sync_count_5> <checker_err_count_sync_count_5> 
INFO:Xst:2261 - The FF/Latch <generator_length_sync_count_6> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <generator_base_sync_count_6> <checker_base_sync_count_6> <checker_length_sync_count_6> <checker_err_count_sync_count_6> 
INFO:Xst:2261 - The FF/Latch <generator_length_sync_count_7> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <generator_base_sync_count_7> <checker_base_sync_count_7> <checker_length_sync_count_7> <checker_err_count_sync_count_7> 
INFO:Xst:3203 - The FF/Latch <litedramreadportupconverter_rdata_chunk_0> in Unit <top> is the opposite to the following 2 FFs/Latches, which will be removed : <litedramreadportupconverter_rdata_chunk_1> <litedramreadportupconverter_rdata_converter_converter_mux> 
INFO:Xst:3203 - The FF/Latch <controllerinjector_dfi_p1_cas_n> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <controllerinjector_dfi_p1_wrdata_en> 
INFO:Xst:3203 - The FF/Latch <generator_base_sync_starter> in Unit <top> is the opposite to the following 4 FFs/Latches, which will be removed : <controllerinjector_cmd_payload_a_10> <frontend_buffer_valid_n> <frontend_buffer_source_payload_data_94> <ddrphy_bitslip_cnt_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 110.
Optimizing block <top> to meet ratio 100 (+ 0) of 1430 slices :
Area constraint is met for block <top>, final ratio is 100.
Forward register balancing over carry chain Msub_generator_core_length[23]_GND_1_o_sub_576_OUT_cy<0>
Forward register balancing over carry chain Msub_checker_core_length[23]_GND_1_o_sub_612_OUT_cy<0>
Forward register balancing over carry chain Madd_n6128_cy<3>
Forward register balancing over carry chain Madd_n6132_cy<3>
Forward register balancing over carry chain Msub_memtestsoc_value[31]_GND_1_o_sub_1560_OUT_cy<0>
INFO:Xst:2261 - The FF/Latch <generator_base_sync_starter> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <controllerinjector_bankmachine1_state_FSM_FFd1_BRB0> <controllerinjector_bankmachine2_state_FSM_FFd1_BRB0> <controllerinjector_bankmachine3_state_FSM_FFd1_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) controllerinjector_seq_done controllerinjector_refresher_state_FSM_FFd1 controllerinjector_refresher_state_FSM_FFd2 has(ve) been forward balanced into : controllerinjector_cmd_valid1_FRB.
	Register(s) memtestsoc_interface_adr_0 memtestsoc_interface_adr_1 memtestsoc_interface_adr_3 memtestsoc_interface_adr_2 memtestsoc_interface_adr_4 memtestsoc_interface_adr_5 has(ve) been forward balanced into : _n104161_FRB.
	Register(s) memtestsoc_interface_adr_0 memtestsoc_interface_adr_2 memtestsoc_interface_adr_5 memtestsoc_interface_adr_1 memtestsoc_interface_adr_3 memtestsoc_interface_adr_4 has(ve) been forward balanced into : _n104101_FRB.
	Register(s) memtestsoc_interface_adr_1 memtestsoc_interface_adr_4 memtestsoc_interface_adr_5 memtestsoc_interface_adr_3 memtestsoc_interface_adr_0 memtestsoc_interface_adr_2 has(ve) been forward balanced into : _n104251_FRB.
	Register(s) memtestsoc_interface_adr_2 memtestsoc_interface_adr_1 memtestsoc_interface_adr_0 memtestsoc_interface_adr_5 memtestsoc_interface_adr_3 memtestsoc_interface_adr_4 has(ve) been forward balanced into : _n104131_FRB.
	Register(s) memtestsoc_interface_adr_3 memtestsoc_interface_adr_1 memtestsoc_interface_adr_4 memtestsoc_interface_adr_0 memtestsoc_interface_adr_5 memtestsoc_interface_adr_2 has(ve) been forward balanced into : _n104071_FRB.
	Register(s) memtestsoc_interface_adr_3 memtestsoc_interface_adr_4 memtestsoc_interface_adr_0 memtestsoc_interface_adr_5 memtestsoc_interface_adr_1 memtestsoc_interface_adr_2 has(ve) been forward balanced into : _n104191_FRB.
	Register(s) memtestsoc_interface_adr_5 memtestsoc_interface_adr_1 memtestsoc_interface_adr_0 memtestsoc_interface_adr_3 memtestsoc_interface_adr_2 memtestsoc_interface_adr_4 has(ve) been forward balanced into : _n104221_FRB.
	Register(s) memtestsoc_interface_adr_5 memtestsoc_interface_adr_3 memtestsoc_interface_adr_4 memtestsoc_interface_adr_2 memtestsoc_interface_adr_0 memtestsoc_interface_adr_1 has(ve) been forward balanced into : _n103351_FRB.
	Register(s) controllerinjector_bankmachine0_count_0 has(ve) been backward balanced into : controllerinjector_bankmachine0_count_0_BRB0 controllerinjector_bankmachine0_count_0_BRB1 controllerinjector_bankmachine0_count_0_BRB2 controllerinjector_bankmachine0_count_0_BRB3.
	Register(s) controllerinjector_bankmachine0_count_1 has(ve) been backward balanced into : controllerinjector_bankmachine0_count_1_BRB0 controllerinjector_bankmachine0_count_1_BRB1 .
	Register(s) controllerinjector_bankmachine0_count_2 has(ve) been backward balanced into : controllerinjector_bankmachine0_count_2_BRB0 controllerinjector_bankmachine0_count_2_BRB2 .
	Register(s) controllerinjector_bankmachine1_count_0 has(ve) been backward balanced into : controllerinjector_bankmachine1_count_0_BRB0 controllerinjector_bankmachine1_count_0_BRB1 controllerinjector_bankmachine1_count_0_BRB2 controllerinjector_bankmachine1_count_0_BRB3.
	Register(s) controllerinjector_bankmachine1_count_1 has(ve) been backward balanced into : controllerinjector_bankmachine1_count_1_BRB0 controllerinjector_bankmachine1_count_1_BRB1 .
	Register(s) controllerinjector_bankmachine1_count_2 has(ve) been backward balanced into : controllerinjector_bankmachine1_count_2_BRB0 controllerinjector_bankmachine1_count_2_BRB2 .
	Register(s) controllerinjector_bankmachine1_state_FSM_FFd1 has(ve) been backward balanced into : controllerinjector_bankmachine1_state_FSM_FFd1_BRB2.
	Register(s) controllerinjector_bankmachine1_state_FSM_FFd2 has(ve) been backward balanced into : controllerinjector_bankmachine1_state_FSM_FFd2_BRB0 controllerinjector_bankmachine1_state_FSM_FFd2_BRB3 .
	Register(s) controllerinjector_bankmachine1_state_FSM_FFd3 has(ve) been backward balanced into : controllerinjector_bankmachine1_state_FSM_FFd3_BRB0 controllerinjector_bankmachine1_state_FSM_FFd3_BRB1 controllerinjector_bankmachine1_state_FSM_FFd3_BRB2 controllerinjector_bankmachine1_state_FSM_FFd3_BRB3 controllerinjector_bankmachine1_state_FSM_FFd3_BRB5 controllerinjector_bankmachine1_state_FSM_FFd3_BRB6 controllerinjector_bankmachine1_state_FSM_FFd3_BRB7 controllerinjector_bankmachine1_state_FSM_FFd3_BRB8 controllerinjector_bankmachine1_state_FSM_FFd3_BRB9 controllerinjector_bankmachine1_state_FSM_FFd3_BRB11.
	Register(s) controllerinjector_bankmachine2_count_0 has(ve) been backward balanced into : controllerinjector_bankmachine2_count_0_BRB0 controllerinjector_bankmachine2_count_0_BRB1 controllerinjector_bankmachine2_count_0_BRB2 controllerinjector_bankmachine2_count_0_BRB3.
	Register(s) controllerinjector_bankmachine2_count_1 has(ve) been backward balanced into : controllerinjector_bankmachine2_count_1_BRB0 controllerinjector_bankmachine2_count_1_BRB1 .
	Register(s) controllerinjector_bankmachine2_count_2 has(ve) been backward balanced into : controllerinjector_bankmachine2_count_2_BRB0 controllerinjector_bankmachine2_count_2_BRB2 .
	Register(s) controllerinjector_bankmachine2_state_FSM_FFd1 has(ve) been backward balanced into : controllerinjector_bankmachine2_state_FSM_FFd1_BRB2.
	Register(s) controllerinjector_bankmachine2_state_FSM_FFd2 has(ve) been backward balanced into : controllerinjector_bankmachine2_state_FSM_FFd2_BRB0 controllerinjector_bankmachine2_state_FSM_FFd2_BRB3 .
	Register(s) controllerinjector_bankmachine2_state_FSM_FFd3 has(ve) been backward balanced into : controllerinjector_bankmachine2_state_FSM_FFd3_BRB0 controllerinjector_bankmachine2_state_FSM_FFd3_BRB1 controllerinjector_bankmachine2_state_FSM_FFd3_BRB2 controllerinjector_bankmachine2_state_FSM_FFd3_BRB3 controllerinjector_bankmachine2_state_FSM_FFd3_BRB5 controllerinjector_bankmachine2_state_FSM_FFd3_BRB6 controllerinjector_bankmachine2_state_FSM_FFd3_BRB7 controllerinjector_bankmachine2_state_FSM_FFd3_BRB8 controllerinjector_bankmachine2_state_FSM_FFd3_BRB10.
	Register(s) controllerinjector_bankmachine3_count_0 has(ve) been backward balanced into : controllerinjector_bankmachine3_count_0_BRB0 controllerinjector_bankmachine3_count_0_BRB1 controllerinjector_bankmachine3_count_0_BRB2 controllerinjector_bankmachine3_count_0_BRB3.
	Register(s) controllerinjector_bankmachine3_count_1 has(ve) been backward balanced into : controllerinjector_bankmachine3_count_1_BRB0 controllerinjector_bankmachine3_count_1_BRB1 .
	Register(s) controllerinjector_bankmachine3_count_2 has(ve) been backward balanced into : controllerinjector_bankmachine3_count_2_BRB0 controllerinjector_bankmachine3_count_2_BRB2 .
	Register(s) controllerinjector_bankmachine3_state_FSM_FFd1 has(ve) been backward balanced into : controllerinjector_bankmachine3_state_FSM_FFd1_BRB2.
	Register(s) controllerinjector_bankmachine3_state_FSM_FFd2 has(ve) been backward balanced into : controllerinjector_bankmachine3_state_FSM_FFd2_BRB0 controllerinjector_bankmachine3_state_FSM_FFd2_BRB3 .
	Register(s) controllerinjector_bankmachine3_state_FSM_FFd3 has(ve) been backward balanced into : controllerinjector_bankmachine3_state_FSM_FFd3_BRB0 controllerinjector_bankmachine3_state_FSM_FFd3_BRB1 controllerinjector_bankmachine3_state_FSM_FFd3_BRB2 controllerinjector_bankmachine3_state_FSM_FFd3_BRB3 controllerinjector_bankmachine3_state_FSM_FFd3_BRB5 controllerinjector_bankmachine3_state_FSM_FFd3_BRB6 controllerinjector_bankmachine3_state_FSM_FFd3_BRB7 controllerinjector_bankmachine3_state_FSM_FFd3_BRB8 controllerinjector_bankmachine3_state_FSM_FFd3_BRB10.
	Register(s) controllerinjector_dfi_p0_rddata_en has(ve) been backward balanced into : controllerinjector_dfi_p0_rddata_en_BRB0 controllerinjector_dfi_p0_rddata_en_BRB1 controllerinjector_dfi_p0_rddata_en_BRB2 controllerinjector_dfi_p0_rddata_en_BRB3 controllerinjector_dfi_p0_rddata_en_BRB4.
	Register(s) controllerinjector_new_master_rdata_valid0 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid0_BRB0 controllerinjector_new_master_rdata_valid0_BRB1 controllerinjector_new_master_rdata_valid0_BRB5 controllerinjector_new_master_rdata_valid0_BRB7 controllerinjector_new_master_rdata_valid0_BRB8 controllerinjector_new_master_rdata_valid0_BRB9 controllerinjector_new_master_rdata_valid0_BRB10 .
	Register(s) controllerinjector_new_master_rdata_valid1 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid1_BRB0 controllerinjector_new_master_rdata_valid1_BRB1 controllerinjector_new_master_rdata_valid1_BRB2 controllerinjector_new_master_rdata_valid1_BRB3 controllerinjector_new_master_rdata_valid1_BRB4 controllerinjector_new_master_rdata_valid1_BRB5 controllerinjector_new_master_rdata_valid1_BRB6 controllerinjector_new_master_rdata_valid1_BRB7 controllerinjector_new_master_rdata_valid1_BRB8 controllerinjector_new_master_rdata_valid1_BRB9 controllerinjector_new_master_rdata_valid1_BRB10 controllerinjector_new_master_rdata_valid1_BRB11 controllerinjector_new_master_rdata_valid1_BRB12 controllerinjector_new_master_rdata_valid1_BRB13 controllerinjector_new_master_rdata_valid1_BRB15 controllerinjector_new_master_rdata_valid1_BRB16.
	Register(s) controllerinjector_new_master_rdata_valid12 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid12_BRB2 .
	Register(s) controllerinjector_new_master_rdata_valid13 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid13_BRB1 controllerinjector_new_master_rdata_valid13_BRB2 controllerinjector_new_master_rdata_valid13_BRB4 controllerinjector_new_master_rdata_valid13_BRB5 .
	Register(s) controllerinjector_new_master_rdata_valid14 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid14_BRB1 controllerinjector_new_master_rdata_valid14_BRB2 controllerinjector_new_master_rdata_valid14_BRB4 controllerinjector_new_master_rdata_valid14_BRB5 .
	Register(s) controllerinjector_new_master_rdata_valid15 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid15_BRB0 controllerinjector_new_master_rdata_valid15_BRB1 controllerinjector_new_master_rdata_valid15_BRB2 controllerinjector_new_master_rdata_valid15_BRB3 controllerinjector_new_master_rdata_valid15_BRB4 controllerinjector_new_master_rdata_valid15_BRB5 .
	Register(s) controllerinjector_new_master_rdata_valid16 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid16_BRB0 controllerinjector_new_master_rdata_valid16_BRB1 controllerinjector_new_master_rdata_valid16_BRB2 controllerinjector_new_master_rdata_valid16_BRB4 controllerinjector_new_master_rdata_valid16_BRB5 controllerinjector_new_master_rdata_valid16_BRB6 controllerinjector_new_master_rdata_valid16_BRB7 controllerinjector_new_master_rdata_valid16_BRB8.
	Register(s) controllerinjector_new_master_rdata_valid17 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid17_BRB0 controllerinjector_new_master_rdata_valid17_BRB1 controllerinjector_new_master_rdata_valid17_BRB2 controllerinjector_new_master_rdata_valid17_BRB3 controllerinjector_new_master_rdata_valid17_BRB4 controllerinjector_new_master_rdata_valid17_BRB5.
	Register(s) controllerinjector_new_master_rdata_valid2 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid2_BRB0 controllerinjector_new_master_rdata_valid2_BRB1 controllerinjector_new_master_rdata_valid2_BRB2 controllerinjector_new_master_rdata_valid2_BRB3 controllerinjector_new_master_rdata_valid2_BRB4 controllerinjector_new_master_rdata_valid2_BRB5 controllerinjector_new_master_rdata_valid2_BRB6 controllerinjector_new_master_rdata_valid2_BRB7 controllerinjector_new_master_rdata_valid2_BRB8 controllerinjector_new_master_rdata_valid2_BRB9 controllerinjector_new_master_rdata_valid2_BRB10 controllerinjector_new_master_rdata_valid2_BRB11 controllerinjector_new_master_rdata_valid2_BRB12 controllerinjector_new_master_rdata_valid2_BRB13 controllerinjector_new_master_rdata_valid2_BRB15 controllerinjector_new_master_rdata_valid2_BRB16.
	Register(s) controllerinjector_new_master_rdata_valid3 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid3_BRB0 controllerinjector_new_master_rdata_valid3_BRB1 controllerinjector_new_master_rdata_valid3_BRB2 controllerinjector_new_master_rdata_valid3_BRB3 controllerinjector_new_master_rdata_valid3_BRB5 controllerinjector_new_master_rdata_valid3_BRB6 controllerinjector_new_master_rdata_valid3_BRB7 controllerinjector_new_master_rdata_valid3_BRB8 controllerinjector_new_master_rdata_valid3_BRB9 controllerinjector_new_master_rdata_valid3_BRB10 controllerinjector_new_master_rdata_valid3_BRB11 controllerinjector_new_master_rdata_valid3_BRB12 controllerinjector_new_master_rdata_valid3_BRB13 controllerinjector_new_master_rdata_valid3_BRB14.
	Register(s) controllerinjector_new_master_rdata_valid4 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid4_BRB0 controllerinjector_new_master_rdata_valid4_BRB1 controllerinjector_new_master_rdata_valid4_BRB2 controllerinjector_new_master_rdata_valid4_BRB3 controllerinjector_new_master_rdata_valid4_BRB4.
	Register(s) controllerinjector_new_master_wdata_ready0 has(ve) been backward balanced into : controllerinjector_new_master_wdata_ready0_BRB0 controllerinjector_new_master_wdata_ready0_BRB1 controllerinjector_new_master_wdata_ready0_BRB3 controllerinjector_new_master_wdata_ready0_BRB5 controllerinjector_new_master_wdata_ready0_BRB6 controllerinjector_new_master_wdata_ready0_BRB8 controllerinjector_new_master_wdata_ready0_BRB10 controllerinjector_new_master_wdata_ready0_BRB11 controllerinjector_new_master_wdata_ready0_BRB12 controllerinjector_new_master_wdata_ready0_BRB13 controllerinjector_new_master_wdata_ready0_BRB14.
	Register(s) controllerinjector_new_master_wdata_ready1 has(ve) been backward balanced into : controllerinjector_new_master_wdata_ready1_BRB0 controllerinjector_new_master_wdata_ready1_BRB3 controllerinjector_new_master_wdata_ready1_BRB12 controllerinjector_new_master_wdata_ready1_BRB13 .
	Register(s) controllerinjector_new_master_wdata_ready2 has(ve) been backward balanced into : controllerinjector_new_master_wdata_ready2_BRB2 controllerinjector_new_master_wdata_ready2_BRB5 controllerinjector_new_master_wdata_ready2_BRB6 controllerinjector_new_master_wdata_ready2_BRB7 .
	Register(s) ddrphy_rddata_sr_1 has(ve) been backward balanced into : ddrphy_rddata_sr_1_BRB0 ddrphy_rddata_sr_1_BRB1 ddrphy_rddata_sr_1_BRB2 ddrphy_rddata_sr_1_BRB3 ddrphy_rddata_sr_1_BRB4 ddrphy_rddata_sr_1_BRB5.
	Register(s) ddrphy_rddata_sr_2 has(ve) been backward balanced into : ddrphy_rddata_sr_2_BRB0 ddrphy_rddata_sr_2_BRB1 ddrphy_rddata_sr_2_BRB2 ddrphy_rddata_sr_2_BRB3 ddrphy_rddata_sr_2_BRB4 ddrphy_rddata_sr_2_BRB6 ddrphy_rddata_sr_2_BRB7 ddrphy_rddata_sr_2_BRB8 ddrphy_rddata_sr_2_BRB9 ddrphy_rddata_sr_2_BRB10 ddrphy_rddata_sr_2_BRB11.
	Register(s) ddrphy_rddata_sr_3 has(ve) been backward balanced into : ddrphy_rddata_sr_3_BRB0 ddrphy_rddata_sr_3_BRB1 ddrphy_rddata_sr_3_BRB2 ddrphy_rddata_sr_3_BRB3 ddrphy_rddata_sr_3_BRB4 ddrphy_rddata_sr_3_BRB6 ddrphy_rddata_sr_3_BRB7 ddrphy_rddata_sr_3_BRB8 ddrphy_rddata_sr_3_BRB9 ddrphy_rddata_sr_3_BRB10 ddrphy_rddata_sr_3_BRB11.
	Register(s) ddrphy_rddata_sr_4 has(ve) been backward balanced into : ddrphy_rddata_sr_4_BRB0 ddrphy_rddata_sr_4_BRB1 ddrphy_rddata_sr_4_BRB2 ddrphy_rddata_sr_4_BRB3 ddrphy_rddata_sr_4_BRB4 ddrphy_rddata_sr_4_BRB6 ddrphy_rddata_sr_4_BRB7 ddrphy_rddata_sr_4_BRB8 ddrphy_rddata_sr_4_BRB9 ddrphy_rddata_sr_4_BRB10.
	Register(s) ddrphy_record0_cke has(ve) been backward balanced into : ddrphy_record0_cke_BRB0 ddrphy_record0_cke_BRB1.
	Register(s) ddrphy_record3_wrdata_mask_0 has(ve) been backward balanced into : ddrphy_record3_wrdata_mask_0_BRB0 ddrphy_record3_wrdata_mask_0_BRB1 ddrphy_record3_wrdata_mask_0_BRB2 ddrphy_record3_wrdata_mask_0_BRB3 ddrphy_record3_wrdata_mask_0_BRB4.
	Register(s) memtestsoc_interface6_dat_r_0 has(ve) been backward balanced into : memtestsoc_interface6_dat_r_0_BRB2 memtestsoc_interface6_dat_r_0_BRB4 memtestsoc_interface6_dat_r_0_BRB5.
	Register(s) memtestsoc_interface6_dat_r_1 has(ve) been backward balanced into : memtestsoc_interface6_dat_r_1_BRB2 memtestsoc_interface6_dat_r_1_BRB4 memtestsoc_interface6_dat_r_1_BRB5.
	Register(s) memtestsoc_interface6_dat_r_2 has(ve) been backward balanced into : memtestsoc_interface6_dat_r_2_BRB0 memtestsoc_interface6_dat_r_2_BRB1 memtestsoc_interface6_dat_r_2_BRB2 memtestsoc_interface6_dat_r_2_BRB3.
	Register(s) memtestsoc_interface6_dat_r_3 has(ve) been backward balanced into : memtestsoc_interface6_dat_r_3_BRB2 memtestsoc_interface6_dat_r_3_BRB3.
	Register(s) memtestsoc_interface6_dat_r_4 has(ve) been backward balanced into : memtestsoc_interface6_dat_r_4_BRB0 memtestsoc_interface6_dat_r_4_BRB1 memtestsoc_interface6_dat_r_4_BRB4 memtestsoc_interface6_dat_r_4_BRB5 memtestsoc_interface6_dat_r_4_BRB6 memtestsoc_interface6_dat_r_4_BRB7 memtestsoc_interface6_dat_r_4_BRB8.
	Register(s) memtestsoc_interface6_dat_r_5 has(ve) been backward balanced into : memtestsoc_interface6_dat_r_5_BRB2 memtestsoc_interface6_dat_r_5_BRB4.
	Register(s) memtestsoc_interface6_dat_r_6 has(ve) been backward balanced into : memtestsoc_interface6_dat_r_6_BRB0 memtestsoc_interface6_dat_r_6_BRB1 memtestsoc_interface6_dat_r_6_BRB3 memtestsoc_interface6_dat_r_6_BRB4 memtestsoc_interface6_dat_r_6_BRB5 memtestsoc_interface6_dat_r_6_BRB6 memtestsoc_interface6_dat_r_6_BRB7 memtestsoc_interface6_dat_r_6_BRB8 memtestsoc_interface6_dat_r_6_BRB9 memtestsoc_interface6_dat_r_6_BRB10.
Unit <top> processed.
FlipFlop controllerinjector_bankmachine0_consume_0 has been replicated 2 time(s)
FlipFlop controllerinjector_bankmachine0_consume_1 has been replicated 2 time(s)
FlipFlop controllerinjector_bankmachine0_consume_2 has been replicated 2 time(s)
FlipFlop controllerinjector_bankmachine0_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine0_state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine1_consume_0 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine1_consume_1 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine1_consume_2 has been replicated 2 time(s)
FlipFlop controllerinjector_bankmachine2_consume_0 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine2_consume_1 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine2_consume_2 has been replicated 2 time(s)
FlipFlop controllerinjector_bankmachine3_consume_0 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine3_consume_1 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine3_consume_2 has been replicated 2 time(s)
FlipFlop memtestsoc_interface_adr_0 has been replicated 1 time(s)
FlipFlop memtestsoc_interface_adr_1 has been replicated 1 time(s)
FlipFlop memtestsoc_interface_adr_2 has been replicated 1 time(s)
FlipFlop memtestsoc_interface_adr_3 has been replicated 1 time(s)
FlipFlop memtestsoc_interface_adr_4 has been replicated 1 time(s)
FlipFlop memtestsoc_interface_adr_5 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <ddrphy_r_dfi_wrdata_en_1>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB2>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_1_BRB3>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB6>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid4_BRB1>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid4_BRB3>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB4>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB8>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB9>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB10>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB11>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB5>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB6>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB7>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB0>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB8>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB9>.
	Found 5-bit shift register for signal <controllerinjector_new_master_rdata_valid17_BRB2>.
	Found 5-bit shift register for signal <controllerinjector_new_master_rdata_valid17_BRB5>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB11>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB12>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB13>.
	Found 2-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB4>.
	Found 2-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB15>.
	Found 2-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB16>.
	Found 5-bit shift register for signal <controllerinjector_new_master_rdata_valid16_BRB4>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid15_BRB1>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3488
 Flip-Flops                                            : 3488
# Shift Registers                                      : 29
 2-bit shift register                                  : 4
 3-bit shift register                                  : 12
 4-bit shift register                                  : 10
 5-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4631
#      GND                         : 1
#      INV                         : 97
#      LUT1                        : 217
#      LUT2                        : 465
#      LUT3                        : 550
#      LUT4                        : 410
#      LUT5                        : 429
#      LUT6                        : 1150
#      MUXCY                       : 693
#      MUXF7                       : 20
#      VCC                         : 1
#      XORCY                       : 598
# FlipFlops/Latches                : 3532
#      FD                          : 907
#      FDE                         : 55
#      FDP                         : 5
#      FDPE                        : 1
#      FDR                         : 504
#      FDRE                        : 1832
#      FDS                         : 73
#      FDSE                        : 149
#      ODDR2                       : 6
# RAMS                             : 176
#      RAM16X1D                    : 152
#      RAMB16BWER                  : 19
#      RAMB8BWER                   : 5
# Shift Registers                  : 29
#      SRLC16E                     : 29
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 71
#      BUFIO2                      : 1
#      IBUF                        : 16
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 35
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            3532  out of  11440    30%  
 Number of Slice LUTs:                 3651  out of   5720    63%  
    Number used as Logic:              3318  out of   5720    58%  
    Number used as Memory:              333  out of   1440    23%  
       Number used as RAM:              304
       Number used as SRL:               29

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5768
   Number with an unused Flip Flop:    2236  out of   5768    38%  
   Number with an unused LUT:          2117  out of   5768    36%  
   Number of fully used LUT-FF pairs:  1415  out of   5768    24%  
   Number of unique control sets:       160

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  70  out of    200    35%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               22  out of     32    68%  
    Number using Block RAM only:         22
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 3667  |
clk100                             | PLL_ADV:CLKOUT2        | 74    |
base50_clk                         | BUFG                   | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 30.643ns (Maximum Frequency: 32.634MHz)
   Minimum input arrival time before clock: 4.779ns
   Maximum output required time after clock: 8.604ns
   Maximum combinational path delay: 3.593ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 30.643ns (frequency: 32.634MHz)
  Total number of paths / destination ports: 472198 / 10216
-------------------------------------------------------------------------
Delay:               12.257ns (Levels of Logic = 11)
  Source:            controllerinjector_bankmachine0_consume_1 (FF)
  Destination:       controllerinjector_bankmachine0_count_0_BRB0 (FF)
  Source Clock:      clk100 rising 2.5X
  Destination Clock: clk100 rising 2.5X

  Data Path: controllerinjector_bankmachine0_consume_1 to controllerinjector_bankmachine0_count_0_BRB0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.525   1.208  controllerinjector_bankmachine0_consume_1 (controllerinjector_bankmachine0_consume_1)
     RAM16X1D:DPRA1->DPO    3   0.235   0.874  Mram_storage20 (controllerinjector_bankmachine0_syncfifo0_dout<19>)
     LUT6:I4->O            1   0.250   0.000  Mcompar_controllerinjector_bankmachine0_hit_lut<3> (Mcompar_controllerinjector_bankmachine0_hit_lut<3>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_controllerinjector_bankmachine0_hit_cy<3> (Mcompar_controllerinjector_bankmachine0_hit_cy<3>)
     MUXCY:CI->O           6   0.023   0.876  Mcompar_controllerinjector_bankmachine0_hit_cy<4> (controllerinjector_bankmachine0_hit)
     LUT6:I5->O            9   0.254   0.976  Mmux_controllerinjector_bankmachine0_cmd_payload_is_write21 (controllerinjector_bankmachine0_cmd_payload_is_write)
     LUT6:I5->O            1   0.254   0.682  Mmux_rhs_array_muxed61_SW0_SW0 (N449)
     LUT6:I5->O            1   0.254   0.682  Mmux_rhs_array_muxed61_SW0 (N120)
     LUT6:I5->O            6   0.254   0.876  Mmux_rhs_array_muxed61 (rhs_array_muxed6)
     LUT4:I3->O            4   0.254   0.804  controllerinjector_choose_req_cmd_valid_controllerinjector_choose_req_cmd_ready_AND_67_o1 (controllerinjector_choose_req_cmd_valid_controllerinjector_choose_req_cmd_ready_AND_67_o)
     LUT6:I5->O           10   0.254   1.008  Mmux_controllerinjector_bankmachine0_cmd_ready11 (controllerinjector_bankmachine0_cmd_ready)
     LUT6:I5->O            8   0.254   0.943  _n9010_inv1 (_n9010_inv)
     FDSE:CE                   0.302          controllerinjector_bankmachine0_count_0_BRB0
    ----------------------------------------
    Total                     12.257ns (3.328ns logic, 8.929ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.280ns (frequency: 781.250MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.280ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  FDPE_4 (rst12)
     FDPE:D                    0.074          FDPE_5
    ----------------------------------------
    Total                      1.280ns (0.599ns logic, 0.681ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 1519 / 469
-------------------------------------------------------------------------
Offset:              4.779ns (Levels of Logic = 2)
  Source:            user_btn0 (PAD)
  Destination:       waittimer0_count_0 (FF)
  Destination Clock: clk100 rising 2.5X

  Data Path: user_btn0 to waittimer0_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.610  user_btn0_IBUF (user_btn0_IBUF)
     LUT6:I2->O           20   0.254   1.285  _n9019_inv1 (_n9019_inv)
     FDSE:CE                   0.302          waittimer0_count_0
    ----------------------------------------
    Total                      4.779ns (1.884ns logic, 2.895ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.224ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.790  crg_periph_dcm_clkgen (crg_dcm_base50_locked)
     LUT2:I0->O            2   0.250   0.725  sys_rst_crg_dcm_base50_locked_OR_601_o1 (sys_rst_crg_dcm_base50_locked_OR_601_o)
     FDPE:PRE                  0.459          FDPE_5
    ----------------------------------------
    Total                      2.224ns (0.709ns logic, 1.515ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 2308 / 203
-------------------------------------------------------------------------
Offset:              8.604ns (Levels of Logic = 5)
  Source:            controllerinjector_new_master_rdata_valid0_BRB8 (FF)
  Destination:       OSERDES2:D4 (PAD)
  Source Clock:      clk100 rising 2.5X

  Data Path: controllerinjector_new_master_rdata_valid0_BRB8 to OSERDES2:D4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   0.954  controllerinjector_new_master_rdata_valid0_BRB8 (controllerinjector_new_master_rdata_valid0_BRB8)
     LUT3:I0->O            1   0.235   1.137  Mmux_controllerinjector_bankmachine2_req_rdata_valid111 (N764)
     LUT6:I0->O            1   0.254   0.682  controllerinjector_roundrobin0_grant[1]_controllerinjector_roundrobin3_grant[1]_OR_581_o_SW0 (N553)
     LUT5:I4->O            7   0.254   1.018  controllerinjector_roundrobin0_grant[1]_controllerinjector_roundrobin3_grant[1]_OR_581_o (controllerinjector_new_master_wdata_ready0)
     LUT3:I1->O           64   0.250   2.360  controllerinjector_new_master_wdata_ready2_GND_1_o_equal_386_o1 (controllerinjector_new_master_wdata_ready2_GND_1_o_equal_386_o)
     LUT6:I1->O            1   0.254   0.681  mux17611 (controllerinjector_master_p0_wrdata<31>)
    OSERDES2:D4                0.000          OSERDES2_15
    ----------------------------------------
    Total                      8.604ns (1.772ns logic, 6.832ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 120 / 104
-------------------------------------------------------------------------
Delay:               3.593ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.681  OSERDES2_15 (ddrphy_dq_o<15>)
     IOBUF:I->IO               2.912          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.593ns (2.912ns logic, 0.681ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.280|         |         |         |
clk100         |    4.997|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   12.257|         |    2.270|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 50.00 secs
Total CPU time to Xst completion: 49.27 secs
 
--> 


Total memory usage is 448144 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  449 (   0 filtered)
Number of infos    :  105 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc top.ucf top.ngc top.ngd

Reading NGO file
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_scope_or1k/g
ateware/top.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "top.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'PRDclk100', used in period specification
   'TSclk100', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_crg_clk100b = PERIOD "crg_clk100b" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'PRDclk100', used in period specification
   'TSclk100', was traced into DCM_CLKGEN instance crg_periph_dcm_clkgen. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_base50_clk = PERIOD "base50_clk" TSclk100 / 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT3: <TIMESPEC TS_crg_unbuf_sdram_half_b = PERIOD
   "crg_unbuf_sdram_half_b" TS_crg_clk100b / 1.666666667 PHASE 4.5 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT5: <TIMESPEC TS_crg_unbuf_sys = PERIOD "crg_unbuf_sys" TS_crg_clk100b /
   0.833333333 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT0: <TIMESPEC TS_crg_unbuf_sdram_full = PERIOD "crg_unbuf_sdram_full"
   TS_crg_clk100b / 3.333333333 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT2: <TIMESPEC TS_crg_unbuf_sdram_half_a = PERIOD
   "crg_unbuf_sdram_half_a" TS_crg_clk100b / 1.666666667 PHASE 4.5 ns HIGH 50%>

Done...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'FDPE_5' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "top.ngd" ...
Total REAL time to NGDBUILD completion:  6 sec
Total CPU time to NGDBUILD completion:   6 sec

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "PRDbase50_clk" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "base50_clk" have been optimized
   out of the design.
WARNING:MapLib:50 - The period specification "TSbase50_clk" has been discarded
   because the group "PRDbase50_clk" has been optimized away.
WARNING:MapLib:50 - The period specification "TS_base50_clk" has been discarded
   because the group "base50_clk" has been optimized away.
Writing file top_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 13 secs 
Total CPU  time at the beginning of Placer: 13 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b5142741) REAL time: 15 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b5142741) REAL time: 15 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:cc76bd31) REAL time: 15 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:7605ecda) REAL time: 21 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:7605ecda) REAL time: 21 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:7605ecda) REAL time: 21 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:7605ecda) REAL time: 21 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7605ecda) REAL time: 21 secs 

Phase 9.8  Global Placement
..............................
.................................................................................
..............................................................................................................................................................................
............................................................................................................................................................................................
...................................................
Phase 9.8  Global Placement (Checksum:82f661cd) REAL time: 58 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:82f661cd) REAL time: 58 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:7b5cd751) REAL time: 1 mins 10 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:7b5cd751) REAL time: 1 mins 10 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:54c2ddde) REAL time: 1 mins 10 secs 

Total REAL time to Placer completion: 1 mins 10 secs 
Total CPU  time to Placer completion: 1 mins 10 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                 3,524 out of  11,440   30%
    Number used as Flip Flops:               3,524
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      3,188 out of   5,720   55%
    Number used as logic:                    2,747 out of   5,720   48%
      Number using O6 output only:           1,673
      Number using O5 output only:             193
      Number using O5 and O6:                  881
      Number used as ROM:                        0
    Number used as Memory:                     219 out of   1,440   15%
      Number used as Dual Port RAM:            200
        Number using O6 output only:            76
        Number using O5 output only:            20
        Number using O5 and O6:                104
      Number used as Single Port RAM:            0
      Number used as Shift Register:            19
        Number using O6 output only:             9
        Number using O5 output only:             0
        Number using O5 and O6:                 10
    Number used exclusively as route-thrus:    222
      Number with same-slice register load:    213
      Number with same-slice carry load:         9
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,236 out of   1,430   86%
  Number of MUXCYs used:                       760 out of   2,860   26%
  Number of LUT Flip Flop pairs used:        4,145
    Number with an unused Flip Flop:         1,022 out of   4,145   24%
    Number with an unused LUT:                 957 out of   4,145   23%
    Number of fully used LUT-FF pairs:       2,166 out of   4,145   52%
    Number of unique control sets:             163
    Number of slice register sites lost
      to control set restrictions:             359 out of  11,440    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        70 out of     200   35%
    Number of LOCed IOBs:                       70 out of      70  100%
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        19 out of      32   59%
  Number of RAMB8BWERs:                          5 out of      64    7%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     200    8%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                  22 out of     200   11%
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                   18
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.39

Peak Memory Usage:  759 MB
Total REAL time to MAP completion:  1 mins 14 secs 
Total CPU time to MAP completion:   1 mins 14 secs 

Mapping completed.
See MAP report file "top_map.mrp" for details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: top.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,524 out of  11,440   30%
    Number used as Flip Flops:               3,524
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      3,188 out of   5,720   55%
    Number used as logic:                    2,747 out of   5,720   48%
      Number using O6 output only:           1,673
      Number using O5 output only:             193
      Number using O5 and O6:                  881
      Number used as ROM:                        0
    Number used as Memory:                     219 out of   1,440   15%
      Number used as Dual Port RAM:            200
        Number using O6 output only:            76
        Number using O5 output only:            20
        Number using O5 and O6:                104
      Number used as Single Port RAM:            0
      Number used as Shift Register:            19
        Number using O6 output only:             9
        Number using O5 output only:             0
        Number using O5 and O6:                 10
    Number used exclusively as route-thrus:    222
      Number with same-slice register load:    213
      Number with same-slice carry load:         9
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,236 out of   1,430   86%
  Number of MUXCYs used:                       760 out of   2,860   26%
  Number of LUT Flip Flop pairs used:        4,145
    Number with an unused Flip Flop:         1,022 out of   4,145   24%
    Number with an unused LUT:                 957 out of   4,145   23%
    Number of fully used LUT-FF pairs:       2,166 out of   4,145   52%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        70 out of     200   35%
    Number of LOCed IOBs:                       70 out of      70  100%
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        19 out of      32   59%
  Number of RAMB8BWERs:                          5 out of      64    7%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     200    8%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                  22 out of     200   11%
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                   18
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 7 secs 

Starting Router


Phase  1  : 21179 unrouted;      REAL time: 8 secs 

Phase  2  : 17982 unrouted;      REAL time: 9 secs 

Phase  3  : 8008 unrouted;      REAL time: 17 secs 

Phase  4  : 8017 unrouted; (Setup:564, Hold:4140, Component Switching Limit:0)     REAL time: 18 secs 

Updating file: top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:564, Hold:3219, Component Switching Limit:0)     REAL time: 35 secs 

Phase  6  : 0 unrouted; (Setup:564, Hold:3219, Component Switching Limit:0)     REAL time: 36 secs 

Phase  7  : 0 unrouted; (Setup:564, Hold:3219, Component Switching Limit:0)     REAL time: 40 secs 

Phase  8  : 0 unrouted; (Setup:564, Hold:3219, Component Switching Limit:0)     REAL time: 40 secs 

Phase  9  : 0 unrouted; (Setup:564, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase 10  : 0 unrouted; (Setup:564, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 
Total REAL time to Router completion: 42 secs 
Total CPU time to Router completion: 44 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X2Y3| No   | 1088 |  0.184     |  1.575      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk |  BUFGMUX_X2Y2| No   |   23 |  0.731     |  2.134      |
+---------------------+--------------+------+------+------------+-------------+
|crg_clk_sdram_half_s |              |      |      |            |             |
|              hifted | BUFGMUX_X3Y13| No   |    4 |  0.000     |  2.017      |
+---------------------+--------------+------+------+------------+-------------+
|          dna_cnt<0> |         Local|      |    7 |  0.000     |  1.319      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.610      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 564 (Setup: 564, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_crg_unbuf_sys = PERIOD TIMEGRP "crg_un | SETUP       |    -0.564ns|    16.512ns|       1|         564
  buf_sys" TS_crg_clk100b / 0.833333333     | HOLD        |     0.314ns|            |       0|           0
       HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_unbuf_sdram_half_a = PERIOD TIMEGR | SETUP       |     0.049ns|     5.933ns|       0|           0
  P "crg_unbuf_sdram_half_a"         TS_crg | HOLD        |     0.468ns|            |       0|           0
  _clk100b / 1.66666667 PHASE 4.5 ns HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_clk100b = PERIOD TIMEGRP "crg_clk1 | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  00b" TSclk100 HIGH 50%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_unbuf_sdram_half_b = PERIOD TIMEGR | MINPERIOD   |     3.334ns|     2.666ns|       0|           0
  P "crg_unbuf_sdram_half_b"         TS_crg |             |            |            |        |            
  _clk100b / 1.66666667 PHASE 4.5 ns HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSsys_clk = PERIOD TIMEGRP "PRDsys_clk" 1 | MINPERIOD   |     8.430ns|     3.570ns|       0|           0
  2 ns HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "PRDclk100" 10  | MINPERIOD   |     8.948ns|     1.052ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_unbuf_sdram_full = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "crg_unbuf_sdram_full" TS_crg_clk100b     |             |            |            |        |            
       / 3.33333333 HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk100                       |     10.000ns|      1.052ns|     13.760ns|            0|            1|            0|       494786|
| TS_crg_clk100b                |     10.000ns|      3.334ns|     13.760ns|            0|            1|            0|       494786|
|  TS_crg_unbuf_sdram_half_b    |      6.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
|  TS_crg_unbuf_sys             |     12.000ns|     16.512ns|          N/A|            1|            0|       494536|            0|
|  TS_crg_unbuf_sdram_full      |      3.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_crg_unbuf_sdram_half_a    |      6.000ns|      5.933ns|          N/A|            0|            0|          250|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 43 secs 
Total CPU time to PAR completion: 46 secs 

Peak Memory Usage:  733 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file top.ncd



PAR done!
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx9.nph' in environment
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file top.pcf.

Sun Mar 19 10:49:31 2017

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "top.bit".
Saving bit stream in "top.bin".
Bitstream generation is complete.
ERROR:Portability:50 - Execution of the
