INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/d_FF_srcs/d_flipflop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flipflop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/new/digital_lock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_lock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/counter_srcs/nbit_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/Task3_nbit/register_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sim_1/new/tb_digital_lock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_digital_lock
