

================================================================
== Vivado HLS Report for 'mmult_hw'
================================================================
* Date:           Sat Apr  9 10:22:28 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_mmult_prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2757|  2757|  2757|  2757|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L1_L2   |  2755|  2755|       257|          1|          1|  2500|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|     82|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|    250|   17400|  35550|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     75|
|Register         |        0|      -|    7029|    640|
+-----------------+---------+-------+--------+-------+
|Total            |        0|    251|   24429|  36347|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|    114|      22|     68|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |mmult_hw_fadd_32nbkb_U1    |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U2    |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U3    |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U4    |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U5    |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U6    |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U7    |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U8    |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U9    |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U10   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U11   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U12   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U13   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U14   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U15   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U16   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U17   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U18   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U19   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U20   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U21   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U22   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U23   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U24   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U25   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U26   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U27   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U28   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U29   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U30   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U31   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U32   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U33   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U34   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U35   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U36   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U37   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U38   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U39   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U40   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U41   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U42   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U43   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U44   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U45   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U46   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U47   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U48   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U49   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U50   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fmul_32ncud_U51   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U52   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U53   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U54   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U55   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U56   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U57   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U58   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U59   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U60   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U61   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U62   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U63   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U64   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U65   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U66   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U67   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U68   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U69   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U70   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U71   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U72   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U73   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U74   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U75   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U76   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U77   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U78   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U79   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U80   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U81   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U82   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U83   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U84   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U85   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U86   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U87   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U88   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U89   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U90   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U91   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U92   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U93   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U94   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U95   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U96   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U97   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U98   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U99   |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U100  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|    250|17400|35550|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |mmult_hw_mac_muladEe_U101  |mmult_hw_mac_muladEe  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |ia_1_fu_2007_p2                 |     +    |      0|  0|  15|           6|           1|
    |ib_1_fu_2045_p2                 |     +    |      0|  0|  15|           6|           1|
    |indvar_flatten_next_fu_2001_p2  |     +    |      0|  0|  12|          12|           1|
    |exitcond_flatten_fu_1995_p2     |   icmp   |      0|  0|  13|          12|          12|
    |exitcond_fu_2013_p2             |   icmp   |      0|  0|  11|           6|           5|
    |ib_mid2_fu_2019_p3              |  select  |      0|  0|   6|           1|           1|
    |tmp_mid2_v_fu_2027_p3           |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  82|          47|          30|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter256     |   9|          2|    1|          2|
    |ap_phi_mux_ia_phi_fu_1576_p4  |   9|          2|    6|         12|
    |ia_reg_1572                   |   9|          2|    6|         12|
    |ib_reg_1583                   |   9|          2|    6|         12|
    |indvar_flatten_reg_1561       |   9|          2|   12|         24|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  75|         16|   33|         68|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+-----+-----+-----------+
    |            Name           | FF | LUT | Bits| Const Bits|
    +---------------------------+----+-----+-----+-----------+
    |a_0_load_reg_2211          |  32|    0|   32|          0|
    |a_10_load_reg_2506         |  32|    0|   32|          0|
    |a_11_load_reg_2536         |  32|    0|   32|          0|
    |a_12_load_reg_2566         |  32|    0|   32|          0|
    |a_13_load_reg_2596         |  32|    0|   32|          0|
    |a_14_load_reg_2626         |  32|    0|   32|          0|
    |a_15_load_reg_2656         |  32|    0|   32|          0|
    |a_16_load_reg_2686         |  32|    0|   32|          0|
    |a_17_load_reg_2716         |  32|    0|   32|          0|
    |a_18_load_reg_2746         |  32|    0|   32|          0|
    |a_19_load_reg_2776         |  32|    0|   32|          0|
    |a_1_load_reg_2236          |  32|    0|   32|          0|
    |a_20_load_reg_2806         |  32|    0|   32|          0|
    |a_21_load_reg_2836         |  32|    0|   32|          0|
    |a_22_load_reg_2866         |  32|    0|   32|          0|
    |a_23_load_reg_2896         |  32|    0|   32|          0|
    |a_24_load_reg_2926         |  32|    0|   32|          0|
    |a_25_load_reg_2956         |  32|    0|   32|          0|
    |a_26_load_reg_2986         |  32|    0|   32|          0|
    |a_27_load_reg_3016         |  32|    0|   32|          0|
    |a_28_load_reg_3046         |  32|    0|   32|          0|
    |a_29_load_reg_3076         |  32|    0|   32|          0|
    |a_2_load_reg_2266          |  32|    0|   32|          0|
    |a_30_load_reg_3106         |  32|    0|   32|          0|
    |a_31_load_reg_3136         |  32|    0|   32|          0|
    |a_32_load_reg_3166         |  32|    0|   32|          0|
    |a_33_load_reg_3196         |  32|    0|   32|          0|
    |a_34_load_reg_3226         |  32|    0|   32|          0|
    |a_35_load_reg_3256         |  32|    0|   32|          0|
    |a_36_load_reg_3286         |  32|    0|   32|          0|
    |a_37_load_reg_3316         |  32|    0|   32|          0|
    |a_38_load_reg_3346         |  32|    0|   32|          0|
    |a_39_load_reg_3376         |  32|    0|   32|          0|
    |a_3_load_reg_2296          |  32|    0|   32|          0|
    |a_40_load_reg_3406         |  32|    0|   32|          0|
    |a_41_load_reg_3436         |  32|    0|   32|          0|
    |a_42_load_reg_3466         |  32|    0|   32|          0|
    |a_43_load_reg_3496         |  32|    0|   32|          0|
    |a_44_load_reg_3526         |  32|    0|   32|          0|
    |a_45_load_reg_3556         |  32|    0|   32|          0|
    |a_46_load_reg_3586         |  32|    0|   32|          0|
    |a_47_load_reg_3616         |  32|    0|   32|          0|
    |a_48_load_reg_3646         |  32|    0|   32|          0|
    |a_49_load_reg_3676         |  32|    0|   32|          0|
    |a_4_load_reg_2326          |  32|    0|   32|          0|
    |a_5_load_reg_2356          |  32|    0|   32|          0|
    |a_6_load_reg_2386          |  32|    0|   32|          0|
    |a_7_load_reg_2416          |  32|    0|   32|          0|
    |a_8_load_reg_2446          |  32|    0|   32|          0|
    |a_9_load_reg_2476          |  32|    0|   32|          0|
    |ap_CS_fsm                  |   3|    0|    3|          0|
    |ap_enable_reg_pp0_iter0    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter10   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter100  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter101  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter102  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter103  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter104  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter105  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter106  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter107  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter108  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter109  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter11   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter110  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter111  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter112  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter113  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter114  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter115  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter116  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter117  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter118  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter119  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter12   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter120  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter121  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter122  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter123  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter124  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter125  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter126  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter127  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter128  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter129  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter13   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter130  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter131  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter132  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter133  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter134  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter135  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter136  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter137  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter138  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter139  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter14   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter140  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter141  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter142  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter143  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter144  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter145  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter146  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter147  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter148  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter149  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter15   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter150  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter151  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter152  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter153  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter154  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter155  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter156  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter157  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter158  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter159  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter16   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter160  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter161  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter162  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter163  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter164  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter165  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter166  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter167  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter168  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter169  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter17   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter170  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter171  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter172  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter173  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter174  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter175  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter176  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter177  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter178  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter179  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter18   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter180  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter181  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter182  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter183  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter184  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter185  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter186  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter187  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter188  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter189  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter19   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter190  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter191  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter192  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter193  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter194  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter195  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter196  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter197  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter198  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter199  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter20   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter200  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter201  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter202  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter203  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter204  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter205  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter206  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter207  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter208  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter209  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter21   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter210  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter211  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter212  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter213  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter214  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter215  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter216  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter217  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter218  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter219  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter22   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter220  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter221  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter222  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter223  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter224  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter225  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter226  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter227  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter228  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter229  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter23   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter230  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter231  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter232  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter233  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter234  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter235  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter236  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter237  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter238  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter239  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter24   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter240  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter241  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter242  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter243  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter244  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter245  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter246  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter247  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter248  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter249  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter25   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter250  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter251  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter252  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter253  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter254  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter255  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter256  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter26   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter27   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter28   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter29   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter30   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter31   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter32   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter33   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter34   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter35   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter36   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter37   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter38   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter39   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter40   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter41   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter42   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter43   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter44   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter45   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter46   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter47   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter48   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter49   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter50   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter51   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter52   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter53   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter54   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter55   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter56   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter57   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter58   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter59   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter60   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter61   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter62   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter63   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter64   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter65   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter66   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter67   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter68   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter69   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter70   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter71   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter72   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter73   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter74   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter75   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter76   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter77   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter78   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter79   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter8    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter80   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter81   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter82   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter83   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter84   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter85   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter86   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter87   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter88   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter89   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter9    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter90   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter91   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter92   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter93   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter94   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter95   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter96   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter97   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter98   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter99   |   1|    0|    1|          0|
    |b_0_load_reg_2216          |  32|    0|   32|          0|
    |b_10_load_reg_2511         |  32|    0|   32|          0|
    |b_11_load_reg_2541         |  32|    0|   32|          0|
    |b_12_load_reg_2571         |  32|    0|   32|          0|
    |b_13_load_reg_2601         |  32|    0|   32|          0|
    |b_14_load_reg_2631         |  32|    0|   32|          0|
    |b_15_load_reg_2661         |  32|    0|   32|          0|
    |b_16_load_reg_2691         |  32|    0|   32|          0|
    |b_17_load_reg_2721         |  32|    0|   32|          0|
    |b_18_load_reg_2751         |  32|    0|   32|          0|
    |b_19_load_reg_2781         |  32|    0|   32|          0|
    |b_1_load_reg_2241          |  32|    0|   32|          0|
    |b_20_load_reg_2811         |  32|    0|   32|          0|
    |b_21_load_reg_2841         |  32|    0|   32|          0|
    |b_22_load_reg_2871         |  32|    0|   32|          0|
    |b_23_load_reg_2901         |  32|    0|   32|          0|
    |b_24_load_reg_2931         |  32|    0|   32|          0|
    |b_25_load_reg_2961         |  32|    0|   32|          0|
    |b_26_load_reg_2991         |  32|    0|   32|          0|
    |b_27_load_reg_3021         |  32|    0|   32|          0|
    |b_28_load_reg_3051         |  32|    0|   32|          0|
    |b_29_load_reg_3081         |  32|    0|   32|          0|
    |b_2_load_reg_2271          |  32|    0|   32|          0|
    |b_30_load_reg_3111         |  32|    0|   32|          0|
    |b_31_load_reg_3141         |  32|    0|   32|          0|
    |b_32_load_reg_3171         |  32|    0|   32|          0|
    |b_33_load_reg_3201         |  32|    0|   32|          0|
    |b_34_load_reg_3231         |  32|    0|   32|          0|
    |b_35_load_reg_3261         |  32|    0|   32|          0|
    |b_36_load_reg_3291         |  32|    0|   32|          0|
    |b_37_load_reg_3321         |  32|    0|   32|          0|
    |b_38_load_reg_3351         |  32|    0|   32|          0|
    |b_39_load_reg_3381         |  32|    0|   32|          0|
    |b_3_load_reg_2301          |  32|    0|   32|          0|
    |b_40_load_reg_3411         |  32|    0|   32|          0|
    |b_41_load_reg_3441         |  32|    0|   32|          0|
    |b_42_load_reg_3471         |  32|    0|   32|          0|
    |b_43_load_reg_3501         |  32|    0|   32|          0|
    |b_44_load_reg_3531         |  32|    0|   32|          0|
    |b_45_load_reg_3561         |  32|    0|   32|          0|
    |b_46_load_reg_3591         |  32|    0|   32|          0|
    |b_47_load_reg_3621         |  32|    0|   32|          0|
    |b_48_load_reg_3651         |  32|    0|   32|          0|
    |b_49_load_reg_3681         |  32|    0|   32|          0|
    |b_4_load_reg_2331          |  32|    0|   32|          0|
    |b_5_load_reg_2361          |  32|    0|   32|          0|
    |b_6_load_reg_2391          |  32|    0|   32|          0|
    |b_7_load_reg_2421          |  32|    0|   32|          0|
    |b_8_load_reg_2451          |  32|    0|   32|          0|
    |b_9_load_reg_2481          |  32|    0|   32|          0|
    |exitcond_flatten_reg_2070  |   1|    0|    1|          0|
    |ia_reg_1572                |   6|    0|    6|          0|
    |ib_mid2_reg_2079           |   6|    0|    6|          0|
    |ib_reg_1583                |   6|    0|    6|          0|
    |indvar_flatten_reg_1561    |  12|    0|   12|          0|
    |sum_1_10_reg_2576          |  32|    0|   32|          0|
    |sum_1_11_reg_2606          |  32|    0|   32|          0|
    |sum_1_12_reg_2636          |  32|    0|   32|          0|
    |sum_1_13_reg_2666          |  32|    0|   32|          0|
    |sum_1_14_reg_2696          |  32|    0|   32|          0|
    |sum_1_15_reg_2726          |  32|    0|   32|          0|
    |sum_1_16_reg_2756          |  32|    0|   32|          0|
    |sum_1_17_reg_2786          |  32|    0|   32|          0|
    |sum_1_18_reg_2816          |  32|    0|   32|          0|
    |sum_1_19_reg_2846          |  32|    0|   32|          0|
    |sum_1_1_reg_2276           |  32|    0|   32|          0|
    |sum_1_20_reg_2876          |  32|    0|   32|          0|
    |sum_1_21_reg_2906          |  32|    0|   32|          0|
    |sum_1_22_reg_2936          |  32|    0|   32|          0|
    |sum_1_23_reg_2966          |  32|    0|   32|          0|
    |sum_1_24_reg_2996          |  32|    0|   32|          0|
    |sum_1_25_reg_3026          |  32|    0|   32|          0|
    |sum_1_26_reg_3056          |  32|    0|   32|          0|
    |sum_1_27_reg_3086          |  32|    0|   32|          0|
    |sum_1_28_reg_3116          |  32|    0|   32|          0|
    |sum_1_29_reg_3146          |  32|    0|   32|          0|
    |sum_1_2_reg_2306           |  32|    0|   32|          0|
    |sum_1_30_reg_3176          |  32|    0|   32|          0|
    |sum_1_31_reg_3206          |  32|    0|   32|          0|
    |sum_1_32_reg_3236          |  32|    0|   32|          0|
    |sum_1_33_reg_3266          |  32|    0|   32|          0|
    |sum_1_34_reg_3296          |  32|    0|   32|          0|
    |sum_1_35_reg_3326          |  32|    0|   32|          0|
    |sum_1_36_reg_3356          |  32|    0|   32|          0|
    |sum_1_37_reg_3386          |  32|    0|   32|          0|
    |sum_1_38_reg_3416          |  32|    0|   32|          0|
    |sum_1_39_reg_3446          |  32|    0|   32|          0|
    |sum_1_3_reg_2336           |  32|    0|   32|          0|
    |sum_1_40_reg_3476          |  32|    0|   32|          0|
    |sum_1_41_reg_3506          |  32|    0|   32|          0|
    |sum_1_42_reg_3536          |  32|    0|   32|          0|
    |sum_1_43_reg_3566          |  32|    0|   32|          0|
    |sum_1_44_reg_3596          |  32|    0|   32|          0|
    |sum_1_45_reg_3626          |  32|    0|   32|          0|
    |sum_1_46_reg_3656          |  32|    0|   32|          0|
    |sum_1_47_reg_3686          |  32|    0|   32|          0|
    |sum_1_48_reg_3696          |  32|    0|   32|          0|
    |sum_1_4_reg_2366           |  32|    0|   32|          0|
    |sum_1_5_reg_2396           |  32|    0|   32|          0|
    |sum_1_6_reg_2426           |  32|    0|   32|          0|
    |sum_1_7_reg_2456           |  32|    0|   32|          0|
    |sum_1_8_reg_2486           |  32|    0|   32|          0|
    |sum_1_9_reg_2516           |  32|    0|   32|          0|
    |sum_1_reg_2246             |  32|    0|   32|          0|
    |sum_1_s_reg_2546           |  32|    0|   32|          0|
    |tmp_2_reg_2143             |   6|    0|   64|         58|
    |tmp_5_10_reg_2551          |  32|    0|   32|          0|
    |tmp_5_11_reg_2581          |  32|    0|   32|          0|
    |tmp_5_12_reg_2611          |  32|    0|   32|          0|
    |tmp_5_13_reg_2641          |  32|    0|   32|          0|
    |tmp_5_14_reg_2671          |  32|    0|   32|          0|
    |tmp_5_15_reg_2701          |  32|    0|   32|          0|
    |tmp_5_16_reg_2731          |  32|    0|   32|          0|
    |tmp_5_17_reg_2761          |  32|    0|   32|          0|
    |tmp_5_18_reg_2791          |  32|    0|   32|          0|
    |tmp_5_19_reg_2821          |  32|    0|   32|          0|
    |tmp_5_1_reg_2251           |  32|    0|   32|          0|
    |tmp_5_20_reg_2851          |  32|    0|   32|          0|
    |tmp_5_21_reg_2881          |  32|    0|   32|          0|
    |tmp_5_22_reg_2911          |  32|    0|   32|          0|
    |tmp_5_23_reg_2941          |  32|    0|   32|          0|
    |tmp_5_24_reg_2971          |  32|    0|   32|          0|
    |tmp_5_25_reg_3001          |  32|    0|   32|          0|
    |tmp_5_26_reg_3031          |  32|    0|   32|          0|
    |tmp_5_27_reg_3061          |  32|    0|   32|          0|
    |tmp_5_28_reg_3091          |  32|    0|   32|          0|
    |tmp_5_29_reg_3121          |  32|    0|   32|          0|
    |tmp_5_2_reg_2281           |  32|    0|   32|          0|
    |tmp_5_30_reg_3151          |  32|    0|   32|          0|
    |tmp_5_31_reg_3181          |  32|    0|   32|          0|
    |tmp_5_32_reg_3211          |  32|    0|   32|          0|
    |tmp_5_33_reg_3241          |  32|    0|   32|          0|
    |tmp_5_34_reg_3271          |  32|    0|   32|          0|
    |tmp_5_35_reg_3301          |  32|    0|   32|          0|
    |tmp_5_36_reg_3331          |  32|    0|   32|          0|
    |tmp_5_37_reg_3361          |  32|    0|   32|          0|
    |tmp_5_38_reg_3391          |  32|    0|   32|          0|
    |tmp_5_39_reg_3421          |  32|    0|   32|          0|
    |tmp_5_3_reg_2311           |  32|    0|   32|          0|
    |tmp_5_40_reg_3451          |  32|    0|   32|          0|
    |tmp_5_41_reg_3481          |  32|    0|   32|          0|
    |tmp_5_42_reg_3511          |  32|    0|   32|          0|
    |tmp_5_43_reg_3541          |  32|    0|   32|          0|
    |tmp_5_44_reg_3571          |  32|    0|   32|          0|
    |tmp_5_45_reg_3601          |  32|    0|   32|          0|
    |tmp_5_46_reg_3631          |  32|    0|   32|          0|
    |tmp_5_47_reg_3661          |  32|    0|   32|          0|
    |tmp_5_48_reg_3691          |  32|    0|   32|          0|
    |tmp_5_4_reg_2341           |  32|    0|   32|          0|
    |tmp_5_5_reg_2371           |  32|    0|   32|          0|
    |tmp_5_6_reg_2401           |  32|    0|   32|          0|
    |tmp_5_7_reg_2431           |  32|    0|   32|          0|
    |tmp_5_8_reg_2461           |  32|    0|   32|          0|
    |tmp_5_9_reg_2491           |  32|    0|   32|          0|
    |tmp_5_reg_2221             |  32|    0|   32|          0|
    |tmp_5_s_reg_2521           |  32|    0|   32|          0|
    |tmp_mid2_reg_2090          |   6|    0|   64|         58|
    |tmp_mid2_v_reg_2084        |   6|    0|    6|          0|
    |exitcond_flatten_reg_2070  |  64|  128|    1|          0|
    |ib_mid2_reg_2079           |  64|  128|    6|          0|
    |tmp_2_reg_2143             |  64|  128|   64|         58|
    |tmp_mid2_reg_2090          |  64|  128|   64|         58|
    |tmp_mid2_v_reg_2084        |  64|  128|    6|          0|
    +---------------------------+----+-----+-----+-----------+
    |Total                      |7029|  640| 6966|        232|
    +---------------------------+----+-----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_done         | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|a_0_address0    | out |    6|  ap_memory |      a_0     |     array    |
|a_0_ce0         | out |    1|  ap_memory |      a_0     |     array    |
|a_0_q0          |  in |   32|  ap_memory |      a_0     |     array    |
|a_1_address0    | out |    6|  ap_memory |      a_1     |     array    |
|a_1_ce0         | out |    1|  ap_memory |      a_1     |     array    |
|a_1_q0          |  in |   32|  ap_memory |      a_1     |     array    |
|a_2_address0    | out |    6|  ap_memory |      a_2     |     array    |
|a_2_ce0         | out |    1|  ap_memory |      a_2     |     array    |
|a_2_q0          |  in |   32|  ap_memory |      a_2     |     array    |
|a_3_address0    | out |    6|  ap_memory |      a_3     |     array    |
|a_3_ce0         | out |    1|  ap_memory |      a_3     |     array    |
|a_3_q0          |  in |   32|  ap_memory |      a_3     |     array    |
|a_4_address0    | out |    6|  ap_memory |      a_4     |     array    |
|a_4_ce0         | out |    1|  ap_memory |      a_4     |     array    |
|a_4_q0          |  in |   32|  ap_memory |      a_4     |     array    |
|a_5_address0    | out |    6|  ap_memory |      a_5     |     array    |
|a_5_ce0         | out |    1|  ap_memory |      a_5     |     array    |
|a_5_q0          |  in |   32|  ap_memory |      a_5     |     array    |
|a_6_address0    | out |    6|  ap_memory |      a_6     |     array    |
|a_6_ce0         | out |    1|  ap_memory |      a_6     |     array    |
|a_6_q0          |  in |   32|  ap_memory |      a_6     |     array    |
|a_7_address0    | out |    6|  ap_memory |      a_7     |     array    |
|a_7_ce0         | out |    1|  ap_memory |      a_7     |     array    |
|a_7_q0          |  in |   32|  ap_memory |      a_7     |     array    |
|a_8_address0    | out |    6|  ap_memory |      a_8     |     array    |
|a_8_ce0         | out |    1|  ap_memory |      a_8     |     array    |
|a_8_q0          |  in |   32|  ap_memory |      a_8     |     array    |
|a_9_address0    | out |    6|  ap_memory |      a_9     |     array    |
|a_9_ce0         | out |    1|  ap_memory |      a_9     |     array    |
|a_9_q0          |  in |   32|  ap_memory |      a_9     |     array    |
|a_10_address0   | out |    6|  ap_memory |     a_10     |     array    |
|a_10_ce0        | out |    1|  ap_memory |     a_10     |     array    |
|a_10_q0         |  in |   32|  ap_memory |     a_10     |     array    |
|a_11_address0   | out |    6|  ap_memory |     a_11     |     array    |
|a_11_ce0        | out |    1|  ap_memory |     a_11     |     array    |
|a_11_q0         |  in |   32|  ap_memory |     a_11     |     array    |
|a_12_address0   | out |    6|  ap_memory |     a_12     |     array    |
|a_12_ce0        | out |    1|  ap_memory |     a_12     |     array    |
|a_12_q0         |  in |   32|  ap_memory |     a_12     |     array    |
|a_13_address0   | out |    6|  ap_memory |     a_13     |     array    |
|a_13_ce0        | out |    1|  ap_memory |     a_13     |     array    |
|a_13_q0         |  in |   32|  ap_memory |     a_13     |     array    |
|a_14_address0   | out |    6|  ap_memory |     a_14     |     array    |
|a_14_ce0        | out |    1|  ap_memory |     a_14     |     array    |
|a_14_q0         |  in |   32|  ap_memory |     a_14     |     array    |
|a_15_address0   | out |    6|  ap_memory |     a_15     |     array    |
|a_15_ce0        | out |    1|  ap_memory |     a_15     |     array    |
|a_15_q0         |  in |   32|  ap_memory |     a_15     |     array    |
|a_16_address0   | out |    6|  ap_memory |     a_16     |     array    |
|a_16_ce0        | out |    1|  ap_memory |     a_16     |     array    |
|a_16_q0         |  in |   32|  ap_memory |     a_16     |     array    |
|a_17_address0   | out |    6|  ap_memory |     a_17     |     array    |
|a_17_ce0        | out |    1|  ap_memory |     a_17     |     array    |
|a_17_q0         |  in |   32|  ap_memory |     a_17     |     array    |
|a_18_address0   | out |    6|  ap_memory |     a_18     |     array    |
|a_18_ce0        | out |    1|  ap_memory |     a_18     |     array    |
|a_18_q0         |  in |   32|  ap_memory |     a_18     |     array    |
|a_19_address0   | out |    6|  ap_memory |     a_19     |     array    |
|a_19_ce0        | out |    1|  ap_memory |     a_19     |     array    |
|a_19_q0         |  in |   32|  ap_memory |     a_19     |     array    |
|a_20_address0   | out |    6|  ap_memory |     a_20     |     array    |
|a_20_ce0        | out |    1|  ap_memory |     a_20     |     array    |
|a_20_q0         |  in |   32|  ap_memory |     a_20     |     array    |
|a_21_address0   | out |    6|  ap_memory |     a_21     |     array    |
|a_21_ce0        | out |    1|  ap_memory |     a_21     |     array    |
|a_21_q0         |  in |   32|  ap_memory |     a_21     |     array    |
|a_22_address0   | out |    6|  ap_memory |     a_22     |     array    |
|a_22_ce0        | out |    1|  ap_memory |     a_22     |     array    |
|a_22_q0         |  in |   32|  ap_memory |     a_22     |     array    |
|a_23_address0   | out |    6|  ap_memory |     a_23     |     array    |
|a_23_ce0        | out |    1|  ap_memory |     a_23     |     array    |
|a_23_q0         |  in |   32|  ap_memory |     a_23     |     array    |
|a_24_address0   | out |    6|  ap_memory |     a_24     |     array    |
|a_24_ce0        | out |    1|  ap_memory |     a_24     |     array    |
|a_24_q0         |  in |   32|  ap_memory |     a_24     |     array    |
|a_25_address0   | out |    6|  ap_memory |     a_25     |     array    |
|a_25_ce0        | out |    1|  ap_memory |     a_25     |     array    |
|a_25_q0         |  in |   32|  ap_memory |     a_25     |     array    |
|a_26_address0   | out |    6|  ap_memory |     a_26     |     array    |
|a_26_ce0        | out |    1|  ap_memory |     a_26     |     array    |
|a_26_q0         |  in |   32|  ap_memory |     a_26     |     array    |
|a_27_address0   | out |    6|  ap_memory |     a_27     |     array    |
|a_27_ce0        | out |    1|  ap_memory |     a_27     |     array    |
|a_27_q0         |  in |   32|  ap_memory |     a_27     |     array    |
|a_28_address0   | out |    6|  ap_memory |     a_28     |     array    |
|a_28_ce0        | out |    1|  ap_memory |     a_28     |     array    |
|a_28_q0         |  in |   32|  ap_memory |     a_28     |     array    |
|a_29_address0   | out |    6|  ap_memory |     a_29     |     array    |
|a_29_ce0        | out |    1|  ap_memory |     a_29     |     array    |
|a_29_q0         |  in |   32|  ap_memory |     a_29     |     array    |
|a_30_address0   | out |    6|  ap_memory |     a_30     |     array    |
|a_30_ce0        | out |    1|  ap_memory |     a_30     |     array    |
|a_30_q0         |  in |   32|  ap_memory |     a_30     |     array    |
|a_31_address0   | out |    6|  ap_memory |     a_31     |     array    |
|a_31_ce0        | out |    1|  ap_memory |     a_31     |     array    |
|a_31_q0         |  in |   32|  ap_memory |     a_31     |     array    |
|a_32_address0   | out |    6|  ap_memory |     a_32     |     array    |
|a_32_ce0        | out |    1|  ap_memory |     a_32     |     array    |
|a_32_q0         |  in |   32|  ap_memory |     a_32     |     array    |
|a_33_address0   | out |    6|  ap_memory |     a_33     |     array    |
|a_33_ce0        | out |    1|  ap_memory |     a_33     |     array    |
|a_33_q0         |  in |   32|  ap_memory |     a_33     |     array    |
|a_34_address0   | out |    6|  ap_memory |     a_34     |     array    |
|a_34_ce0        | out |    1|  ap_memory |     a_34     |     array    |
|a_34_q0         |  in |   32|  ap_memory |     a_34     |     array    |
|a_35_address0   | out |    6|  ap_memory |     a_35     |     array    |
|a_35_ce0        | out |    1|  ap_memory |     a_35     |     array    |
|a_35_q0         |  in |   32|  ap_memory |     a_35     |     array    |
|a_36_address0   | out |    6|  ap_memory |     a_36     |     array    |
|a_36_ce0        | out |    1|  ap_memory |     a_36     |     array    |
|a_36_q0         |  in |   32|  ap_memory |     a_36     |     array    |
|a_37_address0   | out |    6|  ap_memory |     a_37     |     array    |
|a_37_ce0        | out |    1|  ap_memory |     a_37     |     array    |
|a_37_q0         |  in |   32|  ap_memory |     a_37     |     array    |
|a_38_address0   | out |    6|  ap_memory |     a_38     |     array    |
|a_38_ce0        | out |    1|  ap_memory |     a_38     |     array    |
|a_38_q0         |  in |   32|  ap_memory |     a_38     |     array    |
|a_39_address0   | out |    6|  ap_memory |     a_39     |     array    |
|a_39_ce0        | out |    1|  ap_memory |     a_39     |     array    |
|a_39_q0         |  in |   32|  ap_memory |     a_39     |     array    |
|a_40_address0   | out |    6|  ap_memory |     a_40     |     array    |
|a_40_ce0        | out |    1|  ap_memory |     a_40     |     array    |
|a_40_q0         |  in |   32|  ap_memory |     a_40     |     array    |
|a_41_address0   | out |    6|  ap_memory |     a_41     |     array    |
|a_41_ce0        | out |    1|  ap_memory |     a_41     |     array    |
|a_41_q0         |  in |   32|  ap_memory |     a_41     |     array    |
|a_42_address0   | out |    6|  ap_memory |     a_42     |     array    |
|a_42_ce0        | out |    1|  ap_memory |     a_42     |     array    |
|a_42_q0         |  in |   32|  ap_memory |     a_42     |     array    |
|a_43_address0   | out |    6|  ap_memory |     a_43     |     array    |
|a_43_ce0        | out |    1|  ap_memory |     a_43     |     array    |
|a_43_q0         |  in |   32|  ap_memory |     a_43     |     array    |
|a_44_address0   | out |    6|  ap_memory |     a_44     |     array    |
|a_44_ce0        | out |    1|  ap_memory |     a_44     |     array    |
|a_44_q0         |  in |   32|  ap_memory |     a_44     |     array    |
|a_45_address0   | out |    6|  ap_memory |     a_45     |     array    |
|a_45_ce0        | out |    1|  ap_memory |     a_45     |     array    |
|a_45_q0         |  in |   32|  ap_memory |     a_45     |     array    |
|a_46_address0   | out |    6|  ap_memory |     a_46     |     array    |
|a_46_ce0        | out |    1|  ap_memory |     a_46     |     array    |
|a_46_q0         |  in |   32|  ap_memory |     a_46     |     array    |
|a_47_address0   | out |    6|  ap_memory |     a_47     |     array    |
|a_47_ce0        | out |    1|  ap_memory |     a_47     |     array    |
|a_47_q0         |  in |   32|  ap_memory |     a_47     |     array    |
|a_48_address0   | out |    6|  ap_memory |     a_48     |     array    |
|a_48_ce0        | out |    1|  ap_memory |     a_48     |     array    |
|a_48_q0         |  in |   32|  ap_memory |     a_48     |     array    |
|a_49_address0   | out |    6|  ap_memory |     a_49     |     array    |
|a_49_ce0        | out |    1|  ap_memory |     a_49     |     array    |
|a_49_q0         |  in |   32|  ap_memory |     a_49     |     array    |
|b_0_address0    | out |    6|  ap_memory |      b_0     |     array    |
|b_0_ce0         | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q0          |  in |   32|  ap_memory |      b_0     |     array    |
|b_1_address0    | out |    6|  ap_memory |      b_1     |     array    |
|b_1_ce0         | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q0          |  in |   32|  ap_memory |      b_1     |     array    |
|b_2_address0    | out |    6|  ap_memory |      b_2     |     array    |
|b_2_ce0         | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q0          |  in |   32|  ap_memory |      b_2     |     array    |
|b_3_address0    | out |    6|  ap_memory |      b_3     |     array    |
|b_3_ce0         | out |    1|  ap_memory |      b_3     |     array    |
|b_3_q0          |  in |   32|  ap_memory |      b_3     |     array    |
|b_4_address0    | out |    6|  ap_memory |      b_4     |     array    |
|b_4_ce0         | out |    1|  ap_memory |      b_4     |     array    |
|b_4_q0          |  in |   32|  ap_memory |      b_4     |     array    |
|b_5_address0    | out |    6|  ap_memory |      b_5     |     array    |
|b_5_ce0         | out |    1|  ap_memory |      b_5     |     array    |
|b_5_q0          |  in |   32|  ap_memory |      b_5     |     array    |
|b_6_address0    | out |    6|  ap_memory |      b_6     |     array    |
|b_6_ce0         | out |    1|  ap_memory |      b_6     |     array    |
|b_6_q0          |  in |   32|  ap_memory |      b_6     |     array    |
|b_7_address0    | out |    6|  ap_memory |      b_7     |     array    |
|b_7_ce0         | out |    1|  ap_memory |      b_7     |     array    |
|b_7_q0          |  in |   32|  ap_memory |      b_7     |     array    |
|b_8_address0    | out |    6|  ap_memory |      b_8     |     array    |
|b_8_ce0         | out |    1|  ap_memory |      b_8     |     array    |
|b_8_q0          |  in |   32|  ap_memory |      b_8     |     array    |
|b_9_address0    | out |    6|  ap_memory |      b_9     |     array    |
|b_9_ce0         | out |    1|  ap_memory |      b_9     |     array    |
|b_9_q0          |  in |   32|  ap_memory |      b_9     |     array    |
|b_10_address0   | out |    6|  ap_memory |     b_10     |     array    |
|b_10_ce0        | out |    1|  ap_memory |     b_10     |     array    |
|b_10_q0         |  in |   32|  ap_memory |     b_10     |     array    |
|b_11_address0   | out |    6|  ap_memory |     b_11     |     array    |
|b_11_ce0        | out |    1|  ap_memory |     b_11     |     array    |
|b_11_q0         |  in |   32|  ap_memory |     b_11     |     array    |
|b_12_address0   | out |    6|  ap_memory |     b_12     |     array    |
|b_12_ce0        | out |    1|  ap_memory |     b_12     |     array    |
|b_12_q0         |  in |   32|  ap_memory |     b_12     |     array    |
|b_13_address0   | out |    6|  ap_memory |     b_13     |     array    |
|b_13_ce0        | out |    1|  ap_memory |     b_13     |     array    |
|b_13_q0         |  in |   32|  ap_memory |     b_13     |     array    |
|b_14_address0   | out |    6|  ap_memory |     b_14     |     array    |
|b_14_ce0        | out |    1|  ap_memory |     b_14     |     array    |
|b_14_q0         |  in |   32|  ap_memory |     b_14     |     array    |
|b_15_address0   | out |    6|  ap_memory |     b_15     |     array    |
|b_15_ce0        | out |    1|  ap_memory |     b_15     |     array    |
|b_15_q0         |  in |   32|  ap_memory |     b_15     |     array    |
|b_16_address0   | out |    6|  ap_memory |     b_16     |     array    |
|b_16_ce0        | out |    1|  ap_memory |     b_16     |     array    |
|b_16_q0         |  in |   32|  ap_memory |     b_16     |     array    |
|b_17_address0   | out |    6|  ap_memory |     b_17     |     array    |
|b_17_ce0        | out |    1|  ap_memory |     b_17     |     array    |
|b_17_q0         |  in |   32|  ap_memory |     b_17     |     array    |
|b_18_address0   | out |    6|  ap_memory |     b_18     |     array    |
|b_18_ce0        | out |    1|  ap_memory |     b_18     |     array    |
|b_18_q0         |  in |   32|  ap_memory |     b_18     |     array    |
|b_19_address0   | out |    6|  ap_memory |     b_19     |     array    |
|b_19_ce0        | out |    1|  ap_memory |     b_19     |     array    |
|b_19_q0         |  in |   32|  ap_memory |     b_19     |     array    |
|b_20_address0   | out |    6|  ap_memory |     b_20     |     array    |
|b_20_ce0        | out |    1|  ap_memory |     b_20     |     array    |
|b_20_q0         |  in |   32|  ap_memory |     b_20     |     array    |
|b_21_address0   | out |    6|  ap_memory |     b_21     |     array    |
|b_21_ce0        | out |    1|  ap_memory |     b_21     |     array    |
|b_21_q0         |  in |   32|  ap_memory |     b_21     |     array    |
|b_22_address0   | out |    6|  ap_memory |     b_22     |     array    |
|b_22_ce0        | out |    1|  ap_memory |     b_22     |     array    |
|b_22_q0         |  in |   32|  ap_memory |     b_22     |     array    |
|b_23_address0   | out |    6|  ap_memory |     b_23     |     array    |
|b_23_ce0        | out |    1|  ap_memory |     b_23     |     array    |
|b_23_q0         |  in |   32|  ap_memory |     b_23     |     array    |
|b_24_address0   | out |    6|  ap_memory |     b_24     |     array    |
|b_24_ce0        | out |    1|  ap_memory |     b_24     |     array    |
|b_24_q0         |  in |   32|  ap_memory |     b_24     |     array    |
|b_25_address0   | out |    6|  ap_memory |     b_25     |     array    |
|b_25_ce0        | out |    1|  ap_memory |     b_25     |     array    |
|b_25_q0         |  in |   32|  ap_memory |     b_25     |     array    |
|b_26_address0   | out |    6|  ap_memory |     b_26     |     array    |
|b_26_ce0        | out |    1|  ap_memory |     b_26     |     array    |
|b_26_q0         |  in |   32|  ap_memory |     b_26     |     array    |
|b_27_address0   | out |    6|  ap_memory |     b_27     |     array    |
|b_27_ce0        | out |    1|  ap_memory |     b_27     |     array    |
|b_27_q0         |  in |   32|  ap_memory |     b_27     |     array    |
|b_28_address0   | out |    6|  ap_memory |     b_28     |     array    |
|b_28_ce0        | out |    1|  ap_memory |     b_28     |     array    |
|b_28_q0         |  in |   32|  ap_memory |     b_28     |     array    |
|b_29_address0   | out |    6|  ap_memory |     b_29     |     array    |
|b_29_ce0        | out |    1|  ap_memory |     b_29     |     array    |
|b_29_q0         |  in |   32|  ap_memory |     b_29     |     array    |
|b_30_address0   | out |    6|  ap_memory |     b_30     |     array    |
|b_30_ce0        | out |    1|  ap_memory |     b_30     |     array    |
|b_30_q0         |  in |   32|  ap_memory |     b_30     |     array    |
|b_31_address0   | out |    6|  ap_memory |     b_31     |     array    |
|b_31_ce0        | out |    1|  ap_memory |     b_31     |     array    |
|b_31_q0         |  in |   32|  ap_memory |     b_31     |     array    |
|b_32_address0   | out |    6|  ap_memory |     b_32     |     array    |
|b_32_ce0        | out |    1|  ap_memory |     b_32     |     array    |
|b_32_q0         |  in |   32|  ap_memory |     b_32     |     array    |
|b_33_address0   | out |    6|  ap_memory |     b_33     |     array    |
|b_33_ce0        | out |    1|  ap_memory |     b_33     |     array    |
|b_33_q0         |  in |   32|  ap_memory |     b_33     |     array    |
|b_34_address0   | out |    6|  ap_memory |     b_34     |     array    |
|b_34_ce0        | out |    1|  ap_memory |     b_34     |     array    |
|b_34_q0         |  in |   32|  ap_memory |     b_34     |     array    |
|b_35_address0   | out |    6|  ap_memory |     b_35     |     array    |
|b_35_ce0        | out |    1|  ap_memory |     b_35     |     array    |
|b_35_q0         |  in |   32|  ap_memory |     b_35     |     array    |
|b_36_address0   | out |    6|  ap_memory |     b_36     |     array    |
|b_36_ce0        | out |    1|  ap_memory |     b_36     |     array    |
|b_36_q0         |  in |   32|  ap_memory |     b_36     |     array    |
|b_37_address0   | out |    6|  ap_memory |     b_37     |     array    |
|b_37_ce0        | out |    1|  ap_memory |     b_37     |     array    |
|b_37_q0         |  in |   32|  ap_memory |     b_37     |     array    |
|b_38_address0   | out |    6|  ap_memory |     b_38     |     array    |
|b_38_ce0        | out |    1|  ap_memory |     b_38     |     array    |
|b_38_q0         |  in |   32|  ap_memory |     b_38     |     array    |
|b_39_address0   | out |    6|  ap_memory |     b_39     |     array    |
|b_39_ce0        | out |    1|  ap_memory |     b_39     |     array    |
|b_39_q0         |  in |   32|  ap_memory |     b_39     |     array    |
|b_40_address0   | out |    6|  ap_memory |     b_40     |     array    |
|b_40_ce0        | out |    1|  ap_memory |     b_40     |     array    |
|b_40_q0         |  in |   32|  ap_memory |     b_40     |     array    |
|b_41_address0   | out |    6|  ap_memory |     b_41     |     array    |
|b_41_ce0        | out |    1|  ap_memory |     b_41     |     array    |
|b_41_q0         |  in |   32|  ap_memory |     b_41     |     array    |
|b_42_address0   | out |    6|  ap_memory |     b_42     |     array    |
|b_42_ce0        | out |    1|  ap_memory |     b_42     |     array    |
|b_42_q0         |  in |   32|  ap_memory |     b_42     |     array    |
|b_43_address0   | out |    6|  ap_memory |     b_43     |     array    |
|b_43_ce0        | out |    1|  ap_memory |     b_43     |     array    |
|b_43_q0         |  in |   32|  ap_memory |     b_43     |     array    |
|b_44_address0   | out |    6|  ap_memory |     b_44     |     array    |
|b_44_ce0        | out |    1|  ap_memory |     b_44     |     array    |
|b_44_q0         |  in |   32|  ap_memory |     b_44     |     array    |
|b_45_address0   | out |    6|  ap_memory |     b_45     |     array    |
|b_45_ce0        | out |    1|  ap_memory |     b_45     |     array    |
|b_45_q0         |  in |   32|  ap_memory |     b_45     |     array    |
|b_46_address0   | out |    6|  ap_memory |     b_46     |     array    |
|b_46_ce0        | out |    1|  ap_memory |     b_46     |     array    |
|b_46_q0         |  in |   32|  ap_memory |     b_46     |     array    |
|b_47_address0   | out |    6|  ap_memory |     b_47     |     array    |
|b_47_ce0        | out |    1|  ap_memory |     b_47     |     array    |
|b_47_q0         |  in |   32|  ap_memory |     b_47     |     array    |
|b_48_address0   | out |    6|  ap_memory |     b_48     |     array    |
|b_48_ce0        | out |    1|  ap_memory |     b_48     |     array    |
|b_48_q0         |  in |   32|  ap_memory |     b_48     |     array    |
|b_49_address0   | out |    6|  ap_memory |     b_49     |     array    |
|b_49_ce0        | out |    1|  ap_memory |     b_49     |     array    |
|b_49_q0         |  in |   32|  ap_memory |     b_49     |     array    |
|out_r_address0  | out |   12|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

