Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Apr 29 11:27:18 2024
| Host         : DESKTOP-V8TE6SP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.498        0.000                      0                  616        0.164        0.000                      0                  616        4.500        0.000                       0                   277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.498        0.000                      0                  616        0.164        0.000                      0                  616        4.500        0.000                       0                   277  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 2.502ns (45.439%)  route 3.004ns (54.561%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.628     5.149    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  signal_generate_unit/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  signal_generate_unit/counter_reg[21]/Q
                         net (fo=2, routed)           1.250     6.855    signal_generate_unit/counter_reg[21]
    SLICE_X62Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.979 r  signal_generate_unit/in0_reg[3]_i_9/O
                         net (fo=1, routed)           0.424     7.403    signal_generate_unit/in0_reg[3]_i_9_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.527 r  signal_generate_unit/in0_reg[3]_i_5/O
                         net (fo=1, routed)           0.670     8.197    signal_generate_unit/in0_reg[3]_i_5_n_0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.321 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          0.660     8.982    signal_generate_unit/counter_reg[23]_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.106 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.106    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.638 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  signal_generate_unit/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    signal_generate_unit/counter_reg[24]_i_1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.656 r  signal_generate_unit/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.656    signal_generate_unit/counter_reg[28]_i_1_n_6
    SLICE_X61Y34         FDCE                                         r  signal_generate_unit/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.512    14.853    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y34         FDCE                                         r  signal_generate_unit/counter_reg[29]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X61Y34         FDCE (Setup_fdce_C_D)        0.062    15.154    signal_generate_unit/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 2.481ns (45.230%)  route 3.004ns (54.770%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.628     5.149    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  signal_generate_unit/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  signal_generate_unit/counter_reg[21]/Q
                         net (fo=2, routed)           1.250     6.855    signal_generate_unit/counter_reg[21]
    SLICE_X62Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.979 r  signal_generate_unit/in0_reg[3]_i_9/O
                         net (fo=1, routed)           0.424     7.403    signal_generate_unit/in0_reg[3]_i_9_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.527 r  signal_generate_unit/in0_reg[3]_i_5/O
                         net (fo=1, routed)           0.670     8.197    signal_generate_unit/in0_reg[3]_i_5_n_0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.321 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          0.660     8.982    signal_generate_unit/counter_reg[23]_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.106 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.106    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.638 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  signal_generate_unit/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    signal_generate_unit/counter_reg[24]_i_1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.635 r  signal_generate_unit/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.635    signal_generate_unit/counter_reg[28]_i_1_n_4
    SLICE_X61Y34         FDCE                                         r  signal_generate_unit/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.512    14.853    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y34         FDCE                                         r  signal_generate_unit/counter_reg[31]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X61Y34         FDCE (Setup_fdce_C_D)        0.062    15.154    signal_generate_unit/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 2.407ns (44.481%)  route 3.004ns (55.519%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.628     5.149    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  signal_generate_unit/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  signal_generate_unit/counter_reg[21]/Q
                         net (fo=2, routed)           1.250     6.855    signal_generate_unit/counter_reg[21]
    SLICE_X62Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.979 r  signal_generate_unit/in0_reg[3]_i_9/O
                         net (fo=1, routed)           0.424     7.403    signal_generate_unit/in0_reg[3]_i_9_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.527 r  signal_generate_unit/in0_reg[3]_i_5/O
                         net (fo=1, routed)           0.670     8.197    signal_generate_unit/in0_reg[3]_i_5_n_0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.321 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          0.660     8.982    signal_generate_unit/counter_reg[23]_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.106 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.106    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.638 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  signal_generate_unit/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    signal_generate_unit/counter_reg[24]_i_1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.561 r  signal_generate_unit/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.561    signal_generate_unit/counter_reg[28]_i_1_n_5
    SLICE_X61Y34         FDCE                                         r  signal_generate_unit/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.512    14.853    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y34         FDCE                                         r  signal_generate_unit/counter_reg[30]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X61Y34         FDCE (Setup_fdce_C_D)        0.062    15.154    signal_generate_unit/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 2.391ns (44.317%)  route 3.004ns (55.683%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.628     5.149    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  signal_generate_unit/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  signal_generate_unit/counter_reg[21]/Q
                         net (fo=2, routed)           1.250     6.855    signal_generate_unit/counter_reg[21]
    SLICE_X62Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.979 r  signal_generate_unit/in0_reg[3]_i_9/O
                         net (fo=1, routed)           0.424     7.403    signal_generate_unit/in0_reg[3]_i_9_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.527 r  signal_generate_unit/in0_reg[3]_i_5/O
                         net (fo=1, routed)           0.670     8.197    signal_generate_unit/in0_reg[3]_i_5_n_0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.321 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          0.660     8.982    signal_generate_unit/counter_reg[23]_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.106 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.106    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.638 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  signal_generate_unit/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.322    signal_generate_unit/counter_reg[24]_i_1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.545 r  signal_generate_unit/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.545    signal_generate_unit/counter_reg[28]_i_1_n_7
    SLICE_X61Y34         FDCE                                         r  signal_generate_unit/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.512    14.853    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y34         FDCE                                         r  signal_generate_unit/counter_reg[28]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X61Y34         FDCE (Setup_fdce_C_D)        0.062    15.154    signal_generate_unit/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 2.388ns (44.286%)  route 3.004ns (55.714%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.628     5.149    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  signal_generate_unit/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  signal_generate_unit/counter_reg[21]/Q
                         net (fo=2, routed)           1.250     6.855    signal_generate_unit/counter_reg[21]
    SLICE_X62Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.979 r  signal_generate_unit/in0_reg[3]_i_9/O
                         net (fo=1, routed)           0.424     7.403    signal_generate_unit/in0_reg[3]_i_9_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.527 r  signal_generate_unit/in0_reg[3]_i_5/O
                         net (fo=1, routed)           0.670     8.197    signal_generate_unit/in0_reg[3]_i_5_n_0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.321 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          0.660     8.982    signal_generate_unit/counter_reg[23]_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.106 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.106    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.638 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.542 r  signal_generate_unit/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.542    signal_generate_unit/counter_reg[24]_i_1_n_6
    SLICE_X61Y33         FDCE                                         r  signal_generate_unit/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.511    14.852    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  signal_generate_unit/counter_reg[25]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y33         FDCE (Setup_fdce_C_D)        0.062    15.153    signal_generate_unit/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 2.367ns (44.068%)  route 3.004ns (55.932%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.628     5.149    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  signal_generate_unit/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  signal_generate_unit/counter_reg[21]/Q
                         net (fo=2, routed)           1.250     6.855    signal_generate_unit/counter_reg[21]
    SLICE_X62Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.979 r  signal_generate_unit/in0_reg[3]_i_9/O
                         net (fo=1, routed)           0.424     7.403    signal_generate_unit/in0_reg[3]_i_9_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.527 r  signal_generate_unit/in0_reg[3]_i_5/O
                         net (fo=1, routed)           0.670     8.197    signal_generate_unit/in0_reg[3]_i_5_n_0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.321 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          0.660     8.982    signal_generate_unit/counter_reg[23]_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.106 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.106    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.638 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.521 r  signal_generate_unit/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.521    signal_generate_unit/counter_reg[24]_i_1_n_4
    SLICE_X61Y33         FDCE                                         r  signal_generate_unit/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.511    14.852    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  signal_generate_unit/counter_reg[27]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y33         FDCE (Setup_fdce_C_D)        0.062    15.153    signal_generate_unit/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 2.502ns (47.116%)  route 2.808ns (52.884%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.551     5.072    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  rate_generator_unit/counter_idle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  rate_generator_unit/counter_idle_reg[4]/Q
                         net (fo=3, routed)           0.978     6.506    rate_generator_unit/counter_idle_reg[4]
    SLICE_X50Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.630 r  rate_generator_unit/output_reg[7]_i_10/O
                         net (fo=1, routed)           0.162     6.792    rate_generator_unit/output_reg[7]_i_10_n_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.916 r  rate_generator_unit/output_reg[7]_i_7/O
                         net (fo=1, routed)           0.590     7.506    rate_generator_unit/output_reg[7]_i_7_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.630 f  rate_generator_unit/output_reg[7]_i_2/O
                         net (fo=36, routed)          1.070     8.700    rate_generator_unit/output_reg[7]_i_2_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I1_O)        0.124     8.824 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     8.824    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.356 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.365    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.707    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.935    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.049    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.383 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.383    rate_generator_unit/counter_idle_reg[28]_i_1_n_6
    SLICE_X51Y31         FDRE                                         r  rate_generator_unit/counter_idle_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.442    14.783    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X51Y31         FDRE                                         r  rate_generator_unit/counter_idle_reg[29]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X51Y31         FDRE (Setup_fdre_C_D)        0.062    15.084    rate_generator_unit/counter_idle_reg[29]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 2.293ns (43.287%)  route 3.004ns (56.713%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.628     5.149    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  signal_generate_unit/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  signal_generate_unit/counter_reg[21]/Q
                         net (fo=2, routed)           1.250     6.855    signal_generate_unit/counter_reg[21]
    SLICE_X62Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.979 r  signal_generate_unit/in0_reg[3]_i_9/O
                         net (fo=1, routed)           0.424     7.403    signal_generate_unit/in0_reg[3]_i_9_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.527 r  signal_generate_unit/in0_reg[3]_i_5/O
                         net (fo=1, routed)           0.670     8.197    signal_generate_unit/in0_reg[3]_i_5_n_0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.321 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          0.660     8.982    signal_generate_unit/counter_reg[23]_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.106 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.106    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.638 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.447 r  signal_generate_unit/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.447    signal_generate_unit/counter_reg[24]_i_1_n_5
    SLICE_X61Y33         FDCE                                         r  signal_generate_unit/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.511    14.852    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  signal_generate_unit/counter_reg[26]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y33         FDCE (Setup_fdce_C_D)        0.062    15.153    signal_generate_unit/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 2.481ns (46.906%)  route 2.808ns (53.094%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.551     5.072    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  rate_generator_unit/counter_idle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  rate_generator_unit/counter_idle_reg[4]/Q
                         net (fo=3, routed)           0.978     6.506    rate_generator_unit/counter_idle_reg[4]
    SLICE_X50Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.630 r  rate_generator_unit/output_reg[7]_i_10/O
                         net (fo=1, routed)           0.162     6.792    rate_generator_unit/output_reg[7]_i_10_n_0
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.916 r  rate_generator_unit/output_reg[7]_i_7/O
                         net (fo=1, routed)           0.590     7.506    rate_generator_unit/output_reg[7]_i_7_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.630 f  rate_generator_unit/output_reg[7]_i_2/O
                         net (fo=36, routed)          1.070     8.700    rate_generator_unit/output_reg[7]_i_2_n_0
    SLICE_X51Y24         LUT4 (Prop_lut4_I1_O)        0.124     8.824 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     8.824    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.356 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.365    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.707    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.935    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.049    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.362 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.362    rate_generator_unit/counter_idle_reg[28]_i_1_n_4
    SLICE_X51Y31         FDRE                                         r  rate_generator_unit/counter_idle_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.442    14.783    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X51Y31         FDRE                                         r  rate_generator_unit/counter_idle_reg[31]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X51Y31         FDRE (Setup_fdre_C_D)        0.062    15.084    rate_generator_unit/counter_idle_reg[31]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 2.277ns (43.115%)  route 3.004ns (56.885%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.628     5.149    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  signal_generate_unit/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  signal_generate_unit/counter_reg[21]/Q
                         net (fo=2, routed)           1.250     6.855    signal_generate_unit/counter_reg[21]
    SLICE_X62Y29         LUT4 (Prop_lut4_I0_O)        0.124     6.979 r  signal_generate_unit/in0_reg[3]_i_9/O
                         net (fo=1, routed)           0.424     7.403    signal_generate_unit/in0_reg[3]_i_9_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.527 r  signal_generate_unit/in0_reg[3]_i_5/O
                         net (fo=1, routed)           0.670     8.197    signal_generate_unit/in0_reg[3]_i_5_n_0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.321 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          0.660     8.982    signal_generate_unit/counter_reg[23]_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.106 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.106    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.638 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.638    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.752 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.866 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.866    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.980    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.094    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.208    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.431 r  signal_generate_unit/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.431    signal_generate_unit/counter_reg[24]_i_1_n_7
    SLICE_X61Y33         FDCE                                         r  signal_generate_unit/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.511    14.852    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  signal_generate_unit/counter_reg[24]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y33         FDCE (Setup_fdce_C_D)        0.062    15.153    signal_generate_unit/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/output_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.428%)  route 0.128ns (47.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.554     1.437    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X55Y26         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  signal_generate_unit/counter_out_reg_reg[6]/Q
                         net (fo=3, routed)           0.128     1.706    rate_generator_unit/output_reg_reg[7]_0[6]
    SLICE_X57Y26         FDRE                                         r  rate_generator_unit/output_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.822     1.949    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  rate_generator_unit/output_reg_reg[6]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X57Y26         FDRE (Hold_fdre_C_D)         0.071     1.542    rate_generator_unit/output_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 signal_generate_unit/edge_detect_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/edge_detect_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.003%)  route 0.130ns (47.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.590     1.473    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y33         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  signal_generate_unit/edge_detect_1_reg[0]/Q
                         net (fo=3, routed)           0.130     1.744    signal_generate_unit/edge_detect_1[0]
    SLICE_X59Y33         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.857     1.984    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y33         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[1]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X59Y33         FDCE (Hold_fdce_C_D)         0.066     1.572    signal_generate_unit/edge_detect_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.556     1.439    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  rate_generator_unit/output_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  rate_generator_unit/output_reg_reg[2]/Q
                         net (fo=1, routed)           0.105     1.685    Inst_UART_TX_CTRL/Q[2]
    SLICE_X57Y27         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.824     1.951    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X57Y27         FDRE (Hold_fdre_C_D)         0.047     1.501    Inst_UART_TX_CTRL/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/output_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.429%)  route 0.150ns (51.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.554     1.437    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X55Y26         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  signal_generate_unit/counter_out_reg_reg[4]/Q
                         net (fo=4, routed)           0.150     1.728    rate_generator_unit/output_reg_reg[7]_0[4]
    SLICE_X57Y26         FDRE                                         r  rate_generator_unit/output_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.822     1.949    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  rate_generator_unit/output_reg_reg[4]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X57Y26         FDRE (Hold_fdre_C_D)         0.072     1.543    rate_generator_unit/output_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.556     1.439    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  rate_generator_unit/output_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  rate_generator_unit/output_reg_reg[3]/Q
                         net (fo=1, routed)           0.106     1.686    Inst_UART_TX_CTRL/Q[3]
    SLICE_X57Y27         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.824     1.951    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X57Y27         FDRE (Hold_fdre_C_D)         0.047     1.501    Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.509%)  route 0.169ns (54.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.556     1.439    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  rate_generator_unit/output_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  rate_generator_unit/output_reg_reg[7]/Q
                         net (fo=1, routed)           0.169     1.749    Inst_UART_TX_CTRL/Q[7]
    SLICE_X57Y27         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.824     1.951    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[8]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X57Y27         FDRE (Hold_fdre_C_D)         0.078     1.551    Inst_UART_TX_CTRL/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.556     1.439    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  rate_generator_unit/output_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  rate_generator_unit/output_reg_reg[6]/Q
                         net (fo=1, routed)           0.114     1.681    Inst_UART_TX_CTRL/Q[6]
    SLICE_X57Y27         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.824     1.951    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X57Y27         FDRE (Hold_fdre_C_D)         0.023     1.477    Inst_UART_TX_CTRL/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/output_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.031%)  route 0.165ns (53.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.554     1.437    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X55Y26         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  signal_generate_unit/counter_out_reg_reg[0]/Q
                         net (fo=8, routed)           0.165     1.743    rate_generator_unit/output_reg_reg[7]_0[0]
    SLICE_X55Y27         FDRE                                         r  rate_generator_unit/output_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.824     1.951    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  rate_generator_unit/output_reg_reg[0]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X55Y27         FDRE (Hold_fdre_C_D)         0.070     1.522    rate_generator_unit/output_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_out_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.188ns (49.029%)  route 0.195ns (50.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.554     1.437    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X55Y26         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  signal_generate_unit/counter_out_reg_reg[0]/Q
                         net (fo=8, routed)           0.195     1.774    signal_generate_unit/Q[0]
    SLICE_X54Y26         LUT5 (Prop_lut5_I2_O)        0.047     1.821 r  signal_generate_unit/counter_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.821    signal_generate_unit/counter_out0_in[3]
    SLICE_X54Y26         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.822     1.949    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[3]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X54Y26         FDCE (Hold_fdce_C_D)         0.131     1.581    signal_generate_unit/counter_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 signal_generate_unit/edge_detect_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/edge_detect_0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.745%)  route 0.205ns (59.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.590     1.473    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y33         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  signal_generate_unit/edge_detect_0_reg[0]/Q
                         net (fo=3, routed)           0.205     1.819    signal_generate_unit/edge_detect_0[0]
    SLICE_X59Y33         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.857     1.984    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y33         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[1]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X59Y33         FDCE (Hold_fdce_C_D)         0.070     1.576    signal_generate_unit/edge_detect_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y31   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y31   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y28   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y28   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y29   Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y29   Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y29   Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y29   Inst_UART_TX_CTRL/bitIndex_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y31   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y31   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y31   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y31   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y31   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y31   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y31   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y31   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   Inst_UART_TX_CTRL/bitIndex_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.318ns  (logic 4.748ns (46.020%)  route 5.570ns (53.980%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.617     5.138    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  signal_generate_unit/in0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  signal_generate_unit/in0_reg_reg[2]/Q
                         net (fo=14, routed)          1.191     6.847    signal_generate_unit/in0_reg_reg_n_0_[2]
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.152     6.999 f  signal_generate_unit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.323     7.322    signal_generate_unit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.326     7.648 r  signal_generate_unit/sseg_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.961     8.609    signal_generate_unit/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.733 r  signal_generate_unit/sseg_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           1.098     9.830    signal_generate_unit/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.954 r  signal_generate_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.998    11.952    sseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.456 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.456    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.047ns  (logic 4.780ns (47.572%)  route 5.267ns (52.428%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.617     5.138    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  signal_generate_unit/in0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  signal_generate_unit/in0_reg_reg[2]/Q
                         net (fo=14, routed)          1.191     6.847    signal_generate_unit/in0_reg_reg_n_0_[2]
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.152     6.999 f  signal_generate_unit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.323     7.322    signal_generate_unit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.326     7.648 r  signal_generate_unit/sseg_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.961     8.609    signal_generate_unit/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.733 r  signal_generate_unit/sseg_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           1.095     9.827    signal_generate_unit/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.124     9.951 r  signal_generate_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.698    11.650    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.185 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.185    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.746ns  (logic 4.779ns (49.037%)  route 4.967ns (50.963%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.617     5.138    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  signal_generate_unit/in0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  signal_generate_unit/in0_reg_reg[2]/Q
                         net (fo=14, routed)          1.191     6.847    signal_generate_unit/in0_reg_reg_n_0_[2]
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.152     6.999 f  signal_generate_unit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.323     7.322    signal_generate_unit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.326     7.648 r  signal_generate_unit/sseg_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.961     8.609    signal_generate_unit/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.733 r  signal_generate_unit/sseg_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.818     9.551    signal_generate_unit/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.675 r  signal_generate_unit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674    11.349    sseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.884 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.884    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.672ns  (logic 4.773ns (49.350%)  route 4.899ns (50.650%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.617     5.138    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  signal_generate_unit/in0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  signal_generate_unit/in0_reg_reg[2]/Q
                         net (fo=14, routed)          1.191     6.847    signal_generate_unit/in0_reg_reg_n_0_[2]
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.152     6.999 f  signal_generate_unit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.323     7.322    signal_generate_unit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.326     7.648 r  signal_generate_unit/sseg_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           1.101     8.749    signal_generate_unit/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.873 r  signal_generate_unit/sseg_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.476     9.348    signal_generate_unit/sseg_OBUF[4]_inst_i_2_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.472 r  signal_generate_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.809    11.281    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.810 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.810    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.538ns  (logic 4.764ns (49.947%)  route 4.774ns (50.053%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.617     5.138    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  signal_generate_unit/in0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  signal_generate_unit/in0_reg_reg[2]/Q
                         net (fo=14, routed)          1.191     6.847    signal_generate_unit/in0_reg_reg_n_0_[2]
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.152     6.999 f  signal_generate_unit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.323     7.322    signal_generate_unit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.326     7.648 r  signal_generate_unit/sseg_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           1.101     8.749    signal_generate_unit/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.873 r  signal_generate_unit/sseg_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.315     9.188    signal_generate_unit/sseg_OBUF[4]_inst_i_2_n_0
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.124     9.312 r  signal_generate_unit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.844    11.156    sseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.676 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.676    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.283ns  (logic 4.036ns (43.476%)  route 5.247ns (56.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.554     5.075    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X54Y27         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDSE (Prop_fdse_C_Q)         0.518     5.593 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           5.247    10.840    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.358 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.358    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.043ns  (logic 4.651ns (51.439%)  route 4.391ns (48.561%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.617     5.138    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  signal_generate_unit/in0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  signal_generate_unit/in0_reg_reg[2]/Q
                         net (fo=14, routed)          1.191     6.847    signal_generate_unit/in0_reg_reg_n_0_[2]
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.152     6.999 f  signal_generate_unit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.323     7.322    signal_generate_unit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.326     7.648 r  signal_generate_unit/sseg_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.806     8.454    signal_generate_unit/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.578 r  signal_generate_unit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.071    10.649    sseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.181 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.181    sseg[6]
    U7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.633ns  (logic 4.339ns (50.257%)  route 4.294ns (49.743%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.618     5.139    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  signal_generate_unit/in1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  signal_generate_unit/in1_reg_reg[3]/Q
                         net (fo=10, routed)          1.294     6.889    signal_generate_unit/in1_reg_reg_n_0_[3]
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.013 r  signal_generate_unit/sseg_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           1.016     8.029    signal_generate_unit/sseg_OBUF[0]_inst_i_6_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.153 r  signal_generate_unit/sseg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.326     8.479    signal_generate_unit/sseg_OBUF[0]_inst_i_5_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.603 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.659    10.262    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.772 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.772    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 4.319ns (55.974%)  route 3.397ns (44.026%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.619     5.140    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=34, routed)          1.394     6.990    displayer_unit/sel[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.152     7.142 r  displayer_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.003     9.145    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711    12.856 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.856    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.395ns  (logic 4.103ns (55.487%)  route 3.292ns (44.513%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.619     5.140    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=34, routed)          1.404     7.000    displayer_unit/sel[0]
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.124     7.124 r  displayer_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.888     9.012    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.535 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.535    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generate_unit/in3_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.422ns (69.382%)  route 0.628ns (30.618%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.582     1.465    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  signal_generate_unit/in3_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  signal_generate_unit/in3_reg_reg[2]/Q
                         net (fo=12, routed)          0.287     1.893    signal_generate_unit/in3_reg[2]
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.938 r  signal_generate_unit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.340     2.279    sseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.515 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.515    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in3_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.443ns (70.118%)  route 0.615ns (29.882%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.582     1.465    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  signal_generate_unit/in3_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  signal_generate_unit/in3_reg_reg[2]/Q
                         net (fo=12, routed)          0.171     1.778    signal_generate_unit/in3_reg[2]
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  signal_generate_unit/sseg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.118     1.940    signal_generate_unit/sseg_OBUF[0]_inst_i_5_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.985 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.311    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.523 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.523    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.410ns (66.151%)  route 0.721ns (33.849%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.582     1.465    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=34, routed)          0.296     1.903    displayer_unit/sel[1]
    SLICE_X61Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.948 r  displayer_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.425     2.373    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.597 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.597    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in3_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.452ns (68.101%)  route 0.680ns (31.899%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.584     1.467    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  signal_generate_unit/in3_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  signal_generate_unit/in3_reg_reg[1]/Q
                         net (fo=12, routed)          0.155     1.763    signal_generate_unit/in3_reg[1]
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  signal_generate_unit/sseg_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.126     1.934    signal_generate_unit/sseg_OBUF[4]_inst_i_2_n_0
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.979 r  signal_generate_unit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.378    sseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.599 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.599    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.461ns (67.954%)  route 0.689ns (32.046%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.582     1.465    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=34, routed)          0.253     1.859    displayer_unit/sel[0]
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.043     1.902 r  displayer_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.437     2.338    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.277     3.616 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.616    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in3_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.461ns (67.174%)  route 0.714ns (32.826%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.584     1.467    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  signal_generate_unit/in3_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  signal_generate_unit/in3_reg_reg[1]/Q
                         net (fo=12, routed)          0.155     1.763    signal_generate_unit/in3_reg[1]
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  signal_generate_unit/sseg_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.184     1.991    signal_generate_unit/sseg_OBUF[4]_inst_i_2_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.045     2.036 r  signal_generate_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.376     2.412    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.642 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.642    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.386ns (62.458%)  route 0.833ns (37.542%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.582     1.465    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=34, routed)          0.438     2.044    displayer_unit/sel[1]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.045     2.089 r  displayer_unit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.484    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.685 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.685    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.437ns (64.547%)  route 0.789ns (35.453%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.582     1.465    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=34, routed)          0.274     1.881    signal_generate_unit/sel[0]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.926 r  signal_generate_unit/sseg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.977    signal_generate_unit/sseg_OBUF[5]_inst_i_3_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.045     2.022 r  signal_generate_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.463     2.485    sseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.691 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.691    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.467ns (65.692%)  route 0.766ns (34.308%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.582     1.465    displayer_unit/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=34, routed)          0.281     1.887    signal_generate_unit/sel[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.932 r  signal_generate_unit/sseg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.067    signal_generate_unit/sseg_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.045     2.112 r  signal_generate_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.350     2.462    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.699 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.699    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.463ns (64.073%)  route 0.821ns (35.927%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.581     1.464    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  signal_generate_unit/in2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  signal_generate_unit/in2_reg_reg[0]/Q
                         net (fo=12, routed)          0.228     1.833    signal_generate_unit/in2_reg[0]
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.878 r  signal_generate_unit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.104     1.982    signal_generate_unit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.045     2.027 r  signal_generate_unit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.488     2.516    sseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.748 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.748    sseg[6]
    U7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           246 Endpoints
Min Delay           246 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.955ns  (logic 1.577ns (22.672%)  route 5.378ns (77.328%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.273     5.726    signal_generate_unit/reset_IBUF
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.124     5.850 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.105     6.955    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y36         FDRE                                         r  signal_generate_unit/counter_idle0_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514     4.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  signal_generate_unit/counter_idle0_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.955ns  (logic 1.577ns (22.672%)  route 5.378ns (77.328%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.273     5.726    signal_generate_unit/reset_IBUF
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.124     5.850 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.105     6.955    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y36         FDRE                                         r  signal_generate_unit/counter_idle0_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514     4.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  signal_generate_unit/counter_idle0_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.955ns  (logic 1.577ns (22.672%)  route 5.378ns (77.328%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.273     5.726    signal_generate_unit/reset_IBUF
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.124     5.850 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          1.105     6.955    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y36         FDRE                                         r  signal_generate_unit/counter_idle0_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514     4.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  signal_generate_unit/counter_idle0_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/edge_detect_2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.918ns  (logic 1.577ns (22.794%)  route 5.341ns (77.206%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.556     6.009    signal_generate_unit/reset_IBUF
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.133 r  signal_generate_unit/edge_detect_2[0]_i_1/O
                         net (fo=1, routed)           0.785     6.918    signal_generate_unit/edge_detect_2[0]_i_1_n_0
    SLICE_X59Y32         FDRE                                         r  signal_generate_unit/edge_detect_2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.510     4.851    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y32         FDRE                                         r  signal_generate_unit/edge_detect_2_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 1.577ns (23.144%)  route 5.236ns (76.856%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.273     5.726    signal_generate_unit/reset_IBUF
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.124     5.850 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.963     6.813    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y35         FDRE                                         r  signal_generate_unit/counter_idle0_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514     4.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  signal_generate_unit/counter_idle0_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 1.577ns (23.144%)  route 5.236ns (76.856%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.273     5.726    signal_generate_unit/reset_IBUF
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.124     5.850 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.963     6.813    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y35         FDRE                                         r  signal_generate_unit/counter_idle0_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514     4.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  signal_generate_unit/counter_idle0_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 1.577ns (23.144%)  route 5.236ns (76.856%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.273     5.726    signal_generate_unit/reset_IBUF
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.124     5.850 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.963     6.813    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y35         FDRE                                         r  signal_generate_unit/counter_idle0_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514     4.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  signal_generate_unit/counter_idle0_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle0_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 1.577ns (23.144%)  route 5.236ns (76.856%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.273     5.726    signal_generate_unit/reset_IBUF
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.124     5.850 r  signal_generate_unit/counter_idle0[31]_i_1/O
                         net (fo=32, routed)          0.963     6.813    signal_generate_unit/counter_idle0[31]_i_1_n_0
    SLICE_X63Y35         FDRE                                         r  signal_generate_unit/counter_idle0_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514     4.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  signal_generate_unit/counter_idle0_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.743ns  (logic 1.577ns (23.385%)  route 5.166ns (76.615%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.275     5.728    signal_generate_unit/reset_IBUF
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.852 r  signal_generate_unit/counter_idle1[31]_i_1/O
                         net (fo=32, routed)          0.891     6.743    signal_generate_unit/counter_idle1[31]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  signal_generate_unit/counter_idle1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.512     4.853    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  signal_generate_unit/counter_idle1_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.743ns  (logic 1.577ns (23.385%)  route 5.166ns (76.615%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.275     5.728    signal_generate_unit/reset_IBUF
    SLICE_X59Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.852 r  signal_generate_unit/counter_idle1[31]_i_1/O
                         net (fo=32, routed)          0.891     6.743    signal_generate_unit/counter_idle1[31]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  signal_generate_unit/counter_idle1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.512     4.853    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  signal_generate_unit/counter_idle1_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[2]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.221ns (20.882%)  route 0.839ns (79.118%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  JA[2] (IN)
                         net (fo=0)                   0.000     0.000    JA[2]
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  JA_IBUF[2]_inst/O
                         net (fo=1, routed)           0.839     1.060    signal_generate_unit/JA_IBUF[2]
    SLICE_X59Y32         FDRE                                         r  signal_generate_unit/edge_detect_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.856     1.983    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y32         FDRE                                         r  signal_generate_unit/edge_detect_2_reg[0]/C

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.229ns (19.511%)  route 0.946ns (80.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (IN)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA_IBUF[1]_inst/O
                         net (fo=1, routed)           0.946     1.175    signal_generate_unit/JA_IBUF[1]
    SLICE_X62Y33         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.859     1.986    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y33         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/C

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.218ns (14.365%)  route 1.301ns (85.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           1.301     1.520    signal_generate_unit/JA_IBUF[0]
    SLICE_X62Y33         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.859     1.986    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y33         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/m_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.582ns  (logic 0.266ns (16.813%)  route 1.316ns (83.187%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.316     1.537    rate_generator_unit/reset_IBUF
    SLICE_X53Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.582 r  rate_generator_unit/m_tick_i_1/O
                         net (fo=1, routed)           0.000     1.582    rate_generator_unit/m_tick_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  rate_generator_unit/m_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.825     1.952    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  rate_generator_unit/m_tick_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.221ns (13.582%)  route 1.406ns (86.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.406     1.627    signal_generate_unit/reset_IBUF
    SLICE_X55Y26         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.822     1.949    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X55Y26         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.221ns (13.582%)  route 1.406ns (86.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.406     1.627    signal_generate_unit/reset_IBUF
    SLICE_X54Y26         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.822     1.949    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.221ns (13.582%)  route 1.406ns (86.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.406     1.627    signal_generate_unit/reset_IBUF
    SLICE_X54Y26         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.822     1.949    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.221ns (13.582%)  route 1.406ns (86.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.406     1.627    signal_generate_unit/reset_IBUF
    SLICE_X54Y26         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.822     1.949    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.221ns (13.582%)  route 1.406ns (86.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.406     1.627    signal_generate_unit/reset_IBUF
    SLICE_X55Y26         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.822     1.949    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X55Y26         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.221ns (13.582%)  route 1.406ns (86.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.406     1.627    signal_generate_unit/reset_IBUF
    SLICE_X54Y26         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.822     1.949    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[5]/C





