/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_364249233993425dbe39fd5246d7baad.v:2.7-15.10" *)
module top(E, A, B, C, D, S1, S0, Y);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_364249233993425dbe39fd5246d7baad.v:4.11-4.12" *)
  input A;
  wire A;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_364249233993425dbe39fd5246d7baad.v:4.14-4.15" *)
  input B;
  wire B;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_364249233993425dbe39fd5246d7baad.v:4.17-4.18" *)
  input C;
  wire C;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_364249233993425dbe39fd5246d7baad.v:4.20-4.21" *)
  input D;
  wire D;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_364249233993425dbe39fd5246d7baad.v:3.11-3.12" *)
  input E;
  wire E;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_364249233993425dbe39fd5246d7baad.v:6.11-6.13" *)
  input S0;
  wire S0;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_364249233993425dbe39fd5246d7baad.v:5.11-5.13" *)
  input S1;
  wire S1;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_364249233993425dbe39fd5246d7baad.v:7.12-7.13" *)
  output Y;
  wire Y;
  \$_NOT_  _16_ (
    .A(S0),
    .Y(_15_)
  );
  \$_NOT_  _17_ (
    .A(S1),
    .Y(_00_)
  );
  \$_NOT_  _18_ (
    .A(D),
    .Y(_01_)
  );
  \$_NOT_  _19_ (
    .A(C),
    .Y(_02_)
  );
  \$_NOT_  _20_ (
    .A(B),
    .Y(_03_)
  );
  \$_NOT_  _21_ (
    .A(A),
    .Y(_04_)
  );
  \$_NOT_  _22_ (
    .A(E),
    .Y(_05_)
  );
  \$_NOR_  _23_ (
    .A(_15_),
    .B(_01_),
    .Y(_06_)
  );
  \$_NOR_  _24_ (
    .A(S0),
    .B(_02_),
    .Y(_07_)
  );
  \$_NOR_  _25_ (
    .A(_06_),
    .B(_07_),
    .Y(_08_)
  );
  \$_NOR_  _26_ (
    .A(_00_),
    .B(_08_),
    .Y(_09_)
  );
  \$_NOR_  _27_ (
    .A(_15_),
    .B(_03_),
    .Y(_10_)
  );
  \$_NOR_  _28_ (
    .A(S0),
    .B(_04_),
    .Y(_11_)
  );
  \$_NOR_  _29_ (
    .A(_10_),
    .B(_11_),
    .Y(_12_)
  );
  \$_NOR_  _30_ (
    .A(S1),
    .B(_12_),
    .Y(_13_)
  );
  \$_NOR_  _31_ (
    .A(_09_),
    .B(_13_),
    .Y(_14_)
  );
  \$_NOR_  _32_ (
    .A(_05_),
    .B(_14_),
    .Y(Y)
  );
endmodule
