[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/YosysDsp/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v:20: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.vh".
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v:21: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.vh".
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v:20: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.vh".
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v:21: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.vh".
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v:21: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.vh".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v:74:1: No timescale set for "boxcar".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v:42:1: No timescale set for "delayw".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v:40:1: No timescale set for "dspswitch".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v:44:1: No timescale set for "fastfir".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v:1:1: No timescale set for "fastfir_dynamictaps".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v:1:1: No timescale set for "fastfir_fixedtaps".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v:55:1: No timescale set for "firtap".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v:41:1: No timescale set for "genericfir".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v:41:1: No timescale set for "iiravg".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v:46:1: No timescale set for "lfsr".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v:41:1: No timescale set for "lfsr_fib".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v:41:1: No timescale set for "lfsr_gal".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v:41:1: No timescale set for "shalfband".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v:46:1: No timescale set for "slowfil".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v:1:1: No timescale set for "slowfil_fixedtaps".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v:49:1: No timescale set for "slowfil_srl".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v:1:1: No timescale set for "slowfil_srl_fixedtaps".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v:45:1: No timescale set for "slowsymf".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v:47:1: No timescale set for "smplfir".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v:74:1: Compile module "work@boxcar".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v:42:1: Compile module "work@delayw".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v:40:1: Compile module "work@dspswitch".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v:44:1: Compile module "work@fastfir".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v:1:1: Compile module "work@fastfir_dynamictaps".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v:1:1: Compile module "work@fastfir_fixedtaps".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v:55:1: Compile module "work@firtap".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v:41:1: Compile module "work@genericfir".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v:41:1: Compile module "work@iiravg".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v:46:1: Compile module "work@lfsr".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v:41:1: Compile module "work@lfsr_fib".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v:41:1: Compile module "work@lfsr_gal".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v:41:1: Compile module "work@shalfband".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v:46:1: Compile module "work@slowfil".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v:1:1: Compile module "work@slowfil_fixedtaps".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v:49:1: Compile module "work@slowfil_srl".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v:1:1: Compile module "work@slowfil_srl_fixedtaps".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v:45:1: Compile module "work@slowsymf".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v:47:1: Compile module "work@smplfir".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                99
assignment                                           267
begin                                                 50
bit_select                                            82
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                             769
cont_assign                                           44
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                         99
function                                               9
gen_if                                                 4
gen_if_else                                            9
gen_region                                            12
if_else                                               65
if_stmt                                               59
include_file_info                                      6
initial                                               92
int_typespec                                          78
int_var                                                4
io_decl                                               11
logic_net                                            241
logic_typespec                                       246
logic_var                                              6
module_inst                                           19
named_begin                                            6
operation                                            611
package                                                1
param_assign                                         102
parameter                                            102
part_select                                           38
port                                                 160
range                                                181
ref_module                                             4
ref_obj                                             1225
ref_typespec                                         398
string_typespec                                        4
sys_func_call                                         10
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysDsp/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/YosysDsp/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/YosysDsp/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:20:10, endln:20:22
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:21:10, endln:21:21
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:20:10, endln:20:22
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:21:10, endln:21:21
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:21:10, endln:21:22
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.vh
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:23:10, endln:23:26
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.vh
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (unnamed)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::new)
        |vpiParent:
        \_class_var: (work@mailbox::new), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@mailbox::new::bound)
        |vpiParent:
        \_io_decl: (bound), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new::bound
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::num)
        |vpiParent:
        \_int_var: (work@mailbox::num), line:6:14, endln:6:17
        |vpiFullName:work@mailbox::num
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:17
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_get)
        |vpiParent:
        \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
        |vpiFullName:work@mailbox::try_get
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_peek)
        |vpiParent:
        \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
        |vpiFullName:work@mailbox::try_peek
        |vpiActual:
        \_int_typespec: , line:24:14, endln:24:17
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_ref_typespec: (work@process::self)
        |vpiParent:
        \_class_var: (work@process::self), line:34:21, endln:34:28
        |vpiFullName:work@process::self
        |vpiActual:
        \_class_typespec: , line:34:21, endln:34:28
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_ref_typespec: (work@process::status)
        |vpiParent:
        \_enum_var: (work@process::status), line:37:14, endln:37:19
        |vpiFullName:work@process::status
        |vpiActual:
        \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::new)
        |vpiParent:
        \_class_var: (work@semaphore::new), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::new::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new::keyCount
        |vpiActual:
        \_int_typespec: , line:57:18, endln:57:21
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::put::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:60:18, endln:60:26
        |vpiFullName:work@semaphore::put::keyCount
        |vpiActual:
        \_int_typespec: , line:60:14, endln:60:17
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:63:18, endln:63:26
        |vpiFullName:work@semaphore::get::keyCount
        |vpiActual:
        \_int_typespec: , line:63:14, endln:63:17
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::try_get)
        |vpiParent:
        \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
        |vpiFullName:work@semaphore::try_get
        |vpiActual:
        \_int_typespec: , line:66:14, endln:66:17
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::try_get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:66:30, endln:66:38
        |vpiFullName:work@semaphore::try_get::keyCount
        |vpiActual:
        \_int_typespec: , line:66:26, endln:66:29
|uhdmallModules:
\_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@boxcar
  |vpiParameter:
  \_parameter: (work@boxcar.IW), line:75:12, endln:75:14
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |UINT:16
    |vpiTypespec:
    \_ref_typespec: (work@boxcar.IW)
      |vpiParent:
      \_parameter: (work@boxcar.IW), line:75:12, endln:75:14
      |vpiFullName:work@boxcar.IW
      |vpiActual:
      \_int_typespec: , line:75:2, endln:77:17
    |vpiName:IW
    |vpiFullName:work@boxcar.IW
  |vpiParameter:
  \_parameter: (work@boxcar.LGMEM), line:76:4, endln:76:9
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |UINT:6
    |vpiTypespec:
    \_ref_typespec: (work@boxcar.LGMEM)
      |vpiParent:
      \_parameter: (work@boxcar.LGMEM), line:76:4, endln:76:9
      |vpiFullName:work@boxcar.LGMEM
      |vpiActual:
      \_int_typespec: , line:75:2, endln:77:17
    |vpiName:LGMEM
    |vpiFullName:work@boxcar.LGMEM
  |vpiParameter:
  \_parameter: (work@boxcar.OW), line:77:4, endln:77:6
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiName:OW
    |vpiFullName:work@boxcar.OW
  |vpiParameter:
  \_parameter: (work@boxcar.FIXED_NAVG), line:78:18, endln:78:28
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@boxcar.FIXED_NAVG)
      |vpiParent:
      \_parameter: (work@boxcar.FIXED_NAVG), line:78:18, endln:78:28
      |vpiFullName:work@boxcar.FIXED_NAVG
      |vpiActual:
      \_int_typespec: , line:78:12, endln:78:17
    |vpiName:FIXED_NAVG
    |vpiFullName:work@boxcar.FIXED_NAVG
  |vpiParameter:
  \_parameter: (work@boxcar.OPT_SIGNED), line:79:18, endln:79:28
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |BIN:1
    |vpiTypespec:
    \_ref_typespec: (work@boxcar.OPT_SIGNED)
      |vpiParent:
      \_parameter: (work@boxcar.OPT_SIGNED), line:79:18, endln:79:28
      |vpiFullName:work@boxcar.OPT_SIGNED
      |vpiActual:
      \_int_typespec: , line:79:12, endln:79:17
    |vpiName:OPT_SIGNED
    |vpiFullName:work@boxcar.OPT_SIGNED
  |vpiParameter:
  \_parameter: (work@boxcar.INITIAL_NAVG), line:83:26, endln:83:38
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiTypespec:
    \_ref_typespec: (work@boxcar.INITIAL_NAVG)
      |vpiParent:
      \_parameter: (work@boxcar.INITIAL_NAVG), line:83:26, endln:83:38
      |vpiFullName:work@boxcar.INITIAL_NAVG
      |vpiActual:
      \_int_typespec: , line:83:12, endln:83:25
    |vpiName:INITIAL_NAVG
    |vpiFullName:work@boxcar.INITIAL_NAVG
  |vpiParamAssign:
  \_param_assign: , line:75:12, endln:75:17
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiRhs:
    \_constant: , line:75:15, endln:75:17
      |vpiParent:
      \_param_assign: , line:75:12, endln:75:17
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
      |vpiTypespec:
      \_ref_typespec: (work@boxcar)
        |vpiParent:
        \_constant: , line:75:15, endln:75:17
        |vpiFullName:work@boxcar
        |vpiActual:
        \_int_typespec: , line:75:2, endln:77:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@boxcar.IW), line:75:12, endln:75:14
  |vpiParamAssign:
  \_param_assign: , line:76:4, endln:76:11
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiRhs:
    \_constant: , line:76:10, endln:76:11
      |vpiParent:
      \_param_assign: , line:76:4, endln:76:11
      |vpiDecompile:6
      |vpiSize:64
      |UINT:6
      |vpiTypespec:
      \_ref_typespec: (work@boxcar)
        |vpiParent:
        \_constant: , line:76:10, endln:76:11
        |vpiFullName:work@boxcar
        |vpiActual:
        \_int_typespec: , line:75:2, endln:77:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@boxcar.LGMEM), line:76:4, endln:76:9
  |vpiParamAssign:
  \_param_assign: , line:77:4, endln:77:17
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiRhs:
    \_operation: , line:77:8, endln:77:16
      |vpiParent:
      \_param_assign: , line:77:4, endln:77:17
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (work@boxcar.IW), line:77:8, endln:77:10
        |vpiParent:
        \_operation: , line:77:8, endln:77:16
        |vpiName:IW
        |vpiFullName:work@boxcar.IW
      |vpiOperand:
      \_ref_obj: (work@boxcar.LGMEM), line:77:11, endln:77:16
        |vpiParent:
        \_operation: , line:77:8, endln:77:16
        |vpiName:LGMEM
        |vpiFullName:work@boxcar.LGMEM
    |vpiLhs:
    \_parameter: (work@boxcar.OW), line:77:4, endln:77:6
  |vpiParamAssign:
  \_param_assign: , line:78:18, endln:78:33
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiRhs:
    \_constant: , line:78:29, endln:78:33
      |vpiParent:
      \_param_assign: , line:78:18, endln:78:33
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@boxcar)
        |vpiParent:
        \_constant: , line:78:29, endln:78:33
        |vpiFullName:work@boxcar
        |vpiActual:
        \_int_typespec: , line:78:12, endln:78:17
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@boxcar.FIXED_NAVG), line:78:18, endln:78:28
  |vpiParamAssign:
  \_param_assign: , line:79:18, endln:79:33
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiRhs:
    \_constant: , line:79:29, endln:79:33
      |vpiParent:
      \_param_assign: , line:79:18, endln:79:33
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_ref_typespec: (work@boxcar)
        |vpiParent:
        \_constant: , line:79:29, endln:79:33
        |vpiFullName:work@boxcar
        |vpiActual:
        \_int_typespec: , line:79:12, endln:79:17
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@boxcar.OPT_SIGNED), line:79:18, endln:79:28
  |vpiParamAssign:
  \_param_assign: , line:83:26, endln:83:42
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiRhs:
    \_operation: , line:83:40, endln:83:42
      |vpiParent:
      \_param_assign: , line:83:26, endln:83:42
      |vpiOpType:1
      |vpiOperand:
      \_constant: , line:83:41, endln:83:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@boxcar.INITIAL_NAVG), line:83:26, endln:83:38
  |vpiDefName:work@boxcar
  |vpiNet:
  \_logic_net: (work@boxcar.full), line:92:8, endln:92:12
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiTypespec:
    \_ref_typespec: (work@boxcar.full)
      |vpiParent:
      \_logic_net: (work@boxcar.full), line:92:8, endln:92:12
      |vpiFullName:work@boxcar.full
      |vpiActual:
      \_logic_typespec: , line:92:2, endln:92:5
    |vpiName:full
    |vpiFullName:work@boxcar.full
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@boxcar.rdaddr), line:93:20, endln:93:26
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiTypespec:
    \_ref_typespec: (work@boxcar.rdaddr)
      |vpiParent:
      \_logic_net: (work@boxcar.rdaddr), line:93:20, endln:93:26
      |vpiFullName:work@boxcar.rdaddr
      |vpiActual:
      \_logic_typespec: , line:93:2, endln:93:19
    |vpiName:rdaddr
    |vpiFullName:work@boxcar.rdaddr
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@boxcar.wraddr), line:93:28, endln:93:34
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiTypespec:
    \_ref_typespec: (work@boxcar.wraddr)
      |vpiParent:
      \_logic_net: (work@boxcar.wraddr), line:93:28, endln:93:34
      |vpiFullName:work@boxcar.wraddr
      |vpiActual:
      \_logic_typespec: , line:93:2, endln:93:19
    |vpiName:wraddr
    |vpiFullName:work@boxcar.wraddr
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@boxcar.mem), line:94:17, endln:94:20
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiTypespec:
    \_ref_typespec: (work@boxcar.mem)
      |vpiParent:
      \_logic_net: (work@boxcar.mem), line:94:17, endln:94:20
      |vpiFullName:work@boxcar.mem
      |vpiActual:
      \_logic_typespec: , line:94:2, endln:94:39
    |vpiName:mem
    |vpiFullName:work@boxcar.mem
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@boxcar.preval), line:95:17, endln:95:23
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiTypespec:
    \_ref_typespec: (work@boxcar.preval)
      |vpiParent:
      \_logic_net: (work@boxcar.preval), line:95:17, endln:95:23
      |vpiFullName:work@boxcar.preval
      |vpiActual:
      \_logic_typespec: , line:95:2, endln:95:16
    |vpiName:preval
    |vpiFullName:work@boxcar.preval
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@boxcar.memval), line:95:25, endln:95:31
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiTypespec:
    \_ref_typespec: (work@boxcar.memval)
      |vpiParent:
      \_logic_net: (work@boxcar.memval), line:95:25, endln:95:31
      |vpiFullName:work@boxcar.memval
      |vpiActual:
      \_logic_typespec: , line:95:2, endln:95:16
    |vpiName:memval
    |vpiFullName:work@boxcar.memval
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@boxcar.sub), line:96:13, endln:96:16
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiTypespec:
    \_ref_typespec: (work@boxcar.sub)
      |vpiParent:
      \_logic_net: (work@boxcar.sub), line:96:13, endln:96:16
      |vpiFullName:work@boxcar.sub
      |vpiActual:
      \_logic_typespec: , line:96:2, endln:96:12
    |vpiName:sub
    |vpiFullName:work@boxcar.sub
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@boxcar.acc), line:97:23, endln:97:26
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiTypespec:
    \_ref_typespec: (work@boxcar.acc)
      |vpiParent:
      \_logic_net: (work@boxcar.acc), line:97:23, endln:97:26
      |vpiFullName:work@boxcar.acc
      |vpiActual:
      \_logic_typespec: , line:97:2, endln:97:22
    |vpiName:acc
    |vpiFullName:work@boxcar.acc
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@boxcar.w_requested_navg), line:112:21, endln:112:37
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiTypespec:
    \_ref_typespec: (work@boxcar.w_requested_navg)
      |vpiParent:
      \_logic_net: (work@boxcar.w_requested_navg), line:112:21, endln:112:37
      |vpiFullName:work@boxcar.w_requested_navg
      |vpiActual:
      \_logic_typespec: , line:112:2, endln:112:20
    |vpiName:w_requested_navg
    |vpiFullName:work@boxcar.w_requested_navg
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@boxcar.rounded), line:196:24, endln:196:31
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiTypespec:
    \_ref_typespec: (work@boxcar.rounded)
      |vpiParent:
      \_logic_net: (work@boxcar.rounded), line:196:24, endln:196:31
      |vpiFullName:work@boxcar.rounded
      |vpiActual:
      \_logic_typespec: , line:196:2, endln:196:23
    |vpiName:rounded
    |vpiFullName:work@boxcar.rounded
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@boxcar.i_clk), line:74:15, endln:74:20
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiName:i_clk
    |vpiFullName:work@boxcar.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@boxcar.i_reset), line:74:22, endln:74:29
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiName:i_reset
    |vpiFullName:work@boxcar.i_reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@boxcar.i_navg), line:74:31, endln:74:37
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiName:i_navg
    |vpiFullName:work@boxcar.i_navg
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@boxcar.i_ce), line:74:39, endln:74:43
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiName:i_ce
    |vpiFullName:work@boxcar.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@boxcar.i_sample), line:74:45, endln:74:53
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiName:i_sample
    |vpiFullName:work@boxcar.i_sample
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@boxcar.o_result), line:74:55, endln:74:63
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiName:o_result
    |vpiFullName:work@boxcar.o_result
    |vpiNetType:48
  |vpiPort:
  \_port: (i_clk), line:74:15, endln:74:20
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@boxcar.i_clk.i_clk), line:74:15, endln:74:20
      |vpiParent:
      \_port: (i_clk), line:74:15, endln:74:20
      |vpiName:i_clk
      |vpiFullName:work@boxcar.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@boxcar.i_clk), line:74:15, endln:74:20
    |vpiTypedef:
    \_ref_typespec: (work@boxcar.i_clk)
      |vpiParent:
      \_port: (i_clk), line:74:15, endln:74:20
      |vpiFullName:work@boxcar.i_clk
      |vpiActual:
      \_logic_typespec: , line:84:8, endln:84:12
  |vpiPort:
  \_port: (i_reset), line:74:22, endln:74:29
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiName:i_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@boxcar.i_reset.i_reset), line:74:22, endln:74:29
      |vpiParent:
      \_port: (i_reset), line:74:22, endln:74:29
      |vpiName:i_reset
      |vpiFullName:work@boxcar.i_reset.i_reset
      |vpiActual:
      \_logic_net: (work@boxcar.i_reset), line:74:22, endln:74:29
    |vpiTypedef:
    \_ref_typespec: (work@boxcar.i_reset)
      |vpiParent:
      \_port: (i_reset), line:74:22, endln:74:29
      |vpiFullName:work@boxcar.i_reset
      |vpiActual:
      \_logic_typespec: , line:84:8, endln:84:12
  |vpiPort:
  \_port: (i_navg), line:74:31, endln:74:37
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiName:i_navg
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@boxcar.i_navg.i_navg), line:74:31, endln:74:37
      |vpiParent:
      \_port: (i_navg), line:74:31, endln:74:37
      |vpiName:i_navg
      |vpiFullName:work@boxcar.i_navg.i_navg
      |vpiActual:
      \_logic_net: (work@boxcar.i_navg), line:74:31, endln:74:37
    |vpiTypedef:
    \_ref_typespec: (work@boxcar.i_navg)
      |vpiParent:
      \_port: (i_navg), line:74:31, endln:74:37
      |vpiFullName:work@boxcar.i_navg
      |vpiActual:
      \_logic_typespec: , line:86:8, endln:86:26
  |vpiPort:
  \_port: (i_ce), line:74:39, endln:74:43
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@boxcar.i_ce.i_ce), line:74:39, endln:74:43
      |vpiParent:
      \_port: (i_ce), line:74:39, endln:74:43
      |vpiName:i_ce
      |vpiFullName:work@boxcar.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@boxcar.i_ce), line:74:39, endln:74:43
    |vpiTypedef:
    \_ref_typespec: (work@boxcar.i_ce)
      |vpiParent:
      \_port: (i_ce), line:74:39, endln:74:43
      |vpiFullName:work@boxcar.i_ce
      |vpiActual:
      \_logic_typespec: , line:88:8, endln:88:12
  |vpiPort:
  \_port: (i_sample), line:74:45, endln:74:53
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiName:i_sample
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@boxcar.i_sample.i_sample), line:74:45, endln:74:53
      |vpiParent:
      \_port: (i_sample), line:74:45, endln:74:53
      |vpiName:i_sample
      |vpiFullName:work@boxcar.i_sample.i_sample
      |vpiActual:
      \_logic_net: (work@boxcar.i_sample), line:74:45, endln:74:53
    |vpiTypedef:
    \_ref_typespec: (work@boxcar.i_sample)
      |vpiParent:
      \_port: (i_sample), line:74:45, endln:74:53
      |vpiFullName:work@boxcar.i_sample
      |vpiActual:
      \_logic_typespec: , line:89:8, endln:89:23
  |vpiPort:
  \_port: (o_result), line:74:55, endln:74:63
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiName:o_result
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@boxcar.o_result.o_result), line:74:55, endln:74:63
      |vpiParent:
      \_port: (o_result), line:74:55, endln:74:63
      |vpiName:o_result
      |vpiFullName:work@boxcar.o_result.o_result
      |vpiActual:
      \_logic_net: (work@boxcar.o_result), line:74:55, endln:74:63
    |vpiTypedef:
    \_ref_typespec: (work@boxcar.o_result)
      |vpiParent:
      \_port: (o_result), line:74:55, endln:74:63
      |vpiFullName:work@boxcar.o_result
      |vpiActual:
      \_logic_typespec: , line:90:9, endln:90:23
  |vpiProcess:
  \_initial: , line:101:2, endln:101:21
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_assignment: , line:101:10, endln:101:20
      |vpiParent:
      \_initial: , line:101:2, endln:101:21
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:101:19, endln:101:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@boxcar.wraddr), line:101:10, endln:101:16
        |vpiParent:
        \_assignment: , line:101:10, endln:101:20
        |vpiName:wraddr
        |vpiFullName:work@boxcar.wraddr
        |vpiActual:
        \_logic_net: (work@boxcar.wraddr), line:93:28, endln:93:34
  |vpiProcess:
  \_always: , line:102:2, endln:106:27
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_event_control: , line:102:9, endln:102:25
      |vpiParent:
      \_always: , line:102:2, endln:106:27
      |vpiCondition:
      \_operation: , line:102:11, endln:102:24
        |vpiParent:
        \_event_control: , line:102:9, endln:102:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@boxcar.i_clk), line:102:19, endln:102:24
          |vpiParent:
          \_operation: , line:102:11, endln:102:24
          |vpiName:i_clk
          |vpiFullName:work@boxcar.i_clk
          |vpiActual:
          \_logic_net: (work@boxcar.i_clk), line:74:15, endln:74:20
      |vpiStmt:
      \_if_else: , line:103:2, endln:106:27
        |vpiParent:
        \_event_control: , line:102:9, endln:102:25
        |vpiCondition:
        \_ref_obj: (work@boxcar.i_reset), line:103:6, endln:103:13
          |vpiParent:
          \_event_control: , line:102:9, endln:102:25
          |vpiName:i_reset
          |vpiFullName:work@boxcar.i_reset
          |vpiActual:
          \_logic_net: (work@boxcar.i_reset), line:74:22, endln:74:29
        |vpiStmt:
        \_assignment: , line:104:3, endln:104:14
          |vpiParent:
          \_if_else: , line:103:2, endln:106:27
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:104:13, endln:104:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@boxcar.wraddr), line:104:3, endln:104:9
            |vpiParent:
            \_assignment: , line:104:3, endln:104:14
            |vpiName:wraddr
            |vpiFullName:work@boxcar.wraddr
            |vpiActual:
            \_logic_net: (work@boxcar.wraddr), line:93:28, endln:93:34
        |vpiElseStmt:
        \_if_stmt: , line:105:7, endln:106:27
          |vpiParent:
          \_if_else: , line:103:2, endln:106:27
          |vpiCondition:
          \_ref_obj: (work@boxcar.i_ce), line:105:11, endln:105:15
            |vpiParent:
            \_if_else: , line:103:2, endln:106:27
            |vpiName:i_ce
            |vpiFullName:work@boxcar.i_ce
            |vpiActual:
            \_logic_net: (work@boxcar.i_ce), line:74:39, endln:74:43
          |vpiStmt:
          \_assignment: , line:106:3, endln:106:26
            |vpiParent:
            \_if_stmt: , line:105:7, endln:106:27
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:106:13, endln:106:26
              |vpiParent:
              \_assignment: , line:106:3, endln:106:26
              |vpiOpType:24
              |vpiOperand:
              \_ref_obj: (work@boxcar.wraddr), line:106:13, endln:106:19
                |vpiParent:
                \_operation: , line:106:13, endln:106:26
                |vpiName:wraddr
                |vpiFullName:work@boxcar.wraddr
                |vpiActual:
                \_logic_net: (work@boxcar.wraddr), line:93:28, endln:93:34
              |vpiOperand:
              \_constant: , line:106:22, endln:106:26
                |vpiParent:
                \_operation: , line:106:13, endln:106:26
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@boxcar.wraddr), line:106:3, endln:106:9
              |vpiParent:
              \_assignment: , line:106:3, endln:106:26
              |vpiName:wraddr
              |vpiFullName:work@boxcar.wraddr
              |vpiActual:
              \_logic_net: (work@boxcar.wraddr), line:93:28, endln:93:34
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:124:2, endln:124:33
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_assignment: , line:124:10, endln:124:32
      |vpiParent:
      \_initial: , line:124:2, endln:124:33
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_operation: , line:124:19, endln:124:32
        |vpiParent:
        \_assignment: , line:124:10, endln:124:32
        |vpiOpType:1
        |vpiOperand:
        \_ref_obj: (work@boxcar.INITIAL_NAVG), line:124:20, endln:124:32
          |vpiParent:
          \_operation: , line:124:19, endln:124:32
          |vpiName:INITIAL_NAVG
          |vpiFullName:work@boxcar.INITIAL_NAVG
      |vpiLhs:
      \_ref_obj: (work@boxcar.rdaddr), line:124:10, endln:124:16
        |vpiParent:
        \_assignment: , line:124:10, endln:124:32
        |vpiName:rdaddr
        |vpiFullName:work@boxcar.rdaddr
        |vpiActual:
        \_logic_net: (work@boxcar.rdaddr), line:93:20, endln:93:26
  |vpiProcess:
  \_always: , line:125:2, endln:130:27
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_event_control: , line:125:9, endln:125:25
      |vpiParent:
      \_always: , line:125:2, endln:130:27
      |vpiCondition:
      \_operation: , line:125:11, endln:125:24
        |vpiParent:
        \_event_control: , line:125:9, endln:125:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@boxcar.i_clk), line:125:19, endln:125:24
          |vpiParent:
          \_operation: , line:125:11, endln:125:24
          |vpiName:i_clk
          |vpiFullName:work@boxcar.i_clk
          |vpiActual:
          \_logic_net: (work@boxcar.i_clk), line:74:15, endln:74:20
      |vpiStmt:
      \_if_else: , line:126:2, endln:130:27
        |vpiParent:
        \_event_control: , line:125:9, endln:125:25
        |vpiCondition:
        \_ref_obj: (work@boxcar.i_reset), line:126:6, endln:126:13
          |vpiParent:
          \_event_control: , line:125:9, endln:125:25
          |vpiName:i_reset
          |vpiFullName:work@boxcar.i_reset
          |vpiActual:
          \_logic_net: (work@boxcar.i_reset), line:74:22, endln:74:29
        |vpiStmt:
        \_assignment: , line:127:3, endln:127:30
          |vpiParent:
          \_if_else: , line:126:2, endln:130:27
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:127:13, endln:127:30
            |vpiParent:
            \_assignment: , line:127:3, endln:127:30
            |vpiOpType:1
            |vpiOperand:
            \_ref_obj: (work@boxcar.w_requested_navg), line:127:14, endln:127:30
              |vpiParent:
              \_operation: , line:127:13, endln:127:30
              |vpiName:w_requested_navg
              |vpiFullName:work@boxcar.w_requested_navg
              |vpiActual:
              \_logic_net: (work@boxcar.w_requested_navg), line:112:21, endln:112:37
          |vpiLhs:
          \_ref_obj: (work@boxcar.rdaddr), line:127:3, endln:127:9
            |vpiParent:
            \_assignment: , line:127:3, endln:127:30
            |vpiName:rdaddr
            |vpiFullName:work@boxcar.rdaddr
            |vpiActual:
            \_logic_net: (work@boxcar.rdaddr), line:93:20, endln:93:26
        |vpiElseStmt:
        \_if_stmt: , line:128:7, endln:130:27
          |vpiParent:
          \_if_else: , line:126:2, endln:130:27
          |vpiCondition:
          \_ref_obj: (work@boxcar.i_ce), line:128:11, endln:128:15
            |vpiParent:
            \_if_else: , line:126:2, endln:130:27
            |vpiName:i_ce
            |vpiFullName:work@boxcar.i_ce
            |vpiActual:
            \_logic_net: (work@boxcar.i_ce), line:74:39, endln:74:43
          |vpiStmt:
          \_assignment: , line:130:3, endln:130:26
            |vpiParent:
            \_if_stmt: , line:128:7, endln:130:27
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:130:13, endln:130:26
              |vpiParent:
              \_assignment: , line:130:3, endln:130:26
              |vpiOpType:24
              |vpiOperand:
              \_ref_obj: (work@boxcar.rdaddr), line:130:13, endln:130:19
                |vpiParent:
                \_operation: , line:130:13, endln:130:26
                |vpiName:rdaddr
                |vpiFullName:work@boxcar.rdaddr
                |vpiActual:
                \_logic_net: (work@boxcar.rdaddr), line:93:20, endln:93:26
              |vpiOperand:
              \_constant: , line:130:22, endln:130:26
                |vpiParent:
                \_operation: , line:130:13, endln:130:26
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@boxcar.rdaddr), line:130:3, endln:130:9
              |vpiParent:
              \_assignment: , line:130:3, endln:130:26
              |vpiName:rdaddr
              |vpiFullName:work@boxcar.rdaddr
              |vpiActual:
              \_logic_net: (work@boxcar.rdaddr), line:93:20, endln:93:26
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:138:2, endln:138:21
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_assignment: , line:138:10, endln:138:20
      |vpiParent:
      \_initial: , line:138:2, endln:138:21
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:138:19, endln:138:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@boxcar.preval), line:138:10, endln:138:16
        |vpiParent:
        \_assignment: , line:138:10, endln:138:20
        |vpiName:preval
        |vpiFullName:work@boxcar.preval
        |vpiActual:
        \_logic_net: (work@boxcar.preval), line:95:17, endln:95:23
  |vpiProcess:
  \_always: , line:139:2, endln:143:22
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_event_control: , line:139:9, endln:139:25
      |vpiParent:
      \_always: , line:139:2, endln:143:22
      |vpiCondition:
      \_operation: , line:139:11, endln:139:24
        |vpiParent:
        \_event_control: , line:139:9, endln:139:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@boxcar.i_clk), line:139:19, endln:139:24
          |vpiParent:
          \_operation: , line:139:11, endln:139:24
          |vpiName:i_clk
          |vpiFullName:work@boxcar.i_clk
          |vpiActual:
          \_logic_net: (work@boxcar.i_clk), line:74:15, endln:74:20
      |vpiStmt:
      \_if_else: , line:140:2, endln:143:22
        |vpiParent:
        \_event_control: , line:139:9, endln:139:25
        |vpiCondition:
        \_ref_obj: (work@boxcar.i_reset), line:140:6, endln:140:13
          |vpiParent:
          \_event_control: , line:139:9, endln:139:25
          |vpiName:i_reset
          |vpiFullName:work@boxcar.i_reset
          |vpiActual:
          \_logic_net: (work@boxcar.i_reset), line:74:22, endln:74:29
        |vpiStmt:
        \_assignment: , line:141:3, endln:141:14
          |vpiParent:
          \_if_else: , line:140:2, endln:143:22
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:141:13, endln:141:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@boxcar.preval), line:141:3, endln:141:9
            |vpiParent:
            \_assignment: , line:141:3, endln:141:14
            |vpiName:preval
            |vpiFullName:work@boxcar.preval
            |vpiActual:
            \_logic_net: (work@boxcar.preval), line:95:17, endln:95:23
        |vpiElseStmt:
        \_if_stmt: , line:142:7, endln:143:22
          |vpiParent:
          \_if_else: , line:140:2, endln:143:22
          |vpiCondition:
          \_ref_obj: (work@boxcar.i_ce), line:142:11, endln:142:15
            |vpiParent:
            \_if_else: , line:140:2, endln:143:22
            |vpiName:i_ce
            |vpiFullName:work@boxcar.i_ce
            |vpiActual:
            \_logic_net: (work@boxcar.i_ce), line:74:39, endln:74:43
          |vpiStmt:
          \_assignment: , line:143:3, endln:143:21
            |vpiParent:
            \_if_stmt: , line:142:7, endln:143:22
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@boxcar.i_sample), line:143:13, endln:143:21
              |vpiParent:
              \_assignment: , line:143:3, endln:143:21
              |vpiName:i_sample
              |vpiFullName:work@boxcar.i_sample
              |vpiActual:
              \_logic_net: (work@boxcar.i_sample), line:74:45, endln:74:53
            |vpiLhs:
            \_ref_obj: (work@boxcar.preval), line:143:3, endln:143:9
              |vpiParent:
              \_assignment: , line:143:3, endln:143:21
              |vpiName:preval
              |vpiFullName:work@boxcar.preval
              |vpiActual:
              \_logic_net: (work@boxcar.preval), line:95:17, endln:95:23
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:145:2, endln:147:27
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_event_control: , line:145:9, endln:145:25
      |vpiParent:
      \_always: , line:145:2, endln:147:27
      |vpiCondition:
      \_operation: , line:145:11, endln:145:24
        |vpiParent:
        \_event_control: , line:145:9, endln:145:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@boxcar.i_clk), line:145:19, endln:145:24
          |vpiParent:
          \_operation: , line:145:11, endln:145:24
          |vpiName:i_clk
          |vpiFullName:work@boxcar.i_clk
          |vpiActual:
          \_logic_net: (work@boxcar.i_clk), line:74:15, endln:74:20
      |vpiStmt:
      \_if_stmt: , line:146:2, endln:147:27
        |vpiParent:
        \_event_control: , line:145:9, endln:145:25
        |vpiCondition:
        \_ref_obj: (work@boxcar.i_ce), line:146:6, endln:146:10
          |vpiParent:
          \_event_control: , line:145:9, endln:145:25
          |vpiName:i_ce
          |vpiFullName:work@boxcar.i_ce
          |vpiActual:
          \_logic_net: (work@boxcar.i_ce), line:74:39, endln:74:43
        |vpiStmt:
        \_assignment: , line:147:3, endln:147:26
          |vpiParent:
          \_if_stmt: , line:146:2, endln:147:27
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@boxcar.i_sample), line:147:18, endln:147:26
            |vpiParent:
            \_assignment: , line:147:3, endln:147:26
            |vpiName:i_sample
            |vpiFullName:work@boxcar.i_sample
            |vpiActual:
            \_logic_net: (work@boxcar.i_sample), line:74:45, endln:74:53
          |vpiLhs:
          \_bit_select: (work@boxcar.mem), line:147:3, endln:147:14
            |vpiParent:
            \_assignment: , line:147:3, endln:147:26
            |vpiName:mem
            |vpiFullName:work@boxcar.mem
            |vpiIndex:
            \_ref_obj: (work@boxcar.wraddr), line:147:7, endln:147:13
              |vpiParent:
              \_bit_select: (work@boxcar.mem), line:147:3, endln:147:14
              |vpiName:wraddr
              |vpiFullName:work@boxcar.wraddr
              |vpiActual:
              \_logic_net: (work@boxcar.wraddr), line:93:28, endln:93:34
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:149:2, endln:149:21
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_assignment: , line:149:10, endln:149:20
      |vpiParent:
      \_initial: , line:149:2, endln:149:21
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:149:19, endln:149:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@boxcar.memval), line:149:10, endln:149:16
        |vpiParent:
        \_assignment: , line:149:10, endln:149:20
        |vpiName:memval
        |vpiFullName:work@boxcar.memval
        |vpiActual:
        \_logic_net: (work@boxcar.memval), line:95:25, endln:95:31
  |vpiProcess:
  \_always: , line:150:2, endln:152:25
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_event_control: , line:150:9, endln:150:25
      |vpiParent:
      \_always: , line:150:2, endln:152:25
      |vpiCondition:
      \_operation: , line:150:11, endln:150:24
        |vpiParent:
        \_event_control: , line:150:9, endln:150:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@boxcar.i_clk), line:150:19, endln:150:24
          |vpiParent:
          \_operation: , line:150:11, endln:150:24
          |vpiName:i_clk
          |vpiFullName:work@boxcar.i_clk
          |vpiActual:
          \_logic_net: (work@boxcar.i_clk), line:74:15, endln:74:20
      |vpiStmt:
      \_if_stmt: , line:151:2, endln:152:25
        |vpiParent:
        \_event_control: , line:150:9, endln:150:25
        |vpiCondition:
        \_ref_obj: (work@boxcar.i_ce), line:151:6, endln:151:10
          |vpiParent:
          \_event_control: , line:150:9, endln:150:25
          |vpiName:i_ce
          |vpiFullName:work@boxcar.i_ce
          |vpiActual:
          \_logic_net: (work@boxcar.i_ce), line:74:39, endln:74:43
        |vpiStmt:
        \_assignment: , line:152:3, endln:152:24
          |vpiParent:
          \_if_stmt: , line:151:2, endln:152:25
          |vpiOpType:82
          |vpiRhs:
          \_bit_select: (work@boxcar.mem), line:152:17, endln:152:23
            |vpiParent:
            \_assignment: , line:152:3, endln:152:24
            |vpiName:mem
            |vpiFullName:work@boxcar.mem
            |vpiIndex:
            \_ref_obj: (work@boxcar.rdaddr), line:152:17, endln:152:23
              |vpiParent:
              \_bit_select: (work@boxcar.mem), line:152:17, endln:152:23
              |vpiName:rdaddr
              |vpiFullName:work@boxcar.rdaddr
              |vpiActual:
              \_logic_net: (work@boxcar.rdaddr), line:93:20, endln:93:26
          |vpiLhs:
          \_ref_obj: (work@boxcar.memval), line:152:3, endln:152:9
            |vpiParent:
            \_assignment: , line:152:3, endln:152:24
            |vpiName:memval
            |vpiFullName:work@boxcar.memval
            |vpiActual:
            \_logic_net: (work@boxcar.memval), line:95:25, endln:95:31
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:154:2, endln:154:24
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_assignment: , line:154:10, endln:154:23
      |vpiParent:
      \_initial: , line:154:2, endln:154:24
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:154:19, endln:154:23
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiLhs:
      \_ref_obj: (work@boxcar.full), line:154:10, endln:154:14
        |vpiParent:
        \_assignment: , line:154:10, endln:154:23
        |vpiName:full
        |vpiFullName:work@boxcar.full
        |vpiActual:
        \_logic_net: (work@boxcar.full), line:92:8, endln:92:12
  |vpiProcess:
  \_always: , line:155:2, endln:159:31
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_event_control: , line:155:9, endln:155:25
      |vpiParent:
      \_always: , line:155:2, endln:159:31
      |vpiCondition:
      \_operation: , line:155:11, endln:155:24
        |vpiParent:
        \_event_control: , line:155:9, endln:155:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@boxcar.i_clk), line:155:19, endln:155:24
          |vpiParent:
          \_operation: , line:155:11, endln:155:24
          |vpiName:i_clk
          |vpiFullName:work@boxcar.i_clk
          |vpiActual:
          \_logic_net: (work@boxcar.i_clk), line:74:15, endln:74:20
      |vpiStmt:
      \_if_else: , line:156:2, endln:159:31
        |vpiParent:
        \_event_control: , line:155:9, endln:155:25
        |vpiCondition:
        \_ref_obj: (work@boxcar.i_reset), line:156:6, endln:156:13
          |vpiParent:
          \_event_control: , line:155:9, endln:155:25
          |vpiName:i_reset
          |vpiFullName:work@boxcar.i_reset
          |vpiActual:
          \_logic_net: (work@boxcar.i_reset), line:74:22, endln:74:29
        |vpiStmt:
        \_assignment: , line:157:3, endln:157:12
          |vpiParent:
          \_if_else: , line:156:2, endln:159:31
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:157:11, endln:157:12
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@boxcar.full), line:157:3, endln:157:7
            |vpiParent:
            \_assignment: , line:157:3, endln:157:12
            |vpiName:full
            |vpiFullName:work@boxcar.full
            |vpiActual:
            \_logic_net: (work@boxcar.full), line:92:8, endln:92:12
        |vpiElseStmt:
        \_if_stmt: , line:158:7, endln:159:31
          |vpiParent:
          \_if_else: , line:156:2, endln:159:31
          |vpiCondition:
          \_ref_obj: (work@boxcar.i_ce), line:158:11, endln:158:15
            |vpiParent:
            \_if_else: , line:156:2, endln:159:31
            |vpiName:i_ce
            |vpiFullName:work@boxcar.i_ce
            |vpiActual:
            \_logic_net: (work@boxcar.i_ce), line:74:39, endln:74:43
          |vpiStmt:
          \_assignment: , line:159:3, endln:159:30
            |vpiParent:
            \_if_stmt: , line:158:7, endln:159:31
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:159:11, endln:159:30
              |vpiParent:
              \_assignment: , line:159:3, endln:159:30
              |vpiOpType:27
              |vpiOperand:
              \_ref_obj: (work@boxcar.full), line:159:12, endln:159:16
                |vpiParent:
                \_operation: , line:159:11, endln:159:30
                |vpiName:full
                |vpiFullName:work@boxcar.full
                |vpiActual:
                \_logic_net: (work@boxcar.full), line:92:8, endln:92:12
              |vpiOperand:
              \_operation: , line:159:20, endln:159:29
                |vpiParent:
                \_operation: , line:159:11, endln:159:30
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@boxcar.rdaddr), line:159:20, endln:159:26
                  |vpiParent:
                  \_operation: , line:159:20, endln:159:29
                  |vpiName:rdaddr
                  |vpiFullName:work@boxcar.rdaddr
                  |vpiActual:
                  \_logic_net: (work@boxcar.rdaddr), line:93:20, endln:93:26
                |vpiOperand:
                \_constant: , line:159:28, endln:159:29
                  |vpiParent:
                  \_operation: , line:159:20, endln:159:29
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@boxcar.full), line:159:3, endln:159:7
              |vpiParent:
              \_assignment: , line:159:3, endln:159:30
              |vpiName:full
              |vpiFullName:work@boxcar.full
              |vpiActual:
              \_logic_net: (work@boxcar.full), line:92:8, endln:92:12
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:166:2, endln:166:18
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_assignment: , line:166:10, endln:166:17
      |vpiParent:
      \_initial: , line:166:2, endln:166:18
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:166:16, endln:166:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@boxcar.sub), line:166:10, endln:166:13
        |vpiParent:
        \_assignment: , line:166:10, endln:166:17
        |vpiName:sub
        |vpiFullName:work@boxcar.sub
        |vpiActual:
        \_logic_net: (work@boxcar.sub), line:96:13, endln:96:16
  |vpiProcess:
  \_always: , line:167:2, endln:177:5
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_event_control: , line:167:9, endln:167:25
      |vpiParent:
      \_always: , line:167:2, endln:177:5
      |vpiCondition:
      \_operation: , line:167:11, endln:167:24
        |vpiParent:
        \_event_control: , line:167:9, endln:167:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@boxcar.i_clk), line:167:19, endln:167:24
          |vpiParent:
          \_operation: , line:167:11, endln:167:24
          |vpiName:i_clk
          |vpiFullName:work@boxcar.i_clk
          |vpiActual:
          \_logic_net: (work@boxcar.i_clk), line:74:15, endln:74:20
      |vpiStmt:
      \_if_else: , line:168:2, endln:177:5
        |vpiParent:
        \_event_control: , line:167:9, endln:167:25
        |vpiCondition:
        \_ref_obj: (work@boxcar.i_reset), line:168:6, endln:168:13
          |vpiParent:
          \_event_control: , line:167:9, endln:167:25
          |vpiName:i_reset
          |vpiFullName:work@boxcar.i_reset
          |vpiActual:
          \_logic_net: (work@boxcar.i_reset), line:74:22, endln:74:29
        |vpiStmt:
        \_assignment: , line:169:3, endln:169:11
          |vpiParent:
          \_if_else: , line:168:2, endln:177:5
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:169:10, endln:169:11
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@boxcar.sub), line:169:3, endln:169:6
            |vpiParent:
            \_assignment: , line:169:3, endln:169:11
            |vpiName:sub
            |vpiFullName:work@boxcar.sub
            |vpiActual:
            \_logic_net: (work@boxcar.sub), line:96:13, endln:96:16
        |vpiElseStmt:
        \_if_stmt: , line:170:7, endln:177:5
          |vpiParent:
          \_if_else: , line:168:2, endln:177:5
          |vpiCondition:
          \_ref_obj: (work@boxcar.i_ce), line:170:11, endln:170:15
            |vpiParent:
            \_if_else: , line:168:2, endln:177:5
            |vpiName:i_ce
            |vpiFullName:work@boxcar.i_ce
            |vpiActual:
            \_logic_net: (work@boxcar.i_ce), line:74:39, endln:74:43
          |vpiStmt:
          \_begin: (work@boxcar), line:171:2, endln:177:5
            |vpiParent:
            \_if_stmt: , line:170:7, endln:177:5
            |vpiFullName:work@boxcar
            |vpiStmt:
            \_if_else: , line:172:3, endln:176:49
              |vpiParent:
              \_begin: (work@boxcar), line:171:2, endln:177:5
              |vpiCondition:
              \_ref_obj: (work@boxcar.full), line:172:7, endln:172:11
                |vpiParent:
                \_begin: (work@boxcar), line:171:2, endln:177:5
                |vpiName:full
                |vpiFullName:work@boxcar.full
                |vpiActual:
                \_logic_net: (work@boxcar.full), line:92:8, endln:92:12
              |vpiStmt:
              \_assignment: , line:173:4, endln:174:45
                |vpiParent:
                \_if_else: , line:172:3, endln:176:49
                |vpiOpType:82
                |vpiRhs:
                \_operation: , line:173:11, endln:174:45
                  |vpiParent:
                  \_assignment: , line:173:4, endln:174:45
                  |vpiOpType:11
                  |vpiOperand:
                  \_operation: , line:173:11, endln:173:48
                    |vpiParent:
                    \_operation: , line:173:11, endln:174:45
                    |vpiOpType:33
                    |vpiOperand:
                    \_operation: , line:173:13, endln:173:38
                      |vpiParent:
                      \_operation: , line:173:11, endln:173:48
                      |vpiOpType:28
                      |vpiOperand:
                      \_ref_obj: (work@boxcar.OPT_SIGNED), line:173:13, endln:173:23
                        |vpiParent:
                        \_operation: , line:173:13, endln:173:38
                        |vpiName:OPT_SIGNED
                        |vpiFullName:work@boxcar.OPT_SIGNED
                      |vpiOperand:
                      \_bit_select: (work@boxcar.preval), line:173:31, endln:173:37
                        |vpiParent:
                        \_operation: , line:173:13, endln:173:38
                        |vpiName:preval
                        |vpiFullName:work@boxcar.preval
                        |vpiIndex:
                        \_operation: , line:173:32, endln:173:36
                          |vpiParent:
                          \_bit_select: (work@boxcar.preval), line:173:31, endln:173:37
                          |vpiOpType:11
                          |vpiOperand:
                          \_ref_obj: (work@boxcar.preval.IW), line:173:32, endln:173:34
                            |vpiParent:
                            \_operation: , line:173:32, endln:173:36
                            |vpiName:IW
                            |vpiFullName:work@boxcar.preval.IW
                          |vpiOperand:
                          \_constant: , line:173:35, endln:173:36
                            |vpiParent:
                            \_operation: , line:173:32, endln:173:36
                            |vpiDecompile:1
                            |vpiSize:64
                            |UINT:1
                            |vpiConstType:9
                    |vpiOperand:
                    \_ref_obj: (work@boxcar.preval), line:173:40, endln:173:46
                      |vpiParent:
                      \_operation: , line:173:11, endln:173:48
                      |vpiName:preval
                      |vpiFullName:work@boxcar.preval
                      |vpiActual:
                      \_logic_net: (work@boxcar.preval), line:95:17, endln:95:23
                  |vpiOperand:
                  \_operation: , line:174:8, endln:174:45
                    |vpiParent:
                    \_operation: , line:173:11, endln:174:45
                    |vpiOpType:33
                    |vpiOperand:
                    \_operation: , line:174:10, endln:174:35
                      |vpiParent:
                      \_operation: , line:174:8, endln:174:45
                      |vpiOpType:28
                      |vpiOperand:
                      \_ref_obj: (work@boxcar.OPT_SIGNED), line:174:10, endln:174:20
                        |vpiParent:
                        \_operation: , line:174:10, endln:174:35
                        |vpiName:OPT_SIGNED
                        |vpiFullName:work@boxcar.OPT_SIGNED
                      |vpiOperand:
                      \_bit_select: (work@boxcar.memval), line:174:28, endln:174:34
                        |vpiParent:
                        \_operation: , line:174:10, endln:174:35
                        |vpiName:memval
                        |vpiFullName:work@boxcar.memval
                        |vpiIndex:
                        \_operation: , line:174:29, endln:174:33
                          |vpiParent:
                          \_bit_select: (work@boxcar.memval), line:174:28, endln:174:34
                          |vpiOpType:11
                          |vpiOperand:
                          \_ref_obj: (work@boxcar.memval.IW), line:174:29, endln:174:31
                            |vpiParent:
                            \_operation: , line:174:29, endln:174:33
                            |vpiName:IW
                            |vpiFullName:work@boxcar.memval.IW
                          |vpiOperand:
                          \_constant: , line:174:32, endln:174:33
                            |vpiParent:
                            \_operation: , line:174:29, endln:174:33
                            |vpiDecompile:1
                            |vpiSize:64
                            |UINT:1
                            |vpiConstType:9
                    |vpiOperand:
                    \_ref_obj: (work@boxcar.memval), line:174:37, endln:174:43
                      |vpiParent:
                      \_operation: , line:174:8, endln:174:45
                      |vpiName:memval
                      |vpiFullName:work@boxcar.memval
                      |vpiActual:
                      \_logic_net: (work@boxcar.memval), line:95:25, endln:95:31
                |vpiLhs:
                \_ref_obj: (work@boxcar.sub), line:173:4, endln:173:7
                  |vpiParent:
                  \_assignment: , line:173:4, endln:174:45
                  |vpiName:sub
                  |vpiFullName:work@boxcar.sub
                  |vpiActual:
                  \_logic_net: (work@boxcar.sub), line:96:13, endln:96:16
              |vpiElseStmt:
              \_assignment: , line:176:4, endln:176:48
                |vpiParent:
                \_if_else: , line:172:3, endln:176:49
                |vpiOpType:82
                |vpiRhs:
                \_operation: , line:176:11, endln:176:48
                  |vpiParent:
                  \_assignment: , line:176:4, endln:176:48
                  |vpiOpType:33
                  |vpiOperand:
                  \_operation: , line:176:13, endln:176:38
                    |vpiParent:
                    \_operation: , line:176:11, endln:176:48
                    |vpiOpType:28
                    |vpiOperand:
                    \_ref_obj: (work@boxcar.OPT_SIGNED), line:176:13, endln:176:23
                      |vpiParent:
                      \_operation: , line:176:13, endln:176:38
                      |vpiName:OPT_SIGNED
                      |vpiFullName:work@boxcar.OPT_SIGNED
                    |vpiOperand:
                    \_bit_select: (work@boxcar.preval), line:176:31, endln:176:37
                      |vpiParent:
                      \_operation: , line:176:13, endln:176:38
                      |vpiName:preval
                      |vpiFullName:work@boxcar.preval
                      |vpiIndex:
                      \_operation: , line:176:32, endln:176:36
                        |vpiParent:
                        \_bit_select: (work@boxcar.preval), line:176:31, endln:176:37
                        |vpiOpType:11
                        |vpiOperand:
                        \_ref_obj: (work@boxcar.preval.IW), line:176:32, endln:176:34
                          |vpiParent:
                          \_operation: , line:176:32, endln:176:36
                          |vpiName:IW
                          |vpiFullName:work@boxcar.preval.IW
                        |vpiOperand:
                        \_constant: , line:176:35, endln:176:36
                          |vpiParent:
                          \_operation: , line:176:32, endln:176:36
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                  |vpiOperand:
                  \_ref_obj: (work@boxcar.preval), line:176:40, endln:176:46
                    |vpiParent:
                    \_operation: , line:176:11, endln:176:48
                    |vpiName:preval
                    |vpiFullName:work@boxcar.preval
                    |vpiActual:
                    \_logic_net: (work@boxcar.preval), line:95:17, endln:95:23
                |vpiLhs:
                \_ref_obj: (work@boxcar.sub), line:176:4, endln:176:7
                  |vpiParent:
                  \_assignment: , line:176:4, endln:176:48
                  |vpiName:sub
                  |vpiFullName:work@boxcar.sub
                  |vpiActual:
                  \_logic_net: (work@boxcar.sub), line:96:13, endln:96:16
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:183:2, endln:183:18
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_assignment: , line:183:10, endln:183:17
      |vpiParent:
      \_initial: , line:183:2, endln:183:18
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:183:16, endln:183:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@boxcar.acc), line:183:10, endln:183:13
        |vpiParent:
        \_assignment: , line:183:10, endln:183:17
        |vpiName:acc
        |vpiFullName:work@boxcar.acc
        |vpiActual:
        \_logic_net: (work@boxcar.acc), line:97:23, endln:97:26
  |vpiProcess:
  \_always: , line:184:2, endln:188:57
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_event_control: , line:184:9, endln:184:25
      |vpiParent:
      \_always: , line:184:2, endln:188:57
      |vpiCondition:
      \_operation: , line:184:11, endln:184:24
        |vpiParent:
        \_event_control: , line:184:9, endln:184:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@boxcar.i_clk), line:184:19, endln:184:24
          |vpiParent:
          \_operation: , line:184:11, endln:184:24
          |vpiName:i_clk
          |vpiFullName:work@boxcar.i_clk
          |vpiActual:
          \_logic_net: (work@boxcar.i_clk), line:74:15, endln:74:20
      |vpiStmt:
      \_if_else: , line:185:2, endln:188:57
        |vpiParent:
        \_event_control: , line:184:9, endln:184:25
        |vpiCondition:
        \_ref_obj: (work@boxcar.i_reset), line:185:6, endln:185:13
          |vpiParent:
          \_event_control: , line:184:9, endln:184:25
          |vpiName:i_reset
          |vpiFullName:work@boxcar.i_reset
          |vpiActual:
          \_logic_net: (work@boxcar.i_reset), line:74:22, endln:74:29
        |vpiStmt:
        \_assignment: , line:186:3, endln:186:11
          |vpiParent:
          \_if_else: , line:185:2, endln:188:57
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:186:10, endln:186:11
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@boxcar.acc), line:186:3, endln:186:6
            |vpiParent:
            \_assignment: , line:186:3, endln:186:11
            |vpiName:acc
            |vpiFullName:work@boxcar.acc
            |vpiActual:
            \_logic_net: (work@boxcar.acc), line:97:23, endln:97:26
        |vpiElseStmt:
        \_if_stmt: , line:187:7, endln:188:57
          |vpiParent:
          \_if_else: , line:185:2, endln:188:57
          |vpiCondition:
          \_ref_obj: (work@boxcar.i_ce), line:187:11, endln:187:15
            |vpiParent:
            \_if_else: , line:185:2, endln:188:57
            |vpiName:i_ce
            |vpiFullName:work@boxcar.i_ce
            |vpiActual:
            \_logic_net: (work@boxcar.i_ce), line:74:39, endln:74:43
          |vpiStmt:
          \_assignment: , line:188:3, endln:188:56
            |vpiParent:
            \_if_stmt: , line:187:7, endln:188:57
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:188:10, endln:188:56
              |vpiParent:
              \_assignment: , line:188:3, endln:188:56
              |vpiOpType:24
              |vpiOperand:
              \_ref_obj: (work@boxcar.acc), line:188:10, endln:188:13
                |vpiParent:
                \_operation: , line:188:10, endln:188:56
                |vpiName:acc
                |vpiFullName:work@boxcar.acc
                |vpiActual:
                \_logic_net: (work@boxcar.acc), line:97:23, endln:97:26
              |vpiOperand:
              \_operation: , line:188:16, endln:188:56
                |vpiParent:
                \_operation: , line:188:10, endln:188:56
                |vpiOpType:33
                |vpiOperand:
                \_operation: , line:188:18, endln:188:49
                  |vpiParent:
                  \_operation: , line:188:16, endln:188:56
                  |vpiOpType:34
                  |vpiOperand:
                  \_operation: , line:188:20, endln:188:27
                    |vpiParent:
                    \_operation: , line:188:18, endln:188:49
                    |vpiOpType:11
                    |vpiOperand:
                    \_ref_obj: (work@boxcar.LGMEM), line:188:20, endln:188:25
                      |vpiParent:
                      \_operation: , line:188:20, endln:188:27
                      |vpiName:LGMEM
                      |vpiFullName:work@boxcar.LGMEM
                    |vpiOperand:
                    \_constant: , line:188:26, endln:188:27
                      |vpiParent:
                      \_operation: , line:188:20, endln:188:27
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiOperand:
                  \_operation: , line:188:28, endln:188:48
                    |vpiParent:
                    \_operation: , line:188:18, endln:188:49
                    |vpiOpType:33
                    |vpiOperand:
                    \_operation: , line:188:29, endln:188:47
                      |vpiParent:
                      \_operation: , line:188:28, endln:188:48
                      |vpiOpType:28
                      |vpiOperand:
                      \_ref_obj: (work@boxcar.OPT_SIGNED), line:188:29, endln:188:39
                        |vpiParent:
                        \_operation: , line:188:29, endln:188:47
                        |vpiName:OPT_SIGNED
                        |vpiFullName:work@boxcar.OPT_SIGNED
                      |vpiOperand:
                      \_bit_select: (work@boxcar.sub), line:188:44, endln:188:46
                        |vpiParent:
                        \_operation: , line:188:29, endln:188:47
                        |vpiName:sub
                        |vpiFullName:work@boxcar.sub
                        |vpiIndex:
                        \_ref_obj: (work@boxcar.IW), line:188:44, endln:188:46
                          |vpiParent:
                          \_bit_select: (work@boxcar.sub), line:188:44, endln:188:46
                          |vpiName:IW
                          |vpiFullName:work@boxcar.IW
                |vpiOperand:
                \_ref_obj: (work@boxcar.sub), line:188:51, endln:188:54
                  |vpiParent:
                  \_operation: , line:188:16, endln:188:56
                  |vpiName:sub
                  |vpiFullName:work@boxcar.sub
                  |vpiActual:
                  \_logic_net: (work@boxcar.sub), line:96:13, endln:96:16
            |vpiLhs:
            \_ref_obj: (work@boxcar.acc), line:188:3, endln:188:6
              |vpiParent:
              \_assignment: , line:188:3, endln:188:56
              |vpiName:acc
              |vpiFullName:work@boxcar.acc
              |vpiActual:
              \_logic_net: (work@boxcar.acc), line:97:23, endln:97:26
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:221:2, endln:221:23
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_assignment: , line:221:10, endln:221:22
      |vpiParent:
      \_initial: , line:221:2, endln:221:23
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:221:21, endln:221:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@boxcar.o_result), line:221:10, endln:221:18
        |vpiParent:
        \_assignment: , line:221:10, endln:221:22
        |vpiName:o_result
        |vpiFullName:work@boxcar.o_result
        |vpiActual:
        \_logic_net: (work@boxcar.o_result), line:74:55, endln:74:63
  |vpiProcess:
  \_always: , line:222:2, endln:226:51
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_event_control: , line:222:9, endln:222:25
      |vpiParent:
      \_always: , line:222:2, endln:226:51
      |vpiCondition:
      \_operation: , line:222:11, endln:222:24
        |vpiParent:
        \_event_control: , line:222:9, endln:222:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@boxcar.i_clk), line:222:19, endln:222:24
          |vpiParent:
          \_operation: , line:222:11, endln:222:24
          |vpiName:i_clk
          |vpiFullName:work@boxcar.i_clk
          |vpiActual:
          \_logic_net: (work@boxcar.i_clk), line:74:15, endln:74:20
      |vpiStmt:
      \_if_else: , line:223:2, endln:226:51
        |vpiParent:
        \_event_control: , line:222:9, endln:222:25
        |vpiCondition:
        \_ref_obj: (work@boxcar.i_reset), line:223:6, endln:223:13
          |vpiParent:
          \_event_control: , line:222:9, endln:222:25
          |vpiName:i_reset
          |vpiFullName:work@boxcar.i_reset
          |vpiActual:
          \_logic_net: (work@boxcar.i_reset), line:74:22, endln:74:29
        |vpiStmt:
        \_assignment: , line:224:3, endln:224:16
          |vpiParent:
          \_if_else: , line:223:2, endln:226:51
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:224:15, endln:224:16
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@boxcar.o_result), line:224:3, endln:224:11
            |vpiParent:
            \_assignment: , line:224:3, endln:224:16
            |vpiName:o_result
            |vpiFullName:work@boxcar.o_result
            |vpiActual:
            \_logic_net: (work@boxcar.o_result), line:74:55, endln:74:63
        |vpiElseStmt:
        \_if_stmt: , line:225:7, endln:226:51
          |vpiParent:
          \_if_else: , line:223:2, endln:226:51
          |vpiCondition:
          \_ref_obj: (work@boxcar.i_ce), line:225:11, endln:225:15
            |vpiParent:
            \_if_else: , line:223:2, endln:226:51
            |vpiName:i_ce
            |vpiFullName:work@boxcar.i_ce
            |vpiActual:
            \_logic_net: (work@boxcar.i_ce), line:74:39, endln:74:43
          |vpiStmt:
          \_assignment: , line:226:3, endln:226:50
            |vpiParent:
            \_if_stmt: , line:225:7, endln:226:51
            |vpiOpType:82
            |vpiRhs:
            \_part_select: rounded (work@boxcar.rounded), line:226:15, endln:226:50
              |vpiParent:
              \_assignment: , line:226:3, endln:226:50
              |vpiName:rounded
              |vpiFullName:work@boxcar.rounded
              |vpiDefName:rounded
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_operation: , line:226:24, endln:226:34
                |vpiParent:
                \_part_select: rounded (work@boxcar.rounded), line:226:15, endln:226:50
                |vpiOpType:11
                |vpiOperand:
                \_operation: , line:226:24, endln:226:32
                  |vpiParent:
                  \_operation: , line:226:24, endln:226:34
                  |vpiOpType:24
                  |vpiOperand:
                  \_ref_obj: (work@boxcar.rounded.IW), line:226:24, endln:226:26
                    |vpiParent:
                    \_operation: , line:226:24, endln:226:32
                    |vpiName:IW
                    |vpiFullName:work@boxcar.rounded.IW
                  |vpiOperand:
                  \_ref_obj: (work@boxcar.rounded.LGMEM), line:226:27, endln:226:32
                    |vpiParent:
                    \_operation: , line:226:24, endln:226:32
                    |vpiName:LGMEM
                    |vpiFullName:work@boxcar.rounded.LGMEM
                |vpiOperand:
                \_constant: , line:226:33, endln:226:34
                  |vpiParent:
                  \_operation: , line:226:24, endln:226:34
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiRightRange:
              \_operation: , line:226:37, endln:226:48
                |vpiParent:
                \_part_select: rounded (work@boxcar.rounded), line:226:15, endln:226:50
                |vpiOpType:11
                |vpiOperand:
                \_operation: , line:226:37, endln:226:45
                  |vpiParent:
                  \_operation: , line:226:37, endln:226:48
                  |vpiOpType:24
                  |vpiOperand:
                  \_ref_obj: (work@boxcar.rounded.IW), line:226:37, endln:226:39
                    |vpiParent:
                    \_operation: , line:226:37, endln:226:45
                    |vpiName:IW
                    |vpiFullName:work@boxcar.rounded.IW
                  |vpiOperand:
                  \_ref_obj: (work@boxcar.rounded.LGMEM), line:226:40, endln:226:45
                    |vpiParent:
                    \_operation: , line:226:37, endln:226:45
                    |vpiName:LGMEM
                    |vpiFullName:work@boxcar.rounded.LGMEM
                |vpiOperand:
                \_ref_obj: (work@boxcar.rounded.OW), line:226:46, endln:226:48
                  |vpiParent:
                  \_operation: , line:226:37, endln:226:48
                  |vpiName:OW
                  |vpiFullName:work@boxcar.rounded.OW
            |vpiLhs:
            \_ref_obj: (work@boxcar.o_result), line:226:3, endln:226:11
              |vpiParent:
              \_assignment: , line:226:3, endln:226:50
              |vpiName:o_result
              |vpiFullName:work@boxcar.o_result
              |vpiActual:
              \_logic_net: (work@boxcar.o_result), line:74:55, endln:74:63
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:113:9, endln:113:64
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiRhs:
    \_operation: , line:113:28, endln:113:64
      |vpiParent:
      \_cont_assign: , line:113:9, endln:113:64
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@boxcar.FIXED_NAVG), line:113:29, endln:113:39
        |vpiParent:
        \_operation: , line:113:28, endln:113:64
        |vpiName:FIXED_NAVG
        |vpiFullName:work@boxcar.FIXED_NAVG
      |vpiOperand:
      \_ref_obj: (work@boxcar.INITIAL_NAVG), line:113:43, endln:113:55
        |vpiParent:
        \_operation: , line:113:28, endln:113:64
        |vpiName:INITIAL_NAVG
        |vpiFullName:work@boxcar.INITIAL_NAVG
      |vpiOperand:
      \_ref_obj: (work@boxcar.i_navg), line:113:58, endln:113:64
        |vpiParent:
        \_operation: , line:113:28, endln:113:64
        |vpiName:i_navg
        |vpiFullName:work@boxcar.i_navg
        |vpiActual:
        \_logic_net: (work@boxcar.i_navg), line:74:31, endln:74:37
    |vpiLhs:
    \_ref_obj: (work@boxcar.w_requested_navg), line:113:9, endln:113:25
      |vpiParent:
      \_cont_assign: , line:113:9, endln:113:64
      |vpiName:w_requested_navg
      |vpiFullName:work@boxcar.w_requested_navg
      |vpiActual:
      \_logic_net: (work@boxcar.w_requested_navg), line:112:21, endln:112:37
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@boxcar (work@boxcar), file:${SURELOG_DIR}/third_party/tests/YosysDsp/boxcar.v, line:74:1, endln:307:10
    |vpiStmt:
    \_begin: (work@boxcar)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@boxcar
      |vpiStmt:
      \_gen_if_else: , line:202:2, endln:214:7
        |vpiParent:
        \_begin: (work@boxcar)
        |vpiCondition:
        \_operation: , line:202:6, endln:202:20
          |vpiParent:
          \_gen_if_else: , line:202:2, endln:214:7
          |vpiOpType:14
          |vpiOperand:
          \_operation: , line:202:6, endln:202:14
            |vpiParent:
            \_operation: , line:202:6, endln:202:20
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@boxcar.IW), line:202:6, endln:202:8
              |vpiParent:
              \_operation: , line:202:6, endln:202:14
              |vpiName:IW
              |vpiFullName:work@boxcar.IW
            |vpiOperand:
            \_ref_obj: (work@boxcar.LGMEM), line:202:9, endln:202:14
              |vpiParent:
              \_operation: , line:202:6, endln:202:14
              |vpiName:LGMEM
              |vpiFullName:work@boxcar.LGMEM
          |vpiOperand:
          \_ref_obj: (work@boxcar.OW), line:202:18, endln:202:20
            |vpiParent:
            \_operation: , line:202:6, endln:202:20
            |vpiName:OW
            |vpiFullName:work@boxcar.OW
        |vpiStmt:
        \_begin: (work@boxcar)
          |vpiParent:
          \_gen_if_else: , line:202:2, endln:214:7
          |vpiFullName:work@boxcar
          |vpiStmt:
          \_cont_assign: , line:204:10, endln:204:23
            |vpiParent:
            \_begin: (work@boxcar)
            |vpiRhs:
            \_ref_obj: (work@boxcar.acc), line:204:20, endln:204:23
              |vpiParent:
              \_cont_assign: , line:204:10, endln:204:23
              |vpiName:acc
              |vpiFullName:work@boxcar.acc
            |vpiLhs:
            \_ref_obj: (work@boxcar.rounded), line:204:10, endln:204:17
              |vpiParent:
              \_cont_assign: , line:204:10, endln:204:23
              |vpiName:rounded
              |vpiFullName:work@boxcar.rounded
        |vpiElseStmt:
        \_begin: (work@boxcar)
          |vpiParent:
          \_gen_if_else: , line:202:2, endln:214:7
          |vpiFullName:work@boxcar
          |vpiStmt:
          \_gen_if_else: , line:205:7, endln:214:7
            |vpiParent:
            \_begin: (work@boxcar)
            |vpiCondition:
            \_operation: , line:205:11, endln:205:29
              |vpiParent:
              \_gen_if_else: , line:205:7, endln:214:7
              |vpiOpType:14
              |vpiOperand:
              \_operation: , line:205:11, endln:205:19
                |vpiParent:
                \_operation: , line:205:11, endln:205:29
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@boxcar.IW), line:205:11, endln:205:13
                  |vpiParent:
                  \_operation: , line:205:11, endln:205:19
                  |vpiName:IW
                  |vpiFullName:work@boxcar.IW
                |vpiOperand:
                \_ref_obj: (work@boxcar.LGMEM), line:205:14, endln:205:19
                  |vpiParent:
                  \_operation: , line:205:11, endln:205:19
                  |vpiName:LGMEM
                  |vpiFullName:work@boxcar.LGMEM
              |vpiOperand:
              \_operation: , line:205:23, endln:205:29
                |vpiParent:
                \_operation: , line:205:11, endln:205:29
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@boxcar.OW), line:205:23, endln:205:25
                  |vpiParent:
                  \_operation: , line:205:23, endln:205:29
                  |vpiName:OW
                  |vpiFullName:work@boxcar.OW
                |vpiOperand:
                \_constant: , line:205:28, endln:205:29
                  |vpiParent:
                  \_operation: , line:205:23, endln:205:29
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
            |vpiStmt:
            \_begin: (work@boxcar)
              |vpiParent:
              \_gen_if_else: , line:205:7, endln:214:7
              |vpiFullName:work@boxcar
              |vpiStmt:
              \_cont_assign: , line:207:10, endln:207:50
                |vpiParent:
                \_begin: (work@boxcar)
                |vpiRhs:
                \_operation: , line:207:20, endln:207:50
                  |vpiParent:
                  \_cont_assign: , line:207:10, endln:207:50
                  |vpiOpType:24
                  |vpiOperand:
                  \_ref_obj: (work@boxcar.acc), line:207:20, endln:207:23
                    |vpiParent:
                    \_operation: , line:207:20, endln:207:50
                    |vpiName:acc
                    |vpiFullName:work@boxcar.acc
                  |vpiOperand:
                  \_operation: , line:207:26, endln:207:50
                    |vpiParent:
                    \_operation: , line:207:20, endln:207:50
                    |vpiOpType:33
                    |vpiOperand:
                    \_operation: , line:207:28, endln:207:40
                      |vpiParent:
                      \_operation: , line:207:26, endln:207:50
                      |vpiOpType:34
                      |vpiOperand:
                      \_ref_obj: (work@boxcar.OW), line:207:30, endln:207:32
                        |vpiParent:
                        \_operation: , line:207:28, endln:207:40
                        |vpiName:OW
                        |vpiFullName:work@boxcar.OW
                      |vpiOperand:
                      \_operation: , line:207:33, endln:207:39
                        |vpiParent:
                        \_operation: , line:207:28, endln:207:40
                        |vpiOpType:33
                        |vpiOperand:
                        \_constant: , line:207:34, endln:207:38
                          |vpiDecompile:1'b0
                          |vpiSize:1
                          |BIN:0
                          |vpiConstType:3
                    |vpiOperand:
                    \_bit_select: (work@boxcar.acc), line:207:46, endln:207:47
                      |vpiParent:
                      \_operation: , line:207:26, endln:207:50
                      |vpiName:acc
                      |vpiFullName:work@boxcar.acc
                      |vpiIndex:
                      \_constant: , line:207:46, endln:207:47
                        |vpiParent:
                        \_bit_select: (work@boxcar.acc), line:207:46, endln:207:47
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@boxcar.rounded), line:207:10, endln:207:17
                  |vpiParent:
                  \_cont_assign: , line:207:10, endln:207:50
                  |vpiName:rounded
                  |vpiFullName:work@boxcar.rounded
            |vpiElseStmt:
            \_begin: (work@boxcar)
              |vpiParent:
              \_gen_if_else: , line:205:7, endln:214:7
              |vpiFullName:work@boxcar
              |vpiStmt:
              \_cont_assign: , line:210:10, endln:214:6
                |vpiParent:
                \_begin: (work@boxcar)
                |vpiRhs:
                \_operation: , line:210:20, endln:214:6
                  |vpiParent:
                  \_cont_assign: , line:210:10, endln:214:6
                  |vpiOpType:24
                  |vpiOperand:
                  \_ref_obj: (work@boxcar.acc), line:210:20, endln:210:23
                    |vpiParent:
                    \_operation: , line:210:20, endln:214:6
                    |vpiName:acc
                    |vpiFullName:work@boxcar.acc
                  |vpiOperand:
                  \_operation: , line:210:26, endln:214:6
                    |vpiParent:
                    \_operation: , line:210:20, endln:214:6
                    |vpiOpType:33
                    |vpiOperand:
                    \_operation: , line:211:5, endln:211:17
                      |vpiParent:
                      \_operation: , line:210:26, endln:214:6
                      |vpiOpType:34
                      |vpiOperand:
                      \_ref_obj: (work@boxcar.OW), line:211:7, endln:211:9
                        |vpiParent:
                        \_operation: , line:211:5, endln:211:17
                        |vpiName:OW
                        |vpiFullName:work@boxcar.OW
                      |vpiOperand:
                      \_operation: , line:211:10, endln:211:16
                        |vpiParent:
                        \_operation: , line:211:5, endln:211:17
                        |vpiOpType:33
                        |vpiOperand:
                        \_constant: , line:211:11, endln:211:15
                          |vpiDecompile:1'b0
                          |vpiSize:1
                          |BIN:0
                          |vpiConstType:3
                    |vpiOperand:
                    \_bit_select: (work@boxcar.acc), line:212:9, endln:212:22
                      |vpiParent:
                      \_operation: , line:210:26, endln:214:6
                      |vpiName:acc
                      |vpiFullName:work@boxcar.acc
                      |vpiIndex:
                      \_operation: , line:212:10, endln:212:21
                        |vpiParent:
                        \_bit_select: (work@boxcar.acc), line:212:9, endln:212:22
                        |vpiOpType:11
                        |vpiOperand:
                        \_operation: , line:212:10, endln:212:18
                          |vpiParent:
                          \_operation: , line:212:10, endln:212:21
                          |vpiOpType:24
                          |vpiOperand:
                          \_ref_obj: (work@boxcar.acc.IW), line:212:10, endln:212:12
                            |vpiParent:
                            \_operation: , line:212:10, endln:212:18
                            |vpiName:IW
                            |vpiFullName:work@boxcar.acc.IW
                          |vpiOperand:
                          \_ref_obj: (work@boxcar.acc.LGMEM), line:212:13, endln:212:18
                            |vpiParent:
                            \_operation: , line:212:10, endln:212:18
                            |vpiName:LGMEM
                            |vpiFullName:work@boxcar.acc.LGMEM
                        |vpiOperand:
                        \_ref_obj: (work@boxcar.acc.OW), line:212:19, endln:212:21
                          |vpiParent:
                          \_operation: , line:212:10, endln:212:21
                          |vpiName:OW
                          |vpiFullName:work@boxcar.acc.OW
                    |vpiOperand:
                    \_operation: , line:213:5, endln:213:43
                      |vpiParent:
                      \_operation: , line:210:26, endln:214:6
                      |vpiOpType:34
                      |vpiOperand:
                      \_operation: , line:213:7, endln:213:20
                        |vpiParent:
                        \_operation: , line:213:5, endln:213:43
                        |vpiOpType:11
                        |vpiOperand:
                        \_operation: , line:213:7, endln:213:18
                          |vpiParent:
                          \_operation: , line:213:7, endln:213:20
                          |vpiOpType:11
                          |vpiOperand:
                          \_operation: , line:213:7, endln:213:15
                            |vpiParent:
                            \_operation: , line:213:7, endln:213:18
                            |vpiOpType:24
                            |vpiOperand:
                            \_ref_obj: (work@boxcar.IW), line:213:7, endln:213:9
                              |vpiParent:
                              \_operation: , line:213:7, endln:213:15
                              |vpiName:IW
                              |vpiFullName:work@boxcar.IW
                            |vpiOperand:
                            \_ref_obj: (work@boxcar.LGMEM), line:213:10, endln:213:15
                              |vpiParent:
                              \_operation: , line:213:7, endln:213:15
                              |vpiName:LGMEM
                              |vpiFullName:work@boxcar.LGMEM
                          |vpiOperand:
                          \_ref_obj: (work@boxcar.OW), line:213:16, endln:213:18
                            |vpiParent:
                            \_operation: , line:213:7, endln:213:18
                            |vpiName:OW
                            |vpiFullName:work@boxcar.OW
                        |vpiOperand:
                        \_constant: , line:213:19, endln:213:20
                          |vpiParent:
                          \_operation: , line:213:7, endln:213:20
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                      |vpiOperand:
                      \_operation: , line:213:21, endln:213:42
                        |vpiParent:
                        \_operation: , line:213:5, endln:213:43
                        |vpiOpType:33
                        |vpiOperand:
                        \_operation: , line:213:22, endln:213:41
                          |vpiParent:
                          \_operation: , line:213:21, endln:213:42
                          |vpiOpType:3
                          |vpiOperand:
                          \_bit_select: (work@boxcar.acc), line:213:27, endln:213:40
                            |vpiParent:
                            \_operation: , line:213:22, endln:213:41
                            |vpiName:acc
                            |vpiFullName:work@boxcar.acc
                            |vpiIndex:
                            \_operation: , line:213:28, endln:213:39
                              |vpiParent:
                              \_bit_select: (work@boxcar.acc), line:213:27, endln:213:40
                              |vpiOpType:11
                              |vpiOperand:
                              \_operation: , line:213:28, endln:213:36
                                |vpiParent:
                                \_operation: , line:213:28, endln:213:39
                                |vpiOpType:24
                                |vpiOperand:
                                \_ref_obj: (work@boxcar.acc.IW), line:213:28, endln:213:30
                                  |vpiParent:
                                  \_operation: , line:213:28, endln:213:36
                                  |vpiName:IW
                                  |vpiFullName:work@boxcar.acc.IW
                                |vpiOperand:
                                \_ref_obj: (work@boxcar.acc.LGMEM), line:213:31, endln:213:36
                                  |vpiParent:
                                  \_operation: , line:213:28, endln:213:36
                                  |vpiName:LGMEM
                                  |vpiFullName:work@boxcar.acc.LGMEM
                              |vpiOperand:
                              \_ref_obj: (work@boxcar.acc.OW), line:213:37, endln:213:39
                                |vpiParent:
                                \_operation: , line:213:28, endln:213:39
                                |vpiName:OW
                                |vpiFullName:work@boxcar.acc.OW
                |vpiLhs:
                \_ref_obj: (work@boxcar.rounded), line:210:10, endln:210:17
                  |vpiParent:
                  \_cont_assign: , line:210:10, endln:214:6
                  |vpiName:rounded
                  |vpiFullName:work@boxcar.rounded
|uhdmallModules:
\_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@delayw
  |vpiParameter:
  \_parameter: (work@delayw.LGDLY), line:51:13, endln:51:18
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |UINT:4
    |vpiTypespec:
    \_ref_typespec: (work@delayw.LGDLY)
      |vpiParent:
      \_parameter: (work@delayw.LGDLY), line:51:13, endln:51:18
      |vpiFullName:work@delayw.LGDLY
      |vpiActual:
      \_int_typespec: , line:51:2, endln:51:20
    |vpiName:LGDLY
    |vpiFullName:work@delayw.LGDLY
  |vpiParameter:
  \_parameter: (work@delayw.DW), line:56:13, endln:56:15
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |UINT:12
    |vpiTypespec:
    \_ref_typespec: (work@delayw.DW)
      |vpiParent:
      \_parameter: (work@delayw.DW), line:56:13, endln:56:15
      |vpiFullName:work@delayw.DW
      |vpiActual:
      \_int_typespec: , line:56:2, endln:56:18
    |vpiName:DW
    |vpiFullName:work@delayw.DW
  |vpiParameter:
  \_parameter: (work@delayw.FIXED_DELAY), line:62:26, endln:62:37
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@delayw.FIXED_DELAY)
      |vpiParent:
      \_parameter: (work@delayw.FIXED_DELAY), line:62:26, endln:62:37
      |vpiFullName:work@delayw.FIXED_DELAY
      |vpiActual:
      \_int_typespec: , line:62:12, endln:62:25
    |vpiName:FIXED_DELAY
    |vpiFullName:work@delayw.FIXED_DELAY
  |vpiParamAssign:
  \_param_assign: , line:51:13, endln:51:20
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiRhs:
    \_constant: , line:51:19, endln:51:20
      |vpiParent:
      \_param_assign: , line:51:13, endln:51:20
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@delayw)
        |vpiParent:
        \_constant: , line:51:19, endln:51:20
        |vpiFullName:work@delayw
        |vpiActual:
        \_int_typespec: , line:51:2, endln:51:20
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@delayw.LGDLY), line:51:13, endln:51:18
  |vpiParamAssign:
  \_param_assign: , line:56:13, endln:56:18
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiRhs:
    \_constant: , line:56:16, endln:56:18
      |vpiParent:
      \_param_assign: , line:56:13, endln:56:18
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiTypespec:
      \_ref_typespec: (work@delayw)
        |vpiParent:
        \_constant: , line:56:16, endln:56:18
        |vpiFullName:work@delayw
        |vpiActual:
        \_int_typespec: , line:56:2, endln:56:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@delayw.DW), line:56:13, endln:56:15
  |vpiParamAssign:
  \_param_assign: , line:62:26, endln:62:39
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiRhs:
    \_constant: , line:62:38, endln:62:39
      |vpiParent:
      \_param_assign: , line:62:26, endln:62:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@delayw)
        |vpiParent:
        \_constant: , line:62:38, endln:62:39
        |vpiFullName:work@delayw
        |vpiActual:
        \_int_typespec: , line:62:12, endln:62:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@delayw.FIXED_DELAY), line:62:26, endln:62:37
  |vpiDefName:work@delayw
  |vpiNet:
  \_logic_net: (work@delayw.rdaddr), line:71:20, endln:71:26
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiTypespec:
    \_ref_typespec: (work@delayw.rdaddr)
      |vpiParent:
      \_logic_net: (work@delayw.rdaddr), line:71:20, endln:71:26
      |vpiFullName:work@delayw.rdaddr
      |vpiActual:
      \_logic_typespec: , line:71:2, endln:71:19
    |vpiName:rdaddr
    |vpiFullName:work@delayw.rdaddr
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@delayw.wraddr), line:71:28, endln:71:34
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiTypespec:
    \_ref_typespec: (work@delayw.wraddr)
      |vpiParent:
      \_logic_net: (work@delayw.wraddr), line:71:28, endln:71:34
      |vpiFullName:work@delayw.wraddr
      |vpiActual:
      \_logic_typespec: , line:71:2, endln:71:19
    |vpiName:wraddr
    |vpiFullName:work@delayw.wraddr
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@delayw.one), line:72:21, endln:72:24
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiTypespec:
    \_ref_typespec: (work@delayw.one)
      |vpiParent:
      \_logic_net: (work@delayw.one), line:72:21, endln:72:24
      |vpiFullName:work@delayw.one
      |vpiActual:
      \_logic_typespec: , line:72:2, endln:72:20
    |vpiName:one
    |vpiFullName:work@delayw.one
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@delayw.two), line:72:26, endln:72:29
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiTypespec:
    \_ref_typespec: (work@delayw.two)
      |vpiParent:
      \_logic_net: (work@delayw.two), line:72:26, endln:72:29
      |vpiFullName:work@delayw.two
      |vpiActual:
      \_logic_typespec: , line:72:2, endln:72:20
    |vpiName:two
    |vpiFullName:work@delayw.two
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@delayw.mem), line:73:17, endln:73:20
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiTypespec:
    \_ref_typespec: (work@delayw.mem)
      |vpiParent:
      \_logic_net: (work@delayw.mem), line:73:17, endln:73:20
      |vpiFullName:work@delayw.mem
      |vpiActual:
      \_logic_typespec: , line:73:2, endln:73:39
    |vpiName:mem
    |vpiFullName:work@delayw.mem
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@delayw.memval), line:74:17, endln:74:23
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiTypespec:
    \_ref_typespec: (work@delayw.memval)
      |vpiParent:
      \_logic_net: (work@delayw.memval), line:74:17, endln:74:23
      |vpiFullName:work@delayw.memval
      |vpiActual:
      \_logic_typespec: , line:74:2, endln:74:16
    |vpiName:memval
    |vpiFullName:work@delayw.memval
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@delayw.w_delay), line:76:21, endln:76:28
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiTypespec:
    \_ref_typespec: (work@delayw.w_delay)
      |vpiParent:
      \_logic_net: (work@delayw.w_delay), line:76:21, endln:76:28
      |vpiFullName:work@delayw.w_delay
      |vpiActual:
      \_logic_typespec: , line:76:2, endln:76:20
    |vpiName:w_delay
    |vpiFullName:work@delayw.w_delay
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@delayw.i_clk), line:42:15, endln:42:20
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiName:i_clk
    |vpiFullName:work@delayw.i_clk
  |vpiNet:
  \_logic_net: (work@delayw.i_reset), line:42:22, endln:42:29
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiName:i_reset
    |vpiFullName:work@delayw.i_reset
  |vpiNet:
  \_logic_net: (work@delayw.i_delay), line:42:31, endln:42:38
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiName:i_delay
    |vpiFullName:work@delayw.i_delay
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@delayw.i_ce), line:42:40, endln:42:44
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiName:i_ce
    |vpiFullName:work@delayw.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@delayw.i_word), line:42:46, endln:42:52
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiName:i_word
    |vpiFullName:work@delayw.i_word
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@delayw.o_word), line:42:54, endln:42:60
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiName:o_word
    |vpiFullName:work@delayw.o_word
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@delayw.o_delayed), line:42:62, endln:42:71
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiName:o_delayed
    |vpiFullName:work@delayw.o_delayed
    |vpiNetType:48
  |vpiPort:
  \_port: (i_clk), line:42:15, endln:42:20
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@delayw.i_clk.i_clk), line:42:15, endln:42:20
      |vpiParent:
      \_port: (i_clk), line:42:15, endln:42:20
      |vpiName:i_clk
      |vpiFullName:work@delayw.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@delayw.i_clk), line:42:15, endln:42:20
    |vpiTypedef:
    \_ref_typespec: (work@delayw.i_clk)
      |vpiParent:
      \_port: (i_clk), line:42:15, endln:42:20
      |vpiFullName:work@delayw.i_clk
      |vpiActual:
      \_logic_typespec: , line:65:11, endln:65:11
  |vpiPort:
  \_port: (i_reset), line:42:22, endln:42:29
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiName:i_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@delayw.i_reset.i_reset), line:42:22, endln:42:29
      |vpiParent:
      \_port: (i_reset), line:42:22, endln:42:29
      |vpiName:i_reset
      |vpiFullName:work@delayw.i_reset.i_reset
      |vpiActual:
      \_logic_net: (work@delayw.i_reset), line:42:22, endln:42:29
    |vpiTypedef:
    \_ref_typespec: (work@delayw.i_reset)
      |vpiParent:
      \_port: (i_reset), line:42:22, endln:42:29
      |vpiFullName:work@delayw.i_reset
      |vpiActual:
      \_logic_typespec: , line:65:11, endln:65:11
  |vpiPort:
  \_port: (i_delay), line:42:31, endln:42:38
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiName:i_delay
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@delayw.i_delay.i_delay), line:42:31, endln:42:38
      |vpiParent:
      \_port: (i_delay), line:42:31, endln:42:38
      |vpiName:i_delay
      |vpiFullName:work@delayw.i_delay.i_delay
      |vpiActual:
      \_logic_net: (work@delayw.i_delay), line:42:31, endln:42:38
    |vpiTypedef:
    \_ref_typespec: (work@delayw.i_delay)
      |vpiParent:
      \_port: (i_delay), line:42:31, endln:42:38
      |vpiFullName:work@delayw.i_delay
      |vpiActual:
      \_logic_typespec: , line:66:8, endln:66:26
  |vpiPort:
  \_port: (i_ce), line:42:40, endln:42:44
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@delayw.i_ce.i_ce), line:42:40, endln:42:44
      |vpiParent:
      \_port: (i_ce), line:42:40, endln:42:44
      |vpiName:i_ce
      |vpiFullName:work@delayw.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@delayw.i_ce), line:42:40, endln:42:44
    |vpiTypedef:
    \_ref_typespec: (work@delayw.i_ce)
      |vpiParent:
      \_port: (i_ce), line:42:40, endln:42:44
      |vpiFullName:work@delayw.i_ce
      |vpiActual:
      \_logic_typespec: , line:67:8, endln:67:12
  |vpiPort:
  \_port: (i_word), line:42:46, endln:42:52
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiName:i_word
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@delayw.i_word.i_word), line:42:46, endln:42:52
      |vpiParent:
      \_port: (i_word), line:42:46, endln:42:52
      |vpiName:i_word
      |vpiFullName:work@delayw.i_word.i_word
      |vpiActual:
      \_logic_net: (work@delayw.i_word), line:42:46, endln:42:52
    |vpiTypedef:
    \_ref_typespec: (work@delayw.i_word)
      |vpiParent:
      \_port: (i_word), line:42:46, endln:42:52
      |vpiFullName:work@delayw.i_word
      |vpiActual:
      \_logic_typespec: , line:68:8, endln:68:23
  |vpiPort:
  \_port: (o_word), line:42:54, endln:42:60
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiName:o_word
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@delayw.o_word.o_word), line:42:54, endln:42:60
      |vpiParent:
      \_port: (o_word), line:42:54, endln:42:60
      |vpiName:o_word
      |vpiFullName:work@delayw.o_word.o_word
      |vpiActual:
      \_logic_net: (work@delayw.o_word), line:42:54, endln:42:60
    |vpiTypedef:
    \_ref_typespec: (work@delayw.o_word)
      |vpiParent:
      \_port: (o_word), line:42:54, endln:42:60
      |vpiFullName:work@delayw.o_word
      |vpiActual:
      \_logic_typespec: , line:69:9, endln:69:23
  |vpiPort:
  \_port: (o_delayed), line:42:62, endln:42:71
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiName:o_delayed
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@delayw.o_delayed.o_delayed), line:42:62, endln:42:71
      |vpiParent:
      \_port: (o_delayed), line:42:62, endln:42:71
      |vpiName:o_delayed
      |vpiFullName:work@delayw.o_delayed.o_delayed
      |vpiActual:
      \_logic_net: (work@delayw.o_delayed), line:42:62, endln:42:71
    |vpiTypedef:
    \_ref_typespec: (work@delayw.o_delayed)
      |vpiParent:
      \_port: (o_delayed), line:42:62, endln:42:71
      |vpiFullName:work@delayw.o_delayed
      |vpiActual:
      \_logic_typespec: , line:69:9, endln:69:23
  |vpiProcess:
  \_initial: , line:89:2, endln:89:21
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiStmt:
    \_assignment: , line:89:10, endln:89:20
      |vpiParent:
      \_initial: , line:89:2, endln:89:21
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:89:19, endln:89:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@delayw.wraddr), line:89:10, endln:89:16
        |vpiParent:
        \_assignment: , line:89:10, endln:89:20
        |vpiName:wraddr
        |vpiFullName:work@delayw.wraddr
        |vpiActual:
        \_logic_net: (work@delayw.wraddr), line:71:28, endln:71:34
  |vpiProcess:
  \_always: , line:90:2, endln:92:28
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiStmt:
    \_event_control: , line:90:9, endln:90:25
      |vpiParent:
      \_always: , line:90:2, endln:92:28
      |vpiCondition:
      \_operation: , line:90:11, endln:90:24
        |vpiParent:
        \_event_control: , line:90:9, endln:90:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@delayw.i_clk), line:90:19, endln:90:24
          |vpiParent:
          \_operation: , line:90:11, endln:90:24
          |vpiName:i_clk
          |vpiFullName:work@delayw.i_clk
          |vpiActual:
          \_logic_net: (work@delayw.i_clk), line:42:15, endln:42:20
      |vpiStmt:
      \_if_stmt: , line:91:3, endln:92:28
        |vpiParent:
        \_event_control: , line:90:9, endln:90:25
        |vpiCondition:
        \_ref_obj: (work@delayw.i_ce), line:91:7, endln:91:11
          |vpiParent:
          \_event_control: , line:90:9, endln:90:25
          |vpiName:i_ce
          |vpiFullName:work@delayw.i_ce
          |vpiActual:
          \_logic_net: (work@delayw.i_ce), line:42:40, endln:42:44
        |vpiStmt:
        \_assignment: , line:92:4, endln:92:27
          |vpiParent:
          \_if_stmt: , line:91:3, endln:92:28
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:92:14, endln:92:27
            |vpiParent:
            \_assignment: , line:92:4, endln:92:27
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@delayw.wraddr), line:92:14, endln:92:20
              |vpiParent:
              \_operation: , line:92:14, endln:92:27
              |vpiName:wraddr
              |vpiFullName:work@delayw.wraddr
              |vpiActual:
              \_logic_net: (work@delayw.wraddr), line:71:28, endln:71:34
            |vpiOperand:
            \_constant: , line:92:23, endln:92:27
              |vpiParent:
              \_operation: , line:92:14, endln:92:27
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@delayw.wraddr), line:92:4, endln:92:10
            |vpiParent:
            \_assignment: , line:92:4, endln:92:27
            |vpiName:wraddr
            |vpiFullName:work@delayw.wraddr
            |vpiActual:
            \_logic_net: (work@delayw.wraddr), line:71:28, endln:71:34
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:101:2, endln:103:26
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiStmt:
    \_event_control: , line:101:9, endln:101:25
      |vpiParent:
      \_always: , line:101:2, endln:103:26
      |vpiCondition:
      \_operation: , line:101:11, endln:101:24
        |vpiParent:
        \_event_control: , line:101:9, endln:101:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@delayw.i_clk), line:101:19, endln:101:24
          |vpiParent:
          \_operation: , line:101:11, endln:101:24
          |vpiName:i_clk
          |vpiFullName:work@delayw.i_clk
          |vpiActual:
          \_logic_net: (work@delayw.i_clk), line:42:15, endln:42:20
      |vpiStmt:
      \_if_stmt: , line:102:3, endln:103:26
        |vpiParent:
        \_event_control: , line:101:9, endln:101:25
        |vpiCondition:
        \_ref_obj: (work@delayw.i_ce), line:102:7, endln:102:11
          |vpiParent:
          \_event_control: , line:101:9, endln:101:25
          |vpiName:i_ce
          |vpiFullName:work@delayw.i_ce
          |vpiActual:
          \_logic_net: (work@delayw.i_ce), line:42:40, endln:42:44
        |vpiStmt:
        \_assignment: , line:103:4, endln:103:25
          |vpiParent:
          \_if_stmt: , line:102:3, endln:103:26
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@delayw.i_word), line:103:19, endln:103:25
            |vpiParent:
            \_assignment: , line:103:4, endln:103:25
            |vpiName:i_word
            |vpiFullName:work@delayw.i_word
            |vpiActual:
            \_logic_net: (work@delayw.i_word), line:42:46, endln:42:52
          |vpiLhs:
          \_bit_select: (work@delayw.mem), line:103:4, endln:103:15
            |vpiParent:
            \_assignment: , line:103:4, endln:103:25
            |vpiName:mem
            |vpiFullName:work@delayw.mem
            |vpiIndex:
            \_ref_obj: (work@delayw.wraddr), line:103:8, endln:103:14
              |vpiParent:
              \_bit_select: (work@delayw.mem), line:103:4, endln:103:15
              |vpiName:wraddr
              |vpiFullName:work@delayw.wraddr
              |vpiActual:
              \_logic_net: (work@delayw.wraddr), line:71:28, endln:71:34
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:110:2, endln:110:21
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiStmt:
    \_assignment: , line:110:10, endln:110:20
      |vpiParent:
      \_initial: , line:110:2, endln:110:21
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:110:19, endln:110:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@delayw.rdaddr), line:110:10, endln:110:16
        |vpiParent:
        \_assignment: , line:110:10, endln:110:20
        |vpiName:rdaddr
        |vpiFullName:work@delayw.rdaddr
        |vpiActual:
        \_logic_net: (work@delayw.rdaddr), line:71:20, endln:71:26
  |vpiProcess:
  \_always: , line:111:2, endln:117:37
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiStmt:
    \_event_control: , line:111:9, endln:111:25
      |vpiParent:
      \_always: , line:111:2, endln:117:37
      |vpiCondition:
      \_operation: , line:111:11, endln:111:24
        |vpiParent:
        \_event_control: , line:111:9, endln:111:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@delayw.i_clk), line:111:19, endln:111:24
          |vpiParent:
          \_operation: , line:111:11, endln:111:24
          |vpiName:i_clk
          |vpiFullName:work@delayw.i_clk
          |vpiActual:
          \_logic_net: (work@delayw.i_clk), line:42:15, endln:42:20
      |vpiStmt:
      \_if_else: , line:112:3, endln:117:37
        |vpiParent:
        \_event_control: , line:111:9, endln:111:25
        |vpiCondition:
        \_ref_obj: (work@delayw.i_reset), line:112:7, endln:112:14
          |vpiParent:
          \_event_control: , line:111:9, endln:111:25
          |vpiName:i_reset
          |vpiFullName:work@delayw.i_reset
          |vpiActual:
          \_logic_net: (work@delayw.i_reset), line:42:22, endln:42:29
        |vpiStmt:
        \_assignment: , line:113:4, endln:113:26
          |vpiParent:
          \_if_else: , line:112:3, endln:117:37
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:113:14, endln:113:26
            |vpiParent:
            \_assignment: , line:113:4, endln:113:26
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@delayw.one), line:113:14, endln:113:17
              |vpiParent:
              \_operation: , line:113:14, endln:113:26
              |vpiName:one
              |vpiFullName:work@delayw.one
              |vpiActual:
              \_logic_net: (work@delayw.one), line:72:21, endln:72:24
            |vpiOperand:
            \_ref_obj: (work@delayw.w_delay), line:113:19, endln:113:26
              |vpiParent:
              \_operation: , line:113:14, endln:113:26
              |vpiName:w_delay
              |vpiFullName:work@delayw.w_delay
              |vpiActual:
              \_logic_net: (work@delayw.w_delay), line:76:21, endln:76:28
          |vpiLhs:
          \_ref_obj: (work@delayw.rdaddr), line:113:4, endln:113:10
            |vpiParent:
            \_assignment: , line:113:4, endln:113:26
            |vpiName:rdaddr
            |vpiFullName:work@delayw.rdaddr
            |vpiActual:
            \_logic_net: (work@delayw.rdaddr), line:71:20, endln:71:26
        |vpiElseStmt:
        \_if_else: , line:114:8, endln:117:37
          |vpiParent:
          \_if_else: , line:112:3, endln:117:37
          |vpiCondition:
          \_ref_obj: (work@delayw.i_ce), line:114:12, endln:114:16
            |vpiParent:
            \_if_else: , line:112:3, endln:117:37
            |vpiName:i_ce
            |vpiFullName:work@delayw.i_ce
            |vpiActual:
            \_logic_net: (work@delayw.i_ce), line:42:40, endln:42:44
          |vpiStmt:
          \_assignment: , line:115:4, endln:115:36
            |vpiParent:
            \_if_else: , line:114:8, endln:117:37
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:115:14, endln:115:36
              |vpiParent:
              \_assignment: , line:115:4, endln:115:36
              |vpiOpType:11
              |vpiOperand:
              \_operation: , line:115:14, endln:115:26
                |vpiParent:
                \_operation: , line:115:14, endln:115:36
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@delayw.wraddr), line:115:14, endln:115:20
                  |vpiParent:
                  \_operation: , line:115:14, endln:115:26
                  |vpiName:wraddr
                  |vpiFullName:work@delayw.wraddr
                  |vpiActual:
                  \_logic_net: (work@delayw.wraddr), line:71:28, endln:71:34
                |vpiOperand:
                \_ref_obj: (work@delayw.two), line:115:23, endln:115:26
                  |vpiParent:
                  \_operation: , line:115:14, endln:115:26
                  |vpiName:two
                  |vpiFullName:work@delayw.two
                  |vpiActual:
                  \_logic_net: (work@delayw.two), line:72:26, endln:72:29
              |vpiOperand:
              \_ref_obj: (work@delayw.w_delay), line:115:29, endln:115:36
                |vpiParent:
                \_operation: , line:115:14, endln:115:36
                |vpiName:w_delay
                |vpiFullName:work@delayw.w_delay
                |vpiActual:
                \_logic_net: (work@delayw.w_delay), line:76:21, endln:76:28
            |vpiLhs:
            \_ref_obj: (work@delayw.rdaddr), line:115:4, endln:115:10
              |vpiParent:
              \_assignment: , line:115:4, endln:115:36
              |vpiName:rdaddr
              |vpiFullName:work@delayw.rdaddr
              |vpiActual:
              \_logic_net: (work@delayw.rdaddr), line:71:20, endln:71:26
          |vpiElseStmt:
          \_assignment: , line:117:4, endln:117:36
            |vpiParent:
            \_if_else: , line:114:8, endln:117:37
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:117:14, endln:117:36
              |vpiParent:
              \_assignment: , line:117:4, endln:117:36
              |vpiOpType:11
              |vpiOperand:
              \_operation: , line:117:14, endln:117:26
                |vpiParent:
                \_operation: , line:117:14, endln:117:36
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@delayw.wraddr), line:117:14, endln:117:20
                  |vpiParent:
                  \_operation: , line:117:14, endln:117:26
                  |vpiName:wraddr
                  |vpiFullName:work@delayw.wraddr
                  |vpiActual:
                  \_logic_net: (work@delayw.wraddr), line:71:28, endln:71:34
                |vpiOperand:
                \_ref_obj: (work@delayw.one), line:117:23, endln:117:26
                  |vpiParent:
                  \_operation: , line:117:14, endln:117:26
                  |vpiName:one
                  |vpiFullName:work@delayw.one
                  |vpiActual:
                  \_logic_net: (work@delayw.one), line:72:21, endln:72:24
              |vpiOperand:
              \_ref_obj: (work@delayw.w_delay), line:117:29, endln:117:36
                |vpiParent:
                \_operation: , line:117:14, endln:117:36
                |vpiName:w_delay
                |vpiFullName:work@delayw.w_delay
                |vpiActual:
                \_logic_net: (work@delayw.w_delay), line:76:21, endln:76:28
            |vpiLhs:
            \_ref_obj: (work@delayw.rdaddr), line:117:4, endln:117:10
              |vpiParent:
              \_assignment: , line:117:4, endln:117:36
              |vpiName:rdaddr
              |vpiFullName:work@delayw.rdaddr
              |vpiActual:
              \_logic_net: (work@delayw.rdaddr), line:71:20, endln:71:26
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:126:2, endln:128:26
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiStmt:
    \_event_control: , line:126:9, endln:126:25
      |vpiParent:
      \_always: , line:126:2, endln:128:26
      |vpiCondition:
      \_operation: , line:126:11, endln:126:24
        |vpiParent:
        \_event_control: , line:126:9, endln:126:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@delayw.i_clk), line:126:19, endln:126:24
          |vpiParent:
          \_operation: , line:126:11, endln:126:24
          |vpiName:i_clk
          |vpiFullName:work@delayw.i_clk
          |vpiActual:
          \_logic_net: (work@delayw.i_clk), line:42:15, endln:42:20
      |vpiStmt:
      \_if_stmt: , line:127:3, endln:128:26
        |vpiParent:
        \_event_control: , line:126:9, endln:126:25
        |vpiCondition:
        \_ref_obj: (work@delayw.i_ce), line:127:7, endln:127:11
          |vpiParent:
          \_event_control: , line:126:9, endln:126:25
          |vpiName:i_ce
          |vpiFullName:work@delayw.i_ce
          |vpiActual:
          \_logic_net: (work@delayw.i_ce), line:42:40, endln:42:44
        |vpiStmt:
        \_assignment: , line:128:4, endln:128:25
          |vpiParent:
          \_if_stmt: , line:127:3, endln:128:26
          |vpiOpType:82
          |vpiRhs:
          \_bit_select: (work@delayw.mem), line:128:18, endln:128:24
            |vpiParent:
            \_assignment: , line:128:4, endln:128:25
            |vpiName:mem
            |vpiFullName:work@delayw.mem
            |vpiIndex:
            \_ref_obj: (work@delayw.rdaddr), line:128:18, endln:128:24
              |vpiParent:
              \_bit_select: (work@delayw.mem), line:128:18, endln:128:24
              |vpiName:rdaddr
              |vpiFullName:work@delayw.rdaddr
              |vpiActual:
              \_logic_net: (work@delayw.rdaddr), line:71:20, endln:71:26
          |vpiLhs:
          \_ref_obj: (work@delayw.memval), line:128:4, endln:128:10
            |vpiParent:
            \_assignment: , line:128:4, endln:128:25
            |vpiName:memval
            |vpiFullName:work@delayw.memval
            |vpiActual:
            \_logic_net: (work@delayw.memval), line:74:17, endln:74:23
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:133:2, endln:161:5
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiStmt:
    \_event_control: , line:133:9, endln:133:25
      |vpiParent:
      \_always: , line:133:2, endln:161:5
      |vpiCondition:
      \_operation: , line:133:11, endln:133:24
        |vpiParent:
        \_event_control: , line:133:9, endln:133:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@delayw.i_clk), line:133:19, endln:133:24
          |vpiParent:
          \_operation: , line:133:11, endln:133:24
          |vpiName:i_clk
          |vpiFullName:work@delayw.i_clk
          |vpiActual:
          \_logic_net: (work@delayw.i_clk), line:42:15, endln:42:20
      |vpiStmt:
      \_if_stmt: , line:134:2, endln:161:5
        |vpiParent:
        \_event_control: , line:133:9, endln:133:25
        |vpiCondition:
        \_ref_obj: (work@delayw.i_ce), line:134:6, endln:134:10
          |vpiParent:
          \_event_control: , line:133:9, endln:133:25
          |vpiName:i_ce
          |vpiFullName:work@delayw.i_ce
          |vpiActual:
          \_logic_net: (work@delayw.i_ce), line:42:40, endln:42:44
        |vpiStmt:
        \_begin: (work@delayw), line:135:2, endln:161:5
          |vpiParent:
          \_if_stmt: , line:134:2, endln:161:5
          |vpiFullName:work@delayw
          |vpiStmt:
          \_if_else: , line:136:3, endln:160:6
            |vpiParent:
            \_begin: (work@delayw), line:135:2, endln:161:5
            |vpiCondition:
            \_operation: , line:136:7, endln:136:19
              |vpiParent:
              \_begin: (work@delayw), line:135:2, endln:161:5
              |vpiOpType:14
              |vpiOperand:
              \_ref_obj: (work@delayw.w_delay), line:136:7, endln:136:14
                |vpiParent:
                \_operation: , line:136:7, endln:136:19
                |vpiName:w_delay
                |vpiFullName:work@delayw.w_delay
                |vpiActual:
                \_logic_net: (work@delayw.w_delay), line:76:21, endln:76:28
              |vpiOperand:
              \_constant: , line:136:18, endln:136:19
                |vpiParent:
                \_operation: , line:136:7, endln:136:19
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiStmt:
            \_begin: (work@delayw), line:137:3, endln:142:6
              |vpiParent:
              \_if_else: , line:136:3, endln:160:6
              |vpiFullName:work@delayw
              |vpiStmt:
              \_assignment: , line:140:4, endln:140:20
                |vpiParent:
                \_begin: (work@delayw), line:137:3, endln:142:6
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@delayw.i_word), line:140:14, endln:140:20
                  |vpiParent:
                  \_assignment: , line:140:4, endln:140:20
                  |vpiName:i_word
                  |vpiFullName:work@delayw.i_word
                  |vpiActual:
                  \_logic_net: (work@delayw.i_word), line:42:46, endln:42:52
                |vpiLhs:
                \_ref_obj: (work@delayw.o_word), line:140:4, endln:140:10
                  |vpiParent:
                  \_assignment: , line:140:4, endln:140:20
                  |vpiName:o_word
                  |vpiFullName:work@delayw.o_word
                  |vpiActual:
                  \_logic_net: (work@delayw.o_word), line:42:54, endln:42:60
              |vpiStmt:
              \_assignment: , line:141:4, endln:141:23
                |vpiParent:
                \_begin: (work@delayw), line:137:3, endln:142:6
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@delayw.i_word), line:141:17, endln:141:23
                  |vpiParent:
                  \_assignment: , line:141:4, endln:141:23
                  |vpiName:i_word
                  |vpiFullName:work@delayw.i_word
                  |vpiActual:
                  \_logic_net: (work@delayw.i_word), line:42:46, endln:42:52
                |vpiLhs:
                \_ref_obj: (work@delayw.o_delayed), line:141:4, endln:141:13
                  |vpiParent:
                  \_assignment: , line:141:4, endln:141:23
                  |vpiName:o_delayed
                  |vpiFullName:work@delayw.o_delayed
                  |vpiActual:
                  \_logic_net: (work@delayw.o_delayed), line:42:62, endln:42:71
            |vpiElseStmt:
            \_if_else: , line:142:12, endln:160:6
              |vpiParent:
              \_if_else: , line:136:3, endln:160:6
              |vpiCondition:
              \_operation: , line:142:16, endln:142:28
                |vpiParent:
                \_if_else: , line:136:3, endln:160:6
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@delayw.w_delay), line:142:16, endln:142:23
                  |vpiParent:
                  \_operation: , line:142:16, endln:142:28
                  |vpiName:w_delay
                  |vpiFullName:work@delayw.w_delay
                  |vpiActual:
                  \_logic_net: (work@delayw.w_delay), line:76:21, endln:76:28
                |vpiOperand:
                \_constant: , line:142:27, endln:142:28
                  |vpiParent:
                  \_operation: , line:142:16, endln:142:28
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiStmt:
              \_begin: (work@delayw), line:143:3, endln:149:6
                |vpiParent:
                \_if_else: , line:142:12, endln:160:6
                |vpiFullName:work@delayw
                |vpiStmt:
                \_assignment: , line:147:4, endln:147:20
                  |vpiParent:
                  \_begin: (work@delayw), line:143:3, endln:149:6
                  |vpiOpType:82
                  |vpiRhs:
                  \_ref_obj: (work@delayw.i_word), line:147:14, endln:147:20
                    |vpiParent:
                    \_assignment: , line:147:4, endln:147:20
                    |vpiName:i_word
                    |vpiFullName:work@delayw.i_word
                    |vpiActual:
                    \_logic_net: (work@delayw.i_word), line:42:46, endln:42:52
                  |vpiLhs:
                  \_ref_obj: (work@delayw.o_word), line:147:4, endln:147:10
                    |vpiParent:
                    \_assignment: , line:147:4, endln:147:20
                    |vpiName:o_word
                    |vpiFullName:work@delayw.o_word
                    |vpiActual:
                    \_logic_net: (work@delayw.o_word), line:42:54, endln:42:60
                |vpiStmt:
                \_assignment: , line:148:4, endln:148:23
                  |vpiParent:
                  \_begin: (work@delayw), line:143:3, endln:149:6
                  |vpiOpType:82
                  |vpiRhs:
                  \_ref_obj: (work@delayw.o_word), line:148:17, endln:148:23
                    |vpiParent:
                    \_assignment: , line:148:4, endln:148:23
                    |vpiName:o_word
                    |vpiFullName:work@delayw.o_word
                    |vpiActual:
                    \_logic_net: (work@delayw.o_word), line:42:54, endln:42:60
                  |vpiLhs:
                  \_ref_obj: (work@delayw.o_delayed), line:148:4, endln:148:13
                    |vpiParent:
                    \_assignment: , line:148:4, endln:148:23
                    |vpiName:o_delayed
                    |vpiFullName:work@delayw.o_delayed
                    |vpiActual:
                    \_logic_net: (work@delayw.o_delayed), line:42:62, endln:42:71
              |vpiElseStmt:
              \_begin: (work@delayw), line:149:12, endln:160:6
                |vpiParent:
                \_if_else: , line:142:12, endln:160:6
                |vpiFullName:work@delayw
                |vpiStmt:
                \_assignment: , line:158:4, endln:158:20
                  |vpiParent:
                  \_begin: (work@delayw), line:149:12, endln:160:6
                  |vpiOpType:82
                  |vpiRhs:
                  \_ref_obj: (work@delayw.i_word), line:158:14, endln:158:20
                    |vpiParent:
                    \_assignment: , line:158:4, endln:158:20
                    |vpiName:i_word
                    |vpiFullName:work@delayw.i_word
                    |vpiActual:
                    \_logic_net: (work@delayw.i_word), line:42:46, endln:42:52
                  |vpiLhs:
                  \_ref_obj: (work@delayw.o_word), line:158:4, endln:158:10
                    |vpiParent:
                    \_assignment: , line:158:4, endln:158:20
                    |vpiName:o_word
                    |vpiFullName:work@delayw.o_word
                    |vpiActual:
                    \_logic_net: (work@delayw.o_word), line:42:54, endln:42:60
                |vpiStmt:
                \_assignment: , line:159:4, endln:159:23
                  |vpiParent:
                  \_begin: (work@delayw), line:149:12, endln:160:6
                  |vpiOpType:82
                  |vpiRhs:
                  \_ref_obj: (work@delayw.memval), line:159:17, endln:159:23
                    |vpiParent:
                    \_assignment: , line:159:4, endln:159:23
                    |vpiName:memval
                    |vpiFullName:work@delayw.memval
                    |vpiActual:
                    \_logic_net: (work@delayw.memval), line:74:17, endln:74:23
                  |vpiLhs:
                  \_ref_obj: (work@delayw.o_delayed), line:159:4, endln:159:13
                    |vpiParent:
                    \_assignment: , line:159:4, endln:159:23
                    |vpiName:o_delayed
                    |vpiFullName:work@delayw.o_delayed
                    |vpiActual:
                    \_logic_net: (work@delayw.o_delayed), line:42:62, endln:42:71
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:77:9, endln:77:61
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiRhs:
    \_operation: , line:77:19, endln:77:61
      |vpiParent:
      \_cont_assign: , line:77:9, endln:77:61
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:77:20, endln:77:36
        |vpiParent:
        \_operation: , line:77:19, endln:77:61
        |vpiOpType:15
        |vpiOperand:
        \_ref_obj: (work@delayw.FIXED_DELAY), line:77:20, endln:77:31
          |vpiParent:
          \_operation: , line:77:20, endln:77:36
          |vpiName:FIXED_DELAY
          |vpiFullName:work@delayw.FIXED_DELAY
        |vpiOperand:
        \_constant: , line:77:35, endln:77:36
          |vpiParent:
          \_operation: , line:77:20, endln:77:36
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@delayw.FIXED_DELAY), line:77:40, endln:77:51
        |vpiParent:
        \_operation: , line:77:19, endln:77:61
        |vpiName:FIXED_DELAY
        |vpiFullName:work@delayw.FIXED_DELAY
      |vpiOperand:
      \_ref_obj: (work@delayw.i_delay), line:77:54, endln:77:61
        |vpiParent:
        \_operation: , line:77:19, endln:77:61
        |vpiName:i_delay
        |vpiFullName:work@delayw.i_delay
        |vpiActual:
        \_logic_net: (work@delayw.i_delay), line:42:31, endln:42:38
    |vpiLhs:
    \_ref_obj: (work@delayw.w_delay), line:77:9, endln:77:16
      |vpiParent:
      \_cont_assign: , line:77:9, endln:77:61
      |vpiName:w_delay
      |vpiFullName:work@delayw.w_delay
      |vpiActual:
      \_logic_net: (work@delayw.w_delay), line:76:21, endln:76:28
  |vpiContAssign:
  \_cont_assign: , line:81:9, endln:81:18
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiRhs:
    \_constant: , line:81:17, endln:81:18
      |vpiParent:
      \_cont_assign: , line:81:9, endln:81:18
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@delayw.one), line:81:9, endln:81:12
      |vpiParent:
      \_cont_assign: , line:81:9, endln:81:18
      |vpiName:one
      |vpiFullName:work@delayw.one
      |vpiActual:
      \_logic_net: (work@delayw.one), line:72:21, endln:72:24
  |vpiContAssign:
  \_cont_assign: , line:82:9, endln:82:18
    |vpiParent:
    \_module_inst: work@delayw (work@delayw), file:${SURELOG_DIR}/third_party/tests/YosysDsp/delayw.v, line:42:1, endln:238:10
    |vpiRhs:
    \_constant: , line:82:17, endln:82:18
      |vpiParent:
      \_cont_assign: , line:82:9, endln:82:18
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@delayw.two), line:82:9, endln:82:12
      |vpiParent:
      \_cont_assign: , line:82:9, endln:82:18
      |vpiName:two
      |vpiFullName:work@delayw.two
      |vpiActual:
      \_logic_net: (work@delayw.two), line:72:26, endln:72:29
|uhdmallModules:
\_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@dspswitch
  |vpiParameter:
  \_parameter: (work@dspswitch.DW), line:42:12, endln:42:14
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@dspswitch.DW)
      |vpiParent:
      \_parameter: (work@dspswitch.DW), line:42:12, endln:42:14
      |vpiFullName:work@dspswitch.DW
      |vpiActual:
      \_int_typespec: , line:42:2, endln:42:19
    |vpiName:DW
    |vpiFullName:work@dspswitch.DW
  |vpiParamAssign:
  \_param_assign: , line:42:12, endln:42:19
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiRhs:
    \_constant: , line:42:17, endln:42:19
      |vpiParent:
      \_param_assign: , line:42:12, endln:42:19
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@dspswitch)
        |vpiParent:
        \_constant: , line:42:17, endln:42:19
        |vpiFullName:work@dspswitch
        |vpiActual:
        \_int_typespec: , line:42:2, endln:42:19
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dspswitch.DW), line:42:12, endln:42:14
  |vpiDefName:work@dspswitch
  |vpiNet:
  \_logic_net: (work@dspswitch.i_clk), line:40:18, endln:40:23
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiName:i_clk
    |vpiFullName:work@dspswitch.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dspswitch.i_areset_n), line:40:25, endln:40:35
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiName:i_areset_n
    |vpiFullName:work@dspswitch.i_areset_n
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dspswitch.i_en), line:40:37, endln:40:41
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiName:i_en
    |vpiFullName:work@dspswitch.i_en
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dspswitch.i_ce), line:40:43, endln:40:47
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiName:i_ce
    |vpiFullName:work@dspswitch.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dspswitch.i_sample), line:40:49, endln:40:57
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiName:i_sample
    |vpiFullName:work@dspswitch.i_sample
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dspswitch.i_bypass), line:40:59, endln:40:67
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiName:i_bypass
    |vpiFullName:work@dspswitch.i_bypass
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dspswitch.o_ce), line:41:3, endln:41:7
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiName:o_ce
    |vpiFullName:work@dspswitch.o_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@dspswitch.o_sample), line:41:9, endln:41:17
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiName:o_sample
    |vpiFullName:work@dspswitch.o_sample
    |vpiNetType:48
  |vpiPort:
  \_port: (i_clk), line:40:18, endln:40:23
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dspswitch.i_clk.i_clk), line:40:18, endln:40:23
      |vpiParent:
      \_port: (i_clk), line:40:18, endln:40:23
      |vpiName:i_clk
      |vpiFullName:work@dspswitch.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@dspswitch.i_clk), line:40:18, endln:40:23
    |vpiTypedef:
    \_ref_typespec: (work@dspswitch.i_clk)
      |vpiParent:
      \_port: (i_clk), line:40:18, endln:40:23
      |vpiFullName:work@dspswitch.i_clk
      |vpiActual:
      \_logic_typespec: , line:43:8, endln:43:12
  |vpiPort:
  \_port: (i_areset_n), line:40:25, endln:40:35
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiName:i_areset_n
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dspswitch.i_areset_n.i_areset_n), line:40:25, endln:40:35
      |vpiParent:
      \_port: (i_areset_n), line:40:25, endln:40:35
      |vpiName:i_areset_n
      |vpiFullName:work@dspswitch.i_areset_n.i_areset_n
      |vpiActual:
      \_logic_net: (work@dspswitch.i_areset_n), line:40:25, endln:40:35
    |vpiTypedef:
    \_ref_typespec: (work@dspswitch.i_areset_n)
      |vpiParent:
      \_port: (i_areset_n), line:40:25, endln:40:35
      |vpiFullName:work@dspswitch.i_areset_n
      |vpiActual:
      \_logic_typespec: , line:43:8, endln:43:12
  |vpiPort:
  \_port: (i_en), line:40:37, endln:40:41
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiName:i_en
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dspswitch.i_en.i_en), line:40:37, endln:40:41
      |vpiParent:
      \_port: (i_en), line:40:37, endln:40:41
      |vpiName:i_en
      |vpiFullName:work@dspswitch.i_en.i_en
      |vpiActual:
      \_logic_net: (work@dspswitch.i_en), line:40:37, endln:40:41
    |vpiTypedef:
    \_ref_typespec: (work@dspswitch.i_en)
      |vpiParent:
      \_port: (i_en), line:40:37, endln:40:41
      |vpiFullName:work@dspswitch.i_en
      |vpiActual:
      \_logic_typespec: , line:43:8, endln:43:12
  |vpiPort:
  \_port: (i_ce), line:40:43, endln:40:47
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dspswitch.i_ce.i_ce), line:40:43, endln:40:47
      |vpiParent:
      \_port: (i_ce), line:40:43, endln:40:47
      |vpiName:i_ce
      |vpiFullName:work@dspswitch.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@dspswitch.i_ce), line:40:43, endln:40:47
    |vpiTypedef:
    \_ref_typespec: (work@dspswitch.i_ce)
      |vpiParent:
      \_port: (i_ce), line:40:43, endln:40:47
      |vpiFullName:work@dspswitch.i_ce
      |vpiActual:
      \_logic_typespec: , line:45:8, endln:45:12
  |vpiPort:
  \_port: (i_sample), line:40:49, endln:40:57
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiName:i_sample
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dspswitch.i_sample.i_sample), line:40:49, endln:40:57
      |vpiParent:
      \_port: (i_sample), line:40:49, endln:40:57
      |vpiName:i_sample
      |vpiFullName:work@dspswitch.i_sample.i_sample
      |vpiActual:
      \_logic_net: (work@dspswitch.i_sample), line:40:49, endln:40:57
    |vpiTypedef:
    \_ref_typespec: (work@dspswitch.i_sample)
      |vpiParent:
      \_port: (i_sample), line:40:49, endln:40:57
      |vpiFullName:work@dspswitch.i_sample
      |vpiActual:
      \_logic_typespec: , line:46:8, endln:46:23
  |vpiPort:
  \_port: (i_bypass), line:40:59, endln:40:67
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiName:i_bypass
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dspswitch.i_bypass.i_bypass), line:40:59, endln:40:67
      |vpiParent:
      \_port: (i_bypass), line:40:59, endln:40:67
      |vpiName:i_bypass
      |vpiFullName:work@dspswitch.i_bypass.i_bypass
      |vpiActual:
      \_logic_net: (work@dspswitch.i_bypass), line:40:59, endln:40:67
    |vpiTypedef:
    \_ref_typespec: (work@dspswitch.i_bypass)
      |vpiParent:
      \_port: (i_bypass), line:40:59, endln:40:67
      |vpiFullName:work@dspswitch.i_bypass
      |vpiActual:
      \_logic_typespec: , line:46:8, endln:46:23
  |vpiPort:
  \_port: (o_ce), line:41:3, endln:41:7
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiName:o_ce
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dspswitch.o_ce.o_ce), line:41:3, endln:41:7
      |vpiParent:
      \_port: (o_ce), line:41:3, endln:41:7
      |vpiName:o_ce
      |vpiFullName:work@dspswitch.o_ce.o_ce
      |vpiActual:
      \_logic_net: (work@dspswitch.o_ce), line:41:3, endln:41:7
    |vpiTypedef:
    \_ref_typespec: (work@dspswitch.o_ce)
      |vpiParent:
      \_port: (o_ce), line:41:3, endln:41:7
      |vpiFullName:work@dspswitch.o_ce
      |vpiActual:
      \_logic_typespec: , line:48:9, endln:48:12
  |vpiPort:
  \_port: (o_sample), line:41:9, endln:41:17
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiName:o_sample
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dspswitch.o_sample.o_sample), line:41:9, endln:41:17
      |vpiParent:
      \_port: (o_sample), line:41:9, endln:41:17
      |vpiName:o_sample
      |vpiFullName:work@dspswitch.o_sample.o_sample
      |vpiActual:
      \_logic_net: (work@dspswitch.o_sample), line:41:9, endln:41:17
    |vpiTypedef:
    \_ref_typespec: (work@dspswitch.o_sample)
      |vpiParent:
      \_port: (o_sample), line:41:9, endln:41:17
      |vpiFullName:work@dspswitch.o_sample
      |vpiActual:
      \_logic_typespec: , line:49:9, endln:49:23
  |vpiProcess:
  \_initial: , line:51:2, endln:51:19
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiStmt:
    \_assignment: , line:51:10, endln:51:18
      |vpiParent:
      \_initial: , line:51:2, endln:51:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:51:17, endln:51:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@dspswitch.o_ce), line:51:10, endln:51:14
        |vpiParent:
        \_assignment: , line:51:10, endln:51:18
        |vpiName:o_ce
        |vpiFullName:work@dspswitch.o_ce
        |vpiActual:
        \_logic_net: (work@dspswitch.o_ce), line:41:3, endln:41:7
  |vpiProcess:
  \_always: , line:52:2, endln:56:17
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiStmt:
    \_event_control: , line:52:9, endln:52:45
      |vpiParent:
      \_always: , line:52:2, endln:56:17
      |vpiCondition:
      \_operation: , line:52:11, endln:52:44
        |vpiParent:
        \_event_control: , line:52:9, endln:52:45
        |vpiOpType:37
        |vpiOperand:
        \_operation: , line:52:11, endln:52:24
          |vpiParent:
          \_operation: , line:52:11, endln:52:44
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@dspswitch.i_clk), line:52:19, endln:52:24
            |vpiParent:
            \_operation: , line:52:11, endln:52:24
            |vpiName:i_clk
            |vpiFullName:work@dspswitch.i_clk
            |vpiActual:
            \_logic_net: (work@dspswitch.i_clk), line:40:18, endln:40:23
        |vpiOperand:
        \_operation: , line:52:26, endln:52:44
          |vpiParent:
          \_operation: , line:52:11, endln:52:44
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@dspswitch.i_areset_n), line:52:34, endln:52:44
            |vpiParent:
            \_operation: , line:52:26, endln:52:44
            |vpiName:i_areset_n
            |vpiFullName:work@dspswitch.i_areset_n
            |vpiActual:
            \_logic_net: (work@dspswitch.i_areset_n), line:40:25, endln:40:35
      |vpiStmt:
      \_if_else: , line:53:3, endln:56:17
        |vpiParent:
        \_event_control: , line:52:9, endln:52:45
        |vpiCondition:
        \_operation: , line:53:7, endln:53:18
          |vpiParent:
          \_event_control: , line:52:9, endln:52:45
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@dspswitch.i_areset_n), line:53:8, endln:53:18
            |vpiParent:
            \_operation: , line:53:7, endln:53:18
            |vpiName:i_areset_n
            |vpiFullName:work@dspswitch.i_areset_n
            |vpiActual:
            \_logic_net: (work@dspswitch.i_areset_n), line:40:25, endln:40:35
        |vpiStmt:
        \_assignment: , line:54:4, endln:54:13
          |vpiParent:
          \_if_else: , line:53:3, endln:56:17
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:54:12, endln:54:13
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@dspswitch.o_ce), line:54:4, endln:54:8
            |vpiParent:
            \_assignment: , line:54:4, endln:54:13
            |vpiName:o_ce
            |vpiFullName:work@dspswitch.o_ce
            |vpiActual:
            \_logic_net: (work@dspswitch.o_ce), line:41:3, endln:41:7
        |vpiElseStmt:
        \_assignment: , line:56:4, endln:56:16
          |vpiParent:
          \_if_else: , line:53:3, endln:56:17
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@dspswitch.i_ce), line:56:12, endln:56:16
            |vpiParent:
            \_assignment: , line:56:4, endln:56:16
            |vpiName:i_ce
            |vpiFullName:work@dspswitch.i_ce
            |vpiActual:
            \_logic_net: (work@dspswitch.i_ce), line:40:43, endln:40:47
          |vpiLhs:
          \_ref_obj: (work@dspswitch.o_ce), line:56:4, endln:56:8
            |vpiParent:
            \_assignment: , line:56:4, endln:56:16
            |vpiName:o_ce
            |vpiFullName:work@dspswitch.o_ce
            |vpiActual:
            \_logic_net: (work@dspswitch.o_ce), line:41:3, endln:41:7
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:58:2, endln:58:23
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiStmt:
    \_assignment: , line:58:10, endln:58:22
      |vpiParent:
      \_initial: , line:58:2, endln:58:23
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:58:21, endln:58:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@dspswitch.o_sample), line:58:10, endln:58:18
        |vpiParent:
        \_assignment: , line:58:10, endln:58:22
        |vpiName:o_sample
        |vpiFullName:work@dspswitch.o_sample
        |vpiActual:
        \_logic_net: (work@dspswitch.o_sample), line:41:9, endln:41:17
  |vpiProcess:
  \_always: , line:59:2, endln:63:45
    |vpiParent:
    \_module_inst: work@dspswitch (work@dspswitch), file:${SURELOG_DIR}/third_party/tests/YosysDsp/dspswitch.v, line:40:1, endln:65:10
    |vpiStmt:
    \_event_control: , line:59:9, endln:59:45
      |vpiParent:
      \_always: , line:59:2, endln:63:45
      |vpiCondition:
      \_operation: , line:59:11, endln:59:44
        |vpiParent:
        \_event_control: , line:59:9, endln:59:45
        |vpiOpType:37
        |vpiOperand:
        \_operation: , line:59:11, endln:59:24
          |vpiParent:
          \_operation: , line:59:11, endln:59:44
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@dspswitch.i_clk), line:59:19, endln:59:24
            |vpiParent:
            \_operation: , line:59:11, endln:59:24
            |vpiName:i_clk
            |vpiFullName:work@dspswitch.i_clk
            |vpiActual:
            \_logic_net: (work@dspswitch.i_clk), line:40:18, endln:40:23
        |vpiOperand:
        \_operation: , line:59:26, endln:59:44
          |vpiParent:
          \_operation: , line:59:11, endln:59:44
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@dspswitch.i_areset_n), line:59:34, endln:59:44
            |vpiParent:
            \_operation: , line:59:26, endln:59:44
            |vpiName:i_areset_n
            |vpiFullName:work@dspswitch.i_areset_n
            |vpiActual:
            \_logic_net: (work@dspswitch.i_areset_n), line:40:25, endln:40:35
      |vpiStmt:
      \_if_else: , line:60:3, endln:63:45
        |vpiParent:
        \_event_control: , line:59:9, endln:59:45
        |vpiCondition:
        \_operation: , line:60:7, endln:60:18
          |vpiParent:
          \_event_control: , line:59:9, endln:59:45
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@dspswitch.i_areset_n), line:60:8, endln:60:18
            |vpiParent:
            \_operation: , line:60:7, endln:60:18
            |vpiName:i_areset_n
            |vpiFullName:work@dspswitch.i_areset_n
            |vpiActual:
            \_logic_net: (work@dspswitch.i_areset_n), line:40:25, endln:40:35
        |vpiStmt:
        \_assignment: , line:61:4, endln:61:17
          |vpiParent:
          \_if_else: , line:60:3, endln:63:45
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:61:16, endln:61:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@dspswitch.o_sample), line:61:4, endln:61:12
            |vpiParent:
            \_assignment: , line:61:4, endln:61:17
            |vpiName:o_sample
            |vpiFullName:work@dspswitch.o_sample
            |vpiActual:
            \_logic_net: (work@dspswitch.o_sample), line:41:9, endln:41:17
        |vpiElseStmt:
        \_if_stmt: , line:62:8, endln:63:45
          |vpiParent:
          \_if_else: , line:60:3, endln:63:45
          |vpiCondition:
          \_ref_obj: (work@dspswitch.i_ce), line:62:12, endln:62:16
            |vpiParent:
            \_if_else: , line:60:3, endln:63:45
            |vpiName:i_ce
            |vpiFullName:work@dspswitch.i_ce
            |vpiActual:
            \_logic_net: (work@dspswitch.i_ce), line:40:43, endln:40:47
          |vpiStmt:
          \_assignment: , line:63:4, endln:63:44
            |vpiParent:
            \_if_stmt: , line:62:8, endln:63:45
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:63:16, endln:63:44
              |vpiParent:
              \_assignment: , line:63:4, endln:63:44
              |vpiOpType:32
              |vpiOperand:
              \_ref_obj: (work@dspswitch.i_en), line:63:17, endln:63:21
                |vpiParent:
                \_operation: , line:63:16, endln:63:44
                |vpiName:i_en
                |vpiFullName:work@dspswitch.i_en
                |vpiActual:
                \_logic_net: (work@dspswitch.i_en), line:40:37, endln:40:41
              |vpiOperand:
              \_ref_obj: (work@dspswitch.i_sample), line:63:25, endln:63:33
                |vpiParent:
                \_operation: , line:63:16, endln:63:44
                |vpiName:i_sample
                |vpiFullName:work@dspswitch.i_sample
                |vpiActual:
                \_logic_net: (work@dspswitch.i_sample), line:40:49, endln:40:57
              |vpiOperand:
              \_ref_obj: (work@dspswitch.i_bypass), line:63:36, endln:63:44
                |vpiParent:
                \_operation: , line:63:16, endln:63:44
                |vpiName:i_bypass
                |vpiFullName:work@dspswitch.i_bypass
                |vpiActual:
                \_logic_net: (work@dspswitch.i_bypass), line:40:59, endln:40:67
            |vpiLhs:
            \_ref_obj: (work@dspswitch.o_sample), line:63:4, endln:63:12
              |vpiParent:
              \_assignment: , line:63:4, endln:63:44
              |vpiName:o_sample
              |vpiFullName:work@dspswitch.o_sample
              |vpiActual:
              \_logic_net: (work@dspswitch.o_sample), line:41:9, endln:41:17
    |vpiAlwaysType:1
|uhdmallModules:
\_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@fastfir
  |vpiParameter:
  \_parameter: (work@fastfir.NTAPS), line:48:13, endln:48:18
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |UINT:128
    |vpiTypespec:
    \_ref_typespec: (work@fastfir.NTAPS)
      |vpiParent:
      \_parameter: (work@fastfir.NTAPS), line:48:13, endln:48:18
      |vpiFullName:work@fastfir.NTAPS
      |vpiActual:
      \_int_typespec: , line:48:2, endln:48:47
    |vpiName:NTAPS
    |vpiFullName:work@fastfir.NTAPS
  |vpiParameter:
  \_parameter: (work@fastfir.IW), line:48:24, endln:48:26
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |UINT:12
    |vpiTypespec:
    \_ref_typespec: (work@fastfir.IW)
      |vpiParent:
      \_parameter: (work@fastfir.IW), line:48:24, endln:48:26
      |vpiFullName:work@fastfir.IW
      |vpiActual:
      \_int_typespec: , line:48:2, endln:48:47
    |vpiName:IW
    |vpiFullName:work@fastfir.IW
  |vpiParameter:
  \_parameter: (work@fastfir.TW), line:48:31, endln:48:33
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiName:TW
    |vpiFullName:work@fastfir.TW
  |vpiParameter:
  \_parameter: (work@fastfir.OW), line:48:38, endln:48:40
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiName:OW
    |vpiFullName:work@fastfir.OW
  |vpiParameter:
  \_parameter: (work@fastfir.FIXED_TAPS), line:50:19, endln:50:29
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@fastfir.FIXED_TAPS)
      |vpiParent:
      \_parameter: (work@fastfir.FIXED_TAPS), line:50:19, endln:50:29
      |vpiFullName:work@fastfir.FIXED_TAPS
      |vpiActual:
      \_int_typespec: , line:50:12, endln:50:17
    |vpiName:FIXED_TAPS
    |vpiFullName:work@fastfir.FIXED_TAPS
  |vpiParamAssign:
  \_param_assign: , line:48:13, endln:48:22
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiRhs:
    \_constant: , line:48:19, endln:48:22
      |vpiParent:
      \_param_assign: , line:48:13, endln:48:22
      |vpiDecompile:128
      |vpiSize:64
      |UINT:128
      |vpiTypespec:
      \_ref_typespec: (work@fastfir)
        |vpiParent:
        \_constant: , line:48:19, endln:48:22
        |vpiFullName:work@fastfir
        |vpiActual:
        \_int_typespec: , line:48:2, endln:48:47
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fastfir.NTAPS), line:48:13, endln:48:18
  |vpiParamAssign:
  \_param_assign: , line:48:24, endln:48:29
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiRhs:
    \_constant: , line:48:27, endln:48:29
      |vpiParent:
      \_param_assign: , line:48:24, endln:48:29
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiTypespec:
      \_ref_typespec: (work@fastfir)
        |vpiParent:
        \_constant: , line:48:27, endln:48:29
        |vpiFullName:work@fastfir
        |vpiActual:
        \_int_typespec: , line:48:2, endln:48:47
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fastfir.IW), line:48:24, endln:48:26
  |vpiParamAssign:
  \_param_assign: , line:48:31, endln:48:36
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiRhs:
    \_ref_obj: (work@fastfir.IW), line:48:34, endln:48:36
      |vpiParent:
      \_param_assign: , line:48:31, endln:48:36
      |vpiName:IW
      |vpiFullName:work@fastfir.IW
    |vpiLhs:
    \_parameter: (work@fastfir.TW), line:48:31, endln:48:33
  |vpiParamAssign:
  \_param_assign: , line:48:38, endln:48:47
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiRhs:
    \_operation: , line:48:41, endln:48:47
      |vpiParent:
      \_param_assign: , line:48:38, endln:48:47
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:48:41, endln:48:45
        |vpiParent:
        \_operation: , line:48:41, endln:48:47
        |vpiOpType:25
        |vpiOperand:
        \_constant: , line:48:41, endln:48:42
          |vpiParent:
          \_operation: , line:48:41, endln:48:45
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (work@fastfir.IW), line:48:43, endln:48:45
          |vpiParent:
          \_operation: , line:48:41, endln:48:45
          |vpiName:IW
          |vpiFullName:work@fastfir.IW
      |vpiOperand:
      \_constant: , line:48:46, endln:48:47
        |vpiParent:
        \_operation: , line:48:41, endln:48:47
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fastfir.OW), line:48:38, endln:48:40
  |vpiParamAssign:
  \_param_assign: , line:50:19, endln:50:31
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiRhs:
    \_constant: , line:50:30, endln:50:31
      |vpiParent:
      \_param_assign: , line:50:19, endln:50:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@fastfir)
        |vpiParent:
        \_constant: , line:50:30, endln:50:31
        |vpiFullName:work@fastfir
        |vpiActual:
        \_int_typespec: , line:50:12, endln:50:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fastfir.FIXED_TAPS), line:50:19, endln:50:29
  |vpiDefName:work@fastfir
  |vpiNet:
  \_logic_net: (work@fastfir.tap), line:60:18, endln:60:21
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiTypespec:
    \_ref_typespec: (work@fastfir.tap)
      |vpiParent:
      \_logic_net: (work@fastfir.tap), line:60:18, endln:60:21
      |vpiFullName:work@fastfir.tap
      |vpiActual:
      \_logic_typespec: , line:60:2, endln:60:32
    |vpiName:tap
    |vpiFullName:work@fastfir.tap
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir.tapout), line:61:18, endln:61:24
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiTypespec:
    \_ref_typespec: (work@fastfir.tapout)
      |vpiParent:
      \_logic_net: (work@fastfir.tapout), line:61:18, endln:61:24
      |vpiFullName:work@fastfir.tapout
      |vpiActual:
      \_logic_typespec: , line:61:2, endln:61:34
    |vpiName:tapout
    |vpiFullName:work@fastfir.tapout
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir.sample), line:62:18, endln:62:24
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiTypespec:
    \_ref_typespec: (work@fastfir.sample)
      |vpiParent:
      \_logic_net: (work@fastfir.sample), line:62:18, endln:62:24
      |vpiFullName:work@fastfir.sample
      |vpiActual:
      \_logic_typespec: , line:62:2, endln:62:34
    |vpiName:sample
    |vpiFullName:work@fastfir.sample
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir.result), line:63:18, endln:63:24
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiTypespec:
    \_ref_typespec: (work@fastfir.result)
      |vpiParent:
      \_logic_net: (work@fastfir.result), line:63:18, endln:63:24
      |vpiFullName:work@fastfir.result
      |vpiActual:
      \_logic_typespec: , line:63:2, endln:63:34
    |vpiName:result
    |vpiFullName:work@fastfir.result
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir.tap_wr), line:64:8, endln:64:14
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiTypespec:
    \_ref_typespec: (work@fastfir.tap_wr)
      |vpiParent:
      \_logic_net: (work@fastfir.tap_wr), line:64:8, endln:64:14
      |vpiFullName:work@fastfir.tap_wr
      |vpiActual:
      \_logic_typespec: , line:64:2, endln:64:6
    |vpiName:tap_wr
    |vpiFullName:work@fastfir.tap_wr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir.unused), line:115:16, endln:115:22
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiTypespec:
    \_ref_typespec: (work@fastfir.unused)
      |vpiParent:
      \_logic_net: (work@fastfir.unused), line:115:16, endln:115:22
      |vpiFullName:work@fastfir.unused
      |vpiActual:
      \_logic_typespec: , line:115:2, endln:115:15
    |vpiName:unused
    |vpiFullName:work@fastfir.unused
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir.i_clk), line:44:16, endln:44:21
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiName:i_clk
    |vpiFullName:work@fastfir.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir.i_reset), line:44:23, endln:44:30
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiName:i_reset
    |vpiFullName:work@fastfir.i_reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir.i_tap_wr), line:44:32, endln:44:40
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiName:i_tap_wr
    |vpiFullName:work@fastfir.i_tap_wr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir.i_tap), line:44:42, endln:44:47
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiName:i_tap
    |vpiFullName:work@fastfir.i_tap
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir.i_ce), line:44:49, endln:44:53
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiName:i_ce
    |vpiFullName:work@fastfir.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir.i_sample), line:44:55, endln:44:63
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiName:i_sample
    |vpiFullName:work@fastfir.i_sample
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir.o_result), line:44:65, endln:44:73
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiName:o_result
    |vpiFullName:work@fastfir.o_result
    |vpiNetType:1
  |vpiPort:
  \_port: (i_clk), line:44:16, endln:44:21
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir.i_clk.i_clk), line:44:16, endln:44:21
      |vpiParent:
      \_port: (i_clk), line:44:16, endln:44:21
      |vpiName:i_clk
      |vpiFullName:work@fastfir.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@fastfir.i_clk), line:44:16, endln:44:21
    |vpiTypedef:
    \_ref_typespec: (work@fastfir.i_clk)
      |vpiParent:
      \_port: (i_clk), line:44:16, endln:44:21
      |vpiFullName:work@fastfir.i_clk
      |vpiActual:
      \_logic_typespec: , line:51:8, endln:51:12
  |vpiPort:
  \_port: (i_reset), line:44:23, endln:44:30
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiName:i_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir.i_reset.i_reset), line:44:23, endln:44:30
      |vpiParent:
      \_port: (i_reset), line:44:23, endln:44:30
      |vpiName:i_reset
      |vpiFullName:work@fastfir.i_reset.i_reset
      |vpiActual:
      \_logic_net: (work@fastfir.i_reset), line:44:23, endln:44:30
    |vpiTypedef:
    \_ref_typespec: (work@fastfir.i_reset)
      |vpiParent:
      \_port: (i_reset), line:44:23, endln:44:30
      |vpiFullName:work@fastfir.i_reset
      |vpiActual:
      \_logic_typespec: , line:51:8, endln:51:12
  |vpiPort:
  \_port: (i_tap_wr), line:44:32, endln:44:40
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiName:i_tap_wr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir.i_tap_wr.i_tap_wr), line:44:32, endln:44:40
      |vpiParent:
      \_port: (i_tap_wr), line:44:32, endln:44:40
      |vpiName:i_tap_wr
      |vpiFullName:work@fastfir.i_tap_wr.i_tap_wr
      |vpiActual:
      \_logic_net: (work@fastfir.i_tap_wr), line:44:32, endln:44:40
    |vpiTypedef:
    \_ref_typespec: (work@fastfir.i_tap_wr)
      |vpiParent:
      \_port: (i_tap_wr), line:44:32, endln:44:40
      |vpiFullName:work@fastfir.i_tap_wr
      |vpiActual:
      \_logic_typespec: , line:53:8, endln:53:12
  |vpiPort:
  \_port: (i_tap), line:44:42, endln:44:47
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiName:i_tap
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir.i_tap.i_tap), line:44:42, endln:44:47
      |vpiParent:
      \_port: (i_tap), line:44:42, endln:44:47
      |vpiName:i_tap
      |vpiFullName:work@fastfir.i_tap.i_tap
      |vpiActual:
      \_logic_net: (work@fastfir.i_tap), line:44:42, endln:44:47
    |vpiTypedef:
    \_ref_typespec: (work@fastfir.i_tap)
      |vpiParent:
      \_port: (i_tap), line:44:42, endln:44:47
      |vpiFullName:work@fastfir.i_tap
      |vpiActual:
      \_logic_typespec: , line:54:8, endln:54:23
  |vpiPort:
  \_port: (i_ce), line:44:49, endln:44:53
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir.i_ce.i_ce), line:44:49, endln:44:53
      |vpiParent:
      \_port: (i_ce), line:44:49, endln:44:53
      |vpiName:i_ce
      |vpiFullName:work@fastfir.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@fastfir.i_ce), line:44:49, endln:44:53
    |vpiTypedef:
    \_ref_typespec: (work@fastfir.i_ce)
      |vpiParent:
      \_port: (i_ce), line:44:49, endln:44:53
      |vpiFullName:work@fastfir.i_ce
      |vpiActual:
      \_logic_typespec: , line:56:8, endln:56:12
  |vpiPort:
  \_port: (i_sample), line:44:55, endln:44:63
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiName:i_sample
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir.i_sample.i_sample), line:44:55, endln:44:63
      |vpiParent:
      \_port: (i_sample), line:44:55, endln:44:63
      |vpiName:i_sample
      |vpiFullName:work@fastfir.i_sample.i_sample
      |vpiActual:
      \_logic_net: (work@fastfir.i_sample), line:44:55, endln:44:63
    |vpiTypedef:
    \_ref_typespec: (work@fastfir.i_sample)
      |vpiParent:
      \_port: (i_sample), line:44:55, endln:44:63
      |vpiFullName:work@fastfir.i_sample
      |vpiActual:
      \_logic_typespec: , line:57:8, endln:57:23
  |vpiPort:
  \_port: (o_result), line:44:65, endln:44:73
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiName:o_result
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@fastfir.o_result.o_result), line:44:65, endln:44:73
      |vpiParent:
      \_port: (o_result), line:44:65, endln:44:73
      |vpiName:o_result
      |vpiFullName:work@fastfir.o_result.o_result
      |vpiActual:
      \_logic_net: (work@fastfir.o_result), line:44:65, endln:44:73
    |vpiTypedef:
    \_ref_typespec: (work@fastfir.o_result)
      |vpiParent:
      \_port: (o_result), line:44:65, endln:44:73
      |vpiFullName:work@fastfir.o_result
      |vpiActual:
      \_logic_typespec: , line:58:9, endln:58:24
  |vpiContAssign:
  \_cont_assign: , line:67:9, endln:67:29
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiRhs:
    \_ref_obj: (work@fastfir.i_sample), line:67:21, endln:67:29
      |vpiParent:
      \_cont_assign: , line:67:9, endln:67:29
      |vpiName:i_sample
      |vpiFullName:work@fastfir.i_sample
      |vpiActual:
      \_logic_net: (work@fastfir.i_sample), line:44:55, endln:44:63
    |vpiLhs:
    \_bit_select: (work@fastfir.sample), line:67:9, endln:67:18
      |vpiParent:
      \_cont_assign: , line:67:9, endln:67:29
      |vpiName:sample
      |vpiFullName:work@fastfir.sample
      |vpiIndex:
      \_constant: , line:67:16, endln:67:17
        |vpiParent:
        \_bit_select: (work@fastfir.sample), line:67:9, endln:67:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:69:9, endln:69:22
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiRhs:
    \_constant: , line:69:21, endln:69:22
      |vpiParent:
      \_cont_assign: , line:69:9, endln:69:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_bit_select: (work@fastfir.result), line:69:9, endln:69:18
      |vpiParent:
      \_cont_assign: , line:69:9, endln:69:22
      |vpiName:result
      |vpiFullName:work@fastfir.result
      |vpiIndex:
      \_constant: , line:69:16, endln:69:17
        |vpiParent:
        \_bit_select: (work@fastfir.result), line:69:9, endln:69:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:111:9, endln:111:33
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiRhs:
    \_bit_select: (work@fastfir.result), line:111:27, endln:111:32
      |vpiParent:
      \_cont_assign: , line:111:9, endln:111:33
      |vpiName:result
      |vpiFullName:work@fastfir.result
      |vpiIndex:
      \_ref_obj: (work@fastfir.NTAPS), line:111:27, endln:111:32
        |vpiParent:
        \_bit_select: (work@fastfir.result), line:111:27, endln:111:32
        |vpiName:NTAPS
        |vpiFullName:work@fastfir.NTAPS
    |vpiLhs:
    \_ref_obj: (work@fastfir.o_result), line:111:9, endln:111:17
      |vpiParent:
      \_cont_assign: , line:111:9, endln:111:33
      |vpiName:o_result
      |vpiFullName:work@fastfir.o_result
      |vpiActual:
      \_logic_net: (work@fastfir.o_result), line:44:65, endln:44:73
  |vpiContAssign:
  \_cont_assign: , line:116:9, endln:116:37
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiRhs:
    \_operation: , line:116:18, endln:116:37
      |vpiParent:
      \_cont_assign: , line:116:9, endln:116:37
      |vpiOpType:33
      |vpiOperand:
      \_ref_obj: (work@fastfir.i_tap_wr), line:116:20, endln:116:28
        |vpiParent:
        \_operation: , line:116:18, endln:116:37
        |vpiName:i_tap_wr
        |vpiFullName:work@fastfir.i_tap_wr
        |vpiActual:
        \_logic_net: (work@fastfir.i_tap_wr), line:44:32, endln:44:40
      |vpiOperand:
      \_ref_obj: (work@fastfir.i_tap), line:116:30, endln:116:35
        |vpiParent:
        \_operation: , line:116:18, endln:116:37
        |vpiName:i_tap
        |vpiFullName:work@fastfir.i_tap
        |vpiActual:
        \_logic_net: (work@fastfir.i_tap), line:44:42, endln:44:47
    |vpiLhs:
    \_ref_obj: (work@fastfir.unused), line:116:9, endln:116:15
      |vpiParent:
      \_cont_assign: , line:116:9, endln:116:37
      |vpiName:unused
      |vpiFullName:work@fastfir.unused
      |vpiActual:
      \_logic_net: (work@fastfir.unused), line:115:16, endln:115:22
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiStmt:
    \_begin: (work@fastfir)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@fastfir
      |vpiStmt:
      \_gen_if_else: , line:73:2, endln:81:5
        |vpiParent:
        \_begin: (work@fastfir)
        |vpiCondition:
        \_ref_obj: (work@fastfir.FIXED_TAPS), line:73:5, endln:73:15
          |vpiParent:
          \_gen_if_else: , line:73:2, endln:81:5
          |vpiName:FIXED_TAPS
          |vpiFullName:work@fastfir.FIXED_TAPS
        |vpiStmt:
        \_begin: (work@fastfir)
          |vpiParent:
          \_gen_if_else: , line:73:2, endln:81:5
          |vpiFullName:work@fastfir
          |vpiStmt:
          \_initial: , line:75:3, endln:75:38
            |vpiParent:
            \_begin: (work@fastfir)
            |vpiStmt:
            \_sys_func_call: ($readmemh), line:75:11, endln:75:37
              |vpiParent:
              \_initial: , line:75:3, endln:75:38
              |vpiArgument:
              \_constant: , line:75:21, endln:75:31
                |vpiParent:
                \_sys_func_call: ($readmemh), line:75:11, endln:75:37
                |vpiDecompile:"taps.hex"
                |vpiSize:64
                |STRING:taps.hex
                |vpiConstType:6
              |vpiArgument:
              \_ref_obj: (work@fastfir.tap), line:75:33, endln:75:36
                |vpiParent:
                \_sys_func_call: ($readmemh), line:75:11, endln:75:37
                |vpiName:tap
                |vpiFullName:work@fastfir.tap
              |vpiName:$readmemh
          |vpiStmt:
          \_cont_assign: , line:77:10, endln:77:23
            |vpiParent:
            \_begin: (work@fastfir)
            |vpiRhs:
            \_constant: , line:77:19, endln:77:23
              |vpiParent:
              \_cont_assign: , line:77:10, endln:77:23
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@fastfir.tap_wr), line:77:10, endln:77:16
              |vpiParent:
              \_cont_assign: , line:77:10, endln:77:23
              |vpiName:tap_wr
              |vpiFullName:work@fastfir.tap_wr
        |vpiElseStmt:
        \_begin: (work@fastfir)
          |vpiParent:
          \_gen_if_else: , line:73:2, endln:81:5
          |vpiFullName:work@fastfir
          |vpiStmt:
          \_cont_assign: , line:79:10, endln:79:27
            |vpiParent:
            \_begin: (work@fastfir)
            |vpiRhs:
            \_ref_obj: (work@fastfir.i_tap_wr), line:79:19, endln:79:27
              |vpiParent:
              \_cont_assign: , line:79:10, endln:79:27
              |vpiName:i_tap_wr
              |vpiFullName:work@fastfir.i_tap_wr
            |vpiLhs:
            \_ref_obj: (work@fastfir.tap_wr), line:79:10, endln:79:16
              |vpiParent:
              \_cont_assign: , line:79:10, endln:79:27
              |vpiName:tap_wr
              |vpiFullName:work@fastfir.tap_wr
          |vpiStmt:
          \_cont_assign: , line:80:10, endln:80:24
            |vpiParent:
            \_begin: (work@fastfir)
            |vpiRhs:
            \_ref_obj: (work@fastfir.i_tap), line:80:19, endln:80:24
              |vpiParent:
              \_cont_assign: , line:80:10, endln:80:24
              |vpiName:i_tap
              |vpiFullName:work@fastfir.i_tap
            |vpiLhs:
            \_bit_select: (work@fastfir.tap), line:80:10, endln:80:16
              |vpiParent:
              \_cont_assign: , line:80:10, endln:80:24
              |vpiName:tap
              |vpiFullName:work@fastfir.tap
              |vpiIndex:
              \_constant: , line:80:14, endln:80:15
                |vpiParent:
                \_bit_select: (work@fastfir.tap), line:80:10, endln:80:16
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
|uhdmallModules:
\_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@fastfir_dynamictaps
  |vpiParameter:
  \_parameter: (work@fastfir_dynamictaps.NTAPS), line:5:13, endln:5:18
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |UINT:128
    |vpiTypespec:
    \_ref_typespec: (work@fastfir_dynamictaps.NTAPS)
      |vpiParent:
      \_parameter: (work@fastfir_dynamictaps.NTAPS), line:5:13, endln:5:18
      |vpiFullName:work@fastfir_dynamictaps.NTAPS
      |vpiActual:
      \_int_typespec: , line:5:2, endln:5:47
    |vpiName:NTAPS
    |vpiFullName:work@fastfir_dynamictaps.NTAPS
  |vpiParameter:
  \_parameter: (work@fastfir_dynamictaps.IW), line:5:24, endln:5:26
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |UINT:12
    |vpiTypespec:
    \_ref_typespec: (work@fastfir_dynamictaps.IW)
      |vpiParent:
      \_parameter: (work@fastfir_dynamictaps.IW), line:5:24, endln:5:26
      |vpiFullName:work@fastfir_dynamictaps.IW
      |vpiActual:
      \_int_typespec: , line:5:2, endln:5:47
    |vpiName:IW
    |vpiFullName:work@fastfir_dynamictaps.IW
  |vpiParameter:
  \_parameter: (work@fastfir_dynamictaps.TW), line:5:31, endln:5:33
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiName:TW
    |vpiFullName:work@fastfir_dynamictaps.TW
  |vpiParameter:
  \_parameter: (work@fastfir_dynamictaps.OW), line:5:38, endln:5:40
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiName:OW
    |vpiFullName:work@fastfir_dynamictaps.OW
  |vpiParameter:
  \_parameter: (work@fastfir_dynamictaps.FIXED_TAPS), line:7:19, endln:7:29
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@fastfir_dynamictaps.FIXED_TAPS)
      |vpiParent:
      \_parameter: (work@fastfir_dynamictaps.FIXED_TAPS), line:7:19, endln:7:29
      |vpiFullName:work@fastfir_dynamictaps.FIXED_TAPS
      |vpiActual:
      \_int_typespec: , line:7:12, endln:7:17
    |vpiName:FIXED_TAPS
    |vpiFullName:work@fastfir_dynamictaps.FIXED_TAPS
  |vpiParamAssign:
  \_param_assign: , line:5:13, endln:5:22
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiRhs:
    \_constant: , line:5:19, endln:5:22
      |vpiParent:
      \_param_assign: , line:5:13, endln:5:22
      |vpiDecompile:128
      |vpiSize:64
      |UINT:128
      |vpiTypespec:
      \_ref_typespec: (work@fastfir_dynamictaps)
        |vpiParent:
        \_constant: , line:5:19, endln:5:22
        |vpiFullName:work@fastfir_dynamictaps
        |vpiActual:
        \_int_typespec: , line:5:2, endln:5:47
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fastfir_dynamictaps.NTAPS), line:5:13, endln:5:18
  |vpiParamAssign:
  \_param_assign: , line:5:24, endln:5:29
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiRhs:
    \_constant: , line:5:27, endln:5:29
      |vpiParent:
      \_param_assign: , line:5:24, endln:5:29
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiTypespec:
      \_ref_typespec: (work@fastfir_dynamictaps)
        |vpiParent:
        \_constant: , line:5:27, endln:5:29
        |vpiFullName:work@fastfir_dynamictaps
        |vpiActual:
        \_int_typespec: , line:5:2, endln:5:47
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fastfir_dynamictaps.IW), line:5:24, endln:5:26
  |vpiParamAssign:
  \_param_assign: , line:5:31, endln:5:36
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiRhs:
    \_ref_obj: (work@fastfir_dynamictaps.IW), line:5:34, endln:5:36
      |vpiParent:
      \_param_assign: , line:5:31, endln:5:36
      |vpiName:IW
      |vpiFullName:work@fastfir_dynamictaps.IW
    |vpiLhs:
    \_parameter: (work@fastfir_dynamictaps.TW), line:5:31, endln:5:33
  |vpiParamAssign:
  \_param_assign: , line:5:38, endln:5:47
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiRhs:
    \_operation: , line:5:41, endln:5:47
      |vpiParent:
      \_param_assign: , line:5:38, endln:5:47
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:5:41, endln:5:45
        |vpiParent:
        \_operation: , line:5:41, endln:5:47
        |vpiOpType:25
        |vpiOperand:
        \_constant: , line:5:41, endln:5:42
          |vpiParent:
          \_operation: , line:5:41, endln:5:45
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (work@fastfir_dynamictaps.IW), line:5:43, endln:5:45
          |vpiParent:
          \_operation: , line:5:41, endln:5:45
          |vpiName:IW
          |vpiFullName:work@fastfir_dynamictaps.IW
      |vpiOperand:
      \_constant: , line:5:46, endln:5:47
        |vpiParent:
        \_operation: , line:5:41, endln:5:47
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fastfir_dynamictaps.OW), line:5:38, endln:5:40
  |vpiParamAssign:
  \_param_assign: , line:7:19, endln:7:31
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiRhs:
    \_constant: , line:7:30, endln:7:31
      |vpiParent:
      \_param_assign: , line:7:19, endln:7:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@fastfir_dynamictaps)
        |vpiParent:
        \_constant: , line:7:30, endln:7:31
        |vpiFullName:work@fastfir_dynamictaps
        |vpiActual:
        \_int_typespec: , line:7:12, endln:7:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fastfir_dynamictaps.FIXED_TAPS), line:7:19, endln:7:29
  |vpiDefName:work@fastfir_dynamictaps
  |vpiNet:
  \_logic_net: (work@fastfir_dynamictaps.i_clk), line:1:29, endln:1:34
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiName:i_clk
    |vpiFullName:work@fastfir_dynamictaps.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir_dynamictaps.i_reset), line:1:36, endln:1:43
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiName:i_reset
    |vpiFullName:work@fastfir_dynamictaps.i_reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir_dynamictaps.i_tap_wr), line:1:45, endln:1:53
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiName:i_tap_wr
    |vpiFullName:work@fastfir_dynamictaps.i_tap_wr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir_dynamictaps.i_tap), line:1:55, endln:1:60
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiName:i_tap
    |vpiFullName:work@fastfir_dynamictaps.i_tap
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir_dynamictaps.i_ce), line:1:62, endln:1:66
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiName:i_ce
    |vpiFullName:work@fastfir_dynamictaps.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir_dynamictaps.i_sample), line:1:68, endln:1:76
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiName:i_sample
    |vpiFullName:work@fastfir_dynamictaps.i_sample
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir_dynamictaps.o_result), line:1:78, endln:1:86
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiName:o_result
    |vpiFullName:work@fastfir_dynamictaps.o_result
    |vpiNetType:1
  |vpiPort:
  \_port: (i_clk), line:1:29, endln:1:34
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir_dynamictaps.i_clk.i_clk), line:1:29, endln:1:34
      |vpiParent:
      \_port: (i_clk), line:1:29, endln:1:34
      |vpiName:i_clk
      |vpiFullName:work@fastfir_dynamictaps.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@fastfir_dynamictaps.i_clk), line:1:29, endln:1:34
    |vpiTypedef:
    \_ref_typespec: (work@fastfir_dynamictaps.i_clk)
      |vpiParent:
      \_port: (i_clk), line:1:29, endln:1:34
      |vpiFullName:work@fastfir_dynamictaps.i_clk
      |vpiActual:
      \_logic_typespec: , line:8:8, endln:8:12
  |vpiPort:
  \_port: (i_reset), line:1:36, endln:1:43
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiName:i_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir_dynamictaps.i_reset.i_reset), line:1:36, endln:1:43
      |vpiParent:
      \_port: (i_reset), line:1:36, endln:1:43
      |vpiName:i_reset
      |vpiFullName:work@fastfir_dynamictaps.i_reset.i_reset
      |vpiActual:
      \_logic_net: (work@fastfir_dynamictaps.i_reset), line:1:36, endln:1:43
    |vpiTypedef:
    \_ref_typespec: (work@fastfir_dynamictaps.i_reset)
      |vpiParent:
      \_port: (i_reset), line:1:36, endln:1:43
      |vpiFullName:work@fastfir_dynamictaps.i_reset
      |vpiActual:
      \_logic_typespec: , line:8:8, endln:8:12
  |vpiPort:
  \_port: (i_tap_wr), line:1:45, endln:1:53
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiName:i_tap_wr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir_dynamictaps.i_tap_wr.i_tap_wr), line:1:45, endln:1:53
      |vpiParent:
      \_port: (i_tap_wr), line:1:45, endln:1:53
      |vpiName:i_tap_wr
      |vpiFullName:work@fastfir_dynamictaps.i_tap_wr.i_tap_wr
      |vpiActual:
      \_logic_net: (work@fastfir_dynamictaps.i_tap_wr), line:1:45, endln:1:53
    |vpiTypedef:
    \_ref_typespec: (work@fastfir_dynamictaps.i_tap_wr)
      |vpiParent:
      \_port: (i_tap_wr), line:1:45, endln:1:53
      |vpiFullName:work@fastfir_dynamictaps.i_tap_wr
      |vpiActual:
      \_logic_typespec: , line:10:8, endln:10:12
  |vpiPort:
  \_port: (i_tap), line:1:55, endln:1:60
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiName:i_tap
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir_dynamictaps.i_tap.i_tap), line:1:55, endln:1:60
      |vpiParent:
      \_port: (i_tap), line:1:55, endln:1:60
      |vpiName:i_tap
      |vpiFullName:work@fastfir_dynamictaps.i_tap.i_tap
      |vpiActual:
      \_logic_net: (work@fastfir_dynamictaps.i_tap), line:1:55, endln:1:60
    |vpiTypedef:
    \_ref_typespec: (work@fastfir_dynamictaps.i_tap)
      |vpiParent:
      \_port: (i_tap), line:1:55, endln:1:60
      |vpiFullName:work@fastfir_dynamictaps.i_tap
      |vpiActual:
      \_logic_typespec: , line:11:8, endln:11:23
  |vpiPort:
  \_port: (i_ce), line:1:62, endln:1:66
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir_dynamictaps.i_ce.i_ce), line:1:62, endln:1:66
      |vpiParent:
      \_port: (i_ce), line:1:62, endln:1:66
      |vpiName:i_ce
      |vpiFullName:work@fastfir_dynamictaps.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@fastfir_dynamictaps.i_ce), line:1:62, endln:1:66
    |vpiTypedef:
    \_ref_typespec: (work@fastfir_dynamictaps.i_ce)
      |vpiParent:
      \_port: (i_ce), line:1:62, endln:1:66
      |vpiFullName:work@fastfir_dynamictaps.i_ce
      |vpiActual:
      \_logic_typespec: , line:13:8, endln:13:12
  |vpiPort:
  \_port: (i_sample), line:1:68, endln:1:76
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiName:i_sample
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir_dynamictaps.i_sample.i_sample), line:1:68, endln:1:76
      |vpiParent:
      \_port: (i_sample), line:1:68, endln:1:76
      |vpiName:i_sample
      |vpiFullName:work@fastfir_dynamictaps.i_sample.i_sample
      |vpiActual:
      \_logic_net: (work@fastfir_dynamictaps.i_sample), line:1:68, endln:1:76
    |vpiTypedef:
    \_ref_typespec: (work@fastfir_dynamictaps.i_sample)
      |vpiParent:
      \_port: (i_sample), line:1:68, endln:1:76
      |vpiFullName:work@fastfir_dynamictaps.i_sample
      |vpiActual:
      \_logic_typespec: , line:14:8, endln:14:23
  |vpiPort:
  \_port: (o_result), line:1:78, endln:1:86
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiName:o_result
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@fastfir_dynamictaps.o_result.o_result), line:1:78, endln:1:86
      |vpiParent:
      \_port: (o_result), line:1:78, endln:1:86
      |vpiName:o_result
      |vpiFullName:work@fastfir_dynamictaps.o_result.o_result
      |vpiActual:
      \_logic_net: (work@fastfir_dynamictaps.o_result), line:1:78, endln:1:86
    |vpiTypedef:
    \_ref_typespec: (work@fastfir_dynamictaps.o_result)
      |vpiParent:
      \_port: (o_result), line:1:78, endln:1:86
      |vpiFullName:work@fastfir_dynamictaps.o_result
      |vpiActual:
      \_logic_typespec: , line:15:9, endln:15:24
  |vpiRefModule:
  \_ref_module: work@fastfir (fir), line:17:61, endln:17:64
    |vpiParent:
    \_module_inst: work@fastfir_dynamictaps (work@fastfir_dynamictaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_dynamictaps.v, line:1:1, endln:18:10
    |vpiName:fir
    |vpiDefName:work@fastfir
    |vpiActual:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiPort:
    \_port: (i_clk), line:17:66, endln:17:79
      |vpiParent:
      \_ref_module: work@fastfir (fir), line:17:61, endln:17:64
      |vpiName:i_clk
      |vpiHighConn:
      \_ref_obj: (work@fastfir_dynamictaps.fir.i_clk.i_clk), line:17:73, endln:17:78
        |vpiParent:
        \_port: (i_clk), line:17:66, endln:17:79
        |vpiName:i_clk
        |vpiFullName:work@fastfir_dynamictaps.fir.i_clk.i_clk
        |vpiActual:
        \_logic_net: (work@fastfir_dynamictaps.i_clk), line:1:29, endln:1:34
    |vpiPort:
    \_port: (i_reset), line:17:81, endln:17:98
      |vpiParent:
      \_ref_module: work@fastfir (fir), line:17:61, endln:17:64
      |vpiName:i_reset
      |vpiHighConn:
      \_ref_obj: (work@fastfir_dynamictaps.fir.i_reset.i_reset), line:17:90, endln:17:97
        |vpiParent:
        \_port: (i_reset), line:17:81, endln:17:98
        |vpiName:i_reset
        |vpiFullName:work@fastfir_dynamictaps.fir.i_reset.i_reset
        |vpiActual:
        \_logic_net: (work@fastfir_dynamictaps.i_reset), line:1:36, endln:1:43
    |vpiPort:
    \_port: (i_tap_wr), line:17:100, endln:17:119
      |vpiParent:
      \_ref_module: work@fastfir (fir), line:17:61, endln:17:64
      |vpiName:i_tap_wr
      |vpiHighConn:
      \_ref_obj: (work@fastfir_dynamictaps.fir.i_tap_wr.i_tap_wr), line:17:110, endln:17:118
        |vpiParent:
        \_port: (i_tap_wr), line:17:100, endln:17:119
        |vpiName:i_tap_wr
        |vpiFullName:work@fastfir_dynamictaps.fir.i_tap_wr.i_tap_wr
        |vpiActual:
        \_logic_net: (work@fastfir_dynamictaps.i_tap_wr), line:1:45, endln:1:53
    |vpiPort:
    \_port: (i_tap), line:17:121, endln:17:134
      |vpiParent:
      \_ref_module: work@fastfir (fir), line:17:61, endln:17:64
      |vpiName:i_tap
      |vpiHighConn:
      \_ref_obj: (work@fastfir_dynamictaps.fir.i_tap.i_tap), line:17:128, endln:17:133
        |vpiParent:
        \_port: (i_tap), line:17:121, endln:17:134
        |vpiName:i_tap
        |vpiFullName:work@fastfir_dynamictaps.fir.i_tap.i_tap
        |vpiActual:
        \_logic_net: (work@fastfir_dynamictaps.i_tap), line:1:55, endln:1:60
    |vpiPort:
    \_port: (i_ce), line:17:136, endln:17:147
      |vpiParent:
      \_ref_module: work@fastfir (fir), line:17:61, endln:17:64
      |vpiName:i_ce
      |vpiHighConn:
      \_ref_obj: (work@fastfir_dynamictaps.fir.i_ce.i_ce), line:17:142, endln:17:146
        |vpiParent:
        \_port: (i_ce), line:17:136, endln:17:147
        |vpiName:i_ce
        |vpiFullName:work@fastfir_dynamictaps.fir.i_ce.i_ce
        |vpiActual:
        \_logic_net: (work@fastfir_dynamictaps.i_ce), line:1:62, endln:1:66
    |vpiPort:
    \_port: (i_sample), line:17:149, endln:17:168
      |vpiParent:
      \_ref_module: work@fastfir (fir), line:17:61, endln:17:64
      |vpiName:i_sample
      |vpiHighConn:
      \_ref_obj: (work@fastfir_dynamictaps.fir.i_sample.i_sample), line:17:159, endln:17:167
        |vpiParent:
        \_port: (i_sample), line:17:149, endln:17:168
        |vpiName:i_sample
        |vpiFullName:work@fastfir_dynamictaps.fir.i_sample.i_sample
        |vpiActual:
        \_logic_net: (work@fastfir_dynamictaps.i_sample), line:1:68, endln:1:76
    |vpiPort:
    \_port: (o_result), line:17:170, endln:17:189
      |vpiParent:
      \_ref_module: work@fastfir (fir), line:17:61, endln:17:64
      |vpiName:o_result
      |vpiHighConn:
      \_ref_obj: (work@fastfir_dynamictaps.fir.o_result.o_result), line:17:180, endln:17:188
        |vpiParent:
        \_port: (o_result), line:17:170, endln:17:189
        |vpiName:o_result
        |vpiFullName:work@fastfir_dynamictaps.fir.o_result.o_result
        |vpiActual:
        \_logic_net: (work@fastfir_dynamictaps.o_result), line:1:78, endln:1:86
|uhdmallModules:
\_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@fastfir_fixedtaps
  |vpiParameter:
  \_parameter: (work@fastfir_fixedtaps.NTAPS), line:5:13, endln:5:18
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |UINT:128
    |vpiTypespec:
    \_ref_typespec: (work@fastfir_fixedtaps.NTAPS)
      |vpiParent:
      \_parameter: (work@fastfir_fixedtaps.NTAPS), line:5:13, endln:5:18
      |vpiFullName:work@fastfir_fixedtaps.NTAPS
      |vpiActual:
      \_int_typespec: , line:5:2, endln:5:47
    |vpiName:NTAPS
    |vpiFullName:work@fastfir_fixedtaps.NTAPS
  |vpiParameter:
  \_parameter: (work@fastfir_fixedtaps.IW), line:5:24, endln:5:26
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |UINT:12
    |vpiTypespec:
    \_ref_typespec: (work@fastfir_fixedtaps.IW)
      |vpiParent:
      \_parameter: (work@fastfir_fixedtaps.IW), line:5:24, endln:5:26
      |vpiFullName:work@fastfir_fixedtaps.IW
      |vpiActual:
      \_int_typespec: , line:5:2, endln:5:47
    |vpiName:IW
    |vpiFullName:work@fastfir_fixedtaps.IW
  |vpiParameter:
  \_parameter: (work@fastfir_fixedtaps.TW), line:5:31, endln:5:33
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiName:TW
    |vpiFullName:work@fastfir_fixedtaps.TW
  |vpiParameter:
  \_parameter: (work@fastfir_fixedtaps.OW), line:5:38, endln:5:40
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiName:OW
    |vpiFullName:work@fastfir_fixedtaps.OW
  |vpiParameter:
  \_parameter: (work@fastfir_fixedtaps.FIXED_TAPS), line:7:19, endln:7:29
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@fastfir_fixedtaps.FIXED_TAPS)
      |vpiParent:
      \_parameter: (work@fastfir_fixedtaps.FIXED_TAPS), line:7:19, endln:7:29
      |vpiFullName:work@fastfir_fixedtaps.FIXED_TAPS
      |vpiActual:
      \_int_typespec: , line:7:12, endln:7:17
    |vpiName:FIXED_TAPS
    |vpiFullName:work@fastfir_fixedtaps.FIXED_TAPS
  |vpiParamAssign:
  \_param_assign: , line:5:13, endln:5:22
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiRhs:
    \_constant: , line:5:19, endln:5:22
      |vpiParent:
      \_param_assign: , line:5:13, endln:5:22
      |vpiDecompile:128
      |vpiSize:64
      |UINT:128
      |vpiTypespec:
      \_ref_typespec: (work@fastfir_fixedtaps)
        |vpiParent:
        \_constant: , line:5:19, endln:5:22
        |vpiFullName:work@fastfir_fixedtaps
        |vpiActual:
        \_int_typespec: , line:5:2, endln:5:47
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fastfir_fixedtaps.NTAPS), line:5:13, endln:5:18
  |vpiParamAssign:
  \_param_assign: , line:5:24, endln:5:29
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiRhs:
    \_constant: , line:5:27, endln:5:29
      |vpiParent:
      \_param_assign: , line:5:24, endln:5:29
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiTypespec:
      \_ref_typespec: (work@fastfir_fixedtaps)
        |vpiParent:
        \_constant: , line:5:27, endln:5:29
        |vpiFullName:work@fastfir_fixedtaps
        |vpiActual:
        \_int_typespec: , line:5:2, endln:5:47
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fastfir_fixedtaps.IW), line:5:24, endln:5:26
  |vpiParamAssign:
  \_param_assign: , line:5:31, endln:5:36
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiRhs:
    \_ref_obj: (work@fastfir_fixedtaps.IW), line:5:34, endln:5:36
      |vpiParent:
      \_param_assign: , line:5:31, endln:5:36
      |vpiName:IW
      |vpiFullName:work@fastfir_fixedtaps.IW
    |vpiLhs:
    \_parameter: (work@fastfir_fixedtaps.TW), line:5:31, endln:5:33
  |vpiParamAssign:
  \_param_assign: , line:5:38, endln:5:47
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiRhs:
    \_operation: , line:5:41, endln:5:47
      |vpiParent:
      \_param_assign: , line:5:38, endln:5:47
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:5:41, endln:5:45
        |vpiParent:
        \_operation: , line:5:41, endln:5:47
        |vpiOpType:25
        |vpiOperand:
        \_constant: , line:5:41, endln:5:42
          |vpiParent:
          \_operation: , line:5:41, endln:5:45
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (work@fastfir_fixedtaps.IW), line:5:43, endln:5:45
          |vpiParent:
          \_operation: , line:5:41, endln:5:45
          |vpiName:IW
          |vpiFullName:work@fastfir_fixedtaps.IW
      |vpiOperand:
      \_constant: , line:5:46, endln:5:47
        |vpiParent:
        \_operation: , line:5:41, endln:5:47
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fastfir_fixedtaps.OW), line:5:38, endln:5:40
  |vpiParamAssign:
  \_param_assign: , line:7:19, endln:7:31
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiRhs:
    \_constant: , line:7:30, endln:7:31
      |vpiParent:
      \_param_assign: , line:7:19, endln:7:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@fastfir_fixedtaps)
        |vpiParent:
        \_constant: , line:7:30, endln:7:31
        |vpiFullName:work@fastfir_fixedtaps
        |vpiActual:
        \_int_typespec: , line:7:12, endln:7:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fastfir_fixedtaps.FIXED_TAPS), line:7:19, endln:7:29
  |vpiDefName:work@fastfir_fixedtaps
  |vpiNet:
  \_logic_net: (work@fastfir_fixedtaps.i_clk), line:1:27, endln:1:32
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiName:i_clk
    |vpiFullName:work@fastfir_fixedtaps.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir_fixedtaps.i_reset), line:1:34, endln:1:41
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiName:i_reset
    |vpiFullName:work@fastfir_fixedtaps.i_reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir_fixedtaps.i_tap_wr), line:1:43, endln:1:51
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiName:i_tap_wr
    |vpiFullName:work@fastfir_fixedtaps.i_tap_wr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir_fixedtaps.i_tap), line:1:53, endln:1:58
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiName:i_tap
    |vpiFullName:work@fastfir_fixedtaps.i_tap
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir_fixedtaps.i_ce), line:1:60, endln:1:64
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiName:i_ce
    |vpiFullName:work@fastfir_fixedtaps.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir_fixedtaps.i_sample), line:1:66, endln:1:74
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiName:i_sample
    |vpiFullName:work@fastfir_fixedtaps.i_sample
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fastfir_fixedtaps.o_result), line:1:76, endln:1:84
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiName:o_result
    |vpiFullName:work@fastfir_fixedtaps.o_result
    |vpiNetType:1
  |vpiPort:
  \_port: (i_clk), line:1:27, endln:1:32
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir_fixedtaps.i_clk.i_clk), line:1:27, endln:1:32
      |vpiParent:
      \_port: (i_clk), line:1:27, endln:1:32
      |vpiName:i_clk
      |vpiFullName:work@fastfir_fixedtaps.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@fastfir_fixedtaps.i_clk), line:1:27, endln:1:32
    |vpiTypedef:
    \_ref_typespec: (work@fastfir_fixedtaps.i_clk)
      |vpiParent:
      \_port: (i_clk), line:1:27, endln:1:32
      |vpiFullName:work@fastfir_fixedtaps.i_clk
      |vpiActual:
      \_logic_typespec: , line:8:8, endln:8:12
  |vpiPort:
  \_port: (i_reset), line:1:34, endln:1:41
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiName:i_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir_fixedtaps.i_reset.i_reset), line:1:34, endln:1:41
      |vpiParent:
      \_port: (i_reset), line:1:34, endln:1:41
      |vpiName:i_reset
      |vpiFullName:work@fastfir_fixedtaps.i_reset.i_reset
      |vpiActual:
      \_logic_net: (work@fastfir_fixedtaps.i_reset), line:1:34, endln:1:41
    |vpiTypedef:
    \_ref_typespec: (work@fastfir_fixedtaps.i_reset)
      |vpiParent:
      \_port: (i_reset), line:1:34, endln:1:41
      |vpiFullName:work@fastfir_fixedtaps.i_reset
      |vpiActual:
      \_logic_typespec: , line:8:8, endln:8:12
  |vpiPort:
  \_port: (i_tap_wr), line:1:43, endln:1:51
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiName:i_tap_wr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir_fixedtaps.i_tap_wr.i_tap_wr), line:1:43, endln:1:51
      |vpiParent:
      \_port: (i_tap_wr), line:1:43, endln:1:51
      |vpiName:i_tap_wr
      |vpiFullName:work@fastfir_fixedtaps.i_tap_wr.i_tap_wr
      |vpiActual:
      \_logic_net: (work@fastfir_fixedtaps.i_tap_wr), line:1:43, endln:1:51
    |vpiTypedef:
    \_ref_typespec: (work@fastfir_fixedtaps.i_tap_wr)
      |vpiParent:
      \_port: (i_tap_wr), line:1:43, endln:1:51
      |vpiFullName:work@fastfir_fixedtaps.i_tap_wr
      |vpiActual:
      \_logic_typespec: , line:10:8, endln:10:12
  |vpiPort:
  \_port: (i_tap), line:1:53, endln:1:58
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiName:i_tap
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir_fixedtaps.i_tap.i_tap), line:1:53, endln:1:58
      |vpiParent:
      \_port: (i_tap), line:1:53, endln:1:58
      |vpiName:i_tap
      |vpiFullName:work@fastfir_fixedtaps.i_tap.i_tap
      |vpiActual:
      \_logic_net: (work@fastfir_fixedtaps.i_tap), line:1:53, endln:1:58
    |vpiTypedef:
    \_ref_typespec: (work@fastfir_fixedtaps.i_tap)
      |vpiParent:
      \_port: (i_tap), line:1:53, endln:1:58
      |vpiFullName:work@fastfir_fixedtaps.i_tap
      |vpiActual:
      \_logic_typespec: , line:11:8, endln:11:23
  |vpiPort:
  \_port: (i_ce), line:1:60, endln:1:64
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir_fixedtaps.i_ce.i_ce), line:1:60, endln:1:64
      |vpiParent:
      \_port: (i_ce), line:1:60, endln:1:64
      |vpiName:i_ce
      |vpiFullName:work@fastfir_fixedtaps.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@fastfir_fixedtaps.i_ce), line:1:60, endln:1:64
    |vpiTypedef:
    \_ref_typespec: (work@fastfir_fixedtaps.i_ce)
      |vpiParent:
      \_port: (i_ce), line:1:60, endln:1:64
      |vpiFullName:work@fastfir_fixedtaps.i_ce
      |vpiActual:
      \_logic_typespec: , line:13:8, endln:13:12
  |vpiPort:
  \_port: (i_sample), line:1:66, endln:1:74
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiName:i_sample
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fastfir_fixedtaps.i_sample.i_sample), line:1:66, endln:1:74
      |vpiParent:
      \_port: (i_sample), line:1:66, endln:1:74
      |vpiName:i_sample
      |vpiFullName:work@fastfir_fixedtaps.i_sample.i_sample
      |vpiActual:
      \_logic_net: (work@fastfir_fixedtaps.i_sample), line:1:66, endln:1:74
    |vpiTypedef:
    \_ref_typespec: (work@fastfir_fixedtaps.i_sample)
      |vpiParent:
      \_port: (i_sample), line:1:66, endln:1:74
      |vpiFullName:work@fastfir_fixedtaps.i_sample
      |vpiActual:
      \_logic_typespec: , line:14:8, endln:14:23
  |vpiPort:
  \_port: (o_result), line:1:76, endln:1:84
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiName:o_result
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@fastfir_fixedtaps.o_result.o_result), line:1:76, endln:1:84
      |vpiParent:
      \_port: (o_result), line:1:76, endln:1:84
      |vpiName:o_result
      |vpiFullName:work@fastfir_fixedtaps.o_result.o_result
      |vpiActual:
      \_logic_net: (work@fastfir_fixedtaps.o_result), line:1:76, endln:1:84
    |vpiTypedef:
    \_ref_typespec: (work@fastfir_fixedtaps.o_result)
      |vpiParent:
      \_port: (o_result), line:1:76, endln:1:84
      |vpiFullName:work@fastfir_fixedtaps.o_result
      |vpiActual:
      \_logic_typespec: , line:15:9, endln:15:24
  |vpiRefModule:
  \_ref_module: work@fastfir (fir), line:17:61, endln:17:64
    |vpiParent:
    \_module_inst: work@fastfir_fixedtaps (work@fastfir_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir_fixedtaps.v, line:1:1, endln:18:10
    |vpiName:fir
    |vpiDefName:work@fastfir
    |vpiActual:
    \_module_inst: work@fastfir (work@fastfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/fastfir.v, line:44:1, endln:346:10
    |vpiPort:
    \_port: (i_clk), line:17:66, endln:17:79
      |vpiParent:
      \_ref_module: work@fastfir (fir), line:17:61, endln:17:64
      |vpiName:i_clk
      |vpiHighConn:
      \_ref_obj: (work@fastfir_fixedtaps.fir.i_clk.i_clk), line:17:73, endln:17:78
        |vpiParent:
        \_port: (i_clk), line:17:66, endln:17:79
        |vpiName:i_clk
        |vpiFullName:work@fastfir_fixedtaps.fir.i_clk.i_clk
        |vpiActual:
        \_logic_net: (work@fastfir_fixedtaps.i_clk), line:1:27, endln:1:32
    |vpiPort:
    \_port: (i_reset), line:17:81, endln:17:98
      |vpiParent:
      \_ref_module: work@fastfir (fir), line:17:61, endln:17:64
      |vpiName:i_reset
      |vpiHighConn:
      \_ref_obj: (work@fastfir_fixedtaps.fir.i_reset.i_reset), line:17:90, endln:17:97
        |vpiParent:
        \_port: (i_reset), line:17:81, endln:17:98
        |vpiName:i_reset
        |vpiFullName:work@fastfir_fixedtaps.fir.i_reset.i_reset
        |vpiActual:
        \_logic_net: (work@fastfir_fixedtaps.i_reset), line:1:34, endln:1:41
    |vpiPort:
    \_port: (i_tap_wr), line:17:100, endln:17:119
      |vpiParent:
      \_ref_module: work@fastfir (fir), line:17:61, endln:17:64
      |vpiName:i_tap_wr
      |vpiHighConn:
      \_ref_obj: (work@fastfir_fixedtaps.fir.i_tap_wr.i_tap_wr), line:17:110, endln:17:118
        |vpiParent:
        \_port: (i_tap_wr), line:17:100, endln:17:119
        |vpiName:i_tap_wr
        |vpiFullName:work@fastfir_fixedtaps.fir.i_tap_wr.i_tap_wr
        |vpiActual:
        \_logic_net: (work@fastfir_fixedtaps.i_tap_wr), line:1:43, endln:1:51
    |vpiPort:
    \_port: (i_tap), line:17:121, endln:17:134
      |vpiParent:
      \_ref_module: work@fastfir (fir), line:17:61, endln:17:64
      |vpiName:i_tap
      |vpiHighConn:
      \_ref_obj: (work@fastfir_fixedtaps.fir.i_tap.i_tap), line:17:128, endln:17:133
        |vpiParent:
        \_port: (i_tap), line:17:121, endln:17:134
        |vpiName:i_tap
        |vpiFullName:work@fastfir_fixedtaps.fir.i_tap.i_tap
        |vpiActual:
        \_logic_net: (work@fastfir_fixedtaps.i_tap), line:1:53, endln:1:58
    |vpiPort:
    \_port: (i_ce), line:17:136, endln:17:147
      |vpiParent:
      \_ref_module: work@fastfir (fir), line:17:61, endln:17:64
      |vpiName:i_ce
      |vpiHighConn:
      \_ref_obj: (work@fastfir_fixedtaps.fir.i_ce.i_ce), line:17:142, endln:17:146
        |vpiParent:
        \_port: (i_ce), line:17:136, endln:17:147
        |vpiName:i_ce
        |vpiFullName:work@fastfir_fixedtaps.fir.i_ce.i_ce
        |vpiActual:
        \_logic_net: (work@fastfir_fixedtaps.i_ce), line:1:60, endln:1:64
    |vpiPort:
    \_port: (i_sample), line:17:149, endln:17:168
      |vpiParent:
      \_ref_module: work@fastfir (fir), line:17:61, endln:17:64
      |vpiName:i_sample
      |vpiHighConn:
      \_ref_obj: (work@fastfir_fixedtaps.fir.i_sample.i_sample), line:17:159, endln:17:167
        |vpiParent:
        \_port: (i_sample), line:17:149, endln:17:168
        |vpiName:i_sample
        |vpiFullName:work@fastfir_fixedtaps.fir.i_sample.i_sample
        |vpiActual:
        \_logic_net: (work@fastfir_fixedtaps.i_sample), line:1:66, endln:1:74
    |vpiPort:
    \_port: (o_result), line:17:170, endln:17:189
      |vpiParent:
      \_ref_module: work@fastfir (fir), line:17:61, endln:17:64
      |vpiName:o_result
      |vpiHighConn:
      \_ref_obj: (work@fastfir_fixedtaps.fir.o_result.o_result), line:17:180, endln:17:188
        |vpiParent:
        \_port: (o_result), line:17:170, endln:17:189
        |vpiName:o_result
        |vpiFullName:work@fastfir_fixedtaps.fir.o_result.o_result
        |vpiActual:
        \_logic_net: (work@fastfir_fixedtaps.o_result), line:1:76, endln:1:84
|uhdmallModules:
\_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@firtap
  |vpiParameter:
  \_parameter: (work@firtap.IW), line:58:13, endln:58:15
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |UINT:16
    |vpiTypespec:
    \_ref_typespec: (work@firtap.IW)
      |vpiParent:
      \_parameter: (work@firtap.IW), line:58:13, endln:58:15
      |vpiFullName:work@firtap.IW
      |vpiActual:
      \_int_typespec: , line:58:2, endln:58:37
    |vpiName:IW
    |vpiFullName:work@firtap.IW
  |vpiParameter:
  \_parameter: (work@firtap.TW), line:58:20, endln:58:22
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:TW
    |vpiFullName:work@firtap.TW
  |vpiParameter:
  \_parameter: (work@firtap.OW), line:58:27, endln:58:29
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:OW
    |vpiFullName:work@firtap.OW
  |vpiParameter:
  \_parameter: (work@firtap.FIXED_TAPS), line:59:19, endln:59:29
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@firtap.FIXED_TAPS)
      |vpiParent:
      \_parameter: (work@firtap.FIXED_TAPS), line:59:19, endln:59:29
      |vpiFullName:work@firtap.FIXED_TAPS
      |vpiActual:
      \_int_typespec: , line:59:12, endln:59:17
    |vpiName:FIXED_TAPS
    |vpiFullName:work@firtap.FIXED_TAPS
  |vpiParameter:
  \_parameter: (work@firtap.INITIAL_VALUE), line:60:23, endln:60:36
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@firtap.INITIAL_VALUE)
      |vpiParent:
      \_parameter: (work@firtap.INITIAL_VALUE), line:60:23, endln:60:36
      |vpiFullName:work@firtap.INITIAL_VALUE
      |vpiActual:
      \_int_typespec: , line:60:12, endln:60:22
    |vpiName:INITIAL_VALUE
    |vpiFullName:work@firtap.INITIAL_VALUE
  |vpiParamAssign:
  \_param_assign: , line:58:13, endln:58:18
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiRhs:
    \_constant: , line:58:16, endln:58:18
      |vpiParent:
      \_param_assign: , line:58:13, endln:58:18
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
      |vpiTypespec:
      \_ref_typespec: (work@firtap)
        |vpiParent:
        \_constant: , line:58:16, endln:58:18
        |vpiFullName:work@firtap
        |vpiActual:
        \_int_typespec: , line:58:2, endln:58:37
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@firtap.IW), line:58:13, endln:58:15
  |vpiParamAssign:
  \_param_assign: , line:58:20, endln:58:25
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiRhs:
    \_ref_obj: (work@firtap.IW), line:58:23, endln:58:25
      |vpiParent:
      \_param_assign: , line:58:20, endln:58:25
      |vpiName:IW
      |vpiFullName:work@firtap.IW
    |vpiLhs:
    \_parameter: (work@firtap.TW), line:58:20, endln:58:22
  |vpiParamAssign:
  \_param_assign: , line:58:27, endln:58:37
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiRhs:
    \_operation: , line:58:30, endln:58:37
      |vpiParent:
      \_param_assign: , line:58:27, endln:58:37
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:58:30, endln:58:35
        |vpiParent:
        \_operation: , line:58:30, endln:58:37
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (work@firtap.IW), line:58:30, endln:58:32
          |vpiParent:
          \_operation: , line:58:30, endln:58:35
          |vpiName:IW
          |vpiFullName:work@firtap.IW
        |vpiOperand:
        \_ref_obj: (work@firtap.TW), line:58:33, endln:58:35
          |vpiParent:
          \_operation: , line:58:30, endln:58:35
          |vpiName:TW
          |vpiFullName:work@firtap.TW
      |vpiOperand:
      \_constant: , line:58:36, endln:58:37
        |vpiParent:
        \_operation: , line:58:30, endln:58:37
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@firtap.OW), line:58:27, endln:58:29
  |vpiParamAssign:
  \_param_assign: , line:59:19, endln:59:31
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiRhs:
    \_constant: , line:59:30, endln:59:31
      |vpiParent:
      \_param_assign: , line:59:19, endln:59:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@firtap)
        |vpiParent:
        \_constant: , line:59:30, endln:59:31
        |vpiFullName:work@firtap
        |vpiActual:
        \_int_typespec: , line:59:12, endln:59:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@firtap.FIXED_TAPS), line:59:19, endln:59:29
  |vpiParamAssign:
  \_param_assign: , line:60:23, endln:60:38
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiRhs:
    \_constant: , line:60:37, endln:60:38
      |vpiParent:
      \_param_assign: , line:60:23, endln:60:38
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@firtap)
        |vpiParent:
        \_constant: , line:60:37, endln:60:38
        |vpiFullName:work@firtap
        |vpiActual:
        \_int_typespec: , line:60:12, endln:60:22
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@firtap.INITIAL_VALUE), line:60:23, endln:60:36
  |vpiDefName:work@firtap
  |vpiNet:
  \_logic_net: (work@firtap.delayed_sample), line:76:18, endln:76:32
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiTypespec:
    \_ref_typespec: (work@firtap.delayed_sample)
      |vpiParent:
      \_logic_net: (work@firtap.delayed_sample), line:76:18, endln:76:32
      |vpiFullName:work@firtap.delayed_sample
      |vpiActual:
      \_logic_typespec: , line:76:2, endln:76:17
    |vpiName:delayed_sample
    |vpiFullName:work@firtap.delayed_sample
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@firtap.product), line:77:27, endln:77:34
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiTypespec:
    \_ref_typespec: (work@firtap.product)
      |vpiParent:
      \_logic_net: (work@firtap.product), line:77:27, endln:77:34
      |vpiFullName:work@firtap.product
      |vpiActual:
      \_logic_typespec: , line:77:2, endln:77:26
    |vpiName:product
    |vpiFullName:work@firtap.product
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@firtap.unused), line:155:7, endln:155:13
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiTypespec:
    \_ref_typespec: (work@firtap.unused)
      |vpiParent:
      \_logic_net: (work@firtap.unused), line:155:7, endln:155:13
      |vpiFullName:work@firtap.unused
      |vpiActual:
      \_logic_typespec: , line:155:2, endln:155:6
    |vpiName:unused
    |vpiFullName:work@firtap.unused
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@firtap.i_clk), line:55:15, endln:55:20
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:i_clk
    |vpiFullName:work@firtap.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@firtap.i_reset), line:55:22, endln:55:29
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:i_reset
    |vpiFullName:work@firtap.i_reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@firtap.i_tap_wr), line:55:31, endln:55:39
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:i_tap_wr
    |vpiFullName:work@firtap.i_tap_wr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@firtap.i_tap), line:55:41, endln:55:46
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:i_tap
    |vpiFullName:work@firtap.i_tap
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@firtap.o_tap), line:55:48, endln:55:53
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:o_tap
    |vpiFullName:work@firtap.o_tap
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@firtap.i_ce), line:56:3, endln:56:7
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:i_ce
    |vpiFullName:work@firtap.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@firtap.i_sample), line:56:9, endln:56:17
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:i_sample
    |vpiFullName:work@firtap.i_sample
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@firtap.o_sample), line:56:19, endln:56:27
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:o_sample
    |vpiFullName:work@firtap.o_sample
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@firtap.i_partial_acc), line:57:3, endln:57:16
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:i_partial_acc
    |vpiFullName:work@firtap.i_partial_acc
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@firtap.o_acc), line:57:18, endln:57:23
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:o_acc
    |vpiFullName:work@firtap.o_acc
    |vpiNetType:48
  |vpiPort:
  \_port: (i_clk), line:55:15, endln:55:20
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@firtap.i_clk.i_clk), line:55:15, endln:55:20
      |vpiParent:
      \_port: (i_clk), line:55:15, endln:55:20
      |vpiName:i_clk
      |vpiFullName:work@firtap.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@firtap.i_clk), line:55:15, endln:55:20
    |vpiTypedef:
    \_ref_typespec: (work@firtap.i_clk)
      |vpiParent:
      \_port: (i_clk), line:55:15, endln:55:20
      |vpiFullName:work@firtap.i_clk
      |vpiActual:
      \_logic_typespec: , line:62:8, endln:62:12
  |vpiPort:
  \_port: (i_reset), line:55:22, endln:55:29
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:i_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@firtap.i_reset.i_reset), line:55:22, endln:55:29
      |vpiParent:
      \_port: (i_reset), line:55:22, endln:55:29
      |vpiName:i_reset
      |vpiFullName:work@firtap.i_reset.i_reset
      |vpiActual:
      \_logic_net: (work@firtap.i_reset), line:55:22, endln:55:29
    |vpiTypedef:
    \_ref_typespec: (work@firtap.i_reset)
      |vpiParent:
      \_port: (i_reset), line:55:22, endln:55:29
      |vpiFullName:work@firtap.i_reset
      |vpiActual:
      \_logic_typespec: , line:62:8, endln:62:12
  |vpiPort:
  \_port: (i_tap_wr), line:55:31, endln:55:39
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:i_tap_wr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@firtap.i_tap_wr.i_tap_wr), line:55:31, endln:55:39
      |vpiParent:
      \_port: (i_tap_wr), line:55:31, endln:55:39
      |vpiName:i_tap_wr
      |vpiFullName:work@firtap.i_tap_wr.i_tap_wr
      |vpiActual:
      \_logic_net: (work@firtap.i_tap_wr), line:55:31, endln:55:39
    |vpiTypedef:
    \_ref_typespec: (work@firtap.i_tap_wr)
      |vpiParent:
      \_port: (i_tap_wr), line:55:31, endln:55:39
      |vpiFullName:work@firtap.i_tap_wr
      |vpiActual:
      \_logic_typespec: , line:64:8, endln:64:12
  |vpiPort:
  \_port: (i_tap), line:55:41, endln:55:46
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:i_tap
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@firtap.i_tap.i_tap), line:55:41, endln:55:46
      |vpiParent:
      \_port: (i_tap), line:55:41, endln:55:46
      |vpiName:i_tap
      |vpiFullName:work@firtap.i_tap.i_tap
      |vpiActual:
      \_logic_net: (work@firtap.i_tap), line:55:41, endln:55:46
    |vpiTypedef:
    \_ref_typespec: (work@firtap.i_tap)
      |vpiParent:
      \_port: (i_tap), line:55:41, endln:55:46
      |vpiFullName:work@firtap.i_tap
      |vpiActual:
      \_logic_typespec: , line:65:8, endln:65:23
  |vpiPort:
  \_port: (o_tap), line:55:48, endln:55:53
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:o_tap
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@firtap.o_tap.o_tap), line:55:48, endln:55:53
      |vpiParent:
      \_port: (o_tap), line:55:48, endln:55:53
      |vpiName:o_tap
      |vpiFullName:work@firtap.o_tap.o_tap
      |vpiActual:
      \_logic_net: (work@firtap.o_tap), line:55:48, endln:55:53
    |vpiTypedef:
    \_ref_typespec: (work@firtap.o_tap)
      |vpiParent:
      \_port: (o_tap), line:55:48, endln:55:53
      |vpiFullName:work@firtap.o_tap
      |vpiActual:
      \_logic_typespec: , line:66:9, endln:66:31
  |vpiPort:
  \_port: (i_ce), line:56:3, endln:56:7
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@firtap.i_ce.i_ce), line:56:3, endln:56:7
      |vpiParent:
      \_port: (i_ce), line:56:3, endln:56:7
      |vpiName:i_ce
      |vpiFullName:work@firtap.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@firtap.i_ce), line:56:3, endln:56:7
    |vpiTypedef:
    \_ref_typespec: (work@firtap.i_ce)
      |vpiParent:
      \_port: (i_ce), line:56:3, endln:56:7
      |vpiFullName:work@firtap.i_ce
      |vpiActual:
      \_logic_typespec: , line:68:8, endln:68:12
  |vpiPort:
  \_port: (i_sample), line:56:9, endln:56:17
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:i_sample
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@firtap.i_sample.i_sample), line:56:9, endln:56:17
      |vpiParent:
      \_port: (i_sample), line:56:9, endln:56:17
      |vpiName:i_sample
      |vpiFullName:work@firtap.i_sample.i_sample
      |vpiActual:
      \_logic_net: (work@firtap.i_sample), line:56:9, endln:56:17
    |vpiTypedef:
    \_ref_typespec: (work@firtap.i_sample)
      |vpiParent:
      \_port: (i_sample), line:56:9, endln:56:17
      |vpiFullName:work@firtap.i_sample
      |vpiActual:
      \_logic_typespec: , line:69:8, endln:69:30
  |vpiPort:
  \_port: (o_sample), line:56:19, endln:56:27
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:o_sample
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@firtap.o_sample.o_sample), line:56:19, endln:56:27
      |vpiParent:
      \_port: (o_sample), line:56:19, endln:56:27
      |vpiName:o_sample
      |vpiFullName:work@firtap.o_sample.o_sample
      |vpiActual:
      \_logic_net: (work@firtap.o_sample), line:56:19, endln:56:27
    |vpiTypedef:
    \_ref_typespec: (work@firtap.o_sample)
      |vpiParent:
      \_port: (o_sample), line:56:19, endln:56:27
      |vpiFullName:work@firtap.o_sample
      |vpiActual:
      \_logic_typespec: , line:70:9, endln:70:23
  |vpiPort:
  \_port: (i_partial_acc), line:57:3, endln:57:16
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:i_partial_acc
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@firtap.i_partial_acc.i_partial_acc), line:57:3, endln:57:16
      |vpiParent:
      \_port: (i_partial_acc), line:57:3, endln:57:16
      |vpiName:i_partial_acc
      |vpiFullName:work@firtap.i_partial_acc.i_partial_acc
      |vpiActual:
      \_logic_net: (work@firtap.i_partial_acc), line:57:3, endln:57:16
    |vpiTypedef:
    \_ref_typespec: (work@firtap.i_partial_acc)
      |vpiParent:
      \_port: (i_partial_acc), line:57:3, endln:57:16
      |vpiFullName:work@firtap.i_partial_acc
      |vpiActual:
      \_logic_typespec: , line:72:8, endln:72:23
  |vpiPort:
  \_port: (o_acc), line:57:18, endln:57:23
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiName:o_acc
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@firtap.o_acc.o_acc), line:57:18, endln:57:23
      |vpiParent:
      \_port: (o_acc), line:57:18, endln:57:23
      |vpiName:o_acc
      |vpiFullName:work@firtap.o_acc.o_acc
      |vpiActual:
      \_logic_net: (work@firtap.o_acc), line:57:18, endln:57:23
    |vpiTypedef:
    \_ref_typespec: (work@firtap.o_acc)
      |vpiParent:
      \_port: (o_acc), line:57:18, endln:57:23
      |vpiFullName:work@firtap.o_acc
      |vpiActual:
      \_logic_typespec: , line:73:9, endln:73:23
  |vpiProcess:
  \_initial: , line:105:2, endln:105:23
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiStmt:
    \_assignment: , line:105:10, endln:105:22
      |vpiParent:
      \_initial: , line:105:2, endln:105:23
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:105:21, endln:105:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@firtap.o_sample), line:105:10, endln:105:18
        |vpiParent:
        \_assignment: , line:105:10, endln:105:22
        |vpiName:o_sample
        |vpiFullName:work@firtap.o_sample
        |vpiActual:
        \_logic_net: (work@firtap.o_sample), line:56:19, endln:56:27
  |vpiProcess:
  \_initial: , line:106:2, endln:106:29
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiStmt:
    \_assignment: , line:106:10, endln:106:28
      |vpiParent:
      \_initial: , line:106:2, endln:106:29
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:106:27, endln:106:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@firtap.delayed_sample), line:106:10, endln:106:24
        |vpiParent:
        \_assignment: , line:106:10, endln:106:28
        |vpiName:delayed_sample
        |vpiFullName:work@firtap.delayed_sample
        |vpiActual:
        \_logic_net: (work@firtap.delayed_sample), line:76:18, endln:76:32
  |vpiProcess:
  \_always: , line:107:2, endln:119:6
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiStmt:
    \_event_control: , line:107:9, endln:107:25
      |vpiParent:
      \_always: , line:107:2, endln:119:6
      |vpiCondition:
      \_operation: , line:107:11, endln:107:24
        |vpiParent:
        \_event_control: , line:107:9, endln:107:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@firtap.i_clk), line:107:19, endln:107:24
          |vpiParent:
          \_operation: , line:107:11, endln:107:24
          |vpiName:i_clk
          |vpiFullName:work@firtap.i_clk
          |vpiActual:
          \_logic_net: (work@firtap.i_clk), line:55:15, endln:55:20
      |vpiStmt:
      \_if_else: , line:108:3, endln:119:6
        |vpiParent:
        \_event_control: , line:107:9, endln:107:25
        |vpiCondition:
        \_ref_obj: (work@firtap.i_reset), line:108:7, endln:108:14
          |vpiParent:
          \_event_control: , line:107:9, endln:107:25
          |vpiName:i_reset
          |vpiFullName:work@firtap.i_reset
          |vpiActual:
          \_logic_net: (work@firtap.i_reset), line:55:22, endln:55:29
        |vpiStmt:
        \_begin: (work@firtap), line:109:3, endln:112:6
          |vpiParent:
          \_if_else: , line:108:3, endln:119:6
          |vpiFullName:work@firtap
          |vpiStmt:
          \_assignment: , line:110:4, endln:110:23
            |vpiParent:
            \_begin: (work@firtap), line:109:3, endln:112:6
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:110:22, endln:110:23
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@firtap.delayed_sample), line:110:4, endln:110:18
              |vpiParent:
              \_assignment: , line:110:4, endln:110:23
              |vpiName:delayed_sample
              |vpiFullName:work@firtap.delayed_sample
              |vpiActual:
              \_logic_net: (work@firtap.delayed_sample), line:76:18, endln:76:32
          |vpiStmt:
          \_assignment: , line:111:4, endln:111:17
            |vpiParent:
            \_begin: (work@firtap), line:109:3, endln:112:6
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:111:16, endln:111:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@firtap.o_sample), line:111:4, endln:111:12
              |vpiParent:
              \_assignment: , line:111:4, endln:111:17
              |vpiName:o_sample
              |vpiFullName:work@firtap.o_sample
              |vpiActual:
              \_logic_net: (work@firtap.o_sample), line:56:19, endln:56:27
        |vpiElseStmt:
        \_if_stmt: , line:112:12, endln:119:6
          |vpiParent:
          \_if_else: , line:108:3, endln:119:6
          |vpiCondition:
          \_ref_obj: (work@firtap.i_ce), line:112:16, endln:112:20
            |vpiParent:
            \_if_else: , line:108:3, endln:119:6
            |vpiName:i_ce
            |vpiFullName:work@firtap.i_ce
            |vpiActual:
            \_logic_net: (work@firtap.i_ce), line:56:3, endln:56:7
          |vpiStmt:
          \_begin: (work@firtap), line:113:3, endln:119:6
            |vpiParent:
            \_if_stmt: , line:112:12, endln:119:6
            |vpiFullName:work@firtap
            |vpiStmt:
            \_assignment: , line:117:4, endln:117:30
              |vpiParent:
              \_begin: (work@firtap), line:113:3, endln:119:6
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@firtap.i_sample), line:117:22, endln:117:30
                |vpiParent:
                \_assignment: , line:117:4, endln:117:30
                |vpiName:i_sample
                |vpiFullName:work@firtap.i_sample
                |vpiActual:
                \_logic_net: (work@firtap.i_sample), line:56:9, endln:56:17
              |vpiLhs:
              \_ref_obj: (work@firtap.delayed_sample), line:117:4, endln:117:18
                |vpiParent:
                \_assignment: , line:117:4, endln:117:30
                |vpiName:delayed_sample
                |vpiFullName:work@firtap.delayed_sample
                |vpiActual:
                \_logic_net: (work@firtap.delayed_sample), line:76:18, endln:76:32
            |vpiStmt:
            \_assignment: , line:118:4, endln:118:30
              |vpiParent:
              \_begin: (work@firtap), line:113:3, endln:119:6
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@firtap.delayed_sample), line:118:16, endln:118:30
                |vpiParent:
                \_assignment: , line:118:4, endln:118:30
                |vpiName:delayed_sample
                |vpiFullName:work@firtap.delayed_sample
                |vpiActual:
                \_logic_net: (work@firtap.delayed_sample), line:76:18, endln:76:32
              |vpiLhs:
              \_ref_obj: (work@firtap.o_sample), line:118:4, endln:118:12
                |vpiParent:
                \_assignment: , line:118:4, endln:118:30
                |vpiName:o_sample
                |vpiFullName:work@firtap.o_sample
                |vpiActual:
                \_logic_net: (work@firtap.o_sample), line:56:19, endln:56:27
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:123:2, endln:127:32
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiStmt:
    \_event_control: , line:123:9, endln:123:25
      |vpiParent:
      \_always: , line:123:2, endln:127:32
      |vpiCondition:
      \_operation: , line:123:11, endln:123:24
        |vpiParent:
        \_event_control: , line:123:9, endln:123:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@firtap.i_clk), line:123:19, endln:123:24
          |vpiParent:
          \_operation: , line:123:11, endln:123:24
          |vpiName:i_clk
          |vpiFullName:work@firtap.i_clk
          |vpiActual:
          \_logic_net: (work@firtap.i_clk), line:55:15, endln:55:20
      |vpiStmt:
      \_if_else: , line:124:3, endln:127:32
        |vpiParent:
        \_event_control: , line:123:9, endln:123:25
        |vpiCondition:
        \_ref_obj: (work@firtap.i_reset), line:124:7, endln:124:14
          |vpiParent:
          \_event_control: , line:123:9, endln:123:25
          |vpiName:i_reset
          |vpiFullName:work@firtap.i_reset
          |vpiActual:
          \_logic_net: (work@firtap.i_reset), line:55:22, endln:55:29
        |vpiStmt:
        \_assignment: , line:125:4, endln:125:16
          |vpiParent:
          \_if_else: , line:124:3, endln:127:32
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:125:15, endln:125:16
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@firtap.product), line:125:4, endln:125:11
            |vpiParent:
            \_assignment: , line:125:4, endln:125:16
            |vpiName:product
            |vpiFullName:work@firtap.product
            |vpiActual:
            \_logic_net: (work@firtap.product), line:77:27, endln:77:34
        |vpiElseStmt:
        \_if_stmt: , line:126:8, endln:127:32
          |vpiParent:
          \_if_else: , line:124:3, endln:127:32
          |vpiCondition:
          \_ref_obj: (work@firtap.i_ce), line:126:12, endln:126:16
            |vpiParent:
            \_if_else: , line:124:3, endln:127:32
            |vpiName:i_ce
            |vpiFullName:work@firtap.i_ce
            |vpiActual:
            \_logic_net: (work@firtap.i_ce), line:56:3, endln:56:7
          |vpiStmt:
          \_assignment: , line:127:4, endln:127:31
            |vpiParent:
            \_if_stmt: , line:126:8, endln:127:32
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:127:15, endln:127:31
              |vpiParent:
              \_assignment: , line:127:4, endln:127:31
              |vpiOpType:25
              |vpiOperand:
              \_ref_obj: (work@firtap.o_tap), line:127:15, endln:127:20
                |vpiParent:
                \_operation: , line:127:15, endln:127:31
                |vpiName:o_tap
                |vpiFullName:work@firtap.o_tap
                |vpiActual:
                \_logic_net: (work@firtap.o_tap), line:55:48, endln:55:53
              |vpiOperand:
              \_ref_obj: (work@firtap.i_sample), line:127:23, endln:127:31
                |vpiParent:
                \_operation: , line:127:15, endln:127:31
                |vpiName:i_sample
                |vpiFullName:work@firtap.i_sample
                |vpiActual:
                \_logic_net: (work@firtap.i_sample), line:56:9, endln:56:17
            |vpiLhs:
            \_ref_obj: (work@firtap.product), line:127:4, endln:127:11
              |vpiParent:
              \_assignment: , line:127:4, endln:127:31
              |vpiName:product
              |vpiFullName:work@firtap.product
              |vpiActual:
              \_logic_net: (work@firtap.product), line:77:27, endln:77:34
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:143:2, endln:143:20
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiStmt:
    \_assignment: , line:143:10, endln:143:19
      |vpiParent:
      \_initial: , line:143:2, endln:143:20
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:143:18, endln:143:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@firtap.o_acc), line:143:10, endln:143:15
        |vpiParent:
        \_assignment: , line:143:10, endln:143:19
        |vpiName:o_acc
        |vpiFullName:work@firtap.o_acc
        |vpiActual:
        \_logic_net: (work@firtap.o_acc), line:57:18, endln:57:23
  |vpiProcess:
  \_always: , line:144:2, endln:150:17
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiStmt:
    \_event_control: , line:144:9, endln:144:25
      |vpiParent:
      \_always: , line:144:2, endln:150:17
      |vpiCondition:
      \_operation: , line:144:11, endln:144:24
        |vpiParent:
        \_event_control: , line:144:9, endln:144:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@firtap.i_clk), line:144:19, endln:144:24
          |vpiParent:
          \_operation: , line:144:11, endln:144:24
          |vpiName:i_clk
          |vpiFullName:work@firtap.i_clk
          |vpiActual:
          \_logic_net: (work@firtap.i_clk), line:55:15, endln:55:20
      |vpiStmt:
      \_if_else: , line:145:3, endln:150:17
        |vpiParent:
        \_event_control: , line:144:9, endln:144:25
        |vpiCondition:
        \_ref_obj: (work@firtap.i_reset), line:145:7, endln:145:14
          |vpiParent:
          \_event_control: , line:144:9, endln:144:25
          |vpiName:i_reset
          |vpiFullName:work@firtap.i_reset
          |vpiActual:
          \_logic_net: (work@firtap.i_reset), line:55:22, endln:55:29
        |vpiStmt:
        \_assignment: , line:146:4, endln:146:14
          |vpiParent:
          \_if_else: , line:145:3, endln:150:17
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:146:13, endln:146:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@firtap.o_acc), line:146:4, endln:146:9
            |vpiParent:
            \_assignment: , line:146:4, endln:146:14
            |vpiName:o_acc
            |vpiFullName:work@firtap.o_acc
            |vpiActual:
            \_logic_net: (work@firtap.o_acc), line:57:18, endln:57:23
        |vpiElseStmt:
        \_if_stmt: , line:147:8, endln:150:17
          |vpiParent:
          \_if_else: , line:145:3, endln:150:17
          |vpiCondition:
          \_ref_obj: (work@firtap.i_ce), line:147:12, endln:147:16
            |vpiParent:
            \_if_else: , line:145:3, endln:150:17
            |vpiName:i_ce
            |vpiFullName:work@firtap.i_ce
            |vpiActual:
            \_logic_net: (work@firtap.i_ce), line:56:3, endln:56:7
          |vpiStmt:
          \_assignment: , line:148:4, endln:150:16
            |vpiParent:
            \_if_stmt: , line:147:8, endln:150:17
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:148:13, endln:150:16
              |vpiParent:
              \_assignment: , line:148:4, endln:150:16
              |vpiOpType:24
              |vpiOperand:
              \_ref_obj: (work@firtap.i_partial_acc), line:148:13, endln:148:26
                |vpiParent:
                \_operation: , line:148:13, endln:150:16
                |vpiName:i_partial_acc
                |vpiFullName:work@firtap.i_partial_acc
                |vpiActual:
                \_logic_net: (work@firtap.i_partial_acc), line:57:3, endln:57:16
              |vpiOperand:
              \_operation: , line:149:7, endln:150:16
                |vpiParent:
                \_operation: , line:148:13, endln:150:16
                |vpiOpType:33
                |vpiOperand:
                \_operation: , line:149:9, endln:149:43
                  |vpiParent:
                  \_operation: , line:149:7, endln:150:16
                  |vpiOpType:34
                  |vpiOperand:
                  \_operation: , line:149:11, endln:149:21
                    |vpiParent:
                    \_operation: , line:149:9, endln:149:43
                    |vpiOpType:11
                    |vpiOperand:
                    \_ref_obj: (work@firtap.OW), line:149:11, endln:149:13
                      |vpiParent:
                      \_operation: , line:149:11, endln:149:21
                      |vpiName:OW
                      |vpiFullName:work@firtap.OW
                    |vpiOperand:
                    \_operation: , line:149:15, endln:149:20
                      |vpiParent:
                      \_operation: , line:149:11, endln:149:21
                      |vpiOpType:24
                      |vpiOperand:
                      \_ref_obj: (work@firtap.TW), line:149:15, endln:149:17
                        |vpiParent:
                        \_operation: , line:149:15, endln:149:20
                        |vpiName:TW
                        |vpiFullName:work@firtap.TW
                      |vpiOperand:
                      \_ref_obj: (work@firtap.IW), line:149:18, endln:149:20
                        |vpiParent:
                        \_operation: , line:149:15, endln:149:20
                        |vpiName:IW
                        |vpiFullName:work@firtap.IW
                  |vpiOperand:
                  \_operation: , line:149:22, endln:149:42
                    |vpiParent:
                    \_operation: , line:149:9, endln:149:43
                    |vpiOpType:33
                    |vpiOperand:
                    \_bit_select: (work@firtap.product), line:149:31, endln:149:40
                      |vpiParent:
                      \_operation: , line:149:22, endln:149:42
                      |vpiName:product
                      |vpiFullName:work@firtap.product
                      |vpiIndex:
                      \_operation: , line:149:32, endln:149:39
                        |vpiParent:
                        \_bit_select: (work@firtap.product), line:149:31, endln:149:40
                        |vpiOpType:11
                        |vpiOperand:
                        \_operation: , line:149:32, endln:149:37
                          |vpiParent:
                          \_operation: , line:149:32, endln:149:39
                          |vpiOpType:24
                          |vpiOperand:
                          \_ref_obj: (work@firtap.product.TW), line:149:32, endln:149:34
                            |vpiParent:
                            \_operation: , line:149:32, endln:149:37
                            |vpiName:TW
                            |vpiFullName:work@firtap.product.TW
                          |vpiOperand:
                          \_ref_obj: (work@firtap.product.IW), line:149:35, endln:149:37
                            |vpiParent:
                            \_operation: , line:149:32, endln:149:37
                            |vpiName:IW
                            |vpiFullName:work@firtap.product.IW
                        |vpiOperand:
                        \_constant: , line:149:38, endln:149:39
                          |vpiParent:
                          \_operation: , line:149:32, endln:149:39
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                |vpiOperand:
                \_ref_obj: (work@firtap.product), line:150:7, endln:150:14
                  |vpiParent:
                  \_operation: , line:149:7, endln:150:16
                  |vpiName:product
                  |vpiFullName:work@firtap.product
                  |vpiActual:
                  \_logic_net: (work@firtap.product), line:77:27, endln:77:34
            |vpiLhs:
            \_ref_obj: (work@firtap.o_acc), line:148:4, endln:148:9
              |vpiParent:
              \_assignment: , line:148:4, endln:150:16
              |vpiName:o_acc
              |vpiFullName:work@firtap.o_acc
              |vpiActual:
              \_logic_net: (work@firtap.o_acc), line:57:18, endln:57:23
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:156:9, endln:156:26
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiRhs:
    \_ref_obj: (work@firtap.i_tap_wr), line:156:18, endln:156:26
      |vpiParent:
      \_cont_assign: , line:156:9, endln:156:26
      |vpiName:i_tap_wr
      |vpiFullName:work@firtap.i_tap_wr
      |vpiActual:
      \_logic_net: (work@firtap.i_tap_wr), line:55:31, endln:55:39
    |vpiLhs:
    \_ref_obj: (work@firtap.unused), line:156:9, endln:156:15
      |vpiParent:
      \_cont_assign: , line:156:9, endln:156:26
      |vpiName:unused
      |vpiFullName:work@firtap.unused
      |vpiActual:
      \_logic_net: (work@firtap.unused), line:155:7, endln:155:13
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@firtap (work@firtap), file:${SURELOG_DIR}/third_party/tests/YosysDsp/firtap.v, line:55:1, endln:158:10
    |vpiStmt:
    \_begin: (work@firtap)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@firtap
      |vpiStmt:
      \_gen_if_else: , line:81:2, endln:101:5
        |vpiParent:
        \_begin: (work@firtap)
        |vpiCondition:
        \_operation: , line:81:6, endln:81:21
          |vpiParent:
          \_gen_if_else: , line:81:2, endln:101:5
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (work@firtap.FIXED_TAPS), line:81:6, endln:81:16
            |vpiParent:
            \_operation: , line:81:6, endln:81:21
            |vpiName:FIXED_TAPS
            |vpiFullName:work@firtap.FIXED_TAPS
          |vpiOperand:
          \_constant: , line:81:20, endln:81:21
            |vpiParent:
            \_operation: , line:81:6, endln:81:21
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiStmt:
        \_begin: (work@firtap)
          |vpiParent:
          \_gen_if_else: , line:81:2, endln:101:5
          |vpiFullName:work@firtap
          |vpiStmt:
          \_cont_assign: , line:85:10, endln:85:23
            |vpiParent:
            \_begin: (work@firtap)
            |vpiRhs:
            \_ref_obj: (work@firtap.i_tap), line:85:18, endln:85:23
              |vpiParent:
              \_cont_assign: , line:85:10, endln:85:23
              |vpiName:i_tap
              |vpiFullName:work@firtap.i_tap
            |vpiLhs:
            \_ref_obj: (work@firtap.o_tap), line:85:10, endln:85:15
              |vpiParent:
              \_cont_assign: , line:85:10, endln:85:23
              |vpiName:o_tap
              |vpiFullName:work@firtap.o_tap
        |vpiElseStmt:
        \_begin: (work@firtap)
          |vpiParent:
          \_gen_if_else: , line:81:2, endln:101:5
          |vpiFullName:work@firtap
          |vpiStmt:
          \_assignment: , line:93:18, endln:93:21
            |vpiParent:
            \_begin: (work@firtap)
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_logic_var: (work@firtap.tap), line:93:18, endln:93:21
              |vpiParent:
              \_assignment: , line:93:18, endln:93:21
              |vpiTypespec:
              \_ref_typespec: (work@firtap.tap)
                |vpiParent:
                \_logic_var: (work@firtap.tap), line:93:18, endln:93:21
                |vpiFullName:work@firtap.tap
                |vpiActual:
                \_logic_typespec: , line:93:3, endln:93:17
              |vpiName:tap
              |vpiFullName:work@firtap.tap
          |vpiStmt:
          \_initial: , line:95:3, endln:95:31
            |vpiParent:
            \_begin: (work@firtap)
            |vpiStmt:
            \_assignment: , line:95:11, endln:95:30
              |vpiParent:
              \_initial: , line:95:3, endln:95:31
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@firtap.INITIAL_VALUE), line:95:17, endln:95:30
                |vpiParent:
                \_assignment: , line:95:11, endln:95:30
                |vpiName:INITIAL_VALUE
                |vpiFullName:work@firtap.INITIAL_VALUE
              |vpiLhs:
              \_ref_obj: (work@firtap.tap), line:95:11, endln:95:14
                |vpiParent:
                \_assignment: , line:95:11, endln:95:30
                |vpiName:tap
                |vpiFullName:work@firtap.tap
          |vpiStmt:
          \_always: , line:96:3, endln:98:18
            |vpiParent:
            \_begin: (work@firtap)
            |vpiStmt:
            \_event_control: , line:96:10, endln:96:26
              |vpiParent:
              \_always: , line:96:3, endln:98:18
              |vpiCondition:
              \_operation: , line:96:12, endln:96:25
                |vpiParent:
                \_event_control: , line:96:10, endln:96:26
                |vpiOpType:39
                |vpiOperand:
                \_ref_obj: (work@firtap.i_clk), line:96:20, endln:96:25
                  |vpiParent:
                  \_operation: , line:96:12, endln:96:25
                  |vpiName:i_clk
                  |vpiFullName:work@firtap.i_clk
              |vpiStmt:
              \_if_stmt: , line:97:4, endln:98:18
                |vpiParent:
                \_event_control: , line:96:10, endln:96:26
                |vpiCondition:
                \_ref_obj: (work@firtap.i_tap_wr), line:97:8, endln:97:16
                  |vpiParent:
                  \_event_control: , line:96:10, endln:96:26
                  |vpiName:i_tap_wr
                  |vpiFullName:work@firtap.i_tap_wr
                |vpiStmt:
                \_assignment: , line:98:5, endln:98:17
                  |vpiParent:
                  \_if_stmt: , line:97:4, endln:98:18
                  |vpiOpType:82
                  |vpiRhs:
                  \_ref_obj: (work@firtap.i_tap), line:98:12, endln:98:17
                    |vpiParent:
                    \_assignment: , line:98:5, endln:98:17
                    |vpiName:i_tap
                    |vpiFullName:work@firtap.i_tap
                  |vpiLhs:
                  \_ref_obj: (work@firtap.tap), line:98:5, endln:98:8
                    |vpiParent:
                    \_assignment: , line:98:5, endln:98:17
                    |vpiName:tap
                    |vpiFullName:work@firtap.tap
            |vpiAlwaysType:1
          |vpiStmt:
          \_cont_assign: , line:99:10, endln:99:21
            |vpiParent:
            \_begin: (work@firtap)
            |vpiRhs:
            \_ref_obj: (work@firtap.tap), line:99:18, endln:99:21
              |vpiParent:
              \_cont_assign: , line:99:10, endln:99:21
              |vpiName:tap
              |vpiFullName:work@firtap.tap
            |vpiLhs:
            \_ref_obj: (work@firtap.o_tap), line:99:10, endln:99:15
              |vpiParent:
              \_cont_assign: , line:99:10, endln:99:21
              |vpiName:o_tap
              |vpiFullName:work@firtap.o_tap
|uhdmallModules:
\_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@genericfir
  |vpiParameter:
  \_parameter: (work@genericfir.NTAPS), line:42:13, endln:42:18
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |UINT:128
    |vpiTypespec:
    \_ref_typespec: (work@genericfir.NTAPS)
      |vpiParent:
      \_parameter: (work@genericfir.NTAPS), line:42:13, endln:42:18
      |vpiFullName:work@genericfir.NTAPS
      |vpiActual:
      \_int_typespec: , line:42:2, endln:42:47
    |vpiName:NTAPS
    |vpiFullName:work@genericfir.NTAPS
  |vpiParameter:
  \_parameter: (work@genericfir.IW), line:42:24, endln:42:26
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |UINT:12
    |vpiTypespec:
    \_ref_typespec: (work@genericfir.IW)
      |vpiParent:
      \_parameter: (work@genericfir.IW), line:42:24, endln:42:26
      |vpiFullName:work@genericfir.IW
      |vpiActual:
      \_int_typespec: , line:42:2, endln:42:47
    |vpiName:IW
    |vpiFullName:work@genericfir.IW
  |vpiParameter:
  \_parameter: (work@genericfir.TW), line:42:31, endln:42:33
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiName:TW
    |vpiFullName:work@genericfir.TW
  |vpiParameter:
  \_parameter: (work@genericfir.OW), line:42:38, endln:42:40
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiName:OW
    |vpiFullName:work@genericfir.OW
  |vpiParameter:
  \_parameter: (work@genericfir.FIXED_TAPS), line:43:19, endln:43:29
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@genericfir.FIXED_TAPS)
      |vpiParent:
      \_parameter: (work@genericfir.FIXED_TAPS), line:43:19, endln:43:29
      |vpiFullName:work@genericfir.FIXED_TAPS
      |vpiActual:
      \_int_typespec: , line:43:12, endln:43:17
    |vpiName:FIXED_TAPS
    |vpiFullName:work@genericfir.FIXED_TAPS
  |vpiParamAssign:
  \_param_assign: , line:42:13, endln:42:22
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiRhs:
    \_constant: , line:42:19, endln:42:22
      |vpiParent:
      \_param_assign: , line:42:13, endln:42:22
      |vpiDecompile:128
      |vpiSize:64
      |UINT:128
      |vpiTypespec:
      \_ref_typespec: (work@genericfir)
        |vpiParent:
        \_constant: , line:42:19, endln:42:22
        |vpiFullName:work@genericfir
        |vpiActual:
        \_int_typespec: , line:42:2, endln:42:47
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@genericfir.NTAPS), line:42:13, endln:42:18
  |vpiParamAssign:
  \_param_assign: , line:42:24, endln:42:29
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiRhs:
    \_constant: , line:42:27, endln:42:29
      |vpiParent:
      \_param_assign: , line:42:24, endln:42:29
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiTypespec:
      \_ref_typespec: (work@genericfir)
        |vpiParent:
        \_constant: , line:42:27, endln:42:29
        |vpiFullName:work@genericfir
        |vpiActual:
        \_int_typespec: , line:42:2, endln:42:47
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@genericfir.IW), line:42:24, endln:42:26
  |vpiParamAssign:
  \_param_assign: , line:42:31, endln:42:36
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiRhs:
    \_ref_obj: (work@genericfir.IW), line:42:34, endln:42:36
      |vpiParent:
      \_param_assign: , line:42:31, endln:42:36
      |vpiName:IW
      |vpiFullName:work@genericfir.IW
    |vpiLhs:
    \_parameter: (work@genericfir.TW), line:42:31, endln:42:33
  |vpiParamAssign:
  \_param_assign: , line:42:38, endln:42:47
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiRhs:
    \_operation: , line:42:41, endln:42:47
      |vpiParent:
      \_param_assign: , line:42:38, endln:42:47
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:42:41, endln:42:45
        |vpiParent:
        \_operation: , line:42:41, endln:42:47
        |vpiOpType:25
        |vpiOperand:
        \_constant: , line:42:41, endln:42:42
          |vpiParent:
          \_operation: , line:42:41, endln:42:45
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (work@genericfir.IW), line:42:43, endln:42:45
          |vpiParent:
          \_operation: , line:42:41, endln:42:45
          |vpiName:IW
          |vpiFullName:work@genericfir.IW
      |vpiOperand:
      \_constant: , line:42:46, endln:42:47
        |vpiParent:
        \_operation: , line:42:41, endln:42:47
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@genericfir.OW), line:42:38, endln:42:40
  |vpiParamAssign:
  \_param_assign: , line:43:19, endln:43:31
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiRhs:
    \_constant: , line:43:30, endln:43:31
      |vpiParent:
      \_param_assign: , line:43:19, endln:43:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@genericfir)
        |vpiParent:
        \_constant: , line:43:30, endln:43:31
        |vpiFullName:work@genericfir
        |vpiActual:
        \_int_typespec: , line:43:12, endln:43:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@genericfir.FIXED_TAPS), line:43:19, endln:43:29
  |vpiDefName:work@genericfir
  |vpiNet:
  \_logic_net: (work@genericfir.tap), line:53:18, endln:53:21
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiTypespec:
    \_ref_typespec: (work@genericfir.tap)
      |vpiParent:
      \_logic_net: (work@genericfir.tap), line:53:18, endln:53:21
      |vpiFullName:work@genericfir.tap
      |vpiActual:
      \_logic_typespec: , line:53:2, endln:53:32
    |vpiName:tap
    |vpiFullName:work@genericfir.tap
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@genericfir.tapout), line:54:18, endln:54:24
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiTypespec:
    \_ref_typespec: (work@genericfir.tapout)
      |vpiParent:
      \_logic_net: (work@genericfir.tapout), line:54:18, endln:54:24
      |vpiFullName:work@genericfir.tapout
      |vpiActual:
      \_logic_typespec: , line:54:2, endln:54:34
    |vpiName:tapout
    |vpiFullName:work@genericfir.tapout
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@genericfir.sample), line:55:18, endln:55:24
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiTypespec:
    \_ref_typespec: (work@genericfir.sample)
      |vpiParent:
      \_logic_net: (work@genericfir.sample), line:55:18, endln:55:24
      |vpiFullName:work@genericfir.sample
      |vpiActual:
      \_logic_typespec: , line:55:2, endln:55:34
    |vpiName:sample
    |vpiFullName:work@genericfir.sample
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@genericfir.result), line:56:18, endln:56:24
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiTypespec:
    \_ref_typespec: (work@genericfir.result)
      |vpiParent:
      \_logic_net: (work@genericfir.result), line:56:18, endln:56:24
      |vpiFullName:work@genericfir.result
      |vpiActual:
      \_logic_typespec: , line:56:2, endln:56:34
    |vpiName:result
    |vpiFullName:work@genericfir.result
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@genericfir.tap_wr), line:57:8, endln:57:14
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiTypespec:
    \_ref_typespec: (work@genericfir.tap_wr)
      |vpiParent:
      \_logic_net: (work@genericfir.tap_wr), line:57:8, endln:57:14
      |vpiFullName:work@genericfir.tap_wr
      |vpiActual:
      \_logic_typespec: , line:57:2, endln:57:6
    |vpiName:tap_wr
    |vpiFullName:work@genericfir.tap_wr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@genericfir.unused), line:105:16, endln:105:22
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiTypespec:
    \_ref_typespec: (work@genericfir.unused)
      |vpiParent:
      \_logic_net: (work@genericfir.unused), line:105:16, endln:105:22
      |vpiFullName:work@genericfir.unused
      |vpiActual:
      \_logic_typespec: , line:105:2, endln:105:15
    |vpiName:unused
    |vpiFullName:work@genericfir.unused
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@genericfir.i_clk), line:41:19, endln:41:24
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiName:i_clk
    |vpiFullName:work@genericfir.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@genericfir.i_reset), line:41:26, endln:41:33
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiName:i_reset
    |vpiFullName:work@genericfir.i_reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@genericfir.i_tap_wr), line:41:35, endln:41:43
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiName:i_tap_wr
    |vpiFullName:work@genericfir.i_tap_wr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@genericfir.i_tap), line:41:45, endln:41:50
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiName:i_tap
    |vpiFullName:work@genericfir.i_tap
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@genericfir.i_ce), line:41:52, endln:41:56
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiName:i_ce
    |vpiFullName:work@genericfir.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@genericfir.i_sample), line:41:58, endln:41:66
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiName:i_sample
    |vpiFullName:work@genericfir.i_sample
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@genericfir.o_result), line:41:68, endln:41:76
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiName:o_result
    |vpiFullName:work@genericfir.o_result
    |vpiNetType:1
  |vpiPort:
  \_port: (i_clk), line:41:19, endln:41:24
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@genericfir.i_clk.i_clk), line:41:19, endln:41:24
      |vpiParent:
      \_port: (i_clk), line:41:19, endln:41:24
      |vpiName:i_clk
      |vpiFullName:work@genericfir.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@genericfir.i_clk), line:41:19, endln:41:24
    |vpiTypedef:
    \_ref_typespec: (work@genericfir.i_clk)
      |vpiParent:
      \_port: (i_clk), line:41:19, endln:41:24
      |vpiFullName:work@genericfir.i_clk
      |vpiActual:
      \_logic_typespec: , line:44:8, endln:44:12
  |vpiPort:
  \_port: (i_reset), line:41:26, endln:41:33
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiName:i_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@genericfir.i_reset.i_reset), line:41:26, endln:41:33
      |vpiParent:
      \_port: (i_reset), line:41:26, endln:41:33
      |vpiName:i_reset
      |vpiFullName:work@genericfir.i_reset.i_reset
      |vpiActual:
      \_logic_net: (work@genericfir.i_reset), line:41:26, endln:41:33
    |vpiTypedef:
    \_ref_typespec: (work@genericfir.i_reset)
      |vpiParent:
      \_port: (i_reset), line:41:26, endln:41:33
      |vpiFullName:work@genericfir.i_reset
      |vpiActual:
      \_logic_typespec: , line:44:8, endln:44:12
  |vpiPort:
  \_port: (i_tap_wr), line:41:35, endln:41:43
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiName:i_tap_wr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@genericfir.i_tap_wr.i_tap_wr), line:41:35, endln:41:43
      |vpiParent:
      \_port: (i_tap_wr), line:41:35, endln:41:43
      |vpiName:i_tap_wr
      |vpiFullName:work@genericfir.i_tap_wr.i_tap_wr
      |vpiActual:
      \_logic_net: (work@genericfir.i_tap_wr), line:41:35, endln:41:43
    |vpiTypedef:
    \_ref_typespec: (work@genericfir.i_tap_wr)
      |vpiParent:
      \_port: (i_tap_wr), line:41:35, endln:41:43
      |vpiFullName:work@genericfir.i_tap_wr
      |vpiActual:
      \_logic_typespec: , line:46:8, endln:46:12
  |vpiPort:
  \_port: (i_tap), line:41:45, endln:41:50
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiName:i_tap
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@genericfir.i_tap.i_tap), line:41:45, endln:41:50
      |vpiParent:
      \_port: (i_tap), line:41:45, endln:41:50
      |vpiName:i_tap
      |vpiFullName:work@genericfir.i_tap.i_tap
      |vpiActual:
      \_logic_net: (work@genericfir.i_tap), line:41:45, endln:41:50
    |vpiTypedef:
    \_ref_typespec: (work@genericfir.i_tap)
      |vpiParent:
      \_port: (i_tap), line:41:45, endln:41:50
      |vpiFullName:work@genericfir.i_tap
      |vpiActual:
      \_logic_typespec: , line:47:8, endln:47:23
  |vpiPort:
  \_port: (i_ce), line:41:52, endln:41:56
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@genericfir.i_ce.i_ce), line:41:52, endln:41:56
      |vpiParent:
      \_port: (i_ce), line:41:52, endln:41:56
      |vpiName:i_ce
      |vpiFullName:work@genericfir.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@genericfir.i_ce), line:41:52, endln:41:56
    |vpiTypedef:
    \_ref_typespec: (work@genericfir.i_ce)
      |vpiParent:
      \_port: (i_ce), line:41:52, endln:41:56
      |vpiFullName:work@genericfir.i_ce
      |vpiActual:
      \_logic_typespec: , line:49:8, endln:49:12
  |vpiPort:
  \_port: (i_sample), line:41:58, endln:41:66
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiName:i_sample
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@genericfir.i_sample.i_sample), line:41:58, endln:41:66
      |vpiParent:
      \_port: (i_sample), line:41:58, endln:41:66
      |vpiName:i_sample
      |vpiFullName:work@genericfir.i_sample.i_sample
      |vpiActual:
      \_logic_net: (work@genericfir.i_sample), line:41:58, endln:41:66
    |vpiTypedef:
    \_ref_typespec: (work@genericfir.i_sample)
      |vpiParent:
      \_port: (i_sample), line:41:58, endln:41:66
      |vpiFullName:work@genericfir.i_sample
      |vpiActual:
      \_logic_typespec: , line:50:8, endln:50:23
  |vpiPort:
  \_port: (o_result), line:41:68, endln:41:76
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiName:o_result
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@genericfir.o_result.o_result), line:41:68, endln:41:76
      |vpiParent:
      \_port: (o_result), line:41:68, endln:41:76
      |vpiName:o_result
      |vpiFullName:work@genericfir.o_result.o_result
      |vpiActual:
      \_logic_net: (work@genericfir.o_result), line:41:68, endln:41:76
    |vpiTypedef:
    \_ref_typespec: (work@genericfir.o_result)
      |vpiParent:
      \_port: (o_result), line:41:68, endln:41:76
      |vpiFullName:work@genericfir.o_result
      |vpiActual:
      \_logic_typespec: , line:51:9, endln:51:24
  |vpiContAssign:
  \_cont_assign: , line:60:9, endln:60:29
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiRhs:
    \_ref_obj: (work@genericfir.i_sample), line:60:21, endln:60:29
      |vpiParent:
      \_cont_assign: , line:60:9, endln:60:29
      |vpiName:i_sample
      |vpiFullName:work@genericfir.i_sample
      |vpiActual:
      \_logic_net: (work@genericfir.i_sample), line:41:58, endln:41:66
    |vpiLhs:
    \_bit_select: (work@genericfir.sample), line:60:9, endln:60:18
      |vpiParent:
      \_cont_assign: , line:60:9, endln:60:29
      |vpiName:sample
      |vpiFullName:work@genericfir.sample
      |vpiIndex:
      \_constant: , line:60:16, endln:60:17
        |vpiParent:
        \_bit_select: (work@genericfir.sample), line:60:9, endln:60:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:62:9, endln:62:22
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiRhs:
    \_constant: , line:62:21, endln:62:22
      |vpiParent:
      \_cont_assign: , line:62:9, endln:62:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_bit_select: (work@genericfir.result), line:62:9, endln:62:18
      |vpiParent:
      \_cont_assign: , line:62:9, endln:62:22
      |vpiName:result
      |vpiFullName:work@genericfir.result
      |vpiIndex:
      \_constant: , line:62:16, endln:62:17
        |vpiParent:
        \_bit_select: (work@genericfir.result), line:62:9, endln:62:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:101:9, endln:101:33
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiRhs:
    \_bit_select: (work@genericfir.result), line:101:27, endln:101:32
      |vpiParent:
      \_cont_assign: , line:101:9, endln:101:33
      |vpiName:result
      |vpiFullName:work@genericfir.result
      |vpiIndex:
      \_ref_obj: (work@genericfir.NTAPS), line:101:27, endln:101:32
        |vpiParent:
        \_bit_select: (work@genericfir.result), line:101:27, endln:101:32
        |vpiName:NTAPS
        |vpiFullName:work@genericfir.NTAPS
    |vpiLhs:
    \_ref_obj: (work@genericfir.o_result), line:101:9, endln:101:17
      |vpiParent:
      \_cont_assign: , line:101:9, endln:101:33
      |vpiName:o_result
      |vpiFullName:work@genericfir.o_result
      |vpiActual:
      \_logic_net: (work@genericfir.o_result), line:41:68, endln:41:76
  |vpiContAssign:
  \_cont_assign: , line:106:9, endln:106:37
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiRhs:
    \_operation: , line:106:18, endln:106:37
      |vpiParent:
      \_cont_assign: , line:106:9, endln:106:37
      |vpiOpType:33
      |vpiOperand:
      \_ref_obj: (work@genericfir.i_tap_wr), line:106:20, endln:106:28
        |vpiParent:
        \_operation: , line:106:18, endln:106:37
        |vpiName:i_tap_wr
        |vpiFullName:work@genericfir.i_tap_wr
        |vpiActual:
        \_logic_net: (work@genericfir.i_tap_wr), line:41:35, endln:41:43
      |vpiOperand:
      \_ref_obj: (work@genericfir.i_tap), line:106:30, endln:106:35
        |vpiParent:
        \_operation: , line:106:18, endln:106:37
        |vpiName:i_tap
        |vpiFullName:work@genericfir.i_tap
        |vpiActual:
        \_logic_net: (work@genericfir.i_tap), line:41:45, endln:41:50
    |vpiLhs:
    \_ref_obj: (work@genericfir.unused), line:106:9, endln:106:15
      |vpiParent:
      \_cont_assign: , line:106:9, endln:106:37
      |vpiName:unused
      |vpiFullName:work@genericfir.unused
      |vpiActual:
      \_logic_net: (work@genericfir.unused), line:105:16, endln:105:22
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@genericfir (work@genericfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/genericfir.v, line:41:1, endln:109:10
    |vpiStmt:
    \_begin: (work@genericfir)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@genericfir
      |vpiStmt:
      \_gen_if_else: , line:66:2, endln:74:5
        |vpiParent:
        \_begin: (work@genericfir)
        |vpiCondition:
        \_ref_obj: (work@genericfir.FIXED_TAPS), line:66:5, endln:66:15
          |vpiParent:
          \_gen_if_else: , line:66:2, endln:74:5
          |vpiName:FIXED_TAPS
          |vpiFullName:work@genericfir.FIXED_TAPS
        |vpiStmt:
        \_begin: (work@genericfir)
          |vpiParent:
          \_gen_if_else: , line:66:2, endln:74:5
          |vpiFullName:work@genericfir
          |vpiStmt:
          \_initial: , line:68:3, endln:68:38
            |vpiParent:
            \_begin: (work@genericfir)
            |vpiStmt:
            \_sys_func_call: ($readmemh), line:68:11, endln:68:37
              |vpiParent:
              \_initial: , line:68:3, endln:68:38
              |vpiArgument:
              \_constant: , line:68:21, endln:68:31
                |vpiParent:
                \_sys_func_call: ($readmemh), line:68:11, endln:68:37
                |vpiDecompile:"taps.hex"
                |vpiSize:64
                |STRING:taps.hex
                |vpiConstType:6
              |vpiArgument:
              \_ref_obj: (work@genericfir.tap), line:68:33, endln:68:36
                |vpiParent:
                \_sys_func_call: ($readmemh), line:68:11, endln:68:37
                |vpiName:tap
                |vpiFullName:work@genericfir.tap
              |vpiName:$readmemh
          |vpiStmt:
          \_cont_assign: , line:70:10, endln:70:23
            |vpiParent:
            \_begin: (work@genericfir)
            |vpiRhs:
            \_constant: , line:70:19, endln:70:23
              |vpiParent:
              \_cont_assign: , line:70:10, endln:70:23
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@genericfir.tap_wr), line:70:10, endln:70:16
              |vpiParent:
              \_cont_assign: , line:70:10, endln:70:23
              |vpiName:tap_wr
              |vpiFullName:work@genericfir.tap_wr
        |vpiElseStmt:
        \_begin: (work@genericfir)
          |vpiParent:
          \_gen_if_else: , line:66:2, endln:74:5
          |vpiFullName:work@genericfir
          |vpiStmt:
          \_cont_assign: , line:72:10, endln:72:27
            |vpiParent:
            \_begin: (work@genericfir)
            |vpiRhs:
            \_ref_obj: (work@genericfir.i_tap_wr), line:72:19, endln:72:27
              |vpiParent:
              \_cont_assign: , line:72:10, endln:72:27
              |vpiName:i_tap_wr
              |vpiFullName:work@genericfir.i_tap_wr
            |vpiLhs:
            \_ref_obj: (work@genericfir.tap_wr), line:72:10, endln:72:16
              |vpiParent:
              \_cont_assign: , line:72:10, endln:72:27
              |vpiName:tap_wr
              |vpiFullName:work@genericfir.tap_wr
          |vpiStmt:
          \_cont_assign: , line:73:10, endln:73:24
            |vpiParent:
            \_begin: (work@genericfir)
            |vpiRhs:
            \_ref_obj: (work@genericfir.i_tap), line:73:19, endln:73:24
              |vpiParent:
              \_cont_assign: , line:73:10, endln:73:24
              |vpiName:i_tap
              |vpiFullName:work@genericfir.i_tap
            |vpiLhs:
            \_bit_select: (work@genericfir.tap), line:73:10, endln:73:16
              |vpiParent:
              \_cont_assign: , line:73:10, endln:73:24
              |vpiName:tap
              |vpiFullName:work@genericfir.tap
              |vpiIndex:
              \_constant: , line:73:14, endln:73:15
                |vpiParent:
                \_bit_select: (work@genericfir.tap), line:73:10, endln:73:16
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
|uhdmallModules:
\_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@iiravg
  |vpiParameter:
  \_parameter: (work@iiravg.IW), line:42:12, endln:42:14
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |UINT:15
    |vpiTypespec:
    \_ref_typespec: (work@iiravg.IW)
      |vpiParent:
      \_parameter: (work@iiravg.IW), line:42:12, endln:42:14
      |vpiFullName:work@iiravg.IW
      |vpiActual:
      \_int_typespec: , line:42:2, endln:42:35
    |vpiName:IW
    |vpiFullName:work@iiravg.IW
  |vpiParameter:
  \_parameter: (work@iiravg.OW), line:42:19, endln:42:21
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |UINT:16
    |vpiTypespec:
    \_ref_typespec: (work@iiravg.OW)
      |vpiParent:
      \_parameter: (work@iiravg.OW), line:42:19, endln:42:21
      |vpiFullName:work@iiravg.OW
      |vpiActual:
      \_int_typespec: , line:42:2, endln:42:35
    |vpiName:OW
    |vpiFullName:work@iiravg.OW
  |vpiParameter:
  \_parameter: (work@iiravg.LGALPHA), line:42:26, endln:42:33
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |UINT:4
    |vpiTypespec:
    \_ref_typespec: (work@iiravg.LGALPHA)
      |vpiParent:
      \_parameter: (work@iiravg.LGALPHA), line:42:26, endln:42:33
      |vpiFullName:work@iiravg.LGALPHA
      |vpiActual:
      \_int_typespec: , line:42:2, endln:42:35
    |vpiName:LGALPHA
    |vpiFullName:work@iiravg.LGALPHA
  |vpiParameter:
  \_parameter: (work@iiravg.RESET_VALUE), line:43:21, endln:43:32
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@iiravg.RESET_VALUE)
      |vpiParent:
      \_parameter: (work@iiravg.RESET_VALUE), line:43:21, endln:43:32
      |vpiFullName:work@iiravg.RESET_VALUE
      |vpiActual:
      \_int_typespec: , line:43:12, endln:43:20
    |vpiName:RESET_VALUE
    |vpiFullName:work@iiravg.RESET_VALUE
  |vpiParameter:
  \_parameter: (work@iiravg.AW), line:44:13, endln:44:15
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiLocalParam:1
    |vpiName:AW
    |vpiFullName:work@iiravg.AW
  |vpiParamAssign:
  \_param_assign: , line:42:12, endln:42:17
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiRhs:
    \_constant: , line:42:15, endln:42:17
      |vpiParent:
      \_param_assign: , line:42:12, endln:42:17
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiTypespec:
      \_ref_typespec: (work@iiravg)
        |vpiParent:
        \_constant: , line:42:15, endln:42:17
        |vpiFullName:work@iiravg
        |vpiActual:
        \_int_typespec: , line:42:2, endln:42:35
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@iiravg.IW), line:42:12, endln:42:14
  |vpiParamAssign:
  \_param_assign: , line:42:19, endln:42:24
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiRhs:
    \_constant: , line:42:22, endln:42:24
      |vpiParent:
      \_param_assign: , line:42:19, endln:42:24
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
      |vpiTypespec:
      \_ref_typespec: (work@iiravg)
        |vpiParent:
        \_constant: , line:42:22, endln:42:24
        |vpiFullName:work@iiravg
        |vpiActual:
        \_int_typespec: , line:42:2, endln:42:35
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@iiravg.OW), line:42:19, endln:42:21
  |vpiParamAssign:
  \_param_assign: , line:42:26, endln:42:35
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiRhs:
    \_constant: , line:42:34, endln:42:35
      |vpiParent:
      \_param_assign: , line:42:26, endln:42:35
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@iiravg)
        |vpiParent:
        \_constant: , line:42:34, endln:42:35
        |vpiFullName:work@iiravg
        |vpiActual:
        \_int_typespec: , line:42:2, endln:42:35
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@iiravg.LGALPHA), line:42:26, endln:42:33
  |vpiParamAssign:
  \_param_assign: , line:43:21, endln:43:36
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiRhs:
    \_constant: , line:43:35, endln:43:36
      |vpiParent:
      \_param_assign: , line:43:21, endln:43:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@iiravg)
        |vpiParent:
        \_constant: , line:43:35, endln:43:36
        |vpiFullName:work@iiravg
        |vpiActual:
        \_int_typespec: , line:43:12, endln:43:20
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@iiravg.RESET_VALUE), line:43:21, endln:43:32
  |vpiParamAssign:
  \_param_assign: , line:44:13, endln:44:18
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiRhs:
    \_ref_obj: (work@iiravg.OW), line:44:16, endln:44:18
      |vpiParent:
      \_param_assign: , line:44:13, endln:44:18
      |vpiName:OW
      |vpiFullName:work@iiravg.OW
    |vpiLhs:
    \_parameter: (work@iiravg.AW), line:44:13, endln:44:15
  |vpiDefName:work@iiravg
  |vpiNet:
  \_logic_net: (work@iiravg.difference), line:50:25, endln:50:35
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiTypespec:
    \_ref_typespec: (work@iiravg.difference)
      |vpiParent:
      \_logic_net: (work@iiravg.difference), line:50:25, endln:50:35
      |vpiFullName:work@iiravg.difference
      |vpiActual:
      \_logic_typespec: , line:50:2, endln:50:13
    |vpiName:difference
    |vpiFullName:work@iiravg.difference
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@iiravg.adjustment), line:50:37, endln:50:47
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiTypespec:
    \_ref_typespec: (work@iiravg.adjustment)
      |vpiParent:
      \_logic_net: (work@iiravg.adjustment), line:50:37, endln:50:47
      |vpiFullName:work@iiravg.adjustment
      |vpiActual:
      \_logic_typespec: , line:50:2, endln:50:13
    |vpiName:adjustment
    |vpiFullName:work@iiravg.adjustment
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@iiravg.r_average), line:51:17, endln:51:26
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiTypespec:
    \_ref_typespec: (work@iiravg.r_average)
      |vpiParent:
      \_logic_net: (work@iiravg.r_average), line:51:17, endln:51:26
      |vpiFullName:work@iiravg.r_average
      |vpiActual:
      \_logic_typespec: , line:51:2, endln:51:16
    |vpiName:r_average
    |vpiFullName:work@iiravg.r_average
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@iiravg.i_clk), line:41:15, endln:41:20
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiName:i_clk
    |vpiFullName:work@iiravg.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@iiravg.i_reset), line:41:22, endln:41:29
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiName:i_reset
    |vpiFullName:work@iiravg.i_reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@iiravg.i_ce), line:41:31, endln:41:35
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiName:i_ce
    |vpiFullName:work@iiravg.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@iiravg.i_data), line:41:37, endln:41:43
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiName:i_data
    |vpiFullName:work@iiravg.i_data
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@iiravg.o_data), line:41:45, endln:41:51
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiName:o_data
    |vpiFullName:work@iiravg.o_data
    |vpiNetType:1
  |vpiPort:
  \_port: (i_clk), line:41:15, endln:41:20
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@iiravg.i_clk.i_clk), line:41:15, endln:41:20
      |vpiParent:
      \_port: (i_clk), line:41:15, endln:41:20
      |vpiName:i_clk
      |vpiFullName:work@iiravg.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@iiravg.i_clk), line:41:15, endln:41:20
    |vpiTypedef:
    \_ref_typespec: (work@iiravg.i_clk)
      |vpiParent:
      \_port: (i_clk), line:41:15, endln:41:20
      |vpiFullName:work@iiravg.i_clk
      |vpiActual:
      \_logic_typespec: , line:46:8, endln:46:12
  |vpiPort:
  \_port: (i_reset), line:41:22, endln:41:29
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiName:i_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@iiravg.i_reset.i_reset), line:41:22, endln:41:29
      |vpiParent:
      \_port: (i_reset), line:41:22, endln:41:29
      |vpiName:i_reset
      |vpiFullName:work@iiravg.i_reset.i_reset
      |vpiActual:
      \_logic_net: (work@iiravg.i_reset), line:41:22, endln:41:29
    |vpiTypedef:
    \_ref_typespec: (work@iiravg.i_reset)
      |vpiParent:
      \_port: (i_reset), line:41:22, endln:41:29
      |vpiFullName:work@iiravg.i_reset
      |vpiActual:
      \_logic_typespec: , line:46:8, endln:46:12
  |vpiPort:
  \_port: (i_ce), line:41:31, endln:41:35
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@iiravg.i_ce.i_ce), line:41:31, endln:41:35
      |vpiParent:
      \_port: (i_ce), line:41:31, endln:41:35
      |vpiName:i_ce
      |vpiFullName:work@iiravg.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@iiravg.i_ce), line:41:31, endln:41:35
    |vpiTypedef:
    \_ref_typespec: (work@iiravg.i_ce)
      |vpiParent:
      \_port: (i_ce), line:41:31, endln:41:35
      |vpiFullName:work@iiravg.i_ce
      |vpiActual:
      \_logic_typespec: , line:46:8, endln:46:12
  |vpiPort:
  \_port: (i_data), line:41:37, endln:41:43
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiName:i_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@iiravg.i_data.i_data), line:41:37, endln:41:43
      |vpiParent:
      \_port: (i_data), line:41:37, endln:41:43
      |vpiName:i_data
      |vpiFullName:work@iiravg.i_data.i_data
      |vpiActual:
      \_logic_net: (work@iiravg.i_data), line:41:37, endln:41:43
    |vpiTypedef:
    \_ref_typespec: (work@iiravg.i_data)
      |vpiParent:
      \_port: (i_data), line:41:37, endln:41:43
      |vpiFullName:work@iiravg.i_data
      |vpiActual:
      \_logic_typespec: , line:47:8, endln:47:23
  |vpiPort:
  \_port: (o_data), line:41:45, endln:41:51
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiName:o_data
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@iiravg.o_data.o_data), line:41:45, endln:41:51
      |vpiParent:
      \_port: (o_data), line:41:45, endln:41:51
      |vpiName:o_data
      |vpiFullName:work@iiravg.o_data.o_data
      |vpiActual:
      \_logic_net: (work@iiravg.o_data), line:41:45, endln:41:51
    |vpiTypedef:
    \_ref_typespec: (work@iiravg.o_data)
      |vpiParent:
      \_port: (o_data), line:41:45, endln:41:51
      |vpiFullName:work@iiravg.o_data
      |vpiActual:
      \_logic_typespec: , line:48:9, endln:48:24
  |vpiProcess:
  \_always: , line:57:2, endln:61:39
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiStmt:
    \_event_control: , line:57:9, endln:57:25
      |vpiParent:
      \_always: , line:57:2, endln:61:39
      |vpiCondition:
      \_operation: , line:57:11, endln:57:24
        |vpiParent:
        \_event_control: , line:57:9, endln:57:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@iiravg.i_clk), line:57:19, endln:57:24
          |vpiParent:
          \_operation: , line:57:11, endln:57:24
          |vpiName:i_clk
          |vpiFullName:work@iiravg.i_clk
          |vpiActual:
          \_logic_net: (work@iiravg.i_clk), line:41:15, endln:41:20
      |vpiStmt:
      \_if_else: , line:58:2, endln:61:39
        |vpiParent:
        \_event_control: , line:57:9, endln:57:25
        |vpiCondition:
        \_ref_obj: (work@iiravg.i_reset), line:58:6, endln:58:13
          |vpiParent:
          \_event_control: , line:57:9, endln:57:25
          |vpiName:i_reset
          |vpiFullName:work@iiravg.i_reset
          |vpiActual:
          \_logic_net: (work@iiravg.i_reset), line:41:22, endln:41:29
        |vpiStmt:
        \_assignment: , line:59:3, endln:59:27
          |vpiParent:
          \_if_else: , line:58:2, endln:61:39
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@iiravg.RESET_VALUE), line:59:16, endln:59:27
            |vpiParent:
            \_assignment: , line:59:3, endln:59:27
            |vpiName:RESET_VALUE
            |vpiFullName:work@iiravg.RESET_VALUE
          |vpiLhs:
          \_ref_obj: (work@iiravg.r_average), line:59:3, endln:59:12
            |vpiParent:
            \_assignment: , line:59:3, endln:59:27
            |vpiName:r_average
            |vpiFullName:work@iiravg.r_average
            |vpiActual:
            \_logic_net: (work@iiravg.r_average), line:51:17, endln:51:26
        |vpiElseStmt:
        \_if_stmt: , line:60:7, endln:61:39
          |vpiParent:
          \_if_else: , line:58:2, endln:61:39
          |vpiCondition:
          \_ref_obj: (work@iiravg.i_ce), line:60:11, endln:60:15
            |vpiParent:
            \_if_else: , line:58:2, endln:61:39
            |vpiName:i_ce
            |vpiFullName:work@iiravg.i_ce
            |vpiActual:
            \_logic_net: (work@iiravg.i_ce), line:41:31, endln:41:35
          |vpiStmt:
          \_assignment: , line:61:3, endln:61:38
            |vpiParent:
            \_if_stmt: , line:60:7, endln:61:39
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:61:16, endln:61:38
              |vpiParent:
              \_assignment: , line:61:3, endln:61:38
              |vpiOpType:24
              |vpiOperand:
              \_ref_obj: (work@iiravg.r_average), line:61:16, endln:61:25
                |vpiParent:
                \_operation: , line:61:16, endln:61:38
                |vpiName:r_average
                |vpiFullName:work@iiravg.r_average
                |vpiActual:
                \_logic_net: (work@iiravg.r_average), line:51:17, endln:51:26
              |vpiOperand:
              \_ref_obj: (work@iiravg.adjustment), line:61:28, endln:61:38
                |vpiParent:
                \_operation: , line:61:16, endln:61:38
                |vpiName:adjustment
                |vpiFullName:work@iiravg.adjustment
                |vpiActual:
                \_logic_net: (work@iiravg.adjustment), line:50:37, endln:50:47
            |vpiLhs:
            \_ref_obj: (work@iiravg.r_average), line:61:3, endln:61:12
              |vpiParent:
              \_assignment: , line:61:3, endln:61:38
              |vpiName:r_average
              |vpiFullName:work@iiravg.r_average
              |vpiActual:
              \_logic_net: (work@iiravg.r_average), line:51:17, endln:51:26
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:53:9, endln:53:61
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiRhs:
    \_operation: , line:53:22, endln:53:61
      |vpiParent:
      \_cont_assign: , line:53:9, endln:53:61
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:53:22, endln:53:49
        |vpiParent:
        \_operation: , line:53:22, endln:53:61
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (work@iiravg.i_data), line:53:24, endln:53:30
          |vpiParent:
          \_operation: , line:53:22, endln:53:49
          |vpiName:i_data
          |vpiFullName:work@iiravg.i_data
          |vpiActual:
          \_logic_net: (work@iiravg.i_data), line:41:37, endln:41:43
        |vpiOperand:
        \_operation: , line:53:32, endln:53:47
          |vpiParent:
          \_operation: , line:53:22, endln:53:49
          |vpiOpType:34
          |vpiOperand:
          \_operation: , line:53:34, endln:53:39
            |vpiParent:
            \_operation: , line:53:32, endln:53:47
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@iiravg.AW), line:53:34, endln:53:36
              |vpiParent:
              \_operation: , line:53:34, endln:53:39
              |vpiName:AW
              |vpiFullName:work@iiravg.AW
            |vpiOperand:
            \_ref_obj: (work@iiravg.IW), line:53:37, endln:53:39
              |vpiParent:
              \_operation: , line:53:34, endln:53:39
              |vpiName:IW
              |vpiFullName:work@iiravg.IW
          |vpiOperand:
          \_operation: , line:53:40, endln:53:46
            |vpiParent:
            \_operation: , line:53:32, endln:53:47
            |vpiOpType:33
            |vpiOperand:
            \_constant: , line:53:41, endln:53:45
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
      |vpiOperand:
      \_ref_obj: (work@iiravg.r_average), line:53:52, endln:53:61
        |vpiParent:
        \_operation: , line:53:22, endln:53:61
        |vpiName:r_average
        |vpiFullName:work@iiravg.r_average
        |vpiActual:
        \_logic_net: (work@iiravg.r_average), line:51:17, endln:51:26
    |vpiLhs:
    \_ref_obj: (work@iiravg.difference), line:53:9, endln:53:19
      |vpiParent:
      \_cont_assign: , line:53:9, endln:53:61
      |vpiName:difference
      |vpiFullName:work@iiravg.difference
      |vpiActual:
      \_logic_net: (work@iiravg.difference), line:50:25, endln:50:35
  |vpiContAssign:
  \_cont_assign: , line:54:9, endln:55:33
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiRhs:
    \_operation: , line:54:21, endln:55:33
      |vpiParent:
      \_cont_assign: , line:54:9, endln:55:33
      |vpiOpType:33
      |vpiOperand:
      \_operation: , line:54:23, endln:54:56
        |vpiParent:
        \_operation: , line:54:21, endln:55:33
        |vpiOpType:34
        |vpiOperand:
        \_ref_obj: (work@iiravg.LGALPHA), line:54:25, endln:54:32
          |vpiParent:
          \_operation: , line:54:23, endln:54:56
          |vpiName:LGALPHA
          |vpiFullName:work@iiravg.LGALPHA
        |vpiOperand:
        \_operation: , line:54:33, endln:54:55
          |vpiParent:
          \_operation: , line:54:23, endln:54:56
          |vpiOpType:33
          |vpiOperand:
          \_bit_select: (work@iiravg.difference), line:54:46, endln:54:52
            |vpiParent:
            \_operation: , line:54:33, endln:54:55
            |vpiName:difference
            |vpiFullName:work@iiravg.difference
            |vpiIndex:
            \_operation: , line:54:47, endln:54:51
              |vpiParent:
              \_bit_select: (work@iiravg.difference), line:54:46, endln:54:52
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@iiravg.difference.AW), line:54:47, endln:54:49
                |vpiParent:
                \_operation: , line:54:47, endln:54:51
                |vpiName:AW
                |vpiFullName:work@iiravg.difference.AW
              |vpiOperand:
              \_constant: , line:54:50, endln:54:51
                |vpiParent:
                \_operation: , line:54:47, endln:54:51
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
      |vpiOperand:
      \_part_select: difference (work@iiravg.difference), line:55:5, endln:55:31
        |vpiParent:
        \_operation: , line:54:21, endln:55:33
        |vpiName:difference
        |vpiFullName:work@iiravg.difference
        |vpiDefName:difference
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_operation: , line:55:17, endln:55:21
          |vpiParent:
          \_part_select: difference (work@iiravg.difference), line:55:5, endln:55:31
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@iiravg.difference.AW), line:55:17, endln:55:19
            |vpiParent:
            \_operation: , line:55:17, endln:55:21
            |vpiName:AW
            |vpiFullName:work@iiravg.difference.AW
          |vpiOperand:
          \_constant: , line:55:20, endln:55:21
            |vpiParent:
            \_operation: , line:55:17, endln:55:21
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_ref_obj: (work@iiravg.difference.LGALPHA), line:55:23, endln:55:30
          |vpiParent:
          \_part_select: difference (work@iiravg.difference), line:55:5, endln:55:31
          |vpiName:LGALPHA
          |vpiFullName:work@iiravg.difference.LGALPHA
    |vpiLhs:
    \_ref_obj: (work@iiravg.adjustment), line:54:9, endln:54:19
      |vpiParent:
      \_cont_assign: , line:54:9, endln:55:33
      |vpiName:adjustment
      |vpiFullName:work@iiravg.adjustment
      |vpiActual:
      \_logic_net: (work@iiravg.adjustment), line:50:37, endln:50:47
  |vpiContAssign:
  \_cont_assign: , line:63:9, endln:63:27
    |vpiParent:
    \_module_inst: work@iiravg (work@iiravg), file:${SURELOG_DIR}/third_party/tests/YosysDsp/iiravg.v, line:41:1, endln:65:10
    |vpiRhs:
    \_ref_obj: (work@iiravg.r_average), line:63:18, endln:63:27
      |vpiParent:
      \_cont_assign: , line:63:9, endln:63:27
      |vpiName:r_average
      |vpiFullName:work@iiravg.r_average
      |vpiActual:
      \_logic_net: (work@iiravg.r_average), line:51:17, endln:51:26
    |vpiLhs:
    \_ref_obj: (work@iiravg.o_data), line:63:9, endln:63:15
      |vpiParent:
      \_cont_assign: , line:63:9, endln:63:27
      |vpiName:o_data
      |vpiFullName:work@iiravg.o_data
      |vpiActual:
      \_logic_net: (work@iiravg.o_data), line:41:45, endln:41:51
|uhdmallModules:
\_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@lfsr
  |vpiParameter:
  \_parameter: (work@lfsr.WS), line:47:13, endln:47:15
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |UINT:24
    |vpiTypespec:
    \_ref_typespec: (work@lfsr.WS)
      |vpiParent:
      \_parameter: (work@lfsr.WS), line:47:13, endln:47:15
      |vpiFullName:work@lfsr.WS
      |vpiActual:
      \_int_typespec: , line:47:2, endln:48:9
    |vpiName:WS
    |vpiFullName:work@lfsr.WS
  |vpiParameter:
  \_parameter: (work@lfsr.LN), line:48:5, endln:48:7
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@lfsr.LN)
      |vpiParent:
      \_parameter: (work@lfsr.LN), line:48:5, endln:48:7
      |vpiFullName:work@lfsr.LN
      |vpiActual:
      \_int_typespec: , line:47:2, endln:48:9
    |vpiName:LN
    |vpiFullName:work@lfsr.LN
  |vpiParameter:
  \_parameter: (work@lfsr.TAPS), line:49:23, endln:49:27
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |HEX:2d
    |vpiTypespec:
    \_ref_typespec: (work@lfsr.TAPS)
      |vpiParent:
      \_parameter: (work@lfsr.TAPS), line:49:23, endln:49:27
      |vpiFullName:work@lfsr.TAPS
      |vpiActual:
      \_int_typespec: , line:49:12, endln:49:22
    |vpiName:TAPS
    |vpiFullName:work@lfsr.TAPS
  |vpiParameter:
  \_parameter: (work@lfsr.INITIAL_FILL), line:50:5, endln:50:17
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiTypespec:
    \_ref_typespec: (work@lfsr.INITIAL_FILL)
      |vpiParent:
      \_parameter: (work@lfsr.INITIAL_FILL), line:50:5, endln:50:17
      |vpiFullName:work@lfsr.INITIAL_FILL
      |vpiActual:
      \_int_typespec: , line:49:12, endln:49:22
    |vpiName:INITIAL_FILL
    |vpiFullName:work@lfsr.INITIAL_FILL
  |vpiParamAssign:
  \_param_assign: , line:47:13, endln:47:18
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiRhs:
    \_constant: , line:47:16, endln:47:18
      |vpiParent:
      \_param_assign: , line:47:13, endln:47:18
      |vpiDecompile:24
      |vpiSize:64
      |UINT:24
      |vpiTypespec:
      \_ref_typespec: (work@lfsr)
        |vpiParent:
        \_constant: , line:47:16, endln:47:18
        |vpiFullName:work@lfsr
        |vpiActual:
        \_int_typespec: , line:47:2, endln:48:9
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@lfsr.WS), line:47:13, endln:47:15
  |vpiParamAssign:
  \_param_assign: , line:48:5, endln:48:9
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiRhs:
    \_constant: , line:48:8, endln:48:9
      |vpiParent:
      \_param_assign: , line:48:5, endln:48:9
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@lfsr)
        |vpiParent:
        \_constant: , line:48:8, endln:48:9
        |vpiFullName:work@lfsr
        |vpiActual:
        \_int_typespec: , line:47:2, endln:48:9
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@lfsr.LN), line:48:5, endln:48:7
  |vpiParamAssign:
  \_param_assign: , line:49:23, endln:49:35
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiRhs:
    \_constant: , line:49:30, endln:49:35
      |vpiParent:
      \_param_assign: , line:49:23, endln:49:35
      |vpiDecompile:8'h2d
      |vpiSize:8
      |HEX:2d
      |vpiTypespec:
      \_ref_typespec: (work@lfsr)
        |vpiParent:
        \_constant: , line:49:30, endln:49:35
        |vpiFullName:work@lfsr
        |vpiActual:
        \_int_typespec: , line:49:12, endln:49:22
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@lfsr.TAPS), line:49:23, endln:49:27
  |vpiParamAssign:
  \_param_assign: , line:50:5, endln:50:45
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiRhs:
    \_operation: , line:50:20, endln:50:45
      |vpiParent:
      \_param_assign: , line:50:5, endln:50:45
      |vpiOpType:33
      |vpiOperand:
      \_operation: , line:50:22, endln:50:37
        |vpiParent:
        \_operation: , line:50:20, endln:50:45
        |vpiOpType:34
        |vpiOperand:
        \_operation: , line:50:25, endln:50:29
          |vpiParent:
          \_operation: , line:50:22, endln:50:37
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@lfsr.LN), line:50:25, endln:50:27
            |vpiParent:
            \_operation: , line:50:25, endln:50:29
            |vpiName:LN
            |vpiFullName:work@lfsr.LN
          |vpiOperand:
          \_constant: , line:50:28, endln:50:29
            |vpiParent:
            \_operation: , line:50:25, endln:50:29
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiOperand:
        \_operation: , line:50:30, endln:50:36
          |vpiParent:
          \_operation: , line:50:22, endln:50:37
          |vpiOpType:33
          |vpiOperand:
          \_constant: , line:50:31, endln:50:35
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
      |vpiOperand:
      \_constant: , line:50:39, endln:50:43
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@lfsr.INITIAL_FILL), line:50:5, endln:50:17
  |vpiDefName:work@lfsr
  |vpiNet:
  \_logic_net: (work@lfsr.sreg), line:55:20, endln:55:24
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiTypespec:
    \_ref_typespec: (work@lfsr.sreg)
      |vpiParent:
      \_logic_net: (work@lfsr.sreg), line:55:20, endln:55:24
      |vpiFullName:work@lfsr.sreg
      |vpiActual:
      \_logic_typespec: , line:55:2, endln:55:19
    |vpiName:sreg
    |vpiFullName:work@lfsr.sreg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@lfsr.tapv), line:70:18, endln:70:22
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiTypespec:
    \_ref_typespec: (work@lfsr.tapv)
      |vpiParent:
      \_logic_net: (work@lfsr.tapv), line:70:18, endln:70:22
      |vpiFullName:work@lfsr.tapv
      |vpiActual:
      \_logic_typespec: , line:70:2, endln:70:33
    |vpiName:tapv
    |vpiFullName:work@lfsr.tapv
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@lfsr.reset_value), line:96:21, endln:96:32
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiTypespec:
    \_ref_typespec: (work@lfsr.reset_value)
      |vpiParent:
      \_logic_net: (work@lfsr.reset_value), line:96:21, endln:96:32
      |vpiFullName:work@lfsr.reset_value
      |vpiActual:
      \_logic_typespec: , line:96:2, endln:96:20
    |vpiName:reset_value
    |vpiFullName:work@lfsr.reset_value
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@lfsr.i_clk), line:46:13, endln:46:18
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiName:i_clk
    |vpiFullName:work@lfsr.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@lfsr.i_reset), line:46:20, endln:46:27
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiName:i_reset
    |vpiFullName:work@lfsr.i_reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@lfsr.i_ce), line:46:29, endln:46:33
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiName:i_ce
    |vpiFullName:work@lfsr.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@lfsr.o_word), line:46:35, endln:46:41
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiName:o_word
    |vpiFullName:work@lfsr.o_word
    |vpiNetType:1
  |vpiPort:
  \_port: (i_clk), line:46:13, endln:46:18
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@lfsr.i_clk.i_clk), line:46:13, endln:46:18
      |vpiParent:
      \_port: (i_clk), line:46:13, endln:46:18
      |vpiName:i_clk
      |vpiFullName:work@lfsr.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@lfsr.i_clk), line:46:13, endln:46:18
    |vpiTypedef:
    \_ref_typespec: (work@lfsr.i_clk)
      |vpiParent:
      \_port: (i_clk), line:46:13, endln:46:18
      |vpiFullName:work@lfsr.i_clk
      |vpiActual:
      \_logic_typespec: , line:52:8, endln:52:12
  |vpiPort:
  \_port: (i_reset), line:46:20, endln:46:27
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiName:i_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@lfsr.i_reset.i_reset), line:46:20, endln:46:27
      |vpiParent:
      \_port: (i_reset), line:46:20, endln:46:27
      |vpiName:i_reset
      |vpiFullName:work@lfsr.i_reset.i_reset
      |vpiActual:
      \_logic_net: (work@lfsr.i_reset), line:46:20, endln:46:27
    |vpiTypedef:
    \_ref_typespec: (work@lfsr.i_reset)
      |vpiParent:
      \_port: (i_reset), line:46:20, endln:46:27
      |vpiFullName:work@lfsr.i_reset
      |vpiActual:
      \_logic_typespec: , line:52:8, endln:52:12
  |vpiPort:
  \_port: (i_ce), line:46:29, endln:46:33
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@lfsr.i_ce.i_ce), line:46:29, endln:46:33
      |vpiParent:
      \_port: (i_ce), line:46:29, endln:46:33
      |vpiName:i_ce
      |vpiFullName:work@lfsr.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@lfsr.i_ce), line:46:29, endln:46:33
    |vpiTypedef:
    \_ref_typespec: (work@lfsr.i_ce)
      |vpiParent:
      \_port: (i_ce), line:46:29, endln:46:33
      |vpiFullName:work@lfsr.i_ce
      |vpiActual:
      \_logic_typespec: , line:52:8, endln:52:12
  |vpiPort:
  \_port: (o_word), line:46:35, endln:46:41
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiName:o_word
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@lfsr.o_word.o_word), line:46:35, endln:46:41
      |vpiParent:
      \_port: (o_word), line:46:35, endln:46:41
      |vpiName:o_word
      |vpiFullName:work@lfsr.o_word.o_word
      |vpiActual:
      \_logic_net: (work@lfsr.o_word), line:46:35, endln:46:41
    |vpiTypedef:
    \_ref_typespec: (work@lfsr.o_word)
      |vpiParent:
      \_port: (o_word), line:46:35, endln:46:41
      |vpiFullName:work@lfsr.o_word
      |vpiActual:
      \_logic_typespec: , line:53:9, endln:53:24
  |vpiProcess:
  \_initial: , line:111:2, endln:111:36
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiStmt:
    \_assignment: , line:111:10, endln:111:35
      |vpiParent:
      \_initial: , line:111:2, endln:111:36
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_operation: , line:111:18, endln:111:34
        |vpiParent:
        \_assignment: , line:111:10, endln:111:35
        |vpiOpType:22
        |vpiOperand:
        \_ref_obj: (work@lfsr.INITIAL_FILL), line:111:18, endln:111:30
          |vpiParent:
          \_operation: , line:111:18, endln:111:34
          |vpiName:INITIAL_FILL
          |vpiFullName:work@lfsr.INITIAL_FILL
        |vpiOperand:
        \_ref_obj: (work@lfsr.WS), line:111:32, endln:111:34
          |vpiParent:
          \_operation: , line:111:18, endln:111:34
          |vpiName:WS
          |vpiFullName:work@lfsr.WS
      |vpiLhs:
      \_ref_obj: (work@lfsr.sreg), line:111:10, endln:111:14
        |vpiParent:
        \_assignment: , line:111:10, endln:111:35
        |vpiName:sreg
        |vpiFullName:work@lfsr.sreg
        |vpiActual:
        \_logic_net: (work@lfsr.sreg), line:55:20, endln:55:24
  |vpiProcess:
  \_always: , line:113:2, endln:117:41
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiStmt:
    \_event_control: , line:113:9, endln:113:25
      |vpiParent:
      \_always: , line:113:2, endln:117:41
      |vpiCondition:
      \_operation: , line:113:11, endln:113:24
        |vpiParent:
        \_event_control: , line:113:9, endln:113:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@lfsr.i_clk), line:113:19, endln:113:24
          |vpiParent:
          \_operation: , line:113:11, endln:113:24
          |vpiName:i_clk
          |vpiFullName:work@lfsr.i_clk
          |vpiActual:
          \_logic_net: (work@lfsr.i_clk), line:46:13, endln:46:18
      |vpiStmt:
      \_if_else: , line:114:3, endln:117:41
        |vpiParent:
        \_event_control: , line:113:9, endln:113:25
        |vpiCondition:
        \_ref_obj: (work@lfsr.i_reset), line:114:7, endln:114:14
          |vpiParent:
          \_event_control: , line:113:9, endln:113:25
          |vpiName:i_reset
          |vpiFullName:work@lfsr.i_reset
          |vpiActual:
          \_logic_net: (work@lfsr.i_reset), line:46:20, endln:46:27
        |vpiStmt:
        \_assignment: , line:115:4, endln:115:43
          |vpiParent:
          \_if_else: , line:114:3, endln:117:41
          |vpiOpType:82
          |vpiRhs:
          \_part_select: reset_value (work@lfsr.reset_value), line:115:22, endln:115:43
            |vpiParent:
            \_assignment: , line:115:4, endln:115:43
            |vpiName:reset_value
            |vpiFullName:work@lfsr.reset_value
            |vpiDefName:reset_value
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_operation: , line:115:35, endln:115:39
              |vpiParent:
              \_part_select: reset_value (work@lfsr.reset_value), line:115:22, endln:115:43
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@lfsr.reset_value.LN), line:115:35, endln:115:37
                |vpiParent:
                \_operation: , line:115:35, endln:115:39
                |vpiName:LN
                |vpiFullName:work@lfsr.reset_value.LN
              |vpiOperand:
              \_constant: , line:115:38, endln:115:39
                |vpiParent:
                \_operation: , line:115:35, endln:115:39
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:115:41, endln:115:42
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiLhs:
          \_part_select: sreg (work@lfsr.sreg), line:115:4, endln:115:18
            |vpiParent:
            \_assignment: , line:115:4, endln:115:43
            |vpiName:sreg
            |vpiFullName:work@lfsr.sreg
            |vpiDefName:sreg
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_operation: , line:115:10, endln:115:14
              |vpiParent:
              \_part_select: sreg (work@lfsr.sreg), line:115:4, endln:115:18
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@lfsr.sreg.LN), line:115:10, endln:115:12
                |vpiParent:
                \_operation: , line:115:10, endln:115:14
                |vpiName:LN
                |vpiFullName:work@lfsr.sreg.LN
              |vpiOperand:
              \_constant: , line:115:13, endln:115:14
                |vpiParent:
                \_operation: , line:115:10, endln:115:14
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:115:16, endln:115:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiElseStmt:
        \_if_stmt: , line:116:8, endln:117:41
          |vpiParent:
          \_if_else: , line:114:3, endln:117:41
          |vpiCondition:
          \_ref_obj: (work@lfsr.i_ce), line:116:12, endln:116:16
            |vpiParent:
            \_if_else: , line:114:3, endln:117:41
            |vpiName:i_ce
            |vpiFullName:work@lfsr.i_ce
            |vpiActual:
            \_logic_net: (work@lfsr.i_ce), line:46:29, endln:46:33
          |vpiStmt:
          \_assignment: , line:117:4, endln:117:40
            |vpiParent:
            \_if_stmt: , line:116:8, endln:117:41
            |vpiOpType:82
            |vpiRhs:
            \_part_select: sreg (work@lfsr.sreg), line:117:22, endln:117:40
              |vpiParent:
              \_assignment: , line:117:4, endln:117:40
              |vpiName:sreg
              |vpiFullName:work@lfsr.sreg
              |vpiDefName:sreg
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_operation: , line:117:28, endln:117:35
                |vpiParent:
                \_part_select: sreg (work@lfsr.sreg), line:117:22, endln:117:40
                |vpiOpType:11
                |vpiOperand:
                \_operation: , line:117:28, endln:117:33
                  |vpiParent:
                  \_operation: , line:117:28, endln:117:35
                  |vpiOpType:24
                  |vpiOperand:
                  \_ref_obj: (work@lfsr.sreg.LN), line:117:28, endln:117:30
                    |vpiParent:
                    \_operation: , line:117:28, endln:117:33
                    |vpiName:LN
                    |vpiFullName:work@lfsr.sreg.LN
                  |vpiOperand:
                  \_ref_obj: (work@lfsr.sreg.WS), line:117:31, endln:117:33
                    |vpiParent:
                    \_operation: , line:117:28, endln:117:33
                    |vpiName:WS
                    |vpiFullName:work@lfsr.sreg.WS
                |vpiOperand:
                \_constant: , line:117:34, endln:117:35
                  |vpiParent:
                  \_operation: , line:117:28, endln:117:35
                  |vpiDecompile:2
                  |vpiSize:64
                  |UINT:2
                  |vpiConstType:9
              |vpiRightRange:
              \_ref_obj: (work@lfsr.sreg.WS), line:117:37, endln:117:39
                |vpiParent:
                \_part_select: sreg (work@lfsr.sreg), line:117:22, endln:117:40
                |vpiName:WS
                |vpiFullName:work@lfsr.sreg.WS
            |vpiLhs:
            \_part_select: sreg (work@lfsr.sreg), line:117:4, endln:117:18
              |vpiParent:
              \_assignment: , line:117:4, endln:117:40
              |vpiName:sreg
              |vpiFullName:work@lfsr.sreg
              |vpiDefName:sreg
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_operation: , line:117:10, endln:117:14
                |vpiParent:
                \_part_select: sreg (work@lfsr.sreg), line:117:4, endln:117:18
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@lfsr.sreg.LN), line:117:10, endln:117:12
                  |vpiParent:
                  \_operation: , line:117:10, endln:117:14
                  |vpiName:LN
                  |vpiFullName:work@lfsr.sreg.LN
                |vpiOperand:
                \_constant: , line:117:13, endln:117:14
                  |vpiParent:
                  \_operation: , line:117:10, endln:117:14
                  |vpiDecompile:2
                  |vpiSize:64
                  |UINT:2
                  |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:117:16, endln:117:17
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:71:9, endln:71:23
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiRhs:
    \_ref_obj: (work@lfsr.TAPS), line:71:19, endln:71:23
      |vpiParent:
      \_cont_assign: , line:71:9, endln:71:23
      |vpiName:TAPS
      |vpiFullName:work@lfsr.TAPS
    |vpiLhs:
    \_bit_select: (work@lfsr.tapv), line:71:9, endln:71:16
      |vpiParent:
      \_cont_assign: , line:71:9, endln:71:23
      |vpiName:tapv
      |vpiFullName:work@lfsr.tapv
      |vpiIndex:
      \_constant: , line:71:14, endln:71:15
        |vpiParent:
        \_bit_select: (work@lfsr.tapv), line:71:9, endln:71:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:97:9, endln:97:45
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiRhs:
    \_ref_obj: (work@lfsr.INITIAL_FILL), line:97:33, endln:97:45
      |vpiParent:
      \_cont_assign: , line:97:9, endln:97:45
      |vpiName:INITIAL_FILL
      |vpiFullName:work@lfsr.INITIAL_FILL
    |vpiLhs:
    \_part_select: reset_value (work@lfsr.reset_value), line:97:9, endln:97:30
      |vpiParent:
      \_cont_assign: , line:97:9, endln:97:45
      |vpiName:reset_value
      |vpiFullName:work@lfsr.reset_value
      |vpiDefName:reset_value
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_operation: , line:97:22, endln:97:26
        |vpiParent:
        \_part_select: reset_value (work@lfsr.reset_value), line:97:9, endln:97:30
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@lfsr.reset_value.LN), line:97:22, endln:97:24
          |vpiParent:
          \_operation: , line:97:22, endln:97:26
          |vpiName:LN
          |vpiFullName:work@lfsr.reset_value.LN
        |vpiOperand:
        \_constant: , line:97:25, endln:97:26
          |vpiParent:
          \_operation: , line:97:22, endln:97:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:97:28, endln:97:29
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:133:9, endln:133:32
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiRhs:
    \_part_select: sreg (work@lfsr.sreg), line:133:18, endln:133:32
      |vpiParent:
      \_cont_assign: , line:133:9, endln:133:32
      |vpiName:sreg
      |vpiFullName:work@lfsr.sreg
      |vpiDefName:sreg
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_operation: , line:133:24, endln:133:28
        |vpiParent:
        \_part_select: sreg (work@lfsr.sreg), line:133:18, endln:133:32
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@lfsr.sreg.WS), line:133:24, endln:133:26
          |vpiParent:
          \_operation: , line:133:24, endln:133:28
          |vpiName:WS
          |vpiFullName:work@lfsr.sreg.WS
        |vpiOperand:
        \_constant: , line:133:27, endln:133:28
          |vpiParent:
          \_operation: , line:133:24, endln:133:28
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:133:30, endln:133:31
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@lfsr.o_word), line:133:9, endln:133:15
      |vpiParent:
      \_cont_assign: , line:133:9, endln:133:32
      |vpiName:o_word
      |vpiFullName:work@lfsr.o_word
      |vpiActual:
      \_logic_net: (work@lfsr.o_word), line:46:35, endln:46:41
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiStmt:
    \_begin: (work@lfsr)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@lfsr
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiStmt:
    \_begin: (work@lfsr)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@lfsr
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@lfsr (work@lfsr), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr.v, line:46:1, endln:184:10
    |vpiStmt:
    \_begin: (work@lfsr)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@lfsr
|uhdmallModules:
\_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@lfsr_fib
  |vpiParameter:
  \_parameter: (work@lfsr_fib.LN), line:42:13, endln:42:15
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@lfsr_fib.LN)
      |vpiParent:
      \_parameter: (work@lfsr_fib.LN), line:42:13, endln:42:15
      |vpiFullName:work@lfsr_fib.LN
      |vpiActual:
      \_int_typespec: , line:42:2, endln:42:17
    |vpiName:LN
    |vpiFullName:work@lfsr_fib.LN
  |vpiParameter:
  \_parameter: (work@lfsr_fib.TAPS), line:43:23, endln:43:27
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |HEX:2d
    |vpiTypespec:
    \_ref_typespec: (work@lfsr_fib.TAPS)
      |vpiParent:
      \_parameter: (work@lfsr_fib.TAPS), line:43:23, endln:43:27
      |vpiFullName:work@lfsr_fib.TAPS
      |vpiActual:
      \_int_typespec: , line:43:12, endln:43:22
    |vpiName:TAPS
    |vpiFullName:work@lfsr_fib.TAPS
  |vpiParameter:
  \_parameter: (work@lfsr_fib.INITIAL_FILL), line:44:5, endln:44:17
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiTypespec:
    \_ref_typespec: (work@lfsr_fib.INITIAL_FILL)
      |vpiParent:
      \_parameter: (work@lfsr_fib.INITIAL_FILL), line:44:5, endln:44:17
      |vpiFullName:work@lfsr_fib.INITIAL_FILL
      |vpiActual:
      \_int_typespec: , line:43:12, endln:43:22
    |vpiName:INITIAL_FILL
    |vpiFullName:work@lfsr_fib.INITIAL_FILL
  |vpiParamAssign:
  \_param_assign: , line:42:13, endln:42:17
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiRhs:
    \_constant: , line:42:16, endln:42:17
      |vpiParent:
      \_param_assign: , line:42:13, endln:42:17
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@lfsr_fib)
        |vpiParent:
        \_constant: , line:42:16, endln:42:17
        |vpiFullName:work@lfsr_fib
        |vpiActual:
        \_int_typespec: , line:42:2, endln:42:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@lfsr_fib.LN), line:42:13, endln:42:15
  |vpiParamAssign:
  \_param_assign: , line:43:23, endln:43:35
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiRhs:
    \_constant: , line:43:30, endln:43:35
      |vpiParent:
      \_param_assign: , line:43:23, endln:43:35
      |vpiDecompile:8'h2d
      |vpiSize:8
      |HEX:2d
      |vpiTypespec:
      \_ref_typespec: (work@lfsr_fib)
        |vpiParent:
        \_constant: , line:43:30, endln:43:35
        |vpiFullName:work@lfsr_fib
        |vpiActual:
        \_int_typespec: , line:43:12, endln:43:22
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@lfsr_fib.TAPS), line:43:23, endln:43:27
  |vpiParamAssign:
  \_param_assign: , line:44:5, endln:44:45
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiRhs:
    \_operation: , line:44:20, endln:44:45
      |vpiParent:
      \_param_assign: , line:44:5, endln:44:45
      |vpiOpType:33
      |vpiOperand:
      \_operation: , line:44:22, endln:44:37
        |vpiParent:
        \_operation: , line:44:20, endln:44:45
        |vpiOpType:34
        |vpiOperand:
        \_operation: , line:44:25, endln:44:29
          |vpiParent:
          \_operation: , line:44:22, endln:44:37
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@lfsr_fib.LN), line:44:25, endln:44:27
            |vpiParent:
            \_operation: , line:44:25, endln:44:29
            |vpiName:LN
            |vpiFullName:work@lfsr_fib.LN
          |vpiOperand:
          \_constant: , line:44:28, endln:44:29
            |vpiParent:
            \_operation: , line:44:25, endln:44:29
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiOperand:
        \_operation: , line:44:30, endln:44:36
          |vpiParent:
          \_operation: , line:44:22, endln:44:37
          |vpiOpType:33
          |vpiOperand:
          \_constant: , line:44:31, endln:44:35
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
      |vpiOperand:
      \_constant: , line:44:39, endln:44:43
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@lfsr_fib.INITIAL_FILL), line:44:5, endln:44:17
  |vpiDefName:work@lfsr_fib
  |vpiNet:
  \_logic_net: (work@lfsr_fib.sreg), line:49:17, endln:49:21
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiTypespec:
    \_ref_typespec: (work@lfsr_fib.sreg)
      |vpiParent:
      \_logic_net: (work@lfsr_fib.sreg), line:49:17, endln:49:21
      |vpiFullName:work@lfsr_fib.sreg
      |vpiActual:
      \_logic_typespec: , line:49:2, endln:49:16
    |vpiName:sreg
    |vpiFullName:work@lfsr_fib.sreg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@lfsr_fib.i_clk), line:41:17, endln:41:22
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiName:i_clk
    |vpiFullName:work@lfsr_fib.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@lfsr_fib.i_reset), line:41:24, endln:41:31
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiName:i_reset
    |vpiFullName:work@lfsr_fib.i_reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@lfsr_fib.i_ce), line:41:33, endln:41:37
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiName:i_ce
    |vpiFullName:work@lfsr_fib.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@lfsr_fib.i_in), line:41:39, endln:41:43
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiName:i_in
    |vpiFullName:work@lfsr_fib.i_in
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@lfsr_fib.o_bit), line:41:45, endln:41:50
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiName:o_bit
    |vpiFullName:work@lfsr_fib.o_bit
    |vpiNetType:1
  |vpiPort:
  \_port: (i_clk), line:41:17, endln:41:22
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@lfsr_fib.i_clk.i_clk), line:41:17, endln:41:22
      |vpiParent:
      \_port: (i_clk), line:41:17, endln:41:22
      |vpiName:i_clk
      |vpiFullName:work@lfsr_fib.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@lfsr_fib.i_clk), line:41:17, endln:41:22
    |vpiTypedef:
    \_ref_typespec: (work@lfsr_fib.i_clk)
      |vpiParent:
      \_port: (i_clk), line:41:17, endln:41:22
      |vpiFullName:work@lfsr_fib.i_clk
      |vpiActual:
      \_logic_typespec: , line:46:8, endln:46:12
  |vpiPort:
  \_port: (i_reset), line:41:24, endln:41:31
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiName:i_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@lfsr_fib.i_reset.i_reset), line:41:24, endln:41:31
      |vpiParent:
      \_port: (i_reset), line:41:24, endln:41:31
      |vpiName:i_reset
      |vpiFullName:work@lfsr_fib.i_reset.i_reset
      |vpiActual:
      \_logic_net: (work@lfsr_fib.i_reset), line:41:24, endln:41:31
    |vpiTypedef:
    \_ref_typespec: (work@lfsr_fib.i_reset)
      |vpiParent:
      \_port: (i_reset), line:41:24, endln:41:31
      |vpiFullName:work@lfsr_fib.i_reset
      |vpiActual:
      \_logic_typespec: , line:46:8, endln:46:12
  |vpiPort:
  \_port: (i_ce), line:41:33, endln:41:37
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@lfsr_fib.i_ce.i_ce), line:41:33, endln:41:37
      |vpiParent:
      \_port: (i_ce), line:41:33, endln:41:37
      |vpiName:i_ce
      |vpiFullName:work@lfsr_fib.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@lfsr_fib.i_ce), line:41:33, endln:41:37
    |vpiTypedef:
    \_ref_typespec: (work@lfsr_fib.i_ce)
      |vpiParent:
      \_port: (i_ce), line:41:33, endln:41:37
      |vpiFullName:work@lfsr_fib.i_ce
      |vpiActual:
      \_logic_typespec: , line:46:8, endln:46:12
  |vpiPort:
  \_port: (i_in), line:41:39, endln:41:43
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiName:i_in
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@lfsr_fib.i_in.i_in), line:41:39, endln:41:43
      |vpiParent:
      \_port: (i_in), line:41:39, endln:41:43
      |vpiName:i_in
      |vpiFullName:work@lfsr_fib.i_in.i_in
      |vpiActual:
      \_logic_net: (work@lfsr_fib.i_in), line:41:39, endln:41:43
    |vpiTypedef:
    \_ref_typespec: (work@lfsr_fib.i_in)
      |vpiParent:
      \_port: (i_in), line:41:39, endln:41:43
      |vpiFullName:work@lfsr_fib.i_in
      |vpiActual:
      \_logic_typespec: , line:46:8, endln:46:12
  |vpiPort:
  \_port: (o_bit), line:41:45, endln:41:50
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiName:o_bit
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@lfsr_fib.o_bit.o_bit), line:41:45, endln:41:50
      |vpiParent:
      \_port: (o_bit), line:41:45, endln:41:50
      |vpiName:o_bit
      |vpiFullName:work@lfsr_fib.o_bit.o_bit
      |vpiActual:
      \_logic_net: (work@lfsr_fib.o_bit), line:41:45, endln:41:50
    |vpiTypedef:
    \_ref_typespec: (work@lfsr_fib.o_bit)
      |vpiParent:
      \_port: (o_bit), line:41:45, endln:41:50
      |vpiFullName:work@lfsr_fib.o_bit
      |vpiActual:
      \_logic_typespec: , line:47:9, endln:47:13
  |vpiProcess:
  \_initial: , line:51:2, endln:51:30
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiStmt:
    \_assignment: , line:51:10, endln:51:29
      |vpiParent:
      \_initial: , line:51:2, endln:51:30
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_ref_obj: (work@lfsr_fib.INITIAL_FILL), line:51:17, endln:51:29
        |vpiParent:
        \_assignment: , line:51:10, endln:51:29
        |vpiName:INITIAL_FILL
        |vpiFullName:work@lfsr_fib.INITIAL_FILL
      |vpiLhs:
      \_ref_obj: (work@lfsr_fib.sreg), line:51:10, endln:51:14
        |vpiParent:
        \_assignment: , line:51:10, endln:51:29
        |vpiName:sreg
        |vpiFullName:work@lfsr_fib.sreg
        |vpiActual:
        \_logic_net: (work@lfsr_fib.sreg), line:49:17, endln:49:21
  |vpiProcess:
  \_always: , line:52:2, endln:60:6
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiStmt:
    \_event_control: , line:52:9, endln:52:25
      |vpiParent:
      \_always: , line:52:2, endln:60:6
      |vpiCondition:
      \_operation: , line:52:11, endln:52:24
        |vpiParent:
        \_event_control: , line:52:9, endln:52:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@lfsr_fib.i_clk), line:52:19, endln:52:24
          |vpiParent:
          \_operation: , line:52:11, endln:52:24
          |vpiName:i_clk
          |vpiFullName:work@lfsr_fib.i_clk
          |vpiActual:
          \_logic_net: (work@lfsr_fib.i_clk), line:41:17, endln:41:22
      |vpiStmt:
      \_if_else: , line:53:3, endln:60:6
        |vpiParent:
        \_event_control: , line:52:9, endln:52:25
        |vpiCondition:
        \_ref_obj: (work@lfsr_fib.i_reset), line:53:7, endln:53:14
          |vpiParent:
          \_event_control: , line:52:9, endln:52:25
          |vpiName:i_reset
          |vpiFullName:work@lfsr_fib.i_reset
          |vpiActual:
          \_logic_net: (work@lfsr_fib.i_reset), line:41:24, endln:41:31
        |vpiStmt:
        \_begin: (work@lfsr_fib), line:54:3, endln:56:6
          |vpiParent:
          \_if_else: , line:53:3, endln:60:6
          |vpiFullName:work@lfsr_fib
          |vpiStmt:
          \_assignment: , line:55:4, endln:55:24
            |vpiParent:
            \_begin: (work@lfsr_fib), line:54:3, endln:56:6
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@lfsr_fib.INITIAL_FILL), line:55:12, endln:55:24
              |vpiParent:
              \_assignment: , line:55:4, endln:55:24
              |vpiName:INITIAL_FILL
              |vpiFullName:work@lfsr_fib.INITIAL_FILL
            |vpiLhs:
            \_ref_obj: (work@lfsr_fib.sreg), line:55:4, endln:55:8
              |vpiParent:
              \_assignment: , line:55:4, endln:55:24
              |vpiName:sreg
              |vpiFullName:work@lfsr_fib.sreg
              |vpiActual:
              \_logic_net: (work@lfsr_fib.sreg), line:49:17, endln:49:21
        |vpiElseStmt:
        \_if_stmt: , line:56:12, endln:60:6
          |vpiParent:
          \_if_else: , line:53:3, endln:60:6
          |vpiCondition:
          \_ref_obj: (work@lfsr_fib.i_ce), line:56:16, endln:56:20
            |vpiParent:
            \_if_else: , line:53:3, endln:60:6
            |vpiName:i_ce
            |vpiFullName:work@lfsr_fib.i_ce
            |vpiActual:
            \_logic_net: (work@lfsr_fib.i_ce), line:41:33, endln:41:37
          |vpiStmt:
          \_begin: (work@lfsr_fib), line:57:3, endln:60:6
            |vpiParent:
            \_if_stmt: , line:56:12, endln:60:6
            |vpiFullName:work@lfsr_fib
            |vpiStmt:
            \_assignment: , line:58:4, endln:58:36
              |vpiParent:
              \_begin: (work@lfsr_fib), line:57:3, endln:60:6
              |vpiOpType:82
              |vpiRhs:
              \_part_select: sreg (work@lfsr_fib.sreg), line:58:22, endln:58:36
                |vpiParent:
                \_assignment: , line:58:4, endln:58:36
                |vpiName:sreg
                |vpiFullName:work@lfsr_fib.sreg
                |vpiDefName:sreg
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_operation: , line:58:28, endln:58:32
                  |vpiParent:
                  \_part_select: sreg (work@lfsr_fib.sreg), line:58:22, endln:58:36
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@lfsr_fib.sreg.LN), line:58:28, endln:58:30
                    |vpiParent:
                    \_operation: , line:58:28, endln:58:32
                    |vpiName:LN
                    |vpiFullName:work@lfsr_fib.sreg.LN
                  |vpiOperand:
                  \_constant: , line:58:31, endln:58:32
                    |vpiParent:
                    \_operation: , line:58:28, endln:58:32
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:58:34, endln:58:35
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_part_select: sreg (work@lfsr_fib.sreg), line:58:4, endln:58:18
                |vpiParent:
                \_assignment: , line:58:4, endln:58:36
                |vpiName:sreg
                |vpiFullName:work@lfsr_fib.sreg
                |vpiDefName:sreg
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_operation: , line:58:10, endln:58:14
                  |vpiParent:
                  \_part_select: sreg (work@lfsr_fib.sreg), line:58:4, endln:58:18
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@lfsr_fib.sreg.LN), line:58:10, endln:58:12
                    |vpiParent:
                    \_operation: , line:58:10, endln:58:14
                    |vpiName:LN
                    |vpiFullName:work@lfsr_fib.sreg.LN
                  |vpiOperand:
                  \_constant: , line:58:13, endln:58:14
                    |vpiParent:
                    \_operation: , line:58:10, endln:58:14
                    |vpiDecompile:2
                    |vpiSize:64
                    |UINT:2
                    |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:58:16, endln:58:17
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiStmt:
            \_assignment: , line:59:4, endln:59:43
              |vpiParent:
              \_begin: (work@lfsr_fib), line:57:3, endln:60:6
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:59:20, endln:59:43
                |vpiParent:
                \_assignment: , line:59:4, endln:59:43
                |vpiOpType:30
                |vpiOperand:
                \_operation: , line:59:21, endln:59:35
                  |vpiParent:
                  \_operation: , line:59:20, endln:59:43
                  |vpiOpType:9
                  |vpiOperand:
                  \_operation: , line:59:23, endln:59:34
                    |vpiParent:
                    \_operation: , line:59:21, endln:59:35
                    |vpiOpType:28
                    |vpiOperand:
                    \_ref_obj: (work@lfsr_fib.sreg), line:59:23, endln:59:27
                      |vpiParent:
                      \_operation: , line:59:23, endln:59:34
                      |vpiName:sreg
                      |vpiFullName:work@lfsr_fib.sreg
                      |vpiActual:
                      \_part_select: sreg (work@lfsr_fib.sreg), line:58:4, endln:58:18
                    |vpiOperand:
                    \_ref_obj: (work@lfsr_fib.TAPS), line:59:30, endln:59:34
                      |vpiParent:
                      \_operation: , line:59:23, endln:59:34
                      |vpiName:TAPS
                      |vpiFullName:work@lfsr_fib.TAPS
                |vpiOperand:
                \_ref_obj: (work@lfsr_fib.i_in), line:59:39, endln:59:43
                  |vpiParent:
                  \_operation: , line:59:20, endln:59:43
                  |vpiName:i_in
                  |vpiFullName:work@lfsr_fib.i_in
                  |vpiActual:
                  \_logic_net: (work@lfsr_fib.i_in), line:41:39, endln:41:43
              |vpiLhs:
              \_bit_select: (work@lfsr_fib.sreg), line:59:4, endln:59:16
                |vpiParent:
                \_assignment: , line:59:4, endln:59:43
                |vpiName:sreg
                |vpiFullName:work@lfsr_fib.sreg
                |vpiIndex:
                \_operation: , line:59:10, endln:59:14
                  |vpiParent:
                  \_bit_select: (work@lfsr_fib.sreg), line:59:4, endln:59:16
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@lfsr_fib.sreg.LN), line:59:10, endln:59:12
                    |vpiParent:
                    \_operation: , line:59:10, endln:59:14
                    |vpiName:LN
                    |vpiFullName:work@lfsr_fib.sreg.LN
                  |vpiOperand:
                  \_constant: , line:59:13, endln:59:14
                    |vpiParent:
                    \_operation: , line:59:10, endln:59:14
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:62:9, endln:62:24
    |vpiParent:
    \_module_inst: work@lfsr_fib (work@lfsr_fib), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_fib.v, line:41:1, endln:64:10
    |vpiRhs:
    \_bit_select: (work@lfsr_fib.sreg), line:62:22, endln:62:23
      |vpiParent:
      \_cont_assign: , line:62:9, endln:62:24
      |vpiName:sreg
      |vpiFullName:work@lfsr_fib.sreg
      |vpiIndex:
      \_constant: , line:62:22, endln:62:23
        |vpiParent:
        \_bit_select: (work@lfsr_fib.sreg), line:62:22, endln:62:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@lfsr_fib.o_bit), line:62:9, endln:62:14
      |vpiParent:
      \_cont_assign: , line:62:9, endln:62:24
      |vpiName:o_bit
      |vpiFullName:work@lfsr_fib.o_bit
      |vpiActual:
      \_logic_net: (work@lfsr_fib.o_bit), line:41:45, endln:41:50
|uhdmallModules:
\_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@lfsr_gal
  |vpiParameter:
  \_parameter: (work@lfsr_gal.LN), line:42:13, endln:42:15
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@lfsr_gal.LN)
      |vpiParent:
      \_parameter: (work@lfsr_gal.LN), line:42:13, endln:42:15
      |vpiFullName:work@lfsr_gal.LN
      |vpiActual:
      \_int_typespec: , line:42:2, endln:42:17
    |vpiName:LN
    |vpiFullName:work@lfsr_gal.LN
  |vpiParameter:
  \_parameter: (work@lfsr_gal.TAPS), line:43:23, endln:43:27
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |HEX:b4
    |vpiTypespec:
    \_ref_typespec: (work@lfsr_gal.TAPS)
      |vpiParent:
      \_parameter: (work@lfsr_gal.TAPS), line:43:23, endln:43:27
      |vpiFullName:work@lfsr_gal.TAPS
      |vpiActual:
      \_int_typespec: , line:43:12, endln:43:22
    |vpiName:TAPS
    |vpiFullName:work@lfsr_gal.TAPS
  |vpiParameter:
  \_parameter: (work@lfsr_gal.INITIAL_FILL), line:44:5, endln:44:17
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiTypespec:
    \_ref_typespec: (work@lfsr_gal.INITIAL_FILL)
      |vpiParent:
      \_parameter: (work@lfsr_gal.INITIAL_FILL), line:44:5, endln:44:17
      |vpiFullName:work@lfsr_gal.INITIAL_FILL
      |vpiActual:
      \_int_typespec: , line:43:12, endln:43:22
    |vpiName:INITIAL_FILL
    |vpiFullName:work@lfsr_gal.INITIAL_FILL
  |vpiParamAssign:
  \_param_assign: , line:42:13, endln:42:17
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiRhs:
    \_constant: , line:42:16, endln:42:17
      |vpiParent:
      \_param_assign: , line:42:13, endln:42:17
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@lfsr_gal)
        |vpiParent:
        \_constant: , line:42:16, endln:42:17
        |vpiFullName:work@lfsr_gal
        |vpiActual:
        \_int_typespec: , line:42:2, endln:42:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@lfsr_gal.LN), line:42:13, endln:42:15
  |vpiParamAssign:
  \_param_assign: , line:43:23, endln:43:35
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiRhs:
    \_constant: , line:43:30, endln:43:35
      |vpiParent:
      \_param_assign: , line:43:23, endln:43:35
      |vpiDecompile:8'hb4
      |vpiSize:8
      |HEX:b4
      |vpiTypespec:
      \_ref_typespec: (work@lfsr_gal)
        |vpiParent:
        \_constant: , line:43:30, endln:43:35
        |vpiFullName:work@lfsr_gal
        |vpiActual:
        \_int_typespec: , line:43:12, endln:43:22
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@lfsr_gal.TAPS), line:43:23, endln:43:27
  |vpiParamAssign:
  \_param_assign: , line:44:5, endln:44:45
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiRhs:
    \_operation: , line:44:20, endln:44:45
      |vpiParent:
      \_param_assign: , line:44:5, endln:44:45
      |vpiOpType:33
      |vpiOperand:
      \_operation: , line:44:22, endln:44:37
        |vpiParent:
        \_operation: , line:44:20, endln:44:45
        |vpiOpType:34
        |vpiOperand:
        \_operation: , line:44:25, endln:44:29
          |vpiParent:
          \_operation: , line:44:22, endln:44:37
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@lfsr_gal.LN), line:44:25, endln:44:27
            |vpiParent:
            \_operation: , line:44:25, endln:44:29
            |vpiName:LN
            |vpiFullName:work@lfsr_gal.LN
          |vpiOperand:
          \_constant: , line:44:28, endln:44:29
            |vpiParent:
            \_operation: , line:44:25, endln:44:29
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiOperand:
        \_operation: , line:44:30, endln:44:36
          |vpiParent:
          \_operation: , line:44:22, endln:44:37
          |vpiOpType:33
          |vpiOperand:
          \_constant: , line:44:31, endln:44:35
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
      |vpiOperand:
      \_constant: , line:44:39, endln:44:43
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@lfsr_gal.INITIAL_FILL), line:44:5, endln:44:17
  |vpiDefName:work@lfsr_gal
  |vpiNet:
  \_logic_net: (work@lfsr_gal.sreg), line:49:17, endln:49:21
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiTypespec:
    \_ref_typespec: (work@lfsr_gal.sreg)
      |vpiParent:
      \_logic_net: (work@lfsr_gal.sreg), line:49:17, endln:49:21
      |vpiFullName:work@lfsr_gal.sreg
      |vpiActual:
      \_logic_typespec: , line:49:2, endln:49:16
    |vpiName:sreg
    |vpiFullName:work@lfsr_gal.sreg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@lfsr_gal.i_clk), line:41:17, endln:41:22
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiName:i_clk
    |vpiFullName:work@lfsr_gal.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@lfsr_gal.i_reset), line:41:24, endln:41:31
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiName:i_reset
    |vpiFullName:work@lfsr_gal.i_reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@lfsr_gal.i_ce), line:41:33, endln:41:37
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiName:i_ce
    |vpiFullName:work@lfsr_gal.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@lfsr_gal.i_in), line:41:39, endln:41:43
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiName:i_in
    |vpiFullName:work@lfsr_gal.i_in
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@lfsr_gal.o_bit), line:41:45, endln:41:50
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiName:o_bit
    |vpiFullName:work@lfsr_gal.o_bit
    |vpiNetType:1
  |vpiPort:
  \_port: (i_clk), line:41:17, endln:41:22
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@lfsr_gal.i_clk.i_clk), line:41:17, endln:41:22
      |vpiParent:
      \_port: (i_clk), line:41:17, endln:41:22
      |vpiName:i_clk
      |vpiFullName:work@lfsr_gal.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@lfsr_gal.i_clk), line:41:17, endln:41:22
    |vpiTypedef:
    \_ref_typespec: (work@lfsr_gal.i_clk)
      |vpiParent:
      \_port: (i_clk), line:41:17, endln:41:22
      |vpiFullName:work@lfsr_gal.i_clk
      |vpiActual:
      \_logic_typespec: , line:46:8, endln:46:12
  |vpiPort:
  \_port: (i_reset), line:41:24, endln:41:31
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiName:i_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@lfsr_gal.i_reset.i_reset), line:41:24, endln:41:31
      |vpiParent:
      \_port: (i_reset), line:41:24, endln:41:31
      |vpiName:i_reset
      |vpiFullName:work@lfsr_gal.i_reset.i_reset
      |vpiActual:
      \_logic_net: (work@lfsr_gal.i_reset), line:41:24, endln:41:31
    |vpiTypedef:
    \_ref_typespec: (work@lfsr_gal.i_reset)
      |vpiParent:
      \_port: (i_reset), line:41:24, endln:41:31
      |vpiFullName:work@lfsr_gal.i_reset
      |vpiActual:
      \_logic_typespec: , line:46:8, endln:46:12
  |vpiPort:
  \_port: (i_ce), line:41:33, endln:41:37
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@lfsr_gal.i_ce.i_ce), line:41:33, endln:41:37
      |vpiParent:
      \_port: (i_ce), line:41:33, endln:41:37
      |vpiName:i_ce
      |vpiFullName:work@lfsr_gal.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@lfsr_gal.i_ce), line:41:33, endln:41:37
    |vpiTypedef:
    \_ref_typespec: (work@lfsr_gal.i_ce)
      |vpiParent:
      \_port: (i_ce), line:41:33, endln:41:37
      |vpiFullName:work@lfsr_gal.i_ce
      |vpiActual:
      \_logic_typespec: , line:46:8, endln:46:12
  |vpiPort:
  \_port: (i_in), line:41:39, endln:41:43
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiName:i_in
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@lfsr_gal.i_in.i_in), line:41:39, endln:41:43
      |vpiParent:
      \_port: (i_in), line:41:39, endln:41:43
      |vpiName:i_in
      |vpiFullName:work@lfsr_gal.i_in.i_in
      |vpiActual:
      \_logic_net: (work@lfsr_gal.i_in), line:41:39, endln:41:43
    |vpiTypedef:
    \_ref_typespec: (work@lfsr_gal.i_in)
      |vpiParent:
      \_port: (i_in), line:41:39, endln:41:43
      |vpiFullName:work@lfsr_gal.i_in
      |vpiActual:
      \_logic_typespec: , line:46:8, endln:46:12
  |vpiPort:
  \_port: (o_bit), line:41:45, endln:41:50
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiName:o_bit
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@lfsr_gal.o_bit.o_bit), line:41:45, endln:41:50
      |vpiParent:
      \_port: (o_bit), line:41:45, endln:41:50
      |vpiName:o_bit
      |vpiFullName:work@lfsr_gal.o_bit.o_bit
      |vpiActual:
      \_logic_net: (work@lfsr_gal.o_bit), line:41:45, endln:41:50
    |vpiTypedef:
    \_ref_typespec: (work@lfsr_gal.o_bit)
      |vpiParent:
      \_port: (o_bit), line:41:45, endln:41:50
      |vpiFullName:work@lfsr_gal.o_bit
      |vpiActual:
      \_logic_typespec: , line:47:9, endln:47:13
  |vpiProcess:
  \_initial: , line:51:2, endln:51:30
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiStmt:
    \_assignment: , line:51:10, endln:51:29
      |vpiParent:
      \_initial: , line:51:2, endln:51:30
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_ref_obj: (work@lfsr_gal.INITIAL_FILL), line:51:17, endln:51:29
        |vpiParent:
        \_assignment: , line:51:10, endln:51:29
        |vpiName:INITIAL_FILL
        |vpiFullName:work@lfsr_gal.INITIAL_FILL
      |vpiLhs:
      \_ref_obj: (work@lfsr_gal.sreg), line:51:10, endln:51:14
        |vpiParent:
        \_assignment: , line:51:10, endln:51:29
        |vpiName:sreg
        |vpiFullName:work@lfsr_gal.sreg
        |vpiActual:
        \_logic_net: (work@lfsr_gal.sreg), line:49:17, endln:49:21
  |vpiProcess:
  \_always: , line:52:2, endln:61:6
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiStmt:
    \_event_control: , line:52:9, endln:52:25
      |vpiParent:
      \_always: , line:52:2, endln:61:6
      |vpiCondition:
      \_operation: , line:52:11, endln:52:24
        |vpiParent:
        \_event_control: , line:52:9, endln:52:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@lfsr_gal.i_clk), line:52:19, endln:52:24
          |vpiParent:
          \_operation: , line:52:11, endln:52:24
          |vpiName:i_clk
          |vpiFullName:work@lfsr_gal.i_clk
          |vpiActual:
          \_logic_net: (work@lfsr_gal.i_clk), line:41:17, endln:41:22
      |vpiStmt:
      \_if_else: , line:53:3, endln:61:6
        |vpiParent:
        \_event_control: , line:52:9, endln:52:25
        |vpiCondition:
        \_ref_obj: (work@lfsr_gal.i_reset), line:53:7, endln:53:14
          |vpiParent:
          \_event_control: , line:52:9, endln:52:25
          |vpiName:i_reset
          |vpiFullName:work@lfsr_gal.i_reset
          |vpiActual:
          \_logic_net: (work@lfsr_gal.i_reset), line:41:24, endln:41:31
        |vpiStmt:
        \_assignment: , line:54:4, endln:54:24
          |vpiParent:
          \_if_else: , line:53:3, endln:61:6
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@lfsr_gal.INITIAL_FILL), line:54:12, endln:54:24
            |vpiParent:
            \_assignment: , line:54:4, endln:54:24
            |vpiName:INITIAL_FILL
            |vpiFullName:work@lfsr_gal.INITIAL_FILL
          |vpiLhs:
          \_ref_obj: (work@lfsr_gal.sreg), line:54:4, endln:54:8
            |vpiParent:
            \_assignment: , line:54:4, endln:54:24
            |vpiName:sreg
            |vpiFullName:work@lfsr_gal.sreg
            |vpiActual:
            \_logic_net: (work@lfsr_gal.sreg), line:49:17, endln:49:21
        |vpiElseStmt:
        \_if_stmt: , line:55:8, endln:61:6
          |vpiParent:
          \_if_else: , line:53:3, endln:61:6
          |vpiCondition:
          \_ref_obj: (work@lfsr_gal.i_ce), line:55:12, endln:55:16
            |vpiParent:
            \_if_else: , line:53:3, endln:61:6
            |vpiName:i_ce
            |vpiFullName:work@lfsr_gal.i_ce
            |vpiActual:
            \_logic_net: (work@lfsr_gal.i_ce), line:41:33, endln:41:37
          |vpiStmt:
          \_begin: (work@lfsr_gal), line:56:3, endln:61:6
            |vpiParent:
            \_if_stmt: , line:55:8, endln:61:6
            |vpiFullName:work@lfsr_gal
            |vpiStmt:
            \_if_else: , line:57:4, endln:60:38
              |vpiParent:
              \_begin: (work@lfsr_gal), line:56:3, endln:61:6
              |vpiCondition:
              \_bit_select: (work@lfsr_gal.sreg), line:57:13, endln:57:14
                |vpiParent:
                \_begin: (work@lfsr_gal), line:56:3, endln:61:6
                |vpiName:sreg
                |vpiFullName:work@lfsr_gal.sreg
                |vpiIndex:
                \_constant: , line:57:13, endln:57:14
                  |vpiParent:
                  \_bit_select: (work@lfsr_gal.sreg), line:57:13, endln:57:14
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
              |vpiStmt:
              \_assignment: , line:58:5, endln:58:44
                |vpiParent:
                \_if_else: , line:57:4, endln:60:38
                |vpiOpType:82
                |vpiRhs:
                \_operation: , line:58:13, endln:58:44
                  |vpiParent:
                  \_assignment: , line:58:5, endln:58:44
                  |vpiOpType:30
                  |vpiOperand:
                  \_operation: , line:58:13, endln:58:37
                    |vpiParent:
                    \_operation: , line:58:13, endln:58:44
                    |vpiOpType:33
                    |vpiOperand:
                    \_ref_obj: (work@lfsr_gal.i_in), line:58:15, endln:58:19
                      |vpiParent:
                      \_operation: , line:58:13, endln:58:37
                      |vpiName:i_in
                      |vpiFullName:work@lfsr_gal.i_in
                      |vpiActual:
                      \_logic_net: (work@lfsr_gal.i_in), line:41:39, endln:41:43
                    |vpiOperand:
                    \_part_select: sreg (work@lfsr_gal.sreg), line:58:21, endln:58:35
                      |vpiParent:
                      \_operation: , line:58:13, endln:58:37
                      |vpiName:sreg
                      |vpiFullName:work@lfsr_gal.sreg
                      |vpiDefName:sreg
                      |vpiConstantSelect:1
                      |vpiLeftRange:
                      \_operation: , line:58:27, endln:58:31
                        |vpiParent:
                        \_part_select: sreg (work@lfsr_gal.sreg), line:58:21, endln:58:35
                        |vpiOpType:11
                        |vpiOperand:
                        \_ref_obj: (work@lfsr_gal.sreg.LN), line:58:27, endln:58:29
                          |vpiParent:
                          \_operation: , line:58:27, endln:58:31
                          |vpiName:LN
                          |vpiFullName:work@lfsr_gal.sreg.LN
                        |vpiOperand:
                        \_constant: , line:58:30, endln:58:31
                          |vpiParent:
                          \_operation: , line:58:27, endln:58:31
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                      |vpiRightRange:
                      \_constant: , line:58:33, endln:58:34
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                  |vpiOperand:
                  \_ref_obj: (work@lfsr_gal.TAPS), line:58:40, endln:58:44
                    |vpiParent:
                    \_operation: , line:58:13, endln:58:44
                    |vpiName:TAPS
                    |vpiFullName:work@lfsr_gal.TAPS
                |vpiLhs:
                \_ref_obj: (work@lfsr_gal.sreg), line:58:5, endln:58:9
                  |vpiParent:
                  \_assignment: , line:58:5, endln:58:44
                  |vpiName:sreg
                  |vpiFullName:work@lfsr_gal.sreg
                  |vpiActual:
                  \_logic_net: (work@lfsr_gal.sreg), line:49:17, endln:49:21
              |vpiElseStmt:
              \_assignment: , line:60:5, endln:60:37
                |vpiParent:
                \_if_else: , line:57:4, endln:60:38
                |vpiOpType:82
                |vpiRhs:
                \_operation: , line:60:13, endln:60:37
                  |vpiParent:
                  \_assignment: , line:60:5, endln:60:37
                  |vpiOpType:33
                  |vpiOperand:
                  \_ref_obj: (work@lfsr_gal.i_in), line:60:15, endln:60:19
                    |vpiParent:
                    \_operation: , line:60:13, endln:60:37
                    |vpiName:i_in
                    |vpiFullName:work@lfsr_gal.i_in
                    |vpiActual:
                    \_logic_net: (work@lfsr_gal.i_in), line:41:39, endln:41:43
                  |vpiOperand:
                  \_part_select: sreg (work@lfsr_gal.sreg), line:60:21, endln:60:35
                    |vpiParent:
                    \_operation: , line:60:13, endln:60:37
                    |vpiName:sreg
                    |vpiFullName:work@lfsr_gal.sreg
                    |vpiDefName:sreg
                    |vpiConstantSelect:1
                    |vpiLeftRange:
                    \_operation: , line:60:27, endln:60:31
                      |vpiParent:
                      \_part_select: sreg (work@lfsr_gal.sreg), line:60:21, endln:60:35
                      |vpiOpType:11
                      |vpiOperand:
                      \_ref_obj: (work@lfsr_gal.sreg.LN), line:60:27, endln:60:29
                        |vpiParent:
                        \_operation: , line:60:27, endln:60:31
                        |vpiName:LN
                        |vpiFullName:work@lfsr_gal.sreg.LN
                      |vpiOperand:
                      \_constant: , line:60:30, endln:60:31
                        |vpiParent:
                        \_operation: , line:60:27, endln:60:31
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiRightRange:
                    \_constant: , line:60:33, endln:60:34
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@lfsr_gal.sreg), line:60:5, endln:60:9
                  |vpiParent:
                  \_assignment: , line:60:5, endln:60:37
                  |vpiName:sreg
                  |vpiFullName:work@lfsr_gal.sreg
                  |vpiActual:
                  \_logic_net: (work@lfsr_gal.sreg), line:49:17, endln:49:21
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:63:9, endln:63:24
    |vpiParent:
    \_module_inst: work@lfsr_gal (work@lfsr_gal), file:${SURELOG_DIR}/third_party/tests/YosysDsp/lfsr_gal.v, line:41:1, endln:65:10
    |vpiRhs:
    \_bit_select: (work@lfsr_gal.sreg), line:63:22, endln:63:23
      |vpiParent:
      \_cont_assign: , line:63:9, endln:63:24
      |vpiName:sreg
      |vpiFullName:work@lfsr_gal.sreg
      |vpiIndex:
      \_constant: , line:63:22, endln:63:23
        |vpiParent:
        \_bit_select: (work@lfsr_gal.sreg), line:63:22, endln:63:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@lfsr_gal.o_bit), line:63:9, endln:63:14
      |vpiParent:
      \_cont_assign: , line:63:9, endln:63:24
      |vpiName:o_bit
      |vpiFullName:work@lfsr_gal.o_bit
      |vpiActual:
      \_logic_net: (work@lfsr_gal.o_bit), line:41:45, endln:41:50
|uhdmallModules:
\_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@shalfband
  |vpiParameter:
  \_parameter: (work@shalfband.LGNTAPS), line:42:14, endln:42:21
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |UINT:7
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.LGNTAPS)
      |vpiParent:
      \_parameter: (work@shalfband.LGNTAPS), line:42:14, endln:42:21
      |vpiFullName:work@shalfband.LGNTAPS
      |vpiActual:
      \_int_typespec: , line:42:2, endln:43:24
    |vpiName:LGNTAPS
    |vpiFullName:work@shalfband.LGNTAPS
  |vpiParameter:
  \_parameter: (work@shalfband.IW), line:42:27, endln:42:29
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |UINT:16
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.IW)
      |vpiParent:
      \_parameter: (work@shalfband.IW), line:42:27, endln:42:29
      |vpiFullName:work@shalfband.IW
      |vpiActual:
      \_int_typespec: , line:42:2, endln:43:24
    |vpiName:IW
    |vpiFullName:work@shalfband.IW
  |vpiParameter:
  \_parameter: (work@shalfband.TW), line:42:34, endln:42:36
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |UINT:12
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.TW)
      |vpiParent:
      \_parameter: (work@shalfband.TW), line:42:34, endln:42:36
      |vpiFullName:work@shalfband.TW
      |vpiActual:
      \_int_typespec: , line:42:2, endln:43:24
    |vpiName:TW
    |vpiFullName:work@shalfband.TW
  |vpiParameter:
  \_parameter: (work@shalfband.OW), line:43:6, endln:43:8
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiName:OW
    |vpiFullName:work@shalfband.OW
  |vpiParameter:
  \_parameter: (work@shalfband.NTAPS), line:44:24, endln:44:29
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |UINT:107
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.NTAPS)
      |vpiParent:
      \_parameter: (work@shalfband.NTAPS), line:44:24, endln:44:29
      |vpiFullName:work@shalfband.NTAPS
      |vpiActual:
      \_int_typespec: , line:44:12, endln:44:23
    |vpiName:NTAPS
    |vpiFullName:work@shalfband.NTAPS
  |vpiParameter:
  \_parameter: (work@shalfband.FIXED_TAPS), line:45:19, endln:45:29
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.FIXED_TAPS)
      |vpiParent:
      \_parameter: (work@shalfband.FIXED_TAPS), line:45:19, endln:45:29
      |vpiFullName:work@shalfband.FIXED_TAPS
      |vpiActual:
      \_int_typespec: , line:45:12, endln:45:17
    |vpiName:FIXED_TAPS
    |vpiFullName:work@shalfband.FIXED_TAPS
  |vpiParameter:
  \_parameter: (work@shalfband.INITIAL_COEFFS), line:46:14, endln:46:28
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |STRING:
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.INITIAL_COEFFS)
      |vpiParent:
      \_parameter: (work@shalfband.INITIAL_COEFFS), line:46:14, endln:46:28
      |vpiFullName:work@shalfband.INITIAL_COEFFS
      |vpiActual:
      \_string_typespec: 
    |vpiName:INITIAL_COEFFS
    |vpiFullName:work@shalfband.INITIAL_COEFFS
  |vpiParameter:
  \_parameter: (work@shalfband.OPT_HILBERT), line:47:19, endln:47:30
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.OPT_HILBERT)
      |vpiParent:
      \_parameter: (work@shalfband.OPT_HILBERT), line:47:19, endln:47:30
      |vpiFullName:work@shalfband.OPT_HILBERT
      |vpiActual:
      \_int_typespec: , line:47:12, endln:47:17
    |vpiName:OPT_HILBERT
    |vpiFullName:work@shalfband.OPT_HILBERT
  |vpiParameter:
  \_parameter: (work@shalfband.LGNMEM), line:49:15, endln:49:21
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiLocalParam:1
    |vpiName:LGNMEM
    |vpiFullName:work@shalfband.LGNMEM
  |vpiParameter:
  \_parameter: (work@shalfband.LGNCOEF), line:50:6, endln:50:13
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiLocalParam:1
    |vpiName:LGNCOEF
    |vpiFullName:work@shalfband.LGNCOEF
  |vpiParameter:
  \_parameter: (work@shalfband.HALFTAPS), line:51:27, endln:51:35
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.HALFTAPS)
      |vpiParent:
      \_parameter: (work@shalfband.HALFTAPS), line:51:27, endln:51:35
      |vpiFullName:work@shalfband.HALFTAPS
      |vpiActual:
      \_int_typespec: , line:51:13, endln:51:26
    |vpiLocalParam:1
    |vpiName:HALFTAPS
    |vpiFullName:work@shalfband.HALFTAPS
  |vpiParameter:
  \_parameter: (work@shalfband.QTRTAPS), line:52:27, endln:52:34
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.QTRTAPS)
      |vpiParent:
      \_parameter: (work@shalfband.QTRTAPS), line:52:27, endln:52:34
      |vpiFullName:work@shalfband.QTRTAPS
      |vpiActual:
      \_int_typespec: , line:52:13, endln:52:26
    |vpiLocalParam:1
    |vpiName:QTRTAPS
    |vpiFullName:work@shalfband.QTRTAPS
  |vpiParameter:
  \_parameter: (work@shalfband.DMEMSZ), line:53:15, endln:53:21
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiLocalParam:1
    |vpiName:DMEMSZ
    |vpiFullName:work@shalfband.DMEMSZ
  |vpiParameter:
  \_parameter: (work@shalfband.CMEMSZ), line:54:15, endln:54:21
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiLocalParam:1
    |vpiName:CMEMSZ
    |vpiFullName:work@shalfband.CMEMSZ
  |vpiParamAssign:
  \_param_assign: , line:42:14, endln:42:25
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiRhs:
    \_constant: , line:42:24, endln:42:25
      |vpiParent:
      \_param_assign: , line:42:14, endln:42:25
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiTypespec:
      \_ref_typespec: (work@shalfband)
        |vpiParent:
        \_constant: , line:42:24, endln:42:25
        |vpiFullName:work@shalfband
        |vpiActual:
        \_int_typespec: , line:42:2, endln:43:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shalfband.LGNTAPS), line:42:14, endln:42:21
  |vpiParamAssign:
  \_param_assign: , line:42:27, endln:42:32
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiRhs:
    \_constant: , line:42:30, endln:42:32
      |vpiParent:
      \_param_assign: , line:42:27, endln:42:32
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
      |vpiTypespec:
      \_ref_typespec: (work@shalfband)
        |vpiParent:
        \_constant: , line:42:30, endln:42:32
        |vpiFullName:work@shalfband
        |vpiActual:
        \_int_typespec: , line:42:2, endln:43:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shalfband.IW), line:42:27, endln:42:29
  |vpiParamAssign:
  \_param_assign: , line:42:34, endln:42:39
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiRhs:
    \_constant: , line:42:37, endln:42:39
      |vpiParent:
      \_param_assign: , line:42:34, endln:42:39
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiTypespec:
      \_ref_typespec: (work@shalfband)
        |vpiParent:
        \_constant: , line:42:37, endln:42:39
        |vpiFullName:work@shalfband
        |vpiActual:
        \_int_typespec: , line:42:2, endln:43:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shalfband.TW), line:42:34, endln:42:36
  |vpiParamAssign:
  \_param_assign: , line:43:6, endln:43:24
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiRhs:
    \_operation: , line:43:11, endln:43:24
      |vpiParent:
      \_param_assign: , line:43:6, endln:43:24
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:43:11, endln:43:16
        |vpiParent:
        \_operation: , line:43:11, endln:43:24
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (work@shalfband.IW), line:43:11, endln:43:13
          |vpiParent:
          \_operation: , line:43:11, endln:43:16
          |vpiName:IW
          |vpiFullName:work@shalfband.IW
        |vpiOperand:
        \_ref_obj: (work@shalfband.TW), line:43:14, endln:43:16
          |vpiParent:
          \_operation: , line:43:11, endln:43:16
          |vpiName:TW
          |vpiFullName:work@shalfband.TW
      |vpiOperand:
      \_ref_obj: (work@shalfband.LGNTAPS), line:43:17, endln:43:24
        |vpiParent:
        \_operation: , line:43:11, endln:43:24
        |vpiName:LGNTAPS
        |vpiFullName:work@shalfband.LGNTAPS
    |vpiLhs:
    \_parameter: (work@shalfband.OW), line:43:6, endln:43:8
  |vpiParamAssign:
  \_param_assign: , line:44:24, endln:44:35
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiRhs:
    \_constant: , line:44:32, endln:44:35
      |vpiParent:
      \_param_assign: , line:44:24, endln:44:35
      |vpiDecompile:107
      |vpiSize:64
      |UINT:107
      |vpiTypespec:
      \_ref_typespec: (work@shalfband)
        |vpiParent:
        \_constant: , line:44:32, endln:44:35
        |vpiFullName:work@shalfband
        |vpiActual:
        \_int_typespec: , line:44:12, endln:44:23
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shalfband.NTAPS), line:44:24, endln:44:29
  |vpiParamAssign:
  \_param_assign: , line:45:19, endln:45:36
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiRhs:
    \_constant: , line:45:32, endln:45:36
      |vpiParent:
      \_param_assign: , line:45:19, endln:45:36
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@shalfband)
        |vpiParent:
        \_constant: , line:45:32, endln:45:36
        |vpiFullName:work@shalfband
        |vpiActual:
        \_int_typespec: , line:45:12, endln:45:17
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@shalfband.FIXED_TAPS), line:45:19, endln:45:29
  |vpiParamAssign:
  \_param_assign: , line:46:14, endln:46:34
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiRhs:
    \_constant: , line:46:32, endln:46:34
      |vpiParent:
      \_param_assign: , line:46:14, endln:46:34
      |vpiDecompile:""
      |STRING:
      |vpiTypespec:
      \_ref_typespec: (work@shalfband)
        |vpiParent:
        \_constant: , line:46:32, endln:46:34
        |vpiFullName:work@shalfband
        |vpiActual:
        \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@shalfband.INITIAL_COEFFS), line:46:14, endln:46:28
  |vpiParamAssign:
  \_param_assign: , line:47:19, endln:47:37
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiRhs:
    \_constant: , line:47:33, endln:47:37
      |vpiParent:
      \_param_assign: , line:47:19, endln:47:37
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@shalfband)
        |vpiParent:
        \_constant: , line:47:33, endln:47:37
        |vpiFullName:work@shalfband
        |vpiActual:
        \_int_typespec: , line:47:12, endln:47:17
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@shalfband.OPT_HILBERT), line:47:19, endln:47:30
  |vpiParamAssign:
  \_param_assign: , line:49:15, endln:49:35
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiRhs:
    \_operation: , line:49:26, endln:49:35
      |vpiParent:
      \_param_assign: , line:49:15, endln:49:35
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@shalfband.LGNTAPS), line:49:26, endln:49:33
        |vpiParent:
        \_operation: , line:49:26, endln:49:35
        |vpiName:LGNTAPS
        |vpiFullName:work@shalfband.LGNTAPS
      |vpiOperand:
      \_constant: , line:49:34, endln:49:35
        |vpiParent:
        \_operation: , line:49:26, endln:49:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shalfband.LGNMEM), line:49:15, endln:49:21
  |vpiParamAssign:
  \_param_assign: , line:50:6, endln:50:25
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiRhs:
    \_operation: , line:50:17, endln:50:25
      |vpiParent:
      \_param_assign: , line:50:6, endln:50:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@shalfband.LGNMEM), line:50:17, endln:50:23
        |vpiParent:
        \_operation: , line:50:17, endln:50:25
        |vpiName:LGNMEM
        |vpiFullName:work@shalfband.LGNMEM
      |vpiOperand:
      \_constant: , line:50:24, endln:50:25
        |vpiParent:
        \_operation: , line:50:17, endln:50:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shalfband.LGNCOEF), line:50:6, endln:50:13
  |vpiParamAssign:
  \_param_assign: , line:51:27, endln:51:54
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiRhs:
    \_part_select: NTAPS (work@shalfband.NTAPS), line:51:38, endln:51:54
      |vpiParent:
      \_param_assign: , line:51:27, endln:51:54
      |vpiName:NTAPS
      |vpiFullName:work@shalfband.NTAPS
      |vpiDefName:NTAPS
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_ref_obj: (work@shalfband.NTAPS.LGNTAPS), line:51:44, endln:51:51
        |vpiParent:
        \_part_select: NTAPS (work@shalfband.NTAPS), line:51:38, endln:51:54
        |vpiName:LGNTAPS
        |vpiFullName:work@shalfband.NTAPS.LGNTAPS
      |vpiRightRange:
      \_constant: , line:51:52, endln:51:53
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shalfband.HALFTAPS), line:51:27, endln:51:35
  |vpiParamAssign:
  \_param_assign: , line:52:27, endln:52:60
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiRhs:
    \_operation: , line:52:37, endln:52:60
      |vpiParent:
      \_param_assign: , line:52:27, endln:52:60
      |vpiOpType:24
      |vpiOperand:
      \_part_select: HALFTAPS (work@shalfband.HALFTAPS), line:52:37, endln:52:58
        |vpiParent:
        \_operation: , line:52:37, endln:52:60
        |vpiName:HALFTAPS
        |vpiFullName:work@shalfband.HALFTAPS
        |vpiDefName:HALFTAPS
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_operation: , line:52:46, endln:52:55
          |vpiParent:
          \_part_select: HALFTAPS (work@shalfband.HALFTAPS), line:52:37, endln:52:58
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@shalfband.HALFTAPS.LGNTAPS), line:52:46, endln:52:53
            |vpiParent:
            \_operation: , line:52:46, endln:52:55
            |vpiName:LGNTAPS
            |vpiFullName:work@shalfband.HALFTAPS.LGNTAPS
          |vpiOperand:
          \_constant: , line:52:54, endln:52:55
            |vpiParent:
            \_operation: , line:52:46, endln:52:55
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:52:56, endln:52:57
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:52:59, endln:52:60
        |vpiParent:
        \_operation: , line:52:37, endln:52:60
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shalfband.QTRTAPS), line:52:27, endln:52:34
  |vpiParamAssign:
  \_param_assign: , line:53:15, endln:53:35
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiRhs:
    \_operation: , line:53:25, endln:53:34
      |vpiParent:
      \_param_assign: , line:53:15, endln:53:35
      |vpiOpType:22
      |vpiOperand:
      \_constant: , line:53:25, endln:53:26
        |vpiParent:
        \_operation: , line:53:25, endln:53:34
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@shalfband.LGNMEM), line:53:28, endln:53:34
        |vpiParent:
        \_operation: , line:53:25, endln:53:34
        |vpiName:LGNMEM
        |vpiFullName:work@shalfband.LGNMEM
    |vpiLhs:
    \_parameter: (work@shalfband.DMEMSZ), line:53:15, endln:53:21
  |vpiParamAssign:
  \_param_assign: , line:54:15, endln:54:36
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiRhs:
    \_operation: , line:54:25, endln:54:35
      |vpiParent:
      \_param_assign: , line:54:15, endln:54:36
      |vpiOpType:22
      |vpiOperand:
      \_constant: , line:54:25, endln:54:26
        |vpiParent:
        \_operation: , line:54:25, endln:54:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@shalfband.LGNCOEF), line:54:28, endln:54:35
        |vpiParent:
        \_operation: , line:54:25, endln:54:35
        |vpiName:LGNCOEF
        |vpiFullName:work@shalfband.LGNCOEF
    |vpiLhs:
    \_parameter: (work@shalfband.CMEMSZ), line:54:15, endln:54:21
  |vpiDefName:work@shalfband
  |vpiNet:
  \_logic_net: (work@shalfband.tapmem), line:94:17, endln:94:23
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.tapmem)
      |vpiParent:
      \_logic_net: (work@shalfband.tapmem), line:94:17, endln:94:23
      |vpiFullName:work@shalfband.tapmem
      |vpiActual:
      \_logic_typespec: , line:94:2, endln:94:38
    |vpiName:tapmem
    |vpiFullName:work@shalfband.tapmem
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.tap), line:95:24, endln:95:27
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.tap)
      |vpiParent:
      \_logic_net: (work@shalfband.tap), line:95:24, endln:95:27
      |vpiFullName:work@shalfband.tap
      |vpiActual:
      \_logic_typespec: , line:95:2, endln:95:23
    |vpiName:tap
    |vpiFullName:work@shalfband.tap
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.dwidx), line:97:21, endln:97:26
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.dwidx)
      |vpiParent:
      \_logic_net: (work@shalfband.dwidx), line:97:21, endln:97:26
      |vpiFullName:work@shalfband.dwidx
      |vpiActual:
      \_logic_typespec: , line:97:2, endln:97:20
    |vpiName:dwidx
    |vpiFullName:work@shalfband.dwidx
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.lidx), line:97:28, endln:97:32
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.lidx)
      |vpiParent:
      \_logic_net: (work@shalfband.lidx), line:97:28, endln:97:32
      |vpiFullName:work@shalfband.lidx
      |vpiActual:
      \_logic_typespec: , line:97:2, endln:97:20
    |vpiName:lidx
    |vpiFullName:work@shalfband.lidx
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.ridx), line:97:34, endln:97:38
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.ridx)
      |vpiParent:
      \_logic_net: (work@shalfband.ridx), line:97:34, endln:97:38
      |vpiFullName:work@shalfband.ridx
      |vpiActual:
      \_logic_typespec: , line:97:2, endln:97:20
    |vpiName:ridx
    |vpiFullName:work@shalfband.ridx
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.tidx), line:98:22, endln:98:26
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.tidx)
      |vpiParent:
      \_logic_net: (work@shalfband.tidx), line:98:22, endln:98:26
      |vpiFullName:work@shalfband.tidx
      |vpiActual:
      \_logic_typespec: , line:98:2, endln:98:21
    |vpiName:tidx
    |vpiFullName:work@shalfband.tidx
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.dmem1), line:99:17, endln:99:22
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.dmem1)
      |vpiParent:
      \_logic_net: (work@shalfband.dmem1), line:99:17, endln:99:22
      |vpiFullName:work@shalfband.dmem1
      |vpiActual:
      \_logic_typespec: , line:99:2, endln:99:37
    |vpiName:dmem1
    |vpiFullName:work@shalfband.dmem1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.dmem2), line:100:17, endln:100:22
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.dmem2)
      |vpiParent:
      \_logic_net: (work@shalfband.dmem2), line:100:17, endln:100:22
      |vpiFullName:work@shalfband.dmem2
      |vpiActual:
      \_logic_typespec: , line:100:2, endln:100:37
    |vpiName:dmem2
    |vpiFullName:work@shalfband.dmem2
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.dleft), line:102:24, endln:102:29
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.dleft)
      |vpiParent:
      \_logic_net: (work@shalfband.dleft), line:102:24, endln:102:29
      |vpiFullName:work@shalfband.dleft
      |vpiActual:
      \_logic_typespec: , line:102:2, endln:102:23
    |vpiName:dleft
    |vpiFullName:work@shalfband.dleft
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.dright), line:102:31, endln:102:37
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.dright)
      |vpiParent:
      \_logic_net: (work@shalfband.dright), line:102:31, endln:102:37
      |vpiFullName:work@shalfband.dright
      |vpiActual:
      \_logic_typespec: , line:102:2, endln:102:23
    |vpiName:dright
    |vpiFullName:work@shalfband.dright
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.mid_sample), line:102:39, endln:102:49
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.mid_sample)
      |vpiParent:
      \_logic_net: (work@shalfband.mid_sample), line:102:39, endln:102:49
      |vpiFullName:work@shalfband.mid_sample
      |vpiActual:
      \_logic_typespec: , line:102:2, endln:102:23
    |vpiName:mid_sample
    |vpiFullName:work@shalfband.mid_sample
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.dsum), line:103:20, endln:103:24
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.dsum)
      |vpiParent:
      \_logic_net: (work@shalfband.dsum), line:103:20, endln:103:24
      |vpiFullName:work@shalfband.dsum
      |vpiActual:
      \_logic_typespec: , line:103:2, endln:103:19
    |vpiName:dsum
    |vpiFullName:work@shalfband.dsum
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.m_ce), line:106:6, endln:106:10
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.m_ce)
      |vpiParent:
      \_logic_net: (work@shalfband.m_ce), line:106:6, endln:106:10
      |vpiFullName:work@shalfband.m_ce
      |vpiActual:
      \_logic_typespec: , line:106:2, endln:106:5
    |vpiName:m_ce
    |vpiFullName:work@shalfband.m_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.d_ce), line:106:12, endln:106:16
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.d_ce)
      |vpiParent:
      \_logic_net: (work@shalfband.d_ce), line:106:12, endln:106:16
      |vpiFullName:work@shalfband.d_ce
      |vpiActual:
      \_logic_typespec: , line:106:2, endln:106:5
    |vpiName:d_ce
    |vpiFullName:work@shalfband.d_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.s_ce), line:106:18, endln:106:22
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.s_ce)
      |vpiParent:
      \_logic_net: (work@shalfband.s_ce), line:106:18, endln:106:22
      |vpiFullName:work@shalfband.s_ce
      |vpiActual:
      \_logic_typespec: , line:106:2, endln:106:5
    |vpiName:s_ce
    |vpiFullName:work@shalfband.s_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.product), line:109:27, endln:109:34
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.product)
      |vpiParent:
      \_logic_net: (work@shalfband.product), line:109:27, endln:109:34
      |vpiFullName:work@shalfband.product
      |vpiActual:
      \_logic_typespec: , line:109:2, endln:109:26
    |vpiName:product
    |vpiFullName:work@shalfband.product
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.r_acc), line:110:24, endln:110:29
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.r_acc)
      |vpiParent:
      \_logic_net: (work@shalfband.r_acc), line:110:24, endln:110:29
      |vpiFullName:work@shalfband.r_acc
      |vpiActual:
      \_logic_typespec: , line:110:2, endln:110:23
    |vpiName:r_acc
    |vpiFullName:work@shalfband.r_acc
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.last_tap_index), line:182:9, endln:182:23
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.last_tap_index)
      |vpiParent:
      \_logic_net: (work@shalfband.last_tap_index), line:182:9, endln:182:23
      |vpiFullName:work@shalfband.last_tap_index
      |vpiActual:
      \_logic_typespec: , line:182:2, endln:182:6
    |vpiName:last_tap_index
    |vpiFullName:work@shalfband.last_tap_index
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@shalfband.last_data_index), line:182:25, endln:182:40
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.last_data_index)
      |vpiParent:
      \_logic_net: (work@shalfband.last_data_index), line:182:25, endln:182:40
      |vpiFullName:work@shalfband.last_data_index
      |vpiActual:
      \_logic_typespec: , line:182:2, endln:182:6
    |vpiName:last_data_index
    |vpiFullName:work@shalfband.last_data_index
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@shalfband.taps_left), line:183:21, endln:183:30
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.taps_left)
      |vpiParent:
      \_logic_net: (work@shalfband.taps_left), line:183:21, endln:183:30
      |vpiFullName:work@shalfband.taps_left
      |vpiActual:
      \_logic_typespec: , line:183:2, endln:183:20
    |vpiName:taps_left
    |vpiFullName:work@shalfband.taps_left
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@shalfband.pre_acc_ce), line:191:12, endln:191:22
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.pre_acc_ce)
      |vpiParent:
      \_logic_net: (work@shalfband.pre_acc_ce), line:191:12, endln:191:22
      |vpiFullName:work@shalfband.pre_acc_ce
      |vpiActual:
      \_logic_typespec: , line:191:2, endln:191:11
    |vpiName:pre_acc_ce
    |vpiFullName:work@shalfband.pre_acc_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.midprod), line:297:15, endln:297:22
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiTypespec:
    \_ref_typespec: (work@shalfband.midprod)
      |vpiParent:
      \_logic_net: (work@shalfband.midprod), line:297:15, endln:297:22
      |vpiFullName:work@shalfband.midprod
      |vpiActual:
      \_logic_typespec: , line:297:2, endln:297:14
    |vpiName:midprod
    |vpiFullName:work@shalfband.midprod
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiName:i_clk
    |vpiFullName:work@shalfband.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@shalfband.i_reset), line:41:25, endln:41:32
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiName:i_reset
    |vpiFullName:work@shalfband.i_reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@shalfband.i_tap_wr), line:41:34, endln:41:42
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiName:i_tap_wr
    |vpiFullName:work@shalfband.i_tap_wr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@shalfband.i_tap), line:41:44, endln:41:49
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiName:i_tap
    |vpiFullName:work@shalfband.i_tap
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@shalfband.i_ce), line:41:51, endln:41:55
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiName:i_ce
    |vpiFullName:work@shalfband.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@shalfband.i_sample), line:41:57, endln:41:65
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiName:i_sample
    |vpiFullName:work@shalfband.i_sample
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@shalfband.o_ce), line:41:67, endln:41:71
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiName:o_ce
    |vpiFullName:work@shalfband.o_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@shalfband.o_result), line:41:73, endln:41:81
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiName:o_result
    |vpiFullName:work@shalfband.o_result
    |vpiNetType:48
  |vpiPort:
  \_port: (i_clk), line:41:18, endln:41:23
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@shalfband.i_clk.i_clk), line:41:18, endln:41:23
      |vpiParent:
      \_port: (i_clk), line:41:18, endln:41:23
      |vpiName:i_clk
      |vpiFullName:work@shalfband.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
    |vpiTypedef:
    \_ref_typespec: (work@shalfband.i_clk)
      |vpiParent:
      \_port: (i_clk), line:41:18, endln:41:23
      |vpiFullName:work@shalfband.i_clk
      |vpiActual:
      \_logic_typespec: , line:73:8, endln:73:12
  |vpiPort:
  \_port: (i_reset), line:41:25, endln:41:32
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiName:i_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@shalfband.i_reset.i_reset), line:41:25, endln:41:32
      |vpiParent:
      \_port: (i_reset), line:41:25, endln:41:32
      |vpiName:i_reset
      |vpiFullName:work@shalfband.i_reset.i_reset
      |vpiActual:
      \_logic_net: (work@shalfband.i_reset), line:41:25, endln:41:32
    |vpiTypedef:
    \_ref_typespec: (work@shalfband.i_reset)
      |vpiParent:
      \_port: (i_reset), line:41:25, endln:41:32
      |vpiFullName:work@shalfband.i_reset
      |vpiActual:
      \_logic_typespec: , line:73:8, endln:73:12
  |vpiPort:
  \_port: (i_tap_wr), line:41:34, endln:41:42
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiName:i_tap_wr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@shalfband.i_tap_wr.i_tap_wr), line:41:34, endln:41:42
      |vpiParent:
      \_port: (i_tap_wr), line:41:34, endln:41:42
      |vpiName:i_tap_wr
      |vpiFullName:work@shalfband.i_tap_wr.i_tap_wr
      |vpiActual:
      \_logic_net: (work@shalfband.i_tap_wr), line:41:34, endln:41:42
    |vpiTypedef:
    \_ref_typespec: (work@shalfband.i_tap_wr)
      |vpiParent:
      \_port: (i_tap_wr), line:41:34, endln:41:42
      |vpiFullName:work@shalfband.i_tap_wr
      |vpiActual:
      \_logic_typespec: , line:77:8, endln:77:12
  |vpiPort:
  \_port: (i_tap), line:41:44, endln:41:49
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiName:i_tap
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@shalfband.i_tap.i_tap), line:41:44, endln:41:49
      |vpiParent:
      \_port: (i_tap), line:41:44, endln:41:49
      |vpiName:i_tap
      |vpiFullName:work@shalfband.i_tap.i_tap
      |vpiActual:
      \_logic_net: (work@shalfband.i_tap), line:41:44, endln:41:49
    |vpiTypedef:
    \_ref_typespec: (work@shalfband.i_tap)
      |vpiParent:
      \_port: (i_tap), line:41:44, endln:41:49
      |vpiFullName:work@shalfband.i_tap
      |vpiActual:
      \_logic_typespec: , line:78:8, endln:78:23
  |vpiPort:
  \_port: (i_ce), line:41:51, endln:41:55
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@shalfband.i_ce.i_ce), line:41:51, endln:41:55
      |vpiParent:
      \_port: (i_ce), line:41:51, endln:41:55
      |vpiName:i_ce
      |vpiFullName:work@shalfband.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@shalfband.i_ce), line:41:51, endln:41:55
    |vpiTypedef:
    \_ref_typespec: (work@shalfband.i_ce)
      |vpiParent:
      \_port: (i_ce), line:41:51, endln:41:55
      |vpiFullName:work@shalfband.i_ce
      |vpiActual:
      \_logic_typespec: , line:83:8, endln:83:12
  |vpiPort:
  \_port: (i_sample), line:41:57, endln:41:65
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiName:i_sample
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@shalfband.i_sample.i_sample), line:41:57, endln:41:65
      |vpiParent:
      \_port: (i_sample), line:41:57, endln:41:65
      |vpiName:i_sample
      |vpiFullName:work@shalfband.i_sample.i_sample
      |vpiActual:
      \_logic_net: (work@shalfband.i_sample), line:41:57, endln:41:65
    |vpiTypedef:
    \_ref_typespec: (work@shalfband.i_sample)
      |vpiParent:
      \_port: (i_sample), line:41:57, endln:41:65
      |vpiFullName:work@shalfband.i_sample
      |vpiActual:
      \_logic_typespec: , line:84:8, endln:84:23
  |vpiPort:
  \_port: (o_ce), line:41:67, endln:41:71
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiName:o_ce
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@shalfband.o_ce.o_ce), line:41:67, endln:41:71
      |vpiParent:
      \_port: (o_ce), line:41:67, endln:41:71
      |vpiName:o_ce
      |vpiFullName:work@shalfband.o_ce.o_ce
      |vpiActual:
      \_logic_net: (work@shalfband.o_ce), line:41:67, endln:41:71
    |vpiTypedef:
    \_ref_typespec: (work@shalfband.o_ce)
      |vpiParent:
      \_port: (o_ce), line:41:67, endln:41:71
      |vpiFullName:work@shalfband.o_ce
      |vpiActual:
      \_logic_typespec: , line:89:9, endln:89:12
  |vpiPort:
  \_port: (o_result), line:41:73, endln:41:81
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiName:o_result
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@shalfband.o_result.o_result), line:41:73, endln:41:81
      |vpiParent:
      \_port: (o_result), line:41:73, endln:41:81
      |vpiName:o_result
      |vpiFullName:work@shalfband.o_result.o_result
      |vpiActual:
      \_logic_net: (work@shalfband.o_result), line:41:73, endln:41:81
    |vpiTypedef:
    \_ref_typespec: (work@shalfband.o_result)
      |vpiParent:
      \_port: (o_result), line:41:73, endln:41:81
      |vpiFullName:work@shalfband.o_result
      |vpiActual:
      \_logic_typespec: , line:90:9, endln:90:23
  |vpiProcess:
  \_initial: , line:157:2, endln:157:20
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_assignment: , line:157:10, endln:157:19
      |vpiParent:
      \_initial: , line:157:2, endln:157:20
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:157:18, endln:157:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@shalfband.dwidx), line:157:10, endln:157:15
        |vpiParent:
        \_assignment: , line:157:10, endln:157:19
        |vpiName:dwidx
        |vpiFullName:work@shalfband.dwidx
        |vpiActual:
        \_logic_net: (work@shalfband.dwidx), line:97:21, endln:97:26
  |vpiProcess:
  \_always: , line:158:2, endln:160:25
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:158:9, endln:158:25
      |vpiParent:
      \_always: , line:158:2, endln:160:25
      |vpiCondition:
      \_operation: , line:158:11, endln:158:24
        |vpiParent:
        \_event_control: , line:158:9, endln:158:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:158:19, endln:158:24
          |vpiParent:
          \_operation: , line:158:11, endln:158:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_if_stmt: , line:159:2, endln:160:25
        |vpiParent:
        \_event_control: , line:158:9, endln:158:25
        |vpiCondition:
        \_ref_obj: (work@shalfband.i_ce), line:159:6, endln:159:10
          |vpiParent:
          \_event_control: , line:158:9, endln:158:25
          |vpiName:i_ce
          |vpiFullName:work@shalfband.i_ce
          |vpiActual:
          \_logic_net: (work@shalfband.i_ce), line:41:51, endln:41:55
        |vpiStmt:
        \_assignment: , line:160:3, endln:160:24
          |vpiParent:
          \_if_stmt: , line:159:2, endln:160:25
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:160:12, endln:160:24
            |vpiParent:
            \_assignment: , line:160:3, endln:160:24
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@shalfband.dwidx), line:160:12, endln:160:17
              |vpiParent:
              \_operation: , line:160:12, endln:160:24
              |vpiName:dwidx
              |vpiFullName:work@shalfband.dwidx
              |vpiActual:
              \_logic_net: (work@shalfband.dwidx), line:97:21, endln:97:26
            |vpiOperand:
            \_constant: , line:160:20, endln:160:24
              |vpiParent:
              \_operation: , line:160:12, endln:160:24
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@shalfband.dwidx), line:160:3, endln:160:8
            |vpiParent:
            \_assignment: , line:160:3, endln:160:24
            |vpiName:dwidx
            |vpiFullName:work@shalfband.dwidx
            |vpiActual:
            \_logic_net: (work@shalfband.dwidx), line:97:21, endln:97:26
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:161:2, endln:163:28
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:161:9, endln:161:25
      |vpiParent:
      \_always: , line:161:2, endln:163:28
      |vpiCondition:
      \_operation: , line:161:11, endln:161:24
        |vpiParent:
        \_event_control: , line:161:9, endln:161:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:161:19, endln:161:24
          |vpiParent:
          \_operation: , line:161:11, endln:161:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_if_stmt: , line:162:2, endln:163:28
        |vpiParent:
        \_event_control: , line:161:9, endln:161:25
        |vpiCondition:
        \_ref_obj: (work@shalfband.i_ce), line:162:6, endln:162:10
          |vpiParent:
          \_event_control: , line:161:9, endln:161:25
          |vpiName:i_ce
          |vpiFullName:work@shalfband.i_ce
          |vpiActual:
          \_logic_net: (work@shalfband.i_ce), line:41:51, endln:41:55
        |vpiStmt:
        \_assignment: , line:163:3, endln:163:27
          |vpiParent:
          \_if_stmt: , line:162:2, endln:163:28
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@shalfband.i_sample), line:163:19, endln:163:27
            |vpiParent:
            \_assignment: , line:163:3, endln:163:27
            |vpiName:i_sample
            |vpiFullName:work@shalfband.i_sample
            |vpiActual:
            \_logic_net: (work@shalfband.i_sample), line:41:57, endln:41:65
          |vpiLhs:
          \_bit_select: (work@shalfband.dmem1), line:163:3, endln:163:15
            |vpiParent:
            \_assignment: , line:163:3, endln:163:27
            |vpiName:dmem1
            |vpiFullName:work@shalfband.dmem1
            |vpiIndex:
            \_ref_obj: (work@shalfband.dwidx), line:163:9, endln:163:14
              |vpiParent:
              \_bit_select: (work@shalfband.dmem1), line:163:3, endln:163:15
              |vpiName:dwidx
              |vpiFullName:work@shalfband.dwidx
              |vpiActual:
              \_logic_net: (work@shalfband.dwidx), line:97:21, endln:97:26
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:164:2, endln:166:30
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:164:9, endln:164:25
      |vpiParent:
      \_always: , line:164:2, endln:166:30
      |vpiCondition:
      \_operation: , line:164:11, endln:164:24
        |vpiParent:
        \_event_control: , line:164:9, endln:164:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:164:19, endln:164:24
          |vpiParent:
          \_operation: , line:164:11, endln:164:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_if_stmt: , line:165:2, endln:166:30
        |vpiParent:
        \_event_control: , line:164:9, endln:164:25
        |vpiCondition:
        \_ref_obj: (work@shalfband.i_ce), line:165:6, endln:165:10
          |vpiParent:
          \_event_control: , line:164:9, endln:164:25
          |vpiName:i_ce
          |vpiFullName:work@shalfband.i_ce
          |vpiActual:
          \_logic_net: (work@shalfband.i_ce), line:41:51, endln:41:55
        |vpiStmt:
        \_assignment: , line:166:3, endln:166:29
          |vpiParent:
          \_if_stmt: , line:165:2, endln:166:30
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@shalfband.mid_sample), line:166:19, endln:166:29
            |vpiParent:
            \_assignment: , line:166:3, endln:166:29
            |vpiName:mid_sample
            |vpiFullName:work@shalfband.mid_sample
            |vpiActual:
            \_logic_net: (work@shalfband.mid_sample), line:102:39, endln:102:49
          |vpiLhs:
          \_bit_select: (work@shalfband.dmem2), line:166:3, endln:166:15
            |vpiParent:
            \_assignment: , line:166:3, endln:166:29
            |vpiName:dmem2
            |vpiFullName:work@shalfband.dmem2
            |vpiIndex:
            \_ref_obj: (work@shalfband.dwidx), line:166:9, endln:166:14
              |vpiParent:
              \_bit_select: (work@shalfband.dmem2), line:166:3, endln:166:15
              |vpiName:dwidx
              |vpiFullName:work@shalfband.dwidx
              |vpiActual:
              \_logic_net: (work@shalfband.dwidx), line:97:21, endln:97:26
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:167:2, endln:171:23
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:167:9, endln:167:25
      |vpiParent:
      \_always: , line:167:2, endln:171:23
      |vpiCondition:
      \_operation: , line:167:11, endln:167:24
        |vpiParent:
        \_event_control: , line:167:9, endln:167:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:167:19, endln:167:24
          |vpiParent:
          \_operation: , line:167:11, endln:167:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_if_else: , line:168:2, endln:171:23
        |vpiParent:
        \_event_control: , line:167:9, endln:167:25
        |vpiCondition:
        \_ref_obj: (work@shalfband.i_reset), line:168:6, endln:168:13
          |vpiParent:
          \_event_control: , line:167:9, endln:167:25
          |vpiName:i_reset
          |vpiFullName:work@shalfband.i_reset
          |vpiActual:
          \_logic_net: (work@shalfband.i_reset), line:41:25, endln:41:32
        |vpiStmt:
        \_assignment: , line:169:3, endln:169:18
          |vpiParent:
          \_if_else: , line:168:2, endln:171:23
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:169:17, endln:169:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@shalfband.mid_sample), line:169:3, endln:169:13
            |vpiParent:
            \_assignment: , line:169:3, endln:169:18
            |vpiName:mid_sample
            |vpiFullName:work@shalfband.mid_sample
            |vpiActual:
            \_logic_net: (work@shalfband.mid_sample), line:102:39, endln:102:49
        |vpiElseStmt:
        \_if_stmt: , line:170:7, endln:171:23
          |vpiParent:
          \_if_else: , line:168:2, endln:171:23
          |vpiCondition:
          \_ref_obj: (work@shalfband.i_ce), line:170:11, endln:170:15
            |vpiParent:
            \_if_else: , line:168:2, endln:171:23
            |vpiName:i_ce
            |vpiFullName:work@shalfband.i_ce
            |vpiActual:
            \_logic_net: (work@shalfband.i_ce), line:41:51, endln:41:55
          |vpiStmt:
          \_assignment: , line:171:3, endln:171:22
            |vpiParent:
            \_if_stmt: , line:170:7, endln:171:23
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@shalfband.dleft), line:171:17, endln:171:22
              |vpiParent:
              \_assignment: , line:171:3, endln:171:22
              |vpiName:dleft
              |vpiFullName:work@shalfband.dleft
              |vpiActual:
              \_logic_net: (work@shalfband.dleft), line:102:24, endln:102:29
            |vpiLhs:
            \_ref_obj: (work@shalfband.mid_sample), line:171:3, endln:171:13
              |vpiParent:
              \_assignment: , line:171:3, endln:171:22
              |vpiName:mid_sample
              |vpiFullName:work@shalfband.mid_sample
              |vpiActual:
              \_logic_net: (work@shalfband.mid_sample), line:102:39, endln:102:49
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:192:2, endln:192:28
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_assignment: , line:192:10, endln:192:27
      |vpiParent:
      \_initial: , line:192:2, endln:192:28
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:192:23, endln:192:27
        |vpiDecompile:4'h0
        |vpiSize:4
        |HEX:0
        |vpiConstType:5
      |vpiLhs:
      \_ref_obj: (work@shalfband.pre_acc_ce), line:192:10, endln:192:20
        |vpiParent:
        \_assignment: , line:192:10, endln:192:27
        |vpiName:pre_acc_ce
        |vpiFullName:work@shalfband.pre_acc_ce
        |vpiActual:
        \_logic_net: (work@shalfband.pre_acc_ce), line:191:12, endln:191:22
  |vpiProcess:
  \_always: , line:193:2, endln:201:25
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:193:9, endln:193:25
      |vpiParent:
      \_always: , line:193:2, endln:201:25
      |vpiCondition:
      \_operation: , line:193:11, endln:193:24
        |vpiParent:
        \_event_control: , line:193:9, endln:193:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:193:19, endln:193:24
          |vpiParent:
          \_operation: , line:193:11, endln:193:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_if_else: , line:194:2, endln:201:25
        |vpiParent:
        \_event_control: , line:193:9, endln:193:25
        |vpiCondition:
        \_ref_obj: (work@shalfband.i_reset), line:194:6, endln:194:13
          |vpiParent:
          \_event_control: , line:193:9, endln:193:25
          |vpiName:i_reset
          |vpiFullName:work@shalfband.i_reset
          |vpiActual:
          \_logic_net: (work@shalfband.i_reset), line:41:25, endln:41:32
        |vpiStmt:
        \_assignment: , line:195:3, endln:195:24
          |vpiParent:
          \_if_else: , line:194:2, endln:201:25
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:195:20, endln:195:24
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_bit_select: (work@shalfband.pre_acc_ce), line:195:3, endln:195:16
            |vpiParent:
            \_assignment: , line:195:3, endln:195:24
            |vpiName:pre_acc_ce
            |vpiFullName:work@shalfband.pre_acc_ce
            |vpiIndex:
            \_constant: , line:195:14, endln:195:15
              |vpiParent:
              \_bit_select: (work@shalfband.pre_acc_ce), line:195:3, endln:195:16
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiElseStmt:
        \_if_else: , line:196:7, endln:201:25
          |vpiParent:
          \_if_else: , line:194:2, endln:201:25
          |vpiCondition:
          \_ref_obj: (work@shalfband.i_ce), line:196:11, endln:196:15
            |vpiParent:
            \_if_else: , line:194:2, endln:201:25
            |vpiName:i_ce
            |vpiFullName:work@shalfband.i_ce
            |vpiActual:
            \_logic_net: (work@shalfband.i_ce), line:41:51, endln:41:55
          |vpiStmt:
          \_assignment: , line:197:3, endln:197:24
            |vpiParent:
            \_if_else: , line:196:7, endln:201:25
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:197:20, endln:197:24
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
            |vpiLhs:
            \_bit_select: (work@shalfband.pre_acc_ce), line:197:3, endln:197:16
              |vpiParent:
              \_assignment: , line:197:3, endln:197:24
              |vpiName:pre_acc_ce
              |vpiFullName:work@shalfband.pre_acc_ce
              |vpiIndex:
              \_constant: , line:197:14, endln:197:15
                |vpiParent:
                \_bit_select: (work@shalfband.pre_acc_ce), line:197:3, endln:197:16
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiElseStmt:
          \_if_else: , line:198:7, endln:201:25
            |vpiParent:
            \_if_else: , line:196:7, endln:201:25
            |vpiCondition:
            \_operation: , line:198:11, endln:198:45
              |vpiParent:
              \_if_else: , line:196:7, endln:201:25
              |vpiOpType:26
              |vpiOperand:
              \_bit_select: (work@shalfband.pre_acc_ce), line:198:23, endln:198:24
                |vpiParent:
                \_operation: , line:198:11, endln:198:45
                |vpiName:pre_acc_ce
                |vpiFullName:work@shalfband.pre_acc_ce
                |vpiIndex:
                \_constant: , line:198:23, endln:198:24
                  |vpiParent:
                  \_bit_select: (work@shalfband.pre_acc_ce), line:198:23, endln:198:24
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
              |vpiOperand:
              \_operation: , line:198:29, endln:198:44
                |vpiParent:
                \_operation: , line:198:11, endln:198:45
                |vpiOpType:3
                |vpiOperand:
                \_ref_obj: (work@shalfband.last_tap_index), line:198:30, endln:198:44
                  |vpiParent:
                  \_operation: , line:198:29, endln:198:44
                  |vpiName:last_tap_index
                  |vpiFullName:work@shalfband.last_tap_index
                  |vpiActual:
                  \_logic_net: (work@shalfband.last_tap_index), line:182:9, endln:182:23
            |vpiStmt:
            \_assignment: , line:199:3, endln:199:24
              |vpiParent:
              \_if_else: , line:198:7, endln:201:25
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:199:20, endln:199:24
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
              |vpiLhs:
              \_bit_select: (work@shalfband.pre_acc_ce), line:199:3, endln:199:16
                |vpiParent:
                \_assignment: , line:199:3, endln:199:24
                |vpiName:pre_acc_ce
                |vpiFullName:work@shalfband.pre_acc_ce
                |vpiIndex:
                \_constant: , line:199:14, endln:199:15
                  |vpiParent:
                  \_bit_select: (work@shalfband.pre_acc_ce), line:199:3, endln:199:16
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiElseStmt:
            \_if_stmt: , line:200:7, endln:201:25
              |vpiParent:
              \_if_else: , line:198:7, endln:201:25
              |vpiCondition:
              \_operation: , line:200:11, endln:200:16
                |vpiParent:
                \_if_else: , line:198:7, endln:201:25
                |vpiOpType:3
                |vpiOperand:
                \_ref_obj: (work@shalfband.m_ce), line:200:12, endln:200:16
                  |vpiParent:
                  \_operation: , line:200:11, endln:200:16
                  |vpiName:m_ce
                  |vpiFullName:work@shalfband.m_ce
                  |vpiActual:
                  \_logic_net: (work@shalfband.m_ce), line:106:6, endln:106:10
              |vpiStmt:
              \_assignment: , line:201:3, endln:201:24
                |vpiParent:
                \_if_stmt: , line:200:7, endln:201:25
                |vpiOpType:82
                |vpiRhs:
                \_constant: , line:201:20, endln:201:24
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_bit_select: (work@shalfband.pre_acc_ce), line:201:3, endln:201:16
                  |vpiParent:
                  \_assignment: , line:201:3, endln:201:24
                  |vpiName:pre_acc_ce
                  |vpiFullName:work@shalfband.pre_acc_ce
                  |vpiIndex:
                  \_constant: , line:201:14, endln:201:15
                    |vpiParent:
                    \_bit_select: (work@shalfband.pre_acc_ce), line:201:3, endln:201:16
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:207:2, endln:212:53
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:207:9, endln:207:25
      |vpiParent:
      \_always: , line:207:2, endln:212:53
      |vpiCondition:
      \_operation: , line:207:11, endln:207:24
        |vpiParent:
        \_event_control: , line:207:9, endln:207:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:207:19, endln:207:24
          |vpiParent:
          \_operation: , line:207:11, endln:207:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_if_else: , line:208:2, endln:212:53
        |vpiParent:
        \_event_control: , line:207:9, endln:207:25
        |vpiCondition:
        \_ref_obj: (work@shalfband.i_reset), line:208:6, endln:208:13
          |vpiParent:
          \_event_control: , line:207:9, endln:207:25
          |vpiName:i_reset
          |vpiFullName:work@shalfband.i_reset
          |vpiActual:
          \_logic_net: (work@shalfband.i_reset), line:41:25, endln:41:32
        |vpiStmt:
        \_assignment: , line:209:3, endln:209:26
          |vpiParent:
          \_if_else: , line:208:2, endln:212:53
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:209:22, endln:209:26
            |vpiDecompile:3'b0
            |vpiSize:3
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_part_select: pre_acc_ce (work@shalfband.pre_acc_ce), line:209:3, endln:209:18
            |vpiParent:
            \_assignment: , line:209:3, endln:209:26
            |vpiName:pre_acc_ce
            |vpiFullName:work@shalfband.pre_acc_ce
            |vpiDefName:pre_acc_ce
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:209:14, endln:209:15
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:209:16, endln:209:17
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
        |vpiElseStmt:
        \_assignment: , line:211:3, endln:212:52
          |vpiParent:
          \_if_else: , line:208:2, endln:212:53
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:211:22, endln:212:52
            |vpiParent:
            \_assignment: , line:211:3, endln:212:52
            |vpiOpType:33
            |vpiOperand:
            \_part_select: pre_acc_ce (work@shalfband.pre_acc_ce), line:211:24, endln:211:39
              |vpiParent:
              \_operation: , line:211:22, endln:212:52
              |vpiName:pre_acc_ce
              |vpiFullName:work@shalfband.pre_acc_ce
              |vpiDefName:pre_acc_ce
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , line:211:35, endln:211:36
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:211:37, endln:211:38
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiOperand:
            \_operation: , line:212:5, endln:212:49
              |vpiParent:
              \_operation: , line:211:22, endln:212:52
              |vpiOpType:27
              |vpiOperand:
              \_ref_obj: (work@shalfband.m_ce), line:212:6, endln:212:10
                |vpiParent:
                \_operation: , line:212:5, endln:212:49
                |vpiName:m_ce
                |vpiFullName:work@shalfband.m_ce
                |vpiActual:
                \_logic_net: (work@shalfband.m_ce), line:106:6, endln:106:10
              |vpiOperand:
              \_operation: , line:212:14, endln:212:48
                |vpiParent:
                \_operation: , line:212:5, endln:212:49
                |vpiOpType:26
                |vpiOperand:
                \_bit_select: (work@shalfband.pre_acc_ce), line:212:26, endln:212:27
                  |vpiParent:
                  \_operation: , line:212:14, endln:212:48
                  |vpiName:pre_acc_ce
                  |vpiFullName:work@shalfband.pre_acc_ce
                  |vpiIndex:
                  \_constant: , line:212:26, endln:212:27
                    |vpiParent:
                    \_bit_select: (work@shalfband.pre_acc_ce), line:212:26, endln:212:27
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiOperand:
                \_operation: , line:212:32, endln:212:47
                  |vpiParent:
                  \_operation: , line:212:14, endln:212:48
                  |vpiOpType:3
                  |vpiOperand:
                  \_ref_obj: (work@shalfband.last_tap_index), line:212:33, endln:212:47
                    |vpiParent:
                    \_operation: , line:212:32, endln:212:47
                    |vpiName:last_tap_index
                    |vpiFullName:work@shalfband.last_tap_index
                    |vpiActual:
                    \_logic_net: (work@shalfband.last_tap_index), line:182:9, endln:182:23
          |vpiLhs:
          \_part_select: pre_acc_ce (work@shalfband.pre_acc_ce), line:211:3, endln:211:18
            |vpiParent:
            \_assignment: , line:211:3, endln:212:52
            |vpiName:pre_acc_ce
            |vpiFullName:work@shalfband.pre_acc_ce
            |vpiDefName:pre_acc_ce
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:211:14, endln:211:15
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:211:16, endln:211:17
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:214:2, endln:214:19
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_assignment: , line:214:10, endln:214:18
      |vpiParent:
      \_initial: , line:214:2, endln:214:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:214:17, endln:214:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@shalfband.lidx), line:214:10, endln:214:14
        |vpiParent:
        \_assignment: , line:214:10, endln:214:18
        |vpiName:lidx
        |vpiFullName:work@shalfband.lidx
        |vpiActual:
        \_logic_net: (work@shalfband.lidx), line:97:28, endln:97:32
  |vpiProcess:
  \_initial: , line:215:2, endln:215:19
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_assignment: , line:215:10, endln:215:18
      |vpiParent:
      \_initial: , line:215:2, endln:215:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:215:17, endln:215:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@shalfband.ridx), line:215:10, endln:215:14
        |vpiParent:
        \_assignment: , line:215:10, endln:215:18
        |vpiName:ridx
        |vpiFullName:work@shalfband.ridx
        |vpiActual:
        \_logic_net: (work@shalfband.ridx), line:97:34, endln:97:38
  |vpiProcess:
  \_always: , line:216:2, endln:229:5
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:216:9, endln:216:25
      |vpiParent:
      \_always: , line:216:2, endln:229:5
      |vpiCondition:
      \_operation: , line:216:11, endln:216:24
        |vpiParent:
        \_event_control: , line:216:9, endln:216:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:216:19, endln:216:24
          |vpiParent:
          \_operation: , line:216:11, endln:216:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_if_else: , line:217:2, endln:229:5
        |vpiParent:
        \_event_control: , line:216:9, endln:216:25
        |vpiCondition:
        \_ref_obj: (work@shalfband.i_reset), line:217:6, endln:217:13
          |vpiParent:
          \_event_control: , line:216:9, endln:216:25
          |vpiName:i_reset
          |vpiFullName:work@shalfband.i_reset
          |vpiActual:
          \_logic_net: (work@shalfband.i_reset), line:41:25, endln:41:32
        |vpiStmt:
        \_begin: (work@shalfband), line:218:2, endln:221:5
          |vpiParent:
          \_if_else: , line:217:2, endln:229:5
          |vpiFullName:work@shalfband
          |vpiStmt:
          \_assignment: , line:219:3, endln:219:12
            |vpiParent:
            \_begin: (work@shalfband), line:218:2, endln:221:5
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:219:11, endln:219:12
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@shalfband.lidx), line:219:3, endln:219:7
              |vpiParent:
              \_assignment: , line:219:3, endln:219:12
              |vpiName:lidx
              |vpiFullName:work@shalfband.lidx
              |vpiActual:
              \_logic_net: (work@shalfband.lidx), line:97:28, endln:97:32
          |vpiStmt:
          \_assignment: , line:220:3, endln:220:12
            |vpiParent:
            \_begin: (work@shalfband), line:218:2, endln:221:5
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:220:11, endln:220:12
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@shalfband.ridx), line:220:3, endln:220:7
              |vpiParent:
              \_assignment: , line:220:3, endln:220:12
              |vpiName:ridx
              |vpiFullName:work@shalfband.ridx
              |vpiActual:
              \_logic_net: (work@shalfband.ridx), line:97:34, endln:97:38
        |vpiElseStmt:
        \_if_else: , line:221:11, endln:229:5
          |vpiParent:
          \_if_else: , line:217:2, endln:229:5
          |vpiCondition:
          \_ref_obj: (work@shalfband.i_ce), line:221:15, endln:221:19
            |vpiParent:
            \_if_else: , line:217:2, endln:229:5
            |vpiName:i_ce
            |vpiFullName:work@shalfband.i_ce
            |vpiActual:
            \_logic_net: (work@shalfband.i_ce), line:41:51, endln:41:55
          |vpiStmt:
          \_begin: (work@shalfband), line:222:2, endln:225:5
            |vpiParent:
            \_if_else: , line:221:11, endln:229:5
            |vpiFullName:work@shalfband
            |vpiStmt:
            \_assignment: , line:223:3, endln:223:16
              |vpiParent:
              \_begin: (work@shalfband), line:222:2, endln:225:5
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@shalfband.dwidx), line:223:11, endln:223:16
                |vpiParent:
                \_assignment: , line:223:3, endln:223:16
                |vpiName:dwidx
                |vpiFullName:work@shalfband.dwidx
                |vpiActual:
                \_logic_net: (work@shalfband.dwidx), line:97:21, endln:97:26
              |vpiLhs:
              \_ref_obj: (work@shalfband.lidx), line:223:3, endln:223:7
                |vpiParent:
                \_assignment: , line:223:3, endln:223:16
                |vpiName:lidx
                |vpiFullName:work@shalfband.lidx
                |vpiActual:
                \_logic_net: (work@shalfband.lidx), line:97:28, endln:97:32
            |vpiStmt:
            \_assignment: , line:224:3, endln:224:41
              |vpiParent:
              \_begin: (work@shalfband), line:222:2, endln:225:5
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:224:11, endln:224:41
                |vpiParent:
                \_assignment: , line:224:3, endln:224:41
                |vpiOpType:24
                |vpiOperand:
                \_operation: , line:224:11, endln:224:39
                  |vpiParent:
                  \_operation: , line:224:11, endln:224:41
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@shalfband.dwidx), line:224:11, endln:224:16
                    |vpiParent:
                    \_operation: , line:224:11, endln:224:39
                    |vpiName:dwidx
                    |vpiFullName:work@shalfband.dwidx
                    |vpiActual:
                    \_logic_net: (work@shalfband.dwidx), line:97:21, endln:97:26
                  |vpiOperand:
                  \_part_select: HALFTAPS (work@shalfband.HALFTAPS), line:224:18, endln:224:38
                    |vpiParent:
                    \_operation: , line:224:11, endln:224:39
                    |vpiName:HALFTAPS
                    |vpiFullName:work@shalfband.HALFTAPS
                    |vpiDefName:HALFTAPS
                    |vpiConstantSelect:1
                    |vpiLeftRange:
                    \_operation: , line:224:27, endln:224:35
                      |vpiParent:
                      \_part_select: HALFTAPS (work@shalfband.HALFTAPS), line:224:18, endln:224:38
                      |vpiOpType:11
                      |vpiOperand:
                      \_ref_obj: (work@shalfband.HALFTAPS.LGNMEM), line:224:27, endln:224:33
                        |vpiParent:
                        \_operation: , line:224:27, endln:224:35
                        |vpiName:LGNMEM
                        |vpiFullName:work@shalfband.HALFTAPS.LGNMEM
                      |vpiOperand:
                      \_constant: , line:224:34, endln:224:35
                        |vpiParent:
                        \_operation: , line:224:27, endln:224:35
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiRightRange:
                    \_constant: , line:224:36, endln:224:37
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                |vpiOperand:
                \_constant: , line:224:40, endln:224:41
                  |vpiParent:
                  \_operation: , line:224:11, endln:224:41
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@shalfband.ridx), line:224:3, endln:224:7
                |vpiParent:
                \_assignment: , line:224:3, endln:224:41
                |vpiName:ridx
                |vpiFullName:work@shalfband.ridx
                |vpiActual:
                \_logic_net: (work@shalfband.ridx), line:97:34, endln:97:38
          |vpiElseStmt:
          \_if_stmt: , line:225:11, endln:229:5
            |vpiParent:
            \_if_else: , line:221:11, endln:229:5
            |vpiCondition:
            \_operation: , line:225:15, endln:225:41
              |vpiParent:
              \_if_else: , line:221:11, endln:229:5
              |vpiOpType:27
              |vpiOperand:
              \_ref_obj: (work@shalfband.m_ce), line:225:16, endln:225:20
                |vpiParent:
                \_operation: , line:225:15, endln:225:41
                |vpiName:m_ce
                |vpiFullName:work@shalfband.m_ce
                |vpiActual:
                \_logic_net: (work@shalfband.m_ce), line:106:6, endln:106:10
              |vpiOperand:
              \_operation: , line:225:24, endln:225:40
                |vpiParent:
                \_operation: , line:225:15, endln:225:41
                |vpiOpType:3
                |vpiOperand:
                \_ref_obj: (work@shalfband.last_data_index), line:225:25, endln:225:40
                  |vpiParent:
                  \_operation: , line:225:24, endln:225:40
                  |vpiName:last_data_index
                  |vpiFullName:work@shalfband.last_data_index
                  |vpiActual:
                  \_logic_net: (work@shalfband.last_data_index), line:182:25, endln:182:40
            |vpiStmt:
            \_begin: (work@shalfband), line:226:2, endln:229:5
              |vpiParent:
              \_if_stmt: , line:225:11, endln:229:5
              |vpiFullName:work@shalfband
              |vpiStmt:
              \_assignment: , line:227:3, endln:227:19
                |vpiParent:
                \_begin: (work@shalfband), line:226:2, endln:229:5
                |vpiOpType:82
                |vpiRhs:
                \_operation: , line:227:11, endln:227:19
                  |vpiParent:
                  \_assignment: , line:227:3, endln:227:19
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@shalfband.lidx), line:227:11, endln:227:15
                    |vpiParent:
                    \_operation: , line:227:11, endln:227:19
                    |vpiName:lidx
                    |vpiFullName:work@shalfband.lidx
                    |vpiActual:
                    \_logic_net: (work@shalfband.lidx), line:97:28, endln:97:32
                  |vpiOperand:
                  \_constant: , line:227:18, endln:227:19
                    |vpiParent:
                    \_operation: , line:227:11, endln:227:19
                    |vpiDecompile:2
                    |vpiSize:64
                    |UINT:2
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@shalfband.lidx), line:227:3, endln:227:7
                  |vpiParent:
                  \_assignment: , line:227:3, endln:227:19
                  |vpiName:lidx
                  |vpiFullName:work@shalfband.lidx
                  |vpiActual:
                  \_logic_net: (work@shalfband.lidx), line:97:28, endln:97:32
              |vpiStmt:
              \_assignment: , line:228:3, endln:228:19
                |vpiParent:
                \_begin: (work@shalfband), line:226:2, endln:229:5
                |vpiOpType:82
                |vpiRhs:
                \_operation: , line:228:11, endln:228:19
                  |vpiParent:
                  \_assignment: , line:228:3, endln:228:19
                  |vpiOpType:24
                  |vpiOperand:
                  \_ref_obj: (work@shalfband.ridx), line:228:11, endln:228:15
                    |vpiParent:
                    \_operation: , line:228:11, endln:228:19
                    |vpiName:ridx
                    |vpiFullName:work@shalfband.ridx
                    |vpiActual:
                    \_logic_net: (work@shalfband.ridx), line:97:34, endln:97:38
                  |vpiOperand:
                  \_constant: , line:228:18, endln:228:19
                    |vpiParent:
                    \_operation: , line:228:11, endln:228:19
                    |vpiDecompile:2
                    |vpiSize:64
                    |UINT:2
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@shalfband.ridx), line:228:3, endln:228:7
                  |vpiParent:
                  \_assignment: , line:228:3, endln:228:19
                  |vpiName:ridx
                  |vpiFullName:work@shalfband.ridx
                  |vpiActual:
                  \_logic_net: (work@shalfband.ridx), line:97:34, endln:97:38
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:232:2, endln:232:19
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_assignment: , line:232:10, endln:232:18
      |vpiParent:
      \_initial: , line:232:2, endln:232:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:232:17, endln:232:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@shalfband.tidx), line:232:10, endln:232:14
        |vpiParent:
        \_assignment: , line:232:10, endln:232:18
        |vpiName:tidx
        |vpiFullName:work@shalfband.tidx
        |vpiActual:
        \_logic_net: (work@shalfband.tidx), line:98:22, endln:98:26
  |vpiProcess:
  \_always: , line:233:2, endln:239:23
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:233:9, endln:233:25
      |vpiParent:
      \_always: , line:233:2, endln:239:23
      |vpiCondition:
      \_operation: , line:233:11, endln:233:24
        |vpiParent:
        \_event_control: , line:233:9, endln:233:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:233:19, endln:233:24
          |vpiParent:
          \_operation: , line:233:11, endln:233:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_if_else: , line:234:2, endln:239:23
        |vpiParent:
        \_event_control: , line:233:9, endln:233:25
        |vpiCondition:
        \_ref_obj: (work@shalfband.i_reset), line:234:6, endln:234:13
          |vpiParent:
          \_event_control: , line:233:9, endln:233:25
          |vpiName:i_reset
          |vpiFullName:work@shalfband.i_reset
          |vpiActual:
          \_logic_net: (work@shalfband.i_reset), line:41:25, endln:41:32
        |vpiStmt:
        \_assignment: , line:235:3, endln:235:12
          |vpiParent:
          \_if_else: , line:234:2, endln:239:23
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:235:11, endln:235:12
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@shalfband.tidx), line:235:3, endln:235:7
            |vpiParent:
            \_assignment: , line:235:3, endln:235:12
            |vpiName:tidx
            |vpiFullName:work@shalfband.tidx
            |vpiActual:
            \_logic_net: (work@shalfband.tidx), line:98:22, endln:98:26
        |vpiElseStmt:
        \_if_else: , line:236:7, endln:239:23
          |vpiParent:
          \_if_else: , line:234:2, endln:239:23
          |vpiCondition:
          \_ref_obj: (work@shalfband.m_ce), line:236:11, endln:236:15
            |vpiParent:
            \_if_else: , line:234:2, endln:239:23
            |vpiName:m_ce
            |vpiFullName:work@shalfband.m_ce
            |vpiActual:
            \_logic_net: (work@shalfband.m_ce), line:106:6, endln:106:10
          |vpiStmt:
          \_assignment: , line:237:3, endln:237:12
            |vpiParent:
            \_if_else: , line:236:7, endln:239:23
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:237:11, endln:237:12
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@shalfband.tidx), line:237:3, endln:237:7
              |vpiParent:
              \_assignment: , line:237:3, endln:237:12
              |vpiName:tidx
              |vpiFullName:work@shalfband.tidx
              |vpiActual:
              \_logic_net: (work@shalfband.tidx), line:98:22, endln:98:26
          |vpiElseStmt:
          \_if_stmt: , line:238:7, endln:239:23
            |vpiParent:
            \_if_else: , line:236:7, endln:239:23
            |vpiCondition:
            \_operation: , line:238:11, endln:238:26
              |vpiParent:
              \_if_else: , line:236:7, endln:239:23
              |vpiOpType:3
              |vpiOperand:
              \_ref_obj: (work@shalfband.last_tap_index), line:238:12, endln:238:26
                |vpiParent:
                \_operation: , line:238:11, endln:238:26
                |vpiName:last_tap_index
                |vpiFullName:work@shalfband.last_tap_index
                |vpiActual:
                \_logic_net: (work@shalfband.last_tap_index), line:182:9, endln:182:23
            |vpiStmt:
            \_assignment: , line:239:3, endln:239:22
              |vpiParent:
              \_if_stmt: , line:238:7, endln:239:23
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:239:11, endln:239:22
                |vpiParent:
                \_assignment: , line:239:3, endln:239:22
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@shalfband.tidx), line:239:11, endln:239:15
                  |vpiParent:
                  \_operation: , line:239:11, endln:239:22
                  |vpiName:tidx
                  |vpiFullName:work@shalfband.tidx
                  |vpiActual:
                  \_logic_net: (work@shalfband.tidx), line:98:22, endln:98:26
                |vpiOperand:
                \_constant: , line:239:18, endln:239:22
                  |vpiParent:
                  \_operation: , line:239:11, endln:239:22
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@shalfband.tidx), line:239:3, endln:239:7
                |vpiParent:
                \_assignment: , line:239:3, endln:239:22
                |vpiName:tidx
                |vpiFullName:work@shalfband.tidx
                |vpiActual:
                \_logic_net: (work@shalfband.tidx), line:98:22, endln:98:26
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:249:2, endln:249:22
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_assignment: , line:249:10, endln:249:21
      |vpiParent:
      \_initial: , line:249:2, endln:249:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:249:17, endln:249:21
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiLhs:
      \_ref_obj: (work@shalfband.m_ce), line:249:10, endln:249:14
        |vpiParent:
        \_assignment: , line:249:10, endln:249:21
        |vpiName:m_ce
        |vpiFullName:work@shalfband.m_ce
        |vpiActual:
        \_logic_net: (work@shalfband.m_ce), line:106:6, endln:106:10
  |vpiProcess:
  \_always: , line:250:2, endln:251:30
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:250:9, endln:250:25
      |vpiParent:
      \_always: , line:250:2, endln:251:30
      |vpiCondition:
      \_operation: , line:250:11, endln:250:24
        |vpiParent:
        \_event_control: , line:250:9, endln:250:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:250:19, endln:250:24
          |vpiParent:
          \_operation: , line:250:11, endln:250:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_assignment: , line:251:3, endln:251:29
        |vpiParent:
        \_event_control: , line:250:9, endln:250:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:251:11, endln:251:29
          |vpiParent:
          \_assignment: , line:251:3, endln:251:29
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@shalfband.i_ce), line:251:12, endln:251:16
            |vpiParent:
            \_operation: , line:251:11, endln:251:29
            |vpiName:i_ce
            |vpiFullName:work@shalfband.i_ce
            |vpiActual:
            \_logic_net: (work@shalfband.i_ce), line:41:51, endln:41:55
          |vpiOperand:
          \_operation: , line:251:20, endln:251:28
            |vpiParent:
            \_operation: , line:251:11, endln:251:29
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@shalfband.i_reset), line:251:21, endln:251:28
              |vpiParent:
              \_operation: , line:251:20, endln:251:28
              |vpiName:i_reset
              |vpiFullName:work@shalfband.i_reset
              |vpiActual:
              \_logic_net: (work@shalfband.i_reset), line:41:25, endln:41:32
        |vpiLhs:
        \_ref_obj: (work@shalfband.m_ce), line:251:3, endln:251:7
          |vpiParent:
          \_assignment: , line:251:3, endln:251:29
          |vpiName:m_ce
          |vpiFullName:work@shalfband.m_ce
          |vpiActual:
          \_logic_net: (work@shalfband.m_ce), line:106:6, endln:106:10
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:253:2, endln:253:21
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_assignment: , line:253:10, endln:253:20
      |vpiParent:
      \_initial: , line:253:2, endln:253:21
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:253:19, endln:253:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@shalfband.dleft), line:253:10, endln:253:15
        |vpiParent:
        \_assignment: , line:253:10, endln:253:20
        |vpiName:dleft
        |vpiFullName:work@shalfband.dleft
        |vpiActual:
        \_logic_net: (work@shalfband.dleft), line:102:24, endln:102:29
  |vpiProcess:
  \_initial: , line:254:2, endln:254:21
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_assignment: , line:254:10, endln:254:20
      |vpiParent:
      \_initial: , line:254:2, endln:254:21
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:254:19, endln:254:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@shalfband.dright), line:254:10, endln:254:16
        |vpiParent:
        \_assignment: , line:254:10, endln:254:20
        |vpiName:dright
        |vpiFullName:work@shalfband.dright
        |vpiActual:
        \_logic_net: (work@shalfband.dright), line:102:31, endln:102:37
  |vpiProcess:
  \_always: , line:255:2, endln:261:5
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:255:9, endln:255:25
      |vpiParent:
      \_always: , line:255:2, endln:261:5
      |vpiCondition:
      \_operation: , line:255:11, endln:255:24
        |vpiParent:
        \_event_control: , line:255:9, endln:255:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:255:19, endln:255:24
          |vpiParent:
          \_operation: , line:255:11, endln:255:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_begin: (work@shalfband), line:256:2, endln:261:5
        |vpiParent:
        \_event_control: , line:255:9, endln:255:25
        |vpiFullName:work@shalfband
        |vpiStmt:
        \_assignment: , line:259:3, endln:259:24
          |vpiParent:
          \_begin: (work@shalfband), line:256:2, endln:261:5
          |vpiOpType:82
          |vpiRhs:
          \_bit_select: (work@shalfband.dmem1), line:259:19, endln:259:23
            |vpiParent:
            \_assignment: , line:259:3, endln:259:24
            |vpiName:dmem1
            |vpiFullName:work@shalfband.dmem1
            |vpiIndex:
            \_ref_obj: (work@shalfband.lidx), line:259:19, endln:259:23
              |vpiParent:
              \_bit_select: (work@shalfband.dmem1), line:259:19, endln:259:23
              |vpiName:lidx
              |vpiFullName:work@shalfband.lidx
              |vpiActual:
              \_logic_net: (work@shalfband.lidx), line:97:28, endln:97:32
          |vpiLhs:
          \_ref_obj: (work@shalfband.dleft), line:259:3, endln:259:8
            |vpiParent:
            \_assignment: , line:259:3, endln:259:24
            |vpiName:dleft
            |vpiFullName:work@shalfband.dleft
            |vpiActual:
            \_logic_net: (work@shalfband.dleft), line:102:24, endln:102:29
        |vpiStmt:
        \_assignment: , line:260:3, endln:260:24
          |vpiParent:
          \_begin: (work@shalfband), line:256:2, endln:261:5
          |vpiOpType:82
          |vpiRhs:
          \_bit_select: (work@shalfband.dmem2), line:260:19, endln:260:23
            |vpiParent:
            \_assignment: , line:260:3, endln:260:24
            |vpiName:dmem2
            |vpiFullName:work@shalfband.dmem2
            |vpiIndex:
            \_ref_obj: (work@shalfband.ridx), line:260:19, endln:260:23
              |vpiParent:
              \_bit_select: (work@shalfband.dmem2), line:260:19, endln:260:23
              |vpiName:ridx
              |vpiFullName:work@shalfband.ridx
              |vpiActual:
              \_logic_net: (work@shalfband.ridx), line:97:34, endln:97:38
          |vpiLhs:
          \_ref_obj: (work@shalfband.dright), line:260:3, endln:260:9
            |vpiParent:
            \_assignment: , line:260:3, endln:260:24
            |vpiName:dright
            |vpiFullName:work@shalfband.dright
            |vpiActual:
            \_logic_net: (work@shalfband.dright), line:102:31, endln:102:37
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:267:2, endln:267:19
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_assignment: , line:267:10, endln:267:18
      |vpiParent:
      \_initial: , line:267:2, endln:267:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:267:17, endln:267:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@shalfband.d_ce), line:267:10, endln:267:14
        |vpiParent:
        \_assignment: , line:267:10, endln:267:18
        |vpiName:d_ce
        |vpiFullName:work@shalfband.d_ce
        |vpiActual:
        \_logic_net: (work@shalfband.d_ce), line:106:12, endln:106:16
  |vpiProcess:
  \_always: , line:268:2, endln:269:30
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:268:9, endln:268:25
      |vpiParent:
      \_always: , line:268:2, endln:269:30
      |vpiCondition:
      \_operation: , line:268:11, endln:268:24
        |vpiParent:
        \_event_control: , line:268:9, endln:268:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:268:19, endln:268:24
          |vpiParent:
          \_operation: , line:268:11, endln:268:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_assignment: , line:269:3, endln:269:29
        |vpiParent:
        \_event_control: , line:268:9, endln:268:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:269:11, endln:269:29
          |vpiParent:
          \_assignment: , line:269:3, endln:269:29
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@shalfband.m_ce), line:269:12, endln:269:16
            |vpiParent:
            \_operation: , line:269:11, endln:269:29
            |vpiName:m_ce
            |vpiFullName:work@shalfband.m_ce
            |vpiActual:
            \_logic_net: (work@shalfband.m_ce), line:106:6, endln:106:10
          |vpiOperand:
          \_operation: , line:269:20, endln:269:28
            |vpiParent:
            \_operation: , line:269:11, endln:269:29
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@shalfband.i_reset), line:269:21, endln:269:28
              |vpiParent:
              \_operation: , line:269:20, endln:269:28
              |vpiName:i_reset
              |vpiFullName:work@shalfband.i_reset
              |vpiActual:
              \_logic_net: (work@shalfband.i_reset), line:41:25, endln:41:32
        |vpiLhs:
        \_ref_obj: (work@shalfband.d_ce), line:269:3, endln:269:7
          |vpiParent:
          \_assignment: , line:269:3, endln:269:29
          |vpiName:d_ce
          |vpiFullName:work@shalfband.d_ce
          |vpiActual:
          \_logic_net: (work@shalfband.d_ce), line:106:12, endln:106:16
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:271:2, endln:271:18
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_assignment: , line:271:10, endln:271:17
      |vpiParent:
      \_initial: , line:271:2, endln:271:18
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:271:16, endln:271:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@shalfband.tap), line:271:10, endln:271:13
        |vpiParent:
        \_assignment: , line:271:10, endln:271:17
        |vpiName:tap
        |vpiFullName:work@shalfband.tap
        |vpiActual:
        \_logic_net: (work@shalfband.tap), line:95:24, endln:95:27
  |vpiProcess:
  \_always: , line:272:2, endln:273:38
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:272:9, endln:272:25
      |vpiParent:
      \_always: , line:272:2, endln:273:38
      |vpiCondition:
      \_operation: , line:272:11, endln:272:24
        |vpiParent:
        \_event_control: , line:272:9, endln:272:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:272:19, endln:272:24
          |vpiParent:
          \_operation: , line:272:11, endln:272:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_assignment: , line:273:3, endln:273:37
        |vpiParent:
        \_event_control: , line:272:9, endln:272:25
        |vpiOpType:82
        |vpiRhs:
        \_bit_select: (work@shalfband.tapmem), line:273:17, endln:273:36
          |vpiParent:
          \_assignment: , line:273:3, endln:273:37
          |vpiName:tapmem
          |vpiFullName:work@shalfband.tapmem
          |vpiIndex:
          \_part_select: tidx (work@shalfband.tapmem.tidx), line:273:17, endln:273:36
            |vpiParent:
            \_bit_select: (work@shalfband.tapmem), line:273:17, endln:273:36
            |vpiName:tidx
            |vpiFullName:work@shalfband.tapmem.tidx
            |vpiDefName:tidx
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_operation: , line:273:23, endln:273:32
              |vpiParent:
              \_part_select: tidx (work@shalfband.tapmem.tidx), line:273:17, endln:273:36
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@shalfband.tapmem.tidx.LGNCOEF), line:273:23, endln:273:30
                |vpiParent:
                \_operation: , line:273:23, endln:273:32
                |vpiName:LGNCOEF
                |vpiFullName:work@shalfband.tapmem.tidx.LGNCOEF
              |vpiOperand:
              \_constant: , line:273:31, endln:273:32
                |vpiParent:
                \_operation: , line:273:23, endln:273:32
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:273:34, endln:273:35
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@shalfband.tap), line:273:3, endln:273:6
          |vpiParent:
          \_assignment: , line:273:3, endln:273:37
          |vpiName:tap
          |vpiFullName:work@shalfband.tap
          |vpiActual:
          \_logic_net: (work@shalfband.tap), line:95:24, endln:95:27
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:275:2, endln:275:19
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_assignment: , line:275:10, endln:275:18
      |vpiParent:
      \_initial: , line:275:2, endln:275:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:275:17, endln:275:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@shalfband.dsum), line:275:10, endln:275:14
        |vpiParent:
        \_assignment: , line:275:10, endln:275:18
        |vpiName:dsum
        |vpiFullName:work@shalfband.dsum
        |vpiActual:
        \_logic_net: (work@shalfband.dsum), line:103:20, endln:103:24
  |vpiProcess:
  \_always: , line:276:2, endln:282:28
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:276:9, endln:276:25
      |vpiParent:
      \_always: , line:276:2, endln:282:28
      |vpiCondition:
      \_operation: , line:276:11, endln:276:24
        |vpiParent:
        \_event_control: , line:276:9, endln:276:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:276:19, endln:276:24
          |vpiParent:
          \_operation: , line:276:11, endln:276:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_if_else: , line:277:2, endln:282:28
        |vpiParent:
        \_event_control: , line:276:9, endln:276:25
        |vpiCondition:
        \_ref_obj: (work@shalfband.i_reset), line:277:6, endln:277:13
          |vpiParent:
          \_event_control: , line:276:9, endln:276:25
          |vpiName:i_reset
          |vpiFullName:work@shalfband.i_reset
          |vpiActual:
          \_logic_net: (work@shalfband.i_reset), line:41:25, endln:41:32
        |vpiStmt:
        \_assignment: , line:278:3, endln:278:12
          |vpiParent:
          \_if_else: , line:277:2, endln:282:28
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:278:11, endln:278:12
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@shalfband.dsum), line:278:3, endln:278:7
            |vpiParent:
            \_assignment: , line:278:3, endln:278:12
            |vpiName:dsum
            |vpiFullName:work@shalfband.dsum
            |vpiActual:
            \_logic_net: (work@shalfband.dsum), line:103:20, endln:103:24
        |vpiElseStmt:
        \_if_else: , line:279:7, endln:282:28
          |vpiParent:
          \_if_else: , line:277:2, endln:282:28
          |vpiCondition:
          \_ref_obj: (work@shalfband.OPT_HILBERT), line:279:11, endln:279:22
            |vpiParent:
            \_if_else: , line:277:2, endln:282:28
            |vpiName:OPT_HILBERT
            |vpiFullName:work@shalfband.OPT_HILBERT
          |vpiStmt:
          \_assignment: , line:280:3, endln:280:27
            |vpiParent:
            \_if_else: , line:279:7, endln:282:28
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:280:13, endln:280:27
              |vpiParent:
              \_assignment: , line:280:3, endln:280:27
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@shalfband.dleft), line:280:13, endln:280:18
                |vpiParent:
                \_operation: , line:280:13, endln:280:27
                |vpiName:dleft
                |vpiFullName:work@shalfband.dleft
                |vpiActual:
                \_logic_net: (work@shalfband.dleft), line:102:24, endln:102:29
              |vpiOperand:
              \_ref_obj: (work@shalfband.dright), line:280:21, endln:280:27
                |vpiParent:
                \_operation: , line:280:13, endln:280:27
                |vpiName:dright
                |vpiFullName:work@shalfband.dright
                |vpiActual:
                \_logic_net: (work@shalfband.dright), line:102:31, endln:102:37
            |vpiLhs:
            \_ref_obj: (work@shalfband.dsum), line:280:3, endln:280:7
              |vpiParent:
              \_assignment: , line:280:3, endln:280:27
              |vpiName:dsum
              |vpiFullName:work@shalfband.dsum
              |vpiActual:
              \_logic_net: (work@shalfband.dsum), line:103:20, endln:103:24
          |vpiElseStmt:
          \_assignment: , line:282:3, endln:282:27
            |vpiParent:
            \_if_else: , line:279:7, endln:282:28
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:282:13, endln:282:27
              |vpiParent:
              \_assignment: , line:282:3, endln:282:27
              |vpiOpType:24
              |vpiOperand:
              \_ref_obj: (work@shalfband.dleft), line:282:13, endln:282:18
                |vpiParent:
                \_operation: , line:282:13, endln:282:27
                |vpiName:dleft
                |vpiFullName:work@shalfband.dleft
                |vpiActual:
                \_logic_net: (work@shalfband.dleft), line:102:24, endln:102:29
              |vpiOperand:
              \_ref_obj: (work@shalfband.dright), line:282:21, endln:282:27
                |vpiParent:
                \_operation: , line:282:13, endln:282:27
                |vpiName:dright
                |vpiFullName:work@shalfband.dright
                |vpiActual:
                \_logic_net: (work@shalfband.dright), line:102:31, endln:102:37
            |vpiLhs:
            \_ref_obj: (work@shalfband.dsum), line:282:3, endln:282:7
              |vpiParent:
              \_assignment: , line:282:3, endln:282:27
              |vpiName:dsum
              |vpiFullName:work@shalfband.dsum
              |vpiActual:
              \_logic_net: (work@shalfband.dsum), line:103:20, endln:103:24
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:285:2, endln:285:19
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_assignment: , line:285:10, endln:285:18
      |vpiParent:
      \_initial: , line:285:2, endln:285:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:285:17, endln:285:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@shalfband.s_ce), line:285:10, endln:285:14
        |vpiParent:
        \_assignment: , line:285:10, endln:285:18
        |vpiName:s_ce
        |vpiFullName:work@shalfband.s_ce
        |vpiActual:
        \_logic_net: (work@shalfband.s_ce), line:106:18, endln:106:22
  |vpiProcess:
  \_always: , line:286:2, endln:287:30
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:286:9, endln:286:25
      |vpiParent:
      \_always: , line:286:2, endln:287:30
      |vpiCondition:
      \_operation: , line:286:11, endln:286:24
        |vpiParent:
        \_event_control: , line:286:9, endln:286:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:286:19, endln:286:24
          |vpiParent:
          \_operation: , line:286:11, endln:286:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_assignment: , line:287:3, endln:287:29
        |vpiParent:
        \_event_control: , line:286:9, endln:286:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:287:11, endln:287:29
          |vpiParent:
          \_assignment: , line:287:3, endln:287:29
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@shalfband.d_ce), line:287:12, endln:287:16
            |vpiParent:
            \_operation: , line:287:11, endln:287:29
            |vpiName:d_ce
            |vpiFullName:work@shalfband.d_ce
            |vpiActual:
            \_logic_net: (work@shalfband.d_ce), line:106:12, endln:106:16
          |vpiOperand:
          \_operation: , line:287:20, endln:287:28
            |vpiParent:
            \_operation: , line:287:11, endln:287:29
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@shalfband.i_reset), line:287:21, endln:287:28
              |vpiParent:
              \_operation: , line:287:20, endln:287:28
              |vpiName:i_reset
              |vpiFullName:work@shalfband.i_reset
              |vpiActual:
              \_logic_net: (work@shalfband.i_reset), line:41:25, endln:41:32
        |vpiLhs:
        \_ref_obj: (work@shalfband.s_ce), line:287:3, endln:287:7
          |vpiParent:
          \_assignment: , line:287:3, endln:287:29
          |vpiName:s_ce
          |vpiFullName:work@shalfband.s_ce
          |vpiActual:
          \_logic_net: (work@shalfband.s_ce), line:106:18, endln:106:22
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:293:2, endln:293:22
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_assignment: , line:293:10, endln:293:21
      |vpiParent:
      \_initial: , line:293:2, endln:293:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:293:20, endln:293:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@shalfband.product), line:293:10, endln:293:17
        |vpiParent:
        \_assignment: , line:293:10, endln:293:21
        |vpiName:product
        |vpiFullName:work@shalfband.product
        |vpiActual:
        \_logic_net: (work@shalfband.product), line:109:27, endln:109:34
  |vpiProcess:
  \_always: , line:294:2, endln:295:25
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:294:9, endln:294:25
      |vpiParent:
      \_always: , line:294:2, endln:295:25
      |vpiCondition:
      \_operation: , line:294:11, endln:294:24
        |vpiParent:
        \_event_control: , line:294:9, endln:294:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:294:19, endln:294:24
          |vpiParent:
          \_operation: , line:294:11, endln:294:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_assignment: , line:295:3, endln:295:24
        |vpiParent:
        \_event_control: , line:294:9, endln:294:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:295:14, endln:295:24
          |vpiParent:
          \_assignment: , line:295:3, endln:295:24
          |vpiOpType:25
          |vpiOperand:
          \_ref_obj: (work@shalfband.tap), line:295:14, endln:295:17
            |vpiParent:
            \_operation: , line:295:14, endln:295:24
            |vpiName:tap
            |vpiFullName:work@shalfband.tap
            |vpiActual:
            \_logic_net: (work@shalfband.tap), line:95:24, endln:95:27
          |vpiOperand:
          \_ref_obj: (work@shalfband.dsum), line:295:20, endln:295:24
            |vpiParent:
            \_operation: , line:295:14, endln:295:24
            |vpiName:dsum
            |vpiFullName:work@shalfband.dsum
            |vpiActual:
            \_logic_net: (work@shalfband.dsum), line:103:20, endln:103:24
        |vpiLhs:
        \_ref_obj: (work@shalfband.product), line:295:3, endln:295:10
          |vpiParent:
          \_assignment: , line:295:3, endln:295:24
          |vpiName:product
          |vpiFullName:work@shalfband.product
          |vpiActual:
          \_logic_net: (work@shalfband.product), line:109:27, endln:109:34
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:298:2, endln:298:22
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_assignment: , line:298:10, endln:298:21
      |vpiParent:
      \_initial: , line:298:2, endln:298:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:298:20, endln:298:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@shalfband.midprod), line:298:10, endln:298:17
        |vpiParent:
        \_assignment: , line:298:10, endln:298:21
        |vpiName:midprod
        |vpiFullName:work@shalfband.midprod
        |vpiActual:
        \_logic_net: (work@shalfband.midprod), line:297:15, endln:297:22
  |vpiProcess:
  \_always: , line:299:2, endln:305:49
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:299:9, endln:299:25
      |vpiParent:
      \_always: , line:299:2, endln:305:49
      |vpiCondition:
      \_operation: , line:299:11, endln:299:24
        |vpiParent:
        \_event_control: , line:299:9, endln:299:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:299:19, endln:299:24
          |vpiParent:
          \_operation: , line:299:11, endln:299:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_if_else: , line:300:2, endln:305:49
        |vpiParent:
        \_event_control: , line:299:9, endln:299:25
        |vpiCondition:
        \_ref_obj: (work@shalfband.i_reset), line:300:6, endln:300:13
          |vpiParent:
          \_event_control: , line:299:9, endln:299:25
          |vpiName:i_reset
          |vpiFullName:work@shalfband.i_reset
          |vpiActual:
          \_logic_net: (work@shalfband.i_reset), line:41:25, endln:41:32
        |vpiStmt:
        \_assignment: , line:301:3, endln:301:15
          |vpiParent:
          \_if_else: , line:300:2, endln:305:49
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:301:14, endln:301:15
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@shalfband.midprod), line:301:3, endln:301:10
            |vpiParent:
            \_assignment: , line:301:3, endln:301:15
            |vpiName:midprod
            |vpiFullName:work@shalfband.midprod
            |vpiActual:
            \_logic_net: (work@shalfband.midprod), line:297:15, endln:297:22
        |vpiElseStmt:
        \_if_stmt: , line:302:7, endln:305:49
          |vpiParent:
          \_if_else: , line:300:2, endln:305:49
          |vpiCondition:
          \_ref_obj: (work@shalfband.m_ce), line:302:11, endln:302:15
            |vpiParent:
            \_if_else: , line:300:2, endln:305:49
            |vpiName:m_ce
            |vpiFullName:work@shalfband.m_ce
            |vpiActual:
            \_logic_net: (work@shalfband.m_ce), line:106:6, endln:106:10
          |vpiStmt:
          \_assignment: , line:303:3, endln:305:48
            |vpiParent:
            \_if_stmt: , line:302:7, endln:305:49
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:303:14, endln:305:48
              |vpiParent:
              \_assignment: , line:303:3, endln:305:48
              |vpiOpType:11
              |vpiOperand:
              \_operation: , line:303:14, endln:304:33
                |vpiParent:
                \_operation: , line:303:14, endln:305:48
                |vpiOpType:33
                |vpiOperand:
                \_operation: , line:303:16, endln:303:48
                  |vpiParent:
                  \_operation: , line:303:14, endln:304:33
                  |vpiOpType:34
                  |vpiOperand:
                  \_operation: , line:303:18, endln:303:28
                    |vpiParent:
                    \_operation: , line:303:16, endln:303:48
                    |vpiOpType:24
                    |vpiOperand:
                    \_operation: , line:303:18, endln:303:26
                      |vpiParent:
                      \_operation: , line:303:18, endln:303:28
                      |vpiOpType:11
                      |vpiOperand:
                      \_operation: , line:303:18, endln:303:23
                        |vpiParent:
                        \_operation: , line:303:18, endln:303:26
                        |vpiOpType:11
                        |vpiOperand:
                        \_ref_obj: (work@shalfband.OW), line:303:18, endln:303:20
                          |vpiParent:
                          \_operation: , line:303:18, endln:303:23
                          |vpiName:OW
                          |vpiFullName:work@shalfband.OW
                        |vpiOperand:
                        \_ref_obj: (work@shalfband.IW), line:303:21, endln:303:23
                          |vpiParent:
                          \_operation: , line:303:18, endln:303:23
                          |vpiName:IW
                          |vpiFullName:work@shalfband.IW
                      |vpiOperand:
                      \_ref_obj: (work@shalfband.TW), line:303:24, endln:303:26
                        |vpiParent:
                        \_operation: , line:303:18, endln:303:26
                        |vpiName:TW
                        |vpiFullName:work@shalfband.TW
                    |vpiOperand:
                    \_constant: , line:303:27, endln:303:28
                      |vpiParent:
                      \_operation: , line:303:18, endln:303:28
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiOperand:
                  \_operation: , line:303:29, endln:303:47
                    |vpiParent:
                    \_operation: , line:303:16, endln:303:48
                    |vpiOpType:33
                    |vpiOperand:
                    \_bit_select: (work@shalfband.mid_sample), line:303:41, endln:303:45
                      |vpiParent:
                      \_operation: , line:303:29, endln:303:47
                      |vpiName:mid_sample
                      |vpiFullName:work@shalfband.mid_sample
                      |vpiIndex:
                      \_operation: , line:303:41, endln:303:45
                        |vpiParent:
                        \_bit_select: (work@shalfband.mid_sample), line:303:41, endln:303:45
                        |vpiOpType:11
                        |vpiOperand:
                        \_ref_obj: (work@shalfband.mid_sample.IW), line:303:41, endln:303:43
                          |vpiParent:
                          \_operation: , line:303:41, endln:303:45
                          |vpiName:IW
                          |vpiFullName:work@shalfband.mid_sample.IW
                        |vpiOperand:
                        \_constant: , line:303:44, endln:303:45
                          |vpiParent:
                          \_operation: , line:303:41, endln:303:45
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                |vpiOperand:
                \_ref_obj: (work@shalfband.mid_sample), line:304:6, endln:304:16
                  |vpiParent:
                  \_operation: , line:303:14, endln:304:33
                  |vpiName:mid_sample
                  |vpiFullName:work@shalfband.mid_sample
                  |vpiActual:
                  \_logic_net: (work@shalfband.mid_sample), line:102:39, endln:102:49
                |vpiOperand:
                \_operation: , line:304:18, endln:304:32
                  |vpiParent:
                  \_operation: , line:303:14, endln:304:33
                  |vpiOpType:34
                  |vpiOperand:
                  \_operation: , line:304:20, endln:304:24
                    |vpiParent:
                    \_operation: , line:304:18, endln:304:32
                    |vpiOpType:11
                    |vpiOperand:
                    \_ref_obj: (work@shalfband.TW), line:304:20, endln:304:22
                      |vpiParent:
                      \_operation: , line:304:20, endln:304:24
                      |vpiName:TW
                      |vpiFullName:work@shalfband.TW
                    |vpiOperand:
                    \_constant: , line:304:23, endln:304:24
                      |vpiParent:
                      \_operation: , line:304:20, endln:304:24
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiOperand:
                  \_operation: , line:304:25, endln:304:31
                    |vpiParent:
                    \_operation: , line:304:18, endln:304:32
                    |vpiOpType:33
                    |vpiOperand:
                    \_constant: , line:304:26, endln:304:30
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
              |vpiOperand:
              \_operation: , line:305:7, endln:305:48
                |vpiParent:
                \_operation: , line:303:14, endln:305:48
                |vpiOpType:33
                |vpiOperand:
                \_operation: , line:305:8, endln:305:35
                  |vpiParent:
                  \_operation: , line:305:7, endln:305:48
                  |vpiOpType:34
                  |vpiOperand:
                  \_operation: , line:305:10, endln:305:15
                    |vpiParent:
                    \_operation: , line:305:8, endln:305:35
                    |vpiOpType:11
                    |vpiOperand:
                    \_ref_obj: (work@shalfband.OW), line:305:10, endln:305:12
                      |vpiParent:
                      \_operation: , line:305:10, endln:305:15
                      |vpiName:OW
                      |vpiFullName:work@shalfband.OW
                    |vpiOperand:
                    \_ref_obj: (work@shalfband.IW), line:305:13, endln:305:15
                      |vpiParent:
                      \_operation: , line:305:10, endln:305:15
                      |vpiName:IW
                      |vpiFullName:work@shalfband.IW
                  |vpiOperand:
                  \_operation: , line:305:16, endln:305:34
                    |vpiParent:
                    \_operation: , line:305:8, endln:305:35
                    |vpiOpType:33
                    |vpiOperand:
                    \_bit_select: (work@shalfband.mid_sample), line:305:28, endln:305:32
                      |vpiParent:
                      \_operation: , line:305:16, endln:305:34
                      |vpiName:mid_sample
                      |vpiFullName:work@shalfband.mid_sample
                      |vpiIndex:
                      \_operation: , line:305:28, endln:305:32
                        |vpiParent:
                        \_bit_select: (work@shalfband.mid_sample), line:305:28, endln:305:32
                        |vpiOpType:11
                        |vpiOperand:
                        \_ref_obj: (work@shalfband.mid_sample.IW), line:305:28, endln:305:30
                          |vpiParent:
                          \_operation: , line:305:28, endln:305:32
                          |vpiName:IW
                          |vpiFullName:work@shalfband.mid_sample.IW
                        |vpiOperand:
                        \_constant: , line:305:31, endln:305:32
                          |vpiParent:
                          \_operation: , line:305:28, endln:305:32
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                |vpiOperand:
                \_ref_obj: (work@shalfband.mid_sample), line:305:37, endln:305:47
                  |vpiParent:
                  \_operation: , line:305:7, endln:305:48
                  |vpiName:mid_sample
                  |vpiFullName:work@shalfband.mid_sample
                  |vpiActual:
                  \_logic_net: (work@shalfband.mid_sample), line:102:39, endln:102:49
            |vpiLhs:
            \_ref_obj: (work@shalfband.midprod), line:303:3, endln:303:10
              |vpiParent:
              \_assignment: , line:303:3, endln:305:48
              |vpiName:midprod
              |vpiFullName:work@shalfband.midprod
              |vpiActual:
              \_logic_net: (work@shalfband.midprod), line:297:15, endln:297:22
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:307:2, endln:307:20
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_assignment: , line:307:10, endln:307:19
      |vpiParent:
      \_initial: , line:307:2, endln:307:20
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:307:18, endln:307:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@shalfband.r_acc), line:307:10, endln:307:15
        |vpiParent:
        \_assignment: , line:307:10, endln:307:19
        |vpiName:r_acc
        |vpiFullName:work@shalfband.r_acc
        |vpiActual:
        \_logic_net: (work@shalfband.r_acc), line:110:24, endln:110:29
  |vpiProcess:
  \_always: , line:308:2, endln:315:17
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:308:9, endln:308:25
      |vpiParent:
      \_always: , line:308:2, endln:315:17
      |vpiCondition:
      \_operation: , line:308:11, endln:308:24
        |vpiParent:
        \_event_control: , line:308:9, endln:308:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:308:19, endln:308:24
          |vpiParent:
          \_operation: , line:308:11, endln:308:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_if_else: , line:309:2, endln:315:17
        |vpiParent:
        \_event_control: , line:308:9, endln:308:25
        |vpiCondition:
        \_ref_obj: (work@shalfband.i_reset), line:309:6, endln:309:13
          |vpiParent:
          \_event_control: , line:308:9, endln:308:25
          |vpiName:i_reset
          |vpiFullName:work@shalfband.i_reset
          |vpiActual:
          \_logic_net: (work@shalfband.i_reset), line:41:25, endln:41:32
        |vpiStmt:
        \_assignment: , line:310:3, endln:310:13
          |vpiParent:
          \_if_else: , line:309:2, endln:315:17
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:310:12, endln:310:13
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@shalfband.r_acc), line:310:3, endln:310:8
            |vpiParent:
            \_assignment: , line:310:3, endln:310:13
            |vpiName:r_acc
            |vpiFullName:work@shalfband.r_acc
            |vpiActual:
            \_logic_net: (work@shalfband.r_acc), line:110:24, endln:110:29
        |vpiElseStmt:
        \_if_else: , line:311:7, endln:315:17
          |vpiParent:
          \_if_else: , line:309:2, endln:315:17
          |vpiCondition:
          \_ref_obj: (work@shalfband.s_ce), line:311:11, endln:311:15
            |vpiParent:
            \_if_else: , line:309:2, endln:315:17
            |vpiName:s_ce
            |vpiFullName:work@shalfband.s_ce
            |vpiActual:
            \_logic_net: (work@shalfband.s_ce), line:106:18, endln:106:22
          |vpiStmt:
          \_assignment: , line:312:3, endln:312:19
            |vpiParent:
            \_if_else: , line:311:7, endln:315:17
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@shalfband.midprod), line:312:12, endln:312:19
              |vpiParent:
              \_assignment: , line:312:3, endln:312:19
              |vpiName:midprod
              |vpiFullName:work@shalfband.midprod
              |vpiActual:
              \_logic_net: (work@shalfband.midprod), line:297:15, endln:297:22
            |vpiLhs:
            \_ref_obj: (work@shalfband.r_acc), line:312:3, endln:312:8
              |vpiParent:
              \_assignment: , line:312:3, endln:312:19
              |vpiName:r_acc
              |vpiFullName:work@shalfband.r_acc
              |vpiActual:
              \_logic_net: (work@shalfband.r_acc), line:110:24, endln:110:29
          |vpiElseStmt:
          \_if_stmt: , line:313:7, endln:315:17
            |vpiParent:
            \_if_else: , line:311:7, endln:315:17
            |vpiCondition:
            \_bit_select: (work@shalfband.pre_acc_ce), line:313:22, endln:313:23
              |vpiParent:
              \_if_else: , line:311:7, endln:315:17
              |vpiName:pre_acc_ce
              |vpiFullName:work@shalfband.pre_acc_ce
              |vpiIndex:
              \_constant: , line:313:22, endln:313:23
                |vpiParent:
                \_bit_select: (work@shalfband.pre_acc_ce), line:313:22, endln:313:23
                |vpiDecompile:3
                |vpiSize:64
                |UINT:3
                |vpiConstType:9
            |vpiStmt:
            \_assignment: , line:314:3, endln:315:16
              |vpiParent:
              \_if_stmt: , line:313:7, endln:315:17
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:314:12, endln:315:16
                |vpiParent:
                \_assignment: , line:314:3, endln:315:16
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@shalfband.r_acc), line:314:12, endln:314:17
                  |vpiParent:
                  \_operation: , line:314:12, endln:315:16
                  |vpiName:r_acc
                  |vpiFullName:work@shalfband.r_acc
                  |vpiActual:
                  \_logic_net: (work@shalfband.r_acc), line:110:24, endln:110:29
                |vpiOperand:
                \_operation: , line:314:20, endln:315:16
                  |vpiParent:
                  \_operation: , line:314:12, endln:315:16
                  |vpiOpType:33
                  |vpiOperand:
                  \_operation: , line:314:22, endln:314:56
                    |vpiParent:
                    \_operation: , line:314:20, endln:315:16
                    |vpiOpType:34
                    |vpiOperand:
                    \_operation: , line:314:24, endln:314:34
                      |vpiParent:
                      \_operation: , line:314:22, endln:314:56
                      |vpiOpType:11
                      |vpiOperand:
                      \_ref_obj: (work@shalfband.OW), line:314:24, endln:314:26
                        |vpiParent:
                        \_operation: , line:314:24, endln:314:34
                        |vpiName:OW
                        |vpiFullName:work@shalfband.OW
                      |vpiOperand:
                      \_operation: , line:314:28, endln:314:33
                        |vpiParent:
                        \_operation: , line:314:24, endln:314:34
                        |vpiOpType:24
                        |vpiOperand:
                        \_ref_obj: (work@shalfband.IW), line:314:28, endln:314:30
                          |vpiParent:
                          \_operation: , line:314:28, endln:314:33
                          |vpiName:IW
                          |vpiFullName:work@shalfband.IW
                        |vpiOperand:
                        \_ref_obj: (work@shalfband.TW), line:314:31, endln:314:33
                          |vpiParent:
                          \_operation: , line:314:28, endln:314:33
                          |vpiName:TW
                          |vpiFullName:work@shalfband.TW
                    |vpiOperand:
                    \_operation: , line:314:35, endln:314:55
                      |vpiParent:
                      \_operation: , line:314:22, endln:314:56
                      |vpiOpType:33
                      |vpiOperand:
                      \_bit_select: (work@shalfband.product), line:314:44, endln:314:53
                        |vpiParent:
                        \_operation: , line:314:35, endln:314:55
                        |vpiName:product
                        |vpiFullName:work@shalfband.product
                        |vpiIndex:
                        \_operation: , line:314:45, endln:314:52
                          |vpiParent:
                          \_bit_select: (work@shalfband.product), line:314:44, endln:314:53
                          |vpiOpType:11
                          |vpiOperand:
                          \_operation: , line:314:45, endln:314:50
                            |vpiParent:
                            \_operation: , line:314:45, endln:314:52
                            |vpiOpType:24
                            |vpiOperand:
                            \_ref_obj: (work@shalfband.product.IW), line:314:45, endln:314:47
                              |vpiParent:
                              \_operation: , line:314:45, endln:314:50
                              |vpiName:IW
                              |vpiFullName:work@shalfband.product.IW
                            |vpiOperand:
                            \_ref_obj: (work@shalfband.product.TW), line:314:48, endln:314:50
                              |vpiParent:
                              \_operation: , line:314:45, endln:314:50
                              |vpiName:TW
                              |vpiFullName:work@shalfband.product.TW
                          |vpiOperand:
                          \_constant: , line:314:51, endln:314:52
                            |vpiParent:
                            \_operation: , line:314:45, endln:314:52
                            |vpiDecompile:1
                            |vpiSize:64
                            |UINT:1
                            |vpiConstType:9
                  |vpiOperand:
                  \_ref_obj: (work@shalfband.product), line:315:7, endln:315:14
                    |vpiParent:
                    \_operation: , line:314:20, endln:315:16
                    |vpiName:product
                    |vpiFullName:work@shalfband.product
                    |vpiActual:
                    \_logic_net: (work@shalfband.product), line:109:27, endln:109:34
              |vpiLhs:
              \_ref_obj: (work@shalfband.r_acc), line:314:3, endln:314:8
                |vpiParent:
                \_assignment: , line:314:3, endln:315:16
                |vpiName:r_acc
                |vpiFullName:work@shalfband.r_acc
                |vpiActual:
                \_logic_net: (work@shalfband.r_acc), line:110:24, endln:110:29
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:322:2, endln:322:23
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_assignment: , line:322:10, endln:322:22
      |vpiParent:
      \_initial: , line:322:2, endln:322:23
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:322:21, endln:322:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@shalfband.o_result), line:322:10, endln:322:18
        |vpiParent:
        \_assignment: , line:322:10, endln:322:22
        |vpiName:o_result
        |vpiFullName:work@shalfband.o_result
        |vpiActual:
        \_logic_net: (work@shalfband.o_result), line:41:73, endln:41:81
  |vpiProcess:
  \_always: , line:323:2, endln:325:22
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:323:9, endln:323:25
      |vpiParent:
      \_always: , line:323:2, endln:325:22
      |vpiCondition:
      \_operation: , line:323:11, endln:323:24
        |vpiParent:
        \_event_control: , line:323:9, endln:323:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:323:19, endln:323:24
          |vpiParent:
          \_operation: , line:323:11, endln:323:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_if_stmt: , line:324:3, endln:325:22
        |vpiParent:
        \_event_control: , line:323:9, endln:323:25
        |vpiCondition:
        \_ref_obj: (work@shalfband.s_ce), line:324:7, endln:324:11
          |vpiParent:
          \_event_control: , line:323:9, endln:323:25
          |vpiName:s_ce
          |vpiFullName:work@shalfband.s_ce
          |vpiActual:
          \_logic_net: (work@shalfband.s_ce), line:106:18, endln:106:22
        |vpiStmt:
        \_assignment: , line:325:4, endln:325:21
          |vpiParent:
          \_if_stmt: , line:324:3, endln:325:22
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@shalfband.r_acc), line:325:16, endln:325:21
            |vpiParent:
            \_assignment: , line:325:4, endln:325:21
            |vpiName:r_acc
            |vpiFullName:work@shalfband.r_acc
            |vpiActual:
            \_logic_net: (work@shalfband.r_acc), line:110:24, endln:110:29
          |vpiLhs:
          \_ref_obj: (work@shalfband.o_result), line:325:4, endln:325:12
            |vpiParent:
            \_assignment: , line:325:4, endln:325:21
            |vpiName:o_result
            |vpiFullName:work@shalfband.o_result
            |vpiActual:
            \_logic_net: (work@shalfband.o_result), line:41:73, endln:41:81
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:327:2, endln:327:22
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_assignment: , line:327:10, endln:327:21
      |vpiParent:
      \_initial: , line:327:2, endln:327:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:327:17, endln:327:21
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiLhs:
      \_ref_obj: (work@shalfband.o_ce), line:327:10, endln:327:14
        |vpiParent:
        \_assignment: , line:327:10, endln:327:21
        |vpiName:o_ce
        |vpiFullName:work@shalfband.o_ce
        |vpiActual:
        \_logic_net: (work@shalfband.o_ce), line:41:67, endln:41:71
  |vpiProcess:
  \_always: , line:328:2, endln:329:30
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_event_control: , line:328:9, endln:328:25
      |vpiParent:
      \_always: , line:328:2, endln:329:30
      |vpiCondition:
      \_operation: , line:328:11, endln:328:24
        |vpiParent:
        \_event_control: , line:328:9, endln:328:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@shalfband.i_clk), line:328:19, endln:328:24
          |vpiParent:
          \_operation: , line:328:11, endln:328:24
          |vpiName:i_clk
          |vpiFullName:work@shalfband.i_clk
          |vpiActual:
          \_logic_net: (work@shalfband.i_clk), line:41:18, endln:41:23
      |vpiStmt:
      \_assignment: , line:329:3, endln:329:29
        |vpiParent:
        \_event_control: , line:328:9, endln:328:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:329:11, endln:329:29
          |vpiParent:
          \_assignment: , line:329:3, endln:329:29
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@shalfband.s_ce), line:329:12, endln:329:16
            |vpiParent:
            \_operation: , line:329:11, endln:329:29
            |vpiName:s_ce
            |vpiFullName:work@shalfband.s_ce
            |vpiActual:
            \_logic_net: (work@shalfband.s_ce), line:106:18, endln:106:22
          |vpiOperand:
          \_operation: , line:329:20, endln:329:28
            |vpiParent:
            \_operation: , line:329:11, endln:329:29
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@shalfband.i_reset), line:329:21, endln:329:28
              |vpiParent:
              \_operation: , line:329:20, endln:329:28
              |vpiName:i_reset
              |vpiFullName:work@shalfband.i_reset
              |vpiActual:
              \_logic_net: (work@shalfband.i_reset), line:41:25, endln:41:32
        |vpiLhs:
        \_ref_obj: (work@shalfband.o_ce), line:329:3, endln:329:7
          |vpiParent:
          \_assignment: , line:329:3, endln:329:29
          |vpiName:o_ce
          |vpiFullName:work@shalfband.o_ce
          |vpiActual:
          \_logic_net: (work@shalfband.o_ce), line:41:67, endln:41:71
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:185:9, endln:185:35
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiRhs:
    \_operation: , line:185:22, endln:185:34
      |vpiParent:
      \_cont_assign: , line:185:9, endln:185:35
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@shalfband.QTRTAPS), line:185:22, endln:185:29
        |vpiParent:
        \_operation: , line:185:22, endln:185:34
        |vpiName:QTRTAPS
        |vpiFullName:work@shalfband.QTRTAPS
      |vpiOperand:
      \_ref_obj: (work@shalfband.tidx), line:185:30, endln:185:34
        |vpiParent:
        \_operation: , line:185:22, endln:185:34
        |vpiName:tidx
        |vpiFullName:work@shalfband.tidx
        |vpiActual:
        \_logic_net: (work@shalfband.tidx), line:98:22, endln:98:26
    |vpiLhs:
    \_ref_obj: (work@shalfband.taps_left), line:185:9, endln:185:18
      |vpiParent:
      \_cont_assign: , line:185:9, endln:185:35
      |vpiName:taps_left
      |vpiFullName:work@shalfband.taps_left
      |vpiActual:
      \_logic_net: (work@shalfband.taps_left), line:183:21, endln:183:30
  |vpiContAssign:
  \_cont_assign: , line:186:9, endln:186:42
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiRhs:
    \_operation: , line:186:27, endln:186:41
      |vpiParent:
      \_cont_assign: , line:186:9, endln:186:42
      |vpiOpType:21
      |vpiOperand:
      \_ref_obj: (work@shalfband.taps_left), line:186:27, endln:186:36
        |vpiParent:
        \_operation: , line:186:27, endln:186:41
        |vpiName:taps_left
        |vpiFullName:work@shalfband.taps_left
        |vpiActual:
        \_logic_net: (work@shalfband.taps_left), line:183:21, endln:183:30
      |vpiOperand:
      \_constant: , line:186:40, endln:186:41
        |vpiParent:
        \_operation: , line:186:27, endln:186:41
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@shalfband.last_tap_index), line:186:9, endln:186:23
      |vpiParent:
      \_cont_assign: , line:186:9, endln:186:42
      |vpiName:last_tap_index
      |vpiFullName:work@shalfband.last_tap_index
      |vpiActual:
      \_logic_net: (work@shalfband.last_tap_index), line:182:9, endln:182:23
  |vpiContAssign:
  \_cont_assign: , line:187:9, endln:187:45
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiRhs:
    \_operation: , line:187:27, endln:187:44
      |vpiParent:
      \_cont_assign: , line:187:9, endln:187:45
      |vpiOpType:21
      |vpiOperand:
      \_operation: , line:187:27, endln:187:39
        |vpiParent:
        \_operation: , line:187:27, endln:187:44
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@shalfband.QTRTAPS), line:187:27, endln:187:34
          |vpiParent:
          \_operation: , line:187:27, endln:187:39
          |vpiName:QTRTAPS
          |vpiFullName:work@shalfband.QTRTAPS
        |vpiOperand:
        \_ref_obj: (work@shalfband.tidx), line:187:35, endln:187:39
          |vpiParent:
          \_operation: , line:187:27, endln:187:39
          |vpiName:tidx
          |vpiFullName:work@shalfband.tidx
          |vpiActual:
          \_logic_net: (work@shalfband.tidx), line:98:22, endln:98:26
      |vpiOperand:
      \_constant: , line:187:43, endln:187:44
        |vpiParent:
        \_operation: , line:187:27, endln:187:44
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@shalfband.last_data_index), line:187:9, endln:187:24
      |vpiParent:
      \_cont_assign: , line:187:9, endln:187:45
      |vpiName:last_data_index
      |vpiFullName:work@shalfband.last_data_index
      |vpiActual:
      \_logic_net: (work@shalfband.last_data_index), line:182:25, endln:182:40
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@shalfband (work@shalfband), file:${SURELOG_DIR}/third_party/tests/YosysDsp/shalfband.v, line:41:1, endln:331:10
    |vpiStmt:
    \_begin: (work@shalfband)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@shalfband
      |vpiStmt:
      \_gen_if_else: , line:121:11, endln:146:5
        |vpiParent:
        \_begin: (work@shalfband)
        |vpiCondition:
        \_ref_obj: (work@shalfband.FIXED_TAPS), line:121:15, endln:121:25
          |vpiParent:
          \_gen_if_else: , line:121:11, endln:146:5
          |vpiName:FIXED_TAPS
          |vpiFullName:work@shalfband.FIXED_TAPS
        |vpiStmt:
        \_named_begin: (work@shalfband.SET_FIXED_TAPS)
          |vpiParent:
          \_gen_if_else: , line:121:11, endln:146:5
          |vpiName:SET_FIXED_TAPS
          |vpiFullName:work@shalfband.SET_FIXED_TAPS
          |vpiStmt:
          \_initial: , line:123:3, endln:123:45
            |vpiParent:
            \_named_begin: (work@shalfband.SET_FIXED_TAPS)
            |vpiStmt:
            \_sys_func_call: ($readmemh), line:123:11, endln:123:44
              |vpiParent:
              \_initial: , line:123:3, endln:123:45
              |vpiArgument:
              \_ref_obj: (work@shalfband.SET_FIXED_TAPS.INITIAL_COEFFS), line:123:21, endln:123:35
                |vpiParent:
                \_sys_func_call: ($readmemh), line:123:11, endln:123:44
                |vpiName:INITIAL_COEFFS
                |vpiFullName:work@shalfband.SET_FIXED_TAPS.INITIAL_COEFFS
              |vpiArgument:
              \_ref_obj: (work@shalfband.SET_FIXED_TAPS.tapmem), line:123:37, endln:123:43
                |vpiParent:
                \_sys_func_call: ($readmemh), line:123:11, endln:123:44
                |vpiName:tapmem
                |vpiFullName:work@shalfband.SET_FIXED_TAPS.tapmem
              |vpiName:$readmemh
          |vpiStmt:
          \_cont_assign: , line:128:10, endln:128:46
            |vpiParent:
            \_named_begin: (work@shalfband.SET_FIXED_TAPS)
            |vpiRhs:
            \_operation: , line:128:27, endln:128:46
              |vpiParent:
              \_cont_assign: , line:128:10, endln:128:46
              |vpiOpType:33
              |vpiOperand:
              \_ref_obj: (work@shalfband.SET_FIXED_TAPS.i_tap_wr), line:128:29, endln:128:37
                |vpiParent:
                \_operation: , line:128:27, endln:128:46
                |vpiName:i_tap_wr
                |vpiFullName:work@shalfband.SET_FIXED_TAPS.i_tap_wr
              |vpiOperand:
              \_ref_obj: (work@shalfband.SET_FIXED_TAPS.i_tap), line:128:39, endln:128:44
                |vpiParent:
                \_operation: , line:128:27, endln:128:46
                |vpiName:i_tap
                |vpiFullName:work@shalfband.SET_FIXED_TAPS.i_tap
            |vpiLhs:
            \_ref_obj: (work@shalfband.SET_FIXED_TAPS.ignored_inputs), line:128:10, endln:128:24
              |vpiParent:
              \_cont_assign: , line:128:10, endln:128:46
              |vpiName:ignored_inputs
              |vpiFullName:work@shalfband.SET_FIXED_TAPS.ignored_inputs
        |vpiElseStmt:
        \_named_begin: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT)
          |vpiParent:
          \_gen_if_else: , line:121:11, endln:146:5
          |vpiName:DYNAMIC_TAP_ADJUSTMENT
          |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT
          |vpiStmt:
          \_assignment: , line:132:23, endln:132:30
            |vpiParent:
            \_named_begin: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT)
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_logic_var: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapwidx), line:132:23, endln:132:30
              |vpiParent:
              \_assignment: , line:132:23, endln:132:30
              |vpiTypespec:
              \_ref_typespec: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapwidx)
                |vpiParent:
                \_logic_var: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapwidx), line:132:23, endln:132:30
                |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapwidx
                |vpiActual:
                \_logic_typespec: , line:132:3, endln:132:22
              |vpiName:tapwidx
              |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapwidx
          |vpiStmt:
          \_initial: , line:134:3, endln:134:23
            |vpiParent:
            \_named_begin: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT)
            |vpiStmt:
            \_assignment: , line:134:11, endln:134:22
              |vpiParent:
              \_initial: , line:134:3, endln:134:23
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:134:21, endln:134:22
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapwidx), line:134:11, endln:134:18
                |vpiParent:
                \_assignment: , line:134:11, endln:134:22
                |vpiName:tapwidx
                |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapwidx
          |vpiStmt:
          \_always: , line:135:3, endln:139:31
            |vpiParent:
            \_named_begin: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT)
            |vpiStmt:
            \_event_control: , line:135:10, endln:135:26
              |vpiParent:
              \_always: , line:135:3, endln:139:31
              |vpiCondition:
              \_operation: , line:135:12, endln:135:25
                |vpiParent:
                \_event_control: , line:135:10, endln:135:26
                |vpiOpType:39
                |vpiOperand:
                \_ref_obj: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.i_clk), line:135:20, endln:135:25
                  |vpiParent:
                  \_operation: , line:135:12, endln:135:25
                  |vpiName:i_clk
                  |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT.i_clk
              |vpiStmt:
              \_if_else: , line:136:4, endln:139:31
                |vpiParent:
                \_event_control: , line:135:10, endln:135:26
                |vpiCondition:
                \_ref_obj: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.i_reset), line:136:7, endln:136:14
                  |vpiParent:
                  \_event_control: , line:135:10, endln:135:26
                  |vpiName:i_reset
                  |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT.i_reset
                |vpiStmt:
                \_assignment: , line:137:5, endln:137:17
                  |vpiParent:
                  \_if_else: , line:136:4, endln:139:31
                  |vpiOpType:82
                  |vpiRhs:
                  \_constant: , line:137:16, endln:137:17
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiLhs:
                  \_ref_obj: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapwidx), line:137:5, endln:137:12
                    |vpiParent:
                    \_assignment: , line:137:5, endln:137:17
                    |vpiName:tapwidx
                    |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapwidx
                |vpiElseStmt:
                \_if_stmt: , line:138:9, endln:139:31
                  |vpiParent:
                  \_if_else: , line:136:4, endln:139:31
                  |vpiCondition:
                  \_ref_obj: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.i_tap_wr), line:138:13, endln:138:21
                    |vpiParent:
                    \_if_else: , line:136:4, endln:139:31
                    |vpiName:i_tap_wr
                    |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT.i_tap_wr
                  |vpiStmt:
                  \_assignment: , line:139:5, endln:139:30
                    |vpiParent:
                    \_if_stmt: , line:138:9, endln:139:31
                    |vpiOpType:82
                    |vpiRhs:
                    \_operation: , line:139:16, endln:139:30
                      |vpiParent:
                      \_assignment: , line:139:5, endln:139:30
                      |vpiOpType:24
                      |vpiOperand:
                      \_ref_obj: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapwidx), line:139:16, endln:139:23
                        |vpiParent:
                        \_operation: , line:139:16, endln:139:30
                        |vpiName:tapwidx
                        |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapwidx
                      |vpiOperand:
                      \_constant: , line:139:26, endln:139:30
                        |vpiParent:
                        \_operation: , line:139:16, endln:139:30
                        |vpiDecompile:1'b1
                        |vpiSize:1
                        |BIN:1
                        |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapwidx), line:139:5, endln:139:12
                      |vpiParent:
                      \_assignment: , line:139:5, endln:139:30
                      |vpiName:tapwidx
                      |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapwidx
            |vpiAlwaysType:1
          |vpiStmt:
          \_gen_if: , line:141:3, endln:141:5
            |vpiParent:
            \_named_begin: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT)
            |vpiCondition:
            \_operation: , line:141:7, endln:141:26
              |vpiParent:
              \_gen_if: , line:141:3, endln:141:5
              |vpiOpType:15
              |vpiOperand:
              \_ref_obj: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.INITIAL_COEFFS), line:141:7, endln:141:21
                |vpiParent:
                \_operation: , line:141:7, endln:141:26
                |vpiName:INITIAL_COEFFS
                |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT.INITIAL_COEFFS
              |vpiOperand:
              \_constant: , line:141:25, endln:141:26
                |vpiParent:
                \_operation: , line:141:7, endln:141:26
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiStmt:
            \_begin: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT)
              |vpiParent:
              \_gen_if: , line:141:3, endln:141:5
              |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT
              |vpiStmt:
              \_initial: , line:142:4, endln:142:46
                |vpiParent:
                \_begin: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT)
                |vpiStmt:
                \_sys_func_call: ($readmemh), line:142:12, endln:142:45
                  |vpiParent:
                  \_initial: , line:142:4, endln:142:46
                  |vpiArgument:
                  \_ref_obj: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.INITIAL_COEFFS), line:142:22, endln:142:36
                    |vpiParent:
                    \_sys_func_call: ($readmemh), line:142:12, endln:142:45
                    |vpiName:INITIAL_COEFFS
                    |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT.INITIAL_COEFFS
                  |vpiArgument:
                  \_ref_obj: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapmem), line:142:38, endln:142:44
                    |vpiParent:
                    \_sys_func_call: ($readmemh), line:142:12, endln:142:45
                    |vpiName:tapmem
                    |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapmem
                  |vpiName:$readmemh
          |vpiStmt:
          \_always: , line:143:3, endln:145:30
            |vpiParent:
            \_named_begin: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT)
            |vpiStmt:
            \_event_control: , line:143:10, endln:143:26
              |vpiParent:
              \_always: , line:143:3, endln:145:30
              |vpiCondition:
              \_operation: , line:143:12, endln:143:25
                |vpiParent:
                \_event_control: , line:143:10, endln:143:26
                |vpiOpType:39
                |vpiOperand:
                \_ref_obj: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.i_clk), line:143:20, endln:143:25
                  |vpiParent:
                  \_operation: , line:143:12, endln:143:25
                  |vpiName:i_clk
                  |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT.i_clk
              |vpiStmt:
              \_if_stmt: , line:144:4, endln:145:30
                |vpiParent:
                \_event_control: , line:143:10, endln:143:26
                |vpiCondition:
                \_ref_obj: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.i_tap_wr), line:144:8, endln:144:16
                  |vpiParent:
                  \_event_control: , line:143:10, endln:143:26
                  |vpiName:i_tap_wr
                  |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT.i_tap_wr
                |vpiStmt:
                \_assignment: , line:145:5, endln:145:29
                  |vpiParent:
                  \_if_stmt: , line:144:4, endln:145:30
                  |vpiOpType:82
                  |vpiRhs:
                  \_ref_obj: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.i_tap), line:145:24, endln:145:29
                    |vpiParent:
                    \_assignment: , line:145:5, endln:145:29
                    |vpiName:i_tap
                    |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT.i_tap
                  |vpiLhs:
                  \_bit_select: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapmem), line:145:5, endln:145:20
                    |vpiParent:
                    \_assignment: , line:145:5, endln:145:29
                    |vpiName:tapmem
                    |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapmem
                    |vpiIndex:
                    \_ref_obj: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapwidx), line:145:12, endln:145:19
                      |vpiParent:
                      \_bit_select: (work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapmem), line:145:5, endln:145:20
                      |vpiName:tapwidx
                      |vpiFullName:work@shalfband.DYNAMIC_TAP_ADJUSTMENT.tapwidx
            |vpiAlwaysType:1
|uhdmallModules:
\_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@slowfil
  |vpiParameter:
  \_parameter: (work@slowfil.LGNTAPS), line:47:12, endln:47:19
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |UINT:7
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.LGNTAPS)
      |vpiParent:
      \_parameter: (work@slowfil.LGNTAPS), line:47:12, endln:47:19
      |vpiFullName:work@slowfil.LGNTAPS
      |vpiActual:
      \_int_typespec: , line:47:2, endln:47:57
    |vpiName:LGNTAPS
    |vpiFullName:work@slowfil.LGNTAPS
  |vpiParameter:
  \_parameter: (work@slowfil.IW), line:47:25, endln:47:27
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |UINT:16
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.IW)
      |vpiParent:
      \_parameter: (work@slowfil.IW), line:47:25, endln:47:27
      |vpiFullName:work@slowfil.IW
      |vpiActual:
      \_int_typespec: , line:47:2, endln:47:57
    |vpiName:IW
    |vpiFullName:work@slowfil.IW
  |vpiParameter:
  \_parameter: (work@slowfil.TW), line:47:32, endln:47:34
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |UINT:16
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.TW)
      |vpiParent:
      \_parameter: (work@slowfil.TW), line:47:32, endln:47:34
      |vpiFullName:work@slowfil.TW
      |vpiActual:
      \_int_typespec: , line:47:2, endln:47:57
    |vpiName:TW
    |vpiFullName:work@slowfil.TW
  |vpiParameter:
  \_parameter: (work@slowfil.OW), line:47:39, endln:47:41
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiName:OW
    |vpiFullName:work@slowfil.OW
  |vpiParameter:
  \_parameter: (work@slowfil.NTAPS), line:48:24, endln:48:29
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |UINT:110
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.NTAPS)
      |vpiParent:
      \_parameter: (work@slowfil.NTAPS), line:48:24, endln:48:29
      |vpiFullName:work@slowfil.NTAPS
      |vpiActual:
      \_int_typespec: , line:48:12, endln:48:23
    |vpiName:NTAPS
    |vpiFullName:work@slowfil.NTAPS
  |vpiParameter:
  \_parameter: (work@slowfil.FIXED_TAPS), line:49:19, endln:49:29
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.FIXED_TAPS)
      |vpiParent:
      \_parameter: (work@slowfil.FIXED_TAPS), line:49:19, endln:49:29
      |vpiFullName:work@slowfil.FIXED_TAPS
      |vpiActual:
      \_int_typespec: , line:49:12, endln:49:17
    |vpiName:FIXED_TAPS
    |vpiFullName:work@slowfil.FIXED_TAPS
  |vpiParameter:
  \_parameter: (work@slowfil.INITIAL_COEFFS), line:50:14, endln:50:28
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |STRING:
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.INITIAL_COEFFS)
      |vpiParent:
      \_parameter: (work@slowfil.INITIAL_COEFFS), line:50:14, endln:50:28
      |vpiFullName:work@slowfil.INITIAL_COEFFS
      |vpiActual:
      \_string_typespec: 
    |vpiName:INITIAL_COEFFS
    |vpiFullName:work@slowfil.INITIAL_COEFFS
  |vpiParameter:
  \_parameter: (work@slowfil.MEMSZ), line:51:13, endln:51:18
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiLocalParam:1
    |vpiName:MEMSZ
    |vpiFullName:work@slowfil.MEMSZ
  |vpiParamAssign:
  \_param_assign: , line:47:12, endln:47:23
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiRhs:
    \_constant: , line:47:22, endln:47:23
      |vpiParent:
      \_param_assign: , line:47:12, endln:47:23
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiTypespec:
      \_ref_typespec: (work@slowfil)
        |vpiParent:
        \_constant: , line:47:22, endln:47:23
        |vpiFullName:work@slowfil
        |vpiActual:
        \_int_typespec: , line:47:2, endln:47:57
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowfil.LGNTAPS), line:47:12, endln:47:19
  |vpiParamAssign:
  \_param_assign: , line:47:25, endln:47:30
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiRhs:
    \_constant: , line:47:28, endln:47:30
      |vpiParent:
      \_param_assign: , line:47:25, endln:47:30
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
      |vpiTypespec:
      \_ref_typespec: (work@slowfil)
        |vpiParent:
        \_constant: , line:47:28, endln:47:30
        |vpiFullName:work@slowfil
        |vpiActual:
        \_int_typespec: , line:47:2, endln:47:57
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowfil.IW), line:47:25, endln:47:27
  |vpiParamAssign:
  \_param_assign: , line:47:32, endln:47:37
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiRhs:
    \_constant: , line:47:35, endln:47:37
      |vpiParent:
      \_param_assign: , line:47:32, endln:47:37
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
      |vpiTypespec:
      \_ref_typespec: (work@slowfil)
        |vpiParent:
        \_constant: , line:47:35, endln:47:37
        |vpiFullName:work@slowfil
        |vpiActual:
        \_int_typespec: , line:47:2, endln:47:57
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowfil.TW), line:47:32, endln:47:34
  |vpiParamAssign:
  \_param_assign: , line:47:39, endln:47:57
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiRhs:
    \_operation: , line:47:44, endln:47:57
      |vpiParent:
      \_param_assign: , line:47:39, endln:47:57
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:47:44, endln:47:49
        |vpiParent:
        \_operation: , line:47:44, endln:47:57
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (work@slowfil.IW), line:47:44, endln:47:46
          |vpiParent:
          \_operation: , line:47:44, endln:47:49
          |vpiName:IW
          |vpiFullName:work@slowfil.IW
        |vpiOperand:
        \_ref_obj: (work@slowfil.TW), line:47:47, endln:47:49
          |vpiParent:
          \_operation: , line:47:44, endln:47:49
          |vpiName:TW
          |vpiFullName:work@slowfil.TW
      |vpiOperand:
      \_ref_obj: (work@slowfil.LGNTAPS), line:47:50, endln:47:57
        |vpiParent:
        \_operation: , line:47:44, endln:47:57
        |vpiName:LGNTAPS
        |vpiFullName:work@slowfil.LGNTAPS
    |vpiLhs:
    \_parameter: (work@slowfil.OW), line:47:39, endln:47:41
  |vpiParamAssign:
  \_param_assign: , line:48:24, endln:48:35
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiRhs:
    \_constant: , line:48:32, endln:48:35
      |vpiParent:
      \_param_assign: , line:48:24, endln:48:35
      |vpiDecompile:110
      |vpiSize:64
      |UINT:110
      |vpiTypespec:
      \_ref_typespec: (work@slowfil)
        |vpiParent:
        \_constant: , line:48:32, endln:48:35
        |vpiFullName:work@slowfil
        |vpiActual:
        \_int_typespec: , line:48:12, endln:48:23
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowfil.NTAPS), line:48:24, endln:48:29
  |vpiParamAssign:
  \_param_assign: , line:49:19, endln:49:36
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiRhs:
    \_constant: , line:49:32, endln:49:36
      |vpiParent:
      \_param_assign: , line:49:19, endln:49:36
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@slowfil)
        |vpiParent:
        \_constant: , line:49:32, endln:49:36
        |vpiFullName:work@slowfil
        |vpiActual:
        \_int_typespec: , line:49:12, endln:49:17
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@slowfil.FIXED_TAPS), line:49:19, endln:49:29
  |vpiParamAssign:
  \_param_assign: , line:50:14, endln:50:34
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiRhs:
    \_constant: , line:50:32, endln:50:34
      |vpiParent:
      \_param_assign: , line:50:14, endln:50:34
      |vpiDecompile:""
      |STRING:
      |vpiTypespec:
      \_ref_typespec: (work@slowfil)
        |vpiParent:
        \_constant: , line:50:32, endln:50:34
        |vpiFullName:work@slowfil
        |vpiActual:
        \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@slowfil.INITIAL_COEFFS), line:50:14, endln:50:28
  |vpiParamAssign:
  \_param_assign: , line:51:13, endln:51:33
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiRhs:
    \_operation: , line:51:22, endln:51:32
      |vpiParent:
      \_param_assign: , line:51:13, endln:51:33
      |vpiOpType:22
      |vpiOperand:
      \_constant: , line:51:22, endln:51:23
        |vpiParent:
        \_operation: , line:51:22, endln:51:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@slowfil.LGNTAPS), line:51:25, endln:51:32
        |vpiParent:
        \_operation: , line:51:22, endln:51:32
        |vpiName:LGNTAPS
        |vpiFullName:work@slowfil.LGNTAPS
    |vpiLhs:
    \_parameter: (work@slowfil.MEMSZ), line:51:13, endln:51:18
  |vpiDefName:work@slowfil
  |vpiNet:
  \_logic_net: (work@slowfil.tapmem), line:75:17, endln:75:23
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.tapmem)
      |vpiParent:
      \_logic_net: (work@slowfil.tapmem), line:75:17, endln:75:23
      |vpiFullName:work@slowfil.tapmem
      |vpiActual:
      \_logic_typespec: , line:75:2, endln:75:37
    |vpiName:tapmem
    |vpiFullName:work@slowfil.tapmem
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil.tap), line:76:24, endln:76:27
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.tap)
      |vpiParent:
      \_logic_net: (work@slowfil.tap), line:76:24, endln:76:27
      |vpiFullName:work@slowfil.tap
      |vpiActual:
      \_logic_typespec: , line:76:2, endln:76:23
    |vpiName:tap
    |vpiFullName:work@slowfil.tap
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil.dwidx), line:78:22, endln:78:27
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.dwidx)
      |vpiParent:
      \_logic_net: (work@slowfil.dwidx), line:78:22, endln:78:27
      |vpiFullName:work@slowfil.dwidx
      |vpiActual:
      \_logic_typespec: , line:78:2, endln:78:21
    |vpiName:dwidx
    |vpiFullName:work@slowfil.dwidx
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil.didx), line:78:29, endln:78:33
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.didx)
      |vpiParent:
      \_logic_net: (work@slowfil.didx), line:78:29, endln:78:33
      |vpiFullName:work@slowfil.didx
      |vpiActual:
      \_logic_typespec: , line:78:2, endln:78:21
    |vpiName:didx
    |vpiFullName:work@slowfil.didx
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil.tidx), line:79:22, endln:79:26
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.tidx)
      |vpiParent:
      \_logic_net: (work@slowfil.tidx), line:79:22, endln:79:26
      |vpiFullName:work@slowfil.tidx
      |vpiActual:
      \_logic_typespec: , line:79:2, endln:79:21
    |vpiName:tidx
    |vpiFullName:work@slowfil.tidx
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil.dmem), line:80:17, endln:80:21
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.dmem)
      |vpiParent:
      \_logic_net: (work@slowfil.dmem), line:80:17, endln:80:21
      |vpiFullName:work@slowfil.dmem
      |vpiActual:
      \_logic_typespec: , line:80:2, endln:80:35
    |vpiName:dmem
    |vpiFullName:work@slowfil.dmem
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil.data), line:81:24, endln:81:28
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.data)
      |vpiParent:
      \_logic_net: (work@slowfil.data), line:81:24, endln:81:28
      |vpiFullName:work@slowfil.data
      |vpiActual:
      \_logic_typespec: , line:81:2, endln:81:23
    |vpiName:data
    |vpiFullName:work@slowfil.data
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil.d_ce), line:84:6, endln:84:10
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.d_ce)
      |vpiParent:
      \_logic_net: (work@slowfil.d_ce), line:84:6, endln:84:10
      |vpiFullName:work@slowfil.d_ce
      |vpiActual:
      \_logic_typespec: , line:84:2, endln:84:5
    |vpiName:d_ce
    |vpiFullName:work@slowfil.d_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil.p_ce), line:84:12, endln:84:16
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.p_ce)
      |vpiParent:
      \_logic_net: (work@slowfil.p_ce), line:84:12, endln:84:16
      |vpiFullName:work@slowfil.p_ce
      |vpiActual:
      \_logic_typespec: , line:84:2, endln:84:5
    |vpiName:p_ce
    |vpiFullName:work@slowfil.p_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil.m_ce), line:84:18, endln:84:22
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.m_ce)
      |vpiParent:
      \_logic_net: (work@slowfil.m_ce), line:84:18, endln:84:22
      |vpiFullName:work@slowfil.m_ce
      |vpiActual:
      \_logic_typespec: , line:84:2, endln:84:5
    |vpiName:m_ce
    |vpiFullName:work@slowfil.m_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil.product), line:87:27, endln:87:34
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.product)
      |vpiParent:
      \_logic_net: (work@slowfil.product), line:87:27, endln:87:34
      |vpiFullName:work@slowfil.product
      |vpiActual:
      \_logic_typespec: , line:87:2, endln:87:26
    |vpiName:product
    |vpiFullName:work@slowfil.product
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil.r_acc), line:88:24, endln:88:29
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.r_acc)
      |vpiParent:
      \_logic_net: (work@slowfil.r_acc), line:88:24, endln:88:29
      |vpiFullName:work@slowfil.r_acc
      |vpiActual:
      \_logic_typespec: , line:88:2, endln:88:23
    |vpiName:r_acc
    |vpiFullName:work@slowfil.r_acc
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil.last_tap_index), line:151:7, endln:151:21
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.last_tap_index)
      |vpiParent:
      \_logic_net: (work@slowfil.last_tap_index), line:151:7, endln:151:21
      |vpiFullName:work@slowfil.last_tap_index
      |vpiActual:
      \_logic_typespec: , line:151:2, endln:151:6
    |vpiName:last_tap_index
    |vpiFullName:work@slowfil.last_tap_index
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil.pre_acc_ce), line:156:12, endln:156:22
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil.pre_acc_ce)
      |vpiParent:
      \_logic_net: (work@slowfil.pre_acc_ce), line:156:12, endln:156:22
      |vpiFullName:work@slowfil.pre_acc_ce
      |vpiActual:
      \_logic_typespec: , line:156:2, endln:156:11
    |vpiName:pre_acc_ce
    |vpiFullName:work@slowfil.pre_acc_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil.i_clk), line:46:16, endln:46:21
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiName:i_clk
    |vpiFullName:work@slowfil.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil.i_reset), line:46:23, endln:46:30
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiName:i_reset
    |vpiFullName:work@slowfil.i_reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil.i_tap_wr), line:46:32, endln:46:40
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiName:i_tap_wr
    |vpiFullName:work@slowfil.i_tap_wr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil.i_tap), line:46:42, endln:46:47
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiName:i_tap
    |vpiFullName:work@slowfil.i_tap
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil.i_ce), line:46:49, endln:46:53
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiName:i_ce
    |vpiFullName:work@slowfil.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil.i_sample), line:46:55, endln:46:63
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiName:i_sample
    |vpiFullName:work@slowfil.i_sample
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil.o_ce), line:46:65, endln:46:69
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiName:o_ce
    |vpiFullName:work@slowfil.o_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil.o_result), line:46:71, endln:46:79
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiName:o_result
    |vpiFullName:work@slowfil.o_result
    |vpiNetType:48
  |vpiPort:
  \_port: (i_clk), line:46:16, endln:46:21
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil.i_clk.i_clk), line:46:16, endln:46:21
      |vpiParent:
      \_port: (i_clk), line:46:16, endln:46:21
      |vpiName:i_clk
      |vpiFullName:work@slowfil.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@slowfil.i_clk), line:46:16, endln:46:21
    |vpiTypedef:
    \_ref_typespec: (work@slowfil.i_clk)
      |vpiParent:
      \_port: (i_clk), line:46:16, endln:46:21
      |vpiFullName:work@slowfil.i_clk
      |vpiActual:
      \_logic_typespec: , line:54:8, endln:54:12
  |vpiPort:
  \_port: (i_reset), line:46:23, endln:46:30
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiName:i_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil.i_reset.i_reset), line:46:23, endln:46:30
      |vpiParent:
      \_port: (i_reset), line:46:23, endln:46:30
      |vpiName:i_reset
      |vpiFullName:work@slowfil.i_reset.i_reset
      |vpiActual:
      \_logic_net: (work@slowfil.i_reset), line:46:23, endln:46:30
    |vpiTypedef:
    \_ref_typespec: (work@slowfil.i_reset)
      |vpiParent:
      \_port: (i_reset), line:46:23, endln:46:30
      |vpiFullName:work@slowfil.i_reset
      |vpiActual:
      \_logic_typespec: , line:54:8, endln:54:12
  |vpiPort:
  \_port: (i_tap_wr), line:46:32, endln:46:40
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiName:i_tap_wr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil.i_tap_wr.i_tap_wr), line:46:32, endln:46:40
      |vpiParent:
      \_port: (i_tap_wr), line:46:32, endln:46:40
      |vpiName:i_tap_wr
      |vpiFullName:work@slowfil.i_tap_wr.i_tap_wr
      |vpiActual:
      \_logic_net: (work@slowfil.i_tap_wr), line:46:32, endln:46:40
    |vpiTypedef:
    \_ref_typespec: (work@slowfil.i_tap_wr)
      |vpiParent:
      \_port: (i_tap_wr), line:46:32, endln:46:40
      |vpiFullName:work@slowfil.i_tap_wr
      |vpiActual:
      \_logic_typespec: , line:58:8, endln:58:12
  |vpiPort:
  \_port: (i_tap), line:46:42, endln:46:47
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiName:i_tap
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil.i_tap.i_tap), line:46:42, endln:46:47
      |vpiParent:
      \_port: (i_tap), line:46:42, endln:46:47
      |vpiName:i_tap
      |vpiFullName:work@slowfil.i_tap.i_tap
      |vpiActual:
      \_logic_net: (work@slowfil.i_tap), line:46:42, endln:46:47
    |vpiTypedef:
    \_ref_typespec: (work@slowfil.i_tap)
      |vpiParent:
      \_port: (i_tap), line:46:42, endln:46:47
      |vpiFullName:work@slowfil.i_tap
      |vpiActual:
      \_logic_typespec: , line:59:8, endln:59:23
  |vpiPort:
  \_port: (i_ce), line:46:49, endln:46:53
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil.i_ce.i_ce), line:46:49, endln:46:53
      |vpiParent:
      \_port: (i_ce), line:46:49, endln:46:53
      |vpiName:i_ce
      |vpiFullName:work@slowfil.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@slowfil.i_ce), line:46:49, endln:46:53
    |vpiTypedef:
    \_ref_typespec: (work@slowfil.i_ce)
      |vpiParent:
      \_port: (i_ce), line:46:49, endln:46:53
      |vpiFullName:work@slowfil.i_ce
      |vpiActual:
      \_logic_typespec: , line:64:8, endln:64:12
  |vpiPort:
  \_port: (i_sample), line:46:55, endln:46:63
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiName:i_sample
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil.i_sample.i_sample), line:46:55, endln:46:63
      |vpiParent:
      \_port: (i_sample), line:46:55, endln:46:63
      |vpiName:i_sample
      |vpiFullName:work@slowfil.i_sample.i_sample
      |vpiActual:
      \_logic_net: (work@slowfil.i_sample), line:46:55, endln:46:63
    |vpiTypedef:
    \_ref_typespec: (work@slowfil.i_sample)
      |vpiParent:
      \_port: (i_sample), line:46:55, endln:46:63
      |vpiFullName:work@slowfil.i_sample
      |vpiActual:
      \_logic_typespec: , line:65:8, endln:65:23
  |vpiPort:
  \_port: (o_ce), line:46:65, endln:46:69
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiName:o_ce
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@slowfil.o_ce.o_ce), line:46:65, endln:46:69
      |vpiParent:
      \_port: (o_ce), line:46:65, endln:46:69
      |vpiName:o_ce
      |vpiFullName:work@slowfil.o_ce.o_ce
      |vpiActual:
      \_logic_net: (work@slowfil.o_ce), line:46:65, endln:46:69
    |vpiTypedef:
    \_ref_typespec: (work@slowfil.o_ce)
      |vpiParent:
      \_port: (o_ce), line:46:65, endln:46:69
      |vpiFullName:work@slowfil.o_ce
      |vpiActual:
      \_logic_typespec: , line:70:9, endln:70:12
  |vpiPort:
  \_port: (o_result), line:46:71, endln:46:79
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiName:o_result
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@slowfil.o_result.o_result), line:46:71, endln:46:79
      |vpiParent:
      \_port: (o_result), line:46:71, endln:46:79
      |vpiName:o_result
      |vpiFullName:work@slowfil.o_result.o_result
      |vpiActual:
      \_logic_net: (work@slowfil.o_result), line:46:71, endln:46:79
    |vpiTypedef:
    \_ref_typespec: (work@slowfil.o_result)
      |vpiParent:
      \_port: (o_result), line:46:71, endln:46:79
      |vpiFullName:work@slowfil.o_result
      |vpiActual:
      \_logic_typespec: , line:71:9, endln:71:23
  |vpiProcess:
  \_initial: , line:135:2, endln:135:20
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_assignment: , line:135:10, endln:135:19
      |vpiParent:
      \_initial: , line:135:2, endln:135:20
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:135:18, endln:135:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowfil.dwidx), line:135:10, endln:135:15
        |vpiParent:
        \_assignment: , line:135:10, endln:135:19
        |vpiName:dwidx
        |vpiFullName:work@slowfil.dwidx
        |vpiActual:
        \_logic_net: (work@slowfil.dwidx), line:78:22, endln:78:27
  |vpiProcess:
  \_always: , line:136:2, endln:138:26
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_event_control: , line:136:9, endln:136:25
      |vpiParent:
      \_always: , line:136:2, endln:138:26
      |vpiCondition:
      \_operation: , line:136:11, endln:136:24
        |vpiParent:
        \_event_control: , line:136:9, endln:136:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil.i_clk), line:136:19, endln:136:24
          |vpiParent:
          \_operation: , line:136:11, endln:136:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil.i_clk), line:46:16, endln:46:21
      |vpiStmt:
      \_if_stmt: , line:137:3, endln:138:26
        |vpiParent:
        \_event_control: , line:136:9, endln:136:25
        |vpiCondition:
        \_ref_obj: (work@slowfil.i_ce), line:137:7, endln:137:11
          |vpiParent:
          \_event_control: , line:136:9, endln:136:25
          |vpiName:i_ce
          |vpiFullName:work@slowfil.i_ce
          |vpiActual:
          \_logic_net: (work@slowfil.i_ce), line:46:49, endln:46:53
        |vpiStmt:
        \_assignment: , line:138:4, endln:138:25
          |vpiParent:
          \_if_stmt: , line:137:3, endln:138:26
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:138:13, endln:138:25
            |vpiParent:
            \_assignment: , line:138:4, endln:138:25
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@slowfil.dwidx), line:138:13, endln:138:18
              |vpiParent:
              \_operation: , line:138:13, endln:138:25
              |vpiName:dwidx
              |vpiFullName:work@slowfil.dwidx
              |vpiActual:
              \_logic_net: (work@slowfil.dwidx), line:78:22, endln:78:27
            |vpiOperand:
            \_constant: , line:138:21, endln:138:25
              |vpiParent:
              \_operation: , line:138:13, endln:138:25
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@slowfil.dwidx), line:138:4, endln:138:9
            |vpiParent:
            \_assignment: , line:138:4, endln:138:25
            |vpiName:dwidx
            |vpiFullName:work@slowfil.dwidx
            |vpiActual:
            \_logic_net: (work@slowfil.dwidx), line:78:22, endln:78:27
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:139:2, endln:141:28
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_event_control: , line:139:9, endln:139:25
      |vpiParent:
      \_always: , line:139:2, endln:141:28
      |vpiCondition:
      \_operation: , line:139:11, endln:139:24
        |vpiParent:
        \_event_control: , line:139:9, endln:139:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil.i_clk), line:139:19, endln:139:24
          |vpiParent:
          \_operation: , line:139:11, endln:139:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil.i_clk), line:46:16, endln:46:21
      |vpiStmt:
      \_if_stmt: , line:140:3, endln:141:28
        |vpiParent:
        \_event_control: , line:139:9, endln:139:25
        |vpiCondition:
        \_ref_obj: (work@slowfil.i_ce), line:140:7, endln:140:11
          |vpiParent:
          \_event_control: , line:139:9, endln:139:25
          |vpiName:i_ce
          |vpiFullName:work@slowfil.i_ce
          |vpiActual:
          \_logic_net: (work@slowfil.i_ce), line:46:49, endln:46:53
        |vpiStmt:
        \_assignment: , line:141:4, endln:141:27
          |vpiParent:
          \_if_stmt: , line:140:3, endln:141:28
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@slowfil.i_sample), line:141:19, endln:141:27
            |vpiParent:
            \_assignment: , line:141:4, endln:141:27
            |vpiName:i_sample
            |vpiFullName:work@slowfil.i_sample
            |vpiActual:
            \_logic_net: (work@slowfil.i_sample), line:46:55, endln:46:63
          |vpiLhs:
          \_bit_select: (work@slowfil.dmem), line:141:4, endln:141:15
            |vpiParent:
            \_assignment: , line:141:4, endln:141:27
            |vpiName:dmem
            |vpiFullName:work@slowfil.dmem
            |vpiIndex:
            \_ref_obj: (work@slowfil.dwidx), line:141:9, endln:141:14
              |vpiParent:
              \_bit_select: (work@slowfil.dmem), line:141:4, endln:141:15
              |vpiName:dwidx
              |vpiFullName:work@slowfil.dwidx
              |vpiActual:
              \_logic_net: (work@slowfil.dwidx), line:78:22, endln:78:27
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:157:2, endln:157:28
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_assignment: , line:157:10, endln:157:27
      |vpiParent:
      \_initial: , line:157:2, endln:157:28
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:157:23, endln:157:27
        |vpiDecompile:3'h0
        |vpiSize:3
        |HEX:0
        |vpiConstType:5
      |vpiLhs:
      \_ref_obj: (work@slowfil.pre_acc_ce), line:157:10, endln:157:20
        |vpiParent:
        \_assignment: , line:157:10, endln:157:27
        |vpiName:pre_acc_ce
        |vpiFullName:work@slowfil.pre_acc_ce
        |vpiActual:
        \_logic_net: (work@slowfil.pre_acc_ce), line:156:12, endln:156:22
  |vpiProcess:
  \_always: , line:158:2, endln:166:26
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_event_control: , line:158:9, endln:158:25
      |vpiParent:
      \_always: , line:158:2, endln:166:26
      |vpiCondition:
      \_operation: , line:158:11, endln:158:24
        |vpiParent:
        \_event_control: , line:158:9, endln:158:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil.i_clk), line:158:19, endln:158:24
          |vpiParent:
          \_operation: , line:158:11, endln:158:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil.i_clk), line:46:16, endln:46:21
      |vpiStmt:
      \_if_else: , line:159:3, endln:166:26
        |vpiParent:
        \_event_control: , line:158:9, endln:158:25
        |vpiCondition:
        \_ref_obj: (work@slowfil.i_reset), line:159:7, endln:159:14
          |vpiParent:
          \_event_control: , line:158:9, endln:158:25
          |vpiName:i_reset
          |vpiFullName:work@slowfil.i_reset
          |vpiActual:
          \_logic_net: (work@slowfil.i_reset), line:46:23, endln:46:30
        |vpiStmt:
        \_assignment: , line:160:4, endln:160:25
          |vpiParent:
          \_if_else: , line:159:3, endln:166:26
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:160:21, endln:160:25
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_bit_select: (work@slowfil.pre_acc_ce), line:160:4, endln:160:17
            |vpiParent:
            \_assignment: , line:160:4, endln:160:25
            |vpiName:pre_acc_ce
            |vpiFullName:work@slowfil.pre_acc_ce
            |vpiIndex:
            \_constant: , line:160:15, endln:160:16
              |vpiParent:
              \_bit_select: (work@slowfil.pre_acc_ce), line:160:4, endln:160:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiElseStmt:
        \_if_else: , line:161:8, endln:166:26
          |vpiParent:
          \_if_else: , line:159:3, endln:166:26
          |vpiCondition:
          \_ref_obj: (work@slowfil.i_ce), line:161:12, endln:161:16
            |vpiParent:
            \_if_else: , line:159:3, endln:166:26
            |vpiName:i_ce
            |vpiFullName:work@slowfil.i_ce
            |vpiActual:
            \_logic_net: (work@slowfil.i_ce), line:46:49, endln:46:53
          |vpiStmt:
          \_assignment: , line:162:4, endln:162:25
            |vpiParent:
            \_if_else: , line:161:8, endln:166:26
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:162:21, endln:162:25
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
            |vpiLhs:
            \_bit_select: (work@slowfil.pre_acc_ce), line:162:4, endln:162:17
              |vpiParent:
              \_assignment: , line:162:4, endln:162:25
              |vpiName:pre_acc_ce
              |vpiFullName:work@slowfil.pre_acc_ce
              |vpiIndex:
              \_constant: , line:162:15, endln:162:16
                |vpiParent:
                \_bit_select: (work@slowfil.pre_acc_ce), line:162:4, endln:162:17
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiElseStmt:
          \_if_else: , line:163:8, endln:166:26
            |vpiParent:
            \_if_else: , line:161:8, endln:166:26
            |vpiCondition:
            \_operation: , line:163:12, endln:163:46
              |vpiParent:
              \_if_else: , line:161:8, endln:166:26
              |vpiOpType:26
              |vpiOperand:
              \_bit_select: (work@slowfil.pre_acc_ce), line:163:24, endln:163:25
                |vpiParent:
                \_operation: , line:163:12, endln:163:46
                |vpiName:pre_acc_ce
                |vpiFullName:work@slowfil.pre_acc_ce
                |vpiIndex:
                \_constant: , line:163:24, endln:163:25
                  |vpiParent:
                  \_bit_select: (work@slowfil.pre_acc_ce), line:163:24, endln:163:25
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
              |vpiOperand:
              \_operation: , line:163:30, endln:163:45
                |vpiParent:
                \_operation: , line:163:12, endln:163:46
                |vpiOpType:3
                |vpiOperand:
                \_ref_obj: (work@slowfil.last_tap_index), line:163:31, endln:163:45
                  |vpiParent:
                  \_operation: , line:163:30, endln:163:45
                  |vpiName:last_tap_index
                  |vpiFullName:work@slowfil.last_tap_index
                  |vpiActual:
                  \_logic_net: (work@slowfil.last_tap_index), line:151:7, endln:151:21
            |vpiStmt:
            \_assignment: , line:164:4, endln:164:25
              |vpiParent:
              \_if_else: , line:163:8, endln:166:26
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:164:21, endln:164:25
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
              |vpiLhs:
              \_bit_select: (work@slowfil.pre_acc_ce), line:164:4, endln:164:17
                |vpiParent:
                \_assignment: , line:164:4, endln:164:25
                |vpiName:pre_acc_ce
                |vpiFullName:work@slowfil.pre_acc_ce
                |vpiIndex:
                \_constant: , line:164:15, endln:164:16
                  |vpiParent:
                  \_bit_select: (work@slowfil.pre_acc_ce), line:164:4, endln:164:17
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiElseStmt:
            \_assignment: , line:166:4, endln:166:25
              |vpiParent:
              \_if_else: , line:163:8, endln:166:26
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:166:21, endln:166:25
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_bit_select: (work@slowfil.pre_acc_ce), line:166:4, endln:166:17
                |vpiParent:
                \_assignment: , line:166:4, endln:166:25
                |vpiName:pre_acc_ce
                |vpiFullName:work@slowfil.pre_acc_ce
                |vpiIndex:
                \_constant: , line:166:15, endln:166:16
                  |vpiParent:
                  \_bit_select: (work@slowfil.pre_acc_ce), line:166:4, endln:166:17
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:171:2, endln:175:39
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_event_control: , line:171:9, endln:171:25
      |vpiParent:
      \_always: , line:171:2, endln:175:39
      |vpiCondition:
      \_operation: , line:171:11, endln:171:24
        |vpiParent:
        \_event_control: , line:171:9, endln:171:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil.i_clk), line:171:19, endln:171:24
          |vpiParent:
          \_operation: , line:171:11, endln:171:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil.i_clk), line:46:16, endln:46:21
      |vpiStmt:
      \_if_else: , line:172:3, endln:175:39
        |vpiParent:
        \_event_control: , line:171:9, endln:171:25
        |vpiCondition:
        \_ref_obj: (work@slowfil.i_reset), line:172:7, endln:172:14
          |vpiParent:
          \_event_control: , line:171:9, endln:171:25
          |vpiName:i_reset
          |vpiFullName:work@slowfil.i_reset
          |vpiActual:
          \_logic_net: (work@slowfil.i_reset), line:46:23, endln:46:30
        |vpiStmt:
        \_assignment: , line:173:4, endln:173:27
          |vpiParent:
          \_if_else: , line:172:3, endln:175:39
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:173:23, endln:173:27
            |vpiDecompile:2'b0
            |vpiSize:2
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_part_select: pre_acc_ce (work@slowfil.pre_acc_ce), line:173:4, endln:173:19
            |vpiParent:
            \_assignment: , line:173:4, endln:173:27
            |vpiName:pre_acc_ce
            |vpiFullName:work@slowfil.pre_acc_ce
            |vpiDefName:pre_acc_ce
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:173:15, endln:173:16
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:173:17, endln:173:18
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
        |vpiElseStmt:
        \_assignment: , line:175:4, endln:175:38
          |vpiParent:
          \_if_else: , line:172:3, endln:175:39
          |vpiOpType:82
          |vpiRhs:
          \_part_select: pre_acc_ce (work@slowfil.pre_acc_ce), line:175:23, endln:175:38
            |vpiParent:
            \_assignment: , line:175:4, endln:175:38
            |vpiName:pre_acc_ce
            |vpiFullName:work@slowfil.pre_acc_ce
            |vpiDefName:pre_acc_ce
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:175:34, endln:175:35
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:175:36, endln:175:37
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiLhs:
          \_part_select: pre_acc_ce (work@slowfil.pre_acc_ce), line:175:4, endln:175:19
            |vpiParent:
            \_assignment: , line:175:4, endln:175:38
            |vpiName:pre_acc_ce
            |vpiFullName:work@slowfil.pre_acc_ce
            |vpiDefName:pre_acc_ce
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:175:15, endln:175:16
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:175:17, endln:175:18
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:177:2, endln:177:19
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_assignment: , line:177:10, endln:177:18
      |vpiParent:
      \_initial: , line:177:2, endln:177:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:177:17, endln:177:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowfil.didx), line:177:10, endln:177:14
        |vpiParent:
        \_assignment: , line:177:10, endln:177:18
        |vpiName:didx
        |vpiFullName:work@slowfil.didx
        |vpiActual:
        \_logic_net: (work@slowfil.didx), line:78:29, endln:78:33
  |vpiProcess:
  \_initial: , line:178:2, endln:178:19
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_assignment: , line:178:10, endln:178:18
      |vpiParent:
      \_initial: , line:178:2, endln:178:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:178:17, endln:178:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowfil.tidx), line:178:10, endln:178:14
        |vpiParent:
        \_assignment: , line:178:10, endln:178:18
        |vpiName:tidx
        |vpiFullName:work@slowfil.tidx
        |vpiActual:
        \_logic_net: (work@slowfil.tidx), line:79:22, endln:79:26
  |vpiProcess:
  \_always: , line:179:2, endln:187:6
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_event_control: , line:179:9, endln:179:25
      |vpiParent:
      \_always: , line:179:2, endln:187:6
      |vpiCondition:
      \_operation: , line:179:11, endln:179:24
        |vpiParent:
        \_event_control: , line:179:9, endln:179:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil.i_clk), line:179:19, endln:179:24
          |vpiParent:
          \_operation: , line:179:11, endln:179:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil.i_clk), line:46:16, endln:46:21
      |vpiStmt:
      \_if_else: , line:180:3, endln:187:6
        |vpiParent:
        \_event_control: , line:179:9, endln:179:25
        |vpiCondition:
        \_ref_obj: (work@slowfil.i_ce), line:180:7, endln:180:11
          |vpiParent:
          \_event_control: , line:179:9, endln:179:25
          |vpiName:i_ce
          |vpiFullName:work@slowfil.i_ce
          |vpiActual:
          \_logic_net: (work@slowfil.i_ce), line:46:49, endln:46:53
        |vpiStmt:
        \_begin: (work@slowfil), line:181:3, endln:184:6
          |vpiParent:
          \_if_else: , line:180:3, endln:187:6
          |vpiFullName:work@slowfil
          |vpiStmt:
          \_assignment: , line:182:4, endln:182:17
            |vpiParent:
            \_begin: (work@slowfil), line:181:3, endln:184:6
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@slowfil.dwidx), line:182:12, endln:182:17
              |vpiParent:
              \_assignment: , line:182:4, endln:182:17
              |vpiName:dwidx
              |vpiFullName:work@slowfil.dwidx
              |vpiActual:
              \_logic_net: (work@slowfil.dwidx), line:78:22, endln:78:27
            |vpiLhs:
            \_ref_obj: (work@slowfil.didx), line:182:4, endln:182:8
              |vpiParent:
              \_assignment: , line:182:4, endln:182:17
              |vpiName:didx
              |vpiFullName:work@slowfil.didx
              |vpiActual:
              \_logic_net: (work@slowfil.didx), line:78:29, endln:78:33
          |vpiStmt:
          \_assignment: , line:183:4, endln:183:13
            |vpiParent:
            \_begin: (work@slowfil), line:181:3, endln:184:6
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:183:12, endln:183:13
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@slowfil.tidx), line:183:4, endln:183:8
              |vpiParent:
              \_assignment: , line:183:4, endln:183:13
              |vpiName:tidx
              |vpiFullName:work@slowfil.tidx
              |vpiActual:
              \_logic_net: (work@slowfil.tidx), line:79:22, endln:79:26
        |vpiElseStmt:
        \_begin: (work@slowfil), line:184:12, endln:187:6
          |vpiParent:
          \_if_else: , line:180:3, endln:187:6
          |vpiFullName:work@slowfil
          |vpiStmt:
          \_assignment: , line:185:4, endln:185:23
            |vpiParent:
            \_begin: (work@slowfil), line:184:12, endln:187:6
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:185:12, endln:185:23
              |vpiParent:
              \_assignment: , line:185:4, endln:185:23
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@slowfil.didx), line:185:12, endln:185:16
                |vpiParent:
                \_operation: , line:185:12, endln:185:23
                |vpiName:didx
                |vpiFullName:work@slowfil.didx
                |vpiActual:
                \_logic_net: (work@slowfil.didx), line:78:29, endln:78:33
              |vpiOperand:
              \_constant: , line:185:19, endln:185:23
                |vpiParent:
                \_operation: , line:185:12, endln:185:23
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@slowfil.didx), line:185:4, endln:185:8
              |vpiParent:
              \_assignment: , line:185:4, endln:185:23
              |vpiName:didx
              |vpiFullName:work@slowfil.didx
              |vpiActual:
              \_logic_net: (work@slowfil.didx), line:78:29, endln:78:33
          |vpiStmt:
          \_assignment: , line:186:4, endln:186:23
            |vpiParent:
            \_begin: (work@slowfil), line:184:12, endln:187:6
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:186:12, endln:186:23
              |vpiParent:
              \_assignment: , line:186:4, endln:186:23
              |vpiOpType:24
              |vpiOperand:
              \_ref_obj: (work@slowfil.tidx), line:186:12, endln:186:16
                |vpiParent:
                \_operation: , line:186:12, endln:186:23
                |vpiName:tidx
                |vpiFullName:work@slowfil.tidx
                |vpiActual:
                \_logic_net: (work@slowfil.tidx), line:79:22, endln:79:26
              |vpiOperand:
              \_constant: , line:186:19, endln:186:23
                |vpiParent:
                \_operation: , line:186:12, endln:186:23
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@slowfil.tidx), line:186:4, endln:186:8
              |vpiParent:
              \_assignment: , line:186:4, endln:186:23
              |vpiName:tidx
              |vpiFullName:work@slowfil.tidx
              |vpiActual:
              \_logic_net: (work@slowfil.tidx), line:79:22, endln:79:26
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:190:2, endln:190:22
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_assignment: , line:190:10, endln:190:21
      |vpiParent:
      \_initial: , line:190:2, endln:190:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:190:17, endln:190:21
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiLhs:
      \_ref_obj: (work@slowfil.m_ce), line:190:10, endln:190:14
        |vpiParent:
        \_assignment: , line:190:10, endln:190:21
        |vpiName:m_ce
        |vpiFullName:work@slowfil.m_ce
        |vpiActual:
        \_logic_net: (work@slowfil.m_ce), line:84:18, endln:84:22
  |vpiProcess:
  \_always: , line:191:2, endln:192:30
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_event_control: , line:191:9, endln:191:25
      |vpiParent:
      \_always: , line:191:2, endln:192:30
      |vpiCondition:
      \_operation: , line:191:11, endln:191:24
        |vpiParent:
        \_event_control: , line:191:9, endln:191:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil.i_clk), line:191:19, endln:191:24
          |vpiParent:
          \_operation: , line:191:11, endln:191:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil.i_clk), line:46:16, endln:46:21
      |vpiStmt:
      \_assignment: , line:192:3, endln:192:29
        |vpiParent:
        \_event_control: , line:191:9, endln:191:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:192:11, endln:192:29
          |vpiParent:
          \_assignment: , line:192:3, endln:192:29
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@slowfil.i_ce), line:192:12, endln:192:16
            |vpiParent:
            \_operation: , line:192:11, endln:192:29
            |vpiName:i_ce
            |vpiFullName:work@slowfil.i_ce
            |vpiActual:
            \_logic_net: (work@slowfil.i_ce), line:46:49, endln:46:53
          |vpiOperand:
          \_operation: , line:192:20, endln:192:28
            |vpiParent:
            \_operation: , line:192:11, endln:192:29
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@slowfil.i_reset), line:192:21, endln:192:28
              |vpiParent:
              \_operation: , line:192:20, endln:192:28
              |vpiName:i_reset
              |vpiFullName:work@slowfil.i_reset
              |vpiActual:
              \_logic_net: (work@slowfil.i_reset), line:46:23, endln:46:30
        |vpiLhs:
        \_ref_obj: (work@slowfil.m_ce), line:192:3, endln:192:7
          |vpiParent:
          \_assignment: , line:192:3, endln:192:29
          |vpiName:m_ce
          |vpiFullName:work@slowfil.m_ce
          |vpiActual:
          \_logic_net: (work@slowfil.m_ce), line:84:18, endln:84:22
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:199:2, endln:199:18
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_assignment: , line:199:10, endln:199:17
      |vpiParent:
      \_initial: , line:199:2, endln:199:18
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:199:16, endln:199:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowfil.tap), line:199:10, endln:199:13
        |vpiParent:
        \_assignment: , line:199:10, endln:199:17
        |vpiName:tap
        |vpiFullName:work@slowfil.tap
        |vpiActual:
        \_logic_net: (work@slowfil.tap), line:76:24, endln:76:27
  |vpiProcess:
  \_always: , line:200:2, endln:201:38
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_event_control: , line:200:9, endln:200:25
      |vpiParent:
      \_always: , line:200:2, endln:201:38
      |vpiCondition:
      \_operation: , line:200:11, endln:200:24
        |vpiParent:
        \_event_control: , line:200:9, endln:200:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil.i_clk), line:200:19, endln:200:24
          |vpiParent:
          \_operation: , line:200:11, endln:200:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil.i_clk), line:46:16, endln:46:21
      |vpiStmt:
      \_assignment: , line:201:3, endln:201:37
        |vpiParent:
        \_event_control: , line:200:9, endln:200:25
        |vpiOpType:82
        |vpiRhs:
        \_bit_select: (work@slowfil.tapmem), line:201:17, endln:201:36
          |vpiParent:
          \_assignment: , line:201:3, endln:201:37
          |vpiName:tapmem
          |vpiFullName:work@slowfil.tapmem
          |vpiIndex:
          \_part_select: tidx (work@slowfil.tapmem.tidx), line:201:17, endln:201:36
            |vpiParent:
            \_bit_select: (work@slowfil.tapmem), line:201:17, endln:201:36
            |vpiName:tidx
            |vpiFullName:work@slowfil.tapmem.tidx
            |vpiDefName:tidx
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_operation: , line:201:23, endln:201:32
              |vpiParent:
              \_part_select: tidx (work@slowfil.tapmem.tidx), line:201:17, endln:201:36
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@slowfil.tapmem.tidx.LGNTAPS), line:201:23, endln:201:30
                |vpiParent:
                \_operation: , line:201:23, endln:201:32
                |vpiName:LGNTAPS
                |vpiFullName:work@slowfil.tapmem.tidx.LGNTAPS
              |vpiOperand:
              \_constant: , line:201:31, endln:201:32
                |vpiParent:
                \_operation: , line:201:23, endln:201:32
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:201:34, endln:201:35
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@slowfil.tap), line:201:3, endln:201:6
          |vpiParent:
          \_assignment: , line:201:3, endln:201:37
          |vpiName:tap
          |vpiFullName:work@slowfil.tap
          |vpiActual:
          \_logic_net: (work@slowfil.tap), line:76:24, endln:76:27
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:203:2, endln:203:19
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_assignment: , line:203:10, endln:203:18
      |vpiParent:
      \_initial: , line:203:2, endln:203:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:203:17, endln:203:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowfil.data), line:203:10, endln:203:14
        |vpiParent:
        \_assignment: , line:203:10, endln:203:18
        |vpiName:data
        |vpiFullName:work@slowfil.data
        |vpiActual:
        \_logic_net: (work@slowfil.data), line:81:24, endln:81:28
  |vpiProcess:
  \_always: , line:204:2, endln:205:22
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_event_control: , line:204:9, endln:204:25
      |vpiParent:
      \_always: , line:204:2, endln:205:22
      |vpiCondition:
      \_operation: , line:204:11, endln:204:24
        |vpiParent:
        \_event_control: , line:204:9, endln:204:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil.i_clk), line:204:19, endln:204:24
          |vpiParent:
          \_operation: , line:204:11, endln:204:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil.i_clk), line:46:16, endln:46:21
      |vpiStmt:
      \_assignment: , line:205:3, endln:205:21
        |vpiParent:
        \_event_control: , line:204:9, endln:204:25
        |vpiOpType:82
        |vpiRhs:
        \_bit_select: (work@slowfil.dmem), line:205:16, endln:205:20
          |vpiParent:
          \_assignment: , line:205:3, endln:205:21
          |vpiName:dmem
          |vpiFullName:work@slowfil.dmem
          |vpiIndex:
          \_ref_obj: (work@slowfil.didx), line:205:16, endln:205:20
            |vpiParent:
            \_bit_select: (work@slowfil.dmem), line:205:16, endln:205:20
            |vpiName:didx
            |vpiFullName:work@slowfil.didx
            |vpiActual:
            \_logic_net: (work@slowfil.didx), line:78:29, endln:78:33
        |vpiLhs:
        \_ref_obj: (work@slowfil.data), line:205:3, endln:205:7
          |vpiParent:
          \_assignment: , line:205:3, endln:205:21
          |vpiName:data
          |vpiFullName:work@slowfil.data
          |vpiActual:
          \_logic_net: (work@slowfil.data), line:81:24, endln:81:28
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:208:2, endln:208:19
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_assignment: , line:208:10, endln:208:18
      |vpiParent:
      \_initial: , line:208:2, endln:208:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:208:17, endln:208:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowfil.d_ce), line:208:10, endln:208:14
        |vpiParent:
        \_assignment: , line:208:10, endln:208:18
        |vpiName:d_ce
        |vpiFullName:work@slowfil.d_ce
        |vpiActual:
        \_logic_net: (work@slowfil.d_ce), line:84:6, endln:84:10
  |vpiProcess:
  \_always: , line:209:2, endln:210:30
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_event_control: , line:209:9, endln:209:25
      |vpiParent:
      \_always: , line:209:2, endln:210:30
      |vpiCondition:
      \_operation: , line:209:11, endln:209:24
        |vpiParent:
        \_event_control: , line:209:9, endln:209:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil.i_clk), line:209:19, endln:209:24
          |vpiParent:
          \_operation: , line:209:11, endln:209:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil.i_clk), line:46:16, endln:46:21
      |vpiStmt:
      \_assignment: , line:210:3, endln:210:29
        |vpiParent:
        \_event_control: , line:209:9, endln:209:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:210:11, endln:210:29
          |vpiParent:
          \_assignment: , line:210:3, endln:210:29
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@slowfil.m_ce), line:210:12, endln:210:16
            |vpiParent:
            \_operation: , line:210:11, endln:210:29
            |vpiName:m_ce
            |vpiFullName:work@slowfil.m_ce
            |vpiActual:
            \_logic_net: (work@slowfil.m_ce), line:84:18, endln:84:22
          |vpiOperand:
          \_operation: , line:210:20, endln:210:28
            |vpiParent:
            \_operation: , line:210:11, endln:210:29
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@slowfil.i_reset), line:210:21, endln:210:28
              |vpiParent:
              \_operation: , line:210:20, endln:210:28
              |vpiName:i_reset
              |vpiFullName:work@slowfil.i_reset
              |vpiActual:
              \_logic_net: (work@slowfil.i_reset), line:46:23, endln:46:30
        |vpiLhs:
        \_ref_obj: (work@slowfil.d_ce), line:210:3, endln:210:7
          |vpiParent:
          \_assignment: , line:210:3, endln:210:29
          |vpiName:d_ce
          |vpiFullName:work@slowfil.d_ce
          |vpiActual:
          \_logic_net: (work@slowfil.d_ce), line:84:6, endln:84:10
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:216:2, endln:216:22
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_assignment: , line:216:10, endln:216:21
      |vpiParent:
      \_initial: , line:216:2, endln:216:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:216:17, endln:216:21
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiLhs:
      \_ref_obj: (work@slowfil.p_ce), line:216:10, endln:216:14
        |vpiParent:
        \_assignment: , line:216:10, endln:216:21
        |vpiName:p_ce
        |vpiFullName:work@slowfil.p_ce
        |vpiActual:
        \_logic_net: (work@slowfil.p_ce), line:84:12, endln:84:16
  |vpiProcess:
  \_always: , line:217:2, endln:218:30
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_event_control: , line:217:9, endln:217:25
      |vpiParent:
      \_always: , line:217:2, endln:218:30
      |vpiCondition:
      \_operation: , line:217:11, endln:217:24
        |vpiParent:
        \_event_control: , line:217:9, endln:217:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil.i_clk), line:217:19, endln:217:24
          |vpiParent:
          \_operation: , line:217:11, endln:217:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil.i_clk), line:46:16, endln:46:21
      |vpiStmt:
      \_assignment: , line:218:3, endln:218:29
        |vpiParent:
        \_event_control: , line:217:9, endln:217:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:218:11, endln:218:29
          |vpiParent:
          \_assignment: , line:218:3, endln:218:29
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@slowfil.d_ce), line:218:12, endln:218:16
            |vpiParent:
            \_operation: , line:218:11, endln:218:29
            |vpiName:d_ce
            |vpiFullName:work@slowfil.d_ce
            |vpiActual:
            \_logic_net: (work@slowfil.d_ce), line:84:6, endln:84:10
          |vpiOperand:
          \_operation: , line:218:20, endln:218:28
            |vpiParent:
            \_operation: , line:218:11, endln:218:29
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@slowfil.i_reset), line:218:21, endln:218:28
              |vpiParent:
              \_operation: , line:218:20, endln:218:28
              |vpiName:i_reset
              |vpiFullName:work@slowfil.i_reset
              |vpiActual:
              \_logic_net: (work@slowfil.i_reset), line:46:23, endln:46:30
        |vpiLhs:
        \_ref_obj: (work@slowfil.p_ce), line:218:3, endln:218:7
          |vpiParent:
          \_assignment: , line:218:3, endln:218:29
          |vpiName:p_ce
          |vpiFullName:work@slowfil.p_ce
          |vpiActual:
          \_logic_net: (work@slowfil.p_ce), line:84:12, endln:84:16
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:220:2, endln:220:22
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_assignment: , line:220:10, endln:220:21
      |vpiParent:
      \_initial: , line:220:2, endln:220:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:220:20, endln:220:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowfil.product), line:220:10, endln:220:17
        |vpiParent:
        \_assignment: , line:220:10, endln:220:21
        |vpiName:product
        |vpiFullName:work@slowfil.product
        |vpiActual:
        \_logic_net: (work@slowfil.product), line:87:27, endln:87:34
  |vpiProcess:
  \_always: , line:221:2, endln:222:25
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_event_control: , line:221:9, endln:221:25
      |vpiParent:
      \_always: , line:221:2, endln:222:25
      |vpiCondition:
      \_operation: , line:221:11, endln:221:24
        |vpiParent:
        \_event_control: , line:221:9, endln:221:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil.i_clk), line:221:19, endln:221:24
          |vpiParent:
          \_operation: , line:221:11, endln:221:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil.i_clk), line:46:16, endln:46:21
      |vpiStmt:
      \_assignment: , line:222:3, endln:222:24
        |vpiParent:
        \_event_control: , line:221:9, endln:221:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:222:14, endln:222:24
          |vpiParent:
          \_assignment: , line:222:3, endln:222:24
          |vpiOpType:25
          |vpiOperand:
          \_ref_obj: (work@slowfil.tap), line:222:14, endln:222:17
            |vpiParent:
            \_operation: , line:222:14, endln:222:24
            |vpiName:tap
            |vpiFullName:work@slowfil.tap
            |vpiActual:
            \_logic_net: (work@slowfil.tap), line:76:24, endln:76:27
          |vpiOperand:
          \_ref_obj: (work@slowfil.data), line:222:20, endln:222:24
            |vpiParent:
            \_operation: , line:222:14, endln:222:24
            |vpiName:data
            |vpiFullName:work@slowfil.data
            |vpiActual:
            \_logic_net: (work@slowfil.data), line:81:24, endln:81:28
        |vpiLhs:
        \_ref_obj: (work@slowfil.product), line:222:3, endln:222:10
          |vpiParent:
          \_assignment: , line:222:3, endln:222:24
          |vpiName:product
          |vpiFullName:work@slowfil.product
          |vpiActual:
          \_logic_net: (work@slowfil.product), line:87:27, endln:87:34
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:224:2, endln:224:20
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_assignment: , line:224:10, endln:224:19
      |vpiParent:
      \_initial: , line:224:2, endln:224:20
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:224:18, endln:224:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowfil.r_acc), line:224:10, endln:224:15
        |vpiParent:
        \_assignment: , line:224:10, endln:224:19
        |vpiName:r_acc
        |vpiFullName:work@slowfil.r_acc
        |vpiActual:
        \_logic_net: (work@slowfil.r_acc), line:88:24, endln:88:29
  |vpiProcess:
  \_always: , line:225:2, endln:230:17
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_event_control: , line:225:9, endln:225:25
      |vpiParent:
      \_always: , line:225:2, endln:230:17
      |vpiCondition:
      \_operation: , line:225:11, endln:225:24
        |vpiParent:
        \_event_control: , line:225:9, endln:225:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil.i_clk), line:225:19, endln:225:24
          |vpiParent:
          \_operation: , line:225:11, endln:225:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil.i_clk), line:46:16, endln:46:21
      |vpiStmt:
      \_if_else: , line:226:3, endln:230:17
        |vpiParent:
        \_event_control: , line:225:9, endln:225:25
        |vpiCondition:
        \_ref_obj: (work@slowfil.p_ce), line:226:7, endln:226:11
          |vpiParent:
          \_event_control: , line:225:9, endln:225:25
          |vpiName:p_ce
          |vpiFullName:work@slowfil.p_ce
          |vpiActual:
          \_logic_net: (work@slowfil.p_ce), line:84:12, endln:84:16
        |vpiStmt:
        \_assignment: , line:227:4, endln:227:59
          |vpiParent:
          \_if_else: , line:226:3, endln:230:17
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:227:12, endln:227:59
            |vpiParent:
            \_assignment: , line:227:4, endln:227:59
            |vpiOpType:33
            |vpiOperand:
            \_operation: , line:227:14, endln:227:48
              |vpiParent:
              \_operation: , line:227:12, endln:227:59
              |vpiOpType:34
              |vpiOperand:
              \_operation: , line:227:16, endln:227:26
                |vpiParent:
                \_operation: , line:227:14, endln:227:48
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@slowfil.OW), line:227:16, endln:227:18
                  |vpiParent:
                  \_operation: , line:227:16, endln:227:26
                  |vpiName:OW
                  |vpiFullName:work@slowfil.OW
                |vpiOperand:
                \_operation: , line:227:20, endln:227:25
                  |vpiParent:
                  \_operation: , line:227:16, endln:227:26
                  |vpiOpType:24
                  |vpiOperand:
                  \_ref_obj: (work@slowfil.IW), line:227:20, endln:227:22
                    |vpiParent:
                    \_operation: , line:227:20, endln:227:25
                    |vpiName:IW
                    |vpiFullName:work@slowfil.IW
                  |vpiOperand:
                  \_ref_obj: (work@slowfil.TW), line:227:23, endln:227:25
                    |vpiParent:
                    \_operation: , line:227:20, endln:227:25
                    |vpiName:TW
                    |vpiFullName:work@slowfil.TW
              |vpiOperand:
              \_operation: , line:227:27, endln:227:47
                |vpiParent:
                \_operation: , line:227:14, endln:227:48
                |vpiOpType:33
                |vpiOperand:
                \_bit_select: (work@slowfil.product), line:227:36, endln:227:45
                  |vpiParent:
                  \_operation: , line:227:27, endln:227:47
                  |vpiName:product
                  |vpiFullName:work@slowfil.product
                  |vpiIndex:
                  \_operation: , line:227:37, endln:227:44
                    |vpiParent:
                    \_bit_select: (work@slowfil.product), line:227:36, endln:227:45
                    |vpiOpType:11
                    |vpiOperand:
                    \_operation: , line:227:37, endln:227:42
                      |vpiParent:
                      \_operation: , line:227:37, endln:227:44
                      |vpiOpType:24
                      |vpiOperand:
                      \_ref_obj: (work@slowfil.product.IW), line:227:37, endln:227:39
                        |vpiParent:
                        \_operation: , line:227:37, endln:227:42
                        |vpiName:IW
                        |vpiFullName:work@slowfil.product.IW
                      |vpiOperand:
                      \_ref_obj: (work@slowfil.product.TW), line:227:40, endln:227:42
                        |vpiParent:
                        \_operation: , line:227:37, endln:227:42
                        |vpiName:TW
                        |vpiFullName:work@slowfil.product.TW
                    |vpiOperand:
                    \_constant: , line:227:43, endln:227:44
                      |vpiParent:
                      \_operation: , line:227:37, endln:227:44
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
            |vpiOperand:
            \_ref_obj: (work@slowfil.product), line:227:50, endln:227:57
              |vpiParent:
              \_operation: , line:227:12, endln:227:59
              |vpiName:product
              |vpiFullName:work@slowfil.product
              |vpiActual:
              \_logic_net: (work@slowfil.product), line:87:27, endln:87:34
          |vpiLhs:
          \_ref_obj: (work@slowfil.r_acc), line:227:4, endln:227:9
            |vpiParent:
            \_assignment: , line:227:4, endln:227:59
            |vpiName:r_acc
            |vpiFullName:work@slowfil.r_acc
            |vpiActual:
            \_logic_net: (work@slowfil.r_acc), line:88:24, endln:88:29
        |vpiElseStmt:
        \_if_stmt: , line:228:8, endln:230:17
          |vpiParent:
          \_if_else: , line:226:3, endln:230:17
          |vpiCondition:
          \_bit_select: (work@slowfil.pre_acc_ce), line:228:23, endln:228:24
            |vpiParent:
            \_if_else: , line:226:3, endln:230:17
            |vpiName:pre_acc_ce
            |vpiFullName:work@slowfil.pre_acc_ce
            |vpiIndex:
            \_constant: , line:228:23, endln:228:24
              |vpiParent:
              \_bit_select: (work@slowfil.pre_acc_ce), line:228:23, endln:228:24
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
          |vpiStmt:
          \_assignment: , line:229:4, endln:230:16
            |vpiParent:
            \_if_stmt: , line:228:8, endln:230:17
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:229:13, endln:230:16
              |vpiParent:
              \_assignment: , line:229:4, endln:230:16
              |vpiOpType:24
              |vpiOperand:
              \_ref_obj: (work@slowfil.r_acc), line:229:13, endln:229:18
                |vpiParent:
                \_operation: , line:229:13, endln:230:16
                |vpiName:r_acc
                |vpiFullName:work@slowfil.r_acc
                |vpiActual:
                \_logic_net: (work@slowfil.r_acc), line:88:24, endln:88:29
              |vpiOperand:
              \_operation: , line:229:21, endln:230:16
                |vpiParent:
                \_operation: , line:229:13, endln:230:16
                |vpiOpType:33
                |vpiOperand:
                \_operation: , line:229:23, endln:229:57
                  |vpiParent:
                  \_operation: , line:229:21, endln:230:16
                  |vpiOpType:34
                  |vpiOperand:
                  \_operation: , line:229:25, endln:229:35
                    |vpiParent:
                    \_operation: , line:229:23, endln:229:57
                    |vpiOpType:11
                    |vpiOperand:
                    \_ref_obj: (work@slowfil.OW), line:229:25, endln:229:27
                      |vpiParent:
                      \_operation: , line:229:25, endln:229:35
                      |vpiName:OW
                      |vpiFullName:work@slowfil.OW
                    |vpiOperand:
                    \_operation: , line:229:29, endln:229:34
                      |vpiParent:
                      \_operation: , line:229:25, endln:229:35
                      |vpiOpType:24
                      |vpiOperand:
                      \_ref_obj: (work@slowfil.IW), line:229:29, endln:229:31
                        |vpiParent:
                        \_operation: , line:229:29, endln:229:34
                        |vpiName:IW
                        |vpiFullName:work@slowfil.IW
                      |vpiOperand:
                      \_ref_obj: (work@slowfil.TW), line:229:32, endln:229:34
                        |vpiParent:
                        \_operation: , line:229:29, endln:229:34
                        |vpiName:TW
                        |vpiFullName:work@slowfil.TW
                  |vpiOperand:
                  \_operation: , line:229:36, endln:229:56
                    |vpiParent:
                    \_operation: , line:229:23, endln:229:57
                    |vpiOpType:33
                    |vpiOperand:
                    \_bit_select: (work@slowfil.product), line:229:45, endln:229:54
                      |vpiParent:
                      \_operation: , line:229:36, endln:229:56
                      |vpiName:product
                      |vpiFullName:work@slowfil.product
                      |vpiIndex:
                      \_operation: , line:229:46, endln:229:53
                        |vpiParent:
                        \_bit_select: (work@slowfil.product), line:229:45, endln:229:54
                        |vpiOpType:11
                        |vpiOperand:
                        \_operation: , line:229:46, endln:229:51
                          |vpiParent:
                          \_operation: , line:229:46, endln:229:53
                          |vpiOpType:24
                          |vpiOperand:
                          \_ref_obj: (work@slowfil.product.IW), line:229:46, endln:229:48
                            |vpiParent:
                            \_operation: , line:229:46, endln:229:51
                            |vpiName:IW
                            |vpiFullName:work@slowfil.product.IW
                          |vpiOperand:
                          \_ref_obj: (work@slowfil.product.TW), line:229:49, endln:229:51
                            |vpiParent:
                            \_operation: , line:229:46, endln:229:51
                            |vpiName:TW
                            |vpiFullName:work@slowfil.product.TW
                        |vpiOperand:
                        \_constant: , line:229:52, endln:229:53
                          |vpiParent:
                          \_operation: , line:229:46, endln:229:53
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                |vpiOperand:
                \_ref_obj: (work@slowfil.product), line:230:7, endln:230:14
                  |vpiParent:
                  \_operation: , line:229:21, endln:230:16
                  |vpiName:product
                  |vpiFullName:work@slowfil.product
                  |vpiActual:
                  \_logic_net: (work@slowfil.product), line:87:27, endln:87:34
            |vpiLhs:
            \_ref_obj: (work@slowfil.r_acc), line:229:4, endln:229:9
              |vpiParent:
              \_assignment: , line:229:4, endln:230:16
              |vpiName:r_acc
              |vpiFullName:work@slowfil.r_acc
              |vpiActual:
              \_logic_net: (work@slowfil.r_acc), line:88:24, endln:88:29
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:237:2, endln:237:23
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_assignment: , line:237:10, endln:237:22
      |vpiParent:
      \_initial: , line:237:2, endln:237:23
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:237:21, endln:237:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowfil.o_result), line:237:10, endln:237:18
        |vpiParent:
        \_assignment: , line:237:10, endln:237:22
        |vpiName:o_result
        |vpiFullName:work@slowfil.o_result
        |vpiActual:
        \_logic_net: (work@slowfil.o_result), line:46:71, endln:46:79
  |vpiProcess:
  \_always: , line:238:2, endln:240:22
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_event_control: , line:238:9, endln:238:25
      |vpiParent:
      \_always: , line:238:2, endln:240:22
      |vpiCondition:
      \_operation: , line:238:11, endln:238:24
        |vpiParent:
        \_event_control: , line:238:9, endln:238:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil.i_clk), line:238:19, endln:238:24
          |vpiParent:
          \_operation: , line:238:11, endln:238:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil.i_clk), line:46:16, endln:46:21
      |vpiStmt:
      \_if_stmt: , line:239:3, endln:240:22
        |vpiParent:
        \_event_control: , line:238:9, endln:238:25
        |vpiCondition:
        \_ref_obj: (work@slowfil.p_ce), line:239:7, endln:239:11
          |vpiParent:
          \_event_control: , line:238:9, endln:238:25
          |vpiName:p_ce
          |vpiFullName:work@slowfil.p_ce
          |vpiActual:
          \_logic_net: (work@slowfil.p_ce), line:84:12, endln:84:16
        |vpiStmt:
        \_assignment: , line:240:4, endln:240:21
          |vpiParent:
          \_if_stmt: , line:239:3, endln:240:22
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@slowfil.r_acc), line:240:16, endln:240:21
            |vpiParent:
            \_assignment: , line:240:4, endln:240:21
            |vpiName:r_acc
            |vpiFullName:work@slowfil.r_acc
            |vpiActual:
            \_logic_net: (work@slowfil.r_acc), line:88:24, endln:88:29
          |vpiLhs:
          \_ref_obj: (work@slowfil.o_result), line:240:4, endln:240:12
            |vpiParent:
            \_assignment: , line:240:4, endln:240:21
            |vpiName:o_result
            |vpiFullName:work@slowfil.o_result
            |vpiActual:
            \_logic_net: (work@slowfil.o_result), line:46:71, endln:46:79
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:242:2, endln:242:22
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_assignment: , line:242:10, endln:242:21
      |vpiParent:
      \_initial: , line:242:2, endln:242:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:242:17, endln:242:21
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiLhs:
      \_ref_obj: (work@slowfil.o_ce), line:242:10, endln:242:14
        |vpiParent:
        \_assignment: , line:242:10, endln:242:21
        |vpiName:o_ce
        |vpiFullName:work@slowfil.o_ce
        |vpiActual:
        \_logic_net: (work@slowfil.o_ce), line:46:65, endln:46:69
  |vpiProcess:
  \_always: , line:243:2, endln:244:30
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_event_control: , line:243:9, endln:243:25
      |vpiParent:
      \_always: , line:243:2, endln:244:30
      |vpiCondition:
      \_operation: , line:243:11, endln:243:24
        |vpiParent:
        \_event_control: , line:243:9, endln:243:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil.i_clk), line:243:19, endln:243:24
          |vpiParent:
          \_operation: , line:243:11, endln:243:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil.i_clk), line:46:16, endln:46:21
      |vpiStmt:
      \_assignment: , line:244:3, endln:244:29
        |vpiParent:
        \_event_control: , line:243:9, endln:243:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:244:11, endln:244:29
          |vpiParent:
          \_assignment: , line:244:3, endln:244:29
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@slowfil.p_ce), line:244:12, endln:244:16
            |vpiParent:
            \_operation: , line:244:11, endln:244:29
            |vpiName:p_ce
            |vpiFullName:work@slowfil.p_ce
            |vpiActual:
            \_logic_net: (work@slowfil.p_ce), line:84:12, endln:84:16
          |vpiOperand:
          \_operation: , line:244:20, endln:244:28
            |vpiParent:
            \_operation: , line:244:11, endln:244:29
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@slowfil.i_reset), line:244:21, endln:244:28
              |vpiParent:
              \_operation: , line:244:20, endln:244:28
              |vpiName:i_reset
              |vpiFullName:work@slowfil.i_reset
              |vpiActual:
              \_logic_net: (work@slowfil.i_reset), line:46:23, endln:46:30
        |vpiLhs:
        \_ref_obj: (work@slowfil.o_ce), line:244:3, endln:244:7
          |vpiParent:
          \_assignment: , line:244:3, endln:244:29
          |vpiName:o_ce
          |vpiFullName:work@slowfil.o_ce
          |vpiActual:
          \_logic_net: (work@slowfil.o_ce), line:46:65, endln:46:69
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:152:9, endln:152:56
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiRhs:
    \_operation: , line:152:27, endln:152:55
      |vpiParent:
      \_cont_assign: , line:152:9, endln:152:56
      |vpiOpType:21
      |vpiOperand:
      \_operation: , line:152:27, endln:152:50
        |vpiParent:
        \_operation: , line:152:27, endln:152:55
        |vpiOpType:11
        |vpiOperand:
        \_part_select: NTAPS (work@slowfil.NTAPS), line:152:27, endln:152:45
          |vpiParent:
          \_operation: , line:152:27, endln:152:50
          |vpiName:NTAPS
          |vpiFullName:work@slowfil.NTAPS
          |vpiDefName:NTAPS
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_operation: , line:152:33, endln:152:42
            |vpiParent:
            \_part_select: NTAPS (work@slowfil.NTAPS), line:152:27, endln:152:45
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@slowfil.NTAPS.LGNTAPS), line:152:33, endln:152:40
              |vpiParent:
              \_operation: , line:152:33, endln:152:42
              |vpiName:LGNTAPS
              |vpiFullName:work@slowfil.NTAPS.LGNTAPS
            |vpiOperand:
            \_constant: , line:152:41, endln:152:42
              |vpiParent:
              \_operation: , line:152:33, endln:152:42
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:152:43, endln:152:44
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (work@slowfil.tidx), line:152:46, endln:152:50
          |vpiParent:
          \_operation: , line:152:27, endln:152:50
          |vpiName:tidx
          |vpiFullName:work@slowfil.tidx
          |vpiActual:
          \_logic_net: (work@slowfil.tidx), line:79:22, endln:79:26
      |vpiOperand:
      \_constant: , line:152:54, endln:152:55
        |vpiParent:
        \_operation: , line:152:27, endln:152:55
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@slowfil.last_tap_index), line:152:9, endln:152:23
      |vpiParent:
      \_cont_assign: , line:152:9, endln:152:56
      |vpiName:last_tap_index
      |vpiFullName:work@slowfil.last_tap_index
      |vpiActual:
      \_logic_net: (work@slowfil.last_tap_index), line:151:7, endln:151:21
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiStmt:
    \_begin: (work@slowfil)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@slowfil
      |vpiStmt:
      \_gen_if_else: , line:99:11, endln:124:5
        |vpiParent:
        \_begin: (work@slowfil)
        |vpiCondition:
        \_ref_obj: (work@slowfil.FIXED_TAPS), line:99:15, endln:99:25
          |vpiParent:
          \_gen_if_else: , line:99:11, endln:124:5
          |vpiName:FIXED_TAPS
          |vpiFullName:work@slowfil.FIXED_TAPS
        |vpiStmt:
        \_begin: (work@slowfil)
          |vpiParent:
          \_gen_if_else: , line:99:11, endln:124:5
          |vpiFullName:work@slowfil
          |vpiStmt:
          \_initial: , line:101:3, endln:101:45
            |vpiParent:
            \_begin: (work@slowfil)
            |vpiStmt:
            \_sys_func_call: ($readmemh), line:101:11, endln:101:44
              |vpiParent:
              \_initial: , line:101:3, endln:101:45
              |vpiArgument:
              \_ref_obj: (work@slowfil.INITIAL_COEFFS), line:101:21, endln:101:35
                |vpiParent:
                \_sys_func_call: ($readmemh), line:101:11, endln:101:44
                |vpiName:INITIAL_COEFFS
                |vpiFullName:work@slowfil.INITIAL_COEFFS
              |vpiArgument:
              \_ref_obj: (work@slowfil.tapmem), line:101:37, endln:101:43
                |vpiParent:
                \_sys_func_call: ($readmemh), line:101:11, endln:101:44
                |vpiName:tapmem
                |vpiFullName:work@slowfil.tapmem
              |vpiName:$readmemh
          |vpiStmt:
          \_cont_assign: , line:106:10, endln:106:46
            |vpiParent:
            \_begin: (work@slowfil)
            |vpiRhs:
            \_operation: , line:106:27, endln:106:46
              |vpiParent:
              \_cont_assign: , line:106:10, endln:106:46
              |vpiOpType:33
              |vpiOperand:
              \_ref_obj: (work@slowfil.i_tap_wr), line:106:29, endln:106:37
                |vpiParent:
                \_operation: , line:106:27, endln:106:46
                |vpiName:i_tap_wr
                |vpiFullName:work@slowfil.i_tap_wr
              |vpiOperand:
              \_ref_obj: (work@slowfil.i_tap), line:106:39, endln:106:44
                |vpiParent:
                \_operation: , line:106:27, endln:106:46
                |vpiName:i_tap
                |vpiFullName:work@slowfil.i_tap
            |vpiLhs:
            \_ref_obj: (work@slowfil.ignored_inputs), line:106:10, endln:106:24
              |vpiParent:
              \_cont_assign: , line:106:10, endln:106:46
              |vpiName:ignored_inputs
              |vpiFullName:work@slowfil.ignored_inputs
        |vpiElseStmt:
        \_begin: (work@slowfil)
          |vpiParent:
          \_gen_if_else: , line:99:11, endln:124:5
          |vpiFullName:work@slowfil
          |vpiStmt:
          \_assignment: , line:110:23, endln:110:30
            |vpiParent:
            \_begin: (work@slowfil)
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_logic_var: (work@slowfil.tapwidx), line:110:23, endln:110:30
              |vpiParent:
              \_assignment: , line:110:23, endln:110:30
              |vpiTypespec:
              \_ref_typespec: (work@slowfil.tapwidx)
                |vpiParent:
                \_logic_var: (work@slowfil.tapwidx), line:110:23, endln:110:30
                |vpiFullName:work@slowfil.tapwidx
                |vpiActual:
                \_logic_typespec: , line:110:3, endln:110:22
              |vpiName:tapwidx
              |vpiFullName:work@slowfil.tapwidx
          |vpiStmt:
          \_initial: , line:112:3, endln:112:23
            |vpiParent:
            \_begin: (work@slowfil)
            |vpiStmt:
            \_assignment: , line:112:11, endln:112:22
              |vpiParent:
              \_initial: , line:112:3, endln:112:23
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:112:21, endln:112:22
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@slowfil.tapwidx), line:112:11, endln:112:18
                |vpiParent:
                \_assignment: , line:112:11, endln:112:22
                |vpiName:tapwidx
                |vpiFullName:work@slowfil.tapwidx
          |vpiStmt:
          \_always: , line:113:3, endln:117:31
            |vpiParent:
            \_begin: (work@slowfil)
            |vpiStmt:
            \_event_control: , line:113:10, endln:113:26
              |vpiParent:
              \_always: , line:113:3, endln:117:31
              |vpiCondition:
              \_operation: , line:113:12, endln:113:25
                |vpiParent:
                \_event_control: , line:113:10, endln:113:26
                |vpiOpType:39
                |vpiOperand:
                \_ref_obj: (work@slowfil.i_clk), line:113:20, endln:113:25
                  |vpiParent:
                  \_operation: , line:113:12, endln:113:25
                  |vpiName:i_clk
                  |vpiFullName:work@slowfil.i_clk
              |vpiStmt:
              \_if_else: , line:114:4, endln:117:31
                |vpiParent:
                \_event_control: , line:113:10, endln:113:26
                |vpiCondition:
                \_ref_obj: (work@slowfil.i_reset), line:114:7, endln:114:14
                  |vpiParent:
                  \_event_control: , line:113:10, endln:113:26
                  |vpiName:i_reset
                  |vpiFullName:work@slowfil.i_reset
                |vpiStmt:
                \_assignment: , line:115:5, endln:115:17
                  |vpiParent:
                  \_if_else: , line:114:4, endln:117:31
                  |vpiOpType:82
                  |vpiRhs:
                  \_constant: , line:115:16, endln:115:17
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiLhs:
                  \_ref_obj: (work@slowfil.tapwidx), line:115:5, endln:115:12
                    |vpiParent:
                    \_assignment: , line:115:5, endln:115:17
                    |vpiName:tapwidx
                    |vpiFullName:work@slowfil.tapwidx
                |vpiElseStmt:
                \_if_stmt: , line:116:9, endln:117:31
                  |vpiParent:
                  \_if_else: , line:114:4, endln:117:31
                  |vpiCondition:
                  \_ref_obj: (work@slowfil.i_tap_wr), line:116:13, endln:116:21
                    |vpiParent:
                    \_if_else: , line:114:4, endln:117:31
                    |vpiName:i_tap_wr
                    |vpiFullName:work@slowfil.i_tap_wr
                  |vpiStmt:
                  \_assignment: , line:117:5, endln:117:30
                    |vpiParent:
                    \_if_stmt: , line:116:9, endln:117:31
                    |vpiOpType:82
                    |vpiRhs:
                    \_operation: , line:117:16, endln:117:30
                      |vpiParent:
                      \_assignment: , line:117:5, endln:117:30
                      |vpiOpType:24
                      |vpiOperand:
                      \_ref_obj: (work@slowfil.tapwidx), line:117:16, endln:117:23
                        |vpiParent:
                        \_operation: , line:117:16, endln:117:30
                        |vpiName:tapwidx
                        |vpiFullName:work@slowfil.tapwidx
                      |vpiOperand:
                      \_constant: , line:117:26, endln:117:30
                        |vpiParent:
                        \_operation: , line:117:16, endln:117:30
                        |vpiDecompile:1'b1
                        |vpiSize:1
                        |BIN:1
                        |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@slowfil.tapwidx), line:117:5, endln:117:12
                      |vpiParent:
                      \_assignment: , line:117:5, endln:117:30
                      |vpiName:tapwidx
                      |vpiFullName:work@slowfil.tapwidx
            |vpiAlwaysType:1
          |vpiStmt:
          \_gen_if: , line:119:3, endln:119:5
            |vpiParent:
            \_begin: (work@slowfil)
            |vpiCondition:
            \_operation: , line:119:7, endln:119:26
              |vpiParent:
              \_gen_if: , line:119:3, endln:119:5
              |vpiOpType:15
              |vpiOperand:
              \_ref_obj: (work@slowfil.INITIAL_COEFFS), line:119:7, endln:119:21
                |vpiParent:
                \_operation: , line:119:7, endln:119:26
                |vpiName:INITIAL_COEFFS
                |vpiFullName:work@slowfil.INITIAL_COEFFS
              |vpiOperand:
              \_constant: , line:119:25, endln:119:26
                |vpiParent:
                \_operation: , line:119:7, endln:119:26
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiStmt:
            \_begin: (work@slowfil)
              |vpiParent:
              \_gen_if: , line:119:3, endln:119:5
              |vpiFullName:work@slowfil
              |vpiStmt:
              \_initial: , line:120:4, endln:120:46
                |vpiParent:
                \_begin: (work@slowfil)
                |vpiStmt:
                \_sys_func_call: ($readmemh), line:120:12, endln:120:45
                  |vpiParent:
                  \_initial: , line:120:4, endln:120:46
                  |vpiArgument:
                  \_ref_obj: (work@slowfil.INITIAL_COEFFS), line:120:22, endln:120:36
                    |vpiParent:
                    \_sys_func_call: ($readmemh), line:120:12, endln:120:45
                    |vpiName:INITIAL_COEFFS
                    |vpiFullName:work@slowfil.INITIAL_COEFFS
                  |vpiArgument:
                  \_ref_obj: (work@slowfil.tapmem), line:120:38, endln:120:44
                    |vpiParent:
                    \_sys_func_call: ($readmemh), line:120:12, endln:120:45
                    |vpiName:tapmem
                    |vpiFullName:work@slowfil.tapmem
                  |vpiName:$readmemh
          |vpiStmt:
          \_always: , line:121:3, endln:123:30
            |vpiParent:
            \_begin: (work@slowfil)
            |vpiStmt:
            \_event_control: , line:121:10, endln:121:26
              |vpiParent:
              \_always: , line:121:3, endln:123:30
              |vpiCondition:
              \_operation: , line:121:12, endln:121:25
                |vpiParent:
                \_event_control: , line:121:10, endln:121:26
                |vpiOpType:39
                |vpiOperand:
                \_ref_obj: (work@slowfil.i_clk), line:121:20, endln:121:25
                  |vpiParent:
                  \_operation: , line:121:12, endln:121:25
                  |vpiName:i_clk
                  |vpiFullName:work@slowfil.i_clk
              |vpiStmt:
              \_if_stmt: , line:122:4, endln:123:30
                |vpiParent:
                \_event_control: , line:121:10, endln:121:26
                |vpiCondition:
                \_ref_obj: (work@slowfil.i_tap_wr), line:122:8, endln:122:16
                  |vpiParent:
                  \_event_control: , line:121:10, endln:121:26
                  |vpiName:i_tap_wr
                  |vpiFullName:work@slowfil.i_tap_wr
                |vpiStmt:
                \_assignment: , line:123:5, endln:123:29
                  |vpiParent:
                  \_if_stmt: , line:122:4, endln:123:30
                  |vpiOpType:82
                  |vpiRhs:
                  \_ref_obj: (work@slowfil.i_tap), line:123:24, endln:123:29
                    |vpiParent:
                    \_assignment: , line:123:5, endln:123:29
                    |vpiName:i_tap
                    |vpiFullName:work@slowfil.i_tap
                  |vpiLhs:
                  \_bit_select: (work@slowfil.tapmem), line:123:5, endln:123:20
                    |vpiParent:
                    \_assignment: , line:123:5, endln:123:29
                    |vpiName:tapmem
                    |vpiFullName:work@slowfil.tapmem
                    |vpiIndex:
                    \_ref_obj: (work@slowfil.tapwidx), line:123:12, endln:123:19
                      |vpiParent:
                      \_bit_select: (work@slowfil.tapmem), line:123:5, endln:123:20
                      |vpiName:tapwidx
                      |vpiFullName:work@slowfil.tapwidx
            |vpiAlwaysType:1
|uhdmallModules:
\_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@slowfil_fixedtaps
  |vpiParameter:
  \_parameter: (work@slowfil_fixedtaps.NTAPS), line:5:13, endln:5:18
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |UINT:128
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_fixedtaps.NTAPS)
      |vpiParent:
      \_parameter: (work@slowfil_fixedtaps.NTAPS), line:5:13, endln:5:18
      |vpiFullName:work@slowfil_fixedtaps.NTAPS
      |vpiActual:
      \_int_typespec: , line:5:2, endln:5:47
    |vpiName:NTAPS
    |vpiFullName:work@slowfil_fixedtaps.NTAPS
  |vpiParameter:
  \_parameter: (work@slowfil_fixedtaps.IW), line:5:24, endln:5:26
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |UINT:12
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_fixedtaps.IW)
      |vpiParent:
      \_parameter: (work@slowfil_fixedtaps.IW), line:5:24, endln:5:26
      |vpiFullName:work@slowfil_fixedtaps.IW
      |vpiActual:
      \_int_typespec: , line:5:2, endln:5:47
    |vpiName:IW
    |vpiFullName:work@slowfil_fixedtaps.IW
  |vpiParameter:
  \_parameter: (work@slowfil_fixedtaps.TW), line:5:31, endln:5:33
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:TW
    |vpiFullName:work@slowfil_fixedtaps.TW
  |vpiParameter:
  \_parameter: (work@slowfil_fixedtaps.OW), line:5:38, endln:5:40
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:OW
    |vpiFullName:work@slowfil_fixedtaps.OW
  |vpiParameter:
  \_parameter: (work@slowfil_fixedtaps.FIXED_TAPS), line:7:19, endln:7:29
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_fixedtaps.FIXED_TAPS)
      |vpiParent:
      \_parameter: (work@slowfil_fixedtaps.FIXED_TAPS), line:7:19, endln:7:29
      |vpiFullName:work@slowfil_fixedtaps.FIXED_TAPS
      |vpiActual:
      \_int_typespec: , line:7:12, endln:7:17
    |vpiName:FIXED_TAPS
    |vpiFullName:work@slowfil_fixedtaps.FIXED_TAPS
  |vpiParamAssign:
  \_param_assign: , line:5:13, endln:5:22
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiRhs:
    \_constant: , line:5:19, endln:5:22
      |vpiParent:
      \_param_assign: , line:5:13, endln:5:22
      |vpiDecompile:128
      |vpiSize:64
      |UINT:128
      |vpiTypespec:
      \_ref_typespec: (work@slowfil_fixedtaps)
        |vpiParent:
        \_constant: , line:5:19, endln:5:22
        |vpiFullName:work@slowfil_fixedtaps
        |vpiActual:
        \_int_typespec: , line:5:2, endln:5:47
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowfil_fixedtaps.NTAPS), line:5:13, endln:5:18
  |vpiParamAssign:
  \_param_assign: , line:5:24, endln:5:29
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiRhs:
    \_constant: , line:5:27, endln:5:29
      |vpiParent:
      \_param_assign: , line:5:24, endln:5:29
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiTypespec:
      \_ref_typespec: (work@slowfil_fixedtaps)
        |vpiParent:
        \_constant: , line:5:27, endln:5:29
        |vpiFullName:work@slowfil_fixedtaps
        |vpiActual:
        \_int_typespec: , line:5:2, endln:5:47
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowfil_fixedtaps.IW), line:5:24, endln:5:26
  |vpiParamAssign:
  \_param_assign: , line:5:31, endln:5:36
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiRhs:
    \_ref_obj: (work@slowfil_fixedtaps.IW), line:5:34, endln:5:36
      |vpiParent:
      \_param_assign: , line:5:31, endln:5:36
      |vpiName:IW
      |vpiFullName:work@slowfil_fixedtaps.IW
    |vpiLhs:
    \_parameter: (work@slowfil_fixedtaps.TW), line:5:31, endln:5:33
  |vpiParamAssign:
  \_param_assign: , line:5:38, endln:5:47
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiRhs:
    \_operation: , line:5:41, endln:5:47
      |vpiParent:
      \_param_assign: , line:5:38, endln:5:47
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:5:41, endln:5:45
        |vpiParent:
        \_operation: , line:5:41, endln:5:47
        |vpiOpType:25
        |vpiOperand:
        \_constant: , line:5:41, endln:5:42
          |vpiParent:
          \_operation: , line:5:41, endln:5:45
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (work@slowfil_fixedtaps.IW), line:5:43, endln:5:45
          |vpiParent:
          \_operation: , line:5:41, endln:5:45
          |vpiName:IW
          |vpiFullName:work@slowfil_fixedtaps.IW
      |vpiOperand:
      \_constant: , line:5:46, endln:5:47
        |vpiParent:
        \_operation: , line:5:41, endln:5:47
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowfil_fixedtaps.OW), line:5:38, endln:5:40
  |vpiParamAssign:
  \_param_assign: , line:7:19, endln:7:31
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiRhs:
    \_constant: , line:7:30, endln:7:31
      |vpiParent:
      \_param_assign: , line:7:19, endln:7:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@slowfil_fixedtaps)
        |vpiParent:
        \_constant: , line:7:30, endln:7:31
        |vpiFullName:work@slowfil_fixedtaps
        |vpiActual:
        \_int_typespec: , line:7:12, endln:7:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowfil_fixedtaps.FIXED_TAPS), line:7:19, endln:7:29
  |vpiDefName:work@slowfil_fixedtaps
  |vpiNet:
  \_logic_net: (work@slowfil_fixedtaps.i_clk), line:1:27, endln:1:32
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:i_clk
    |vpiFullName:work@slowfil_fixedtaps.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_fixedtaps.i_reset), line:1:34, endln:1:41
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:i_reset
    |vpiFullName:work@slowfil_fixedtaps.i_reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_fixedtaps.i_tap_wr), line:1:43, endln:1:51
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:i_tap_wr
    |vpiFullName:work@slowfil_fixedtaps.i_tap_wr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_fixedtaps.i_tap), line:1:53, endln:1:58
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:i_tap
    |vpiFullName:work@slowfil_fixedtaps.i_tap
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_fixedtaps.i_ce), line:1:60, endln:1:64
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:i_ce
    |vpiFullName:work@slowfil_fixedtaps.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_fixedtaps.i_sample), line:1:66, endln:1:74
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:i_sample
    |vpiFullName:work@slowfil_fixedtaps.i_sample
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_fixedtaps.o_ce), line:1:76, endln:1:80
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:o_ce
    |vpiFullName:work@slowfil_fixedtaps.o_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_fixedtaps.o_result), line:1:82, endln:1:90
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:o_result
    |vpiFullName:work@slowfil_fixedtaps.o_result
    |vpiNetType:1
  |vpiPort:
  \_port: (i_clk), line:1:27, endln:1:32
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_fixedtaps.i_clk.i_clk), line:1:27, endln:1:32
      |vpiParent:
      \_port: (i_clk), line:1:27, endln:1:32
      |vpiName:i_clk
      |vpiFullName:work@slowfil_fixedtaps.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@slowfil_fixedtaps.i_clk), line:1:27, endln:1:32
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_fixedtaps.i_clk)
      |vpiParent:
      \_port: (i_clk), line:1:27, endln:1:32
      |vpiFullName:work@slowfil_fixedtaps.i_clk
      |vpiActual:
      \_logic_typespec: , line:8:8, endln:8:12
  |vpiPort:
  \_port: (i_reset), line:1:34, endln:1:41
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:i_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_fixedtaps.i_reset.i_reset), line:1:34, endln:1:41
      |vpiParent:
      \_port: (i_reset), line:1:34, endln:1:41
      |vpiName:i_reset
      |vpiFullName:work@slowfil_fixedtaps.i_reset.i_reset
      |vpiActual:
      \_logic_net: (work@slowfil_fixedtaps.i_reset), line:1:34, endln:1:41
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_fixedtaps.i_reset)
      |vpiParent:
      \_port: (i_reset), line:1:34, endln:1:41
      |vpiFullName:work@slowfil_fixedtaps.i_reset
      |vpiActual:
      \_logic_typespec: , line:8:8, endln:8:12
  |vpiPort:
  \_port: (i_tap_wr), line:1:43, endln:1:51
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:i_tap_wr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_fixedtaps.i_tap_wr.i_tap_wr), line:1:43, endln:1:51
      |vpiParent:
      \_port: (i_tap_wr), line:1:43, endln:1:51
      |vpiName:i_tap_wr
      |vpiFullName:work@slowfil_fixedtaps.i_tap_wr.i_tap_wr
      |vpiActual:
      \_logic_net: (work@slowfil_fixedtaps.i_tap_wr), line:1:43, endln:1:51
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_fixedtaps.i_tap_wr)
      |vpiParent:
      \_port: (i_tap_wr), line:1:43, endln:1:51
      |vpiFullName:work@slowfil_fixedtaps.i_tap_wr
      |vpiActual:
      \_logic_typespec: , line:10:8, endln:10:12
  |vpiPort:
  \_port: (i_tap), line:1:53, endln:1:58
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:i_tap
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_fixedtaps.i_tap.i_tap), line:1:53, endln:1:58
      |vpiParent:
      \_port: (i_tap), line:1:53, endln:1:58
      |vpiName:i_tap
      |vpiFullName:work@slowfil_fixedtaps.i_tap.i_tap
      |vpiActual:
      \_logic_net: (work@slowfil_fixedtaps.i_tap), line:1:53, endln:1:58
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_fixedtaps.i_tap)
      |vpiParent:
      \_port: (i_tap), line:1:53, endln:1:58
      |vpiFullName:work@slowfil_fixedtaps.i_tap
      |vpiActual:
      \_logic_typespec: , line:11:8, endln:11:23
  |vpiPort:
  \_port: (i_ce), line:1:60, endln:1:64
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_fixedtaps.i_ce.i_ce), line:1:60, endln:1:64
      |vpiParent:
      \_port: (i_ce), line:1:60, endln:1:64
      |vpiName:i_ce
      |vpiFullName:work@slowfil_fixedtaps.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@slowfil_fixedtaps.i_ce), line:1:60, endln:1:64
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_fixedtaps.i_ce)
      |vpiParent:
      \_port: (i_ce), line:1:60, endln:1:64
      |vpiFullName:work@slowfil_fixedtaps.i_ce
      |vpiActual:
      \_logic_typespec: , line:13:8, endln:13:12
  |vpiPort:
  \_port: (i_sample), line:1:66, endln:1:74
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:i_sample
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_fixedtaps.i_sample.i_sample), line:1:66, endln:1:74
      |vpiParent:
      \_port: (i_sample), line:1:66, endln:1:74
      |vpiName:i_sample
      |vpiFullName:work@slowfil_fixedtaps.i_sample.i_sample
      |vpiActual:
      \_logic_net: (work@slowfil_fixedtaps.i_sample), line:1:66, endln:1:74
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_fixedtaps.i_sample)
      |vpiParent:
      \_port: (i_sample), line:1:66, endln:1:74
      |vpiFullName:work@slowfil_fixedtaps.i_sample
      |vpiActual:
      \_logic_typespec: , line:14:8, endln:14:23
  |vpiPort:
  \_port: (o_ce), line:1:76, endln:1:80
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:o_ce
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@slowfil_fixedtaps.o_ce.o_ce), line:1:76, endln:1:80
      |vpiParent:
      \_port: (o_ce), line:1:76, endln:1:80
      |vpiName:o_ce
      |vpiFullName:work@slowfil_fixedtaps.o_ce.o_ce
      |vpiActual:
      \_logic_net: (work@slowfil_fixedtaps.o_ce), line:1:76, endln:1:80
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_fixedtaps.o_ce)
      |vpiParent:
      \_port: (o_ce), line:1:76, endln:1:80
      |vpiFullName:work@slowfil_fixedtaps.o_ce
      |vpiActual:
      \_logic_typespec: , line:15:9, endln:15:13
  |vpiPort:
  \_port: (o_result), line:1:82, endln:1:90
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:o_result
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@slowfil_fixedtaps.o_result.o_result), line:1:82, endln:1:90
      |vpiParent:
      \_port: (o_result), line:1:82, endln:1:90
      |vpiName:o_result
      |vpiFullName:work@slowfil_fixedtaps.o_result.o_result
      |vpiActual:
      \_logic_net: (work@slowfil_fixedtaps.o_result), line:1:82, endln:1:90
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_fixedtaps.o_result)
      |vpiParent:
      \_port: (o_result), line:1:82, endln:1:90
      |vpiFullName:work@slowfil_fixedtaps.o_result
      |vpiActual:
      \_logic_typespec: , line:16:9, endln:16:24
  |vpiRefModule:
  \_ref_module: work@slowfil (fir), line:18:90, endln:18:93
    |vpiParent:
    \_module_inst: work@slowfil_fixedtaps (work@slowfil_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_fixedtaps.v, line:1:1, endln:19:10
    |vpiName:fir
    |vpiDefName:work@slowfil
    |vpiActual:
    \_module_inst: work@slowfil (work@slowfil), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil.v, line:46:1, endln:245:10
    |vpiPort:
    \_port: (i_clk), line:18:95, endln:18:108
      |vpiParent:
      \_ref_module: work@slowfil (fir), line:18:90, endln:18:93
      |vpiName:i_clk
      |vpiHighConn:
      \_ref_obj: (work@slowfil_fixedtaps.fir.i_clk.i_clk), line:18:102, endln:18:107
        |vpiParent:
        \_port: (i_clk), line:18:95, endln:18:108
        |vpiName:i_clk
        |vpiFullName:work@slowfil_fixedtaps.fir.i_clk.i_clk
        |vpiActual:
        \_logic_net: (work@slowfil_fixedtaps.i_clk), line:1:27, endln:1:32
    |vpiPort:
    \_port: (i_reset), line:18:110, endln:18:127
      |vpiParent:
      \_ref_module: work@slowfil (fir), line:18:90, endln:18:93
      |vpiName:i_reset
      |vpiHighConn:
      \_ref_obj: (work@slowfil_fixedtaps.fir.i_reset.i_reset), line:18:119, endln:18:126
        |vpiParent:
        \_port: (i_reset), line:18:110, endln:18:127
        |vpiName:i_reset
        |vpiFullName:work@slowfil_fixedtaps.fir.i_reset.i_reset
        |vpiActual:
        \_logic_net: (work@slowfil_fixedtaps.i_reset), line:1:34, endln:1:41
    |vpiPort:
    \_port: (i_tap_wr), line:18:129, endln:18:148
      |vpiParent:
      \_ref_module: work@slowfil (fir), line:18:90, endln:18:93
      |vpiName:i_tap_wr
      |vpiHighConn:
      \_ref_obj: (work@slowfil_fixedtaps.fir.i_tap_wr.i_tap_wr), line:18:139, endln:18:147
        |vpiParent:
        \_port: (i_tap_wr), line:18:129, endln:18:148
        |vpiName:i_tap_wr
        |vpiFullName:work@slowfil_fixedtaps.fir.i_tap_wr.i_tap_wr
        |vpiActual:
        \_logic_net: (work@slowfil_fixedtaps.i_tap_wr), line:1:43, endln:1:51
    |vpiPort:
    \_port: (i_tap), line:18:150, endln:18:163
      |vpiParent:
      \_ref_module: work@slowfil (fir), line:18:90, endln:18:93
      |vpiName:i_tap
      |vpiHighConn:
      \_ref_obj: (work@slowfil_fixedtaps.fir.i_tap.i_tap), line:18:157, endln:18:162
        |vpiParent:
        \_port: (i_tap), line:18:150, endln:18:163
        |vpiName:i_tap
        |vpiFullName:work@slowfil_fixedtaps.fir.i_tap.i_tap
        |vpiActual:
        \_logic_net: (work@slowfil_fixedtaps.i_tap), line:1:53, endln:1:58
    |vpiPort:
    \_port: (i_ce), line:18:165, endln:18:176
      |vpiParent:
      \_ref_module: work@slowfil (fir), line:18:90, endln:18:93
      |vpiName:i_ce
      |vpiHighConn:
      \_ref_obj: (work@slowfil_fixedtaps.fir.i_ce.i_ce), line:18:171, endln:18:175
        |vpiParent:
        \_port: (i_ce), line:18:165, endln:18:176
        |vpiName:i_ce
        |vpiFullName:work@slowfil_fixedtaps.fir.i_ce.i_ce
        |vpiActual:
        \_logic_net: (work@slowfil_fixedtaps.i_ce), line:1:60, endln:1:64
    |vpiPort:
    \_port: (i_sample), line:18:178, endln:18:197
      |vpiParent:
      \_ref_module: work@slowfil (fir), line:18:90, endln:18:93
      |vpiName:i_sample
      |vpiHighConn:
      \_ref_obj: (work@slowfil_fixedtaps.fir.i_sample.i_sample), line:18:188, endln:18:196
        |vpiParent:
        \_port: (i_sample), line:18:178, endln:18:197
        |vpiName:i_sample
        |vpiFullName:work@slowfil_fixedtaps.fir.i_sample.i_sample
        |vpiActual:
        \_logic_net: (work@slowfil_fixedtaps.i_sample), line:1:66, endln:1:74
    |vpiPort:
    \_port: (o_ce), line:18:199, endln:18:210
      |vpiParent:
      \_ref_module: work@slowfil (fir), line:18:90, endln:18:93
      |vpiName:o_ce
      |vpiHighConn:
      \_ref_obj: (work@slowfil_fixedtaps.fir.o_ce.o_ce), line:18:205, endln:18:209
        |vpiParent:
        \_port: (o_ce), line:18:199, endln:18:210
        |vpiName:o_ce
        |vpiFullName:work@slowfil_fixedtaps.fir.o_ce.o_ce
        |vpiActual:
        \_logic_net: (work@slowfil_fixedtaps.o_ce), line:1:76, endln:1:80
    |vpiPort:
    \_port: (o_result), line:18:212, endln:18:231
      |vpiParent:
      \_ref_module: work@slowfil (fir), line:18:90, endln:18:93
      |vpiName:o_result
      |vpiHighConn:
      \_ref_obj: (work@slowfil_fixedtaps.fir.o_result.o_result), line:18:222, endln:18:230
        |vpiParent:
        \_port: (o_result), line:18:212, endln:18:231
        |vpiName:o_result
        |vpiFullName:work@slowfil_fixedtaps.fir.o_result.o_result
        |vpiActual:
        \_logic_net: (work@slowfil_fixedtaps.o_result), line:1:82, endln:1:90
|uhdmallModules:
\_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@slowfil_srl
  |vpiParameter:
  \_parameter: (work@slowfil_srl.LGNTAPS), line:50:12, endln:50:19
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |UINT:7
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.LGNTAPS)
      |vpiParent:
      \_parameter: (work@slowfil_srl.LGNTAPS), line:50:12, endln:50:19
      |vpiFullName:work@slowfil_srl.LGNTAPS
      |vpiActual:
      \_int_typespec: , line:50:2, endln:50:57
    |vpiName:LGNTAPS
    |vpiFullName:work@slowfil_srl.LGNTAPS
  |vpiParameter:
  \_parameter: (work@slowfil_srl.IW), line:50:25, endln:50:27
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |UINT:16
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.IW)
      |vpiParent:
      \_parameter: (work@slowfil_srl.IW), line:50:25, endln:50:27
      |vpiFullName:work@slowfil_srl.IW
      |vpiActual:
      \_int_typespec: , line:50:2, endln:50:57
    |vpiName:IW
    |vpiFullName:work@slowfil_srl.IW
  |vpiParameter:
  \_parameter: (work@slowfil_srl.TW), line:50:32, endln:50:34
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |UINT:16
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.TW)
      |vpiParent:
      \_parameter: (work@slowfil_srl.TW), line:50:32, endln:50:34
      |vpiFullName:work@slowfil_srl.TW
      |vpiActual:
      \_int_typespec: , line:50:2, endln:50:57
    |vpiName:TW
    |vpiFullName:work@slowfil_srl.TW
  |vpiParameter:
  \_parameter: (work@slowfil_srl.OW), line:50:39, endln:50:41
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiName:OW
    |vpiFullName:work@slowfil_srl.OW
  |vpiParameter:
  \_parameter: (work@slowfil_srl.NTAPS), line:51:24, endln:51:29
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |UINT:110
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.NTAPS)
      |vpiParent:
      \_parameter: (work@slowfil_srl.NTAPS), line:51:24, endln:51:29
      |vpiFullName:work@slowfil_srl.NTAPS
      |vpiActual:
      \_int_typespec: , line:51:12, endln:51:23
    |vpiName:NTAPS
    |vpiFullName:work@slowfil_srl.NTAPS
  |vpiParameter:
  \_parameter: (work@slowfil_srl.FIXED_TAPS), line:52:19, endln:52:29
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.FIXED_TAPS)
      |vpiParent:
      \_parameter: (work@slowfil_srl.FIXED_TAPS), line:52:19, endln:52:29
      |vpiFullName:work@slowfil_srl.FIXED_TAPS
      |vpiActual:
      \_int_typespec: , line:52:12, endln:52:17
    |vpiName:FIXED_TAPS
    |vpiFullName:work@slowfil_srl.FIXED_TAPS
  |vpiParameter:
  \_parameter: (work@slowfil_srl.INITIAL_COEFFS), line:53:14, endln:53:28
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |STRING:
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.INITIAL_COEFFS)
      |vpiParent:
      \_parameter: (work@slowfil_srl.INITIAL_COEFFS), line:53:14, endln:53:28
      |vpiFullName:work@slowfil_srl.INITIAL_COEFFS
      |vpiActual:
      \_string_typespec: 
    |vpiName:INITIAL_COEFFS
    |vpiFullName:work@slowfil_srl.INITIAL_COEFFS
  |vpiParameter:
  \_parameter: (work@slowfil_srl.MEMSZ), line:54:13, endln:54:18
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiLocalParam:1
    |vpiName:MEMSZ
    |vpiFullName:work@slowfil_srl.MEMSZ
  |vpiParamAssign:
  \_param_assign: , line:50:12, endln:50:23
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiRhs:
    \_constant: , line:50:22, endln:50:23
      |vpiParent:
      \_param_assign: , line:50:12, endln:50:23
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiTypespec:
      \_ref_typespec: (work@slowfil_srl)
        |vpiParent:
        \_constant: , line:50:22, endln:50:23
        |vpiFullName:work@slowfil_srl
        |vpiActual:
        \_int_typespec: , line:50:2, endln:50:57
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowfil_srl.LGNTAPS), line:50:12, endln:50:19
  |vpiParamAssign:
  \_param_assign: , line:50:25, endln:50:30
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiRhs:
    \_constant: , line:50:28, endln:50:30
      |vpiParent:
      \_param_assign: , line:50:25, endln:50:30
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
      |vpiTypespec:
      \_ref_typespec: (work@slowfil_srl)
        |vpiParent:
        \_constant: , line:50:28, endln:50:30
        |vpiFullName:work@slowfil_srl
        |vpiActual:
        \_int_typespec: , line:50:2, endln:50:57
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowfil_srl.IW), line:50:25, endln:50:27
  |vpiParamAssign:
  \_param_assign: , line:50:32, endln:50:37
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiRhs:
    \_constant: , line:50:35, endln:50:37
      |vpiParent:
      \_param_assign: , line:50:32, endln:50:37
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
      |vpiTypespec:
      \_ref_typespec: (work@slowfil_srl)
        |vpiParent:
        \_constant: , line:50:35, endln:50:37
        |vpiFullName:work@slowfil_srl
        |vpiActual:
        \_int_typespec: , line:50:2, endln:50:57
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowfil_srl.TW), line:50:32, endln:50:34
  |vpiParamAssign:
  \_param_assign: , line:50:39, endln:50:57
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiRhs:
    \_operation: , line:50:44, endln:50:57
      |vpiParent:
      \_param_assign: , line:50:39, endln:50:57
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:50:44, endln:50:49
        |vpiParent:
        \_operation: , line:50:44, endln:50:57
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (work@slowfil_srl.IW), line:50:44, endln:50:46
          |vpiParent:
          \_operation: , line:50:44, endln:50:49
          |vpiName:IW
          |vpiFullName:work@slowfil_srl.IW
        |vpiOperand:
        \_ref_obj: (work@slowfil_srl.TW), line:50:47, endln:50:49
          |vpiParent:
          \_operation: , line:50:44, endln:50:49
          |vpiName:TW
          |vpiFullName:work@slowfil_srl.TW
      |vpiOperand:
      \_ref_obj: (work@slowfil_srl.LGNTAPS), line:50:50, endln:50:57
        |vpiParent:
        \_operation: , line:50:44, endln:50:57
        |vpiName:LGNTAPS
        |vpiFullName:work@slowfil_srl.LGNTAPS
    |vpiLhs:
    \_parameter: (work@slowfil_srl.OW), line:50:39, endln:50:41
  |vpiParamAssign:
  \_param_assign: , line:51:24, endln:51:35
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiRhs:
    \_constant: , line:51:32, endln:51:35
      |vpiParent:
      \_param_assign: , line:51:24, endln:51:35
      |vpiDecompile:110
      |vpiSize:64
      |UINT:110
      |vpiTypespec:
      \_ref_typespec: (work@slowfil_srl)
        |vpiParent:
        \_constant: , line:51:32, endln:51:35
        |vpiFullName:work@slowfil_srl
        |vpiActual:
        \_int_typespec: , line:51:12, endln:51:23
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowfil_srl.NTAPS), line:51:24, endln:51:29
  |vpiParamAssign:
  \_param_assign: , line:52:19, endln:52:36
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiRhs:
    \_constant: , line:52:32, endln:52:36
      |vpiParent:
      \_param_assign: , line:52:19, endln:52:36
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@slowfil_srl)
        |vpiParent:
        \_constant: , line:52:32, endln:52:36
        |vpiFullName:work@slowfil_srl
        |vpiActual:
        \_int_typespec: , line:52:12, endln:52:17
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@slowfil_srl.FIXED_TAPS), line:52:19, endln:52:29
  |vpiParamAssign:
  \_param_assign: , line:53:14, endln:53:34
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiRhs:
    \_constant: , line:53:32, endln:53:34
      |vpiParent:
      \_param_assign: , line:53:14, endln:53:34
      |vpiDecompile:""
      |STRING:
      |vpiTypespec:
      \_ref_typespec: (work@slowfil_srl)
        |vpiParent:
        \_constant: , line:53:32, endln:53:34
        |vpiFullName:work@slowfil_srl
        |vpiActual:
        \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@slowfil_srl.INITIAL_COEFFS), line:53:14, endln:53:28
  |vpiParamAssign:
  \_param_assign: , line:54:13, endln:54:33
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiRhs:
    \_operation: , line:54:22, endln:54:32
      |vpiParent:
      \_param_assign: , line:54:13, endln:54:33
      |vpiOpType:22
      |vpiOperand:
      \_constant: , line:54:22, endln:54:23
        |vpiParent:
        \_operation: , line:54:22, endln:54:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@slowfil_srl.LGNTAPS), line:54:25, endln:54:32
        |vpiParent:
        \_operation: , line:54:22, endln:54:32
        |vpiName:LGNTAPS
        |vpiFullName:work@slowfil_srl.LGNTAPS
    |vpiLhs:
    \_parameter: (work@slowfil_srl.MEMSZ), line:54:13, endln:54:18
  |vpiDefName:work@slowfil_srl
  |vpiNet:
  \_logic_net: (work@slowfil_srl.tapmem), line:78:17, endln:78:23
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.tapmem)
      |vpiParent:
      \_logic_net: (work@slowfil_srl.tapmem), line:78:17, endln:78:23
      |vpiFullName:work@slowfil_srl.tapmem
      |vpiActual:
      \_logic_typespec: , line:78:2, endln:78:37
    |vpiName:tapmem
    |vpiFullName:work@slowfil_srl.tapmem
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil_srl.tap), line:79:24, endln:79:27
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.tap)
      |vpiParent:
      \_logic_net: (work@slowfil_srl.tap), line:79:24, endln:79:27
      |vpiFullName:work@slowfil_srl.tap
      |vpiActual:
      \_logic_typespec: , line:79:2, endln:79:23
    |vpiName:tap
    |vpiFullName:work@slowfil_srl.tap
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil_srl.tidx), line:82:22, endln:82:26
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.tidx)
      |vpiParent:
      \_logic_net: (work@slowfil_srl.tidx), line:82:22, endln:82:26
      |vpiFullName:work@slowfil_srl.tidx
      |vpiActual:
      \_logic_typespec: , line:82:2, endln:82:21
    |vpiName:tidx
    |vpiFullName:work@slowfil_srl.tidx
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil_srl.dsrl), line:83:17, endln:83:21
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.dsrl)
      |vpiParent:
      \_logic_net: (work@slowfil_srl.dsrl), line:83:17, endln:83:21
      |vpiFullName:work@slowfil_srl.dsrl
      |vpiActual:
      \_logic_typespec: , line:83:2, endln:83:35
    |vpiName:dsrl
    |vpiFullName:work@slowfil_srl.dsrl
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil_srl.data), line:84:24, endln:84:28
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.data)
      |vpiParent:
      \_logic_net: (work@slowfil_srl.data), line:84:24, endln:84:28
      |vpiFullName:work@slowfil_srl.data
      |vpiActual:
      \_logic_typespec: , line:84:2, endln:84:23
    |vpiName:data
    |vpiFullName:work@slowfil_srl.data
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil_srl.d_ce), line:87:6, endln:87:10
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.d_ce)
      |vpiParent:
      \_logic_net: (work@slowfil_srl.d_ce), line:87:6, endln:87:10
      |vpiFullName:work@slowfil_srl.d_ce
      |vpiActual:
      \_logic_typespec: , line:87:2, endln:87:5
    |vpiName:d_ce
    |vpiFullName:work@slowfil_srl.d_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil_srl.p_ce), line:87:12, endln:87:16
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.p_ce)
      |vpiParent:
      \_logic_net: (work@slowfil_srl.p_ce), line:87:12, endln:87:16
      |vpiFullName:work@slowfil_srl.p_ce
      |vpiActual:
      \_logic_typespec: , line:87:2, endln:87:5
    |vpiName:p_ce
    |vpiFullName:work@slowfil_srl.p_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil_srl.m_ce), line:87:18, endln:87:22
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.m_ce)
      |vpiParent:
      \_logic_net: (work@slowfil_srl.m_ce), line:87:18, endln:87:22
      |vpiFullName:work@slowfil_srl.m_ce
      |vpiActual:
      \_logic_typespec: , line:87:2, endln:87:5
    |vpiName:m_ce
    |vpiFullName:work@slowfil_srl.m_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil_srl.product), line:90:27, endln:90:34
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.product)
      |vpiParent:
      \_logic_net: (work@slowfil_srl.product), line:90:27, endln:90:34
      |vpiFullName:work@slowfil_srl.product
      |vpiActual:
      \_logic_typespec: , line:90:2, endln:90:26
    |vpiName:product
    |vpiFullName:work@slowfil_srl.product
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil_srl.r_acc), line:91:24, endln:91:29
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.r_acc)
      |vpiParent:
      \_logic_net: (work@slowfil_srl.r_acc), line:91:24, endln:91:29
      |vpiFullName:work@slowfil_srl.r_acc
      |vpiActual:
      \_logic_typespec: , line:91:2, endln:91:23
    |vpiName:r_acc
    |vpiFullName:work@slowfil_srl.r_acc
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil_srl.last_tap_index), line:165:7, endln:165:21
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.last_tap_index)
      |vpiParent:
      \_logic_net: (work@slowfil_srl.last_tap_index), line:165:7, endln:165:21
      |vpiFullName:work@slowfil_srl.last_tap_index
      |vpiActual:
      \_logic_typespec: , line:165:2, endln:165:6
    |vpiName:last_tap_index
    |vpiFullName:work@slowfil_srl.last_tap_index
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_srl.pre_acc_ce), line:170:12, endln:170:22
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl.pre_acc_ce)
      |vpiParent:
      \_logic_net: (work@slowfil_srl.pre_acc_ce), line:170:12, endln:170:22
      |vpiFullName:work@slowfil_srl.pre_acc_ce
      |vpiActual:
      \_logic_typespec: , line:170:2, endln:170:11
    |vpiName:pre_acc_ce
    |vpiFullName:work@slowfil_srl.pre_acc_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil_srl.i_clk), line:49:20, endln:49:25
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiName:i_clk
    |vpiFullName:work@slowfil_srl.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_srl.i_reset), line:49:27, endln:49:34
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiName:i_reset
    |vpiFullName:work@slowfil_srl.i_reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_srl.i_tap_wr), line:49:36, endln:49:44
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiName:i_tap_wr
    |vpiFullName:work@slowfil_srl.i_tap_wr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_srl.i_tap), line:49:46, endln:49:51
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiName:i_tap
    |vpiFullName:work@slowfil_srl.i_tap
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_srl.i_ce), line:49:53, endln:49:57
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiName:i_ce
    |vpiFullName:work@slowfil_srl.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_srl.i_sample), line:49:59, endln:49:67
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiName:i_sample
    |vpiFullName:work@slowfil_srl.i_sample
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_srl.o_ce), line:49:69, endln:49:73
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiName:o_ce
    |vpiFullName:work@slowfil_srl.o_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowfil_srl.o_result), line:49:75, endln:49:83
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiName:o_result
    |vpiFullName:work@slowfil_srl.o_result
    |vpiNetType:48
  |vpiPort:
  \_port: (i_clk), line:49:20, endln:49:25
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_srl.i_clk.i_clk), line:49:20, endln:49:25
      |vpiParent:
      \_port: (i_clk), line:49:20, endln:49:25
      |vpiName:i_clk
      |vpiFullName:work@slowfil_srl.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@slowfil_srl.i_clk), line:49:20, endln:49:25
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_srl.i_clk)
      |vpiParent:
      \_port: (i_clk), line:49:20, endln:49:25
      |vpiFullName:work@slowfil_srl.i_clk
      |vpiActual:
      \_logic_typespec: , line:57:8, endln:57:12
  |vpiPort:
  \_port: (i_reset), line:49:27, endln:49:34
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiName:i_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_srl.i_reset.i_reset), line:49:27, endln:49:34
      |vpiParent:
      \_port: (i_reset), line:49:27, endln:49:34
      |vpiName:i_reset
      |vpiFullName:work@slowfil_srl.i_reset.i_reset
      |vpiActual:
      \_logic_net: (work@slowfil_srl.i_reset), line:49:27, endln:49:34
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_srl.i_reset)
      |vpiParent:
      \_port: (i_reset), line:49:27, endln:49:34
      |vpiFullName:work@slowfil_srl.i_reset
      |vpiActual:
      \_logic_typespec: , line:57:8, endln:57:12
  |vpiPort:
  \_port: (i_tap_wr), line:49:36, endln:49:44
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiName:i_tap_wr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_srl.i_tap_wr.i_tap_wr), line:49:36, endln:49:44
      |vpiParent:
      \_port: (i_tap_wr), line:49:36, endln:49:44
      |vpiName:i_tap_wr
      |vpiFullName:work@slowfil_srl.i_tap_wr.i_tap_wr
      |vpiActual:
      \_logic_net: (work@slowfil_srl.i_tap_wr), line:49:36, endln:49:44
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_srl.i_tap_wr)
      |vpiParent:
      \_port: (i_tap_wr), line:49:36, endln:49:44
      |vpiFullName:work@slowfil_srl.i_tap_wr
      |vpiActual:
      \_logic_typespec: , line:61:8, endln:61:12
  |vpiPort:
  \_port: (i_tap), line:49:46, endln:49:51
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiName:i_tap
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_srl.i_tap.i_tap), line:49:46, endln:49:51
      |vpiParent:
      \_port: (i_tap), line:49:46, endln:49:51
      |vpiName:i_tap
      |vpiFullName:work@slowfil_srl.i_tap.i_tap
      |vpiActual:
      \_logic_net: (work@slowfil_srl.i_tap), line:49:46, endln:49:51
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_srl.i_tap)
      |vpiParent:
      \_port: (i_tap), line:49:46, endln:49:51
      |vpiFullName:work@slowfil_srl.i_tap
      |vpiActual:
      \_logic_typespec: , line:62:8, endln:62:23
  |vpiPort:
  \_port: (i_ce), line:49:53, endln:49:57
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_srl.i_ce.i_ce), line:49:53, endln:49:57
      |vpiParent:
      \_port: (i_ce), line:49:53, endln:49:57
      |vpiName:i_ce
      |vpiFullName:work@slowfil_srl.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@slowfil_srl.i_ce), line:49:53, endln:49:57
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_srl.i_ce)
      |vpiParent:
      \_port: (i_ce), line:49:53, endln:49:57
      |vpiFullName:work@slowfil_srl.i_ce
      |vpiActual:
      \_logic_typespec: , line:67:8, endln:67:12
  |vpiPort:
  \_port: (i_sample), line:49:59, endln:49:67
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiName:i_sample
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_srl.i_sample.i_sample), line:49:59, endln:49:67
      |vpiParent:
      \_port: (i_sample), line:49:59, endln:49:67
      |vpiName:i_sample
      |vpiFullName:work@slowfil_srl.i_sample.i_sample
      |vpiActual:
      \_logic_net: (work@slowfil_srl.i_sample), line:49:59, endln:49:67
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_srl.i_sample)
      |vpiParent:
      \_port: (i_sample), line:49:59, endln:49:67
      |vpiFullName:work@slowfil_srl.i_sample
      |vpiActual:
      \_logic_typespec: , line:68:8, endln:68:23
  |vpiPort:
  \_port: (o_ce), line:49:69, endln:49:73
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiName:o_ce
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@slowfil_srl.o_ce.o_ce), line:49:69, endln:49:73
      |vpiParent:
      \_port: (o_ce), line:49:69, endln:49:73
      |vpiName:o_ce
      |vpiFullName:work@slowfil_srl.o_ce.o_ce
      |vpiActual:
      \_logic_net: (work@slowfil_srl.o_ce), line:49:69, endln:49:73
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_srl.o_ce)
      |vpiParent:
      \_port: (o_ce), line:49:69, endln:49:73
      |vpiFullName:work@slowfil_srl.o_ce
      |vpiActual:
      \_logic_typespec: , line:73:9, endln:73:12
  |vpiPort:
  \_port: (o_result), line:49:75, endln:49:83
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiName:o_result
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@slowfil_srl.o_result.o_result), line:49:75, endln:49:83
      |vpiParent:
      \_port: (o_result), line:49:75, endln:49:83
      |vpiName:o_result
      |vpiFullName:work@slowfil_srl.o_result.o_result
      |vpiActual:
      \_logic_net: (work@slowfil_srl.o_result), line:49:75, endln:49:83
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_srl.o_result)
      |vpiParent:
      \_port: (o_result), line:49:75, endln:49:83
      |vpiFullName:work@slowfil_srl.o_result
      |vpiActual:
      \_logic_typespec: , line:74:9, endln:74:23
  |vpiProcess:
  \_always: , line:145:5, endln:147:33
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_event_control: , line:145:12, endln:145:28
      |vpiParent:
      \_always: , line:145:5, endln:147:33
      |vpiCondition:
      \_operation: , line:145:14, endln:145:27
        |vpiParent:
        \_event_control: , line:145:12, endln:145:28
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil_srl.i_clk), line:145:22, endln:145:27
          |vpiParent:
          \_operation: , line:145:14, endln:145:27
          |vpiName:i_clk
          |vpiFullName:work@slowfil_srl.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil_srl.i_clk), line:49:20, endln:49:25
      |vpiStmt:
      \_if_stmt: , line:146:9, endln:147:33
        |vpiParent:
        \_event_control: , line:145:12, endln:145:28
        |vpiCondition:
        \_ref_obj: (work@slowfil_srl.i_ce), line:146:13, endln:146:17
          |vpiParent:
          \_event_control: , line:145:12, endln:145:28
          |vpiName:i_ce
          |vpiFullName:work@slowfil_srl.i_ce
          |vpiActual:
          \_logic_net: (work@slowfil_srl.i_ce), line:49:53, endln:49:57
        |vpiStmt:
        \_assignment: , line:147:13, endln:147:32
          |vpiParent:
          \_if_stmt: , line:146:9, endln:147:33
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@slowfil_srl.i_sample), line:147:24, endln:147:32
            |vpiParent:
            \_assignment: , line:147:13, endln:147:32
            |vpiName:i_sample
            |vpiFullName:work@slowfil_srl.i_sample
            |vpiActual:
            \_logic_net: (work@slowfil_srl.i_sample), line:49:59, endln:49:67
          |vpiLhs:
          \_bit_select: (work@slowfil_srl.dsrl), line:147:13, endln:147:20
            |vpiParent:
            \_assignment: , line:147:13, endln:147:32
            |vpiName:dsrl
            |vpiFullName:work@slowfil_srl.dsrl
            |vpiIndex:
            \_constant: , line:147:18, endln:147:19
              |vpiParent:
              \_bit_select: (work@slowfil_srl.dsrl), line:147:13, endln:147:20
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:171:2, endln:171:28
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_assignment: , line:171:10, endln:171:27
      |vpiParent:
      \_initial: , line:171:2, endln:171:28
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:171:23, endln:171:27
        |vpiDecompile:3'h0
        |vpiSize:3
        |HEX:0
        |vpiConstType:5
      |vpiLhs:
      \_ref_obj: (work@slowfil_srl.pre_acc_ce), line:171:10, endln:171:20
        |vpiParent:
        \_assignment: , line:171:10, endln:171:27
        |vpiName:pre_acc_ce
        |vpiFullName:work@slowfil_srl.pre_acc_ce
        |vpiActual:
        \_logic_net: (work@slowfil_srl.pre_acc_ce), line:170:12, endln:170:22
  |vpiProcess:
  \_always: , line:172:2, endln:180:26
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_event_control: , line:172:9, endln:172:25
      |vpiParent:
      \_always: , line:172:2, endln:180:26
      |vpiCondition:
      \_operation: , line:172:11, endln:172:24
        |vpiParent:
        \_event_control: , line:172:9, endln:172:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil_srl.i_clk), line:172:19, endln:172:24
          |vpiParent:
          \_operation: , line:172:11, endln:172:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil_srl.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil_srl.i_clk), line:49:20, endln:49:25
      |vpiStmt:
      \_if_else: , line:173:3, endln:180:26
        |vpiParent:
        \_event_control: , line:172:9, endln:172:25
        |vpiCondition:
        \_ref_obj: (work@slowfil_srl.i_reset), line:173:7, endln:173:14
          |vpiParent:
          \_event_control: , line:172:9, endln:172:25
          |vpiName:i_reset
          |vpiFullName:work@slowfil_srl.i_reset
          |vpiActual:
          \_logic_net: (work@slowfil_srl.i_reset), line:49:27, endln:49:34
        |vpiStmt:
        \_assignment: , line:174:4, endln:174:25
          |vpiParent:
          \_if_else: , line:173:3, endln:180:26
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:174:21, endln:174:25
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_bit_select: (work@slowfil_srl.pre_acc_ce), line:174:4, endln:174:17
            |vpiParent:
            \_assignment: , line:174:4, endln:174:25
            |vpiName:pre_acc_ce
            |vpiFullName:work@slowfil_srl.pre_acc_ce
            |vpiIndex:
            \_constant: , line:174:15, endln:174:16
              |vpiParent:
              \_bit_select: (work@slowfil_srl.pre_acc_ce), line:174:4, endln:174:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiElseStmt:
        \_if_else: , line:175:8, endln:180:26
          |vpiParent:
          \_if_else: , line:173:3, endln:180:26
          |vpiCondition:
          \_ref_obj: (work@slowfil_srl.i_ce), line:175:12, endln:175:16
            |vpiParent:
            \_if_else: , line:173:3, endln:180:26
            |vpiName:i_ce
            |vpiFullName:work@slowfil_srl.i_ce
            |vpiActual:
            \_logic_net: (work@slowfil_srl.i_ce), line:49:53, endln:49:57
          |vpiStmt:
          \_assignment: , line:176:4, endln:176:25
            |vpiParent:
            \_if_else: , line:175:8, endln:180:26
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:176:21, endln:176:25
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
            |vpiLhs:
            \_bit_select: (work@slowfil_srl.pre_acc_ce), line:176:4, endln:176:17
              |vpiParent:
              \_assignment: , line:176:4, endln:176:25
              |vpiName:pre_acc_ce
              |vpiFullName:work@slowfil_srl.pre_acc_ce
              |vpiIndex:
              \_constant: , line:176:15, endln:176:16
                |vpiParent:
                \_bit_select: (work@slowfil_srl.pre_acc_ce), line:176:4, endln:176:17
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiElseStmt:
          \_if_else: , line:177:8, endln:180:26
            |vpiParent:
            \_if_else: , line:175:8, endln:180:26
            |vpiCondition:
            \_operation: , line:177:12, endln:177:46
              |vpiParent:
              \_if_else: , line:175:8, endln:180:26
              |vpiOpType:26
              |vpiOperand:
              \_bit_select: (work@slowfil_srl.pre_acc_ce), line:177:24, endln:177:25
                |vpiParent:
                \_operation: , line:177:12, endln:177:46
                |vpiName:pre_acc_ce
                |vpiFullName:work@slowfil_srl.pre_acc_ce
                |vpiIndex:
                \_constant: , line:177:24, endln:177:25
                  |vpiParent:
                  \_bit_select: (work@slowfil_srl.pre_acc_ce), line:177:24, endln:177:25
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
              |vpiOperand:
              \_operation: , line:177:30, endln:177:45
                |vpiParent:
                \_operation: , line:177:12, endln:177:46
                |vpiOpType:3
                |vpiOperand:
                \_ref_obj: (work@slowfil_srl.last_tap_index), line:177:31, endln:177:45
                  |vpiParent:
                  \_operation: , line:177:30, endln:177:45
                  |vpiName:last_tap_index
                  |vpiFullName:work@slowfil_srl.last_tap_index
                  |vpiActual:
                  \_logic_net: (work@slowfil_srl.last_tap_index), line:165:7, endln:165:21
            |vpiStmt:
            \_assignment: , line:178:4, endln:178:25
              |vpiParent:
              \_if_else: , line:177:8, endln:180:26
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:178:21, endln:178:25
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
              |vpiLhs:
              \_bit_select: (work@slowfil_srl.pre_acc_ce), line:178:4, endln:178:17
                |vpiParent:
                \_assignment: , line:178:4, endln:178:25
                |vpiName:pre_acc_ce
                |vpiFullName:work@slowfil_srl.pre_acc_ce
                |vpiIndex:
                \_constant: , line:178:15, endln:178:16
                  |vpiParent:
                  \_bit_select: (work@slowfil_srl.pre_acc_ce), line:178:4, endln:178:17
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiElseStmt:
            \_assignment: , line:180:4, endln:180:25
              |vpiParent:
              \_if_else: , line:177:8, endln:180:26
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:180:21, endln:180:25
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_bit_select: (work@slowfil_srl.pre_acc_ce), line:180:4, endln:180:17
                |vpiParent:
                \_assignment: , line:180:4, endln:180:25
                |vpiName:pre_acc_ce
                |vpiFullName:work@slowfil_srl.pre_acc_ce
                |vpiIndex:
                \_constant: , line:180:15, endln:180:16
                  |vpiParent:
                  \_bit_select: (work@slowfil_srl.pre_acc_ce), line:180:4, endln:180:17
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:185:2, endln:189:39
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_event_control: , line:185:9, endln:185:25
      |vpiParent:
      \_always: , line:185:2, endln:189:39
      |vpiCondition:
      \_operation: , line:185:11, endln:185:24
        |vpiParent:
        \_event_control: , line:185:9, endln:185:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil_srl.i_clk), line:185:19, endln:185:24
          |vpiParent:
          \_operation: , line:185:11, endln:185:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil_srl.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil_srl.i_clk), line:49:20, endln:49:25
      |vpiStmt:
      \_if_else: , line:186:3, endln:189:39
        |vpiParent:
        \_event_control: , line:185:9, endln:185:25
        |vpiCondition:
        \_ref_obj: (work@slowfil_srl.i_reset), line:186:7, endln:186:14
          |vpiParent:
          \_event_control: , line:185:9, endln:185:25
          |vpiName:i_reset
          |vpiFullName:work@slowfil_srl.i_reset
          |vpiActual:
          \_logic_net: (work@slowfil_srl.i_reset), line:49:27, endln:49:34
        |vpiStmt:
        \_assignment: , line:187:4, endln:187:27
          |vpiParent:
          \_if_else: , line:186:3, endln:189:39
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:187:23, endln:187:27
            |vpiDecompile:2'b0
            |vpiSize:2
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_part_select: pre_acc_ce (work@slowfil_srl.pre_acc_ce), line:187:4, endln:187:19
            |vpiParent:
            \_assignment: , line:187:4, endln:187:27
            |vpiName:pre_acc_ce
            |vpiFullName:work@slowfil_srl.pre_acc_ce
            |vpiDefName:pre_acc_ce
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:187:15, endln:187:16
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:187:17, endln:187:18
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
        |vpiElseStmt:
        \_assignment: , line:189:4, endln:189:38
          |vpiParent:
          \_if_else: , line:186:3, endln:189:39
          |vpiOpType:82
          |vpiRhs:
          \_part_select: pre_acc_ce (work@slowfil_srl.pre_acc_ce), line:189:23, endln:189:38
            |vpiParent:
            \_assignment: , line:189:4, endln:189:38
            |vpiName:pre_acc_ce
            |vpiFullName:work@slowfil_srl.pre_acc_ce
            |vpiDefName:pre_acc_ce
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:189:34, endln:189:35
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:189:36, endln:189:37
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiLhs:
          \_part_select: pre_acc_ce (work@slowfil_srl.pre_acc_ce), line:189:4, endln:189:19
            |vpiParent:
            \_assignment: , line:189:4, endln:189:38
            |vpiName:pre_acc_ce
            |vpiFullName:work@slowfil_srl.pre_acc_ce
            |vpiDefName:pre_acc_ce
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:189:15, endln:189:16
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:189:17, endln:189:18
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:192:2, endln:192:19
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_assignment: , line:192:10, endln:192:18
      |vpiParent:
      \_initial: , line:192:2, endln:192:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:192:17, endln:192:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowfil_srl.tidx), line:192:10, endln:192:14
        |vpiParent:
        \_assignment: , line:192:10, endln:192:18
        |vpiName:tidx
        |vpiFullName:work@slowfil_srl.tidx
        |vpiActual:
        \_logic_net: (work@slowfil_srl.tidx), line:82:22, endln:82:26
  |vpiProcess:
  \_always: , line:193:2, endln:201:5
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_event_control: , line:193:9, endln:193:25
      |vpiParent:
      \_always: , line:193:2, endln:201:5
      |vpiCondition:
      \_operation: , line:193:11, endln:193:24
        |vpiParent:
        \_event_control: , line:193:9, endln:193:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil_srl.i_clk), line:193:19, endln:193:24
          |vpiParent:
          \_operation: , line:193:11, endln:193:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil_srl.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil_srl.i_clk), line:49:20, endln:49:25
      |vpiStmt:
      \_if_else: , line:194:2, endln:201:5
        |vpiParent:
        \_event_control: , line:193:9, endln:193:25
        |vpiCondition:
        \_ref_obj: (work@slowfil_srl.i_ce), line:194:6, endln:194:10
          |vpiParent:
          \_event_control: , line:193:9, endln:193:25
          |vpiName:i_ce
          |vpiFullName:work@slowfil_srl.i_ce
          |vpiActual:
          \_logic_net: (work@slowfil_srl.i_ce), line:49:53, endln:49:57
        |vpiStmt:
        \_begin: (work@slowfil_srl), line:195:2, endln:198:5
          |vpiParent:
          \_if_else: , line:194:2, endln:201:5
          |vpiFullName:work@slowfil_srl
          |vpiStmt:
          \_assignment: , line:197:3, endln:197:12
            |vpiParent:
            \_begin: (work@slowfil_srl), line:195:2, endln:198:5
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:197:11, endln:197:12
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@slowfil_srl.tidx), line:197:3, endln:197:7
              |vpiParent:
              \_assignment: , line:197:3, endln:197:12
              |vpiName:tidx
              |vpiFullName:work@slowfil_srl.tidx
              |vpiActual:
              \_logic_net: (work@slowfil_srl.tidx), line:82:22, endln:82:26
        |vpiElseStmt:
        \_begin: (work@slowfil_srl), line:198:11, endln:201:5
          |vpiParent:
          \_if_else: , line:194:2, endln:201:5
          |vpiFullName:work@slowfil_srl
          |vpiStmt:
          \_assignment: , line:200:3, endln:200:22
            |vpiParent:
            \_begin: (work@slowfil_srl), line:198:11, endln:201:5
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:200:11, endln:200:22
              |vpiParent:
              \_assignment: , line:200:3, endln:200:22
              |vpiOpType:24
              |vpiOperand:
              \_ref_obj: (work@slowfil_srl.tidx), line:200:11, endln:200:15
                |vpiParent:
                \_operation: , line:200:11, endln:200:22
                |vpiName:tidx
                |vpiFullName:work@slowfil_srl.tidx
                |vpiActual:
                \_logic_net: (work@slowfil_srl.tidx), line:82:22, endln:82:26
              |vpiOperand:
              \_constant: , line:200:18, endln:200:22
                |vpiParent:
                \_operation: , line:200:11, endln:200:22
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@slowfil_srl.tidx), line:200:3, endln:200:7
              |vpiParent:
              \_assignment: , line:200:3, endln:200:22
              |vpiName:tidx
              |vpiFullName:work@slowfil_srl.tidx
              |vpiActual:
              \_logic_net: (work@slowfil_srl.tidx), line:82:22, endln:82:26
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:204:2, endln:204:22
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_assignment: , line:204:10, endln:204:21
      |vpiParent:
      \_initial: , line:204:2, endln:204:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:204:17, endln:204:21
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiLhs:
      \_ref_obj: (work@slowfil_srl.m_ce), line:204:10, endln:204:14
        |vpiParent:
        \_assignment: , line:204:10, endln:204:21
        |vpiName:m_ce
        |vpiFullName:work@slowfil_srl.m_ce
        |vpiActual:
        \_logic_net: (work@slowfil_srl.m_ce), line:87:18, endln:87:22
  |vpiProcess:
  \_always: , line:205:2, endln:206:30
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_event_control: , line:205:9, endln:205:25
      |vpiParent:
      \_always: , line:205:2, endln:206:30
      |vpiCondition:
      \_operation: , line:205:11, endln:205:24
        |vpiParent:
        \_event_control: , line:205:9, endln:205:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil_srl.i_clk), line:205:19, endln:205:24
          |vpiParent:
          \_operation: , line:205:11, endln:205:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil_srl.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil_srl.i_clk), line:49:20, endln:49:25
      |vpiStmt:
      \_assignment: , line:206:3, endln:206:29
        |vpiParent:
        \_event_control: , line:205:9, endln:205:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:206:11, endln:206:29
          |vpiParent:
          \_assignment: , line:206:3, endln:206:29
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@slowfil_srl.i_ce), line:206:12, endln:206:16
            |vpiParent:
            \_operation: , line:206:11, endln:206:29
            |vpiName:i_ce
            |vpiFullName:work@slowfil_srl.i_ce
            |vpiActual:
            \_logic_net: (work@slowfil_srl.i_ce), line:49:53, endln:49:57
          |vpiOperand:
          \_operation: , line:206:20, endln:206:28
            |vpiParent:
            \_operation: , line:206:11, endln:206:29
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@slowfil_srl.i_reset), line:206:21, endln:206:28
              |vpiParent:
              \_operation: , line:206:20, endln:206:28
              |vpiName:i_reset
              |vpiFullName:work@slowfil_srl.i_reset
              |vpiActual:
              \_logic_net: (work@slowfil_srl.i_reset), line:49:27, endln:49:34
        |vpiLhs:
        \_ref_obj: (work@slowfil_srl.m_ce), line:206:3, endln:206:7
          |vpiParent:
          \_assignment: , line:206:3, endln:206:29
          |vpiName:m_ce
          |vpiFullName:work@slowfil_srl.m_ce
          |vpiActual:
          \_logic_net: (work@slowfil_srl.m_ce), line:87:18, endln:87:22
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:213:2, endln:213:18
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_assignment: , line:213:10, endln:213:17
      |vpiParent:
      \_initial: , line:213:2, endln:213:18
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:213:16, endln:213:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowfil_srl.tap), line:213:10, endln:213:13
        |vpiParent:
        \_assignment: , line:213:10, endln:213:17
        |vpiName:tap
        |vpiFullName:work@slowfil_srl.tap
        |vpiActual:
        \_logic_net: (work@slowfil_srl.tap), line:79:24, endln:79:27
  |vpiProcess:
  \_always: , line:214:2, endln:215:38
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_event_control: , line:214:9, endln:214:25
      |vpiParent:
      \_always: , line:214:2, endln:215:38
      |vpiCondition:
      \_operation: , line:214:11, endln:214:24
        |vpiParent:
        \_event_control: , line:214:9, endln:214:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil_srl.i_clk), line:214:19, endln:214:24
          |vpiParent:
          \_operation: , line:214:11, endln:214:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil_srl.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil_srl.i_clk), line:49:20, endln:49:25
      |vpiStmt:
      \_assignment: , line:215:3, endln:215:37
        |vpiParent:
        \_event_control: , line:214:9, endln:214:25
        |vpiOpType:82
        |vpiRhs:
        \_bit_select: (work@slowfil_srl.tapmem), line:215:17, endln:215:36
          |vpiParent:
          \_assignment: , line:215:3, endln:215:37
          |vpiName:tapmem
          |vpiFullName:work@slowfil_srl.tapmem
          |vpiIndex:
          \_part_select: tidx (work@slowfil_srl.tapmem.tidx), line:215:17, endln:215:36
            |vpiParent:
            \_bit_select: (work@slowfil_srl.tapmem), line:215:17, endln:215:36
            |vpiName:tidx
            |vpiFullName:work@slowfil_srl.tapmem.tidx
            |vpiDefName:tidx
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_operation: , line:215:23, endln:215:32
              |vpiParent:
              \_part_select: tidx (work@slowfil_srl.tapmem.tidx), line:215:17, endln:215:36
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@slowfil_srl.tapmem.tidx.LGNTAPS), line:215:23, endln:215:30
                |vpiParent:
                \_operation: , line:215:23, endln:215:32
                |vpiName:LGNTAPS
                |vpiFullName:work@slowfil_srl.tapmem.tidx.LGNTAPS
              |vpiOperand:
              \_constant: , line:215:31, endln:215:32
                |vpiParent:
                \_operation: , line:215:23, endln:215:32
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:215:34, endln:215:35
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@slowfil_srl.tap), line:215:3, endln:215:6
          |vpiParent:
          \_assignment: , line:215:3, endln:215:37
          |vpiName:tap
          |vpiFullName:work@slowfil_srl.tap
          |vpiActual:
          \_logic_net: (work@slowfil_srl.tap), line:79:24, endln:79:27
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:217:2, endln:217:19
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_assignment: , line:217:10, endln:217:18
      |vpiParent:
      \_initial: , line:217:2, endln:217:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:217:17, endln:217:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowfil_srl.data), line:217:10, endln:217:14
        |vpiParent:
        \_assignment: , line:217:10, endln:217:18
        |vpiName:data
        |vpiFullName:work@slowfil_srl.data
        |vpiActual:
        \_logic_net: (work@slowfil_srl.data), line:84:24, endln:84:28
  |vpiProcess:
  \_always: , line:218:2, endln:219:37
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_event_control: , line:218:9, endln:218:25
      |vpiParent:
      \_always: , line:218:2, endln:219:37
      |vpiCondition:
      \_operation: , line:218:11, endln:218:24
        |vpiParent:
        \_event_control: , line:218:9, endln:218:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil_srl.i_clk), line:218:19, endln:218:24
          |vpiParent:
          \_operation: , line:218:11, endln:218:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil_srl.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil_srl.i_clk), line:49:20, endln:49:25
      |vpiStmt:
      \_assignment: , line:219:3, endln:219:36
        |vpiParent:
        \_event_control: , line:218:9, endln:218:25
        |vpiOpType:82
        |vpiRhs:
        \_bit_select: (work@slowfil_srl.dsrl), line:219:16, endln:219:35
          |vpiParent:
          \_assignment: , line:219:3, endln:219:36
          |vpiName:dsrl
          |vpiFullName:work@slowfil_srl.dsrl
          |vpiIndex:
          \_part_select: tidx (work@slowfil_srl.dsrl.tidx), line:219:16, endln:219:35
            |vpiParent:
            \_bit_select: (work@slowfil_srl.dsrl), line:219:16, endln:219:35
            |vpiName:tidx
            |vpiFullName:work@slowfil_srl.dsrl.tidx
            |vpiDefName:tidx
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_operation: , line:219:22, endln:219:31
              |vpiParent:
              \_part_select: tidx (work@slowfil_srl.dsrl.tidx), line:219:16, endln:219:35
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@slowfil_srl.dsrl.tidx.LGNTAPS), line:219:22, endln:219:29
                |vpiParent:
                \_operation: , line:219:22, endln:219:31
                |vpiName:LGNTAPS
                |vpiFullName:work@slowfil_srl.dsrl.tidx.LGNTAPS
              |vpiOperand:
              \_constant: , line:219:30, endln:219:31
                |vpiParent:
                \_operation: , line:219:22, endln:219:31
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:219:33, endln:219:34
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@slowfil_srl.data), line:219:3, endln:219:7
          |vpiParent:
          \_assignment: , line:219:3, endln:219:36
          |vpiName:data
          |vpiFullName:work@slowfil_srl.data
          |vpiActual:
          \_logic_net: (work@slowfil_srl.data), line:84:24, endln:84:28
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:222:2, endln:222:19
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_assignment: , line:222:10, endln:222:18
      |vpiParent:
      \_initial: , line:222:2, endln:222:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:222:17, endln:222:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowfil_srl.d_ce), line:222:10, endln:222:14
        |vpiParent:
        \_assignment: , line:222:10, endln:222:18
        |vpiName:d_ce
        |vpiFullName:work@slowfil_srl.d_ce
        |vpiActual:
        \_logic_net: (work@slowfil_srl.d_ce), line:87:6, endln:87:10
  |vpiProcess:
  \_always: , line:223:2, endln:224:30
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_event_control: , line:223:9, endln:223:25
      |vpiParent:
      \_always: , line:223:2, endln:224:30
      |vpiCondition:
      \_operation: , line:223:11, endln:223:24
        |vpiParent:
        \_event_control: , line:223:9, endln:223:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil_srl.i_clk), line:223:19, endln:223:24
          |vpiParent:
          \_operation: , line:223:11, endln:223:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil_srl.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil_srl.i_clk), line:49:20, endln:49:25
      |vpiStmt:
      \_assignment: , line:224:3, endln:224:29
        |vpiParent:
        \_event_control: , line:223:9, endln:223:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:224:11, endln:224:29
          |vpiParent:
          \_assignment: , line:224:3, endln:224:29
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@slowfil_srl.m_ce), line:224:12, endln:224:16
            |vpiParent:
            \_operation: , line:224:11, endln:224:29
            |vpiName:m_ce
            |vpiFullName:work@slowfil_srl.m_ce
            |vpiActual:
            \_logic_net: (work@slowfil_srl.m_ce), line:87:18, endln:87:22
          |vpiOperand:
          \_operation: , line:224:20, endln:224:28
            |vpiParent:
            \_operation: , line:224:11, endln:224:29
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@slowfil_srl.i_reset), line:224:21, endln:224:28
              |vpiParent:
              \_operation: , line:224:20, endln:224:28
              |vpiName:i_reset
              |vpiFullName:work@slowfil_srl.i_reset
              |vpiActual:
              \_logic_net: (work@slowfil_srl.i_reset), line:49:27, endln:49:34
        |vpiLhs:
        \_ref_obj: (work@slowfil_srl.d_ce), line:224:3, endln:224:7
          |vpiParent:
          \_assignment: , line:224:3, endln:224:29
          |vpiName:d_ce
          |vpiFullName:work@slowfil_srl.d_ce
          |vpiActual:
          \_logic_net: (work@slowfil_srl.d_ce), line:87:6, endln:87:10
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:230:2, endln:230:22
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_assignment: , line:230:10, endln:230:21
      |vpiParent:
      \_initial: , line:230:2, endln:230:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:230:17, endln:230:21
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiLhs:
      \_ref_obj: (work@slowfil_srl.p_ce), line:230:10, endln:230:14
        |vpiParent:
        \_assignment: , line:230:10, endln:230:21
        |vpiName:p_ce
        |vpiFullName:work@slowfil_srl.p_ce
        |vpiActual:
        \_logic_net: (work@slowfil_srl.p_ce), line:87:12, endln:87:16
  |vpiProcess:
  \_always: , line:231:2, endln:232:30
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_event_control: , line:231:9, endln:231:25
      |vpiParent:
      \_always: , line:231:2, endln:232:30
      |vpiCondition:
      \_operation: , line:231:11, endln:231:24
        |vpiParent:
        \_event_control: , line:231:9, endln:231:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil_srl.i_clk), line:231:19, endln:231:24
          |vpiParent:
          \_operation: , line:231:11, endln:231:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil_srl.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil_srl.i_clk), line:49:20, endln:49:25
      |vpiStmt:
      \_assignment: , line:232:3, endln:232:29
        |vpiParent:
        \_event_control: , line:231:9, endln:231:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:232:11, endln:232:29
          |vpiParent:
          \_assignment: , line:232:3, endln:232:29
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@slowfil_srl.d_ce), line:232:12, endln:232:16
            |vpiParent:
            \_operation: , line:232:11, endln:232:29
            |vpiName:d_ce
            |vpiFullName:work@slowfil_srl.d_ce
            |vpiActual:
            \_logic_net: (work@slowfil_srl.d_ce), line:87:6, endln:87:10
          |vpiOperand:
          \_operation: , line:232:20, endln:232:28
            |vpiParent:
            \_operation: , line:232:11, endln:232:29
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@slowfil_srl.i_reset), line:232:21, endln:232:28
              |vpiParent:
              \_operation: , line:232:20, endln:232:28
              |vpiName:i_reset
              |vpiFullName:work@slowfil_srl.i_reset
              |vpiActual:
              \_logic_net: (work@slowfil_srl.i_reset), line:49:27, endln:49:34
        |vpiLhs:
        \_ref_obj: (work@slowfil_srl.p_ce), line:232:3, endln:232:7
          |vpiParent:
          \_assignment: , line:232:3, endln:232:29
          |vpiName:p_ce
          |vpiFullName:work@slowfil_srl.p_ce
          |vpiActual:
          \_logic_net: (work@slowfil_srl.p_ce), line:87:12, endln:87:16
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:234:2, endln:234:22
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_assignment: , line:234:10, endln:234:21
      |vpiParent:
      \_initial: , line:234:2, endln:234:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:234:20, endln:234:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowfil_srl.product), line:234:10, endln:234:17
        |vpiParent:
        \_assignment: , line:234:10, endln:234:21
        |vpiName:product
        |vpiFullName:work@slowfil_srl.product
        |vpiActual:
        \_logic_net: (work@slowfil_srl.product), line:90:27, endln:90:34
  |vpiProcess:
  \_always: , line:235:2, endln:236:25
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_event_control: , line:235:9, endln:235:25
      |vpiParent:
      \_always: , line:235:2, endln:236:25
      |vpiCondition:
      \_operation: , line:235:11, endln:235:24
        |vpiParent:
        \_event_control: , line:235:9, endln:235:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil_srl.i_clk), line:235:19, endln:235:24
          |vpiParent:
          \_operation: , line:235:11, endln:235:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil_srl.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil_srl.i_clk), line:49:20, endln:49:25
      |vpiStmt:
      \_assignment: , line:236:3, endln:236:24
        |vpiParent:
        \_event_control: , line:235:9, endln:235:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:236:14, endln:236:24
          |vpiParent:
          \_assignment: , line:236:3, endln:236:24
          |vpiOpType:25
          |vpiOperand:
          \_ref_obj: (work@slowfil_srl.tap), line:236:14, endln:236:17
            |vpiParent:
            \_operation: , line:236:14, endln:236:24
            |vpiName:tap
            |vpiFullName:work@slowfil_srl.tap
            |vpiActual:
            \_logic_net: (work@slowfil_srl.tap), line:79:24, endln:79:27
          |vpiOperand:
          \_ref_obj: (work@slowfil_srl.data), line:236:20, endln:236:24
            |vpiParent:
            \_operation: , line:236:14, endln:236:24
            |vpiName:data
            |vpiFullName:work@slowfil_srl.data
            |vpiActual:
            \_logic_net: (work@slowfil_srl.data), line:84:24, endln:84:28
        |vpiLhs:
        \_ref_obj: (work@slowfil_srl.product), line:236:3, endln:236:10
          |vpiParent:
          \_assignment: , line:236:3, endln:236:24
          |vpiName:product
          |vpiFullName:work@slowfil_srl.product
          |vpiActual:
          \_logic_net: (work@slowfil_srl.product), line:90:27, endln:90:34
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:238:2, endln:238:20
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_assignment: , line:238:10, endln:238:19
      |vpiParent:
      \_initial: , line:238:2, endln:238:20
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:238:18, endln:238:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowfil_srl.r_acc), line:238:10, endln:238:15
        |vpiParent:
        \_assignment: , line:238:10, endln:238:19
        |vpiName:r_acc
        |vpiFullName:work@slowfil_srl.r_acc
        |vpiActual:
        \_logic_net: (work@slowfil_srl.r_acc), line:91:24, endln:91:29
  |vpiProcess:
  \_always: , line:239:2, endln:244:17
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_event_control: , line:239:9, endln:239:25
      |vpiParent:
      \_always: , line:239:2, endln:244:17
      |vpiCondition:
      \_operation: , line:239:11, endln:239:24
        |vpiParent:
        \_event_control: , line:239:9, endln:239:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil_srl.i_clk), line:239:19, endln:239:24
          |vpiParent:
          \_operation: , line:239:11, endln:239:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil_srl.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil_srl.i_clk), line:49:20, endln:49:25
      |vpiStmt:
      \_if_else: , line:240:3, endln:244:17
        |vpiParent:
        \_event_control: , line:239:9, endln:239:25
        |vpiCondition:
        \_ref_obj: (work@slowfil_srl.p_ce), line:240:7, endln:240:11
          |vpiParent:
          \_event_control: , line:239:9, endln:239:25
          |vpiName:p_ce
          |vpiFullName:work@slowfil_srl.p_ce
          |vpiActual:
          \_logic_net: (work@slowfil_srl.p_ce), line:87:12, endln:87:16
        |vpiStmt:
        \_assignment: , line:241:4, endln:241:59
          |vpiParent:
          \_if_else: , line:240:3, endln:244:17
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:241:12, endln:241:59
            |vpiParent:
            \_assignment: , line:241:4, endln:241:59
            |vpiOpType:33
            |vpiOperand:
            \_operation: , line:241:14, endln:241:48
              |vpiParent:
              \_operation: , line:241:12, endln:241:59
              |vpiOpType:34
              |vpiOperand:
              \_operation: , line:241:16, endln:241:26
                |vpiParent:
                \_operation: , line:241:14, endln:241:48
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@slowfil_srl.OW), line:241:16, endln:241:18
                  |vpiParent:
                  \_operation: , line:241:16, endln:241:26
                  |vpiName:OW
                  |vpiFullName:work@slowfil_srl.OW
                |vpiOperand:
                \_operation: , line:241:20, endln:241:25
                  |vpiParent:
                  \_operation: , line:241:16, endln:241:26
                  |vpiOpType:24
                  |vpiOperand:
                  \_ref_obj: (work@slowfil_srl.IW), line:241:20, endln:241:22
                    |vpiParent:
                    \_operation: , line:241:20, endln:241:25
                    |vpiName:IW
                    |vpiFullName:work@slowfil_srl.IW
                  |vpiOperand:
                  \_ref_obj: (work@slowfil_srl.TW), line:241:23, endln:241:25
                    |vpiParent:
                    \_operation: , line:241:20, endln:241:25
                    |vpiName:TW
                    |vpiFullName:work@slowfil_srl.TW
              |vpiOperand:
              \_operation: , line:241:27, endln:241:47
                |vpiParent:
                \_operation: , line:241:14, endln:241:48
                |vpiOpType:33
                |vpiOperand:
                \_bit_select: (work@slowfil_srl.product), line:241:36, endln:241:45
                  |vpiParent:
                  \_operation: , line:241:27, endln:241:47
                  |vpiName:product
                  |vpiFullName:work@slowfil_srl.product
                  |vpiIndex:
                  \_operation: , line:241:37, endln:241:44
                    |vpiParent:
                    \_bit_select: (work@slowfil_srl.product), line:241:36, endln:241:45
                    |vpiOpType:11
                    |vpiOperand:
                    \_operation: , line:241:37, endln:241:42
                      |vpiParent:
                      \_operation: , line:241:37, endln:241:44
                      |vpiOpType:24
                      |vpiOperand:
                      \_ref_obj: (work@slowfil_srl.product.IW), line:241:37, endln:241:39
                        |vpiParent:
                        \_operation: , line:241:37, endln:241:42
                        |vpiName:IW
                        |vpiFullName:work@slowfil_srl.product.IW
                      |vpiOperand:
                      \_ref_obj: (work@slowfil_srl.product.TW), line:241:40, endln:241:42
                        |vpiParent:
                        \_operation: , line:241:37, endln:241:42
                        |vpiName:TW
                        |vpiFullName:work@slowfil_srl.product.TW
                    |vpiOperand:
                    \_constant: , line:241:43, endln:241:44
                      |vpiParent:
                      \_operation: , line:241:37, endln:241:44
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
            |vpiOperand:
            \_ref_obj: (work@slowfil_srl.product), line:241:50, endln:241:57
              |vpiParent:
              \_operation: , line:241:12, endln:241:59
              |vpiName:product
              |vpiFullName:work@slowfil_srl.product
              |vpiActual:
              \_logic_net: (work@slowfil_srl.product), line:90:27, endln:90:34
          |vpiLhs:
          \_ref_obj: (work@slowfil_srl.r_acc), line:241:4, endln:241:9
            |vpiParent:
            \_assignment: , line:241:4, endln:241:59
            |vpiName:r_acc
            |vpiFullName:work@slowfil_srl.r_acc
            |vpiActual:
            \_logic_net: (work@slowfil_srl.r_acc), line:91:24, endln:91:29
        |vpiElseStmt:
        \_if_stmt: , line:242:8, endln:244:17
          |vpiParent:
          \_if_else: , line:240:3, endln:244:17
          |vpiCondition:
          \_bit_select: (work@slowfil_srl.pre_acc_ce), line:242:23, endln:242:24
            |vpiParent:
            \_if_else: , line:240:3, endln:244:17
            |vpiName:pre_acc_ce
            |vpiFullName:work@slowfil_srl.pre_acc_ce
            |vpiIndex:
            \_constant: , line:242:23, endln:242:24
              |vpiParent:
              \_bit_select: (work@slowfil_srl.pre_acc_ce), line:242:23, endln:242:24
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
          |vpiStmt:
          \_assignment: , line:243:4, endln:244:16
            |vpiParent:
            \_if_stmt: , line:242:8, endln:244:17
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:243:13, endln:244:16
              |vpiParent:
              \_assignment: , line:243:4, endln:244:16
              |vpiOpType:24
              |vpiOperand:
              \_ref_obj: (work@slowfil_srl.r_acc), line:243:13, endln:243:18
                |vpiParent:
                \_operation: , line:243:13, endln:244:16
                |vpiName:r_acc
                |vpiFullName:work@slowfil_srl.r_acc
                |vpiActual:
                \_logic_net: (work@slowfil_srl.r_acc), line:91:24, endln:91:29
              |vpiOperand:
              \_operation: , line:243:21, endln:244:16
                |vpiParent:
                \_operation: , line:243:13, endln:244:16
                |vpiOpType:33
                |vpiOperand:
                \_operation: , line:243:23, endln:243:57
                  |vpiParent:
                  \_operation: , line:243:21, endln:244:16
                  |vpiOpType:34
                  |vpiOperand:
                  \_operation: , line:243:25, endln:243:35
                    |vpiParent:
                    \_operation: , line:243:23, endln:243:57
                    |vpiOpType:11
                    |vpiOperand:
                    \_ref_obj: (work@slowfil_srl.OW), line:243:25, endln:243:27
                      |vpiParent:
                      \_operation: , line:243:25, endln:243:35
                      |vpiName:OW
                      |vpiFullName:work@slowfil_srl.OW
                    |vpiOperand:
                    \_operation: , line:243:29, endln:243:34
                      |vpiParent:
                      \_operation: , line:243:25, endln:243:35
                      |vpiOpType:24
                      |vpiOperand:
                      \_ref_obj: (work@slowfil_srl.IW), line:243:29, endln:243:31
                        |vpiParent:
                        \_operation: , line:243:29, endln:243:34
                        |vpiName:IW
                        |vpiFullName:work@slowfil_srl.IW
                      |vpiOperand:
                      \_ref_obj: (work@slowfil_srl.TW), line:243:32, endln:243:34
                        |vpiParent:
                        \_operation: , line:243:29, endln:243:34
                        |vpiName:TW
                        |vpiFullName:work@slowfil_srl.TW
                  |vpiOperand:
                  \_operation: , line:243:36, endln:243:56
                    |vpiParent:
                    \_operation: , line:243:23, endln:243:57
                    |vpiOpType:33
                    |vpiOperand:
                    \_bit_select: (work@slowfil_srl.product), line:243:45, endln:243:54
                      |vpiParent:
                      \_operation: , line:243:36, endln:243:56
                      |vpiName:product
                      |vpiFullName:work@slowfil_srl.product
                      |vpiIndex:
                      \_operation: , line:243:46, endln:243:53
                        |vpiParent:
                        \_bit_select: (work@slowfil_srl.product), line:243:45, endln:243:54
                        |vpiOpType:11
                        |vpiOperand:
                        \_operation: , line:243:46, endln:243:51
                          |vpiParent:
                          \_operation: , line:243:46, endln:243:53
                          |vpiOpType:24
                          |vpiOperand:
                          \_ref_obj: (work@slowfil_srl.product.IW), line:243:46, endln:243:48
                            |vpiParent:
                            \_operation: , line:243:46, endln:243:51
                            |vpiName:IW
                            |vpiFullName:work@slowfil_srl.product.IW
                          |vpiOperand:
                          \_ref_obj: (work@slowfil_srl.product.TW), line:243:49, endln:243:51
                            |vpiParent:
                            \_operation: , line:243:46, endln:243:51
                            |vpiName:TW
                            |vpiFullName:work@slowfil_srl.product.TW
                        |vpiOperand:
                        \_constant: , line:243:52, endln:243:53
                          |vpiParent:
                          \_operation: , line:243:46, endln:243:53
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                |vpiOperand:
                \_ref_obj: (work@slowfil_srl.product), line:244:7, endln:244:14
                  |vpiParent:
                  \_operation: , line:243:21, endln:244:16
                  |vpiName:product
                  |vpiFullName:work@slowfil_srl.product
                  |vpiActual:
                  \_logic_net: (work@slowfil_srl.product), line:90:27, endln:90:34
            |vpiLhs:
            \_ref_obj: (work@slowfil_srl.r_acc), line:243:4, endln:243:9
              |vpiParent:
              \_assignment: , line:243:4, endln:244:16
              |vpiName:r_acc
              |vpiFullName:work@slowfil_srl.r_acc
              |vpiActual:
              \_logic_net: (work@slowfil_srl.r_acc), line:91:24, endln:91:29
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:251:2, endln:251:23
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_assignment: , line:251:10, endln:251:22
      |vpiParent:
      \_initial: , line:251:2, endln:251:23
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:251:21, endln:251:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowfil_srl.o_result), line:251:10, endln:251:18
        |vpiParent:
        \_assignment: , line:251:10, endln:251:22
        |vpiName:o_result
        |vpiFullName:work@slowfil_srl.o_result
        |vpiActual:
        \_logic_net: (work@slowfil_srl.o_result), line:49:75, endln:49:83
  |vpiProcess:
  \_always: , line:252:2, endln:254:22
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_event_control: , line:252:9, endln:252:25
      |vpiParent:
      \_always: , line:252:2, endln:254:22
      |vpiCondition:
      \_operation: , line:252:11, endln:252:24
        |vpiParent:
        \_event_control: , line:252:9, endln:252:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil_srl.i_clk), line:252:19, endln:252:24
          |vpiParent:
          \_operation: , line:252:11, endln:252:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil_srl.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil_srl.i_clk), line:49:20, endln:49:25
      |vpiStmt:
      \_if_stmt: , line:253:3, endln:254:22
        |vpiParent:
        \_event_control: , line:252:9, endln:252:25
        |vpiCondition:
        \_ref_obj: (work@slowfil_srl.p_ce), line:253:7, endln:253:11
          |vpiParent:
          \_event_control: , line:252:9, endln:252:25
          |vpiName:p_ce
          |vpiFullName:work@slowfil_srl.p_ce
          |vpiActual:
          \_logic_net: (work@slowfil_srl.p_ce), line:87:12, endln:87:16
        |vpiStmt:
        \_assignment: , line:254:4, endln:254:21
          |vpiParent:
          \_if_stmt: , line:253:3, endln:254:22
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@slowfil_srl.r_acc), line:254:16, endln:254:21
            |vpiParent:
            \_assignment: , line:254:4, endln:254:21
            |vpiName:r_acc
            |vpiFullName:work@slowfil_srl.r_acc
            |vpiActual:
            \_logic_net: (work@slowfil_srl.r_acc), line:91:24, endln:91:29
          |vpiLhs:
          \_ref_obj: (work@slowfil_srl.o_result), line:254:4, endln:254:12
            |vpiParent:
            \_assignment: , line:254:4, endln:254:21
            |vpiName:o_result
            |vpiFullName:work@slowfil_srl.o_result
            |vpiActual:
            \_logic_net: (work@slowfil_srl.o_result), line:49:75, endln:49:83
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:256:2, endln:256:22
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_assignment: , line:256:10, endln:256:21
      |vpiParent:
      \_initial: , line:256:2, endln:256:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:256:17, endln:256:21
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiLhs:
      \_ref_obj: (work@slowfil_srl.o_ce), line:256:10, endln:256:14
        |vpiParent:
        \_assignment: , line:256:10, endln:256:21
        |vpiName:o_ce
        |vpiFullName:work@slowfil_srl.o_ce
        |vpiActual:
        \_logic_net: (work@slowfil_srl.o_ce), line:49:69, endln:49:73
  |vpiProcess:
  \_always: , line:257:2, endln:258:30
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_event_control: , line:257:9, endln:257:25
      |vpiParent:
      \_always: , line:257:2, endln:258:30
      |vpiCondition:
      \_operation: , line:257:11, endln:257:24
        |vpiParent:
        \_event_control: , line:257:9, endln:257:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowfil_srl.i_clk), line:257:19, endln:257:24
          |vpiParent:
          \_operation: , line:257:11, endln:257:24
          |vpiName:i_clk
          |vpiFullName:work@slowfil_srl.i_clk
          |vpiActual:
          \_logic_net: (work@slowfil_srl.i_clk), line:49:20, endln:49:25
      |vpiStmt:
      \_assignment: , line:258:3, endln:258:29
        |vpiParent:
        \_event_control: , line:257:9, endln:257:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:258:11, endln:258:29
          |vpiParent:
          \_assignment: , line:258:3, endln:258:29
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@slowfil_srl.p_ce), line:258:12, endln:258:16
            |vpiParent:
            \_operation: , line:258:11, endln:258:29
            |vpiName:p_ce
            |vpiFullName:work@slowfil_srl.p_ce
            |vpiActual:
            \_logic_net: (work@slowfil_srl.p_ce), line:87:12, endln:87:16
          |vpiOperand:
          \_operation: , line:258:20, endln:258:28
            |vpiParent:
            \_operation: , line:258:11, endln:258:29
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@slowfil_srl.i_reset), line:258:21, endln:258:28
              |vpiParent:
              \_operation: , line:258:20, endln:258:28
              |vpiName:i_reset
              |vpiFullName:work@slowfil_srl.i_reset
              |vpiActual:
              \_logic_net: (work@slowfil_srl.i_reset), line:49:27, endln:49:34
        |vpiLhs:
        \_ref_obj: (work@slowfil_srl.o_ce), line:258:3, endln:258:7
          |vpiParent:
          \_assignment: , line:258:3, endln:258:29
          |vpiName:o_ce
          |vpiFullName:work@slowfil_srl.o_ce
          |vpiActual:
          \_logic_net: (work@slowfil_srl.o_ce), line:49:69, endln:49:73
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:166:9, endln:166:56
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiRhs:
    \_operation: , line:166:27, endln:166:55
      |vpiParent:
      \_cont_assign: , line:166:9, endln:166:56
      |vpiOpType:21
      |vpiOperand:
      \_operation: , line:166:27, endln:166:50
        |vpiParent:
        \_operation: , line:166:27, endln:166:55
        |vpiOpType:11
        |vpiOperand:
        \_part_select: NTAPS (work@slowfil_srl.NTAPS), line:166:27, endln:166:45
          |vpiParent:
          \_operation: , line:166:27, endln:166:50
          |vpiName:NTAPS
          |vpiFullName:work@slowfil_srl.NTAPS
          |vpiDefName:NTAPS
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_operation: , line:166:33, endln:166:42
            |vpiParent:
            \_part_select: NTAPS (work@slowfil_srl.NTAPS), line:166:27, endln:166:45
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@slowfil_srl.NTAPS.LGNTAPS), line:166:33, endln:166:40
              |vpiParent:
              \_operation: , line:166:33, endln:166:42
              |vpiName:LGNTAPS
              |vpiFullName:work@slowfil_srl.NTAPS.LGNTAPS
            |vpiOperand:
            \_constant: , line:166:41, endln:166:42
              |vpiParent:
              \_operation: , line:166:33, endln:166:42
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:166:43, endln:166:44
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (work@slowfil_srl.tidx), line:166:46, endln:166:50
          |vpiParent:
          \_operation: , line:166:27, endln:166:50
          |vpiName:tidx
          |vpiFullName:work@slowfil_srl.tidx
          |vpiActual:
          \_logic_net: (work@slowfil_srl.tidx), line:82:22, endln:82:26
      |vpiOperand:
      \_constant: , line:166:54, endln:166:55
        |vpiParent:
        \_operation: , line:166:27, endln:166:55
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@slowfil_srl.last_tap_index), line:166:9, endln:166:23
      |vpiParent:
      \_cont_assign: , line:166:9, endln:166:56
      |vpiName:last_tap_index
      |vpiFullName:work@slowfil_srl.last_tap_index
      |vpiActual:
      \_logic_net: (work@slowfil_srl.last_tap_index), line:165:7, endln:165:21
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_begin: (work@slowfil_srl)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@slowfil_srl
      |vpiStmt:
      \_gen_if_else: , line:102:11, endln:127:5
        |vpiParent:
        \_begin: (work@slowfil_srl)
        |vpiCondition:
        \_ref_obj: (work@slowfil_srl.FIXED_TAPS), line:102:15, endln:102:25
          |vpiParent:
          \_gen_if_else: , line:102:11, endln:127:5
          |vpiName:FIXED_TAPS
          |vpiFullName:work@slowfil_srl.FIXED_TAPS
        |vpiStmt:
        \_named_begin: (work@slowfil_srl.FIXED_TAP_READMEM)
          |vpiParent:
          \_gen_if_else: , line:102:11, endln:127:5
          |vpiName:FIXED_TAP_READMEM
          |vpiFullName:work@slowfil_srl.FIXED_TAP_READMEM
          |vpiStmt:
          \_initial: , line:104:3, endln:104:45
            |vpiParent:
            \_named_begin: (work@slowfil_srl.FIXED_TAP_READMEM)
            |vpiStmt:
            \_sys_func_call: ($readmemh), line:104:11, endln:104:44
              |vpiParent:
              \_initial: , line:104:3, endln:104:45
              |vpiArgument:
              \_ref_obj: (work@slowfil_srl.FIXED_TAP_READMEM.INITIAL_COEFFS), line:104:21, endln:104:35
                |vpiParent:
                \_sys_func_call: ($readmemh), line:104:11, endln:104:44
                |vpiName:INITIAL_COEFFS
                |vpiFullName:work@slowfil_srl.FIXED_TAP_READMEM.INITIAL_COEFFS
              |vpiArgument:
              \_ref_obj: (work@slowfil_srl.FIXED_TAP_READMEM.tapmem), line:104:37, endln:104:43
                |vpiParent:
                \_sys_func_call: ($readmemh), line:104:11, endln:104:44
                |vpiName:tapmem
                |vpiFullName:work@slowfil_srl.FIXED_TAP_READMEM.tapmem
              |vpiName:$readmemh
          |vpiStmt:
          \_cont_assign: , line:109:10, endln:109:46
            |vpiParent:
            \_named_begin: (work@slowfil_srl.FIXED_TAP_READMEM)
            |vpiRhs:
            \_operation: , line:109:27, endln:109:46
              |vpiParent:
              \_cont_assign: , line:109:10, endln:109:46
              |vpiOpType:33
              |vpiOperand:
              \_ref_obj: (work@slowfil_srl.FIXED_TAP_READMEM.i_tap_wr), line:109:29, endln:109:37
                |vpiParent:
                \_operation: , line:109:27, endln:109:46
                |vpiName:i_tap_wr
                |vpiFullName:work@slowfil_srl.FIXED_TAP_READMEM.i_tap_wr
              |vpiOperand:
              \_ref_obj: (work@slowfil_srl.FIXED_TAP_READMEM.i_tap), line:109:39, endln:109:44
                |vpiParent:
                \_operation: , line:109:27, endln:109:46
                |vpiName:i_tap
                |vpiFullName:work@slowfil_srl.FIXED_TAP_READMEM.i_tap
            |vpiLhs:
            \_ref_obj: (work@slowfil_srl.FIXED_TAP_READMEM.ignored_inputs), line:109:10, endln:109:24
              |vpiParent:
              \_cont_assign: , line:109:10, endln:109:46
              |vpiName:ignored_inputs
              |vpiFullName:work@slowfil_srl.FIXED_TAP_READMEM.ignored_inputs
        |vpiElseStmt:
        \_named_begin: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES)
          |vpiParent:
          \_gen_if_else: , line:102:11, endln:127:5
          |vpiName:SET_DYNAMIC_TAP_VALUES
          |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES
          |vpiStmt:
          \_assignment: , line:113:23, endln:113:30
            |vpiParent:
            \_named_begin: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES)
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_logic_var: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapwidx), line:113:23, endln:113:30
              |vpiParent:
              \_assignment: , line:113:23, endln:113:30
              |vpiTypespec:
              \_ref_typespec: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapwidx)
                |vpiParent:
                \_logic_var: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapwidx), line:113:23, endln:113:30
                |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapwidx
                |vpiActual:
                \_logic_typespec: , line:113:3, endln:113:22
              |vpiName:tapwidx
              |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapwidx
          |vpiStmt:
          \_initial: , line:115:3, endln:115:23
            |vpiParent:
            \_named_begin: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES)
            |vpiStmt:
            \_assignment: , line:115:11, endln:115:22
              |vpiParent:
              \_initial: , line:115:3, endln:115:23
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:115:21, endln:115:22
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapwidx), line:115:11, endln:115:18
                |vpiParent:
                \_assignment: , line:115:11, endln:115:22
                |vpiName:tapwidx
                |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapwidx
          |vpiStmt:
          \_always: , line:116:3, endln:120:31
            |vpiParent:
            \_named_begin: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES)
            |vpiStmt:
            \_event_control: , line:116:10, endln:116:26
              |vpiParent:
              \_always: , line:116:3, endln:120:31
              |vpiCondition:
              \_operation: , line:116:12, endln:116:25
                |vpiParent:
                \_event_control: , line:116:10, endln:116:26
                |vpiOpType:39
                |vpiOperand:
                \_ref_obj: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.i_clk), line:116:20, endln:116:25
                  |vpiParent:
                  \_operation: , line:116:12, endln:116:25
                  |vpiName:i_clk
                  |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.i_clk
              |vpiStmt:
              \_if_else: , line:117:4, endln:120:31
                |vpiParent:
                \_event_control: , line:116:10, endln:116:26
                |vpiCondition:
                \_ref_obj: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.i_reset), line:117:7, endln:117:14
                  |vpiParent:
                  \_event_control: , line:116:10, endln:116:26
                  |vpiName:i_reset
                  |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.i_reset
                |vpiStmt:
                \_assignment: , line:118:5, endln:118:17
                  |vpiParent:
                  \_if_else: , line:117:4, endln:120:31
                  |vpiOpType:82
                  |vpiRhs:
                  \_constant: , line:118:16, endln:118:17
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiLhs:
                  \_ref_obj: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapwidx), line:118:5, endln:118:12
                    |vpiParent:
                    \_assignment: , line:118:5, endln:118:17
                    |vpiName:tapwidx
                    |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapwidx
                |vpiElseStmt:
                \_if_stmt: , line:119:9, endln:120:31
                  |vpiParent:
                  \_if_else: , line:117:4, endln:120:31
                  |vpiCondition:
                  \_ref_obj: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.i_tap_wr), line:119:13, endln:119:21
                    |vpiParent:
                    \_if_else: , line:117:4, endln:120:31
                    |vpiName:i_tap_wr
                    |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.i_tap_wr
                  |vpiStmt:
                  \_assignment: , line:120:5, endln:120:30
                    |vpiParent:
                    \_if_stmt: , line:119:9, endln:120:31
                    |vpiOpType:82
                    |vpiRhs:
                    \_operation: , line:120:16, endln:120:30
                      |vpiParent:
                      \_assignment: , line:120:5, endln:120:30
                      |vpiOpType:24
                      |vpiOperand:
                      \_ref_obj: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapwidx), line:120:16, endln:120:23
                        |vpiParent:
                        \_operation: , line:120:16, endln:120:30
                        |vpiName:tapwidx
                        |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapwidx
                      |vpiOperand:
                      \_constant: , line:120:26, endln:120:30
                        |vpiParent:
                        \_operation: , line:120:16, endln:120:30
                        |vpiDecompile:1'b1
                        |vpiSize:1
                        |BIN:1
                        |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapwidx), line:120:5, endln:120:12
                      |vpiParent:
                      \_assignment: , line:120:5, endln:120:30
                      |vpiName:tapwidx
                      |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapwidx
            |vpiAlwaysType:1
          |vpiStmt:
          \_gen_if: , line:122:3, endln:122:5
            |vpiParent:
            \_named_begin: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES)
            |vpiCondition:
            \_operation: , line:122:7, endln:122:26
              |vpiParent:
              \_gen_if: , line:122:3, endln:122:5
              |vpiOpType:15
              |vpiOperand:
              \_ref_obj: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.INITIAL_COEFFS), line:122:7, endln:122:21
                |vpiParent:
                \_operation: , line:122:7, endln:122:26
                |vpiName:INITIAL_COEFFS
                |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.INITIAL_COEFFS
              |vpiOperand:
              \_constant: , line:122:25, endln:122:26
                |vpiParent:
                \_operation: , line:122:7, endln:122:26
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiStmt:
            \_begin: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES)
              |vpiParent:
              \_gen_if: , line:122:3, endln:122:5
              |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES
              |vpiStmt:
              \_initial: , line:123:4, endln:123:46
                |vpiParent:
                \_begin: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES)
                |vpiStmt:
                \_sys_func_call: ($readmemh), line:123:12, endln:123:45
                  |vpiParent:
                  \_initial: , line:123:4, endln:123:46
                  |vpiArgument:
                  \_ref_obj: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.INITIAL_COEFFS), line:123:22, endln:123:36
                    |vpiParent:
                    \_sys_func_call: ($readmemh), line:123:12, endln:123:45
                    |vpiName:INITIAL_COEFFS
                    |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.INITIAL_COEFFS
                  |vpiArgument:
                  \_ref_obj: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapmem), line:123:38, endln:123:44
                    |vpiParent:
                    \_sys_func_call: ($readmemh), line:123:12, endln:123:45
                    |vpiName:tapmem
                    |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapmem
                  |vpiName:$readmemh
          |vpiStmt:
          \_always: , line:124:3, endln:126:30
            |vpiParent:
            \_named_begin: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES)
            |vpiStmt:
            \_event_control: , line:124:10, endln:124:26
              |vpiParent:
              \_always: , line:124:3, endln:126:30
              |vpiCondition:
              \_operation: , line:124:12, endln:124:25
                |vpiParent:
                \_event_control: , line:124:10, endln:124:26
                |vpiOpType:39
                |vpiOperand:
                \_ref_obj: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.i_clk), line:124:20, endln:124:25
                  |vpiParent:
                  \_operation: , line:124:12, endln:124:25
                  |vpiName:i_clk
                  |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.i_clk
              |vpiStmt:
              \_if_stmt: , line:125:4, endln:126:30
                |vpiParent:
                \_event_control: , line:124:10, endln:124:26
                |vpiCondition:
                \_ref_obj: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.i_tap_wr), line:125:8, endln:125:16
                  |vpiParent:
                  \_event_control: , line:124:10, endln:124:26
                  |vpiName:i_tap_wr
                  |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.i_tap_wr
                |vpiStmt:
                \_assignment: , line:126:5, endln:126:29
                  |vpiParent:
                  \_if_stmt: , line:125:4, endln:126:30
                  |vpiOpType:82
                  |vpiRhs:
                  \_ref_obj: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.i_tap), line:126:24, endln:126:29
                    |vpiParent:
                    \_assignment: , line:126:5, endln:126:29
                    |vpiName:i_tap
                    |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.i_tap
                  |vpiLhs:
                  \_bit_select: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapmem), line:126:5, endln:126:20
                    |vpiParent:
                    \_assignment: , line:126:5, endln:126:29
                    |vpiName:tapmem
                    |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapmem
                    |vpiIndex:
                    \_ref_obj: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapwidx), line:126:12, endln:126:19
                      |vpiParent:
                      \_bit_select: (work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapmem), line:126:5, endln:126:20
                      |vpiName:tapwidx
                      |vpiFullName:work@slowfil_srl.SET_DYNAMIC_TAP_VALUES.tapwidx
            |vpiAlwaysType:1
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiStmt:
    \_begin: (work@slowfil_srl)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@slowfil_srl
|uhdmallModules:
\_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@slowfil_srl_fixedtaps
  |vpiParameter:
  \_parameter: (work@slowfil_srl_fixedtaps.NTAPS), line:5:13, endln:5:18
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |UINT:128
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl_fixedtaps.NTAPS)
      |vpiParent:
      \_parameter: (work@slowfil_srl_fixedtaps.NTAPS), line:5:13, endln:5:18
      |vpiFullName:work@slowfil_srl_fixedtaps.NTAPS
      |vpiActual:
      \_int_typespec: , line:5:2, endln:5:47
    |vpiName:NTAPS
    |vpiFullName:work@slowfil_srl_fixedtaps.NTAPS
  |vpiParameter:
  \_parameter: (work@slowfil_srl_fixedtaps.IW), line:5:24, endln:5:26
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |UINT:12
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl_fixedtaps.IW)
      |vpiParent:
      \_parameter: (work@slowfil_srl_fixedtaps.IW), line:5:24, endln:5:26
      |vpiFullName:work@slowfil_srl_fixedtaps.IW
      |vpiActual:
      \_int_typespec: , line:5:2, endln:5:47
    |vpiName:IW
    |vpiFullName:work@slowfil_srl_fixedtaps.IW
  |vpiParameter:
  \_parameter: (work@slowfil_srl_fixedtaps.TW), line:5:31, endln:5:33
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:TW
    |vpiFullName:work@slowfil_srl_fixedtaps.TW
  |vpiParameter:
  \_parameter: (work@slowfil_srl_fixedtaps.OW), line:5:38, endln:5:40
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:OW
    |vpiFullName:work@slowfil_srl_fixedtaps.OW
  |vpiParameter:
  \_parameter: (work@slowfil_srl_fixedtaps.FIXED_TAPS), line:7:19, endln:7:29
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@slowfil_srl_fixedtaps.FIXED_TAPS)
      |vpiParent:
      \_parameter: (work@slowfil_srl_fixedtaps.FIXED_TAPS), line:7:19, endln:7:29
      |vpiFullName:work@slowfil_srl_fixedtaps.FIXED_TAPS
      |vpiActual:
      \_int_typespec: , line:7:12, endln:7:17
    |vpiName:FIXED_TAPS
    |vpiFullName:work@slowfil_srl_fixedtaps.FIXED_TAPS
  |vpiParamAssign:
  \_param_assign: , line:5:13, endln:5:22
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiRhs:
    \_constant: , line:5:19, endln:5:22
      |vpiParent:
      \_param_assign: , line:5:13, endln:5:22
      |vpiDecompile:128
      |vpiSize:64
      |UINT:128
      |vpiTypespec:
      \_ref_typespec: (work@slowfil_srl_fixedtaps)
        |vpiParent:
        \_constant: , line:5:19, endln:5:22
        |vpiFullName:work@slowfil_srl_fixedtaps
        |vpiActual:
        \_int_typespec: , line:5:2, endln:5:47
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowfil_srl_fixedtaps.NTAPS), line:5:13, endln:5:18
  |vpiParamAssign:
  \_param_assign: , line:5:24, endln:5:29
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiRhs:
    \_constant: , line:5:27, endln:5:29
      |vpiParent:
      \_param_assign: , line:5:24, endln:5:29
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiTypespec:
      \_ref_typespec: (work@slowfil_srl_fixedtaps)
        |vpiParent:
        \_constant: , line:5:27, endln:5:29
        |vpiFullName:work@slowfil_srl_fixedtaps
        |vpiActual:
        \_int_typespec: , line:5:2, endln:5:47
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowfil_srl_fixedtaps.IW), line:5:24, endln:5:26
  |vpiParamAssign:
  \_param_assign: , line:5:31, endln:5:36
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiRhs:
    \_ref_obj: (work@slowfil_srl_fixedtaps.IW), line:5:34, endln:5:36
      |vpiParent:
      \_param_assign: , line:5:31, endln:5:36
      |vpiName:IW
      |vpiFullName:work@slowfil_srl_fixedtaps.IW
    |vpiLhs:
    \_parameter: (work@slowfil_srl_fixedtaps.TW), line:5:31, endln:5:33
  |vpiParamAssign:
  \_param_assign: , line:5:38, endln:5:47
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiRhs:
    \_operation: , line:5:41, endln:5:47
      |vpiParent:
      \_param_assign: , line:5:38, endln:5:47
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:5:41, endln:5:45
        |vpiParent:
        \_operation: , line:5:41, endln:5:47
        |vpiOpType:25
        |vpiOperand:
        \_constant: , line:5:41, endln:5:42
          |vpiParent:
          \_operation: , line:5:41, endln:5:45
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (work@slowfil_srl_fixedtaps.IW), line:5:43, endln:5:45
          |vpiParent:
          \_operation: , line:5:41, endln:5:45
          |vpiName:IW
          |vpiFullName:work@slowfil_srl_fixedtaps.IW
      |vpiOperand:
      \_constant: , line:5:46, endln:5:47
        |vpiParent:
        \_operation: , line:5:41, endln:5:47
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowfil_srl_fixedtaps.OW), line:5:38, endln:5:40
  |vpiParamAssign:
  \_param_assign: , line:7:19, endln:7:31
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiRhs:
    \_constant: , line:7:30, endln:7:31
      |vpiParent:
      \_param_assign: , line:7:19, endln:7:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@slowfil_srl_fixedtaps)
        |vpiParent:
        \_constant: , line:7:30, endln:7:31
        |vpiFullName:work@slowfil_srl_fixedtaps
        |vpiActual:
        \_int_typespec: , line:7:12, endln:7:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowfil_srl_fixedtaps.FIXED_TAPS), line:7:19, endln:7:29
  |vpiDefName:work@slowfil_srl_fixedtaps
  |vpiNet:
  \_logic_net: (work@slowfil_srl_fixedtaps.i_clk), line:1:31, endln:1:36
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:i_clk
    |vpiFullName:work@slowfil_srl_fixedtaps.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_srl_fixedtaps.i_reset), line:1:38, endln:1:45
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:i_reset
    |vpiFullName:work@slowfil_srl_fixedtaps.i_reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_srl_fixedtaps.i_tap_wr), line:1:47, endln:1:55
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:i_tap_wr
    |vpiFullName:work@slowfil_srl_fixedtaps.i_tap_wr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_srl_fixedtaps.i_tap), line:1:57, endln:1:62
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:i_tap
    |vpiFullName:work@slowfil_srl_fixedtaps.i_tap
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_srl_fixedtaps.i_ce), line:1:64, endln:1:68
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:i_ce
    |vpiFullName:work@slowfil_srl_fixedtaps.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_srl_fixedtaps.i_sample), line:1:70, endln:1:78
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:i_sample
    |vpiFullName:work@slowfil_srl_fixedtaps.i_sample
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_srl_fixedtaps.o_ce), line:1:80, endln:1:84
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:o_ce
    |vpiFullName:work@slowfil_srl_fixedtaps.o_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowfil_srl_fixedtaps.o_result), line:1:86, endln:1:94
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:o_result
    |vpiFullName:work@slowfil_srl_fixedtaps.o_result
    |vpiNetType:1
  |vpiPort:
  \_port: (i_clk), line:1:31, endln:1:36
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_srl_fixedtaps.i_clk.i_clk), line:1:31, endln:1:36
      |vpiParent:
      \_port: (i_clk), line:1:31, endln:1:36
      |vpiName:i_clk
      |vpiFullName:work@slowfil_srl_fixedtaps.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@slowfil_srl_fixedtaps.i_clk), line:1:31, endln:1:36
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_srl_fixedtaps.i_clk)
      |vpiParent:
      \_port: (i_clk), line:1:31, endln:1:36
      |vpiFullName:work@slowfil_srl_fixedtaps.i_clk
      |vpiActual:
      \_logic_typespec: , line:8:8, endln:8:12
  |vpiPort:
  \_port: (i_reset), line:1:38, endln:1:45
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:i_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_srl_fixedtaps.i_reset.i_reset), line:1:38, endln:1:45
      |vpiParent:
      \_port: (i_reset), line:1:38, endln:1:45
      |vpiName:i_reset
      |vpiFullName:work@slowfil_srl_fixedtaps.i_reset.i_reset
      |vpiActual:
      \_logic_net: (work@slowfil_srl_fixedtaps.i_reset), line:1:38, endln:1:45
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_srl_fixedtaps.i_reset)
      |vpiParent:
      \_port: (i_reset), line:1:38, endln:1:45
      |vpiFullName:work@slowfil_srl_fixedtaps.i_reset
      |vpiActual:
      \_logic_typespec: , line:8:8, endln:8:12
  |vpiPort:
  \_port: (i_tap_wr), line:1:47, endln:1:55
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:i_tap_wr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_srl_fixedtaps.i_tap_wr.i_tap_wr), line:1:47, endln:1:55
      |vpiParent:
      \_port: (i_tap_wr), line:1:47, endln:1:55
      |vpiName:i_tap_wr
      |vpiFullName:work@slowfil_srl_fixedtaps.i_tap_wr.i_tap_wr
      |vpiActual:
      \_logic_net: (work@slowfil_srl_fixedtaps.i_tap_wr), line:1:47, endln:1:55
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_srl_fixedtaps.i_tap_wr)
      |vpiParent:
      \_port: (i_tap_wr), line:1:47, endln:1:55
      |vpiFullName:work@slowfil_srl_fixedtaps.i_tap_wr
      |vpiActual:
      \_logic_typespec: , line:10:8, endln:10:12
  |vpiPort:
  \_port: (i_tap), line:1:57, endln:1:62
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:i_tap
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_srl_fixedtaps.i_tap.i_tap), line:1:57, endln:1:62
      |vpiParent:
      \_port: (i_tap), line:1:57, endln:1:62
      |vpiName:i_tap
      |vpiFullName:work@slowfil_srl_fixedtaps.i_tap.i_tap
      |vpiActual:
      \_logic_net: (work@slowfil_srl_fixedtaps.i_tap), line:1:57, endln:1:62
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_srl_fixedtaps.i_tap)
      |vpiParent:
      \_port: (i_tap), line:1:57, endln:1:62
      |vpiFullName:work@slowfil_srl_fixedtaps.i_tap
      |vpiActual:
      \_logic_typespec: , line:11:8, endln:11:23
  |vpiPort:
  \_port: (i_ce), line:1:64, endln:1:68
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_srl_fixedtaps.i_ce.i_ce), line:1:64, endln:1:68
      |vpiParent:
      \_port: (i_ce), line:1:64, endln:1:68
      |vpiName:i_ce
      |vpiFullName:work@slowfil_srl_fixedtaps.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@slowfil_srl_fixedtaps.i_ce), line:1:64, endln:1:68
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_srl_fixedtaps.i_ce)
      |vpiParent:
      \_port: (i_ce), line:1:64, endln:1:68
      |vpiFullName:work@slowfil_srl_fixedtaps.i_ce
      |vpiActual:
      \_logic_typespec: , line:13:8, endln:13:12
  |vpiPort:
  \_port: (i_sample), line:1:70, endln:1:78
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:i_sample
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowfil_srl_fixedtaps.i_sample.i_sample), line:1:70, endln:1:78
      |vpiParent:
      \_port: (i_sample), line:1:70, endln:1:78
      |vpiName:i_sample
      |vpiFullName:work@slowfil_srl_fixedtaps.i_sample.i_sample
      |vpiActual:
      \_logic_net: (work@slowfil_srl_fixedtaps.i_sample), line:1:70, endln:1:78
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_srl_fixedtaps.i_sample)
      |vpiParent:
      \_port: (i_sample), line:1:70, endln:1:78
      |vpiFullName:work@slowfil_srl_fixedtaps.i_sample
      |vpiActual:
      \_logic_typespec: , line:14:8, endln:14:23
  |vpiPort:
  \_port: (o_ce), line:1:80, endln:1:84
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:o_ce
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@slowfil_srl_fixedtaps.o_ce.o_ce), line:1:80, endln:1:84
      |vpiParent:
      \_port: (o_ce), line:1:80, endln:1:84
      |vpiName:o_ce
      |vpiFullName:work@slowfil_srl_fixedtaps.o_ce.o_ce
      |vpiActual:
      \_logic_net: (work@slowfil_srl_fixedtaps.o_ce), line:1:80, endln:1:84
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_srl_fixedtaps.o_ce)
      |vpiParent:
      \_port: (o_ce), line:1:80, endln:1:84
      |vpiFullName:work@slowfil_srl_fixedtaps.o_ce
      |vpiActual:
      \_logic_typespec: , line:15:9, endln:15:13
  |vpiPort:
  \_port: (o_result), line:1:86, endln:1:94
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:o_result
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@slowfil_srl_fixedtaps.o_result.o_result), line:1:86, endln:1:94
      |vpiParent:
      \_port: (o_result), line:1:86, endln:1:94
      |vpiName:o_result
      |vpiFullName:work@slowfil_srl_fixedtaps.o_result.o_result
      |vpiActual:
      \_logic_net: (work@slowfil_srl_fixedtaps.o_result), line:1:86, endln:1:94
    |vpiTypedef:
    \_ref_typespec: (work@slowfil_srl_fixedtaps.o_result)
      |vpiParent:
      \_port: (o_result), line:1:86, endln:1:94
      |vpiFullName:work@slowfil_srl_fixedtaps.o_result
      |vpiActual:
      \_logic_typespec: , line:16:9, endln:16:24
  |vpiRefModule:
  \_ref_module: work@slowfil_srl (fir), line:20:94, endln:20:97
    |vpiParent:
    \_module_inst: work@slowfil_srl_fixedtaps (work@slowfil_srl_fixedtaps), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl_fixedtaps.v, line:1:1, endln:21:10
    |vpiName:fir
    |vpiDefName:work@slowfil_srl
    |vpiActual:
    \_module_inst: work@slowfil_srl (work@slowfil_srl), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowfil_srl.v, line:49:1, endln:259:10
    |vpiPort:
    \_port: (i_clk), line:20:99, endln:20:112
      |vpiParent:
      \_ref_module: work@slowfil_srl (fir), line:20:94, endln:20:97
      |vpiName:i_clk
      |vpiHighConn:
      \_ref_obj: (work@slowfil_srl_fixedtaps.fir.i_clk.i_clk), line:20:106, endln:20:111
        |vpiParent:
        \_port: (i_clk), line:20:99, endln:20:112
        |vpiName:i_clk
        |vpiFullName:work@slowfil_srl_fixedtaps.fir.i_clk.i_clk
        |vpiActual:
        \_logic_net: (work@slowfil_srl_fixedtaps.i_clk), line:1:31, endln:1:36
    |vpiPort:
    \_port: (i_reset), line:20:114, endln:20:131
      |vpiParent:
      \_ref_module: work@slowfil_srl (fir), line:20:94, endln:20:97
      |vpiName:i_reset
      |vpiHighConn:
      \_ref_obj: (work@slowfil_srl_fixedtaps.fir.i_reset.i_reset), line:20:123, endln:20:130
        |vpiParent:
        \_port: (i_reset), line:20:114, endln:20:131
        |vpiName:i_reset
        |vpiFullName:work@slowfil_srl_fixedtaps.fir.i_reset.i_reset
        |vpiActual:
        \_logic_net: (work@slowfil_srl_fixedtaps.i_reset), line:1:38, endln:1:45
    |vpiPort:
    \_port: (i_tap_wr), line:20:133, endln:20:152
      |vpiParent:
      \_ref_module: work@slowfil_srl (fir), line:20:94, endln:20:97
      |vpiName:i_tap_wr
      |vpiHighConn:
      \_ref_obj: (work@slowfil_srl_fixedtaps.fir.i_tap_wr.i_tap_wr), line:20:143, endln:20:151
        |vpiParent:
        \_port: (i_tap_wr), line:20:133, endln:20:152
        |vpiName:i_tap_wr
        |vpiFullName:work@slowfil_srl_fixedtaps.fir.i_tap_wr.i_tap_wr
        |vpiActual:
        \_logic_net: (work@slowfil_srl_fixedtaps.i_tap_wr), line:1:47, endln:1:55
    |vpiPort:
    \_port: (i_tap), line:20:154, endln:20:167
      |vpiParent:
      \_ref_module: work@slowfil_srl (fir), line:20:94, endln:20:97
      |vpiName:i_tap
      |vpiHighConn:
      \_ref_obj: (work@slowfil_srl_fixedtaps.fir.i_tap.i_tap), line:20:161, endln:20:166
        |vpiParent:
        \_port: (i_tap), line:20:154, endln:20:167
        |vpiName:i_tap
        |vpiFullName:work@slowfil_srl_fixedtaps.fir.i_tap.i_tap
        |vpiActual:
        \_logic_net: (work@slowfil_srl_fixedtaps.i_tap), line:1:57, endln:1:62
    |vpiPort:
    \_port: (i_ce), line:20:169, endln:20:180
      |vpiParent:
      \_ref_module: work@slowfil_srl (fir), line:20:94, endln:20:97
      |vpiName:i_ce
      |vpiHighConn:
      \_ref_obj: (work@slowfil_srl_fixedtaps.fir.i_ce.i_ce), line:20:175, endln:20:179
        |vpiParent:
        \_port: (i_ce), line:20:169, endln:20:180
        |vpiName:i_ce
        |vpiFullName:work@slowfil_srl_fixedtaps.fir.i_ce.i_ce
        |vpiActual:
        \_logic_net: (work@slowfil_srl_fixedtaps.i_ce), line:1:64, endln:1:68
    |vpiPort:
    \_port: (i_sample), line:20:182, endln:20:201
      |vpiParent:
      \_ref_module: work@slowfil_srl (fir), line:20:94, endln:20:97
      |vpiName:i_sample
      |vpiHighConn:
      \_ref_obj: (work@slowfil_srl_fixedtaps.fir.i_sample.i_sample), line:20:192, endln:20:200
        |vpiParent:
        \_port: (i_sample), line:20:182, endln:20:201
        |vpiName:i_sample
        |vpiFullName:work@slowfil_srl_fixedtaps.fir.i_sample.i_sample
        |vpiActual:
        \_logic_net: (work@slowfil_srl_fixedtaps.i_sample), line:1:70, endln:1:78
    |vpiPort:
    \_port: (o_ce), line:20:203, endln:20:214
      |vpiParent:
      \_ref_module: work@slowfil_srl (fir), line:20:94, endln:20:97
      |vpiName:o_ce
      |vpiHighConn:
      \_ref_obj: (work@slowfil_srl_fixedtaps.fir.o_ce.o_ce), line:20:209, endln:20:213
        |vpiParent:
        \_port: (o_ce), line:20:203, endln:20:214
        |vpiName:o_ce
        |vpiFullName:work@slowfil_srl_fixedtaps.fir.o_ce.o_ce
        |vpiActual:
        \_logic_net: (work@slowfil_srl_fixedtaps.o_ce), line:1:80, endln:1:84
    |vpiPort:
    \_port: (o_result), line:20:216, endln:20:235
      |vpiParent:
      \_ref_module: work@slowfil_srl (fir), line:20:94, endln:20:97
      |vpiName:o_result
      |vpiHighConn:
      \_ref_obj: (work@slowfil_srl_fixedtaps.fir.o_result.o_result), line:20:226, endln:20:234
        |vpiParent:
        \_port: (o_result), line:20:216, endln:20:235
        |vpiName:o_result
        |vpiFullName:work@slowfil_srl_fixedtaps.fir.o_result.o_result
        |vpiActual:
        \_logic_net: (work@slowfil_srl_fixedtaps.o_result), line:1:86, endln:1:94
|uhdmallModules:
\_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@slowsymf
  |vpiParameter:
  \_parameter: (work@slowsymf.LGNTAPS), line:46:14, endln:46:21
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |UINT:7
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.LGNTAPS)
      |vpiParent:
      \_parameter: (work@slowsymf.LGNTAPS), line:46:14, endln:46:21
      |vpiFullName:work@slowsymf.LGNTAPS
      |vpiActual:
      \_int_typespec: , line:46:2, endln:47:24
    |vpiName:LGNTAPS
    |vpiFullName:work@slowsymf.LGNTAPS
  |vpiParameter:
  \_parameter: (work@slowsymf.IW), line:46:27, endln:46:29
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |UINT:16
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.IW)
      |vpiParent:
      \_parameter: (work@slowsymf.IW), line:46:27, endln:46:29
      |vpiFullName:work@slowsymf.IW
      |vpiActual:
      \_int_typespec: , line:46:2, endln:47:24
    |vpiName:IW
    |vpiFullName:work@slowsymf.IW
  |vpiParameter:
  \_parameter: (work@slowsymf.TW), line:46:34, endln:46:36
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |UINT:12
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.TW)
      |vpiParent:
      \_parameter: (work@slowsymf.TW), line:46:34, endln:46:36
      |vpiFullName:work@slowsymf.TW
      |vpiActual:
      \_int_typespec: , line:46:2, endln:47:24
    |vpiName:TW
    |vpiFullName:work@slowsymf.TW
  |vpiParameter:
  \_parameter: (work@slowsymf.OW), line:47:6, endln:47:8
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiName:OW
    |vpiFullName:work@slowsymf.OW
  |vpiParameter:
  \_parameter: (work@slowsymf.NTAPS), line:48:24, endln:48:29
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |UINT:107
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.NTAPS)
      |vpiParent:
      \_parameter: (work@slowsymf.NTAPS), line:48:24, endln:48:29
      |vpiFullName:work@slowsymf.NTAPS
      |vpiActual:
      \_int_typespec: , line:48:12, endln:48:23
    |vpiName:NTAPS
    |vpiFullName:work@slowsymf.NTAPS
  |vpiParameter:
  \_parameter: (work@slowsymf.FIXED_TAPS), line:49:19, endln:49:29
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.FIXED_TAPS)
      |vpiParent:
      \_parameter: (work@slowsymf.FIXED_TAPS), line:49:19, endln:49:29
      |vpiFullName:work@slowsymf.FIXED_TAPS
      |vpiActual:
      \_int_typespec: , line:49:12, endln:49:17
    |vpiName:FIXED_TAPS
    |vpiFullName:work@slowsymf.FIXED_TAPS
  |vpiParameter:
  \_parameter: (work@slowsymf.INITIAL_COEFFS), line:50:14, endln:50:28
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |STRING:
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.INITIAL_COEFFS)
      |vpiParent:
      \_parameter: (work@slowsymf.INITIAL_COEFFS), line:50:14, endln:50:28
      |vpiFullName:work@slowsymf.INITIAL_COEFFS
      |vpiActual:
      \_string_typespec: 
    |vpiName:INITIAL_COEFFS
    |vpiFullName:work@slowsymf.INITIAL_COEFFS
  |vpiParameter:
  \_parameter: (work@slowsymf.LGNMEM), line:52:15, endln:52:21
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiLocalParam:1
    |vpiName:LGNMEM
    |vpiFullName:work@slowsymf.LGNMEM
  |vpiParameter:
  \_parameter: (work@slowsymf.HALFTAPS), line:53:27, endln:53:35
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.HALFTAPS)
      |vpiParent:
      \_parameter: (work@slowsymf.HALFTAPS), line:53:27, endln:53:35
      |vpiFullName:work@slowsymf.HALFTAPS
      |vpiActual:
      \_int_typespec: , line:53:13, endln:53:26
    |vpiLocalParam:1
    |vpiName:HALFTAPS
    |vpiFullName:work@slowsymf.HALFTAPS
  |vpiParameter:
  \_parameter: (work@slowsymf.MEMSZ), line:54:15, endln:54:20
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiLocalParam:1
    |vpiName:MEMSZ
    |vpiFullName:work@slowsymf.MEMSZ
  |vpiParamAssign:
  \_param_assign: , line:46:14, endln:46:25
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiRhs:
    \_constant: , line:46:24, endln:46:25
      |vpiParent:
      \_param_assign: , line:46:14, endln:46:25
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiTypespec:
      \_ref_typespec: (work@slowsymf)
        |vpiParent:
        \_constant: , line:46:24, endln:46:25
        |vpiFullName:work@slowsymf
        |vpiActual:
        \_int_typespec: , line:46:2, endln:47:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowsymf.LGNTAPS), line:46:14, endln:46:21
  |vpiParamAssign:
  \_param_assign: , line:46:27, endln:46:32
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiRhs:
    \_constant: , line:46:30, endln:46:32
      |vpiParent:
      \_param_assign: , line:46:27, endln:46:32
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
      |vpiTypespec:
      \_ref_typespec: (work@slowsymf)
        |vpiParent:
        \_constant: , line:46:30, endln:46:32
        |vpiFullName:work@slowsymf
        |vpiActual:
        \_int_typespec: , line:46:2, endln:47:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowsymf.IW), line:46:27, endln:46:29
  |vpiParamAssign:
  \_param_assign: , line:46:34, endln:46:39
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiRhs:
    \_constant: , line:46:37, endln:46:39
      |vpiParent:
      \_param_assign: , line:46:34, endln:46:39
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiTypespec:
      \_ref_typespec: (work@slowsymf)
        |vpiParent:
        \_constant: , line:46:37, endln:46:39
        |vpiFullName:work@slowsymf
        |vpiActual:
        \_int_typespec: , line:46:2, endln:47:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowsymf.TW), line:46:34, endln:46:36
  |vpiParamAssign:
  \_param_assign: , line:47:6, endln:47:24
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiRhs:
    \_operation: , line:47:11, endln:47:24
      |vpiParent:
      \_param_assign: , line:47:6, endln:47:24
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:47:11, endln:47:16
        |vpiParent:
        \_operation: , line:47:11, endln:47:24
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (work@slowsymf.IW), line:47:11, endln:47:13
          |vpiParent:
          \_operation: , line:47:11, endln:47:16
          |vpiName:IW
          |vpiFullName:work@slowsymf.IW
        |vpiOperand:
        \_ref_obj: (work@slowsymf.TW), line:47:14, endln:47:16
          |vpiParent:
          \_operation: , line:47:11, endln:47:16
          |vpiName:TW
          |vpiFullName:work@slowsymf.TW
      |vpiOperand:
      \_ref_obj: (work@slowsymf.LGNTAPS), line:47:17, endln:47:24
        |vpiParent:
        \_operation: , line:47:11, endln:47:24
        |vpiName:LGNTAPS
        |vpiFullName:work@slowsymf.LGNTAPS
    |vpiLhs:
    \_parameter: (work@slowsymf.OW), line:47:6, endln:47:8
  |vpiParamAssign:
  \_param_assign: , line:48:24, endln:48:35
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiRhs:
    \_constant: , line:48:32, endln:48:35
      |vpiParent:
      \_param_assign: , line:48:24, endln:48:35
      |vpiDecompile:107
      |vpiSize:64
      |UINT:107
      |vpiTypespec:
      \_ref_typespec: (work@slowsymf)
        |vpiParent:
        \_constant: , line:48:32, endln:48:35
        |vpiFullName:work@slowsymf
        |vpiActual:
        \_int_typespec: , line:48:12, endln:48:23
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowsymf.NTAPS), line:48:24, endln:48:29
  |vpiParamAssign:
  \_param_assign: , line:49:19, endln:49:36
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiRhs:
    \_constant: , line:49:32, endln:49:36
      |vpiParent:
      \_param_assign: , line:49:19, endln:49:36
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@slowsymf)
        |vpiParent:
        \_constant: , line:49:32, endln:49:36
        |vpiFullName:work@slowsymf
        |vpiActual:
        \_int_typespec: , line:49:12, endln:49:17
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@slowsymf.FIXED_TAPS), line:49:19, endln:49:29
  |vpiParamAssign:
  \_param_assign: , line:50:14, endln:50:34
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiRhs:
    \_constant: , line:50:32, endln:50:34
      |vpiParent:
      \_param_assign: , line:50:14, endln:50:34
      |vpiDecompile:""
      |STRING:
      |vpiTypespec:
      \_ref_typespec: (work@slowsymf)
        |vpiParent:
        \_constant: , line:50:32, endln:50:34
        |vpiFullName:work@slowsymf
        |vpiActual:
        \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@slowsymf.INITIAL_COEFFS), line:50:14, endln:50:28
  |vpiParamAssign:
  \_param_assign: , line:52:15, endln:52:35
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiRhs:
    \_operation: , line:52:26, endln:52:35
      |vpiParent:
      \_param_assign: , line:52:15, endln:52:35
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@slowsymf.LGNTAPS), line:52:26, endln:52:33
        |vpiParent:
        \_operation: , line:52:26, endln:52:35
        |vpiName:LGNTAPS
        |vpiFullName:work@slowsymf.LGNTAPS
      |vpiOperand:
      \_constant: , line:52:34, endln:52:35
        |vpiParent:
        \_operation: , line:52:26, endln:52:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowsymf.LGNMEM), line:52:15, endln:52:21
  |vpiParamAssign:
  \_param_assign: , line:53:27, endln:53:54
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiRhs:
    \_part_select: NTAPS (work@slowsymf.NTAPS), line:53:38, endln:53:54
      |vpiParent:
      \_param_assign: , line:53:27, endln:53:54
      |vpiName:NTAPS
      |vpiFullName:work@slowsymf.NTAPS
      |vpiDefName:NTAPS
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_ref_obj: (work@slowsymf.NTAPS.LGNTAPS), line:53:44, endln:53:51
        |vpiParent:
        \_part_select: NTAPS (work@slowsymf.NTAPS), line:53:38, endln:53:54
        |vpiName:LGNTAPS
        |vpiFullName:work@slowsymf.NTAPS.LGNTAPS
      |vpiRightRange:
      \_constant: , line:53:52, endln:53:53
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@slowsymf.HALFTAPS), line:53:27, endln:53:35
  |vpiParamAssign:
  \_param_assign: , line:54:15, endln:54:34
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiRhs:
    \_operation: , line:54:24, endln:54:33
      |vpiParent:
      \_param_assign: , line:54:15, endln:54:34
      |vpiOpType:22
      |vpiOperand:
      \_constant: , line:54:24, endln:54:25
        |vpiParent:
        \_operation: , line:54:24, endln:54:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@slowsymf.LGNMEM), line:54:27, endln:54:33
        |vpiParent:
        \_operation: , line:54:24, endln:54:33
        |vpiName:LGNMEM
        |vpiFullName:work@slowsymf.LGNMEM
    |vpiLhs:
    \_parameter: (work@slowsymf.MEMSZ), line:54:15, endln:54:20
  |vpiDefName:work@slowsymf
  |vpiNet:
  \_logic_net: (work@slowsymf.tapmem), line:78:17, endln:78:23
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.tapmem)
      |vpiParent:
      \_logic_net: (work@slowsymf.tapmem), line:78:17, endln:78:23
      |vpiFullName:work@slowsymf.tapmem
      |vpiActual:
      \_logic_typespec: , line:78:2, endln:78:37
    |vpiName:tapmem
    |vpiFullName:work@slowsymf.tapmem
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.tap), line:79:24, endln:79:27
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.tap)
      |vpiParent:
      \_logic_net: (work@slowsymf.tap), line:79:24, endln:79:27
      |vpiFullName:work@slowsymf.tap
      |vpiActual:
      \_logic_typespec: , line:79:2, endln:79:23
    |vpiName:tap
    |vpiFullName:work@slowsymf.tap
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.dwidx), line:81:21, endln:81:26
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.dwidx)
      |vpiParent:
      \_logic_net: (work@slowsymf.dwidx), line:81:21, endln:81:26
      |vpiFullName:work@slowsymf.dwidx
      |vpiActual:
      \_logic_typespec: , line:81:2, endln:81:20
    |vpiName:dwidx
    |vpiFullName:work@slowsymf.dwidx
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.lidx), line:81:28, endln:81:32
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.lidx)
      |vpiParent:
      \_logic_net: (work@slowsymf.lidx), line:81:28, endln:81:32
      |vpiFullName:work@slowsymf.lidx
      |vpiActual:
      \_logic_typespec: , line:81:2, endln:81:20
    |vpiName:lidx
    |vpiFullName:work@slowsymf.lidx
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.ridx), line:81:34, endln:81:38
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.ridx)
      |vpiParent:
      \_logic_net: (work@slowsymf.ridx), line:81:34, endln:81:38
      |vpiFullName:work@slowsymf.ridx
      |vpiActual:
      \_logic_typespec: , line:81:2, endln:81:20
    |vpiName:ridx
    |vpiFullName:work@slowsymf.ridx
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.tidx), line:82:21, endln:82:25
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.tidx)
      |vpiParent:
      \_logic_net: (work@slowsymf.tidx), line:82:21, endln:82:25
      |vpiFullName:work@slowsymf.tidx
      |vpiActual:
      \_logic_typespec: , line:82:2, endln:82:20
    |vpiName:tidx
    |vpiFullName:work@slowsymf.tidx
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.dmem1), line:83:17, endln:83:22
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.dmem1)
      |vpiParent:
      \_logic_net: (work@slowsymf.dmem1), line:83:17, endln:83:22
      |vpiFullName:work@slowsymf.dmem1
      |vpiActual:
      \_logic_typespec: , line:83:2, endln:83:36
    |vpiName:dmem1
    |vpiFullName:work@slowsymf.dmem1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.dmem2), line:84:17, endln:84:22
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.dmem2)
      |vpiParent:
      \_logic_net: (work@slowsymf.dmem2), line:84:17, endln:84:22
      |vpiFullName:work@slowsymf.dmem2
      |vpiActual:
      \_logic_typespec: , line:84:2, endln:84:36
    |vpiName:dmem2
    |vpiFullName:work@slowsymf.dmem2
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.dleft), line:86:24, endln:86:29
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.dleft)
      |vpiParent:
      \_logic_net: (work@slowsymf.dleft), line:86:24, endln:86:29
      |vpiFullName:work@slowsymf.dleft
      |vpiActual:
      \_logic_typespec: , line:86:2, endln:86:23
    |vpiName:dleft
    |vpiFullName:work@slowsymf.dleft
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.dright), line:86:31, endln:86:37
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.dright)
      |vpiParent:
      \_logic_net: (work@slowsymf.dright), line:86:31, endln:86:37
      |vpiFullName:work@slowsymf.dright
      |vpiActual:
      \_logic_typespec: , line:86:2, endln:86:23
    |vpiName:dright
    |vpiFullName:work@slowsymf.dright
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.mid_sample), line:86:39, endln:86:49
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.mid_sample)
      |vpiParent:
      \_logic_net: (work@slowsymf.mid_sample), line:86:39, endln:86:49
      |vpiFullName:work@slowsymf.mid_sample
      |vpiActual:
      \_logic_typespec: , line:86:2, endln:86:23
    |vpiName:mid_sample
    |vpiFullName:work@slowsymf.mid_sample
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.dsum), line:87:20, endln:87:24
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.dsum)
      |vpiParent:
      \_logic_net: (work@slowsymf.dsum), line:87:20, endln:87:24
      |vpiFullName:work@slowsymf.dsum
      |vpiActual:
      \_logic_typespec: , line:87:2, endln:87:19
    |vpiName:dsum
    |vpiFullName:work@slowsymf.dsum
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.m_ce), line:90:6, endln:90:10
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.m_ce)
      |vpiParent:
      \_logic_net: (work@slowsymf.m_ce), line:90:6, endln:90:10
      |vpiFullName:work@slowsymf.m_ce
      |vpiActual:
      \_logic_typespec: , line:90:2, endln:90:5
    |vpiName:m_ce
    |vpiFullName:work@slowsymf.m_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.d_ce), line:90:12, endln:90:16
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.d_ce)
      |vpiParent:
      \_logic_net: (work@slowsymf.d_ce), line:90:12, endln:90:16
      |vpiFullName:work@slowsymf.d_ce
      |vpiActual:
      \_logic_typespec: , line:90:2, endln:90:5
    |vpiName:d_ce
    |vpiFullName:work@slowsymf.d_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.s_ce), line:90:18, endln:90:22
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.s_ce)
      |vpiParent:
      \_logic_net: (work@slowsymf.s_ce), line:90:18, endln:90:22
      |vpiFullName:work@slowsymf.s_ce
      |vpiActual:
      \_logic_typespec: , line:90:2, endln:90:5
    |vpiName:s_ce
    |vpiFullName:work@slowsymf.s_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.product), line:93:27, endln:93:34
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.product)
      |vpiParent:
      \_logic_net: (work@slowsymf.product), line:93:27, endln:93:34
      |vpiFullName:work@slowsymf.product
      |vpiActual:
      \_logic_typespec: , line:93:2, endln:93:26
    |vpiName:product
    |vpiFullName:work@slowsymf.product
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.r_acc), line:94:24, endln:94:29
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.r_acc)
      |vpiParent:
      \_logic_net: (work@slowsymf.r_acc), line:94:24, endln:94:29
      |vpiFullName:work@slowsymf.r_acc
      |vpiActual:
      \_logic_typespec: , line:94:2, endln:94:23
    |vpiName:r_acc
    |vpiFullName:work@slowsymf.r_acc
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.last_tap_index), line:166:7, endln:166:21
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.last_tap_index)
      |vpiParent:
      \_logic_net: (work@slowsymf.last_tap_index), line:166:7, endln:166:21
      |vpiFullName:work@slowsymf.last_tap_index
      |vpiActual:
      \_logic_typespec: , line:166:2, endln:166:6
    |vpiName:last_tap_index
    |vpiFullName:work@slowsymf.last_tap_index
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowsymf.last_data_index), line:166:23, endln:166:38
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.last_data_index)
      |vpiParent:
      \_logic_net: (work@slowsymf.last_data_index), line:166:23, endln:166:38
      |vpiFullName:work@slowsymf.last_data_index
      |vpiActual:
      \_logic_typespec: , line:166:2, endln:166:6
    |vpiName:last_data_index
    |vpiFullName:work@slowsymf.last_data_index
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowsymf.taps_left), line:167:21, endln:167:30
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.taps_left)
      |vpiParent:
      \_logic_net: (work@slowsymf.taps_left), line:167:21, endln:167:30
      |vpiFullName:work@slowsymf.taps_left
      |vpiActual:
      \_logic_typespec: , line:167:2, endln:167:20
    |vpiName:taps_left
    |vpiFullName:work@slowsymf.taps_left
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowsymf.pre_acc_ce), line:175:12, endln:175:22
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.pre_acc_ce)
      |vpiParent:
      \_logic_net: (work@slowsymf.pre_acc_ce), line:175:12, endln:175:22
      |vpiFullName:work@slowsymf.pre_acc_ce
      |vpiActual:
      \_logic_typespec: , line:175:2, endln:175:11
    |vpiName:pre_acc_ce
    |vpiFullName:work@slowsymf.pre_acc_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.midprod), line:278:15, endln:278:22
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiTypespec:
    \_ref_typespec: (work@slowsymf.midprod)
      |vpiParent:
      \_logic_net: (work@slowsymf.midprod), line:278:15, endln:278:22
      |vpiFullName:work@slowsymf.midprod
      |vpiActual:
      \_logic_typespec: , line:278:2, endln:278:14
    |vpiName:midprod
    |vpiFullName:work@slowsymf.midprod
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiName:i_clk
    |vpiFullName:work@slowsymf.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowsymf.i_reset), line:45:24, endln:45:31
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiName:i_reset
    |vpiFullName:work@slowsymf.i_reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowsymf.i_tap_wr), line:45:33, endln:45:41
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiName:i_tap_wr
    |vpiFullName:work@slowsymf.i_tap_wr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowsymf.i_tap), line:45:43, endln:45:48
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiName:i_tap
    |vpiFullName:work@slowsymf.i_tap
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowsymf.i_ce), line:45:50, endln:45:54
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiName:i_ce
    |vpiFullName:work@slowsymf.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowsymf.i_sample), line:45:56, endln:45:64
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiName:i_sample
    |vpiFullName:work@slowsymf.i_sample
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@slowsymf.o_ce), line:45:66, endln:45:70
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiName:o_ce
    |vpiFullName:work@slowsymf.o_ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@slowsymf.o_result), line:45:72, endln:45:80
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiName:o_result
    |vpiFullName:work@slowsymf.o_result
    |vpiNetType:48
  |vpiPort:
  \_port: (i_clk), line:45:17, endln:45:22
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowsymf.i_clk.i_clk), line:45:17, endln:45:22
      |vpiParent:
      \_port: (i_clk), line:45:17, endln:45:22
      |vpiName:i_clk
      |vpiFullName:work@slowsymf.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
    |vpiTypedef:
    \_ref_typespec: (work@slowsymf.i_clk)
      |vpiParent:
      \_port: (i_clk), line:45:17, endln:45:22
      |vpiFullName:work@slowsymf.i_clk
      |vpiActual:
      \_logic_typespec: , line:57:8, endln:57:12
  |vpiPort:
  \_port: (i_reset), line:45:24, endln:45:31
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiName:i_reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowsymf.i_reset.i_reset), line:45:24, endln:45:31
      |vpiParent:
      \_port: (i_reset), line:45:24, endln:45:31
      |vpiName:i_reset
      |vpiFullName:work@slowsymf.i_reset.i_reset
      |vpiActual:
      \_logic_net: (work@slowsymf.i_reset), line:45:24, endln:45:31
    |vpiTypedef:
    \_ref_typespec: (work@slowsymf.i_reset)
      |vpiParent:
      \_port: (i_reset), line:45:24, endln:45:31
      |vpiFullName:work@slowsymf.i_reset
      |vpiActual:
      \_logic_typespec: , line:57:8, endln:57:12
  |vpiPort:
  \_port: (i_tap_wr), line:45:33, endln:45:41
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiName:i_tap_wr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowsymf.i_tap_wr.i_tap_wr), line:45:33, endln:45:41
      |vpiParent:
      \_port: (i_tap_wr), line:45:33, endln:45:41
      |vpiName:i_tap_wr
      |vpiFullName:work@slowsymf.i_tap_wr.i_tap_wr
      |vpiActual:
      \_logic_net: (work@slowsymf.i_tap_wr), line:45:33, endln:45:41
    |vpiTypedef:
    \_ref_typespec: (work@slowsymf.i_tap_wr)
      |vpiParent:
      \_port: (i_tap_wr), line:45:33, endln:45:41
      |vpiFullName:work@slowsymf.i_tap_wr
      |vpiActual:
      \_logic_typespec: , line:61:8, endln:61:12
  |vpiPort:
  \_port: (i_tap), line:45:43, endln:45:48
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiName:i_tap
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowsymf.i_tap.i_tap), line:45:43, endln:45:48
      |vpiParent:
      \_port: (i_tap), line:45:43, endln:45:48
      |vpiName:i_tap
      |vpiFullName:work@slowsymf.i_tap.i_tap
      |vpiActual:
      \_logic_net: (work@slowsymf.i_tap), line:45:43, endln:45:48
    |vpiTypedef:
    \_ref_typespec: (work@slowsymf.i_tap)
      |vpiParent:
      \_port: (i_tap), line:45:43, endln:45:48
      |vpiFullName:work@slowsymf.i_tap
      |vpiActual:
      \_logic_typespec: , line:62:8, endln:62:23
  |vpiPort:
  \_port: (i_ce), line:45:50, endln:45:54
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowsymf.i_ce.i_ce), line:45:50, endln:45:54
      |vpiParent:
      \_port: (i_ce), line:45:50, endln:45:54
      |vpiName:i_ce
      |vpiFullName:work@slowsymf.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@slowsymf.i_ce), line:45:50, endln:45:54
    |vpiTypedef:
    \_ref_typespec: (work@slowsymf.i_ce)
      |vpiParent:
      \_port: (i_ce), line:45:50, endln:45:54
      |vpiFullName:work@slowsymf.i_ce
      |vpiActual:
      \_logic_typespec: , line:67:8, endln:67:12
  |vpiPort:
  \_port: (i_sample), line:45:56, endln:45:64
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiName:i_sample
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@slowsymf.i_sample.i_sample), line:45:56, endln:45:64
      |vpiParent:
      \_port: (i_sample), line:45:56, endln:45:64
      |vpiName:i_sample
      |vpiFullName:work@slowsymf.i_sample.i_sample
      |vpiActual:
      \_logic_net: (work@slowsymf.i_sample), line:45:56, endln:45:64
    |vpiTypedef:
    \_ref_typespec: (work@slowsymf.i_sample)
      |vpiParent:
      \_port: (i_sample), line:45:56, endln:45:64
      |vpiFullName:work@slowsymf.i_sample
      |vpiActual:
      \_logic_typespec: , line:68:8, endln:68:23
  |vpiPort:
  \_port: (o_ce), line:45:66, endln:45:70
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiName:o_ce
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@slowsymf.o_ce.o_ce), line:45:66, endln:45:70
      |vpiParent:
      \_port: (o_ce), line:45:66, endln:45:70
      |vpiName:o_ce
      |vpiFullName:work@slowsymf.o_ce.o_ce
      |vpiActual:
      \_logic_net: (work@slowsymf.o_ce), line:45:66, endln:45:70
    |vpiTypedef:
    \_ref_typespec: (work@slowsymf.o_ce)
      |vpiParent:
      \_port: (o_ce), line:45:66, endln:45:70
      |vpiFullName:work@slowsymf.o_ce
      |vpiActual:
      \_logic_typespec: , line:73:9, endln:73:12
  |vpiPort:
  \_port: (o_result), line:45:72, endln:45:80
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiName:o_result
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@slowsymf.o_result.o_result), line:45:72, endln:45:80
      |vpiParent:
      \_port: (o_result), line:45:72, endln:45:80
      |vpiName:o_result
      |vpiFullName:work@slowsymf.o_result.o_result
      |vpiActual:
      \_logic_net: (work@slowsymf.o_result), line:45:72, endln:45:80
    |vpiTypedef:
    \_ref_typespec: (work@slowsymf.o_result)
      |vpiParent:
      \_port: (o_result), line:45:72, endln:45:80
      |vpiFullName:work@slowsymf.o_result
      |vpiActual:
      \_logic_typespec: , line:74:9, endln:74:23
  |vpiProcess:
  \_initial: , line:141:2, endln:141:20
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_assignment: , line:141:10, endln:141:19
      |vpiParent:
      \_initial: , line:141:2, endln:141:20
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:141:18, endln:141:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowsymf.dwidx), line:141:10, endln:141:15
        |vpiParent:
        \_assignment: , line:141:10, endln:141:19
        |vpiName:dwidx
        |vpiFullName:work@slowsymf.dwidx
        |vpiActual:
        \_logic_net: (work@slowsymf.dwidx), line:81:21, endln:81:26
  |vpiProcess:
  \_always: , line:142:2, endln:144:25
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:142:9, endln:142:25
      |vpiParent:
      \_always: , line:142:2, endln:144:25
      |vpiCondition:
      \_operation: , line:142:11, endln:142:24
        |vpiParent:
        \_event_control: , line:142:9, endln:142:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:142:19, endln:142:24
          |vpiParent:
          \_operation: , line:142:11, endln:142:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_if_stmt: , line:143:2, endln:144:25
        |vpiParent:
        \_event_control: , line:142:9, endln:142:25
        |vpiCondition:
        \_ref_obj: (work@slowsymf.i_ce), line:143:6, endln:143:10
          |vpiParent:
          \_event_control: , line:142:9, endln:142:25
          |vpiName:i_ce
          |vpiFullName:work@slowsymf.i_ce
          |vpiActual:
          \_logic_net: (work@slowsymf.i_ce), line:45:50, endln:45:54
        |vpiStmt:
        \_assignment: , line:144:3, endln:144:24
          |vpiParent:
          \_if_stmt: , line:143:2, endln:144:25
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:144:12, endln:144:24
            |vpiParent:
            \_assignment: , line:144:3, endln:144:24
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@slowsymf.dwidx), line:144:12, endln:144:17
              |vpiParent:
              \_operation: , line:144:12, endln:144:24
              |vpiName:dwidx
              |vpiFullName:work@slowsymf.dwidx
              |vpiActual:
              \_logic_net: (work@slowsymf.dwidx), line:81:21, endln:81:26
            |vpiOperand:
            \_constant: , line:144:20, endln:144:24
              |vpiParent:
              \_operation: , line:144:12, endln:144:24
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@slowsymf.dwidx), line:144:3, endln:144:8
            |vpiParent:
            \_assignment: , line:144:3, endln:144:24
            |vpiName:dwidx
            |vpiFullName:work@slowsymf.dwidx
            |vpiActual:
            \_logic_net: (work@slowsymf.dwidx), line:81:21, endln:81:26
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:145:2, endln:147:28
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:145:9, endln:145:25
      |vpiParent:
      \_always: , line:145:2, endln:147:28
      |vpiCondition:
      \_operation: , line:145:11, endln:145:24
        |vpiParent:
        \_event_control: , line:145:9, endln:145:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:145:19, endln:145:24
          |vpiParent:
          \_operation: , line:145:11, endln:145:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_if_stmt: , line:146:2, endln:147:28
        |vpiParent:
        \_event_control: , line:145:9, endln:145:25
        |vpiCondition:
        \_ref_obj: (work@slowsymf.i_ce), line:146:6, endln:146:10
          |vpiParent:
          \_event_control: , line:145:9, endln:145:25
          |vpiName:i_ce
          |vpiFullName:work@slowsymf.i_ce
          |vpiActual:
          \_logic_net: (work@slowsymf.i_ce), line:45:50, endln:45:54
        |vpiStmt:
        \_assignment: , line:147:3, endln:147:27
          |vpiParent:
          \_if_stmt: , line:146:2, endln:147:28
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@slowsymf.i_sample), line:147:19, endln:147:27
            |vpiParent:
            \_assignment: , line:147:3, endln:147:27
            |vpiName:i_sample
            |vpiFullName:work@slowsymf.i_sample
            |vpiActual:
            \_logic_net: (work@slowsymf.i_sample), line:45:56, endln:45:64
          |vpiLhs:
          \_bit_select: (work@slowsymf.dmem1), line:147:3, endln:147:15
            |vpiParent:
            \_assignment: , line:147:3, endln:147:27
            |vpiName:dmem1
            |vpiFullName:work@slowsymf.dmem1
            |vpiIndex:
            \_ref_obj: (work@slowsymf.dwidx), line:147:9, endln:147:14
              |vpiParent:
              \_bit_select: (work@slowsymf.dmem1), line:147:3, endln:147:15
              |vpiName:dwidx
              |vpiFullName:work@slowsymf.dwidx
              |vpiActual:
              \_logic_net: (work@slowsymf.dwidx), line:81:21, endln:81:26
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:148:2, endln:150:30
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:148:9, endln:148:25
      |vpiParent:
      \_always: , line:148:2, endln:150:30
      |vpiCondition:
      \_operation: , line:148:11, endln:148:24
        |vpiParent:
        \_event_control: , line:148:9, endln:148:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:148:19, endln:148:24
          |vpiParent:
          \_operation: , line:148:11, endln:148:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_if_stmt: , line:149:2, endln:150:30
        |vpiParent:
        \_event_control: , line:148:9, endln:148:25
        |vpiCondition:
        \_ref_obj: (work@slowsymf.i_ce), line:149:6, endln:149:10
          |vpiParent:
          \_event_control: , line:148:9, endln:148:25
          |vpiName:i_ce
          |vpiFullName:work@slowsymf.i_ce
          |vpiActual:
          \_logic_net: (work@slowsymf.i_ce), line:45:50, endln:45:54
        |vpiStmt:
        \_assignment: , line:150:3, endln:150:29
          |vpiParent:
          \_if_stmt: , line:149:2, endln:150:30
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@slowsymf.mid_sample), line:150:19, endln:150:29
            |vpiParent:
            \_assignment: , line:150:3, endln:150:29
            |vpiName:mid_sample
            |vpiFullName:work@slowsymf.mid_sample
            |vpiActual:
            \_logic_net: (work@slowsymf.mid_sample), line:86:39, endln:86:49
          |vpiLhs:
          \_bit_select: (work@slowsymf.dmem2), line:150:3, endln:150:15
            |vpiParent:
            \_assignment: , line:150:3, endln:150:29
            |vpiName:dmem2
            |vpiFullName:work@slowsymf.dmem2
            |vpiIndex:
            \_ref_obj: (work@slowsymf.dwidx), line:150:9, endln:150:14
              |vpiParent:
              \_bit_select: (work@slowsymf.dmem2), line:150:3, endln:150:15
              |vpiName:dwidx
              |vpiFullName:work@slowsymf.dwidx
              |vpiActual:
              \_logic_net: (work@slowsymf.dwidx), line:81:21, endln:81:26
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:151:2, endln:155:23
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:151:9, endln:151:25
      |vpiParent:
      \_always: , line:151:2, endln:155:23
      |vpiCondition:
      \_operation: , line:151:11, endln:151:24
        |vpiParent:
        \_event_control: , line:151:9, endln:151:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:151:19, endln:151:24
          |vpiParent:
          \_operation: , line:151:11, endln:151:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_if_else: , line:152:2, endln:155:23
        |vpiParent:
        \_event_control: , line:151:9, endln:151:25
        |vpiCondition:
        \_ref_obj: (work@slowsymf.i_reset), line:152:6, endln:152:13
          |vpiParent:
          \_event_control: , line:151:9, endln:151:25
          |vpiName:i_reset
          |vpiFullName:work@slowsymf.i_reset
          |vpiActual:
          \_logic_net: (work@slowsymf.i_reset), line:45:24, endln:45:31
        |vpiStmt:
        \_assignment: , line:153:3, endln:153:18
          |vpiParent:
          \_if_else: , line:152:2, endln:155:23
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:153:17, endln:153:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@slowsymf.mid_sample), line:153:3, endln:153:13
            |vpiParent:
            \_assignment: , line:153:3, endln:153:18
            |vpiName:mid_sample
            |vpiFullName:work@slowsymf.mid_sample
            |vpiActual:
            \_logic_net: (work@slowsymf.mid_sample), line:86:39, endln:86:49
        |vpiElseStmt:
        \_if_stmt: , line:154:7, endln:155:23
          |vpiParent:
          \_if_else: , line:152:2, endln:155:23
          |vpiCondition:
          \_ref_obj: (work@slowsymf.i_ce), line:154:11, endln:154:15
            |vpiParent:
            \_if_else: , line:152:2, endln:155:23
            |vpiName:i_ce
            |vpiFullName:work@slowsymf.i_ce
            |vpiActual:
            \_logic_net: (work@slowsymf.i_ce), line:45:50, endln:45:54
          |vpiStmt:
          \_assignment: , line:155:3, endln:155:22
            |vpiParent:
            \_if_stmt: , line:154:7, endln:155:23
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@slowsymf.dleft), line:155:17, endln:155:22
              |vpiParent:
              \_assignment: , line:155:3, endln:155:22
              |vpiName:dleft
              |vpiFullName:work@slowsymf.dleft
              |vpiActual:
              \_logic_net: (work@slowsymf.dleft), line:86:24, endln:86:29
            |vpiLhs:
            \_ref_obj: (work@slowsymf.mid_sample), line:155:3, endln:155:13
              |vpiParent:
              \_assignment: , line:155:3, endln:155:22
              |vpiName:mid_sample
              |vpiFullName:work@slowsymf.mid_sample
              |vpiActual:
              \_logic_net: (work@slowsymf.mid_sample), line:86:39, endln:86:49
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:176:2, endln:176:28
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_assignment: , line:176:10, endln:176:27
      |vpiParent:
      \_initial: , line:176:2, endln:176:28
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:176:23, endln:176:27
        |vpiDecompile:4'h0
        |vpiSize:4
        |HEX:0
        |vpiConstType:5
      |vpiLhs:
      \_ref_obj: (work@slowsymf.pre_acc_ce), line:176:10, endln:176:20
        |vpiParent:
        \_assignment: , line:176:10, endln:176:27
        |vpiName:pre_acc_ce
        |vpiFullName:work@slowsymf.pre_acc_ce
        |vpiActual:
        \_logic_net: (work@slowsymf.pre_acc_ce), line:175:12, endln:175:22
  |vpiProcess:
  \_always: , line:177:2, endln:185:25
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:177:9, endln:177:25
      |vpiParent:
      \_always: , line:177:2, endln:185:25
      |vpiCondition:
      \_operation: , line:177:11, endln:177:24
        |vpiParent:
        \_event_control: , line:177:9, endln:177:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:177:19, endln:177:24
          |vpiParent:
          \_operation: , line:177:11, endln:177:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_if_else: , line:178:2, endln:185:25
        |vpiParent:
        \_event_control: , line:177:9, endln:177:25
        |vpiCondition:
        \_ref_obj: (work@slowsymf.i_reset), line:178:6, endln:178:13
          |vpiParent:
          \_event_control: , line:177:9, endln:177:25
          |vpiName:i_reset
          |vpiFullName:work@slowsymf.i_reset
          |vpiActual:
          \_logic_net: (work@slowsymf.i_reset), line:45:24, endln:45:31
        |vpiStmt:
        \_assignment: , line:179:3, endln:179:24
          |vpiParent:
          \_if_else: , line:178:2, endln:185:25
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:179:20, endln:179:24
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_bit_select: (work@slowsymf.pre_acc_ce), line:179:3, endln:179:16
            |vpiParent:
            \_assignment: , line:179:3, endln:179:24
            |vpiName:pre_acc_ce
            |vpiFullName:work@slowsymf.pre_acc_ce
            |vpiIndex:
            \_constant: , line:179:14, endln:179:15
              |vpiParent:
              \_bit_select: (work@slowsymf.pre_acc_ce), line:179:3, endln:179:16
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiElseStmt:
        \_if_else: , line:180:7, endln:185:25
          |vpiParent:
          \_if_else: , line:178:2, endln:185:25
          |vpiCondition:
          \_ref_obj: (work@slowsymf.i_ce), line:180:11, endln:180:15
            |vpiParent:
            \_if_else: , line:178:2, endln:185:25
            |vpiName:i_ce
            |vpiFullName:work@slowsymf.i_ce
            |vpiActual:
            \_logic_net: (work@slowsymf.i_ce), line:45:50, endln:45:54
          |vpiStmt:
          \_assignment: , line:181:3, endln:181:24
            |vpiParent:
            \_if_else: , line:180:7, endln:185:25
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:181:20, endln:181:24
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
            |vpiLhs:
            \_bit_select: (work@slowsymf.pre_acc_ce), line:181:3, endln:181:16
              |vpiParent:
              \_assignment: , line:181:3, endln:181:24
              |vpiName:pre_acc_ce
              |vpiFullName:work@slowsymf.pre_acc_ce
              |vpiIndex:
              \_constant: , line:181:14, endln:181:15
                |vpiParent:
                \_bit_select: (work@slowsymf.pre_acc_ce), line:181:3, endln:181:16
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiElseStmt:
          \_if_else: , line:182:7, endln:185:25
            |vpiParent:
            \_if_else: , line:180:7, endln:185:25
            |vpiCondition:
            \_operation: , line:182:11, endln:182:45
              |vpiParent:
              \_if_else: , line:180:7, endln:185:25
              |vpiOpType:26
              |vpiOperand:
              \_bit_select: (work@slowsymf.pre_acc_ce), line:182:23, endln:182:24
                |vpiParent:
                \_operation: , line:182:11, endln:182:45
                |vpiName:pre_acc_ce
                |vpiFullName:work@slowsymf.pre_acc_ce
                |vpiIndex:
                \_constant: , line:182:23, endln:182:24
                  |vpiParent:
                  \_bit_select: (work@slowsymf.pre_acc_ce), line:182:23, endln:182:24
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
              |vpiOperand:
              \_operation: , line:182:29, endln:182:44
                |vpiParent:
                \_operation: , line:182:11, endln:182:45
                |vpiOpType:3
                |vpiOperand:
                \_ref_obj: (work@slowsymf.last_tap_index), line:182:30, endln:182:44
                  |vpiParent:
                  \_operation: , line:182:29, endln:182:44
                  |vpiName:last_tap_index
                  |vpiFullName:work@slowsymf.last_tap_index
                  |vpiActual:
                  \_logic_net: (work@slowsymf.last_tap_index), line:166:7, endln:166:21
            |vpiStmt:
            \_assignment: , line:183:3, endln:183:24
              |vpiParent:
              \_if_else: , line:182:7, endln:185:25
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:183:20, endln:183:24
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
              |vpiLhs:
              \_bit_select: (work@slowsymf.pre_acc_ce), line:183:3, endln:183:16
                |vpiParent:
                \_assignment: , line:183:3, endln:183:24
                |vpiName:pre_acc_ce
                |vpiFullName:work@slowsymf.pre_acc_ce
                |vpiIndex:
                \_constant: , line:183:14, endln:183:15
                  |vpiParent:
                  \_bit_select: (work@slowsymf.pre_acc_ce), line:183:3, endln:183:16
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiElseStmt:
            \_if_stmt: , line:184:7, endln:185:25
              |vpiParent:
              \_if_else: , line:182:7, endln:185:25
              |vpiCondition:
              \_operation: , line:184:11, endln:184:16
                |vpiParent:
                \_if_else: , line:182:7, endln:185:25
                |vpiOpType:3
                |vpiOperand:
                \_ref_obj: (work@slowsymf.m_ce), line:184:12, endln:184:16
                  |vpiParent:
                  \_operation: , line:184:11, endln:184:16
                  |vpiName:m_ce
                  |vpiFullName:work@slowsymf.m_ce
                  |vpiActual:
                  \_logic_net: (work@slowsymf.m_ce), line:90:6, endln:90:10
              |vpiStmt:
              \_assignment: , line:185:3, endln:185:24
                |vpiParent:
                \_if_stmt: , line:184:7, endln:185:25
                |vpiOpType:82
                |vpiRhs:
                \_constant: , line:185:20, endln:185:24
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_bit_select: (work@slowsymf.pre_acc_ce), line:185:3, endln:185:16
                  |vpiParent:
                  \_assignment: , line:185:3, endln:185:24
                  |vpiName:pre_acc_ce
                  |vpiFullName:work@slowsymf.pre_acc_ce
                  |vpiIndex:
                  \_constant: , line:185:14, endln:185:15
                    |vpiParent:
                    \_bit_select: (work@slowsymf.pre_acc_ce), line:185:3, endln:185:16
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:191:2, endln:196:53
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:191:9, endln:191:25
      |vpiParent:
      \_always: , line:191:2, endln:196:53
      |vpiCondition:
      \_operation: , line:191:11, endln:191:24
        |vpiParent:
        \_event_control: , line:191:9, endln:191:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:191:19, endln:191:24
          |vpiParent:
          \_operation: , line:191:11, endln:191:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_if_else: , line:192:2, endln:196:53
        |vpiParent:
        \_event_control: , line:191:9, endln:191:25
        |vpiCondition:
        \_ref_obj: (work@slowsymf.i_reset), line:192:6, endln:192:13
          |vpiParent:
          \_event_control: , line:191:9, endln:191:25
          |vpiName:i_reset
          |vpiFullName:work@slowsymf.i_reset
          |vpiActual:
          \_logic_net: (work@slowsymf.i_reset), line:45:24, endln:45:31
        |vpiStmt:
        \_assignment: , line:193:3, endln:193:26
          |vpiParent:
          \_if_else: , line:192:2, endln:196:53
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:193:22, endln:193:26
            |vpiDecompile:3'b0
            |vpiSize:3
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_part_select: pre_acc_ce (work@slowsymf.pre_acc_ce), line:193:3, endln:193:18
            |vpiParent:
            \_assignment: , line:193:3, endln:193:26
            |vpiName:pre_acc_ce
            |vpiFullName:work@slowsymf.pre_acc_ce
            |vpiDefName:pre_acc_ce
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:193:14, endln:193:15
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:193:16, endln:193:17
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
        |vpiElseStmt:
        \_assignment: , line:195:3, endln:196:52
          |vpiParent:
          \_if_else: , line:192:2, endln:196:53
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:195:22, endln:196:52
            |vpiParent:
            \_assignment: , line:195:3, endln:196:52
            |vpiOpType:33
            |vpiOperand:
            \_part_select: pre_acc_ce (work@slowsymf.pre_acc_ce), line:195:24, endln:195:39
              |vpiParent:
              \_operation: , line:195:22, endln:196:52
              |vpiName:pre_acc_ce
              |vpiFullName:work@slowsymf.pre_acc_ce
              |vpiDefName:pre_acc_ce
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , line:195:35, endln:195:36
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:195:37, endln:195:38
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiOperand:
            \_operation: , line:196:5, endln:196:49
              |vpiParent:
              \_operation: , line:195:22, endln:196:52
              |vpiOpType:27
              |vpiOperand:
              \_ref_obj: (work@slowsymf.m_ce), line:196:6, endln:196:10
                |vpiParent:
                \_operation: , line:196:5, endln:196:49
                |vpiName:m_ce
                |vpiFullName:work@slowsymf.m_ce
                |vpiActual:
                \_logic_net: (work@slowsymf.m_ce), line:90:6, endln:90:10
              |vpiOperand:
              \_operation: , line:196:14, endln:196:48
                |vpiParent:
                \_operation: , line:196:5, endln:196:49
                |vpiOpType:26
                |vpiOperand:
                \_bit_select: (work@slowsymf.pre_acc_ce), line:196:26, endln:196:27
                  |vpiParent:
                  \_operation: , line:196:14, endln:196:48
                  |vpiName:pre_acc_ce
                  |vpiFullName:work@slowsymf.pre_acc_ce
                  |vpiIndex:
                  \_constant: , line:196:26, endln:196:27
                    |vpiParent:
                    \_bit_select: (work@slowsymf.pre_acc_ce), line:196:26, endln:196:27
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiOperand:
                \_operation: , line:196:32, endln:196:47
                  |vpiParent:
                  \_operation: , line:196:14, endln:196:48
                  |vpiOpType:3
                  |vpiOperand:
                  \_ref_obj: (work@slowsymf.last_tap_index), line:196:33, endln:196:47
                    |vpiParent:
                    \_operation: , line:196:32, endln:196:47
                    |vpiName:last_tap_index
                    |vpiFullName:work@slowsymf.last_tap_index
                    |vpiActual:
                    \_logic_net: (work@slowsymf.last_tap_index), line:166:7, endln:166:21
          |vpiLhs:
          \_part_select: pre_acc_ce (work@slowsymf.pre_acc_ce), line:195:3, endln:195:18
            |vpiParent:
            \_assignment: , line:195:3, endln:196:52
            |vpiName:pre_acc_ce
            |vpiFullName:work@slowsymf.pre_acc_ce
            |vpiDefName:pre_acc_ce
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:195:14, endln:195:15
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:195:16, endln:195:17
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:198:2, endln:198:19
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_assignment: , line:198:10, endln:198:18
      |vpiParent:
      \_initial: , line:198:2, endln:198:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:198:17, endln:198:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowsymf.lidx), line:198:10, endln:198:14
        |vpiParent:
        \_assignment: , line:198:10, endln:198:18
        |vpiName:lidx
        |vpiFullName:work@slowsymf.lidx
        |vpiActual:
        \_logic_net: (work@slowsymf.lidx), line:81:28, endln:81:32
  |vpiProcess:
  \_initial: , line:199:2, endln:199:19
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_assignment: , line:199:10, endln:199:18
      |vpiParent:
      \_initial: , line:199:2, endln:199:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:199:17, endln:199:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowsymf.ridx), line:199:10, endln:199:14
        |vpiParent:
        \_assignment: , line:199:10, endln:199:18
        |vpiName:ridx
        |vpiFullName:work@slowsymf.ridx
        |vpiActual:
        \_logic_net: (work@slowsymf.ridx), line:81:34, endln:81:38
  |vpiProcess:
  \_always: , line:200:2, endln:213:5
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:200:9, endln:200:25
      |vpiParent:
      \_always: , line:200:2, endln:213:5
      |vpiCondition:
      \_operation: , line:200:11, endln:200:24
        |vpiParent:
        \_event_control: , line:200:9, endln:200:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:200:19, endln:200:24
          |vpiParent:
          \_operation: , line:200:11, endln:200:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_if_else: , line:201:2, endln:213:5
        |vpiParent:
        \_event_control: , line:200:9, endln:200:25
        |vpiCondition:
        \_ref_obj: (work@slowsymf.i_reset), line:201:6, endln:201:13
          |vpiParent:
          \_event_control: , line:200:9, endln:200:25
          |vpiName:i_reset
          |vpiFullName:work@slowsymf.i_reset
          |vpiActual:
          \_logic_net: (work@slowsymf.i_reset), line:45:24, endln:45:31
        |vpiStmt:
        \_begin: (work@slowsymf), line:202:2, endln:205:5
          |vpiParent:
          \_if_else: , line:201:2, endln:213:5
          |vpiFullName:work@slowsymf
          |vpiStmt:
          \_assignment: , line:203:3, endln:203:12
            |vpiParent:
            \_begin: (work@slowsymf), line:202:2, endln:205:5
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:203:11, endln:203:12
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@slowsymf.lidx), line:203:3, endln:203:7
              |vpiParent:
              \_assignment: , line:203:3, endln:203:12
              |vpiName:lidx
              |vpiFullName:work@slowsymf.lidx
              |vpiActual:
              \_logic_net: (work@slowsymf.lidx), line:81:28, endln:81:32
          |vpiStmt:
          \_assignment: , line:204:3, endln:204:12
            |vpiParent:
            \_begin: (work@slowsymf), line:202:2, endln:205:5
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:204:11, endln:204:12
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@slowsymf.ridx), line:204:3, endln:204:7
              |vpiParent:
              \_assignment: , line:204:3, endln:204:12
              |vpiName:ridx
              |vpiFullName:work@slowsymf.ridx
              |vpiActual:
              \_logic_net: (work@slowsymf.ridx), line:81:34, endln:81:38
        |vpiElseStmt:
        \_if_else: , line:205:11, endln:213:5
          |vpiParent:
          \_if_else: , line:201:2, endln:213:5
          |vpiCondition:
          \_ref_obj: (work@slowsymf.i_ce), line:205:15, endln:205:19
            |vpiParent:
            \_if_else: , line:201:2, endln:213:5
            |vpiName:i_ce
            |vpiFullName:work@slowsymf.i_ce
            |vpiActual:
            \_logic_net: (work@slowsymf.i_ce), line:45:50, endln:45:54
          |vpiStmt:
          \_begin: (work@slowsymf), line:206:2, endln:209:5
            |vpiParent:
            \_if_else: , line:205:11, endln:213:5
            |vpiFullName:work@slowsymf
            |vpiStmt:
            \_assignment: , line:207:3, endln:207:16
              |vpiParent:
              \_begin: (work@slowsymf), line:206:2, endln:209:5
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@slowsymf.dwidx), line:207:11, endln:207:16
                |vpiParent:
                \_assignment: , line:207:3, endln:207:16
                |vpiName:dwidx
                |vpiFullName:work@slowsymf.dwidx
                |vpiActual:
                \_logic_net: (work@slowsymf.dwidx), line:81:21, endln:81:26
              |vpiLhs:
              \_ref_obj: (work@slowsymf.lidx), line:207:3, endln:207:7
                |vpiParent:
                \_assignment: , line:207:3, endln:207:16
                |vpiName:lidx
                |vpiFullName:work@slowsymf.lidx
                |vpiActual:
                \_logic_net: (work@slowsymf.lidx), line:81:28, endln:81:32
            |vpiStmt:
            \_assignment: , line:208:3, endln:208:41
              |vpiParent:
              \_begin: (work@slowsymf), line:206:2, endln:209:5
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:208:11, endln:208:41
                |vpiParent:
                \_assignment: , line:208:3, endln:208:41
                |vpiOpType:24
                |vpiOperand:
                \_operation: , line:208:11, endln:208:39
                  |vpiParent:
                  \_operation: , line:208:11, endln:208:41
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@slowsymf.dwidx), line:208:11, endln:208:16
                    |vpiParent:
                    \_operation: , line:208:11, endln:208:39
                    |vpiName:dwidx
                    |vpiFullName:work@slowsymf.dwidx
                    |vpiActual:
                    \_logic_net: (work@slowsymf.dwidx), line:81:21, endln:81:26
                  |vpiOperand:
                  \_part_select: HALFTAPS (work@slowsymf.HALFTAPS), line:208:18, endln:208:38
                    |vpiParent:
                    \_operation: , line:208:11, endln:208:39
                    |vpiName:HALFTAPS
                    |vpiFullName:work@slowsymf.HALFTAPS
                    |vpiDefName:HALFTAPS
                    |vpiConstantSelect:1
                    |vpiLeftRange:
                    \_operation: , line:208:27, endln:208:35
                      |vpiParent:
                      \_part_select: HALFTAPS (work@slowsymf.HALFTAPS), line:208:18, endln:208:38
                      |vpiOpType:11
                      |vpiOperand:
                      \_ref_obj: (work@slowsymf.HALFTAPS.LGNMEM), line:208:27, endln:208:33
                        |vpiParent:
                        \_operation: , line:208:27, endln:208:35
                        |vpiName:LGNMEM
                        |vpiFullName:work@slowsymf.HALFTAPS.LGNMEM
                      |vpiOperand:
                      \_constant: , line:208:34, endln:208:35
                        |vpiParent:
                        \_operation: , line:208:27, endln:208:35
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiRightRange:
                    \_constant: , line:208:36, endln:208:37
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                |vpiOperand:
                \_constant: , line:208:40, endln:208:41
                  |vpiParent:
                  \_operation: , line:208:11, endln:208:41
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@slowsymf.ridx), line:208:3, endln:208:7
                |vpiParent:
                \_assignment: , line:208:3, endln:208:41
                |vpiName:ridx
                |vpiFullName:work@slowsymf.ridx
                |vpiActual:
                \_logic_net: (work@slowsymf.ridx), line:81:34, endln:81:38
          |vpiElseStmt:
          \_if_stmt: , line:209:11, endln:213:5
            |vpiParent:
            \_if_else: , line:205:11, endln:213:5
            |vpiCondition:
            \_operation: , line:209:15, endln:209:41
              |vpiParent:
              \_if_else: , line:205:11, endln:213:5
              |vpiOpType:27
              |vpiOperand:
              \_ref_obj: (work@slowsymf.m_ce), line:209:16, endln:209:20
                |vpiParent:
                \_operation: , line:209:15, endln:209:41
                |vpiName:m_ce
                |vpiFullName:work@slowsymf.m_ce
                |vpiActual:
                \_logic_net: (work@slowsymf.m_ce), line:90:6, endln:90:10
              |vpiOperand:
              \_operation: , line:209:24, endln:209:40
                |vpiParent:
                \_operation: , line:209:15, endln:209:41
                |vpiOpType:3
                |vpiOperand:
                \_ref_obj: (work@slowsymf.last_data_index), line:209:25, endln:209:40
                  |vpiParent:
                  \_operation: , line:209:24, endln:209:40
                  |vpiName:last_data_index
                  |vpiFullName:work@slowsymf.last_data_index
                  |vpiActual:
                  \_logic_net: (work@slowsymf.last_data_index), line:166:23, endln:166:38
            |vpiStmt:
            \_begin: (work@slowsymf), line:210:2, endln:213:5
              |vpiParent:
              \_if_stmt: , line:209:11, endln:213:5
              |vpiFullName:work@slowsymf
              |vpiStmt:
              \_assignment: , line:211:3, endln:211:22
                |vpiParent:
                \_begin: (work@slowsymf), line:210:2, endln:213:5
                |vpiOpType:82
                |vpiRhs:
                \_operation: , line:211:11, endln:211:22
                  |vpiParent:
                  \_assignment: , line:211:3, endln:211:22
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@slowsymf.lidx), line:211:11, endln:211:15
                    |vpiParent:
                    \_operation: , line:211:11, endln:211:22
                    |vpiName:lidx
                    |vpiFullName:work@slowsymf.lidx
                    |vpiActual:
                    \_logic_net: (work@slowsymf.lidx), line:81:28, endln:81:32
                  |vpiOperand:
                  \_constant: , line:211:18, endln:211:22
                    |vpiParent:
                    \_operation: , line:211:11, endln:211:22
                    |vpiDecompile:1'b1
                    |vpiSize:1
                    |BIN:1
                    |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@slowsymf.lidx), line:211:3, endln:211:7
                  |vpiParent:
                  \_assignment: , line:211:3, endln:211:22
                  |vpiName:lidx
                  |vpiFullName:work@slowsymf.lidx
                  |vpiActual:
                  \_logic_net: (work@slowsymf.lidx), line:81:28, endln:81:32
              |vpiStmt:
              \_assignment: , line:212:3, endln:212:22
                |vpiParent:
                \_begin: (work@slowsymf), line:210:2, endln:213:5
                |vpiOpType:82
                |vpiRhs:
                \_operation: , line:212:11, endln:212:22
                  |vpiParent:
                  \_assignment: , line:212:3, endln:212:22
                  |vpiOpType:24
                  |vpiOperand:
                  \_ref_obj: (work@slowsymf.ridx), line:212:11, endln:212:15
                    |vpiParent:
                    \_operation: , line:212:11, endln:212:22
                    |vpiName:ridx
                    |vpiFullName:work@slowsymf.ridx
                    |vpiActual:
                    \_logic_net: (work@slowsymf.ridx), line:81:34, endln:81:38
                  |vpiOperand:
                  \_constant: , line:212:18, endln:212:22
                    |vpiParent:
                    \_operation: , line:212:11, endln:212:22
                    |vpiDecompile:1'b1
                    |vpiSize:1
                    |BIN:1
                    |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@slowsymf.ridx), line:212:3, endln:212:7
                  |vpiParent:
                  \_assignment: , line:212:3, endln:212:22
                  |vpiName:ridx
                  |vpiFullName:work@slowsymf.ridx
                  |vpiActual:
                  \_logic_net: (work@slowsymf.ridx), line:81:34, endln:81:38
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:216:2, endln:216:19
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_assignment: , line:216:10, endln:216:18
      |vpiParent:
      \_initial: , line:216:2, endln:216:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:216:17, endln:216:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowsymf.tidx), line:216:10, endln:216:14
        |vpiParent:
        \_assignment: , line:216:10, endln:216:18
        |vpiName:tidx
        |vpiFullName:work@slowsymf.tidx
        |vpiActual:
        \_logic_net: (work@slowsymf.tidx), line:82:21, endln:82:25
  |vpiProcess:
  \_always: , line:217:2, endln:223:23
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:217:9, endln:217:25
      |vpiParent:
      \_always: , line:217:2, endln:223:23
      |vpiCondition:
      \_operation: , line:217:11, endln:217:24
        |vpiParent:
        \_event_control: , line:217:9, endln:217:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:217:19, endln:217:24
          |vpiParent:
          \_operation: , line:217:11, endln:217:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_if_else: , line:218:2, endln:223:23
        |vpiParent:
        \_event_control: , line:217:9, endln:217:25
        |vpiCondition:
        \_ref_obj: (work@slowsymf.i_reset), line:218:6, endln:218:13
          |vpiParent:
          \_event_control: , line:217:9, endln:217:25
          |vpiName:i_reset
          |vpiFullName:work@slowsymf.i_reset
          |vpiActual:
          \_logic_net: (work@slowsymf.i_reset), line:45:24, endln:45:31
        |vpiStmt:
        \_assignment: , line:219:3, endln:219:12
          |vpiParent:
          \_if_else: , line:218:2, endln:223:23
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:219:11, endln:219:12
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@slowsymf.tidx), line:219:3, endln:219:7
            |vpiParent:
            \_assignment: , line:219:3, endln:219:12
            |vpiName:tidx
            |vpiFullName:work@slowsymf.tidx
            |vpiActual:
            \_logic_net: (work@slowsymf.tidx), line:82:21, endln:82:25
        |vpiElseStmt:
        \_if_else: , line:220:7, endln:223:23
          |vpiParent:
          \_if_else: , line:218:2, endln:223:23
          |vpiCondition:
          \_ref_obj: (work@slowsymf.m_ce), line:220:11, endln:220:15
            |vpiParent:
            \_if_else: , line:218:2, endln:223:23
            |vpiName:m_ce
            |vpiFullName:work@slowsymf.m_ce
            |vpiActual:
            \_logic_net: (work@slowsymf.m_ce), line:90:6, endln:90:10
          |vpiStmt:
          \_assignment: , line:221:3, endln:221:12
            |vpiParent:
            \_if_else: , line:220:7, endln:223:23
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:221:11, endln:221:12
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@slowsymf.tidx), line:221:3, endln:221:7
              |vpiParent:
              \_assignment: , line:221:3, endln:221:12
              |vpiName:tidx
              |vpiFullName:work@slowsymf.tidx
              |vpiActual:
              \_logic_net: (work@slowsymf.tidx), line:82:21, endln:82:25
          |vpiElseStmt:
          \_if_stmt: , line:222:7, endln:223:23
            |vpiParent:
            \_if_else: , line:220:7, endln:223:23
            |vpiCondition:
            \_operation: , line:222:11, endln:222:26
              |vpiParent:
              \_if_else: , line:220:7, endln:223:23
              |vpiOpType:3
              |vpiOperand:
              \_ref_obj: (work@slowsymf.last_tap_index), line:222:12, endln:222:26
                |vpiParent:
                \_operation: , line:222:11, endln:222:26
                |vpiName:last_tap_index
                |vpiFullName:work@slowsymf.last_tap_index
                |vpiActual:
                \_logic_net: (work@slowsymf.last_tap_index), line:166:7, endln:166:21
            |vpiStmt:
            \_assignment: , line:223:3, endln:223:22
              |vpiParent:
              \_if_stmt: , line:222:7, endln:223:23
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:223:11, endln:223:22
                |vpiParent:
                \_assignment: , line:223:3, endln:223:22
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@slowsymf.tidx), line:223:11, endln:223:15
                  |vpiParent:
                  \_operation: , line:223:11, endln:223:22
                  |vpiName:tidx
                  |vpiFullName:work@slowsymf.tidx
                  |vpiActual:
                  \_logic_net: (work@slowsymf.tidx), line:82:21, endln:82:25
                |vpiOperand:
                \_constant: , line:223:18, endln:223:22
                  |vpiParent:
                  \_operation: , line:223:11, endln:223:22
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@slowsymf.tidx), line:223:3, endln:223:7
                |vpiParent:
                \_assignment: , line:223:3, endln:223:22
                |vpiName:tidx
                |vpiFullName:work@slowsymf.tidx
                |vpiActual:
                \_logic_net: (work@slowsymf.tidx), line:82:21, endln:82:25
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:233:2, endln:233:22
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_assignment: , line:233:10, endln:233:21
      |vpiParent:
      \_initial: , line:233:2, endln:233:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:233:17, endln:233:21
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiLhs:
      \_ref_obj: (work@slowsymf.m_ce), line:233:10, endln:233:14
        |vpiParent:
        \_assignment: , line:233:10, endln:233:21
        |vpiName:m_ce
        |vpiFullName:work@slowsymf.m_ce
        |vpiActual:
        \_logic_net: (work@slowsymf.m_ce), line:90:6, endln:90:10
  |vpiProcess:
  \_always: , line:234:2, endln:235:30
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:234:9, endln:234:25
      |vpiParent:
      \_always: , line:234:2, endln:235:30
      |vpiCondition:
      \_operation: , line:234:11, endln:234:24
        |vpiParent:
        \_event_control: , line:234:9, endln:234:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:234:19, endln:234:24
          |vpiParent:
          \_operation: , line:234:11, endln:234:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_assignment: , line:235:3, endln:235:29
        |vpiParent:
        \_event_control: , line:234:9, endln:234:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:235:11, endln:235:29
          |vpiParent:
          \_assignment: , line:235:3, endln:235:29
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@slowsymf.i_ce), line:235:12, endln:235:16
            |vpiParent:
            \_operation: , line:235:11, endln:235:29
            |vpiName:i_ce
            |vpiFullName:work@slowsymf.i_ce
            |vpiActual:
            \_logic_net: (work@slowsymf.i_ce), line:45:50, endln:45:54
          |vpiOperand:
          \_operation: , line:235:20, endln:235:28
            |vpiParent:
            \_operation: , line:235:11, endln:235:29
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@slowsymf.i_reset), line:235:21, endln:235:28
              |vpiParent:
              \_operation: , line:235:20, endln:235:28
              |vpiName:i_reset
              |vpiFullName:work@slowsymf.i_reset
              |vpiActual:
              \_logic_net: (work@slowsymf.i_reset), line:45:24, endln:45:31
        |vpiLhs:
        \_ref_obj: (work@slowsymf.m_ce), line:235:3, endln:235:7
          |vpiParent:
          \_assignment: , line:235:3, endln:235:29
          |vpiName:m_ce
          |vpiFullName:work@slowsymf.m_ce
          |vpiActual:
          \_logic_net: (work@slowsymf.m_ce), line:90:6, endln:90:10
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:237:2, endln:237:21
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_assignment: , line:237:10, endln:237:20
      |vpiParent:
      \_initial: , line:237:2, endln:237:21
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:237:19, endln:237:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowsymf.dleft), line:237:10, endln:237:15
        |vpiParent:
        \_assignment: , line:237:10, endln:237:20
        |vpiName:dleft
        |vpiFullName:work@slowsymf.dleft
        |vpiActual:
        \_logic_net: (work@slowsymf.dleft), line:86:24, endln:86:29
  |vpiProcess:
  \_initial: , line:238:2, endln:238:21
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_assignment: , line:238:10, endln:238:20
      |vpiParent:
      \_initial: , line:238:2, endln:238:21
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:238:19, endln:238:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowsymf.dright), line:238:10, endln:238:16
        |vpiParent:
        \_assignment: , line:238:10, endln:238:20
        |vpiName:dright
        |vpiFullName:work@slowsymf.dright
        |vpiActual:
        \_logic_net: (work@slowsymf.dright), line:86:31, endln:86:37
  |vpiProcess:
  \_always: , line:239:2, endln:245:5
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:239:9, endln:239:25
      |vpiParent:
      \_always: , line:239:2, endln:245:5
      |vpiCondition:
      \_operation: , line:239:11, endln:239:24
        |vpiParent:
        \_event_control: , line:239:9, endln:239:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:239:19, endln:239:24
          |vpiParent:
          \_operation: , line:239:11, endln:239:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_begin: (work@slowsymf), line:240:2, endln:245:5
        |vpiParent:
        \_event_control: , line:239:9, endln:239:25
        |vpiFullName:work@slowsymf
        |vpiStmt:
        \_assignment: , line:243:3, endln:243:24
          |vpiParent:
          \_begin: (work@slowsymf), line:240:2, endln:245:5
          |vpiOpType:82
          |vpiRhs:
          \_bit_select: (work@slowsymf.dmem1), line:243:19, endln:243:23
            |vpiParent:
            \_assignment: , line:243:3, endln:243:24
            |vpiName:dmem1
            |vpiFullName:work@slowsymf.dmem1
            |vpiIndex:
            \_ref_obj: (work@slowsymf.lidx), line:243:19, endln:243:23
              |vpiParent:
              \_bit_select: (work@slowsymf.dmem1), line:243:19, endln:243:23
              |vpiName:lidx
              |vpiFullName:work@slowsymf.lidx
              |vpiActual:
              \_logic_net: (work@slowsymf.lidx), line:81:28, endln:81:32
          |vpiLhs:
          \_ref_obj: (work@slowsymf.dleft), line:243:3, endln:243:8
            |vpiParent:
            \_assignment: , line:243:3, endln:243:24
            |vpiName:dleft
            |vpiFullName:work@slowsymf.dleft
            |vpiActual:
            \_logic_net: (work@slowsymf.dleft), line:86:24, endln:86:29
        |vpiStmt:
        \_assignment: , line:244:3, endln:244:24
          |vpiParent:
          \_begin: (work@slowsymf), line:240:2, endln:245:5
          |vpiOpType:82
          |vpiRhs:
          \_bit_select: (work@slowsymf.dmem2), line:244:19, endln:244:23
            |vpiParent:
            \_assignment: , line:244:3, endln:244:24
            |vpiName:dmem2
            |vpiFullName:work@slowsymf.dmem2
            |vpiIndex:
            \_ref_obj: (work@slowsymf.ridx), line:244:19, endln:244:23
              |vpiParent:
              \_bit_select: (work@slowsymf.dmem2), line:244:19, endln:244:23
              |vpiName:ridx
              |vpiFullName:work@slowsymf.ridx
              |vpiActual:
              \_logic_net: (work@slowsymf.ridx), line:81:34, endln:81:38
          |vpiLhs:
          \_ref_obj: (work@slowsymf.dright), line:244:3, endln:244:9
            |vpiParent:
            \_assignment: , line:244:3, endln:244:24
            |vpiName:dright
            |vpiFullName:work@slowsymf.dright
            |vpiActual:
            \_logic_net: (work@slowsymf.dright), line:86:31, endln:86:37
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:251:2, endln:251:19
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_assignment: , line:251:10, endln:251:18
      |vpiParent:
      \_initial: , line:251:2, endln:251:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:251:17, endln:251:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowsymf.d_ce), line:251:10, endln:251:14
        |vpiParent:
        \_assignment: , line:251:10, endln:251:18
        |vpiName:d_ce
        |vpiFullName:work@slowsymf.d_ce
        |vpiActual:
        \_logic_net: (work@slowsymf.d_ce), line:90:12, endln:90:16
  |vpiProcess:
  \_always: , line:252:2, endln:253:30
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:252:9, endln:252:25
      |vpiParent:
      \_always: , line:252:2, endln:253:30
      |vpiCondition:
      \_operation: , line:252:11, endln:252:24
        |vpiParent:
        \_event_control: , line:252:9, endln:252:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:252:19, endln:252:24
          |vpiParent:
          \_operation: , line:252:11, endln:252:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_assignment: , line:253:3, endln:253:29
        |vpiParent:
        \_event_control: , line:252:9, endln:252:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:253:11, endln:253:29
          |vpiParent:
          \_assignment: , line:253:3, endln:253:29
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@slowsymf.m_ce), line:253:12, endln:253:16
            |vpiParent:
            \_operation: , line:253:11, endln:253:29
            |vpiName:m_ce
            |vpiFullName:work@slowsymf.m_ce
            |vpiActual:
            \_logic_net: (work@slowsymf.m_ce), line:90:6, endln:90:10
          |vpiOperand:
          \_operation: , line:253:20, endln:253:28
            |vpiParent:
            \_operation: , line:253:11, endln:253:29
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@slowsymf.i_reset), line:253:21, endln:253:28
              |vpiParent:
              \_operation: , line:253:20, endln:253:28
              |vpiName:i_reset
              |vpiFullName:work@slowsymf.i_reset
              |vpiActual:
              \_logic_net: (work@slowsymf.i_reset), line:45:24, endln:45:31
        |vpiLhs:
        \_ref_obj: (work@slowsymf.d_ce), line:253:3, endln:253:7
          |vpiParent:
          \_assignment: , line:253:3, endln:253:29
          |vpiName:d_ce
          |vpiFullName:work@slowsymf.d_ce
          |vpiActual:
          \_logic_net: (work@slowsymf.d_ce), line:90:12, endln:90:16
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:255:2, endln:255:18
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_assignment: , line:255:10, endln:255:17
      |vpiParent:
      \_initial: , line:255:2, endln:255:18
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:255:16, endln:255:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowsymf.tap), line:255:10, endln:255:13
        |vpiParent:
        \_assignment: , line:255:10, endln:255:17
        |vpiName:tap
        |vpiFullName:work@slowsymf.tap
        |vpiActual:
        \_logic_net: (work@slowsymf.tap), line:79:24, endln:79:27
  |vpiProcess:
  \_always: , line:256:2, endln:257:38
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:256:9, endln:256:25
      |vpiParent:
      \_always: , line:256:2, endln:257:38
      |vpiCondition:
      \_operation: , line:256:11, endln:256:24
        |vpiParent:
        \_event_control: , line:256:9, endln:256:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:256:19, endln:256:24
          |vpiParent:
          \_operation: , line:256:11, endln:256:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_assignment: , line:257:3, endln:257:37
        |vpiParent:
        \_event_control: , line:256:9, endln:256:25
        |vpiOpType:82
        |vpiRhs:
        \_bit_select: (work@slowsymf.tapmem), line:257:17, endln:257:36
          |vpiParent:
          \_assignment: , line:257:3, endln:257:37
          |vpiName:tapmem
          |vpiFullName:work@slowsymf.tapmem
          |vpiIndex:
          \_part_select: tidx (work@slowsymf.tapmem.tidx), line:257:17, endln:257:36
            |vpiParent:
            \_bit_select: (work@slowsymf.tapmem), line:257:17, endln:257:36
            |vpiName:tidx
            |vpiFullName:work@slowsymf.tapmem.tidx
            |vpiDefName:tidx
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_operation: , line:257:23, endln:257:32
              |vpiParent:
              \_part_select: tidx (work@slowsymf.tapmem.tidx), line:257:17, endln:257:36
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@slowsymf.tapmem.tidx.LGNTAPS), line:257:23, endln:257:30
                |vpiParent:
                \_operation: , line:257:23, endln:257:32
                |vpiName:LGNTAPS
                |vpiFullName:work@slowsymf.tapmem.tidx.LGNTAPS
              |vpiOperand:
              \_constant: , line:257:31, endln:257:32
                |vpiParent:
                \_operation: , line:257:23, endln:257:32
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:257:34, endln:257:35
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@slowsymf.tap), line:257:3, endln:257:6
          |vpiParent:
          \_assignment: , line:257:3, endln:257:37
          |vpiName:tap
          |vpiFullName:work@slowsymf.tap
          |vpiActual:
          \_logic_net: (work@slowsymf.tap), line:79:24, endln:79:27
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:259:2, endln:259:19
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_assignment: , line:259:10, endln:259:18
      |vpiParent:
      \_initial: , line:259:2, endln:259:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:259:17, endln:259:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowsymf.dsum), line:259:10, endln:259:14
        |vpiParent:
        \_assignment: , line:259:10, endln:259:18
        |vpiName:dsum
        |vpiFullName:work@slowsymf.dsum
        |vpiActual:
        \_logic_net: (work@slowsymf.dsum), line:87:20, endln:87:24
  |vpiProcess:
  \_always: , line:260:2, endln:264:28
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:260:9, endln:260:25
      |vpiParent:
      \_always: , line:260:2, endln:264:28
      |vpiCondition:
      \_operation: , line:260:11, endln:260:24
        |vpiParent:
        \_event_control: , line:260:9, endln:260:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:260:19, endln:260:24
          |vpiParent:
          \_operation: , line:260:11, endln:260:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_if_else: , line:261:2, endln:264:28
        |vpiParent:
        \_event_control: , line:260:9, endln:260:25
        |vpiCondition:
        \_ref_obj: (work@slowsymf.i_reset), line:261:6, endln:261:13
          |vpiParent:
          \_event_control: , line:260:9, endln:260:25
          |vpiName:i_reset
          |vpiFullName:work@slowsymf.i_reset
          |vpiActual:
          \_logic_net: (work@slowsymf.i_reset), line:45:24, endln:45:31
        |vpiStmt:
        \_assignment: , line:262:3, endln:262:12
          |vpiParent:
          \_if_else: , line:261:2, endln:264:28
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:262:11, endln:262:12
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@slowsymf.dsum), line:262:3, endln:262:7
            |vpiParent:
            \_assignment: , line:262:3, endln:262:12
            |vpiName:dsum
            |vpiFullName:work@slowsymf.dsum
            |vpiActual:
            \_logic_net: (work@slowsymf.dsum), line:87:20, endln:87:24
        |vpiElseStmt:
        \_assignment: , line:264:3, endln:264:27
          |vpiParent:
          \_if_else: , line:261:2, endln:264:28
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:264:13, endln:264:27
            |vpiParent:
            \_assignment: , line:264:3, endln:264:27
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@slowsymf.dleft), line:264:13, endln:264:18
              |vpiParent:
              \_operation: , line:264:13, endln:264:27
              |vpiName:dleft
              |vpiFullName:work@slowsymf.dleft
              |vpiActual:
              \_logic_net: (work@slowsymf.dleft), line:86:24, endln:86:29
            |vpiOperand:
            \_ref_obj: (work@slowsymf.dright), line:264:21, endln:264:27
              |vpiParent:
              \_operation: , line:264:13, endln:264:27
              |vpiName:dright
              |vpiFullName:work@slowsymf.dright
              |vpiActual:
              \_logic_net: (work@slowsymf.dright), line:86:31, endln:86:37
          |vpiLhs:
          \_ref_obj: (work@slowsymf.dsum), line:264:3, endln:264:7
            |vpiParent:
            \_assignment: , line:264:3, endln:264:27
            |vpiName:dsum
            |vpiFullName:work@slowsymf.dsum
            |vpiActual:
            \_logic_net: (work@slowsymf.dsum), line:87:20, endln:87:24
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:267:2, endln:267:19
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_assignment: , line:267:10, endln:267:18
      |vpiParent:
      \_initial: , line:267:2, endln:267:19
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:267:17, endln:267:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowsymf.s_ce), line:267:10, endln:267:14
        |vpiParent:
        \_assignment: , line:267:10, endln:267:18
        |vpiName:s_ce
        |vpiFullName:work@slowsymf.s_ce
        |vpiActual:
        \_logic_net: (work@slowsymf.s_ce), line:90:18, endln:90:22
  |vpiProcess:
  \_always: , line:268:2, endln:269:30
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:268:9, endln:268:25
      |vpiParent:
      \_always: , line:268:2, endln:269:30
      |vpiCondition:
      \_operation: , line:268:11, endln:268:24
        |vpiParent:
        \_event_control: , line:268:9, endln:268:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:268:19, endln:268:24
          |vpiParent:
          \_operation: , line:268:11, endln:268:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_assignment: , line:269:3, endln:269:29
        |vpiParent:
        \_event_control: , line:268:9, endln:268:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:269:11, endln:269:29
          |vpiParent:
          \_assignment: , line:269:3, endln:269:29
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@slowsymf.d_ce), line:269:12, endln:269:16
            |vpiParent:
            \_operation: , line:269:11, endln:269:29
            |vpiName:d_ce
            |vpiFullName:work@slowsymf.d_ce
            |vpiActual:
            \_logic_net: (work@slowsymf.d_ce), line:90:12, endln:90:16
          |vpiOperand:
          \_operation: , line:269:20, endln:269:28
            |vpiParent:
            \_operation: , line:269:11, endln:269:29
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@slowsymf.i_reset), line:269:21, endln:269:28
              |vpiParent:
              \_operation: , line:269:20, endln:269:28
              |vpiName:i_reset
              |vpiFullName:work@slowsymf.i_reset
              |vpiActual:
              \_logic_net: (work@slowsymf.i_reset), line:45:24, endln:45:31
        |vpiLhs:
        \_ref_obj: (work@slowsymf.s_ce), line:269:3, endln:269:7
          |vpiParent:
          \_assignment: , line:269:3, endln:269:29
          |vpiName:s_ce
          |vpiFullName:work@slowsymf.s_ce
          |vpiActual:
          \_logic_net: (work@slowsymf.s_ce), line:90:18, endln:90:22
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:274:2, endln:274:22
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_assignment: , line:274:10, endln:274:21
      |vpiParent:
      \_initial: , line:274:2, endln:274:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:274:20, endln:274:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowsymf.product), line:274:10, endln:274:17
        |vpiParent:
        \_assignment: , line:274:10, endln:274:21
        |vpiName:product
        |vpiFullName:work@slowsymf.product
        |vpiActual:
        \_logic_net: (work@slowsymf.product), line:93:27, endln:93:34
  |vpiProcess:
  \_always: , line:275:2, endln:276:25
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:275:9, endln:275:25
      |vpiParent:
      \_always: , line:275:2, endln:276:25
      |vpiCondition:
      \_operation: , line:275:11, endln:275:24
        |vpiParent:
        \_event_control: , line:275:9, endln:275:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:275:19, endln:275:24
          |vpiParent:
          \_operation: , line:275:11, endln:275:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_assignment: , line:276:3, endln:276:24
        |vpiParent:
        \_event_control: , line:275:9, endln:275:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:276:14, endln:276:24
          |vpiParent:
          \_assignment: , line:276:3, endln:276:24
          |vpiOpType:25
          |vpiOperand:
          \_ref_obj: (work@slowsymf.tap), line:276:14, endln:276:17
            |vpiParent:
            \_operation: , line:276:14, endln:276:24
            |vpiName:tap
            |vpiFullName:work@slowsymf.tap
            |vpiActual:
            \_logic_net: (work@slowsymf.tap), line:79:24, endln:79:27
          |vpiOperand:
          \_ref_obj: (work@slowsymf.dsum), line:276:20, endln:276:24
            |vpiParent:
            \_operation: , line:276:14, endln:276:24
            |vpiName:dsum
            |vpiFullName:work@slowsymf.dsum
            |vpiActual:
            \_logic_net: (work@slowsymf.dsum), line:87:20, endln:87:24
        |vpiLhs:
        \_ref_obj: (work@slowsymf.product), line:276:3, endln:276:10
          |vpiParent:
          \_assignment: , line:276:3, endln:276:24
          |vpiName:product
          |vpiFullName:work@slowsymf.product
          |vpiActual:
          \_logic_net: (work@slowsymf.product), line:93:27, endln:93:34
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:279:2, endln:279:22
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_assignment: , line:279:10, endln:279:21
      |vpiParent:
      \_initial: , line:279:2, endln:279:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:279:20, endln:279:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowsymf.midprod), line:279:10, endln:279:17
        |vpiParent:
        \_assignment: , line:279:10, endln:279:21
        |vpiName:midprod
        |vpiFullName:work@slowsymf.midprod
        |vpiActual:
        \_logic_net: (work@slowsymf.midprod), line:278:15, endln:278:22
  |vpiProcess:
  \_always: , line:280:2, endln:286:49
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:280:9, endln:280:25
      |vpiParent:
      \_always: , line:280:2, endln:286:49
      |vpiCondition:
      \_operation: , line:280:11, endln:280:24
        |vpiParent:
        \_event_control: , line:280:9, endln:280:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:280:19, endln:280:24
          |vpiParent:
          \_operation: , line:280:11, endln:280:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_if_else: , line:281:2, endln:286:49
        |vpiParent:
        \_event_control: , line:280:9, endln:280:25
        |vpiCondition:
        \_ref_obj: (work@slowsymf.i_reset), line:281:6, endln:281:13
          |vpiParent:
          \_event_control: , line:280:9, endln:280:25
          |vpiName:i_reset
          |vpiFullName:work@slowsymf.i_reset
          |vpiActual:
          \_logic_net: (work@slowsymf.i_reset), line:45:24, endln:45:31
        |vpiStmt:
        \_assignment: , line:282:3, endln:282:15
          |vpiParent:
          \_if_else: , line:281:2, endln:286:49
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:282:14, endln:282:15
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@slowsymf.midprod), line:282:3, endln:282:10
            |vpiParent:
            \_assignment: , line:282:3, endln:282:15
            |vpiName:midprod
            |vpiFullName:work@slowsymf.midprod
            |vpiActual:
            \_logic_net: (work@slowsymf.midprod), line:278:15, endln:278:22
        |vpiElseStmt:
        \_if_stmt: , line:283:7, endln:286:49
          |vpiParent:
          \_if_else: , line:281:2, endln:286:49
          |vpiCondition:
          \_ref_obj: (work@slowsymf.m_ce), line:283:11, endln:283:15
            |vpiParent:
            \_if_else: , line:281:2, endln:286:49
            |vpiName:m_ce
            |vpiFullName:work@slowsymf.m_ce
            |vpiActual:
            \_logic_net: (work@slowsymf.m_ce), line:90:6, endln:90:10
          |vpiStmt:
          \_assignment: , line:284:3, endln:286:48
            |vpiParent:
            \_if_stmt: , line:283:7, endln:286:49
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:284:14, endln:286:48
              |vpiParent:
              \_assignment: , line:284:3, endln:286:48
              |vpiOpType:11
              |vpiOperand:
              \_operation: , line:284:14, endln:285:33
                |vpiParent:
                \_operation: , line:284:14, endln:286:48
                |vpiOpType:33
                |vpiOperand:
                \_operation: , line:284:16, endln:284:48
                  |vpiParent:
                  \_operation: , line:284:14, endln:285:33
                  |vpiOpType:34
                  |vpiOperand:
                  \_operation: , line:284:18, endln:284:28
                    |vpiParent:
                    \_operation: , line:284:16, endln:284:48
                    |vpiOpType:24
                    |vpiOperand:
                    \_operation: , line:284:18, endln:284:26
                      |vpiParent:
                      \_operation: , line:284:18, endln:284:28
                      |vpiOpType:11
                      |vpiOperand:
                      \_operation: , line:284:18, endln:284:23
                        |vpiParent:
                        \_operation: , line:284:18, endln:284:26
                        |vpiOpType:11
                        |vpiOperand:
                        \_ref_obj: (work@slowsymf.OW), line:284:18, endln:284:20
                          |vpiParent:
                          \_operation: , line:284:18, endln:284:23
                          |vpiName:OW
                          |vpiFullName:work@slowsymf.OW
                        |vpiOperand:
                        \_ref_obj: (work@slowsymf.IW), line:284:21, endln:284:23
                          |vpiParent:
                          \_operation: , line:284:18, endln:284:23
                          |vpiName:IW
                          |vpiFullName:work@slowsymf.IW
                      |vpiOperand:
                      \_ref_obj: (work@slowsymf.TW), line:284:24, endln:284:26
                        |vpiParent:
                        \_operation: , line:284:18, endln:284:26
                        |vpiName:TW
                        |vpiFullName:work@slowsymf.TW
                    |vpiOperand:
                    \_constant: , line:284:27, endln:284:28
                      |vpiParent:
                      \_operation: , line:284:18, endln:284:28
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiOperand:
                  \_operation: , line:284:29, endln:284:47
                    |vpiParent:
                    \_operation: , line:284:16, endln:284:48
                    |vpiOpType:33
                    |vpiOperand:
                    \_bit_select: (work@slowsymf.mid_sample), line:284:41, endln:284:45
                      |vpiParent:
                      \_operation: , line:284:29, endln:284:47
                      |vpiName:mid_sample
                      |vpiFullName:work@slowsymf.mid_sample
                      |vpiIndex:
                      \_operation: , line:284:41, endln:284:45
                        |vpiParent:
                        \_bit_select: (work@slowsymf.mid_sample), line:284:41, endln:284:45
                        |vpiOpType:11
                        |vpiOperand:
                        \_ref_obj: (work@slowsymf.mid_sample.IW), line:284:41, endln:284:43
                          |vpiParent:
                          \_operation: , line:284:41, endln:284:45
                          |vpiName:IW
                          |vpiFullName:work@slowsymf.mid_sample.IW
                        |vpiOperand:
                        \_constant: , line:284:44, endln:284:45
                          |vpiParent:
                          \_operation: , line:284:41, endln:284:45
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                |vpiOperand:
                \_ref_obj: (work@slowsymf.mid_sample), line:285:6, endln:285:16
                  |vpiParent:
                  \_operation: , line:284:14, endln:285:33
                  |vpiName:mid_sample
                  |vpiFullName:work@slowsymf.mid_sample
                  |vpiActual:
                  \_logic_net: (work@slowsymf.mid_sample), line:86:39, endln:86:49
                |vpiOperand:
                \_operation: , line:285:18, endln:285:32
                  |vpiParent:
                  \_operation: , line:284:14, endln:285:33
                  |vpiOpType:34
                  |vpiOperand:
                  \_operation: , line:285:20, endln:285:24
                    |vpiParent:
                    \_operation: , line:285:18, endln:285:32
                    |vpiOpType:11
                    |vpiOperand:
                    \_ref_obj: (work@slowsymf.TW), line:285:20, endln:285:22
                      |vpiParent:
                      \_operation: , line:285:20, endln:285:24
                      |vpiName:TW
                      |vpiFullName:work@slowsymf.TW
                    |vpiOperand:
                    \_constant: , line:285:23, endln:285:24
                      |vpiParent:
                      \_operation: , line:285:20, endln:285:24
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiOperand:
                  \_operation: , line:285:25, endln:285:31
                    |vpiParent:
                    \_operation: , line:285:18, endln:285:32
                    |vpiOpType:33
                    |vpiOperand:
                    \_constant: , line:285:26, endln:285:30
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
              |vpiOperand:
              \_operation: , line:286:7, endln:286:48
                |vpiParent:
                \_operation: , line:284:14, endln:286:48
                |vpiOpType:33
                |vpiOperand:
                \_operation: , line:286:8, endln:286:35
                  |vpiParent:
                  \_operation: , line:286:7, endln:286:48
                  |vpiOpType:34
                  |vpiOperand:
                  \_operation: , line:286:10, endln:286:15
                    |vpiParent:
                    \_operation: , line:286:8, endln:286:35
                    |vpiOpType:11
                    |vpiOperand:
                    \_ref_obj: (work@slowsymf.OW), line:286:10, endln:286:12
                      |vpiParent:
                      \_operation: , line:286:10, endln:286:15
                      |vpiName:OW
                      |vpiFullName:work@slowsymf.OW
                    |vpiOperand:
                    \_ref_obj: (work@slowsymf.IW), line:286:13, endln:286:15
                      |vpiParent:
                      \_operation: , line:286:10, endln:286:15
                      |vpiName:IW
                      |vpiFullName:work@slowsymf.IW
                  |vpiOperand:
                  \_operation: , line:286:16, endln:286:34
                    |vpiParent:
                    \_operation: , line:286:8, endln:286:35
                    |vpiOpType:33
                    |vpiOperand:
                    \_bit_select: (work@slowsymf.mid_sample), line:286:28, endln:286:32
                      |vpiParent:
                      \_operation: , line:286:16, endln:286:34
                      |vpiName:mid_sample
                      |vpiFullName:work@slowsymf.mid_sample
                      |vpiIndex:
                      \_operation: , line:286:28, endln:286:32
                        |vpiParent:
                        \_bit_select: (work@slowsymf.mid_sample), line:286:28, endln:286:32
                        |vpiOpType:11
                        |vpiOperand:
                        \_ref_obj: (work@slowsymf.mid_sample.IW), line:286:28, endln:286:30
                          |vpiParent:
                          \_operation: , line:286:28, endln:286:32
                          |vpiName:IW
                          |vpiFullName:work@slowsymf.mid_sample.IW
                        |vpiOperand:
                        \_constant: , line:286:31, endln:286:32
                          |vpiParent:
                          \_operation: , line:286:28, endln:286:32
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                |vpiOperand:
                \_ref_obj: (work@slowsymf.mid_sample), line:286:37, endln:286:47
                  |vpiParent:
                  \_operation: , line:286:7, endln:286:48
                  |vpiName:mid_sample
                  |vpiFullName:work@slowsymf.mid_sample
                  |vpiActual:
                  \_logic_net: (work@slowsymf.mid_sample), line:86:39, endln:86:49
            |vpiLhs:
            \_ref_obj: (work@slowsymf.midprod), line:284:3, endln:284:10
              |vpiParent:
              \_assignment: , line:284:3, endln:286:48
              |vpiName:midprod
              |vpiFullName:work@slowsymf.midprod
              |vpiActual:
              \_logic_net: (work@slowsymf.midprod), line:278:15, endln:278:22
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:288:2, endln:288:20
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_assignment: , line:288:10, endln:288:19
      |vpiParent:
      \_initial: , line:288:2, endln:288:20
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:288:18, endln:288:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowsymf.r_acc), line:288:10, endln:288:15
        |vpiParent:
        \_assignment: , line:288:10, endln:288:19
        |vpiName:r_acc
        |vpiFullName:work@slowsymf.r_acc
        |vpiActual:
        \_logic_net: (work@slowsymf.r_acc), line:94:24, endln:94:29
  |vpiProcess:
  \_always: , line:289:2, endln:296:17
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:289:9, endln:289:25
      |vpiParent:
      \_always: , line:289:2, endln:296:17
      |vpiCondition:
      \_operation: , line:289:11, endln:289:24
        |vpiParent:
        \_event_control: , line:289:9, endln:289:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:289:19, endln:289:24
          |vpiParent:
          \_operation: , line:289:11, endln:289:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_if_else: , line:290:2, endln:296:17
        |vpiParent:
        \_event_control: , line:289:9, endln:289:25
        |vpiCondition:
        \_ref_obj: (work@slowsymf.i_reset), line:290:6, endln:290:13
          |vpiParent:
          \_event_control: , line:289:9, endln:289:25
          |vpiName:i_reset
          |vpiFullName:work@slowsymf.i_reset
          |vpiActual:
          \_logic_net: (work@slowsymf.i_reset), line:45:24, endln:45:31
        |vpiStmt:
        \_assignment: , line:291:3, endln:291:13
          |vpiParent:
          \_if_else: , line:290:2, endln:296:17
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:291:12, endln:291:13
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@slowsymf.r_acc), line:291:3, endln:291:8
            |vpiParent:
            \_assignment: , line:291:3, endln:291:13
            |vpiName:r_acc
            |vpiFullName:work@slowsymf.r_acc
            |vpiActual:
            \_logic_net: (work@slowsymf.r_acc), line:94:24, endln:94:29
        |vpiElseStmt:
        \_if_else: , line:292:7, endln:296:17
          |vpiParent:
          \_if_else: , line:290:2, endln:296:17
          |vpiCondition:
          \_ref_obj: (work@slowsymf.s_ce), line:292:11, endln:292:15
            |vpiParent:
            \_if_else: , line:290:2, endln:296:17
            |vpiName:s_ce
            |vpiFullName:work@slowsymf.s_ce
            |vpiActual:
            \_logic_net: (work@slowsymf.s_ce), line:90:18, endln:90:22
          |vpiStmt:
          \_assignment: , line:293:3, endln:293:19
            |vpiParent:
            \_if_else: , line:292:7, endln:296:17
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@slowsymf.midprod), line:293:12, endln:293:19
              |vpiParent:
              \_assignment: , line:293:3, endln:293:19
              |vpiName:midprod
              |vpiFullName:work@slowsymf.midprod
              |vpiActual:
              \_logic_net: (work@slowsymf.midprod), line:278:15, endln:278:22
            |vpiLhs:
            \_ref_obj: (work@slowsymf.r_acc), line:293:3, endln:293:8
              |vpiParent:
              \_assignment: , line:293:3, endln:293:19
              |vpiName:r_acc
              |vpiFullName:work@slowsymf.r_acc
              |vpiActual:
              \_logic_net: (work@slowsymf.r_acc), line:94:24, endln:94:29
          |vpiElseStmt:
          \_if_stmt: , line:294:7, endln:296:17
            |vpiParent:
            \_if_else: , line:292:7, endln:296:17
            |vpiCondition:
            \_bit_select: (work@slowsymf.pre_acc_ce), line:294:22, endln:294:23
              |vpiParent:
              \_if_else: , line:292:7, endln:296:17
              |vpiName:pre_acc_ce
              |vpiFullName:work@slowsymf.pre_acc_ce
              |vpiIndex:
              \_constant: , line:294:22, endln:294:23
                |vpiParent:
                \_bit_select: (work@slowsymf.pre_acc_ce), line:294:22, endln:294:23
                |vpiDecompile:3
                |vpiSize:64
                |UINT:3
                |vpiConstType:9
            |vpiStmt:
            \_assignment: , line:295:3, endln:296:16
              |vpiParent:
              \_if_stmt: , line:294:7, endln:296:17
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:295:12, endln:296:16
                |vpiParent:
                \_assignment: , line:295:3, endln:296:16
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@slowsymf.r_acc), line:295:12, endln:295:17
                  |vpiParent:
                  \_operation: , line:295:12, endln:296:16
                  |vpiName:r_acc
                  |vpiFullName:work@slowsymf.r_acc
                  |vpiActual:
                  \_logic_net: (work@slowsymf.r_acc), line:94:24, endln:94:29
                |vpiOperand:
                \_operation: , line:295:20, endln:296:16
                  |vpiParent:
                  \_operation: , line:295:12, endln:296:16
                  |vpiOpType:33
                  |vpiOperand:
                  \_operation: , line:295:22, endln:295:56
                    |vpiParent:
                    \_operation: , line:295:20, endln:296:16
                    |vpiOpType:34
                    |vpiOperand:
                    \_operation: , line:295:24, endln:295:34
                      |vpiParent:
                      \_operation: , line:295:22, endln:295:56
                      |vpiOpType:11
                      |vpiOperand:
                      \_ref_obj: (work@slowsymf.OW), line:295:24, endln:295:26
                        |vpiParent:
                        \_operation: , line:295:24, endln:295:34
                        |vpiName:OW
                        |vpiFullName:work@slowsymf.OW
                      |vpiOperand:
                      \_operation: , line:295:28, endln:295:33
                        |vpiParent:
                        \_operation: , line:295:24, endln:295:34
                        |vpiOpType:24
                        |vpiOperand:
                        \_ref_obj: (work@slowsymf.IW), line:295:28, endln:295:30
                          |vpiParent:
                          \_operation: , line:295:28, endln:295:33
                          |vpiName:IW
                          |vpiFullName:work@slowsymf.IW
                        |vpiOperand:
                        \_ref_obj: (work@slowsymf.TW), line:295:31, endln:295:33
                          |vpiParent:
                          \_operation: , line:295:28, endln:295:33
                          |vpiName:TW
                          |vpiFullName:work@slowsymf.TW
                    |vpiOperand:
                    \_operation: , line:295:35, endln:295:55
                      |vpiParent:
                      \_operation: , line:295:22, endln:295:56
                      |vpiOpType:33
                      |vpiOperand:
                      \_bit_select: (work@slowsymf.product), line:295:44, endln:295:53
                        |vpiParent:
                        \_operation: , line:295:35, endln:295:55
                        |vpiName:product
                        |vpiFullName:work@slowsymf.product
                        |vpiIndex:
                        \_operation: , line:295:45, endln:295:52
                          |vpiParent:
                          \_bit_select: (work@slowsymf.product), line:295:44, endln:295:53
                          |vpiOpType:11
                          |vpiOperand:
                          \_operation: , line:295:45, endln:295:50
                            |vpiParent:
                            \_operation: , line:295:45, endln:295:52
                            |vpiOpType:24
                            |vpiOperand:
                            \_ref_obj: (work@slowsymf.product.IW), line:295:45, endln:295:47
                              |vpiParent:
                              \_operation: , line:295:45, endln:295:50
                              |vpiName:IW
                              |vpiFullName:work@slowsymf.product.IW
                            |vpiOperand:
                            \_ref_obj: (work@slowsymf.product.TW), line:295:48, endln:295:50
                              |vpiParent:
                              \_operation: , line:295:45, endln:295:50
                              |vpiName:TW
                              |vpiFullName:work@slowsymf.product.TW
                          |vpiOperand:
                          \_constant: , line:295:51, endln:295:52
                            |vpiParent:
                            \_operation: , line:295:45, endln:295:52
                            |vpiDecompile:1
                            |vpiSize:64
                            |UINT:1
                            |vpiConstType:9
                  |vpiOperand:
                  \_ref_obj: (work@slowsymf.product), line:296:7, endln:296:14
                    |vpiParent:
                    \_operation: , line:295:20, endln:296:16
                    |vpiName:product
                    |vpiFullName:work@slowsymf.product
                    |vpiActual:
                    \_logic_net: (work@slowsymf.product), line:93:27, endln:93:34
              |vpiLhs:
              \_ref_obj: (work@slowsymf.r_acc), line:295:3, endln:295:8
                |vpiParent:
                \_assignment: , line:295:3, endln:296:16
                |vpiName:r_acc
                |vpiFullName:work@slowsymf.r_acc
                |vpiActual:
                \_logic_net: (work@slowsymf.r_acc), line:94:24, endln:94:29
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:303:2, endln:303:23
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_assignment: , line:303:10, endln:303:22
      |vpiParent:
      \_initial: , line:303:2, endln:303:23
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:303:21, endln:303:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@slowsymf.o_result), line:303:10, endln:303:18
        |vpiParent:
        \_assignment: , line:303:10, endln:303:22
        |vpiName:o_result
        |vpiFullName:work@slowsymf.o_result
        |vpiActual:
        \_logic_net: (work@slowsymf.o_result), line:45:72, endln:45:80
  |vpiProcess:
  \_always: , line:304:2, endln:306:22
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:304:9, endln:304:25
      |vpiParent:
      \_always: , line:304:2, endln:306:22
      |vpiCondition:
      \_operation: , line:304:11, endln:304:24
        |vpiParent:
        \_event_control: , line:304:9, endln:304:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:304:19, endln:304:24
          |vpiParent:
          \_operation: , line:304:11, endln:304:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_if_stmt: , line:305:3, endln:306:22
        |vpiParent:
        \_event_control: , line:304:9, endln:304:25
        |vpiCondition:
        \_ref_obj: (work@slowsymf.s_ce), line:305:7, endln:305:11
          |vpiParent:
          \_event_control: , line:304:9, endln:304:25
          |vpiName:s_ce
          |vpiFullName:work@slowsymf.s_ce
          |vpiActual:
          \_logic_net: (work@slowsymf.s_ce), line:90:18, endln:90:22
        |vpiStmt:
        \_assignment: , line:306:4, endln:306:21
          |vpiParent:
          \_if_stmt: , line:305:3, endln:306:22
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@slowsymf.r_acc), line:306:16, endln:306:21
            |vpiParent:
            \_assignment: , line:306:4, endln:306:21
            |vpiName:r_acc
            |vpiFullName:work@slowsymf.r_acc
            |vpiActual:
            \_logic_net: (work@slowsymf.r_acc), line:94:24, endln:94:29
          |vpiLhs:
          \_ref_obj: (work@slowsymf.o_result), line:306:4, endln:306:12
            |vpiParent:
            \_assignment: , line:306:4, endln:306:21
            |vpiName:o_result
            |vpiFullName:work@slowsymf.o_result
            |vpiActual:
            \_logic_net: (work@slowsymf.o_result), line:45:72, endln:45:80
    |vpiAlwaysType:1
  |vpiProcess:
  \_initial: , line:308:2, endln:308:22
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_assignment: , line:308:10, endln:308:21
      |vpiParent:
      \_initial: , line:308:2, endln:308:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:308:17, endln:308:21
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiLhs:
      \_ref_obj: (work@slowsymf.o_ce), line:308:10, endln:308:14
        |vpiParent:
        \_assignment: , line:308:10, endln:308:21
        |vpiName:o_ce
        |vpiFullName:work@slowsymf.o_ce
        |vpiActual:
        \_logic_net: (work@slowsymf.o_ce), line:45:66, endln:45:70
  |vpiProcess:
  \_always: , line:309:2, endln:310:30
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_event_control: , line:309:9, endln:309:25
      |vpiParent:
      \_always: , line:309:2, endln:310:30
      |vpiCondition:
      \_operation: , line:309:11, endln:309:24
        |vpiParent:
        \_event_control: , line:309:9, endln:309:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@slowsymf.i_clk), line:309:19, endln:309:24
          |vpiParent:
          \_operation: , line:309:11, endln:309:24
          |vpiName:i_clk
          |vpiFullName:work@slowsymf.i_clk
          |vpiActual:
          \_logic_net: (work@slowsymf.i_clk), line:45:17, endln:45:22
      |vpiStmt:
      \_assignment: , line:310:3, endln:310:29
        |vpiParent:
        \_event_control: , line:309:9, endln:309:25
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:310:11, endln:310:29
          |vpiParent:
          \_assignment: , line:310:3, endln:310:29
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@slowsymf.s_ce), line:310:12, endln:310:16
            |vpiParent:
            \_operation: , line:310:11, endln:310:29
            |vpiName:s_ce
            |vpiFullName:work@slowsymf.s_ce
            |vpiActual:
            \_logic_net: (work@slowsymf.s_ce), line:90:18, endln:90:22
          |vpiOperand:
          \_operation: , line:310:20, endln:310:28
            |vpiParent:
            \_operation: , line:310:11, endln:310:29
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@slowsymf.i_reset), line:310:21, endln:310:28
              |vpiParent:
              \_operation: , line:310:20, endln:310:28
              |vpiName:i_reset
              |vpiFullName:work@slowsymf.i_reset
              |vpiActual:
              \_logic_net: (work@slowsymf.i_reset), line:45:24, endln:45:31
        |vpiLhs:
        \_ref_obj: (work@slowsymf.o_ce), line:310:3, endln:310:7
          |vpiParent:
          \_assignment: , line:310:3, endln:310:29
          |vpiName:o_ce
          |vpiFullName:work@slowsymf.o_ce
          |vpiActual:
          \_logic_net: (work@slowsymf.o_ce), line:45:66, endln:45:70
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:169:9, endln:169:46
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiRhs:
    \_operation: , line:169:22, endln:169:45
      |vpiParent:
      \_cont_assign: , line:169:9, endln:169:46
      |vpiOpType:11
      |vpiOperand:
      \_part_select: NTAPS (work@slowsymf.NTAPS), line:169:22, endln:169:40
        |vpiParent:
        \_operation: , line:169:22, endln:169:45
        |vpiName:NTAPS
        |vpiFullName:work@slowsymf.NTAPS
        |vpiDefName:NTAPS
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_operation: , line:169:28, endln:169:37
          |vpiParent:
          \_part_select: NTAPS (work@slowsymf.NTAPS), line:169:22, endln:169:40
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@slowsymf.NTAPS.LGNTAPS), line:169:28, endln:169:35
            |vpiParent:
            \_operation: , line:169:28, endln:169:37
            |vpiName:LGNTAPS
            |vpiFullName:work@slowsymf.NTAPS.LGNTAPS
          |vpiOperand:
          \_constant: , line:169:36, endln:169:37
            |vpiParent:
            \_operation: , line:169:28, endln:169:37
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:169:38, endln:169:39
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@slowsymf.tidx), line:169:41, endln:169:45
        |vpiParent:
        \_operation: , line:169:22, endln:169:45
        |vpiName:tidx
        |vpiFullName:work@slowsymf.tidx
        |vpiActual:
        \_logic_net: (work@slowsymf.tidx), line:82:21, endln:82:25
    |vpiLhs:
    \_ref_obj: (work@slowsymf.taps_left), line:169:9, endln:169:18
      |vpiParent:
      \_cont_assign: , line:169:9, endln:169:46
      |vpiName:taps_left
      |vpiFullName:work@slowsymf.taps_left
      |vpiActual:
      \_logic_net: (work@slowsymf.taps_left), line:167:21, endln:167:30
  |vpiContAssign:
  \_cont_assign: , line:170:9, endln:170:42
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiRhs:
    \_operation: , line:170:27, endln:170:41
      |vpiParent:
      \_cont_assign: , line:170:9, endln:170:42
      |vpiOpType:21
      |vpiOperand:
      \_ref_obj: (work@slowsymf.taps_left), line:170:27, endln:170:36
        |vpiParent:
        \_operation: , line:170:27, endln:170:41
        |vpiName:taps_left
        |vpiFullName:work@slowsymf.taps_left
        |vpiActual:
        \_logic_net: (work@slowsymf.taps_left), line:167:21, endln:167:30
      |vpiOperand:
      \_constant: , line:170:40, endln:170:41
        |vpiParent:
        \_operation: , line:170:27, endln:170:41
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@slowsymf.last_tap_index), line:170:9, endln:170:23
      |vpiParent:
      \_cont_assign: , line:170:9, endln:170:42
      |vpiName:last_tap_index
      |vpiFullName:work@slowsymf.last_tap_index
      |vpiActual:
      \_logic_net: (work@slowsymf.last_tap_index), line:166:7, endln:166:21
  |vpiContAssign:
  \_cont_assign: , line:171:9, endln:171:56
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiRhs:
    \_operation: , line:171:27, endln:171:55
      |vpiParent:
      \_cont_assign: , line:171:9, endln:171:56
      |vpiOpType:21
      |vpiOperand:
      \_operation: , line:171:27, endln:171:50
        |vpiParent:
        \_operation: , line:171:27, endln:171:55
        |vpiOpType:11
        |vpiOperand:
        \_part_select: NTAPS (work@slowsymf.NTAPS), line:171:27, endln:171:45
          |vpiParent:
          \_operation: , line:171:27, endln:171:50
          |vpiName:NTAPS
          |vpiFullName:work@slowsymf.NTAPS
          |vpiDefName:NTAPS
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_operation: , line:171:33, endln:171:42
            |vpiParent:
            \_part_select: NTAPS (work@slowsymf.NTAPS), line:171:27, endln:171:45
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@slowsymf.NTAPS.LGNTAPS), line:171:33, endln:171:40
              |vpiParent:
              \_operation: , line:171:33, endln:171:42
              |vpiName:LGNTAPS
              |vpiFullName:work@slowsymf.NTAPS.LGNTAPS
            |vpiOperand:
            \_constant: , line:171:41, endln:171:42
              |vpiParent:
              \_operation: , line:171:33, endln:171:42
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:171:43, endln:171:44
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (work@slowsymf.tidx), line:171:46, endln:171:50
          |vpiParent:
          \_operation: , line:171:27, endln:171:50
          |vpiName:tidx
          |vpiFullName:work@slowsymf.tidx
          |vpiActual:
          \_logic_net: (work@slowsymf.tidx), line:82:21, endln:82:25
      |vpiOperand:
      \_constant: , line:171:54, endln:171:55
        |vpiParent:
        \_operation: , line:171:27, endln:171:55
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@slowsymf.last_data_index), line:171:9, endln:171:24
      |vpiParent:
      \_cont_assign: , line:171:9, endln:171:56
      |vpiName:last_data_index
      |vpiFullName:work@slowsymf.last_data_index
      |vpiActual:
      \_logic_net: (work@slowsymf.last_data_index), line:166:23, endln:166:38
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@slowsymf (work@slowsymf), file:${SURELOG_DIR}/third_party/tests/YosysDsp/slowsymf.v, line:45:1, endln:312:10
    |vpiStmt:
    \_begin: (work@slowsymf)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@slowsymf
      |vpiStmt:
      \_gen_if_else: , line:105:11, endln:130:5
        |vpiParent:
        \_begin: (work@slowsymf)
        |vpiCondition:
        \_ref_obj: (work@slowsymf.FIXED_TAPS), line:105:15, endln:105:25
          |vpiParent:
          \_gen_if_else: , line:105:11, endln:130:5
          |vpiName:FIXED_TAPS
          |vpiFullName:work@slowsymf.FIXED_TAPS
        |vpiStmt:
        \_named_begin: (work@slowsymf.SET_FIXED_TAPS)
          |vpiParent:
          \_gen_if_else: , line:105:11, endln:130:5
          |vpiName:SET_FIXED_TAPS
          |vpiFullName:work@slowsymf.SET_FIXED_TAPS
          |vpiStmt:
          \_initial: , line:107:3, endln:107:45
            |vpiParent:
            \_named_begin: (work@slowsymf.SET_FIXED_TAPS)
            |vpiStmt:
            \_sys_func_call: ($readmemh), line:107:11, endln:107:44
              |vpiParent:
              \_initial: , line:107:3, endln:107:45
              |vpiArgument:
              \_ref_obj: (work@slowsymf.SET_FIXED_TAPS.INITIAL_COEFFS), line:107:21, endln:107:35
                |vpiParent:
                \_sys_func_call: ($readmemh), line:107:11, endln:107:44
                |vpiName:INITIAL_COEFFS
                |vpiFullName:work@slowsymf.SET_FIXED_TAPS.INITIAL_COEFFS
              |vpiArgument:
              \_ref_obj: (work@slowsymf.SET_FIXED_TAPS.tapmem), line:107:37, endln:107:43
                |vpiParent:
                \_sys_func_call: ($readmemh), line:107:11, endln:107:44
                |vpiName:tapmem
                |vpiFullName:work@slowsymf.SET_FIXED_TAPS.tapmem
              |vpiName:$readmemh
          |vpiStmt:
          \_cont_assign: , line:112:10, endln:112:46
            |vpiParent:
            \_named_begin: (work@slowsymf.SET_FIXED_TAPS)
            |vpiRhs:
            \_operation: , line:112:27, endln:112:46
              |vpiParent:
              \_cont_assign: , line:112:10, endln:112:46
              |vpiOpType:33
              |vpiOperand:
              \_ref_obj: (work@slowsymf.SET_FIXED_TAPS.i_tap_wr), line:112:29, endln:112:37
                |vpiParent:
                \_operation: , line:112:27, endln:112:46
                |vpiName:i_tap_wr
                |vpiFullName:work@slowsymf.SET_FIXED_TAPS.i_tap_wr
              |vpiOperand:
              \_ref_obj: (work@slowsymf.SET_FIXED_TAPS.i_tap), line:112:39, endln:112:44
                |vpiParent:
                \_operation: , line:112:27, endln:112:46
                |vpiName:i_tap
                |vpiFullName:work@slowsymf.SET_FIXED_TAPS.i_tap
            |vpiLhs:
            \_ref_obj: (work@slowsymf.SET_FIXED_TAPS.ignored_inputs), line:112:10, endln:112:24
              |vpiParent:
              \_cont_assign: , line:112:10, endln:112:46
              |vpiName:ignored_inputs
              |vpiFullName:work@slowsymf.SET_FIXED_TAPS.ignored_inputs
        |vpiElseStmt:
        \_named_begin: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT)
          |vpiParent:
          \_gen_if_else: , line:105:11, endln:130:5
          |vpiName:DYNAMIC_TAP_ADJUSTMENT
          |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT
          |vpiStmt:
          \_assignment: , line:116:22, endln:116:29
            |vpiParent:
            \_named_begin: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT)
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_logic_var: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapwidx), line:116:22, endln:116:29
              |vpiParent:
              \_assignment: , line:116:22, endln:116:29
              |vpiTypespec:
              \_ref_typespec: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapwidx)
                |vpiParent:
                \_logic_var: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapwidx), line:116:22, endln:116:29
                |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapwidx
                |vpiActual:
                \_logic_typespec: , line:116:3, endln:116:21
              |vpiName:tapwidx
              |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapwidx
          |vpiStmt:
          \_initial: , line:118:3, endln:118:23
            |vpiParent:
            \_named_begin: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT)
            |vpiStmt:
            \_assignment: , line:118:11, endln:118:22
              |vpiParent:
              \_initial: , line:118:3, endln:118:23
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:118:21, endln:118:22
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapwidx), line:118:11, endln:118:18
                |vpiParent:
                \_assignment: , line:118:11, endln:118:22
                |vpiName:tapwidx
                |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapwidx
          |vpiStmt:
          \_always: , line:119:3, endln:123:31
            |vpiParent:
            \_named_begin: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT)
            |vpiStmt:
            \_event_control: , line:119:10, endln:119:26
              |vpiParent:
              \_always: , line:119:3, endln:123:31
              |vpiCondition:
              \_operation: , line:119:12, endln:119:25
                |vpiParent:
                \_event_control: , line:119:10, endln:119:26
                |vpiOpType:39
                |vpiOperand:
                \_ref_obj: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.i_clk), line:119:20, endln:119:25
                  |vpiParent:
                  \_operation: , line:119:12, endln:119:25
                  |vpiName:i_clk
                  |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.i_clk
              |vpiStmt:
              \_if_else: , line:120:4, endln:123:31
                |vpiParent:
                \_event_control: , line:119:10, endln:119:26
                |vpiCondition:
                \_ref_obj: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.i_reset), line:120:7, endln:120:14
                  |vpiParent:
                  \_event_control: , line:119:10, endln:119:26
                  |vpiName:i_reset
                  |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.i_reset
                |vpiStmt:
                \_assignment: , line:121:5, endln:121:17
                  |vpiParent:
                  \_if_else: , line:120:4, endln:123:31
                  |vpiOpType:82
                  |vpiRhs:
                  \_constant: , line:121:16, endln:121:17
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiLhs:
                  \_ref_obj: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapwidx), line:121:5, endln:121:12
                    |vpiParent:
                    \_assignment: , line:121:5, endln:121:17
                    |vpiName:tapwidx
                    |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapwidx
                |vpiElseStmt:
                \_if_stmt: , line:122:9, endln:123:31
                  |vpiParent:
                  \_if_else: , line:120:4, endln:123:31
                  |vpiCondition:
                  \_ref_obj: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.i_tap_wr), line:122:13, endln:122:21
                    |vpiParent:
                    \_if_else: , line:120:4, endln:123:31
                    |vpiName:i_tap_wr
                    |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.i_tap_wr
                  |vpiStmt:
                  \_assignment: , line:123:5, endln:123:30
                    |vpiParent:
                    \_if_stmt: , line:122:9, endln:123:31
                    |vpiOpType:82
                    |vpiRhs:
                    \_operation: , line:123:16, endln:123:30
                      |vpiParent:
                      \_assignment: , line:123:5, endln:123:30
                      |vpiOpType:24
                      |vpiOperand:
                      \_ref_obj: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapwidx), line:123:16, endln:123:23
                        |vpiParent:
                        \_operation: , line:123:16, endln:123:30
                        |vpiName:tapwidx
                        |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapwidx
                      |vpiOperand:
                      \_constant: , line:123:26, endln:123:30
                        |vpiParent:
                        \_operation: , line:123:16, endln:123:30
                        |vpiDecompile:1'b1
                        |vpiSize:1
                        |BIN:1
                        |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapwidx), line:123:5, endln:123:12
                      |vpiParent:
                      \_assignment: , line:123:5, endln:123:30
                      |vpiName:tapwidx
                      |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapwidx
            |vpiAlwaysType:1
          |vpiStmt:
          \_gen_if: , line:125:3, endln:125:5
            |vpiParent:
            \_named_begin: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT)
            |vpiCondition:
            \_operation: , line:125:7, endln:125:26
              |vpiParent:
              \_gen_if: , line:125:3, endln:125:5
              |vpiOpType:15
              |vpiOperand:
              \_ref_obj: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.INITIAL_COEFFS), line:125:7, endln:125:21
                |vpiParent:
                \_operation: , line:125:7, endln:125:26
                |vpiName:INITIAL_COEFFS
                |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.INITIAL_COEFFS
              |vpiOperand:
              \_constant: , line:125:25, endln:125:26
                |vpiParent:
                \_operation: , line:125:7, endln:125:26
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiStmt:
            \_begin: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT)
              |vpiParent:
              \_gen_if: , line:125:3, endln:125:5
              |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT
              |vpiStmt:
              \_initial: , line:126:4, endln:126:46
                |vpiParent:
                \_begin: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT)
                |vpiStmt:
                \_sys_func_call: ($readmemh), line:126:12, endln:126:45
                  |vpiParent:
                  \_initial: , line:126:4, endln:126:46
                  |vpiArgument:
                  \_ref_obj: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.INITIAL_COEFFS), line:126:22, endln:126:36
                    |vpiParent:
                    \_sys_func_call: ($readmemh), line:126:12, endln:126:45
                    |vpiName:INITIAL_COEFFS
                    |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.INITIAL_COEFFS
                  |vpiArgument:
                  \_ref_obj: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapmem), line:126:38, endln:126:44
                    |vpiParent:
                    \_sys_func_call: ($readmemh), line:126:12, endln:126:45
                    |vpiName:tapmem
                    |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapmem
                  |vpiName:$readmemh
          |vpiStmt:
          \_always: , line:127:3, endln:129:30
            |vpiParent:
            \_named_begin: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT)
            |vpiStmt:
            \_event_control: , line:127:10, endln:127:26
              |vpiParent:
              \_always: , line:127:3, endln:129:30
              |vpiCondition:
              \_operation: , line:127:12, endln:127:25
                |vpiParent:
                \_event_control: , line:127:10, endln:127:26
                |vpiOpType:39
                |vpiOperand:
                \_ref_obj: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.i_clk), line:127:20, endln:127:25
                  |vpiParent:
                  \_operation: , line:127:12, endln:127:25
                  |vpiName:i_clk
                  |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.i_clk
              |vpiStmt:
              \_if_stmt: , line:128:4, endln:129:30
                |vpiParent:
                \_event_control: , line:127:10, endln:127:26
                |vpiCondition:
                \_ref_obj: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.i_tap_wr), line:128:8, endln:128:16
                  |vpiParent:
                  \_event_control: , line:127:10, endln:127:26
                  |vpiName:i_tap_wr
                  |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.i_tap_wr
                |vpiStmt:
                \_assignment: , line:129:5, endln:129:29
                  |vpiParent:
                  \_if_stmt: , line:128:4, endln:129:30
                  |vpiOpType:82
                  |vpiRhs:
                  \_ref_obj: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.i_tap), line:129:24, endln:129:29
                    |vpiParent:
                    \_assignment: , line:129:5, endln:129:29
                    |vpiName:i_tap
                    |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.i_tap
                  |vpiLhs:
                  \_bit_select: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapmem), line:129:5, endln:129:20
                    |vpiParent:
                    \_assignment: , line:129:5, endln:129:29
                    |vpiName:tapmem
                    |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapmem
                    |vpiIndex:
                    \_ref_obj: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapwidx), line:129:12, endln:129:19
                      |vpiParent:
                      \_bit_select: (work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapmem), line:129:5, endln:129:20
                      |vpiName:tapwidx
                      |vpiFullName:work@slowsymf.DYNAMIC_TAP_ADJUSTMENT.tapwidx
            |vpiAlwaysType:1
|uhdmallModules:
\_module_inst: work@smplfir (work@smplfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v, line:47:1, endln:65:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@smplfir
  |vpiParameter:
  \_parameter: (work@smplfir.IW), line:48:14, endln:48:16
    |vpiParent:
    \_module_inst: work@smplfir (work@smplfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v, line:47:1, endln:65:10
    |UINT:15
    |vpiTypespec:
    \_ref_typespec: (work@smplfir.IW)
      |vpiParent:
      \_parameter: (work@smplfir.IW), line:48:14, endln:48:16
      |vpiFullName:work@smplfir.IW
      |vpiActual:
      \_int_typespec: , line:48:2, endln:48:19
    |vpiName:IW
    |vpiFullName:work@smplfir.IW
  |vpiParameter:
  \_parameter: (work@smplfir.OW), line:49:15, endln:49:17
    |vpiParent:
    \_module_inst: work@smplfir (work@smplfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v, line:47:1, endln:65:10
    |vpiLocalParam:1
    |vpiName:OW
    |vpiFullName:work@smplfir.OW
  |vpiParamAssign:
  \_param_assign: , line:48:14, endln:48:19
    |vpiParent:
    \_module_inst: work@smplfir (work@smplfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v, line:47:1, endln:65:10
    |vpiRhs:
    \_constant: , line:48:17, endln:48:19
      |vpiParent:
      \_param_assign: , line:48:14, endln:48:19
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiTypespec:
      \_ref_typespec: (work@smplfir)
        |vpiParent:
        \_constant: , line:48:17, endln:48:19
        |vpiFullName:work@smplfir
        |vpiActual:
        \_int_typespec: , line:48:2, endln:48:19
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@smplfir.IW), line:48:14, endln:48:16
  |vpiParamAssign:
  \_param_assign: , line:49:15, endln:49:22
    |vpiParent:
    \_module_inst: work@smplfir (work@smplfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v, line:47:1, endln:65:10
    |vpiRhs:
    \_operation: , line:49:18, endln:49:22
      |vpiParent:
      \_param_assign: , line:49:15, endln:49:22
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (work@smplfir.IW), line:49:18, endln:49:20
        |vpiParent:
        \_operation: , line:49:18, endln:49:22
        |vpiName:IW
        |vpiFullName:work@smplfir.IW
      |vpiOperand:
      \_constant: , line:49:21, endln:49:22
        |vpiParent:
        \_operation: , line:49:18, endln:49:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@smplfir.OW), line:49:15, endln:49:17
  |vpiDefName:work@smplfir
  |vpiNet:
  \_logic_net: (work@smplfir.delayed), line:54:17, endln:54:24
    |vpiParent:
    \_module_inst: work@smplfir (work@smplfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v, line:47:1, endln:65:10
    |vpiTypespec:
    \_ref_typespec: (work@smplfir.delayed)
      |vpiParent:
      \_logic_net: (work@smplfir.delayed), line:54:17, endln:54:24
      |vpiFullName:work@smplfir.delayed
      |vpiActual:
      \_logic_typespec: , line:54:2, endln:54:16
    |vpiName:delayed
    |vpiFullName:work@smplfir.delayed
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@smplfir.i_clk), line:47:16, endln:47:21
    |vpiParent:
    \_module_inst: work@smplfir (work@smplfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v, line:47:1, endln:65:10
    |vpiName:i_clk
    |vpiFullName:work@smplfir.i_clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@smplfir.i_ce), line:47:23, endln:47:27
    |vpiParent:
    \_module_inst: work@smplfir (work@smplfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v, line:47:1, endln:65:10
    |vpiName:i_ce
    |vpiFullName:work@smplfir.i_ce
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@smplfir.i_val), line:47:29, endln:47:34
    |vpiParent:
    \_module_inst: work@smplfir (work@smplfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v, line:47:1, endln:65:10
    |vpiName:i_val
    |vpiFullName:work@smplfir.i_val
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@smplfir.o_val), line:47:36, endln:47:41
    |vpiParent:
    \_module_inst: work@smplfir (work@smplfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v, line:47:1, endln:65:10
    |vpiName:o_val
    |vpiFullName:work@smplfir.o_val
    |vpiNetType:1
  |vpiPort:
  \_port: (i_clk), line:47:16, endln:47:21
    |vpiParent:
    \_module_inst: work@smplfir (work@smplfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v, line:47:1, endln:65:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@smplfir.i_clk.i_clk), line:47:16, endln:47:21
      |vpiParent:
      \_port: (i_clk), line:47:16, endln:47:21
      |vpiName:i_clk
      |vpiFullName:work@smplfir.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@smplfir.i_clk), line:47:16, endln:47:21
    |vpiTypedef:
    \_ref_typespec: (work@smplfir.i_clk)
      |vpiParent:
      \_port: (i_clk), line:47:16, endln:47:21
      |vpiFullName:work@smplfir.i_clk
      |vpiActual:
      \_logic_typespec: , line:50:8, endln:50:12
  |vpiPort:
  \_port: (i_ce), line:47:23, endln:47:27
    |vpiParent:
    \_module_inst: work@smplfir (work@smplfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v, line:47:1, endln:65:10
    |vpiName:i_ce
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@smplfir.i_ce.i_ce), line:47:23, endln:47:27
      |vpiParent:
      \_port: (i_ce), line:47:23, endln:47:27
      |vpiName:i_ce
      |vpiFullName:work@smplfir.i_ce.i_ce
      |vpiActual:
      \_logic_net: (work@smplfir.i_ce), line:47:23, endln:47:27
    |vpiTypedef:
    \_ref_typespec: (work@smplfir.i_ce)
      |vpiParent:
      \_port: (i_ce), line:47:23, endln:47:27
      |vpiFullName:work@smplfir.i_ce
      |vpiActual:
      \_logic_typespec: , line:50:8, endln:50:12
  |vpiPort:
  \_port: (i_val), line:47:29, endln:47:34
    |vpiParent:
    \_module_inst: work@smplfir (work@smplfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v, line:47:1, endln:65:10
    |vpiName:i_val
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@smplfir.i_val.i_val), line:47:29, endln:47:34
      |vpiParent:
      \_port: (i_val), line:47:29, endln:47:34
      |vpiName:i_val
      |vpiFullName:work@smplfir.i_val.i_val
      |vpiActual:
      \_logic_net: (work@smplfir.i_val), line:47:29, endln:47:34
    |vpiTypedef:
    \_ref_typespec: (work@smplfir.i_val)
      |vpiParent:
      \_port: (i_val), line:47:29, endln:47:34
      |vpiFullName:work@smplfir.i_val
      |vpiActual:
      \_logic_typespec: , line:51:8, endln:51:23
  |vpiPort:
  \_port: (o_val), line:47:36, endln:47:41
    |vpiParent:
    \_module_inst: work@smplfir (work@smplfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v, line:47:1, endln:65:10
    |vpiName:o_val
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@smplfir.o_val.o_val), line:47:36, endln:47:41
      |vpiParent:
      \_port: (o_val), line:47:36, endln:47:41
      |vpiName:o_val
      |vpiFullName:work@smplfir.o_val.o_val
      |vpiActual:
      \_logic_net: (work@smplfir.o_val), line:47:36, endln:47:41
    |vpiTypedef:
    \_ref_typespec: (work@smplfir.o_val)
      |vpiParent:
      \_port: (o_val), line:47:36, endln:47:41
      |vpiFullName:work@smplfir.o_val
      |vpiActual:
      \_logic_typespec: , line:52:9, endln:52:24
  |vpiProcess:
  \_initial: , line:56:2, endln:56:22
    |vpiParent:
    \_module_inst: work@smplfir (work@smplfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v, line:47:1, endln:65:10
    |vpiStmt:
    \_assignment: , line:56:10, endln:56:21
      |vpiParent:
      \_initial: , line:56:2, endln:56:22
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:56:20, endln:56:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@smplfir.delayed), line:56:10, endln:56:17
        |vpiParent:
        \_assignment: , line:56:10, endln:56:21
        |vpiName:delayed
        |vpiFullName:work@smplfir.delayed
        |vpiActual:
        \_logic_net: (work@smplfir.delayed), line:54:17, endln:54:24
  |vpiProcess:
  \_always: , line:57:2, endln:59:21
    |vpiParent:
    \_module_inst: work@smplfir (work@smplfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v, line:47:1, endln:65:10
    |vpiStmt:
    \_event_control: , line:57:9, endln:57:25
      |vpiParent:
      \_always: , line:57:2, endln:59:21
      |vpiCondition:
      \_operation: , line:57:11, endln:57:24
        |vpiParent:
        \_event_control: , line:57:9, endln:57:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@smplfir.i_clk), line:57:19, endln:57:24
          |vpiParent:
          \_operation: , line:57:11, endln:57:24
          |vpiName:i_clk
          |vpiFullName:work@smplfir.i_clk
          |vpiActual:
          \_logic_net: (work@smplfir.i_clk), line:47:16, endln:47:21
      |vpiStmt:
      \_if_stmt: , line:58:3, endln:59:21
        |vpiParent:
        \_event_control: , line:57:9, endln:57:25
        |vpiCondition:
        \_ref_obj: (work@smplfir.i_ce), line:58:7, endln:58:11
          |vpiParent:
          \_event_control: , line:57:9, endln:57:25
          |vpiName:i_ce
          |vpiFullName:work@smplfir.i_ce
          |vpiActual:
          \_logic_net: (work@smplfir.i_ce), line:47:23, endln:47:27
        |vpiStmt:
        \_assignment: , line:59:4, endln:59:20
          |vpiParent:
          \_if_stmt: , line:58:3, endln:59:21
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@smplfir.i_val), line:59:15, endln:59:20
            |vpiParent:
            \_assignment: , line:59:4, endln:59:20
            |vpiName:i_val
            |vpiFullName:work@smplfir.i_val
            |vpiActual:
            \_logic_net: (work@smplfir.i_val), line:47:29, endln:47:34
          |vpiLhs:
          \_ref_obj: (work@smplfir.delayed), line:59:4, endln:59:11
            |vpiParent:
            \_assignment: , line:59:4, endln:59:20
            |vpiName:delayed
            |vpiFullName:work@smplfir.delayed
            |vpiActual:
            \_logic_net: (work@smplfir.delayed), line:54:17, endln:54:24
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:61:2, endln:63:29
    |vpiParent:
    \_module_inst: work@smplfir (work@smplfir), file:${SURELOG_DIR}/third_party/tests/YosysDsp/smplfir.v, line:47:1, endln:65:10
    |vpiStmt:
    \_event_control: , line:61:9, endln:61:25
      |vpiParent:
      \_always: , line:61:2, endln:63:29
      |vpiCondition:
      \_operation: , line:61:11, endln:61:24
        |vpiParent:
        \_event_control: , line:61:9, endln:61:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@smplfir.i_clk), line:61:19, endln:61:24
          |vpiParent:
          \_operation: , line:61:11, endln:61:24
          |vpiName:i_clk
          |vpiFullName:work@smplfir.i_clk
          |vpiActual:
          \_logic_net: (work@smplfir.i_clk), line:47:16, endln:47:21
      |vpiStmt:
      \_if_stmt: , line:62:3, endln:63:29
        |vpiParent:
        \_event_control: , line:61:9, endln:61:25
        |vpiCondition:
        \_ref_obj: (work@smplfir.i_ce), line:62:7, endln:62:11
          |vpiParent:
          \_event_control: , line:61:9, endln:61:25
          |vpiName:i_ce
          |vpiFullName:work@smplfir.i_ce
          |vpiActual:
          \_logic_net: (work@smplfir.i_ce), line:47:23, endln:47:27
        |vpiStmt:
        \_assignment: , line:63:4, endln:63:28
          |vpiParent:
          \_if_stmt: , line:62:3, endln:63:29
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:63:13, endln:63:28
            |vpiParent:
            \_assignment: , line:63:4, endln:63:28
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@smplfir.i_val), line:63:13, endln:63:18
              |vpiParent:
              \_operation: , line:63:13, endln:63:28
              |vpiName:i_val
              |vpiFullName:work@smplfir.i_val
              |vpiActual:
              \_logic_net: (work@smplfir.i_val), line:47:29, endln:47:34
            |vpiOperand:
            \_ref_obj: (work@smplfir.delayed), line:63:21, endln:63:28
              |vpiParent:
              \_operation: , line:63:13, endln:63:28
              |vpiName:delayed
              |vpiFullName:work@smplfir.delayed
              |vpiActual:
              \_logic_net: (work@smplfir.delayed), line:54:17, endln:54:24
          |vpiLhs:
          \_ref_obj: (work@smplfir.o_val), line:63:4, endln:63:9
            |vpiParent:
            \_assignment: , line:63:4, endln:63:28
            |vpiName:o_val
            |vpiFullName:work@smplfir.o_val
            |vpiActual:
            \_logic_net: (work@smplfir.o_val), line:47:36, endln:47:41
    |vpiAlwaysType:1
\_weaklyReferenced:
\_int_typespec: , line:75:2, endln:77:17
\_int_typespec: , line:75:2, endln:77:17
\_int_typespec: , line:78:12, endln:78:17
  |vpiParent:
  \_parameter: (work@boxcar.FIXED_NAVG), line:78:18, endln:78:28
  |vpiRange:
  \_range: , line:78:12, endln:78:17
    |vpiParent:
    \_int_typespec: , line:78:12, endln:78:17
    |vpiLeftRange:
    \_constant: , line:78:13, endln:78:14
      |vpiParent:
      \_range: , line:78:12, endln:78:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:78:15, endln:78:16
      |vpiParent:
      \_range: , line:78:12, endln:78:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:79:12, endln:79:17
  |vpiParent:
  \_parameter: (work@boxcar.OPT_SIGNED), line:79:18, endln:79:28
  |vpiRange:
  \_range: , line:79:12, endln:79:17
    |vpiParent:
    \_int_typespec: , line:79:12, endln:79:17
    |vpiLeftRange:
    \_constant: , line:79:13, endln:79:14
      |vpiParent:
      \_range: , line:79:12, endln:79:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:79:15, endln:79:16
      |vpiParent:
      \_range: , line:79:12, endln:79:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:83:12, endln:83:25
  |vpiParent:
  \_parameter: (work@boxcar.INITIAL_NAVG), line:83:26, endln:83:38
  |vpiRange:
  \_range: , line:83:12, endln:83:25
    |vpiParent:
    \_int_typespec: , line:83:12, endln:83:25
    |vpiLeftRange:
    \_operation: , line:83:14, endln:83:21
      |vpiParent:
      \_range: , line:83:12, endln:83:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@boxcar.INITIAL_NAVG.LGMEM), line:83:14, endln:83:19
        |vpiParent:
        \_operation: , line:83:14, endln:83:21
        |vpiName:LGMEM
        |vpiFullName:work@boxcar.INITIAL_NAVG.LGMEM
      |vpiOperand:
      \_constant: , line:83:20, endln:83:21
        |vpiParent:
        \_operation: , line:83:14, endln:83:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:83:23, endln:83:24
      |vpiParent:
      \_range: , line:83:12, endln:83:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:51:2, endln:51:20
\_int_typespec: , line:56:2, endln:56:18
\_int_typespec: , line:62:12, endln:62:25
  |vpiParent:
  \_parameter: (work@delayw.FIXED_DELAY), line:62:26, endln:62:37
  |vpiRange:
  \_range: , line:62:12, endln:62:25
    |vpiParent:
    \_int_typespec: , line:62:12, endln:62:25
    |vpiLeftRange:
    \_operation: , line:62:14, endln:62:21
      |vpiParent:
      \_range: , line:62:12, endln:62:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@delayw.FIXED_DELAY.LGDLY), line:62:14, endln:62:19
        |vpiParent:
        \_operation: , line:62:14, endln:62:21
        |vpiName:LGDLY
        |vpiFullName:work@delayw.FIXED_DELAY.LGDLY
      |vpiOperand:
      \_constant: , line:62:20, endln:62:21
        |vpiParent:
        \_operation: , line:62:14, endln:62:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:23, endln:62:24
      |vpiParent:
      \_range: , line:62:12, endln:62:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:42:2, endln:42:19
\_int_typespec: , line:48:2, endln:48:47
\_int_typespec: , line:48:2, endln:48:47
\_int_typespec: , line:50:12, endln:50:17
  |vpiParent:
  \_parameter: (work@fastfir.FIXED_TAPS), line:50:19, endln:50:29
  |vpiRange:
  \_range: , line:50:12, endln:50:17
    |vpiParent:
    \_int_typespec: , line:50:12, endln:50:17
    |vpiLeftRange:
    \_constant: , line:50:13, endln:50:14
      |vpiParent:
      \_range: , line:50:12, endln:50:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:50:15, endln:50:16
      |vpiParent:
      \_range: , line:50:12, endln:50:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:5:2, endln:5:47
\_int_typespec: , line:5:2, endln:5:47
\_int_typespec: , line:7:12, endln:7:17
  |vpiParent:
  \_parameter: (work@fastfir_dynamictaps.FIXED_TAPS), line:7:19, endln:7:29
  |vpiRange:
  \_range: , line:7:12, endln:7:17
    |vpiParent:
    \_int_typespec: , line:7:12, endln:7:17
    |vpiLeftRange:
    \_constant: , line:7:13, endln:7:14
      |vpiParent:
      \_range: , line:7:12, endln:7:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:15, endln:7:16
      |vpiParent:
      \_range: , line:7:12, endln:7:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:5:2, endln:5:47
\_int_typespec: , line:5:2, endln:5:47
\_int_typespec: , line:7:12, endln:7:17
  |vpiParent:
  \_parameter: (work@fastfir_fixedtaps.FIXED_TAPS), line:7:19, endln:7:29
  |vpiRange:
  \_range: , line:7:12, endln:7:17
    |vpiParent:
    \_int_typespec: , line:7:12, endln:7:17
    |vpiLeftRange:
    \_constant: , line:7:13, endln:7:14
      |vpiParent:
      \_range: , line:7:12, endln:7:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:15, endln:7:16
      |vpiParent:
      \_range: , line:7:12, endln:7:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:58:2, endln:58:37
\_int_typespec: , line:59:12, endln:59:17
  |vpiParent:
  \_parameter: (work@firtap.FIXED_TAPS), line:59:19, endln:59:29
  |vpiRange:
  \_range: , line:59:12, endln:59:17
    |vpiParent:
    \_int_typespec: , line:59:12, endln:59:17
    |vpiLeftRange:
    \_constant: , line:59:13, endln:59:14
      |vpiParent:
      \_range: , line:59:12, endln:59:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:59:15, endln:59:16
      |vpiParent:
      \_range: , line:59:12, endln:59:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:60:12, endln:60:22
  |vpiParent:
  \_parameter: (work@firtap.INITIAL_VALUE), line:60:23, endln:60:36
  |vpiRange:
  \_range: , line:60:12, endln:60:22
    |vpiParent:
    \_int_typespec: , line:60:12, endln:60:22
    |vpiLeftRange:
    \_operation: , line:60:14, endln:60:18
      |vpiParent:
      \_range: , line:60:12, endln:60:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@firtap.INITIAL_VALUE.TW), line:60:14, endln:60:16
        |vpiParent:
        \_operation: , line:60:14, endln:60:18
        |vpiName:TW
        |vpiFullName:work@firtap.INITIAL_VALUE.TW
      |vpiOperand:
      \_constant: , line:60:17, endln:60:18
        |vpiParent:
        \_operation: , line:60:14, endln:60:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:60:20, endln:60:21
      |vpiParent:
      \_range: , line:60:12, endln:60:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:93:3, endln:93:17
  |vpiRange:
  \_range: , line:93:7, endln:93:17
    |vpiParent:
    \_logic_typespec: , line:93:3, endln:93:17
    |vpiLeftRange:
    \_operation: , line:93:9, endln:93:13
      |vpiParent:
      \_range: , line:93:7, endln:93:17
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:93:9, endln:93:11
        |vpiParent:
        \_operation: , line:93:9, endln:93:13
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:93:12, endln:93:13
        |vpiParent:
        \_operation: , line:93:9, endln:93:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:93:15, endln:93:16
      |vpiParent:
      \_range: , line:93:7, endln:93:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:42:2, endln:42:47
\_int_typespec: , line:42:2, endln:42:47
\_int_typespec: , line:43:12, endln:43:17
  |vpiParent:
  \_parameter: (work@genericfir.FIXED_TAPS), line:43:19, endln:43:29
  |vpiRange:
  \_range: , line:43:12, endln:43:17
    |vpiParent:
    \_int_typespec: , line:43:12, endln:43:17
    |vpiLeftRange:
    \_constant: , line:43:13, endln:43:14
      |vpiParent:
      \_range: , line:43:12, endln:43:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:43:15, endln:43:16
      |vpiParent:
      \_range: , line:43:12, endln:43:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:42:2, endln:42:35
\_int_typespec: , line:42:2, endln:42:35
\_int_typespec: , line:42:2, endln:42:35
\_int_typespec: , line:43:12, endln:43:20
  |vpiParent:
  \_parameter: (work@iiravg.RESET_VALUE), line:43:21, endln:43:32
  |vpiRange:
  \_range: , line:43:12, endln:43:20
    |vpiParent:
    \_int_typespec: , line:43:12, endln:43:20
    |vpiLeftRange:
    \_operation: , line:43:13, endln:43:17
      |vpiParent:
      \_range: , line:43:12, endln:43:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@iiravg.RESET_VALUE.OW), line:43:13, endln:43:15
        |vpiParent:
        \_operation: , line:43:13, endln:43:17
        |vpiName:OW
        |vpiFullName:work@iiravg.RESET_VALUE.OW
      |vpiOperand:
      \_constant: , line:43:16, endln:43:17
        |vpiParent:
        \_operation: , line:43:13, endln:43:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:43:18, endln:43:19
      |vpiParent:
      \_range: , line:43:12, endln:43:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:47:2, endln:48:9
\_int_typespec: , line:47:2, endln:48:9
\_int_typespec: , line:49:12, endln:49:22
  |vpiParent:
  \_parameter: (work@lfsr.TAPS), line:49:23, endln:49:27
  |vpiRange:
  \_range: , line:49:12, endln:49:22
    |vpiParent:
    \_int_typespec: , line:49:12, endln:49:22
    |vpiLeftRange:
    \_operation: , line:49:14, endln:49:18
      |vpiParent:
      \_range: , line:49:12, endln:49:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@lfsr.TAPS.LN), line:49:14, endln:49:16
        |vpiParent:
        \_operation: , line:49:14, endln:49:18
        |vpiName:LN
        |vpiFullName:work@lfsr.TAPS.LN
      |vpiOperand:
      \_constant: , line:49:17, endln:49:18
        |vpiParent:
        \_operation: , line:49:14, endln:49:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:49:20, endln:49:21
      |vpiParent:
      \_range: , line:49:12, endln:49:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:49:12, endln:49:22
  |vpiParent:
  \_parameter: (work@lfsr.INITIAL_FILL), line:50:5, endln:50:17
  |vpiRange:
  \_range: , line:49:12, endln:49:22
    |vpiParent:
    \_int_typespec: , line:49:12, endln:49:22
    |vpiLeftRange:
    \_operation: , line:49:14, endln:49:18
      |vpiParent:
      \_range: , line:49:12, endln:49:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@lfsr.INITIAL_FILL.LN), line:49:14, endln:49:16
        |vpiParent:
        \_operation: , line:49:14, endln:49:18
        |vpiName:LN
        |vpiFullName:work@lfsr.INITIAL_FILL.LN
      |vpiOperand:
      \_constant: , line:49:17, endln:49:18
        |vpiParent:
        \_operation: , line:49:14, endln:49:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:49:20, endln:49:21
      |vpiParent:
      \_range: , line:49:12, endln:49:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:42:2, endln:42:17
\_int_typespec: , line:43:12, endln:43:22
  |vpiParent:
  \_parameter: (work@lfsr_fib.TAPS), line:43:23, endln:43:27
  |vpiRange:
  \_range: , line:43:12, endln:43:22
    |vpiParent:
    \_int_typespec: , line:43:12, endln:43:22
    |vpiLeftRange:
    \_operation: , line:43:14, endln:43:18
      |vpiParent:
      \_range: , line:43:12, endln:43:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@lfsr_fib.TAPS.LN), line:43:14, endln:43:16
        |vpiParent:
        \_operation: , line:43:14, endln:43:18
        |vpiName:LN
        |vpiFullName:work@lfsr_fib.TAPS.LN
      |vpiOperand:
      \_constant: , line:43:17, endln:43:18
        |vpiParent:
        \_operation: , line:43:14, endln:43:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:43:20, endln:43:21
      |vpiParent:
      \_range: , line:43:12, endln:43:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:43:12, endln:43:22
  |vpiParent:
  \_parameter: (work@lfsr_fib.INITIAL_FILL), line:44:5, endln:44:17
  |vpiRange:
  \_range: , line:43:12, endln:43:22
    |vpiParent:
    \_int_typespec: , line:43:12, endln:43:22
    |vpiLeftRange:
    \_operation: , line:43:14, endln:43:18
      |vpiParent:
      \_range: , line:43:12, endln:43:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@lfsr_fib.INITIAL_FILL.LN), line:43:14, endln:43:16
        |vpiParent:
        \_operation: , line:43:14, endln:43:18
        |vpiName:LN
        |vpiFullName:work@lfsr_fib.INITIAL_FILL.LN
      |vpiOperand:
      \_constant: , line:43:17, endln:43:18
        |vpiParent:
        \_operation: , line:43:14, endln:43:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:43:20, endln:43:21
      |vpiParent:
      \_range: , line:43:12, endln:43:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:42:2, endln:42:17
\_int_typespec: , line:43:12, endln:43:22
  |vpiParent:
  \_parameter: (work@lfsr_gal.TAPS), line:43:23, endln:43:27
  |vpiRange:
  \_range: , line:43:12, endln:43:22
    |vpiParent:
    \_int_typespec: , line:43:12, endln:43:22
    |vpiLeftRange:
    \_operation: , line:43:14, endln:43:18
      |vpiParent:
      \_range: , line:43:12, endln:43:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@lfsr_gal.TAPS.LN), line:43:14, endln:43:16
        |vpiParent:
        \_operation: , line:43:14, endln:43:18
        |vpiName:LN
        |vpiFullName:work@lfsr_gal.TAPS.LN
      |vpiOperand:
      \_constant: , line:43:17, endln:43:18
        |vpiParent:
        \_operation: , line:43:14, endln:43:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:43:20, endln:43:21
      |vpiParent:
      \_range: , line:43:12, endln:43:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:43:12, endln:43:22
  |vpiParent:
  \_parameter: (work@lfsr_gal.INITIAL_FILL), line:44:5, endln:44:17
  |vpiRange:
  \_range: , line:43:12, endln:43:22
    |vpiParent:
    \_int_typespec: , line:43:12, endln:43:22
    |vpiLeftRange:
    \_operation: , line:43:14, endln:43:18
      |vpiParent:
      \_range: , line:43:12, endln:43:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@lfsr_gal.INITIAL_FILL.LN), line:43:14, endln:43:16
        |vpiParent:
        \_operation: , line:43:14, endln:43:18
        |vpiName:LN
        |vpiFullName:work@lfsr_gal.INITIAL_FILL.LN
      |vpiOperand:
      \_constant: , line:43:17, endln:43:18
        |vpiParent:
        \_operation: , line:43:14, endln:43:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:43:20, endln:43:21
      |vpiParent:
      \_range: , line:43:12, endln:43:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:42:2, endln:43:24
\_int_typespec: , line:42:2, endln:43:24
\_int_typespec: , line:42:2, endln:43:24
\_int_typespec: , line:44:12, endln:44:23
  |vpiParent:
  \_parameter: (work@shalfband.NTAPS), line:44:24, endln:44:29
  |vpiRange:
  \_range: , line:44:12, endln:44:23
    |vpiParent:
    \_int_typespec: , line:44:12, endln:44:23
    |vpiLeftRange:
    \_ref_obj: (work@shalfband.NTAPS.LGNTAPS), line:44:13, endln:44:20
      |vpiParent:
      \_range: , line:44:12, endln:44:23
      |vpiName:LGNTAPS
      |vpiFullName:work@shalfband.NTAPS.LGNTAPS
    |vpiRightRange:
    \_constant: , line:44:21, endln:44:22
      |vpiParent:
      \_range: , line:44:12, endln:44:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:45:12, endln:45:17
  |vpiParent:
  \_parameter: (work@shalfband.FIXED_TAPS), line:45:19, endln:45:29
  |vpiRange:
  \_range: , line:45:12, endln:45:17
    |vpiParent:
    \_int_typespec: , line:45:12, endln:45:17
    |vpiLeftRange:
    \_constant: , line:45:13, endln:45:14
      |vpiParent:
      \_range: , line:45:12, endln:45:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:45:15, endln:45:16
      |vpiParent:
      \_range: , line:45:12, endln:45:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_string_typespec: 
\_int_typespec: , line:47:12, endln:47:17
  |vpiParent:
  \_parameter: (work@shalfband.OPT_HILBERT), line:47:19, endln:47:30
  |vpiRange:
  \_range: , line:47:12, endln:47:17
    |vpiParent:
    \_int_typespec: , line:47:12, endln:47:17
    |vpiLeftRange:
    \_constant: , line:47:13, endln:47:14
      |vpiParent:
      \_range: , line:47:12, endln:47:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:47:15, endln:47:16
      |vpiParent:
      \_range: , line:47:12, endln:47:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:51:13, endln:51:26
  |vpiParent:
  \_parameter: (work@shalfband.HALFTAPS), line:51:27, endln:51:35
  |vpiRange:
  \_range: , line:51:13, endln:51:26
    |vpiParent:
    \_int_typespec: , line:51:13, endln:51:26
    |vpiLeftRange:
    \_operation: , line:51:14, endln:51:23
      |vpiParent:
      \_range: , line:51:13, endln:51:26
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@shalfband.HALFTAPS.LGNTAPS), line:51:14, endln:51:21
        |vpiParent:
        \_operation: , line:51:14, endln:51:23
        |vpiName:LGNTAPS
        |vpiFullName:work@shalfband.HALFTAPS.LGNTAPS
      |vpiOperand:
      \_constant: , line:51:22, endln:51:23
        |vpiParent:
        \_operation: , line:51:14, endln:51:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:51:24, endln:51:25
      |vpiParent:
      \_range: , line:51:13, endln:51:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:52:13, endln:52:26
  |vpiParent:
  \_parameter: (work@shalfband.QTRTAPS), line:52:27, endln:52:34
  |vpiRange:
  \_range: , line:52:13, endln:52:26
    |vpiParent:
    \_int_typespec: , line:52:13, endln:52:26
    |vpiLeftRange:
    \_operation: , line:52:14, endln:52:23
      |vpiParent:
      \_range: , line:52:13, endln:52:26
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@shalfband.QTRTAPS.LGNTAPS), line:52:14, endln:52:21
        |vpiParent:
        \_operation: , line:52:14, endln:52:23
        |vpiName:LGNTAPS
        |vpiFullName:work@shalfband.QTRTAPS.LGNTAPS
      |vpiOperand:
      \_constant: , line:52:22, endln:52:23
        |vpiParent:
        \_operation: , line:52:14, endln:52:23
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:52:24, endln:52:25
      |vpiParent:
      \_range: , line:52:13, endln:52:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:132:3, endln:132:22
  |vpiRange:
  \_range: , line:132:7, endln:132:22
    |vpiParent:
    \_logic_typespec: , line:132:3, endln:132:22
    |vpiLeftRange:
    \_operation: , line:132:9, endln:132:18
      |vpiParent:
      \_range: , line:132:7, endln:132:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNCOEF), line:132:9, endln:132:16
        |vpiParent:
        \_operation: , line:132:9, endln:132:18
        |vpiName:LGNCOEF
      |vpiOperand:
      \_constant: , line:132:17, endln:132:18
        |vpiParent:
        \_operation: , line:132:9, endln:132:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:132:20, endln:132:21
      |vpiParent:
      \_range: , line:132:7, endln:132:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:47:2, endln:47:57
\_int_typespec: , line:47:2, endln:47:57
\_int_typespec: , line:47:2, endln:47:57
\_int_typespec: , line:48:12, endln:48:23
  |vpiParent:
  \_parameter: (work@slowfil.NTAPS), line:48:24, endln:48:29
  |vpiRange:
  \_range: , line:48:12, endln:48:23
    |vpiParent:
    \_int_typespec: , line:48:12, endln:48:23
    |vpiLeftRange:
    \_ref_obj: (work@slowfil.NTAPS.LGNTAPS), line:48:13, endln:48:20
      |vpiParent:
      \_range: , line:48:12, endln:48:23
      |vpiName:LGNTAPS
      |vpiFullName:work@slowfil.NTAPS.LGNTAPS
    |vpiRightRange:
    \_constant: , line:48:21, endln:48:22
      |vpiParent:
      \_range: , line:48:12, endln:48:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:49:12, endln:49:17
  |vpiParent:
  \_parameter: (work@slowfil.FIXED_TAPS), line:49:19, endln:49:29
  |vpiRange:
  \_range: , line:49:12, endln:49:17
    |vpiParent:
    \_int_typespec: , line:49:12, endln:49:17
    |vpiLeftRange:
    \_constant: , line:49:13, endln:49:14
      |vpiParent:
      \_range: , line:49:12, endln:49:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:49:15, endln:49:16
      |vpiParent:
      \_range: , line:49:12, endln:49:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_string_typespec: 
\_logic_typespec: , line:110:3, endln:110:22
  |vpiRange:
  \_range: , line:110:7, endln:110:22
    |vpiParent:
    \_logic_typespec: , line:110:3, endln:110:22
    |vpiLeftRange:
    \_operation: , line:110:9, endln:110:18
      |vpiParent:
      \_range: , line:110:7, endln:110:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNTAPS), line:110:9, endln:110:16
        |vpiParent:
        \_operation: , line:110:9, endln:110:18
        |vpiName:LGNTAPS
      |vpiOperand:
      \_constant: , line:110:17, endln:110:18
        |vpiParent:
        \_operation: , line:110:9, endln:110:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:20, endln:110:21
      |vpiParent:
      \_range: , line:110:7, endln:110:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:5:2, endln:5:47
\_int_typespec: , line:5:2, endln:5:47
\_int_typespec: , line:7:12, endln:7:17
  |vpiParent:
  \_parameter: (work@slowfil_fixedtaps.FIXED_TAPS), line:7:19, endln:7:29
  |vpiRange:
  \_range: , line:7:12, endln:7:17
    |vpiParent:
    \_int_typespec: , line:7:12, endln:7:17
    |vpiLeftRange:
    \_constant: , line:7:13, endln:7:14
      |vpiParent:
      \_range: , line:7:12, endln:7:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:15, endln:7:16
      |vpiParent:
      \_range: , line:7:12, endln:7:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:50:2, endln:50:57
\_int_typespec: , line:50:2, endln:50:57
\_int_typespec: , line:50:2, endln:50:57
\_int_typespec: , line:51:12, endln:51:23
  |vpiParent:
  \_parameter: (work@slowfil_srl.NTAPS), line:51:24, endln:51:29
  |vpiRange:
  \_range: , line:51:12, endln:51:23
    |vpiParent:
    \_int_typespec: , line:51:12, endln:51:23
    |vpiLeftRange:
    \_ref_obj: (work@slowfil_srl.NTAPS.LGNTAPS), line:51:13, endln:51:20
      |vpiParent:
      \_range: , line:51:12, endln:51:23
      |vpiName:LGNTAPS
      |vpiFullName:work@slowfil_srl.NTAPS.LGNTAPS
    |vpiRightRange:
    \_constant: , line:51:21, endln:51:22
      |vpiParent:
      \_range: , line:51:12, endln:51:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:52:12, endln:52:17
  |vpiParent:
  \_parameter: (work@slowfil_srl.FIXED_TAPS), line:52:19, endln:52:29
  |vpiRange:
  \_range: , line:52:12, endln:52:17
    |vpiParent:
    \_int_typespec: , line:52:12, endln:52:17
    |vpiLeftRange:
    \_constant: , line:52:13, endln:52:14
      |vpiParent:
      \_range: , line:52:12, endln:52:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:52:15, endln:52:16
      |vpiParent:
      \_range: , line:52:12, endln:52:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_string_typespec: 
\_logic_typespec: , line:113:3, endln:113:22
  |vpiRange:
  \_range: , line:113:7, endln:113:22
    |vpiParent:
    \_logic_typespec: , line:113:3, endln:113:22
    |vpiLeftRange:
    \_operation: , line:113:9, endln:113:18
      |vpiParent:
      \_range: , line:113:7, endln:113:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNTAPS), line:113:9, endln:113:16
        |vpiParent:
        \_operation: , line:113:9, endln:113:18
        |vpiName:LGNTAPS
      |vpiOperand:
      \_constant: , line:113:17, endln:113:18
        |vpiParent:
        \_operation: , line:113:9, endln:113:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:113:20, endln:113:21
      |vpiParent:
      \_range: , line:113:7, endln:113:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:5:2, endln:5:47
\_int_typespec: , line:5:2, endln:5:47
\_int_typespec: , line:7:12, endln:7:17
  |vpiParent:
  \_parameter: (work@slowfil_srl_fixedtaps.FIXED_TAPS), line:7:19, endln:7:29
  |vpiRange:
  \_range: , line:7:12, endln:7:17
    |vpiParent:
    \_int_typespec: , line:7:12, endln:7:17
    |vpiLeftRange:
    \_constant: , line:7:13, endln:7:14
      |vpiParent:
      \_range: , line:7:12, endln:7:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:15, endln:7:16
      |vpiParent:
      \_range: , line:7:12, endln:7:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:46:2, endln:47:24
\_int_typespec: , line:46:2, endln:47:24
\_int_typespec: , line:46:2, endln:47:24
\_int_typespec: , line:48:12, endln:48:23
  |vpiParent:
  \_parameter: (work@slowsymf.NTAPS), line:48:24, endln:48:29
  |vpiRange:
  \_range: , line:48:12, endln:48:23
    |vpiParent:
    \_int_typespec: , line:48:12, endln:48:23
    |vpiLeftRange:
    \_ref_obj: (work@slowsymf.NTAPS.LGNTAPS), line:48:13, endln:48:20
      |vpiParent:
      \_range: , line:48:12, endln:48:23
      |vpiName:LGNTAPS
      |vpiFullName:work@slowsymf.NTAPS.LGNTAPS
    |vpiRightRange:
    \_constant: , line:48:21, endln:48:22
      |vpiParent:
      \_range: , line:48:12, endln:48:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:49:12, endln:49:17
  |vpiParent:
  \_parameter: (work@slowsymf.FIXED_TAPS), line:49:19, endln:49:29
  |vpiRange:
  \_range: , line:49:12, endln:49:17
    |vpiParent:
    \_int_typespec: , line:49:12, endln:49:17
    |vpiLeftRange:
    \_constant: , line:49:13, endln:49:14
      |vpiParent:
      \_range: , line:49:12, endln:49:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:49:15, endln:49:16
      |vpiParent:
      \_range: , line:49:12, endln:49:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_string_typespec: 
\_int_typespec: , line:53:13, endln:53:26
  |vpiParent:
  \_parameter: (work@slowsymf.HALFTAPS), line:53:27, endln:53:35
  |vpiRange:
  \_range: , line:53:13, endln:53:26
    |vpiParent:
    \_int_typespec: , line:53:13, endln:53:26
    |vpiLeftRange:
    \_operation: , line:53:14, endln:53:23
      |vpiParent:
      \_range: , line:53:13, endln:53:26
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@slowsymf.HALFTAPS.LGNTAPS), line:53:14, endln:53:21
        |vpiParent:
        \_operation: , line:53:14, endln:53:23
        |vpiName:LGNTAPS
        |vpiFullName:work@slowsymf.HALFTAPS.LGNTAPS
      |vpiOperand:
      \_constant: , line:53:22, endln:53:23
        |vpiParent:
        \_operation: , line:53:14, endln:53:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:24, endln:53:25
      |vpiParent:
      \_range: , line:53:13, endln:53:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:116:3, endln:116:21
  |vpiRange:
  \_range: , line:116:7, endln:116:21
    |vpiParent:
    \_logic_typespec: , line:116:3, endln:116:21
    |vpiLeftRange:
    \_operation: , line:116:9, endln:116:17
      |vpiParent:
      \_range: , line:116:7, endln:116:21
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNMEM), line:116:9, endln:116:15
        |vpiParent:
        \_operation: , line:116:9, endln:116:17
        |vpiName:LGNMEM
      |vpiOperand:
      \_constant: , line:116:16, endln:116:17
        |vpiParent:
        \_operation: , line:116:9, endln:116:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:116:19, endln:116:20
      |vpiParent:
      \_range: , line:116:7, endln:116:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:48:2, endln:48:19
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:1:3, endln:27:11
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_int_typespec: , line:6:14, endln:6:17
  |vpiSigned:1
\_int_typespec: , line:18:14, endln:18:17
  |vpiSigned:1
\_int_typespec: , line:24:14, endln:24:17
  |vpiSigned:1
\_class_typespec: , line:34:21, endln:34:28
  |vpiClassDefn:
  \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:30:3, endln:52:11
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysDsp/builtin.sv, line:55:3, endln:69:11
\_int_typespec: , line:57:18, endln:57:21
  |vpiSigned:1
\_int_typespec: , line:60:14, endln:60:17
  |vpiSigned:1
\_int_typespec: , line:63:14, endln:63:17
  |vpiSigned:1
\_int_typespec: , line:66:14, endln:66:17
  |vpiSigned:1
\_int_typespec: , line:66:26, endln:66:29
  |vpiSigned:1
\_logic_typespec: , line:84:8, endln:84:12
\_logic_typespec: , line:84:8, endln:84:12
\_logic_typespec: , line:86:8, endln:86:26
  |vpiRange:
  \_range: , line:86:13, endln:86:26
    |vpiParent:
    \_logic_typespec: , line:86:8, endln:86:26
    |vpiLeftRange:
    \_operation: , line:86:15, endln:86:22
      |vpiParent:
      \_range: , line:86:13, endln:86:26
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGMEM), line:86:15, endln:86:20
        |vpiParent:
        \_operation: , line:86:15, endln:86:22
        |vpiName:LGMEM
      |vpiOperand:
      \_constant: , line:86:21, endln:86:22
        |vpiParent:
        \_operation: , line:86:15, endln:86:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:86:24, endln:86:25
      |vpiParent:
      \_range: , line:86:13, endln:86:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:88:8, endln:88:12
\_logic_typespec: , line:89:8, endln:89:23
  |vpiRange:
  \_range: , line:89:13, endln:89:23
    |vpiParent:
    \_logic_typespec: , line:89:8, endln:89:23
    |vpiLeftRange:
    \_operation: , line:89:15, endln:89:19
      |vpiParent:
      \_range: , line:89:13, endln:89:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:89:15, endln:89:17
        |vpiParent:
        \_operation: , line:89:15, endln:89:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:89:18, endln:89:19
        |vpiParent:
        \_operation: , line:89:15, endln:89:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:89:21, endln:89:22
      |vpiParent:
      \_range: , line:89:13, endln:89:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:90:9, endln:90:23
  |vpiRange:
  \_range: , line:90:13, endln:90:23
    |vpiParent:
    \_logic_typespec: , line:90:9, endln:90:23
    |vpiLeftRange:
    \_operation: , line:90:15, endln:90:19
      |vpiParent:
      \_range: , line:90:13, endln:90:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:90:15, endln:90:17
        |vpiParent:
        \_operation: , line:90:15, endln:90:19
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:90:18, endln:90:19
        |vpiParent:
        \_operation: , line:90:15, endln:90:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:90:21, endln:90:22
      |vpiParent:
      \_range: , line:90:13, endln:90:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:92:2, endln:92:5
\_logic_typespec: , line:93:2, endln:93:19
  |vpiRange:
  \_range: , line:93:6, endln:93:19
    |vpiParent:
    \_logic_typespec: , line:93:2, endln:93:19
    |vpiLeftRange:
    \_operation: , line:93:8, endln:93:15
      |vpiParent:
      \_range: , line:93:6, endln:93:19
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGMEM), line:93:8, endln:93:13
        |vpiParent:
        \_operation: , line:93:8, endln:93:15
        |vpiName:LGMEM
      |vpiOperand:
      \_constant: , line:93:14, endln:93:15
        |vpiParent:
        \_operation: , line:93:8, endln:93:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:93:17, endln:93:18
      |vpiParent:
      \_range: , line:93:6, endln:93:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:93:2, endln:93:19
  |vpiRange:
  \_range: , line:93:6, endln:93:19
    |vpiParent:
    \_logic_typespec: , line:93:2, endln:93:19
    |vpiLeftRange:
    \_operation: , line:93:8, endln:93:15
      |vpiParent:
      \_range: , line:93:6, endln:93:19
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGMEM), line:93:8, endln:93:13
        |vpiParent:
        \_operation: , line:93:8, endln:93:15
        |vpiName:LGMEM
      |vpiOperand:
      \_constant: , line:93:14, endln:93:15
        |vpiParent:
        \_operation: , line:93:8, endln:93:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:93:17, endln:93:18
      |vpiParent:
      \_range: , line:93:6, endln:93:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:94:2, endln:94:39
  |vpiRange:
  \_range: , line:94:6, endln:94:16
    |vpiParent:
    \_logic_typespec: , line:94:2, endln:94:39
    |vpiLeftRange:
    \_operation: , line:94:8, endln:94:12
      |vpiParent:
      \_range: , line:94:6, endln:94:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:94:8, endln:94:10
        |vpiParent:
        \_operation: , line:94:8, endln:94:12
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:94:11, endln:94:12
        |vpiParent:
        \_operation: , line:94:8, endln:94:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:94:14, endln:94:15
      |vpiParent:
      \_range: , line:94:6, endln:94:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:95:2, endln:95:16
  |vpiRange:
  \_range: , line:95:6, endln:95:16
    |vpiParent:
    \_logic_typespec: , line:95:2, endln:95:16
    |vpiLeftRange:
    \_operation: , line:95:8, endln:95:12
      |vpiParent:
      \_range: , line:95:6, endln:95:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:95:8, endln:95:10
        |vpiParent:
        \_operation: , line:95:8, endln:95:12
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:95:11, endln:95:12
        |vpiParent:
        \_operation: , line:95:8, endln:95:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:95:14, endln:95:15
      |vpiParent:
      \_range: , line:95:6, endln:95:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:95:2, endln:95:16
  |vpiRange:
  \_range: , line:95:6, endln:95:16
    |vpiParent:
    \_logic_typespec: , line:95:2, endln:95:16
    |vpiLeftRange:
    \_operation: , line:95:8, endln:95:12
      |vpiParent:
      \_range: , line:95:6, endln:95:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:95:8, endln:95:10
        |vpiParent:
        \_operation: , line:95:8, endln:95:12
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:95:11, endln:95:12
        |vpiParent:
        \_operation: , line:95:8, endln:95:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:95:14, endln:95:15
      |vpiParent:
      \_range: , line:95:6, endln:95:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:96:2, endln:96:12
  |vpiRange:
  \_range: , line:96:6, endln:96:12
    |vpiParent:
    \_logic_typespec: , line:96:2, endln:96:12
    |vpiLeftRange:
    \_ref_obj: (IW), line:96:7, endln:96:9
      |vpiParent:
      \_range: , line:96:6, endln:96:12
      |vpiName:IW
    |vpiRightRange:
    \_constant: , line:96:10, endln:96:11
      |vpiParent:
      \_range: , line:96:6, endln:96:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:97:2, endln:97:22
  |vpiRange:
  \_range: , line:97:6, endln:97:22
    |vpiParent:
    \_logic_typespec: , line:97:2, endln:97:22
    |vpiLeftRange:
    \_operation: , line:97:8, endln:97:18
      |vpiParent:
      \_range: , line:97:6, endln:97:22
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:97:8, endln:97:16
        |vpiParent:
        \_operation: , line:97:8, endln:97:18
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (IW), line:97:8, endln:97:10
          |vpiParent:
          \_operation: , line:97:8, endln:97:16
          |vpiName:IW
        |vpiOperand:
        \_ref_obj: (LGMEM), line:97:11, endln:97:16
          |vpiParent:
          \_operation: , line:97:8, endln:97:16
          |vpiName:LGMEM
      |vpiOperand:
      \_constant: , line:97:17, endln:97:18
        |vpiParent:
        \_operation: , line:97:8, endln:97:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:97:20, endln:97:21
      |vpiParent:
      \_range: , line:97:6, endln:97:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:112:2, endln:112:20
  |vpiRange:
  \_range: , line:112:7, endln:112:20
    |vpiParent:
    \_logic_typespec: , line:112:2, endln:112:20
    |vpiLeftRange:
    \_operation: , line:112:9, endln:112:16
      |vpiParent:
      \_range: , line:112:7, endln:112:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGMEM), line:112:9, endln:112:14
        |vpiParent:
        \_operation: , line:112:9, endln:112:16
        |vpiName:LGMEM
      |vpiOperand:
      \_constant: , line:112:15, endln:112:16
        |vpiParent:
        \_operation: , line:112:9, endln:112:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:18, endln:112:19
      |vpiParent:
      \_range: , line:112:7, endln:112:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:196:2, endln:196:23
  |vpiRange:
  \_range: , line:196:7, endln:196:23
    |vpiParent:
    \_logic_typespec: , line:196:2, endln:196:23
    |vpiLeftRange:
    \_operation: , line:196:9, endln:196:19
      |vpiParent:
      \_range: , line:196:7, endln:196:23
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:196:9, endln:196:17
        |vpiParent:
        \_operation: , line:196:9, endln:196:19
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (IW), line:196:9, endln:196:11
          |vpiParent:
          \_operation: , line:196:9, endln:196:17
          |vpiName:IW
        |vpiOperand:
        \_ref_obj: (LGMEM), line:196:12, endln:196:17
          |vpiParent:
          \_operation: , line:196:9, endln:196:17
          |vpiName:LGMEM
      |vpiOperand:
      \_constant: , line:196:18, endln:196:19
        |vpiParent:
        \_operation: , line:196:9, endln:196:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:196:21, endln:196:22
      |vpiParent:
      \_range: , line:196:7, endln:196:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:65:11, endln:65:11
\_logic_typespec: , line:65:11, endln:65:11
\_logic_typespec: , line:66:8, endln:66:26
  |vpiRange:
  \_range: , line:66:13, endln:66:26
    |vpiParent:
    \_logic_typespec: , line:66:8, endln:66:26
    |vpiLeftRange:
    \_operation: , line:66:15, endln:66:22
      |vpiParent:
      \_range: , line:66:13, endln:66:26
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGDLY), line:66:15, endln:66:20
        |vpiParent:
        \_operation: , line:66:15, endln:66:22
        |vpiName:LGDLY
      |vpiOperand:
      \_constant: , line:66:21, endln:66:22
        |vpiParent:
        \_operation: , line:66:15, endln:66:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:66:24, endln:66:25
      |vpiParent:
      \_range: , line:66:13, endln:66:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:67:8, endln:67:12
\_logic_typespec: , line:68:8, endln:68:23
  |vpiRange:
  \_range: , line:68:13, endln:68:23
    |vpiParent:
    \_logic_typespec: , line:68:8, endln:68:23
    |vpiLeftRange:
    \_operation: , line:68:15, endln:68:19
      |vpiParent:
      \_range: , line:68:13, endln:68:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DW), line:68:15, endln:68:17
        |vpiParent:
        \_operation: , line:68:15, endln:68:19
        |vpiName:DW
      |vpiOperand:
      \_constant: , line:68:18, endln:68:19
        |vpiParent:
        \_operation: , line:68:15, endln:68:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:68:21, endln:68:22
      |vpiParent:
      \_range: , line:68:13, endln:68:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:69:9, endln:69:23
  |vpiRange:
  \_range: , line:69:13, endln:69:23
    |vpiParent:
    \_logic_typespec: , line:69:9, endln:69:23
    |vpiLeftRange:
    \_operation: , line:69:15, endln:69:19
      |vpiParent:
      \_range: , line:69:13, endln:69:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DW), line:69:15, endln:69:17
        |vpiParent:
        \_operation: , line:69:15, endln:69:19
        |vpiName:DW
      |vpiOperand:
      \_constant: , line:69:18, endln:69:19
        |vpiParent:
        \_operation: , line:69:15, endln:69:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:69:21, endln:69:22
      |vpiParent:
      \_range: , line:69:13, endln:69:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:69:9, endln:69:23
  |vpiRange:
  \_range: , line:69:13, endln:69:23
    |vpiParent:
    \_logic_typespec: , line:69:9, endln:69:23
    |vpiLeftRange:
    \_operation: , line:69:15, endln:69:19
      |vpiParent:
      \_range: , line:69:13, endln:69:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DW), line:69:15, endln:69:17
        |vpiParent:
        \_operation: , line:69:15, endln:69:19
        |vpiName:DW
      |vpiOperand:
      \_constant: , line:69:18, endln:69:19
        |vpiParent:
        \_operation: , line:69:15, endln:69:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:69:21, endln:69:22
      |vpiParent:
      \_range: , line:69:13, endln:69:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:71:2, endln:71:19
  |vpiRange:
  \_range: , line:71:6, endln:71:19
    |vpiParent:
    \_logic_typespec: , line:71:2, endln:71:19
    |vpiLeftRange:
    \_operation: , line:71:8, endln:71:15
      |vpiParent:
      \_range: , line:71:6, endln:71:19
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGDLY), line:71:8, endln:71:13
        |vpiParent:
        \_operation: , line:71:8, endln:71:15
        |vpiName:LGDLY
      |vpiOperand:
      \_constant: , line:71:14, endln:71:15
        |vpiParent:
        \_operation: , line:71:8, endln:71:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:71:17, endln:71:18
      |vpiParent:
      \_range: , line:71:6, endln:71:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:71:2, endln:71:19
  |vpiRange:
  \_range: , line:71:6, endln:71:19
    |vpiParent:
    \_logic_typespec: , line:71:2, endln:71:19
    |vpiLeftRange:
    \_operation: , line:71:8, endln:71:15
      |vpiParent:
      \_range: , line:71:6, endln:71:19
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGDLY), line:71:8, endln:71:13
        |vpiParent:
        \_operation: , line:71:8, endln:71:15
        |vpiName:LGDLY
      |vpiOperand:
      \_constant: , line:71:14, endln:71:15
        |vpiParent:
        \_operation: , line:71:8, endln:71:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:71:17, endln:71:18
      |vpiParent:
      \_range: , line:71:6, endln:71:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:72:2, endln:72:20
  |vpiRange:
  \_range: , line:72:7, endln:72:20
    |vpiParent:
    \_logic_typespec: , line:72:2, endln:72:20
    |vpiLeftRange:
    \_operation: , line:72:9, endln:72:16
      |vpiParent:
      \_range: , line:72:7, endln:72:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGDLY), line:72:9, endln:72:14
        |vpiParent:
        \_operation: , line:72:9, endln:72:16
        |vpiName:LGDLY
      |vpiOperand:
      \_constant: , line:72:15, endln:72:16
        |vpiParent:
        \_operation: , line:72:9, endln:72:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:72:18, endln:72:19
      |vpiParent:
      \_range: , line:72:7, endln:72:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:72:2, endln:72:20
  |vpiRange:
  \_range: , line:72:7, endln:72:20
    |vpiParent:
    \_logic_typespec: , line:72:2, endln:72:20
    |vpiLeftRange:
    \_operation: , line:72:9, endln:72:16
      |vpiParent:
      \_range: , line:72:7, endln:72:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGDLY), line:72:9, endln:72:14
        |vpiParent:
        \_operation: , line:72:9, endln:72:16
        |vpiName:LGDLY
      |vpiOperand:
      \_constant: , line:72:15, endln:72:16
        |vpiParent:
        \_operation: , line:72:9, endln:72:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:72:18, endln:72:19
      |vpiParent:
      \_range: , line:72:7, endln:72:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:73:2, endln:73:39
  |vpiRange:
  \_range: , line:73:6, endln:73:16
    |vpiParent:
    \_logic_typespec: , line:73:2, endln:73:39
    |vpiLeftRange:
    \_operation: , line:73:8, endln:73:12
      |vpiParent:
      \_range: , line:73:6, endln:73:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DW), line:73:8, endln:73:10
        |vpiParent:
        \_operation: , line:73:8, endln:73:12
        |vpiName:DW
      |vpiOperand:
      \_constant: , line:73:11, endln:73:12
        |vpiParent:
        \_operation: , line:73:8, endln:73:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:73:14, endln:73:15
      |vpiParent:
      \_range: , line:73:6, endln:73:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:74:2, endln:74:16
  |vpiRange:
  \_range: , line:74:6, endln:74:16
    |vpiParent:
    \_logic_typespec: , line:74:2, endln:74:16
    |vpiLeftRange:
    \_operation: , line:74:8, endln:74:12
      |vpiParent:
      \_range: , line:74:6, endln:74:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DW), line:74:8, endln:74:10
        |vpiParent:
        \_operation: , line:74:8, endln:74:12
        |vpiName:DW
      |vpiOperand:
      \_constant: , line:74:11, endln:74:12
        |vpiParent:
        \_operation: , line:74:8, endln:74:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:74:14, endln:74:15
      |vpiParent:
      \_range: , line:74:6, endln:74:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:76:2, endln:76:20
  |vpiRange:
  \_range: , line:76:7, endln:76:20
    |vpiParent:
    \_logic_typespec: , line:76:2, endln:76:20
    |vpiLeftRange:
    \_operation: , line:76:9, endln:76:16
      |vpiParent:
      \_range: , line:76:7, endln:76:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGDLY), line:76:9, endln:76:14
        |vpiParent:
        \_operation: , line:76:9, endln:76:16
        |vpiName:LGDLY
      |vpiOperand:
      \_constant: , line:76:15, endln:76:16
        |vpiParent:
        \_operation: , line:76:9, endln:76:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:76:18, endln:76:19
      |vpiParent:
      \_range: , line:76:7, endln:76:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:43:8, endln:43:12
\_logic_typespec: , line:43:8, endln:43:12
\_logic_typespec: , line:43:8, endln:43:12
\_logic_typespec: , line:45:8, endln:45:12
\_logic_typespec: , line:46:8, endln:46:23
  |vpiRange:
  \_range: , line:46:13, endln:46:23
    |vpiParent:
    \_logic_typespec: , line:46:8, endln:46:23
    |vpiLeftRange:
    \_operation: , line:46:15, endln:46:19
      |vpiParent:
      \_range: , line:46:13, endln:46:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DW), line:46:15, endln:46:17
        |vpiParent:
        \_operation: , line:46:15, endln:46:19
        |vpiName:DW
      |vpiOperand:
      \_constant: , line:46:18, endln:46:19
        |vpiParent:
        \_operation: , line:46:15, endln:46:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:46:21, endln:46:22
      |vpiParent:
      \_range: , line:46:13, endln:46:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:46:8, endln:46:23
  |vpiRange:
  \_range: , line:46:13, endln:46:23
    |vpiParent:
    \_logic_typespec: , line:46:8, endln:46:23
    |vpiLeftRange:
    \_operation: , line:46:15, endln:46:19
      |vpiParent:
      \_range: , line:46:13, endln:46:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DW), line:46:15, endln:46:17
        |vpiParent:
        \_operation: , line:46:15, endln:46:19
        |vpiName:DW
      |vpiOperand:
      \_constant: , line:46:18, endln:46:19
        |vpiParent:
        \_operation: , line:46:15, endln:46:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:46:21, endln:46:22
      |vpiParent:
      \_range: , line:46:13, endln:46:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:48:9, endln:48:12
\_logic_typespec: , line:49:9, endln:49:23
  |vpiRange:
  \_range: , line:49:13, endln:49:23
    |vpiParent:
    \_logic_typespec: , line:49:9, endln:49:23
    |vpiLeftRange:
    \_operation: , line:49:15, endln:49:19
      |vpiParent:
      \_range: , line:49:13, endln:49:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DW), line:49:15, endln:49:17
        |vpiParent:
        \_operation: , line:49:15, endln:49:19
        |vpiName:DW
      |vpiOperand:
      \_constant: , line:49:18, endln:49:19
        |vpiParent:
        \_operation: , line:49:15, endln:49:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:49:21, endln:49:22
      |vpiParent:
      \_range: , line:49:13, endln:49:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:51:8, endln:51:12
\_logic_typespec: , line:51:8, endln:51:12
\_logic_typespec: , line:53:8, endln:53:12
\_logic_typespec: , line:54:8, endln:54:23
  |vpiRange:
  \_range: , line:54:13, endln:54:23
    |vpiParent:
    \_logic_typespec: , line:54:8, endln:54:23
    |vpiLeftRange:
    \_operation: , line:54:15, endln:54:19
      |vpiParent:
      \_range: , line:54:13, endln:54:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:54:15, endln:54:17
        |vpiParent:
        \_operation: , line:54:15, endln:54:19
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:54:18, endln:54:19
        |vpiParent:
        \_operation: , line:54:15, endln:54:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:54:21, endln:54:22
      |vpiParent:
      \_range: , line:54:13, endln:54:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:56:8, endln:56:12
\_logic_typespec: , line:57:8, endln:57:23
  |vpiRange:
  \_range: , line:57:13, endln:57:23
    |vpiParent:
    \_logic_typespec: , line:57:8, endln:57:23
    |vpiLeftRange:
    \_operation: , line:57:15, endln:57:19
      |vpiParent:
      \_range: , line:57:13, endln:57:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:57:15, endln:57:17
        |vpiParent:
        \_operation: , line:57:15, endln:57:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:57:18, endln:57:19
        |vpiParent:
        \_operation: , line:57:15, endln:57:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:57:21, endln:57:22
      |vpiParent:
      \_range: , line:57:13, endln:57:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:58:9, endln:58:24
  |vpiRange:
  \_range: , line:58:14, endln:58:24
    |vpiParent:
    \_logic_typespec: , line:58:9, endln:58:24
    |vpiLeftRange:
    \_operation: , line:58:16, endln:58:20
      |vpiParent:
      \_range: , line:58:14, endln:58:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:58:16, endln:58:18
        |vpiParent:
        \_operation: , line:58:16, endln:58:20
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:58:19, endln:58:20
        |vpiParent:
        \_operation: , line:58:16, endln:58:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:58:22, endln:58:23
      |vpiParent:
      \_range: , line:58:14, endln:58:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:60:2, endln:60:32
  |vpiRange:
  \_range: , line:60:7, endln:60:17
    |vpiParent:
    \_logic_typespec: , line:60:2, endln:60:32
    |vpiLeftRange:
    \_operation: , line:60:9, endln:60:13
      |vpiParent:
      \_range: , line:60:7, endln:60:17
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:60:9, endln:60:11
        |vpiParent:
        \_operation: , line:60:9, endln:60:13
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:60:12, endln:60:13
        |vpiParent:
        \_operation: , line:60:9, endln:60:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:60:15, endln:60:16
      |vpiParent:
      \_range: , line:60:7, endln:60:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:61:2, endln:61:34
  |vpiRange:
  \_range: , line:61:7, endln:61:17
    |vpiParent:
    \_logic_typespec: , line:61:2, endln:61:34
    |vpiLeftRange:
    \_operation: , line:61:9, endln:61:13
      |vpiParent:
      \_range: , line:61:7, endln:61:17
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:61:9, endln:61:11
        |vpiParent:
        \_operation: , line:61:9, endln:61:13
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:61:12, endln:61:13
        |vpiParent:
        \_operation: , line:61:9, endln:61:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:61:15, endln:61:16
      |vpiParent:
      \_range: , line:61:7, endln:61:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:62:2, endln:62:34
  |vpiRange:
  \_range: , line:62:7, endln:62:17
    |vpiParent:
    \_logic_typespec: , line:62:2, endln:62:34
    |vpiLeftRange:
    \_operation: , line:62:9, endln:62:13
      |vpiParent:
      \_range: , line:62:7, endln:62:17
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:62:9, endln:62:11
        |vpiParent:
        \_operation: , line:62:9, endln:62:13
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:62:12, endln:62:13
        |vpiParent:
        \_operation: , line:62:9, endln:62:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:15, endln:62:16
      |vpiParent:
      \_range: , line:62:7, endln:62:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:63:2, endln:63:34
  |vpiRange:
  \_range: , line:63:7, endln:63:17
    |vpiParent:
    \_logic_typespec: , line:63:2, endln:63:34
    |vpiLeftRange:
    \_operation: , line:63:9, endln:63:13
      |vpiParent:
      \_range: , line:63:7, endln:63:17
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:63:9, endln:63:11
        |vpiParent:
        \_operation: , line:63:9, endln:63:13
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:63:12, endln:63:13
        |vpiParent:
        \_operation: , line:63:9, endln:63:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:63:15, endln:63:16
      |vpiParent:
      \_range: , line:63:7, endln:63:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:64:2, endln:64:6
\_logic_typespec: , line:115:2, endln:115:15
  |vpiRange:
  \_range: , line:115:7, endln:115:15
    |vpiParent:
    \_logic_typespec: , line:115:2, endln:115:15
    |vpiLeftRange:
    \_ref_obj: (TW), line:115:9, endln:115:11
      |vpiParent:
      \_range: , line:115:7, endln:115:15
      |vpiName:TW
    |vpiRightRange:
    \_constant: , line:115:13, endln:115:14
      |vpiParent:
      \_range: , line:115:7, endln:115:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:8, endln:8:12
\_logic_typespec: , line:8:8, endln:8:12
\_logic_typespec: , line:10:8, endln:10:12
\_logic_typespec: , line:11:8, endln:11:23
  |vpiRange:
  \_range: , line:11:13, endln:11:23
    |vpiParent:
    \_logic_typespec: , line:11:8, endln:11:23
    |vpiLeftRange:
    \_operation: , line:11:15, endln:11:19
      |vpiParent:
      \_range: , line:11:13, endln:11:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:11:15, endln:11:17
        |vpiParent:
        \_operation: , line:11:15, endln:11:19
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:11:18, endln:11:19
        |vpiParent:
        \_operation: , line:11:15, endln:11:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:21, endln:11:22
      |vpiParent:
      \_range: , line:11:13, endln:11:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:8, endln:13:12
\_logic_typespec: , line:14:8, endln:14:23
  |vpiRange:
  \_range: , line:14:13, endln:14:23
    |vpiParent:
    \_logic_typespec: , line:14:8, endln:14:23
    |vpiLeftRange:
    \_operation: , line:14:15, endln:14:19
      |vpiParent:
      \_range: , line:14:13, endln:14:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:14:15, endln:14:17
        |vpiParent:
        \_operation: , line:14:15, endln:14:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:14:18, endln:14:19
        |vpiParent:
        \_operation: , line:14:15, endln:14:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:21, endln:14:22
      |vpiParent:
      \_range: , line:14:13, endln:14:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:9, endln:15:24
  |vpiRange:
  \_range: , line:15:14, endln:15:24
    |vpiParent:
    \_logic_typespec: , line:15:9, endln:15:24
    |vpiLeftRange:
    \_operation: , line:15:16, endln:15:20
      |vpiParent:
      \_range: , line:15:14, endln:15:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:15:16, endln:15:18
        |vpiParent:
        \_operation: , line:15:16, endln:15:20
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:15:19, endln:15:20
        |vpiParent:
        \_operation: , line:15:16, endln:15:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:22, endln:15:23
      |vpiParent:
      \_range: , line:15:14, endln:15:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:8, endln:8:12
\_logic_typespec: , line:8:8, endln:8:12
\_logic_typespec: , line:10:8, endln:10:12
\_logic_typespec: , line:11:8, endln:11:23
  |vpiRange:
  \_range: , line:11:13, endln:11:23
    |vpiParent:
    \_logic_typespec: , line:11:8, endln:11:23
    |vpiLeftRange:
    \_operation: , line:11:15, endln:11:19
      |vpiParent:
      \_range: , line:11:13, endln:11:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:11:15, endln:11:17
        |vpiParent:
        \_operation: , line:11:15, endln:11:19
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:11:18, endln:11:19
        |vpiParent:
        \_operation: , line:11:15, endln:11:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:21, endln:11:22
      |vpiParent:
      \_range: , line:11:13, endln:11:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:8, endln:13:12
\_logic_typespec: , line:14:8, endln:14:23
  |vpiRange:
  \_range: , line:14:13, endln:14:23
    |vpiParent:
    \_logic_typespec: , line:14:8, endln:14:23
    |vpiLeftRange:
    \_operation: , line:14:15, endln:14:19
      |vpiParent:
      \_range: , line:14:13, endln:14:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:14:15, endln:14:17
        |vpiParent:
        \_operation: , line:14:15, endln:14:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:14:18, endln:14:19
        |vpiParent:
        \_operation: , line:14:15, endln:14:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:21, endln:14:22
      |vpiParent:
      \_range: , line:14:13, endln:14:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:9, endln:15:24
  |vpiRange:
  \_range: , line:15:14, endln:15:24
    |vpiParent:
    \_logic_typespec: , line:15:9, endln:15:24
    |vpiLeftRange:
    \_operation: , line:15:16, endln:15:20
      |vpiParent:
      \_range: , line:15:14, endln:15:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:15:16, endln:15:18
        |vpiParent:
        \_operation: , line:15:16, endln:15:20
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:15:19, endln:15:20
        |vpiParent:
        \_operation: , line:15:16, endln:15:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:22, endln:15:23
      |vpiParent:
      \_range: , line:15:14, endln:15:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:62:8, endln:62:12
\_logic_typespec: , line:62:8, endln:62:12
\_logic_typespec: , line:64:8, endln:64:12
\_logic_typespec: , line:65:8, endln:65:23
  |vpiRange:
  \_range: , line:65:13, endln:65:23
    |vpiParent:
    \_logic_typespec: , line:65:8, endln:65:23
    |vpiLeftRange:
    \_operation: , line:65:15, endln:65:19
      |vpiParent:
      \_range: , line:65:13, endln:65:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:65:15, endln:65:17
        |vpiParent:
        \_operation: , line:65:15, endln:65:19
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:65:18, endln:65:19
        |vpiParent:
        \_operation: , line:65:15, endln:65:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:65:21, endln:65:22
      |vpiParent:
      \_range: , line:65:13, endln:65:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:66:9, endln:66:31
  |vpiRange:
  \_range: , line:66:21, endln:66:31
    |vpiParent:
    \_logic_typespec: , line:66:9, endln:66:31
    |vpiLeftRange:
    \_operation: , line:66:23, endln:66:27
      |vpiParent:
      \_range: , line:66:21, endln:66:31
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:66:23, endln:66:25
        |vpiParent:
        \_operation: , line:66:23, endln:66:27
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:66:26, endln:66:27
        |vpiParent:
        \_operation: , line:66:23, endln:66:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:66:29, endln:66:30
      |vpiParent:
      \_range: , line:66:21, endln:66:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:68:8, endln:68:12
\_logic_typespec: , line:69:8, endln:69:30
  |vpiRange:
  \_range: , line:69:20, endln:69:30
    |vpiParent:
    \_logic_typespec: , line:69:8, endln:69:30
    |vpiLeftRange:
    \_operation: , line:69:22, endln:69:26
      |vpiParent:
      \_range: , line:69:20, endln:69:30
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:69:22, endln:69:24
        |vpiParent:
        \_operation: , line:69:22, endln:69:26
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:69:25, endln:69:26
        |vpiParent:
        \_operation: , line:69:22, endln:69:26
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:69:28, endln:69:29
      |vpiParent:
      \_range: , line:69:20, endln:69:30
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:70:9, endln:70:23
  |vpiRange:
  \_range: , line:70:13, endln:70:23
    |vpiParent:
    \_logic_typespec: , line:70:9, endln:70:23
    |vpiLeftRange:
    \_operation: , line:70:15, endln:70:19
      |vpiParent:
      \_range: , line:70:13, endln:70:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:70:15, endln:70:17
        |vpiParent:
        \_operation: , line:70:15, endln:70:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:70:18, endln:70:19
        |vpiParent:
        \_operation: , line:70:15, endln:70:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:70:21, endln:70:22
      |vpiParent:
      \_range: , line:70:13, endln:70:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:72:8, endln:72:23
  |vpiRange:
  \_range: , line:72:13, endln:72:23
    |vpiParent:
    \_logic_typespec: , line:72:8, endln:72:23
    |vpiLeftRange:
    \_operation: , line:72:15, endln:72:19
      |vpiParent:
      \_range: , line:72:13, endln:72:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:72:15, endln:72:17
        |vpiParent:
        \_operation: , line:72:15, endln:72:19
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:72:18, endln:72:19
        |vpiParent:
        \_operation: , line:72:15, endln:72:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:72:21, endln:72:22
      |vpiParent:
      \_range: , line:72:13, endln:72:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:73:9, endln:73:23
  |vpiRange:
  \_range: , line:73:13, endln:73:23
    |vpiParent:
    \_logic_typespec: , line:73:9, endln:73:23
    |vpiLeftRange:
    \_operation: , line:73:15, endln:73:19
      |vpiParent:
      \_range: , line:73:13, endln:73:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:73:15, endln:73:17
        |vpiParent:
        \_operation: , line:73:15, endln:73:19
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:73:18, endln:73:19
        |vpiParent:
        \_operation: , line:73:15, endln:73:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:73:21, endln:73:22
      |vpiParent:
      \_range: , line:73:13, endln:73:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:76:2, endln:76:17
  |vpiRange:
  \_range: , line:76:7, endln:76:17
    |vpiParent:
    \_logic_typespec: , line:76:2, endln:76:17
    |vpiLeftRange:
    \_operation: , line:76:9, endln:76:13
      |vpiParent:
      \_range: , line:76:7, endln:76:17
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:76:9, endln:76:11
        |vpiParent:
        \_operation: , line:76:9, endln:76:13
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:76:12, endln:76:13
        |vpiParent:
        \_operation: , line:76:9, endln:76:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:76:15, endln:76:16
      |vpiParent:
      \_range: , line:76:7, endln:76:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:77:2, endln:77:26
  |vpiRange:
  \_range: , line:77:13, endln:77:26
    |vpiParent:
    \_logic_typespec: , line:77:2, endln:77:26
    |vpiLeftRange:
    \_operation: , line:77:15, endln:77:22
      |vpiParent:
      \_range: , line:77:13, endln:77:26
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:77:15, endln:77:20
        |vpiParent:
        \_operation: , line:77:15, endln:77:22
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (TW), line:77:15, endln:77:17
          |vpiParent:
          \_operation: , line:77:15, endln:77:20
          |vpiName:TW
        |vpiOperand:
        \_ref_obj: (IW), line:77:18, endln:77:20
          |vpiParent:
          \_operation: , line:77:15, endln:77:20
          |vpiName:IW
      |vpiOperand:
      \_constant: , line:77:21, endln:77:22
        |vpiParent:
        \_operation: , line:77:15, endln:77:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:77:24, endln:77:25
      |vpiParent:
      \_range: , line:77:13, endln:77:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:155:2, endln:155:6
\_logic_typespec: , line:44:8, endln:44:12
\_logic_typespec: , line:44:8, endln:44:12
\_logic_typespec: , line:46:8, endln:46:12
\_logic_typespec: , line:47:8, endln:47:23
  |vpiRange:
  \_range: , line:47:13, endln:47:23
    |vpiParent:
    \_logic_typespec: , line:47:8, endln:47:23
    |vpiLeftRange:
    \_operation: , line:47:15, endln:47:19
      |vpiParent:
      \_range: , line:47:13, endln:47:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:47:15, endln:47:17
        |vpiParent:
        \_operation: , line:47:15, endln:47:19
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:47:18, endln:47:19
        |vpiParent:
        \_operation: , line:47:15, endln:47:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:47:21, endln:47:22
      |vpiParent:
      \_range: , line:47:13, endln:47:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:49:8, endln:49:12
\_logic_typespec: , line:50:8, endln:50:23
  |vpiRange:
  \_range: , line:50:13, endln:50:23
    |vpiParent:
    \_logic_typespec: , line:50:8, endln:50:23
    |vpiLeftRange:
    \_operation: , line:50:15, endln:50:19
      |vpiParent:
      \_range: , line:50:13, endln:50:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:50:15, endln:50:17
        |vpiParent:
        \_operation: , line:50:15, endln:50:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:50:18, endln:50:19
        |vpiParent:
        \_operation: , line:50:15, endln:50:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:50:21, endln:50:22
      |vpiParent:
      \_range: , line:50:13, endln:50:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:51:9, endln:51:24
  |vpiRange:
  \_range: , line:51:14, endln:51:24
    |vpiParent:
    \_logic_typespec: , line:51:9, endln:51:24
    |vpiLeftRange:
    \_operation: , line:51:16, endln:51:20
      |vpiParent:
      \_range: , line:51:14, endln:51:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:51:16, endln:51:18
        |vpiParent:
        \_operation: , line:51:16, endln:51:20
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:51:19, endln:51:20
        |vpiParent:
        \_operation: , line:51:16, endln:51:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:51:22, endln:51:23
      |vpiParent:
      \_range: , line:51:14, endln:51:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:53:2, endln:53:32
  |vpiRange:
  \_range: , line:53:7, endln:53:17
    |vpiParent:
    \_logic_typespec: , line:53:2, endln:53:32
    |vpiLeftRange:
    \_operation: , line:53:9, endln:53:13
      |vpiParent:
      \_range: , line:53:7, endln:53:17
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:53:9, endln:53:11
        |vpiParent:
        \_operation: , line:53:9, endln:53:13
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:53:12, endln:53:13
        |vpiParent:
        \_operation: , line:53:9, endln:53:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:15, endln:53:16
      |vpiParent:
      \_range: , line:53:7, endln:53:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:54:2, endln:54:34
  |vpiRange:
  \_range: , line:54:7, endln:54:17
    |vpiParent:
    \_logic_typespec: , line:54:2, endln:54:34
    |vpiLeftRange:
    \_operation: , line:54:9, endln:54:13
      |vpiParent:
      \_range: , line:54:7, endln:54:17
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:54:9, endln:54:11
        |vpiParent:
        \_operation: , line:54:9, endln:54:13
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:54:12, endln:54:13
        |vpiParent:
        \_operation: , line:54:9, endln:54:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:54:15, endln:54:16
      |vpiParent:
      \_range: , line:54:7, endln:54:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:55:2, endln:55:34
  |vpiRange:
  \_range: , line:55:7, endln:55:17
    |vpiParent:
    \_logic_typespec: , line:55:2, endln:55:34
    |vpiLeftRange:
    \_operation: , line:55:9, endln:55:13
      |vpiParent:
      \_range: , line:55:7, endln:55:17
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:55:9, endln:55:11
        |vpiParent:
        \_operation: , line:55:9, endln:55:13
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:55:12, endln:55:13
        |vpiParent:
        \_operation: , line:55:9, endln:55:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:55:15, endln:55:16
      |vpiParent:
      \_range: , line:55:7, endln:55:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:56:2, endln:56:34
  |vpiRange:
  \_range: , line:56:7, endln:56:17
    |vpiParent:
    \_logic_typespec: , line:56:2, endln:56:34
    |vpiLeftRange:
    \_operation: , line:56:9, endln:56:13
      |vpiParent:
      \_range: , line:56:7, endln:56:17
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:56:9, endln:56:11
        |vpiParent:
        \_operation: , line:56:9, endln:56:13
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:56:12, endln:56:13
        |vpiParent:
        \_operation: , line:56:9, endln:56:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:56:15, endln:56:16
      |vpiParent:
      \_range: , line:56:7, endln:56:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:57:2, endln:57:6
\_logic_typespec: , line:105:2, endln:105:15
  |vpiRange:
  \_range: , line:105:7, endln:105:15
    |vpiParent:
    \_logic_typespec: , line:105:2, endln:105:15
    |vpiLeftRange:
    \_ref_obj: (TW), line:105:9, endln:105:11
      |vpiParent:
      \_range: , line:105:7, endln:105:15
      |vpiName:TW
    |vpiRightRange:
    \_constant: , line:105:13, endln:105:14
      |vpiParent:
      \_range: , line:105:7, endln:105:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:46:8, endln:46:12
\_logic_typespec: , line:46:8, endln:46:12
\_logic_typespec: , line:46:8, endln:46:12
\_logic_typespec: , line:47:8, endln:47:23
  |vpiRange:
  \_range: , line:47:13, endln:47:23
    |vpiParent:
    \_logic_typespec: , line:47:8, endln:47:23
    |vpiLeftRange:
    \_operation: , line:47:15, endln:47:19
      |vpiParent:
      \_range: , line:47:13, endln:47:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:47:15, endln:47:17
        |vpiParent:
        \_operation: , line:47:15, endln:47:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:47:18, endln:47:19
        |vpiParent:
        \_operation: , line:47:15, endln:47:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:47:21, endln:47:22
      |vpiParent:
      \_range: , line:47:13, endln:47:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:48:9, endln:48:24
  |vpiRange:
  \_range: , line:48:14, endln:48:24
    |vpiParent:
    \_logic_typespec: , line:48:9, endln:48:24
    |vpiLeftRange:
    \_operation: , line:48:16, endln:48:20
      |vpiParent:
      \_range: , line:48:14, endln:48:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:48:16, endln:48:18
        |vpiParent:
        \_operation: , line:48:16, endln:48:20
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:48:19, endln:48:20
        |vpiParent:
        \_operation: , line:48:16, endln:48:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:48:22, endln:48:23
      |vpiParent:
      \_range: , line:48:14, endln:48:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:50:2, endln:50:13
  |vpiRange:
  \_range: , line:50:14, endln:50:24
    |vpiParent:
    \_logic_typespec: , line:50:2, endln:50:13
    |vpiLeftRange:
    \_operation: , line:50:16, endln:50:20
      |vpiParent:
      \_range: , line:50:14, endln:50:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (AW), line:50:16, endln:50:18
        |vpiParent:
        \_operation: , line:50:16, endln:50:20
        |vpiName:AW
      |vpiOperand:
      \_constant: , line:50:19, endln:50:20
        |vpiParent:
        \_operation: , line:50:16, endln:50:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:50:22, endln:50:23
      |vpiParent:
      \_range: , line:50:14, endln:50:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:50:2, endln:50:13
  |vpiRange:
  \_range: , line:50:14, endln:50:24
    |vpiParent:
    \_logic_typespec: , line:50:2, endln:50:13
    |vpiLeftRange:
    \_operation: , line:50:16, endln:50:20
      |vpiParent:
      \_range: , line:50:14, endln:50:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (AW), line:50:16, endln:50:18
        |vpiParent:
        \_operation: , line:50:16, endln:50:20
        |vpiName:AW
      |vpiOperand:
      \_constant: , line:50:19, endln:50:20
        |vpiParent:
        \_operation: , line:50:16, endln:50:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:50:22, endln:50:23
      |vpiParent:
      \_range: , line:50:14, endln:50:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:51:2, endln:51:16
  |vpiRange:
  \_range: , line:51:6, endln:51:16
    |vpiParent:
    \_logic_typespec: , line:51:2, endln:51:16
    |vpiLeftRange:
    \_operation: , line:51:8, endln:51:12
      |vpiParent:
      \_range: , line:51:6, endln:51:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (AW), line:51:8, endln:51:10
        |vpiParent:
        \_operation: , line:51:8, endln:51:12
        |vpiName:AW
      |vpiOperand:
      \_constant: , line:51:11, endln:51:12
        |vpiParent:
        \_operation: , line:51:8, endln:51:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:51:14, endln:51:15
      |vpiParent:
      \_range: , line:51:6, endln:51:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:52:8, endln:52:12
\_logic_typespec: , line:52:8, endln:52:12
\_logic_typespec: , line:52:8, endln:52:12
\_logic_typespec: , line:53:9, endln:53:24
  |vpiRange:
  \_range: , line:53:14, endln:53:24
    |vpiParent:
    \_logic_typespec: , line:53:9, endln:53:24
    |vpiLeftRange:
    \_operation: , line:53:16, endln:53:20
      |vpiParent:
      \_range: , line:53:14, endln:53:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WS), line:53:16, endln:53:18
        |vpiParent:
        \_operation: , line:53:16, endln:53:20
        |vpiName:WS
      |vpiOperand:
      \_constant: , line:53:19, endln:53:20
        |vpiParent:
        \_operation: , line:53:16, endln:53:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:22, endln:53:23
      |vpiParent:
      \_range: , line:53:14, endln:53:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:55:2, endln:55:19
  |vpiRange:
  \_range: , line:55:6, endln:55:19
    |vpiParent:
    \_logic_typespec: , line:55:2, endln:55:19
    |vpiLeftRange:
    \_operation: , line:55:8, endln:55:15
      |vpiParent:
      \_range: , line:55:6, endln:55:19
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:55:8, endln:55:13
        |vpiParent:
        \_operation: , line:55:8, endln:55:15
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (LN), line:55:8, endln:55:10
          |vpiParent:
          \_operation: , line:55:8, endln:55:13
          |vpiName:LN
        |vpiOperand:
        \_ref_obj: (WS), line:55:11, endln:55:13
          |vpiParent:
          \_operation: , line:55:8, endln:55:13
          |vpiName:WS
      |vpiOperand:
      \_constant: , line:55:14, endln:55:15
        |vpiParent:
        \_operation: , line:55:8, endln:55:15
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:55:17, endln:55:18
      |vpiParent:
      \_range: , line:55:6, endln:55:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:70:2, endln:70:33
  |vpiRange:
  \_range: , line:70:7, endln:70:17
    |vpiParent:
    \_logic_typespec: , line:70:2, endln:70:33
    |vpiLeftRange:
    \_operation: , line:70:9, endln:70:13
      |vpiParent:
      \_range: , line:70:7, endln:70:17
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LN), line:70:9, endln:70:11
        |vpiParent:
        \_operation: , line:70:9, endln:70:13
        |vpiName:LN
      |vpiOperand:
      \_constant: , line:70:12, endln:70:13
        |vpiParent:
        \_operation: , line:70:9, endln:70:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:70:15, endln:70:16
      |vpiParent:
      \_range: , line:70:7, endln:70:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:96:2, endln:96:20
  |vpiRange:
  \_range: , line:96:7, endln:96:20
    |vpiParent:
    \_logic_typespec: , line:96:2, endln:96:20
    |vpiLeftRange:
    \_operation: , line:96:9, endln:96:16
      |vpiParent:
      \_range: , line:96:7, endln:96:20
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:96:9, endln:96:14
        |vpiParent:
        \_operation: , line:96:9, endln:96:16
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (LN), line:96:9, endln:96:11
          |vpiParent:
          \_operation: , line:96:9, endln:96:14
          |vpiName:LN
        |vpiOperand:
        \_ref_obj: (WS), line:96:12, endln:96:14
          |vpiParent:
          \_operation: , line:96:9, endln:96:14
          |vpiName:WS
      |vpiOperand:
      \_constant: , line:96:15, endln:96:16
        |vpiParent:
        \_operation: , line:96:9, endln:96:16
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:96:18, endln:96:19
      |vpiParent:
      \_range: , line:96:7, endln:96:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:46:8, endln:46:12
\_logic_typespec: , line:46:8, endln:46:12
\_logic_typespec: , line:46:8, endln:46:12
\_logic_typespec: , line:46:8, endln:46:12
\_logic_typespec: , line:47:9, endln:47:13
\_logic_typespec: , line:49:2, endln:49:16
  |vpiRange:
  \_range: , line:49:6, endln:49:16
    |vpiParent:
    \_logic_typespec: , line:49:2, endln:49:16
    |vpiLeftRange:
    \_operation: , line:49:8, endln:49:12
      |vpiParent:
      \_range: , line:49:6, endln:49:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LN), line:49:8, endln:49:10
        |vpiParent:
        \_operation: , line:49:8, endln:49:12
        |vpiName:LN
      |vpiOperand:
      \_constant: , line:49:11, endln:49:12
        |vpiParent:
        \_operation: , line:49:8, endln:49:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:49:14, endln:49:15
      |vpiParent:
      \_range: , line:49:6, endln:49:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:46:8, endln:46:12
\_logic_typespec: , line:46:8, endln:46:12
\_logic_typespec: , line:46:8, endln:46:12
\_logic_typespec: , line:46:8, endln:46:12
\_logic_typespec: , line:47:9, endln:47:13
\_logic_typespec: , line:49:2, endln:49:16
  |vpiRange:
  \_range: , line:49:6, endln:49:16
    |vpiParent:
    \_logic_typespec: , line:49:2, endln:49:16
    |vpiLeftRange:
    \_operation: , line:49:8, endln:49:12
      |vpiParent:
      \_range: , line:49:6, endln:49:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LN), line:49:8, endln:49:10
        |vpiParent:
        \_operation: , line:49:8, endln:49:12
        |vpiName:LN
      |vpiOperand:
      \_constant: , line:49:11, endln:49:12
        |vpiParent:
        \_operation: , line:49:8, endln:49:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:49:14, endln:49:15
      |vpiParent:
      \_range: , line:49:6, endln:49:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:73:8, endln:73:12
\_logic_typespec: , line:73:8, endln:73:12
\_logic_typespec: , line:77:8, endln:77:12
\_logic_typespec: , line:78:8, endln:78:23
  |vpiRange:
  \_range: , line:78:13, endln:78:23
    |vpiParent:
    \_logic_typespec: , line:78:8, endln:78:23
    |vpiLeftRange:
    \_operation: , line:78:15, endln:78:19
      |vpiParent:
      \_range: , line:78:13, endln:78:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:78:15, endln:78:17
        |vpiParent:
        \_operation: , line:78:15, endln:78:19
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:78:18, endln:78:19
        |vpiParent:
        \_operation: , line:78:15, endln:78:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:78:21, endln:78:22
      |vpiParent:
      \_range: , line:78:13, endln:78:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:83:8, endln:83:12
\_logic_typespec: , line:84:8, endln:84:23
  |vpiRange:
  \_range: , line:84:13, endln:84:23
    |vpiParent:
    \_logic_typespec: , line:84:8, endln:84:23
    |vpiLeftRange:
    \_operation: , line:84:15, endln:84:19
      |vpiParent:
      \_range: , line:84:13, endln:84:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:84:15, endln:84:17
        |vpiParent:
        \_operation: , line:84:15, endln:84:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:84:18, endln:84:19
        |vpiParent:
        \_operation: , line:84:15, endln:84:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:84:21, endln:84:22
      |vpiParent:
      \_range: , line:84:13, endln:84:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:89:9, endln:89:12
\_logic_typespec: , line:90:9, endln:90:23
  |vpiRange:
  \_range: , line:90:13, endln:90:23
    |vpiParent:
    \_logic_typespec: , line:90:9, endln:90:23
    |vpiLeftRange:
    \_operation: , line:90:15, endln:90:19
      |vpiParent:
      \_range: , line:90:13, endln:90:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:90:15, endln:90:17
        |vpiParent:
        \_operation: , line:90:15, endln:90:19
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:90:18, endln:90:19
        |vpiParent:
        \_operation: , line:90:15, endln:90:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:90:21, endln:90:22
      |vpiParent:
      \_range: , line:90:13, endln:90:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:94:2, endln:94:38
  |vpiRange:
  \_range: , line:94:6, endln:94:16
    |vpiParent:
    \_logic_typespec: , line:94:2, endln:94:38
    |vpiLeftRange:
    \_operation: , line:94:8, endln:94:12
      |vpiParent:
      \_range: , line:94:6, endln:94:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:94:8, endln:94:10
        |vpiParent:
        \_operation: , line:94:8, endln:94:12
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:94:11, endln:94:12
        |vpiParent:
        \_operation: , line:94:8, endln:94:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:94:14, endln:94:15
      |vpiParent:
      \_range: , line:94:6, endln:94:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:95:2, endln:95:23
  |vpiRange:
  \_range: , line:95:13, endln:95:23
    |vpiParent:
    \_logic_typespec: , line:95:2, endln:95:23
    |vpiLeftRange:
    \_operation: , line:95:15, endln:95:19
      |vpiParent:
      \_range: , line:95:13, endln:95:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:95:15, endln:95:17
        |vpiParent:
        \_operation: , line:95:15, endln:95:19
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:95:18, endln:95:19
        |vpiParent:
        \_operation: , line:95:15, endln:95:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:95:21, endln:95:22
      |vpiParent:
      \_range: , line:95:13, endln:95:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:97:2, endln:97:20
  |vpiRange:
  \_range: , line:97:6, endln:97:20
    |vpiParent:
    \_logic_typespec: , line:97:2, endln:97:20
    |vpiLeftRange:
    \_operation: , line:97:8, endln:97:16
      |vpiParent:
      \_range: , line:97:6, endln:97:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNMEM), line:97:8, endln:97:14
        |vpiParent:
        \_operation: , line:97:8, endln:97:16
        |vpiName:LGNMEM
      |vpiOperand:
      \_constant: , line:97:15, endln:97:16
        |vpiParent:
        \_operation: , line:97:8, endln:97:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:97:18, endln:97:19
      |vpiParent:
      \_range: , line:97:6, endln:97:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:97:2, endln:97:20
  |vpiRange:
  \_range: , line:97:6, endln:97:20
    |vpiParent:
    \_logic_typespec: , line:97:2, endln:97:20
    |vpiLeftRange:
    \_operation: , line:97:8, endln:97:16
      |vpiParent:
      \_range: , line:97:6, endln:97:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNMEM), line:97:8, endln:97:14
        |vpiParent:
        \_operation: , line:97:8, endln:97:16
        |vpiName:LGNMEM
      |vpiOperand:
      \_constant: , line:97:15, endln:97:16
        |vpiParent:
        \_operation: , line:97:8, endln:97:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:97:18, endln:97:19
      |vpiParent:
      \_range: , line:97:6, endln:97:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:97:2, endln:97:20
  |vpiRange:
  \_range: , line:97:6, endln:97:20
    |vpiParent:
    \_logic_typespec: , line:97:2, endln:97:20
    |vpiLeftRange:
    \_operation: , line:97:8, endln:97:16
      |vpiParent:
      \_range: , line:97:6, endln:97:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNMEM), line:97:8, endln:97:14
        |vpiParent:
        \_operation: , line:97:8, endln:97:16
        |vpiName:LGNMEM
      |vpiOperand:
      \_constant: , line:97:15, endln:97:16
        |vpiParent:
        \_operation: , line:97:8, endln:97:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:97:18, endln:97:19
      |vpiParent:
      \_range: , line:97:6, endln:97:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:98:2, endln:98:21
  |vpiRange:
  \_range: , line:98:6, endln:98:21
    |vpiParent:
    \_logic_typespec: , line:98:2, endln:98:21
    |vpiLeftRange:
    \_operation: , line:98:8, endln:98:17
      |vpiParent:
      \_range: , line:98:6, endln:98:21
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNCOEF), line:98:8, endln:98:15
        |vpiParent:
        \_operation: , line:98:8, endln:98:17
        |vpiName:LGNCOEF
      |vpiOperand:
      \_constant: , line:98:16, endln:98:17
        |vpiParent:
        \_operation: , line:98:8, endln:98:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:98:19, endln:98:20
      |vpiParent:
      \_range: , line:98:6, endln:98:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:99:2, endln:99:37
  |vpiRange:
  \_range: , line:99:6, endln:99:16
    |vpiParent:
    \_logic_typespec: , line:99:2, endln:99:37
    |vpiLeftRange:
    \_operation: , line:99:8, endln:99:12
      |vpiParent:
      \_range: , line:99:6, endln:99:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:99:8, endln:99:10
        |vpiParent:
        \_operation: , line:99:8, endln:99:12
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:99:11, endln:99:12
        |vpiParent:
        \_operation: , line:99:8, endln:99:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:99:14, endln:99:15
      |vpiParent:
      \_range: , line:99:6, endln:99:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:100:2, endln:100:37
  |vpiRange:
  \_range: , line:100:6, endln:100:16
    |vpiParent:
    \_logic_typespec: , line:100:2, endln:100:37
    |vpiLeftRange:
    \_operation: , line:100:8, endln:100:12
      |vpiParent:
      \_range: , line:100:6, endln:100:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:100:8, endln:100:10
        |vpiParent:
        \_operation: , line:100:8, endln:100:12
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:100:11, endln:100:12
        |vpiParent:
        \_operation: , line:100:8, endln:100:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:100:14, endln:100:15
      |vpiParent:
      \_range: , line:100:6, endln:100:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:102:2, endln:102:23
  |vpiRange:
  \_range: , line:102:13, endln:102:23
    |vpiParent:
    \_logic_typespec: , line:102:2, endln:102:23
    |vpiLeftRange:
    \_operation: , line:102:15, endln:102:19
      |vpiParent:
      \_range: , line:102:13, endln:102:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:102:15, endln:102:17
        |vpiParent:
        \_operation: , line:102:15, endln:102:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:102:18, endln:102:19
        |vpiParent:
        \_operation: , line:102:15, endln:102:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:102:21, endln:102:22
      |vpiParent:
      \_range: , line:102:13, endln:102:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:102:2, endln:102:23
  |vpiRange:
  \_range: , line:102:13, endln:102:23
    |vpiParent:
    \_logic_typespec: , line:102:2, endln:102:23
    |vpiLeftRange:
    \_operation: , line:102:15, endln:102:19
      |vpiParent:
      \_range: , line:102:13, endln:102:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:102:15, endln:102:17
        |vpiParent:
        \_operation: , line:102:15, endln:102:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:102:18, endln:102:19
        |vpiParent:
        \_operation: , line:102:15, endln:102:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:102:21, endln:102:22
      |vpiParent:
      \_range: , line:102:13, endln:102:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:102:2, endln:102:23
  |vpiRange:
  \_range: , line:102:13, endln:102:23
    |vpiParent:
    \_logic_typespec: , line:102:2, endln:102:23
    |vpiLeftRange:
    \_operation: , line:102:15, endln:102:19
      |vpiParent:
      \_range: , line:102:13, endln:102:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:102:15, endln:102:17
        |vpiParent:
        \_operation: , line:102:15, endln:102:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:102:18, endln:102:19
        |vpiParent:
        \_operation: , line:102:15, endln:102:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:102:21, endln:102:22
      |vpiParent:
      \_range: , line:102:13, endln:102:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:103:2, endln:103:19
  |vpiRange:
  \_range: , line:103:13, endln:103:19
    |vpiParent:
    \_logic_typespec: , line:103:2, endln:103:19
    |vpiLeftRange:
    \_ref_obj: (IW), line:103:14, endln:103:16
      |vpiParent:
      \_range: , line:103:13, endln:103:19
      |vpiName:IW
    |vpiRightRange:
    \_constant: , line:103:17, endln:103:18
      |vpiParent:
      \_range: , line:103:13, endln:103:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:106:2, endln:106:5
\_logic_typespec: , line:106:2, endln:106:5
\_logic_typespec: , line:106:2, endln:106:5
\_logic_typespec: , line:109:2, endln:109:26
  |vpiRange:
  \_range: , line:109:13, endln:109:26
    |vpiParent:
    \_logic_typespec: , line:109:2, endln:109:26
    |vpiLeftRange:
    \_operation: , line:109:15, endln:109:22
      |vpiParent:
      \_range: , line:109:13, endln:109:26
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:109:15, endln:109:20
        |vpiParent:
        \_operation: , line:109:15, endln:109:22
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (IW), line:109:15, endln:109:17
          |vpiParent:
          \_operation: , line:109:15, endln:109:20
          |vpiName:IW
        |vpiOperand:
        \_ref_obj: (TW), line:109:18, endln:109:20
          |vpiParent:
          \_operation: , line:109:15, endln:109:20
          |vpiName:TW
      |vpiOperand:
      \_constant: , line:109:21, endln:109:22
        |vpiParent:
        \_operation: , line:109:15, endln:109:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:109:24, endln:109:25
      |vpiParent:
      \_range: , line:109:13, endln:109:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:110:2, endln:110:23
  |vpiRange:
  \_range: , line:110:13, endln:110:23
    |vpiParent:
    \_logic_typespec: , line:110:2, endln:110:23
    |vpiLeftRange:
    \_operation: , line:110:15, endln:110:19
      |vpiParent:
      \_range: , line:110:13, endln:110:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:110:15, endln:110:17
        |vpiParent:
        \_operation: , line:110:15, endln:110:19
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:110:18, endln:110:19
        |vpiParent:
        \_operation: , line:110:15, endln:110:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:21, endln:110:22
      |vpiParent:
      \_range: , line:110:13, endln:110:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:182:2, endln:182:6
\_logic_typespec: , line:182:2, endln:182:6
\_logic_typespec: , line:183:2, endln:183:20
  |vpiRange:
  \_range: , line:183:7, endln:183:20
    |vpiParent:
    \_logic_typespec: , line:183:2, endln:183:20
    |vpiLeftRange:
    \_operation: , line:183:8, endln:183:17
      |vpiParent:
      \_range: , line:183:7, endln:183:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNTAPS), line:183:8, endln:183:15
        |vpiParent:
        \_operation: , line:183:8, endln:183:17
        |vpiName:LGNTAPS
      |vpiOperand:
      \_constant: , line:183:16, endln:183:17
        |vpiParent:
        \_operation: , line:183:8, endln:183:17
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:183:18, endln:183:19
      |vpiParent:
      \_range: , line:183:7, endln:183:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:191:2, endln:191:11
  |vpiRange:
  \_range: , line:191:6, endln:191:11
    |vpiParent:
    \_logic_typespec: , line:191:2, endln:191:11
    |vpiLeftRange:
    \_constant: , line:191:7, endln:191:8
      |vpiParent:
      \_range: , line:191:6, endln:191:11
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:191:9, endln:191:10
      |vpiParent:
      \_range: , line:191:6, endln:191:11
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:297:2, endln:297:14
  |vpiRange:
  \_range: , line:297:6, endln:297:14
    |vpiParent:
    \_logic_typespec: , line:297:2, endln:297:14
    |vpiLeftRange:
    \_operation: , line:297:7, endln:297:11
      |vpiParent:
      \_range: , line:297:6, endln:297:14
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:297:7, endln:297:9
        |vpiParent:
        \_operation: , line:297:7, endln:297:11
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:297:10, endln:297:11
        |vpiParent:
        \_operation: , line:297:7, endln:297:11
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:297:12, endln:297:13
      |vpiParent:
      \_range: , line:297:6, endln:297:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:54:8, endln:54:12
\_logic_typespec: , line:54:8, endln:54:12
\_logic_typespec: , line:58:8, endln:58:12
\_logic_typespec: , line:59:8, endln:59:23
  |vpiRange:
  \_range: , line:59:13, endln:59:23
    |vpiParent:
    \_logic_typespec: , line:59:8, endln:59:23
    |vpiLeftRange:
    \_operation: , line:59:15, endln:59:19
      |vpiParent:
      \_range: , line:59:13, endln:59:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:59:15, endln:59:17
        |vpiParent:
        \_operation: , line:59:15, endln:59:19
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:59:18, endln:59:19
        |vpiParent:
        \_operation: , line:59:15, endln:59:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:59:21, endln:59:22
      |vpiParent:
      \_range: , line:59:13, endln:59:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:64:8, endln:64:12
\_logic_typespec: , line:65:8, endln:65:23
  |vpiRange:
  \_range: , line:65:13, endln:65:23
    |vpiParent:
    \_logic_typespec: , line:65:8, endln:65:23
    |vpiLeftRange:
    \_operation: , line:65:15, endln:65:19
      |vpiParent:
      \_range: , line:65:13, endln:65:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:65:15, endln:65:17
        |vpiParent:
        \_operation: , line:65:15, endln:65:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:65:18, endln:65:19
        |vpiParent:
        \_operation: , line:65:15, endln:65:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:65:21, endln:65:22
      |vpiParent:
      \_range: , line:65:13, endln:65:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:70:9, endln:70:12
\_logic_typespec: , line:71:9, endln:71:23
  |vpiRange:
  \_range: , line:71:13, endln:71:23
    |vpiParent:
    \_logic_typespec: , line:71:9, endln:71:23
    |vpiLeftRange:
    \_operation: , line:71:15, endln:71:19
      |vpiParent:
      \_range: , line:71:13, endln:71:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:71:15, endln:71:17
        |vpiParent:
        \_operation: , line:71:15, endln:71:19
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:71:18, endln:71:19
        |vpiParent:
        \_operation: , line:71:15, endln:71:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:71:21, endln:71:22
      |vpiParent:
      \_range: , line:71:13, endln:71:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:75:2, endln:75:37
  |vpiRange:
  \_range: , line:75:6, endln:75:16
    |vpiParent:
    \_logic_typespec: , line:75:2, endln:75:37
    |vpiLeftRange:
    \_operation: , line:75:8, endln:75:12
      |vpiParent:
      \_range: , line:75:6, endln:75:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:75:8, endln:75:10
        |vpiParent:
        \_operation: , line:75:8, endln:75:12
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:75:11, endln:75:12
        |vpiParent:
        \_operation: , line:75:8, endln:75:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:75:14, endln:75:15
      |vpiParent:
      \_range: , line:75:6, endln:75:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:76:2, endln:76:23
  |vpiRange:
  \_range: , line:76:13, endln:76:23
    |vpiParent:
    \_logic_typespec: , line:76:2, endln:76:23
    |vpiLeftRange:
    \_operation: , line:76:15, endln:76:19
      |vpiParent:
      \_range: , line:76:13, endln:76:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:76:15, endln:76:17
        |vpiParent:
        \_operation: , line:76:15, endln:76:19
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:76:18, endln:76:19
        |vpiParent:
        \_operation: , line:76:15, endln:76:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:76:21, endln:76:22
      |vpiParent:
      \_range: , line:76:13, endln:76:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:78:2, endln:78:21
  |vpiRange:
  \_range: , line:78:6, endln:78:21
    |vpiParent:
    \_logic_typespec: , line:78:2, endln:78:21
    |vpiLeftRange:
    \_operation: , line:78:8, endln:78:17
      |vpiParent:
      \_range: , line:78:6, endln:78:21
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNTAPS), line:78:8, endln:78:15
        |vpiParent:
        \_operation: , line:78:8, endln:78:17
        |vpiName:LGNTAPS
      |vpiOperand:
      \_constant: , line:78:16, endln:78:17
        |vpiParent:
        \_operation: , line:78:8, endln:78:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:78:19, endln:78:20
      |vpiParent:
      \_range: , line:78:6, endln:78:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:78:2, endln:78:21
  |vpiRange:
  \_range: , line:78:6, endln:78:21
    |vpiParent:
    \_logic_typespec: , line:78:2, endln:78:21
    |vpiLeftRange:
    \_operation: , line:78:8, endln:78:17
      |vpiParent:
      \_range: , line:78:6, endln:78:21
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNTAPS), line:78:8, endln:78:15
        |vpiParent:
        \_operation: , line:78:8, endln:78:17
        |vpiName:LGNTAPS
      |vpiOperand:
      \_constant: , line:78:16, endln:78:17
        |vpiParent:
        \_operation: , line:78:8, endln:78:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:78:19, endln:78:20
      |vpiParent:
      \_range: , line:78:6, endln:78:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:79:2, endln:79:21
  |vpiRange:
  \_range: , line:79:6, endln:79:21
    |vpiParent:
    \_logic_typespec: , line:79:2, endln:79:21
    |vpiLeftRange:
    \_operation: , line:79:8, endln:79:17
      |vpiParent:
      \_range: , line:79:6, endln:79:21
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNTAPS), line:79:8, endln:79:15
        |vpiParent:
        \_operation: , line:79:8, endln:79:17
        |vpiName:LGNTAPS
      |vpiOperand:
      \_constant: , line:79:16, endln:79:17
        |vpiParent:
        \_operation: , line:79:8, endln:79:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:79:19, endln:79:20
      |vpiParent:
      \_range: , line:79:6, endln:79:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:80:2, endln:80:35
  |vpiRange:
  \_range: , line:80:6, endln:80:16
    |vpiParent:
    \_logic_typespec: , line:80:2, endln:80:35
    |vpiLeftRange:
    \_operation: , line:80:8, endln:80:12
      |vpiParent:
      \_range: , line:80:6, endln:80:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:80:8, endln:80:10
        |vpiParent:
        \_operation: , line:80:8, endln:80:12
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:80:11, endln:80:12
        |vpiParent:
        \_operation: , line:80:8, endln:80:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:80:14, endln:80:15
      |vpiParent:
      \_range: , line:80:6, endln:80:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:81:2, endln:81:23
  |vpiRange:
  \_range: , line:81:13, endln:81:23
    |vpiParent:
    \_logic_typespec: , line:81:2, endln:81:23
    |vpiLeftRange:
    \_operation: , line:81:15, endln:81:19
      |vpiParent:
      \_range: , line:81:13, endln:81:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:81:15, endln:81:17
        |vpiParent:
        \_operation: , line:81:15, endln:81:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:81:18, endln:81:19
        |vpiParent:
        \_operation: , line:81:15, endln:81:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:81:21, endln:81:22
      |vpiParent:
      \_range: , line:81:13, endln:81:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:84:2, endln:84:5
\_logic_typespec: , line:84:2, endln:84:5
\_logic_typespec: , line:84:2, endln:84:5
\_logic_typespec: , line:87:2, endln:87:26
  |vpiRange:
  \_range: , line:87:13, endln:87:26
    |vpiParent:
    \_logic_typespec: , line:87:2, endln:87:26
    |vpiLeftRange:
    \_operation: , line:87:15, endln:87:22
      |vpiParent:
      \_range: , line:87:13, endln:87:26
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:87:15, endln:87:20
        |vpiParent:
        \_operation: , line:87:15, endln:87:22
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (IW), line:87:15, endln:87:17
          |vpiParent:
          \_operation: , line:87:15, endln:87:20
          |vpiName:IW
        |vpiOperand:
        \_ref_obj: (TW), line:87:18, endln:87:20
          |vpiParent:
          \_operation: , line:87:15, endln:87:20
          |vpiName:TW
      |vpiOperand:
      \_constant: , line:87:21, endln:87:22
        |vpiParent:
        \_operation: , line:87:15, endln:87:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:87:24, endln:87:25
      |vpiParent:
      \_range: , line:87:13, endln:87:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:88:2, endln:88:23
  |vpiRange:
  \_range: , line:88:13, endln:88:23
    |vpiParent:
    \_logic_typespec: , line:88:2, endln:88:23
    |vpiLeftRange:
    \_operation: , line:88:15, endln:88:19
      |vpiParent:
      \_range: , line:88:13, endln:88:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:88:15, endln:88:17
        |vpiParent:
        \_operation: , line:88:15, endln:88:19
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:88:18, endln:88:19
        |vpiParent:
        \_operation: , line:88:15, endln:88:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:88:21, endln:88:22
      |vpiParent:
      \_range: , line:88:13, endln:88:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:151:2, endln:151:6
\_logic_typespec: , line:156:2, endln:156:11
  |vpiRange:
  \_range: , line:156:6, endln:156:11
    |vpiParent:
    \_logic_typespec: , line:156:2, endln:156:11
    |vpiLeftRange:
    \_constant: , line:156:7, endln:156:8
      |vpiParent:
      \_range: , line:156:6, endln:156:11
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:156:9, endln:156:10
      |vpiParent:
      \_range: , line:156:6, endln:156:11
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:8, endln:8:12
\_logic_typespec: , line:8:8, endln:8:12
\_logic_typespec: , line:10:8, endln:10:12
\_logic_typespec: , line:11:8, endln:11:23
  |vpiRange:
  \_range: , line:11:13, endln:11:23
    |vpiParent:
    \_logic_typespec: , line:11:8, endln:11:23
    |vpiLeftRange:
    \_operation: , line:11:15, endln:11:19
      |vpiParent:
      \_range: , line:11:13, endln:11:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:11:15, endln:11:17
        |vpiParent:
        \_operation: , line:11:15, endln:11:19
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:11:18, endln:11:19
        |vpiParent:
        \_operation: , line:11:15, endln:11:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:21, endln:11:22
      |vpiParent:
      \_range: , line:11:13, endln:11:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:8, endln:13:12
\_logic_typespec: , line:14:8, endln:14:23
  |vpiRange:
  \_range: , line:14:13, endln:14:23
    |vpiParent:
    \_logic_typespec: , line:14:8, endln:14:23
    |vpiLeftRange:
    \_operation: , line:14:15, endln:14:19
      |vpiParent:
      \_range: , line:14:13, endln:14:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:14:15, endln:14:17
        |vpiParent:
        \_operation: , line:14:15, endln:14:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:14:18, endln:14:19
        |vpiParent:
        \_operation: , line:14:15, endln:14:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:21, endln:14:22
      |vpiParent:
      \_range: , line:14:13, endln:14:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:9, endln:15:13
\_logic_typespec: , line:16:9, endln:16:24
  |vpiRange:
  \_range: , line:16:14, endln:16:24
    |vpiParent:
    \_logic_typespec: , line:16:9, endln:16:24
    |vpiLeftRange:
    \_operation: , line:16:16, endln:16:20
      |vpiParent:
      \_range: , line:16:14, endln:16:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:16:16, endln:16:18
        |vpiParent:
        \_operation: , line:16:16, endln:16:20
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:16:19, endln:16:20
        |vpiParent:
        \_operation: , line:16:16, endln:16:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:16:22, endln:16:23
      |vpiParent:
      \_range: , line:16:14, endln:16:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:57:8, endln:57:12
\_logic_typespec: , line:57:8, endln:57:12
\_logic_typespec: , line:61:8, endln:61:12
\_logic_typespec: , line:62:8, endln:62:23
  |vpiRange:
  \_range: , line:62:13, endln:62:23
    |vpiParent:
    \_logic_typespec: , line:62:8, endln:62:23
    |vpiLeftRange:
    \_operation: , line:62:15, endln:62:19
      |vpiParent:
      \_range: , line:62:13, endln:62:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:62:15, endln:62:17
        |vpiParent:
        \_operation: , line:62:15, endln:62:19
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:62:18, endln:62:19
        |vpiParent:
        \_operation: , line:62:15, endln:62:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:21, endln:62:22
      |vpiParent:
      \_range: , line:62:13, endln:62:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:67:8, endln:67:12
\_logic_typespec: , line:68:8, endln:68:23
  |vpiRange:
  \_range: , line:68:13, endln:68:23
    |vpiParent:
    \_logic_typespec: , line:68:8, endln:68:23
    |vpiLeftRange:
    \_operation: , line:68:15, endln:68:19
      |vpiParent:
      \_range: , line:68:13, endln:68:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:68:15, endln:68:17
        |vpiParent:
        \_operation: , line:68:15, endln:68:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:68:18, endln:68:19
        |vpiParent:
        \_operation: , line:68:15, endln:68:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:68:21, endln:68:22
      |vpiParent:
      \_range: , line:68:13, endln:68:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:73:9, endln:73:12
\_logic_typespec: , line:74:9, endln:74:23
  |vpiRange:
  \_range: , line:74:13, endln:74:23
    |vpiParent:
    \_logic_typespec: , line:74:9, endln:74:23
    |vpiLeftRange:
    \_operation: , line:74:15, endln:74:19
      |vpiParent:
      \_range: , line:74:13, endln:74:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:74:15, endln:74:17
        |vpiParent:
        \_operation: , line:74:15, endln:74:19
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:74:18, endln:74:19
        |vpiParent:
        \_operation: , line:74:15, endln:74:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:74:21, endln:74:22
      |vpiParent:
      \_range: , line:74:13, endln:74:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:78:2, endln:78:37
  |vpiRange:
  \_range: , line:78:6, endln:78:16
    |vpiParent:
    \_logic_typespec: , line:78:2, endln:78:37
    |vpiLeftRange:
    \_operation: , line:78:8, endln:78:12
      |vpiParent:
      \_range: , line:78:6, endln:78:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:78:8, endln:78:10
        |vpiParent:
        \_operation: , line:78:8, endln:78:12
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:78:11, endln:78:12
        |vpiParent:
        \_operation: , line:78:8, endln:78:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:78:14, endln:78:15
      |vpiParent:
      \_range: , line:78:6, endln:78:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:79:2, endln:79:23
  |vpiRange:
  \_range: , line:79:13, endln:79:23
    |vpiParent:
    \_logic_typespec: , line:79:2, endln:79:23
    |vpiLeftRange:
    \_operation: , line:79:15, endln:79:19
      |vpiParent:
      \_range: , line:79:13, endln:79:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:79:15, endln:79:17
        |vpiParent:
        \_operation: , line:79:15, endln:79:19
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:79:18, endln:79:19
        |vpiParent:
        \_operation: , line:79:15, endln:79:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:79:21, endln:79:22
      |vpiParent:
      \_range: , line:79:13, endln:79:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:82:2, endln:82:21
  |vpiRange:
  \_range: , line:82:6, endln:82:21
    |vpiParent:
    \_logic_typespec: , line:82:2, endln:82:21
    |vpiLeftRange:
    \_operation: , line:82:8, endln:82:17
      |vpiParent:
      \_range: , line:82:6, endln:82:21
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNTAPS), line:82:8, endln:82:15
        |vpiParent:
        \_operation: , line:82:8, endln:82:17
        |vpiName:LGNTAPS
      |vpiOperand:
      \_constant: , line:82:16, endln:82:17
        |vpiParent:
        \_operation: , line:82:8, endln:82:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:82:19, endln:82:20
      |vpiParent:
      \_range: , line:82:6, endln:82:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:83:2, endln:83:35
  |vpiRange:
  \_range: , line:83:6, endln:83:16
    |vpiParent:
    \_logic_typespec: , line:83:2, endln:83:35
    |vpiLeftRange:
    \_operation: , line:83:8, endln:83:12
      |vpiParent:
      \_range: , line:83:6, endln:83:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:83:8, endln:83:10
        |vpiParent:
        \_operation: , line:83:8, endln:83:12
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:83:11, endln:83:12
        |vpiParent:
        \_operation: , line:83:8, endln:83:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:83:14, endln:83:15
      |vpiParent:
      \_range: , line:83:6, endln:83:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:84:2, endln:84:23
  |vpiRange:
  \_range: , line:84:13, endln:84:23
    |vpiParent:
    \_logic_typespec: , line:84:2, endln:84:23
    |vpiLeftRange:
    \_operation: , line:84:15, endln:84:19
      |vpiParent:
      \_range: , line:84:13, endln:84:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:84:15, endln:84:17
        |vpiParent:
        \_operation: , line:84:15, endln:84:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:84:18, endln:84:19
        |vpiParent:
        \_operation: , line:84:15, endln:84:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:84:21, endln:84:22
      |vpiParent:
      \_range: , line:84:13, endln:84:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:87:2, endln:87:5
\_logic_typespec: , line:87:2, endln:87:5
\_logic_typespec: , line:87:2, endln:87:5
\_logic_typespec: , line:90:2, endln:90:26
  |vpiRange:
  \_range: , line:90:13, endln:90:26
    |vpiParent:
    \_logic_typespec: , line:90:2, endln:90:26
    |vpiLeftRange:
    \_operation: , line:90:15, endln:90:22
      |vpiParent:
      \_range: , line:90:13, endln:90:26
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:90:15, endln:90:20
        |vpiParent:
        \_operation: , line:90:15, endln:90:22
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (IW), line:90:15, endln:90:17
          |vpiParent:
          \_operation: , line:90:15, endln:90:20
          |vpiName:IW
        |vpiOperand:
        \_ref_obj: (TW), line:90:18, endln:90:20
          |vpiParent:
          \_operation: , line:90:15, endln:90:20
          |vpiName:TW
      |vpiOperand:
      \_constant: , line:90:21, endln:90:22
        |vpiParent:
        \_operation: , line:90:15, endln:90:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:90:24, endln:90:25
      |vpiParent:
      \_range: , line:90:13, endln:90:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:91:2, endln:91:23
  |vpiRange:
  \_range: , line:91:13, endln:91:23
    |vpiParent:
    \_logic_typespec: , line:91:2, endln:91:23
    |vpiLeftRange:
    \_operation: , line:91:15, endln:91:19
      |vpiParent:
      \_range: , line:91:13, endln:91:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:91:15, endln:91:17
        |vpiParent:
        \_operation: , line:91:15, endln:91:19
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:91:18, endln:91:19
        |vpiParent:
        \_operation: , line:91:15, endln:91:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:91:21, endln:91:22
      |vpiParent:
      \_range: , line:91:13, endln:91:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:165:2, endln:165:6
\_logic_typespec: , line:170:2, endln:170:11
  |vpiRange:
  \_range: , line:170:6, endln:170:11
    |vpiParent:
    \_logic_typespec: , line:170:2, endln:170:11
    |vpiLeftRange:
    \_constant: , line:170:7, endln:170:8
      |vpiParent:
      \_range: , line:170:6, endln:170:11
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:170:9, endln:170:10
      |vpiParent:
      \_range: , line:170:6, endln:170:11
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:8, endln:8:12
\_logic_typespec: , line:8:8, endln:8:12
\_logic_typespec: , line:10:8, endln:10:12
\_logic_typespec: , line:11:8, endln:11:23
  |vpiRange:
  \_range: , line:11:13, endln:11:23
    |vpiParent:
    \_logic_typespec: , line:11:8, endln:11:23
    |vpiLeftRange:
    \_operation: , line:11:15, endln:11:19
      |vpiParent:
      \_range: , line:11:13, endln:11:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:11:15, endln:11:17
        |vpiParent:
        \_operation: , line:11:15, endln:11:19
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:11:18, endln:11:19
        |vpiParent:
        \_operation: , line:11:15, endln:11:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:21, endln:11:22
      |vpiParent:
      \_range: , line:11:13, endln:11:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:8, endln:13:12
\_logic_typespec: , line:14:8, endln:14:23
  |vpiRange:
  \_range: , line:14:13, endln:14:23
    |vpiParent:
    \_logic_typespec: , line:14:8, endln:14:23
    |vpiLeftRange:
    \_operation: , line:14:15, endln:14:19
      |vpiParent:
      \_range: , line:14:13, endln:14:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:14:15, endln:14:17
        |vpiParent:
        \_operation: , line:14:15, endln:14:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:14:18, endln:14:19
        |vpiParent:
        \_operation: , line:14:15, endln:14:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:21, endln:14:22
      |vpiParent:
      \_range: , line:14:13, endln:14:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:9, endln:15:13
\_logic_typespec: , line:16:9, endln:16:24
  |vpiRange:
  \_range: , line:16:14, endln:16:24
    |vpiParent:
    \_logic_typespec: , line:16:9, endln:16:24
    |vpiLeftRange:
    \_operation: , line:16:16, endln:16:20
      |vpiParent:
      \_range: , line:16:14, endln:16:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:16:16, endln:16:18
        |vpiParent:
        \_operation: , line:16:16, endln:16:20
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:16:19, endln:16:20
        |vpiParent:
        \_operation: , line:16:16, endln:16:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:16:22, endln:16:23
      |vpiParent:
      \_range: , line:16:14, endln:16:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:57:8, endln:57:12
\_logic_typespec: , line:57:8, endln:57:12
\_logic_typespec: , line:61:8, endln:61:12
\_logic_typespec: , line:62:8, endln:62:23
  |vpiRange:
  \_range: , line:62:13, endln:62:23
    |vpiParent:
    \_logic_typespec: , line:62:8, endln:62:23
    |vpiLeftRange:
    \_operation: , line:62:15, endln:62:19
      |vpiParent:
      \_range: , line:62:13, endln:62:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:62:15, endln:62:17
        |vpiParent:
        \_operation: , line:62:15, endln:62:19
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:62:18, endln:62:19
        |vpiParent:
        \_operation: , line:62:15, endln:62:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:21, endln:62:22
      |vpiParent:
      \_range: , line:62:13, endln:62:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:67:8, endln:67:12
\_logic_typespec: , line:68:8, endln:68:23
  |vpiRange:
  \_range: , line:68:13, endln:68:23
    |vpiParent:
    \_logic_typespec: , line:68:8, endln:68:23
    |vpiLeftRange:
    \_operation: , line:68:15, endln:68:19
      |vpiParent:
      \_range: , line:68:13, endln:68:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:68:15, endln:68:17
        |vpiParent:
        \_operation: , line:68:15, endln:68:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:68:18, endln:68:19
        |vpiParent:
        \_operation: , line:68:15, endln:68:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:68:21, endln:68:22
      |vpiParent:
      \_range: , line:68:13, endln:68:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:73:9, endln:73:12
\_logic_typespec: , line:74:9, endln:74:23
  |vpiRange:
  \_range: , line:74:13, endln:74:23
    |vpiParent:
    \_logic_typespec: , line:74:9, endln:74:23
    |vpiLeftRange:
    \_operation: , line:74:15, endln:74:19
      |vpiParent:
      \_range: , line:74:13, endln:74:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:74:15, endln:74:17
        |vpiParent:
        \_operation: , line:74:15, endln:74:19
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:74:18, endln:74:19
        |vpiParent:
        \_operation: , line:74:15, endln:74:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:74:21, endln:74:22
      |vpiParent:
      \_range: , line:74:13, endln:74:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:78:2, endln:78:37
  |vpiRange:
  \_range: , line:78:6, endln:78:16
    |vpiParent:
    \_logic_typespec: , line:78:2, endln:78:37
    |vpiLeftRange:
    \_operation: , line:78:8, endln:78:12
      |vpiParent:
      \_range: , line:78:6, endln:78:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:78:8, endln:78:10
        |vpiParent:
        \_operation: , line:78:8, endln:78:12
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:78:11, endln:78:12
        |vpiParent:
        \_operation: , line:78:8, endln:78:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:78:14, endln:78:15
      |vpiParent:
      \_range: , line:78:6, endln:78:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:79:2, endln:79:23
  |vpiRange:
  \_range: , line:79:13, endln:79:23
    |vpiParent:
    \_logic_typespec: , line:79:2, endln:79:23
    |vpiLeftRange:
    \_operation: , line:79:15, endln:79:19
      |vpiParent:
      \_range: , line:79:13, endln:79:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (TW), line:79:15, endln:79:17
        |vpiParent:
        \_operation: , line:79:15, endln:79:19
        |vpiName:TW
      |vpiOperand:
      \_constant: , line:79:18, endln:79:19
        |vpiParent:
        \_operation: , line:79:15, endln:79:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:79:21, endln:79:22
      |vpiParent:
      \_range: , line:79:13, endln:79:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:81:2, endln:81:20
  |vpiRange:
  \_range: , line:81:6, endln:81:20
    |vpiParent:
    \_logic_typespec: , line:81:2, endln:81:20
    |vpiLeftRange:
    \_operation: , line:81:8, endln:81:16
      |vpiParent:
      \_range: , line:81:6, endln:81:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNMEM), line:81:8, endln:81:14
        |vpiParent:
        \_operation: , line:81:8, endln:81:16
        |vpiName:LGNMEM
      |vpiOperand:
      \_constant: , line:81:15, endln:81:16
        |vpiParent:
        \_operation: , line:81:8, endln:81:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:81:18, endln:81:19
      |vpiParent:
      \_range: , line:81:6, endln:81:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:81:2, endln:81:20
  |vpiRange:
  \_range: , line:81:6, endln:81:20
    |vpiParent:
    \_logic_typespec: , line:81:2, endln:81:20
    |vpiLeftRange:
    \_operation: , line:81:8, endln:81:16
      |vpiParent:
      \_range: , line:81:6, endln:81:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNMEM), line:81:8, endln:81:14
        |vpiParent:
        \_operation: , line:81:8, endln:81:16
        |vpiName:LGNMEM
      |vpiOperand:
      \_constant: , line:81:15, endln:81:16
        |vpiParent:
        \_operation: , line:81:8, endln:81:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:81:18, endln:81:19
      |vpiParent:
      \_range: , line:81:6, endln:81:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:81:2, endln:81:20
  |vpiRange:
  \_range: , line:81:6, endln:81:20
    |vpiParent:
    \_logic_typespec: , line:81:2, endln:81:20
    |vpiLeftRange:
    \_operation: , line:81:8, endln:81:16
      |vpiParent:
      \_range: , line:81:6, endln:81:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNMEM), line:81:8, endln:81:14
        |vpiParent:
        \_operation: , line:81:8, endln:81:16
        |vpiName:LGNMEM
      |vpiOperand:
      \_constant: , line:81:15, endln:81:16
        |vpiParent:
        \_operation: , line:81:8, endln:81:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:81:18, endln:81:19
      |vpiParent:
      \_range: , line:81:6, endln:81:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:82:2, endln:82:20
  |vpiRange:
  \_range: , line:82:6, endln:82:20
    |vpiParent:
    \_logic_typespec: , line:82:2, endln:82:20
    |vpiLeftRange:
    \_operation: , line:82:8, endln:82:16
      |vpiParent:
      \_range: , line:82:6, endln:82:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNMEM), line:82:8, endln:82:14
        |vpiParent:
        \_operation: , line:82:8, endln:82:16
        |vpiName:LGNMEM
      |vpiOperand:
      \_constant: , line:82:15, endln:82:16
        |vpiParent:
        \_operation: , line:82:8, endln:82:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:82:18, endln:82:19
      |vpiParent:
      \_range: , line:82:6, endln:82:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:83:2, endln:83:36
  |vpiRange:
  \_range: , line:83:6, endln:83:16
    |vpiParent:
    \_logic_typespec: , line:83:2, endln:83:36
    |vpiLeftRange:
    \_operation: , line:83:8, endln:83:12
      |vpiParent:
      \_range: , line:83:6, endln:83:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:83:8, endln:83:10
        |vpiParent:
        \_operation: , line:83:8, endln:83:12
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:83:11, endln:83:12
        |vpiParent:
        \_operation: , line:83:8, endln:83:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:83:14, endln:83:15
      |vpiParent:
      \_range: , line:83:6, endln:83:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:84:2, endln:84:36
  |vpiRange:
  \_range: , line:84:6, endln:84:16
    |vpiParent:
    \_logic_typespec: , line:84:2, endln:84:36
    |vpiLeftRange:
    \_operation: , line:84:8, endln:84:12
      |vpiParent:
      \_range: , line:84:6, endln:84:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:84:8, endln:84:10
        |vpiParent:
        \_operation: , line:84:8, endln:84:12
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:84:11, endln:84:12
        |vpiParent:
        \_operation: , line:84:8, endln:84:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:84:14, endln:84:15
      |vpiParent:
      \_range: , line:84:6, endln:84:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:86:2, endln:86:23
  |vpiRange:
  \_range: , line:86:13, endln:86:23
    |vpiParent:
    \_logic_typespec: , line:86:2, endln:86:23
    |vpiLeftRange:
    \_operation: , line:86:15, endln:86:19
      |vpiParent:
      \_range: , line:86:13, endln:86:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:86:15, endln:86:17
        |vpiParent:
        \_operation: , line:86:15, endln:86:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:86:18, endln:86:19
        |vpiParent:
        \_operation: , line:86:15, endln:86:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:86:21, endln:86:22
      |vpiParent:
      \_range: , line:86:13, endln:86:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:86:2, endln:86:23
  |vpiRange:
  \_range: , line:86:13, endln:86:23
    |vpiParent:
    \_logic_typespec: , line:86:2, endln:86:23
    |vpiLeftRange:
    \_operation: , line:86:15, endln:86:19
      |vpiParent:
      \_range: , line:86:13, endln:86:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:86:15, endln:86:17
        |vpiParent:
        \_operation: , line:86:15, endln:86:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:86:18, endln:86:19
        |vpiParent:
        \_operation: , line:86:15, endln:86:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:86:21, endln:86:22
      |vpiParent:
      \_range: , line:86:13, endln:86:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:86:2, endln:86:23
  |vpiRange:
  \_range: , line:86:13, endln:86:23
    |vpiParent:
    \_logic_typespec: , line:86:2, endln:86:23
    |vpiLeftRange:
    \_operation: , line:86:15, endln:86:19
      |vpiParent:
      \_range: , line:86:13, endln:86:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:86:15, endln:86:17
        |vpiParent:
        \_operation: , line:86:15, endln:86:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:86:18, endln:86:19
        |vpiParent:
        \_operation: , line:86:15, endln:86:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:86:21, endln:86:22
      |vpiParent:
      \_range: , line:86:13, endln:86:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:87:2, endln:87:19
  |vpiRange:
  \_range: , line:87:13, endln:87:19
    |vpiParent:
    \_logic_typespec: , line:87:2, endln:87:19
    |vpiLeftRange:
    \_ref_obj: (IW), line:87:14, endln:87:16
      |vpiParent:
      \_range: , line:87:13, endln:87:19
      |vpiName:IW
    |vpiRightRange:
    \_constant: , line:87:17, endln:87:18
      |vpiParent:
      \_range: , line:87:13, endln:87:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:90:2, endln:90:5
\_logic_typespec: , line:90:2, endln:90:5
\_logic_typespec: , line:90:2, endln:90:5
\_logic_typespec: , line:93:2, endln:93:26
  |vpiRange:
  \_range: , line:93:13, endln:93:26
    |vpiParent:
    \_logic_typespec: , line:93:2, endln:93:26
    |vpiLeftRange:
    \_operation: , line:93:15, endln:93:22
      |vpiParent:
      \_range: , line:93:13, endln:93:26
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:93:15, endln:93:20
        |vpiParent:
        \_operation: , line:93:15, endln:93:22
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (IW), line:93:15, endln:93:17
          |vpiParent:
          \_operation: , line:93:15, endln:93:20
          |vpiName:IW
        |vpiOperand:
        \_ref_obj: (TW), line:93:18, endln:93:20
          |vpiParent:
          \_operation: , line:93:15, endln:93:20
          |vpiName:TW
      |vpiOperand:
      \_constant: , line:93:21, endln:93:22
        |vpiParent:
        \_operation: , line:93:15, endln:93:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:93:24, endln:93:25
      |vpiParent:
      \_range: , line:93:13, endln:93:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:94:2, endln:94:23
  |vpiRange:
  \_range: , line:94:13, endln:94:23
    |vpiParent:
    \_logic_typespec: , line:94:2, endln:94:23
    |vpiLeftRange:
    \_operation: , line:94:15, endln:94:19
      |vpiParent:
      \_range: , line:94:13, endln:94:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:94:15, endln:94:17
        |vpiParent:
        \_operation: , line:94:15, endln:94:19
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:94:18, endln:94:19
        |vpiParent:
        \_operation: , line:94:15, endln:94:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:94:21, endln:94:22
      |vpiParent:
      \_range: , line:94:13, endln:94:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:166:2, endln:166:6
\_logic_typespec: , line:166:2, endln:166:6
\_logic_typespec: , line:167:2, endln:167:20
  |vpiRange:
  \_range: , line:167:7, endln:167:20
    |vpiParent:
    \_logic_typespec: , line:167:2, endln:167:20
    |vpiLeftRange:
    \_operation: , line:167:8, endln:167:17
      |vpiParent:
      \_range: , line:167:7, endln:167:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LGNTAPS), line:167:8, endln:167:15
        |vpiParent:
        \_operation: , line:167:8, endln:167:17
        |vpiName:LGNTAPS
      |vpiOperand:
      \_constant: , line:167:16, endln:167:17
        |vpiParent:
        \_operation: , line:167:8, endln:167:17
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:167:18, endln:167:19
      |vpiParent:
      \_range: , line:167:7, endln:167:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:175:2, endln:175:11
  |vpiRange:
  \_range: , line:175:6, endln:175:11
    |vpiParent:
    \_logic_typespec: , line:175:2, endln:175:11
    |vpiLeftRange:
    \_constant: , line:175:7, endln:175:8
      |vpiParent:
      \_range: , line:175:6, endln:175:11
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:175:9, endln:175:10
      |vpiParent:
      \_range: , line:175:6, endln:175:11
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:278:2, endln:278:14
  |vpiRange:
  \_range: , line:278:6, endln:278:14
    |vpiParent:
    \_logic_typespec: , line:278:2, endln:278:14
    |vpiLeftRange:
    \_operation: , line:278:7, endln:278:11
      |vpiParent:
      \_range: , line:278:6, endln:278:14
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:278:7, endln:278:9
        |vpiParent:
        \_operation: , line:278:7, endln:278:11
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:278:10, endln:278:11
        |vpiParent:
        \_operation: , line:278:7, endln:278:11
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:278:12, endln:278:13
      |vpiParent:
      \_range: , line:278:6, endln:278:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:50:8, endln:50:12
\_logic_typespec: , line:50:8, endln:50:12
\_logic_typespec: , line:51:8, endln:51:23
  |vpiRange:
  \_range: , line:51:13, endln:51:23
    |vpiParent:
    \_logic_typespec: , line:51:8, endln:51:23
    |vpiLeftRange:
    \_operation: , line:51:15, endln:51:19
      |vpiParent:
      \_range: , line:51:13, endln:51:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:51:15, endln:51:17
        |vpiParent:
        \_operation: , line:51:15, endln:51:19
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:51:18, endln:51:19
        |vpiParent:
        \_operation: , line:51:15, endln:51:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:51:21, endln:51:22
      |vpiParent:
      \_range: , line:51:13, endln:51:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:52:9, endln:52:24
  |vpiRange:
  \_range: , line:52:14, endln:52:24
    |vpiParent:
    \_logic_typespec: , line:52:9, endln:52:24
    |vpiLeftRange:
    \_operation: , line:52:16, endln:52:20
      |vpiParent:
      \_range: , line:52:14, endln:52:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (OW), line:52:16, endln:52:18
        |vpiParent:
        \_operation: , line:52:16, endln:52:20
        |vpiName:OW
      |vpiOperand:
      \_constant: , line:52:19, endln:52:20
        |vpiParent:
        \_operation: , line:52:16, endln:52:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:52:22, endln:52:23
      |vpiParent:
      \_range: , line:52:14, endln:52:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:54:2, endln:54:16
  |vpiRange:
  \_range: , line:54:6, endln:54:16
    |vpiParent:
    \_logic_typespec: , line:54:2, endln:54:16
    |vpiLeftRange:
    \_operation: , line:54:8, endln:54:12
      |vpiParent:
      \_range: , line:54:6, endln:54:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IW), line:54:8, endln:54:10
        |vpiParent:
        \_operation: , line:54:8, endln:54:12
        |vpiName:IW
      |vpiOperand:
      \_constant: , line:54:11, endln:54:12
        |vpiParent:
        \_operation: , line:54:8, endln:54:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:54:14, endln:54:15
      |vpiParent:
      \_range: , line:54:6, endln:54:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 19
[   NOTE] : 0
