// Seed: 219180836
module module_0 #(
    parameter id_12 = 32'd34
) (
    output wor id_0,
    input wand id_1,
    input wor id_2,
    input wor id_3,
    output supply0 id_4,
    output supply0 id_5,
    input uwire id_6,
    output wand id_7,
    input tri id_8,
    input wand id_9,
    input tri1 id_10
    , _id_12
);
  wire [id_12 : 1] id_13;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    output wire id_2,
    output wand id_3,
    output logic id_4,
    input uwire id_5,
    input tri1 id_6
    , id_10,
    output supply0 id_7,
    input supply0 id_8
);
  wire [1 'b0 : 1] id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_8,
      id_7,
      id_2,
      id_5,
      id_7,
      id_8,
      id_5,
      id_1
  );
  assign modCall_1.id_9 = 0;
  logic [-1 : -1] id_12;
  ;
  assign id_3 = -1'h0;
  supply1 id_13 = 1;
  initial begin : LABEL_0
    `define pp_14 0
    id_4 <= id_6 ? id_12 : id_5;
  end
  wire id_15;
endmodule
