Time resolution is 1 ps
$finish called at time : 100 ns : File "D:/Verilog Labs/Lab 1/Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder_tb.v" Line 22
