{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 320 " "Parameter WIDTH_A set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 320 " "Parameter WIDTH_B set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1570444615028 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1570444615028 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 1 1570444615028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1570444615732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444615733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444615733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444615733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444615733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444615733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444615733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444615733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444615733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444615733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444615733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444615733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444615733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444615733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444615733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444615733 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 1 1570444615733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00n1 " "Found entity 1: altsyncram_00n1" {  } { { "db/altsyncram_00n1.tdf" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/db/altsyncram_00n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1570444616030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1570444616030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1570444616542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444616542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444616542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444616542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444616542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444616542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444616542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444616542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444616542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444616542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444616542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444616542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444616542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444616542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444616542 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 1 1570444616542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0aj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0aj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0aj1 " "Found entity 1: altsyncram_0aj1" {  } { { "db/altsyncram_0aj1.tdf" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/db/altsyncram_0aj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1570444616903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1570444616903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1570444617596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444617596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 320 " "Parameter \"WIDTH_A\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444617596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444617596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444617596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 320 " "Parameter \"WIDTH_B\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444617596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444617596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444617596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444617596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444617596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444617596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444617596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444617596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444617596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1570444617596 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 1 1570444617596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9j1 " "Found entity 1: altsyncram_g9j1" {  } { { "db/altsyncram_g9j1.tdf" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/db/altsyncram_g9j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1570444618018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1570444618018 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "acl_iface_partition " "Starting Logic Optimization and Technology Mapping for Partition acl_iface_partition" {  } { { "system/synthesis/system.v" "acl_iface" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/system.v" 212 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 1 1570444619329 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[0\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[0\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[1\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[1\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[2\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[2\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[3\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[3\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[4\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[4\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[5\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[5\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[6\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[6\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[7\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[7\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[8\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[8\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[9\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[9\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[10\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[10\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[11\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[11\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[12\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[12\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[13\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[13\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[14\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[14\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[15\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[15\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[16\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[16\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[17\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[17\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[18\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[18\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[19\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[19\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[20\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[20\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[21\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[21\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[22\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[22\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[23\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[23\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[24\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[24\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[25\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[25\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[26\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[26\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[27\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[27\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[28\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[28\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[29\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[29\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[30\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[30\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[31\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dq\[31\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[0\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[0\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[1\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[1\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[2\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[2\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[3\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs\[3\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[0\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[0\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[1\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[1\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[2\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[2\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[3\]~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|memory_mem_dqs_n\[3\]~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_emac1_inst_MDIO~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_emac1_inst_MDIO~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_CMD~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_CMD~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D0~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D0~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D1~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D1~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D2~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D2~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D3~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_sdio_inst_D3~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D0~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D0~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D1~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D1~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D2~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D2~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D3~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D3~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D4~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D4~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D5~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D5~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D6~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D6~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D7~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_usb1_inst_D7~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_i2c1_inst_SDA~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_i2c1_inst_SDA~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_i2c1_inst_SCL~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_i2c1_inst_SCL~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""} { "Warning" "WMLS_MLS_NODE_NAME" "system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_gpio_inst_GPIO53~synth " "Node \"system:the_system\|system_acl_iface:acl_iface\|peripheral_hps_io_gpio_inst_GPIO53~synth\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 1 1570444621973 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 1 1570444621973 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[0\] GND " "Pin \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[0\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1570444621980 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[1\] GND " "Pin \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[1\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1570444621980 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[2\] GND " "Pin \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_address\[2\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1570444621980 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:the_system\|system_acl_iface:acl_iface\|kernel_cra_debugaccess GND " "Pin \"system:the_system\|system_acl_iface:acl_iface\|kernel_cra_debugaccess\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/matrix/system/synthesis/submodules/system_acl_iface.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1570444621980 "|top|system:the_system|system_acl_iface:acl_iface|kernel_cra_debugaccess"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 1 1570444621980 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "acl_iface_partition " "Timing-Driven Synthesis is running on partition \"acl_iface_partition\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1570444623738 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "715 " "715 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 1 1570444626758 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5073 " "Implemented 5073 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "402 " "Implemented 402 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 1 1570444626980 ""} { "Info" "ICUT_CUT_TM_OPINS" "412 " "Implemented 412 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 1 1570444626980 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 1 1570444626980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3514 " "Implemented 3514 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 1 1570444626980 ""} { "Info" "ICUT_CUT_TM_RAMS" "672 " "Implemented 672 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 1 1570444626980 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 1 1570444626980 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 1 1570444626980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 1 1570444626980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5009 " "Peak virtual memory: 5009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 1 1570444627629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 16:07:07 2019 " "Processing ended: Mon Oct 07 16:07:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 1 1570444627629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 1 1570444627629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 1 1570444627629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 1 1570444627629 ""}
