Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jan 17 20:17:17 2025
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ZYNQ_CORE_wrapper_control_sets_placed.rpt
| Design       : ZYNQ_CORE_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              69 |           22 |
| No           | No                    | Yes                    |              25 |            5 |
| No           | Yes                   | No                     |              43 |           11 |
| Yes          | No                    | No                     |              36 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              84 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                         Clock Signal                                                                                         |                                                                       Enable Signal                                                                      |                                                                                   Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out                                                                                                             | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT            |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                                                            |                                                                                                                                                          | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg_n_0                                                        |                1 |              5 |         5.00 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out                                                                                                             |                                                                                                                                                          | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/reset_in                                                                      |                1 |              5 |         5.00 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out                                                                                                             |                                                                                                                                                          | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/tx_reset                                                                                                      |                1 |              5 |         5.00 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out                                                                                                             | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_ID_REG                        | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out                                                                                                             | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_ID_REG              | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                1 |              5 |         5.00 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out                                                                                                             | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0   | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                1 |              5 |         5.00 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                                                            |                                                                                                                                                          | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_out |                3 |             10 |         3.33 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out                                                                                                             |                                                                                                                                                          | ZYNQ_CORE_i/util_vector_logic_0/Res[0]                                                                                                                                              |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out                                                                                                             | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG               | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                3 |             10 |         3.33 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out                                                                                                             | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_10M_SPEED_BIT_LOC_REG         | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                6 |             12 |         2.00 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk_0 |                                                                                                                                                          |                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out                                                                                                             |                                                                                                                                                          | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_out                                                                                  |                2 |             15 |         7.50 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out                                                                                                             | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1                       | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                3 |             15 |         5.00 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out                                                                                                             | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG                      | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                5 |             16 |         3.20 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out                                                                                                             | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG                     | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                4 |             16 |         4.00 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out                                                                                                             |                                                                                                                                                          | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                6 |             18 |         3.00 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                                                            |                                                                                                                                                          |                                                                                                                                                                                     |                6 |             25 |         4.17 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out                                                                                                             |                                                                                                                                                          |                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out                                                                                                             | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[3]_i_1_n_0 |                                                                                                                                                                                     |                9 |             32 |         3.56 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


