ARM GAS  C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f1xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f1xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f1xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f1xx_it.c ****   *
  17:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_it.c ****   */
  19:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_it.c **** 
  21:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_it.c **** #include "main.h"
  23:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  24:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_it.c **** 
  28:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_it.c **** 
  31:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_it.c **** 
ARM GAS  C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s 			page 2


  33:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f1xx_it.c **** 
  36:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f1xx_it.c **** 
  38:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f1xx_it.c **** 
  41:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f1xx_it.c **** 
  43:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_it.c **** 
  46:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_it.c **** 
  48:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_it.c **** 
  51:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_it.c **** 
  53:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f1xx_it.c **** 
  56:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f1xx_it.c **** 
  58:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim1;
  60:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  61:Core/Src/stm32f1xx_it.c **** 
  62:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  63:Core/Src/stm32f1xx_it.c **** 
  64:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  65:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  66:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  67:Core/Src/stm32f1xx_it.c **** /**
  68:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  69:Core/Src/stm32f1xx_it.c ****   */
  70:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  71:Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 71 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.L2:
  72:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  73:Core/Src/stm32f1xx_it.c **** 
  74:Core/Src/stm32f1xx_it.c ****     /* USER CODE END NonMaskableInt_IRQn 0 */
  75:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  76:Core/Src/stm32f1xx_it.c ****     while (1)
  34              		.loc 1 76 5 discriminator 1 view .LVU1
  77:Core/Src/stm32f1xx_it.c ****     {
  78:Core/Src/stm32f1xx_it.c ****     }
  35              		.loc 1 78 5 discriminator 1 view .LVU2
  76:Core/Src/stm32f1xx_it.c ****     {
  36              		.loc 1 76 11 discriminator 1 view .LVU3
ARM GAS  C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s 			page 3


  37 0000 FEE7     		b	.L2
  38              		.cfi_endproc
  39              	.LFE65:
  41              		.section	.text.HardFault_Handler,"ax",%progbits
  42              		.align	1
  43              		.global	HardFault_Handler
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  47              		.fpu softvfp
  49              	HardFault_Handler:
  50              	.LFB66:
  79:Core/Src/stm32f1xx_it.c ****     /* USER CODE END NonMaskableInt_IRQn 1 */
  80:Core/Src/stm32f1xx_it.c **** }
  81:Core/Src/stm32f1xx_it.c **** 
  82:Core/Src/stm32f1xx_it.c **** /**
  83:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  84:Core/Src/stm32f1xx_it.c ****   */
  85:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  86:Core/Src/stm32f1xx_it.c **** {
  51              		.loc 1 86 1 view -0
  52              		.cfi_startproc
  53              		@ Volatile: function does not return.
  54              		@ args = 0, pretend = 0, frame = 0
  55              		@ frame_needed = 0, uses_anonymous_args = 0
  56              		@ link register save eliminated.
  57              	.L4:
  87:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN HardFault_IRQn 0 */
  88:Core/Src/stm32f1xx_it.c **** 
  89:Core/Src/stm32f1xx_it.c ****     /* USER CODE END HardFault_IRQn 0 */
  90:Core/Src/stm32f1xx_it.c ****     while (1)
  58              		.loc 1 90 5 discriminator 1 view .LVU5
  91:Core/Src/stm32f1xx_it.c ****     {
  92:Core/Src/stm32f1xx_it.c ****         /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  93:Core/Src/stm32f1xx_it.c ****         /* USER CODE END W1_HardFault_IRQn 0 */
  94:Core/Src/stm32f1xx_it.c ****     }
  59              		.loc 1 94 5 discriminator 1 view .LVU6
  90:Core/Src/stm32f1xx_it.c ****     {
  60              		.loc 1 90 11 discriminator 1 view .LVU7
  61 0000 FEE7     		b	.L4
  62              		.cfi_endproc
  63              	.LFE66:
  65              		.section	.text.MemManage_Handler,"ax",%progbits
  66              		.align	1
  67              		.global	MemManage_Handler
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu softvfp
  73              	MemManage_Handler:
  74              	.LFB67:
  95:Core/Src/stm32f1xx_it.c **** }
  96:Core/Src/stm32f1xx_it.c **** 
  97:Core/Src/stm32f1xx_it.c **** /**
  98:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
  99:Core/Src/stm32f1xx_it.c ****   */
 100:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
ARM GAS  C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s 			page 4


 101:Core/Src/stm32f1xx_it.c **** {
  75              		.loc 1 101 1 view -0
  76              		.cfi_startproc
  77              		@ Volatile: function does not return.
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
  81              	.L6:
 102:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 103:Core/Src/stm32f1xx_it.c **** 
 104:Core/Src/stm32f1xx_it.c ****     /* USER CODE END MemoryManagement_IRQn 0 */
 105:Core/Src/stm32f1xx_it.c ****     while (1)
  82              		.loc 1 105 5 discriminator 1 view .LVU9
 106:Core/Src/stm32f1xx_it.c ****     {
 107:Core/Src/stm32f1xx_it.c ****         /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 108:Core/Src/stm32f1xx_it.c ****         /* USER CODE END W1_MemoryManagement_IRQn 0 */
 109:Core/Src/stm32f1xx_it.c ****     }
  83              		.loc 1 109 5 discriminator 1 view .LVU10
 105:Core/Src/stm32f1xx_it.c ****     {
  84              		.loc 1 105 11 discriminator 1 view .LVU11
  85 0000 FEE7     		b	.L6
  86              		.cfi_endproc
  87              	.LFE67:
  89              		.section	.text.BusFault_Handler,"ax",%progbits
  90              		.align	1
  91              		.global	BusFault_Handler
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  95              		.fpu softvfp
  97              	BusFault_Handler:
  98              	.LFB68:
 110:Core/Src/stm32f1xx_it.c **** }
 111:Core/Src/stm32f1xx_it.c **** 
 112:Core/Src/stm32f1xx_it.c **** /**
 113:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 114:Core/Src/stm32f1xx_it.c ****   */
 115:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 116:Core/Src/stm32f1xx_it.c **** {
  99              		.loc 1 116 1 view -0
 100              		.cfi_startproc
 101              		@ Volatile: function does not return.
 102              		@ args = 0, pretend = 0, frame = 0
 103              		@ frame_needed = 0, uses_anonymous_args = 0
 104              		@ link register save eliminated.
 105              	.L8:
 117:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN BusFault_IRQn 0 */
 118:Core/Src/stm32f1xx_it.c **** 
 119:Core/Src/stm32f1xx_it.c ****     /* USER CODE END BusFault_IRQn 0 */
 120:Core/Src/stm32f1xx_it.c ****     while (1)
 106              		.loc 1 120 5 discriminator 1 view .LVU13
 121:Core/Src/stm32f1xx_it.c ****     {
 122:Core/Src/stm32f1xx_it.c ****         /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 123:Core/Src/stm32f1xx_it.c ****         /* USER CODE END W1_BusFault_IRQn 0 */
 124:Core/Src/stm32f1xx_it.c ****     }
 107              		.loc 1 124 5 discriminator 1 view .LVU14
 120:Core/Src/stm32f1xx_it.c ****     {
ARM GAS  C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s 			page 5


 108              		.loc 1 120 11 discriminator 1 view .LVU15
 109 0000 FEE7     		b	.L8
 110              		.cfi_endproc
 111              	.LFE68:
 113              		.section	.text.UsageFault_Handler,"ax",%progbits
 114              		.align	1
 115              		.global	UsageFault_Handler
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 119              		.fpu softvfp
 121              	UsageFault_Handler:
 122              	.LFB69:
 125:Core/Src/stm32f1xx_it.c **** }
 126:Core/Src/stm32f1xx_it.c **** 
 127:Core/Src/stm32f1xx_it.c **** /**
 128:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 129:Core/Src/stm32f1xx_it.c ****   */
 130:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 131:Core/Src/stm32f1xx_it.c **** {
 123              		.loc 1 131 1 view -0
 124              		.cfi_startproc
 125              		@ Volatile: function does not return.
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128              		@ link register save eliminated.
 129              	.L10:
 132:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN UsageFault_IRQn 0 */
 133:Core/Src/stm32f1xx_it.c **** 
 134:Core/Src/stm32f1xx_it.c ****     /* USER CODE END UsageFault_IRQn 0 */
 135:Core/Src/stm32f1xx_it.c ****     while (1)
 130              		.loc 1 135 5 discriminator 1 view .LVU17
 136:Core/Src/stm32f1xx_it.c ****     {
 137:Core/Src/stm32f1xx_it.c ****         /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 138:Core/Src/stm32f1xx_it.c ****         /* USER CODE END W1_UsageFault_IRQn 0 */
 139:Core/Src/stm32f1xx_it.c ****     }
 131              		.loc 1 139 5 discriminator 1 view .LVU18
 135:Core/Src/stm32f1xx_it.c ****     {
 132              		.loc 1 135 11 discriminator 1 view .LVU19
 133 0000 FEE7     		b	.L10
 134              		.cfi_endproc
 135              	.LFE69:
 137              		.section	.text.SVC_Handler,"ax",%progbits
 138              		.align	1
 139              		.global	SVC_Handler
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu softvfp
 145              	SVC_Handler:
 146              	.LFB70:
 140:Core/Src/stm32f1xx_it.c **** }
 141:Core/Src/stm32f1xx_it.c **** 
 142:Core/Src/stm32f1xx_it.c **** /**
 143:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 144:Core/Src/stm32f1xx_it.c ****   */
 145:Core/Src/stm32f1xx_it.c **** void SVC_Handler(void)
ARM GAS  C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s 			page 6


 146:Core/Src/stm32f1xx_it.c **** {
 147              		.loc 1 146 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		@ link register save eliminated.
 147:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN SVCall_IRQn 0 */
 148:Core/Src/stm32f1xx_it.c **** 
 149:Core/Src/stm32f1xx_it.c ****     /* USER CODE END SVCall_IRQn 0 */
 150:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN SVCall_IRQn 1 */
 151:Core/Src/stm32f1xx_it.c **** 
 152:Core/Src/stm32f1xx_it.c ****     /* USER CODE END SVCall_IRQn 1 */
 153:Core/Src/stm32f1xx_it.c **** }
 152              		.loc 1 153 1 view .LVU21
 153 0000 7047     		bx	lr
 154              		.cfi_endproc
 155              	.LFE70:
 157              		.section	.text.DebugMon_Handler,"ax",%progbits
 158              		.align	1
 159              		.global	DebugMon_Handler
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 163              		.fpu softvfp
 165              	DebugMon_Handler:
 166              	.LFB71:
 154:Core/Src/stm32f1xx_it.c **** 
 155:Core/Src/stm32f1xx_it.c **** /**
 156:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 157:Core/Src/stm32f1xx_it.c ****   */
 158:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 159:Core/Src/stm32f1xx_it.c **** {
 167              		.loc 1 159 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171              		@ link register save eliminated.
 160:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 161:Core/Src/stm32f1xx_it.c **** 
 162:Core/Src/stm32f1xx_it.c ****     /* USER CODE END DebugMonitor_IRQn 0 */
 163:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 164:Core/Src/stm32f1xx_it.c **** 
 165:Core/Src/stm32f1xx_it.c ****     /* USER CODE END DebugMonitor_IRQn 1 */
 166:Core/Src/stm32f1xx_it.c **** }
 172              		.loc 1 166 1 view .LVU23
 173 0000 7047     		bx	lr
 174              		.cfi_endproc
 175              	.LFE71:
 177              		.section	.text.PendSV_Handler,"ax",%progbits
 178              		.align	1
 179              		.global	PendSV_Handler
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
 183              		.fpu softvfp
 185              	PendSV_Handler:
 186              	.LFB72:
ARM GAS  C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s 			page 7


 167:Core/Src/stm32f1xx_it.c **** 
 168:Core/Src/stm32f1xx_it.c **** /**
 169:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Pendable request for system service.
 170:Core/Src/stm32f1xx_it.c ****   */
 171:Core/Src/stm32f1xx_it.c **** void PendSV_Handler(void)
 172:Core/Src/stm32f1xx_it.c **** {
 187              		.loc 1 172 1 view -0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 0
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		@ link register save eliminated.
 173:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN PendSV_IRQn 0 */
 174:Core/Src/stm32f1xx_it.c **** 
 175:Core/Src/stm32f1xx_it.c ****     /* USER CODE END PendSV_IRQn 0 */
 176:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN PendSV_IRQn 1 */
 177:Core/Src/stm32f1xx_it.c **** 
 178:Core/Src/stm32f1xx_it.c ****     /* USER CODE END PendSV_IRQn 1 */
 179:Core/Src/stm32f1xx_it.c **** }
 192              		.loc 1 179 1 view .LVU25
 193 0000 7047     		bx	lr
 194              		.cfi_endproc
 195              	.LFE72:
 197              		.section	.text.SysTick_Handler,"ax",%progbits
 198              		.align	1
 199              		.global	SysTick_Handler
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 203              		.fpu softvfp
 205              	SysTick_Handler:
 206              	.LFB73:
 180:Core/Src/stm32f1xx_it.c **** 
 181:Core/Src/stm32f1xx_it.c **** /**
 182:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System tick timer.
 183:Core/Src/stm32f1xx_it.c ****   */
 184:Core/Src/stm32f1xx_it.c **** void SysTick_Handler(void)
 185:Core/Src/stm32f1xx_it.c **** {
 207              		.loc 1 185 1 view -0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 0
 210              		@ frame_needed = 0, uses_anonymous_args = 0
 211 0000 08B5     		push	{r3, lr}
 212              	.LCFI0:
 213              		.cfi_def_cfa_offset 8
 214              		.cfi_offset 3, -8
 215              		.cfi_offset 14, -4
 186:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN SysTick_IRQn 0 */
 187:Core/Src/stm32f1xx_it.c **** 
 188:Core/Src/stm32f1xx_it.c ****     /* USER CODE END SysTick_IRQn 0 */
 189:Core/Src/stm32f1xx_it.c ****     HAL_IncTick();
 216              		.loc 1 189 5 view .LVU27
 217 0002 FFF7FEFF 		bl	HAL_IncTick
 218              	.LVL0:
 190:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN SysTick_IRQn 1 */
 191:Core/Src/stm32f1xx_it.c **** 
 192:Core/Src/stm32f1xx_it.c ****     /* USER CODE END SysTick_IRQn 1 */
 193:Core/Src/stm32f1xx_it.c **** }
ARM GAS  C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s 			page 8


 219              		.loc 1 193 1 is_stmt 0 view .LVU28
 220 0006 08BD     		pop	{r3, pc}
 221              		.cfi_endproc
 222              	.LFE73:
 224              		.section	.text.EXTI1_IRQHandler,"ax",%progbits
 225              		.align	1
 226              		.global	EXTI1_IRQHandler
 227              		.syntax unified
 228              		.thumb
 229              		.thumb_func
 230              		.fpu softvfp
 232              	EXTI1_IRQHandler:
 233              	.LFB74:
 194:Core/Src/stm32f1xx_it.c **** 
 195:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 196:Core/Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 197:Core/Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 198:Core/Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 199:Core/Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 200:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 201:Core/Src/stm32f1xx_it.c **** 
 202:Core/Src/stm32f1xx_it.c **** /**
 203:Core/Src/stm32f1xx_it.c ****   * @brief This function handles EXTI line1 interrupt.
 204:Core/Src/stm32f1xx_it.c ****   */
 205:Core/Src/stm32f1xx_it.c **** void EXTI1_IRQHandler(void)
 206:Core/Src/stm32f1xx_it.c **** {
 234              		.loc 1 206 1 is_stmt 1 view -0
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 0
 237              		@ frame_needed = 0, uses_anonymous_args = 0
 238 0000 08B5     		push	{r3, lr}
 239              	.LCFI1:
 240              		.cfi_def_cfa_offset 8
 241              		.cfi_offset 3, -8
 242              		.cfi_offset 14, -4
 207:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN EXTI1_IRQn 0 */
 208:Core/Src/stm32f1xx_it.c **** 
 209:Core/Src/stm32f1xx_it.c ****     /* USER CODE END EXTI1_IRQn 0 */
 210:Core/Src/stm32f1xx_it.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 243              		.loc 1 210 5 view .LVU30
 244 0002 0220     		movs	r0, #2
 245 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 246              	.LVL1:
 211:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN EXTI1_IRQn 1 */
 212:Core/Src/stm32f1xx_it.c **** 
 213:Core/Src/stm32f1xx_it.c ****     /* USER CODE END EXTI1_IRQn 1 */
 214:Core/Src/stm32f1xx_it.c **** }
 247              		.loc 1 214 1 is_stmt 0 view .LVU31
 248 0008 08BD     		pop	{r3, pc}
 249              		.cfi_endproc
 250              	.LFE74:
 252              		.section	.text.EXTI2_IRQHandler,"ax",%progbits
 253              		.align	1
 254              		.global	EXTI2_IRQHandler
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
ARM GAS  C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s 			page 9


 258              		.fpu softvfp
 260              	EXTI2_IRQHandler:
 261              	.LFB75:
 215:Core/Src/stm32f1xx_it.c **** 
 216:Core/Src/stm32f1xx_it.c **** /**
 217:Core/Src/stm32f1xx_it.c ****   * @brief This function handles EXTI line2 interrupt.
 218:Core/Src/stm32f1xx_it.c ****   */
 219:Core/Src/stm32f1xx_it.c **** void EXTI2_IRQHandler(void)
 220:Core/Src/stm32f1xx_it.c **** {
 262              		.loc 1 220 1 is_stmt 1 view -0
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 0
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266 0000 08B5     		push	{r3, lr}
 267              	.LCFI2:
 268              		.cfi_def_cfa_offset 8
 269              		.cfi_offset 3, -8
 270              		.cfi_offset 14, -4
 221:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN EXTI2_IRQn 0 */
 222:Core/Src/stm32f1xx_it.c **** 
 223:Core/Src/stm32f1xx_it.c ****     /* USER CODE END EXTI2_IRQn 0 */
 224:Core/Src/stm32f1xx_it.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 271              		.loc 1 224 5 view .LVU33
 272 0002 0420     		movs	r0, #4
 273 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 274              	.LVL2:
 225:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN EXTI2_IRQn 1 */
 226:Core/Src/stm32f1xx_it.c **** 
 227:Core/Src/stm32f1xx_it.c ****     /* USER CODE END EXTI2_IRQn 1 */
 228:Core/Src/stm32f1xx_it.c **** }
 275              		.loc 1 228 1 is_stmt 0 view .LVU34
 276 0008 08BD     		pop	{r3, pc}
 277              		.cfi_endproc
 278              	.LFE75:
 280              		.section	.text.EXTI3_IRQHandler,"ax",%progbits
 281              		.align	1
 282              		.global	EXTI3_IRQHandler
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 286              		.fpu softvfp
 288              	EXTI3_IRQHandler:
 289              	.LFB76:
 229:Core/Src/stm32f1xx_it.c **** 
 230:Core/Src/stm32f1xx_it.c **** /**
 231:Core/Src/stm32f1xx_it.c ****   * @brief This function handles EXTI line3 interrupt.
 232:Core/Src/stm32f1xx_it.c ****   */
 233:Core/Src/stm32f1xx_it.c **** void EXTI3_IRQHandler(void)
 234:Core/Src/stm32f1xx_it.c **** {
 290              		.loc 1 234 1 is_stmt 1 view -0
 291              		.cfi_startproc
 292              		@ args = 0, pretend = 0, frame = 0
 293              		@ frame_needed = 0, uses_anonymous_args = 0
 294 0000 08B5     		push	{r3, lr}
 295              	.LCFI3:
 296              		.cfi_def_cfa_offset 8
 297              		.cfi_offset 3, -8
ARM GAS  C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s 			page 10


 298              		.cfi_offset 14, -4
 235:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN EXTI3_IRQn 0 */
 236:Core/Src/stm32f1xx_it.c **** 
 237:Core/Src/stm32f1xx_it.c ****     /* USER CODE END EXTI3_IRQn 0 */
 238:Core/Src/stm32f1xx_it.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 299              		.loc 1 238 5 view .LVU36
 300 0002 0820     		movs	r0, #8
 301 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 302              	.LVL3:
 239:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN EXTI3_IRQn 1 */
 240:Core/Src/stm32f1xx_it.c **** 
 241:Core/Src/stm32f1xx_it.c ****     /* USER CODE END EXTI3_IRQn 1 */
 242:Core/Src/stm32f1xx_it.c **** }
 303              		.loc 1 242 1 is_stmt 0 view .LVU37
 304 0008 08BD     		pop	{r3, pc}
 305              		.cfi_endproc
 306              	.LFE76:
 308              		.section	.text.TIM1_UP_IRQHandler,"ax",%progbits
 309              		.align	1
 310              		.global	TIM1_UP_IRQHandler
 311              		.syntax unified
 312              		.thumb
 313              		.thumb_func
 314              		.fpu softvfp
 316              	TIM1_UP_IRQHandler:
 317              	.LFB77:
 243:Core/Src/stm32f1xx_it.c **** 
 244:Core/Src/stm32f1xx_it.c **** /**
 245:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM1 update interrupt.
 246:Core/Src/stm32f1xx_it.c ****   */
 247:Core/Src/stm32f1xx_it.c **** void TIM1_UP_IRQHandler(void)
 248:Core/Src/stm32f1xx_it.c **** {
 318              		.loc 1 248 1 is_stmt 1 view -0
 319              		.cfi_startproc
 320              		@ args = 0, pretend = 0, frame = 0
 321              		@ frame_needed = 0, uses_anonymous_args = 0
 322 0000 08B5     		push	{r3, lr}
 323              	.LCFI4:
 324              		.cfi_def_cfa_offset 8
 325              		.cfi_offset 3, -8
 326              		.cfi_offset 14, -4
 249:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN TIM1_UP_IRQn 0 */
 250:Core/Src/stm32f1xx_it.c **** 
 251:Core/Src/stm32f1xx_it.c ****     /* USER CODE END TIM1_UP_IRQn 0 */
 252:Core/Src/stm32f1xx_it.c ****     HAL_TIM_IRQHandler(&htim1);
 327              		.loc 1 252 5 view .LVU39
 328 0002 0248     		ldr	r0, .L24
 329 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 330              	.LVL4:
 253:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN TIM1_UP_IRQn 1 */
 254:Core/Src/stm32f1xx_it.c **** 
 255:Core/Src/stm32f1xx_it.c ****     /* USER CODE END TIM1_UP_IRQn 1 */
 256:Core/Src/stm32f1xx_it.c **** }
 331              		.loc 1 256 1 is_stmt 0 view .LVU40
 332 0008 08BD     		pop	{r3, pc}
 333              	.L25:
 334 000a 00BF     		.align	2
ARM GAS  C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s 			page 11


 335              	.L24:
 336 000c 00000000 		.word	htim1
 337              		.cfi_endproc
 338              	.LFE77:
 340              		.text
 341              	.Letext0:
 342              		.file 2 "c:\\users\\cheng\\.iotlink\\tools\\gcc-arm-none-eabi\\arm-none-eabi\\include\\machine\\_d
 343              		.file 3 "c:\\users\\cheng\\.iotlink\\tools\\gcc-arm-none-eabi\\arm-none-eabi\\include\\sys\\_stdin
 344              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 345              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 346              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 347              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 348              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 349              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 350              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 351              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
ARM GAS  C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_it.c
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:16     .text.NMI_Handler:00000000 $t
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:24     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:42     .text.HardFault_Handler:00000000 $t
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:49     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:66     .text.MemManage_Handler:00000000 $t
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:73     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:90     .text.BusFault_Handler:00000000 $t
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:97     .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:114    .text.UsageFault_Handler:00000000 $t
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:121    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:138    .text.SVC_Handler:00000000 $t
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:145    .text.SVC_Handler:00000000 SVC_Handler
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:158    .text.DebugMon_Handler:00000000 $t
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:165    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:178    .text.PendSV_Handler:00000000 $t
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:185    .text.PendSV_Handler:00000000 PendSV_Handler
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:198    .text.SysTick_Handler:00000000 $t
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:205    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:225    .text.EXTI1_IRQHandler:00000000 $t
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:232    .text.EXTI1_IRQHandler:00000000 EXTI1_IRQHandler
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:253    .text.EXTI2_IRQHandler:00000000 $t
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:260    .text.EXTI2_IRQHandler:00000000 EXTI2_IRQHandler
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:281    .text.EXTI3_IRQHandler:00000000 $t
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:288    .text.EXTI3_IRQHandler:00000000 EXTI3_IRQHandler
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:309    .text.TIM1_UP_IRQHandler:00000000 $t
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:316    .text.TIM1_UP_IRQHandler:00000000 TIM1_UP_IRQHandler
C:\Users\Cheng\AppData\Local\Temp\ccC4H45c.s:336    .text.TIM1_UP_IRQHandler:0000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_GPIO_EXTI_IRQHandler
HAL_TIM_IRQHandler
htim1
