INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/albert.poblador/ip_lab3/ip_repo/edit_VGA_Controller_v1_0.sim/sim_1/impl/timing/xsim/VGA_Controller_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Controller
INFO: [VRFC 10-311] analyzing module VGA_Controller_v1_0
INFO: [VRFC 10-311] analyzing module VGA_Controller_v1_0_S00_AXI
INFO: [VRFC 10-311] analyzing module glbl
