{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-581,-206",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp0_clk -pg 1 -lvl 5 -x 2060 -y 60 -defaultsOSRD -right
preplace port qsfp0_tx -pg 1 -lvl 5 -x 2060 -y 160 -defaultsOSRD
preplace port qsfp0_rx -pg 1 -lvl 5 -x 2060 -y 320 -defaultsOSRD -right
preplace port qsfp1_tx -pg 1 -lvl 5 -x 2060 -y 1240 -defaultsOSRD
preplace port qsfp1_rx -pg 1 -lvl 5 -x 2060 -y 1260 -defaultsOSRD -right
preplace port qsfp1_clk -pg 1 -lvl 5 -x 2060 -y 1080 -defaultsOSRD -right
preplace port qsfp_rx_stream -pg 1 -lvl 5 -x 2060 -y 580 -defaultsOSRD
preplace port qsfp_tx_stream -pg 1 -lvl 0 -x 0 -y 900 -defaultsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 1110 -defaultsOSRD
preplace port port-id_resetn_in -pg 1 -lvl 0 -x 0 -y 1190 -defaultsOSRD
preplace port port-id_qsfp0_channel_up -pg 1 -lvl 5 -x 2060 -y 1060 -defaultsOSRD
preplace port port-id_qsfp1_channel_up -pg 1 -lvl 5 -x 2060 -y 1100 -defaultsOSRD
preplace port port-id_data_clock -pg 1 -lvl 0 -x 0 -y 1040 -defaultsOSRD
preplace port port-id_data_aresetn -pg 1 -lvl 0 -x 0 -y 920 -defaultsOSRD
preplace inst aurora_core_0 -pg 1 -lvl 2 -x 670 -y 60 -swap {17 1 2 3 27 5 6 4 8 9 10 11 12 13 14 15 16 0 18 19 20 7 22 23 21 25 26 24 28 29 31 33 32 30 35 41 34 36 37 42 38 40 39} -defaultsOSRD -pinDir USER_DATA_S_AXIS_TX left -pinY USER_DATA_S_AXIS_TX 440L -pinDir USER_DATA_M_AXIS_RX right -pinY USER_DATA_M_AXIS_RX 300R -pinDir GT_DIFF_REFCLK1 right -pinY GT_DIFF_REFCLK1 0R -pinDir CORE_STATUS right -pinY CORE_STATUS 120R -pinDir CORE_STATUS.channel_up right -pinY CORE_STATUS.channel_up 140R -pinDir CORE_STATUS.gt_pll_lock right -pinY CORE_STATUS.gt_pll_lock 160R -pinDir CORE_STATUS.hard_err right -pinY CORE_STATUS.hard_err 180R -pinDir CORE_STATUS.lane_up right -pinY CORE_STATUS.lane_up 200R -pinDir CORE_STATUS.mmcm_not_locked_out right -pinY CORE_STATUS.mmcm_not_locked_out 220R -pinDir CORE_STATUS.soft_err right -pinY CORE_STATUS.soft_err 240R -pinDir CORE_CONTROL left -pinY CORE_CONTROL 0L -pinDir GT_SERIAL_TX right -pinY GT_SERIAL_TX 100R -pinDir GT_SERIAL_RX right -pinY GT_SERIAL_RX 260R -pinDir QPLL_CONTROL_OUT right -pinY QPLL_CONTROL_OUT 280R -pinDir reset_pb left -pinY reset_pb 480L -pinDir pma_init left -pinY pma_init 500L -pinDir tx_out_clk right -pinY tx_out_clk 320R -pinDir init_clk left -pinY init_clk 460L -pinDir link_reset_out right -pinY link_reset_out 360R -pinDir user_clk_out right -pinY user_clk_out 480R -pinDir sync_clk_out right -pinY sync_clk_out 340R -pinDir gt_qpllclk_quad1_out right -pinY gt_qpllclk_quad1_out 380R -pinDir gt_qpllrefclk_quad1_out right -pinY gt_qpllrefclk_quad1_out 400R -pinDir sys_reset_out right -pinY sys_reset_out 500R -pinDir gt_reset_out right -pinY gt_reset_out 420R -pinDir gt_refclk1_out right -pinY gt_refclk1_out 460R -pinBusDir gt_powergood right -pinBusY gt_powergood 440R
preplace inst reset_inverter_0 -pg 1 -lvl 2 -x 670 -y 700 -defaultsOSRD -pinBusDir Op1 right -pinBusY Op1 0R -pinBusDir Res right -pinBusY Res 20R
preplace inst reset_manager -pg 1 -lvl 1 -x 190 -y 1170 -defaultsOSRD -pinDir clock left -pinY clock 0L -pinDir resetn_in left -pinY resetn_in 20L -pinDir reset_pb_out right -pinY reset_pb_out 0R -pinDir pma_init_out right -pinY pma_init_out 20R
preplace inst aurora_core_1 -pg 1 -lvl 3 -x 1210 -y 980 -defaultsOSRD -pinDir USER_DATA_S_AXIS_TX left -pinY USER_DATA_S_AXIS_TX 0L -pinDir USER_DATA_M_AXIS_RX right -pinY USER_DATA_M_AXIS_RX 0R -pinDir GT_DIFF_REFCLK1 right -pinY GT_DIFF_REFCLK1 140R -pinDir CORE_STATUS right -pinY CORE_STATUS 160R -pinDir CORE_STATUS.channel_up right -pinY CORE_STATUS.channel_up 180R -pinDir CORE_STATUS.gt_pll_lock right -pinY CORE_STATUS.gt_pll_lock 200R -pinDir CORE_STATUS.hard_err right -pinY CORE_STATUS.hard_err 220R -pinDir CORE_STATUS.lane_up right -pinY CORE_STATUS.lane_up 240R -pinDir CORE_STATUS.mmcm_not_locked_out right -pinY CORE_STATUS.mmcm_not_locked_out 260R -pinDir CORE_STATUS.soft_err right -pinY CORE_STATUS.soft_err 280R -pinDir CORE_CONTROL left -pinY CORE_CONTROL 20L -pinDir GT_SERIAL_TX right -pinY GT_SERIAL_TX 300R -pinDir GT_SERIAL_RX right -pinY GT_SERIAL_RX 320R -pinDir QPLL_CONTROL_OUT right -pinY QPLL_CONTROL_OUT 340R -pinDir reset_pb left -pinY reset_pb 40L -pinDir pma_init left -pinY pma_init 60L -pinDir tx_out_clk right -pinY tx_out_clk 360R -pinDir init_clk left -pinY init_clk 80L -pinDir link_reset_out right -pinY link_reset_out 380R -pinDir user_clk_out left -pinY user_clk_out 100L -pinDir sync_clk_out right -pinY sync_clk_out 400R -pinDir gt_qpllclk_quad1_out right -pinY gt_qpllclk_quad1_out 420R -pinDir gt_qpllrefclk_quad1_out right -pinY gt_qpllrefclk_quad1_out 440R -pinDir sys_reset_out right -pinY sys_reset_out 460R -pinDir gt_reset_out right -pinY gt_reset_out 480R -pinDir gt_refclk1_out right -pinY gt_refclk1_out 500R -pinBusDir gt_powergood right -pinBusY gt_powergood 520R
preplace inst aurora_tx -pg 1 -lvl 1 -x 190 -y 900 -swap {0 1 2 3 4 5 6 7 8 9 10 11 14 15 12 13} -defaultsOSRD -pinDir QSFP0_TX right -pinY QSFP0_TX 0R -pinDir QSF1_TX right -pinY QSF1_TX 60R -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir qsfp1_user_clk right -pinY qsfp1_user_clk 140R -pinDir data_clock left -pinY data_clock 140L -pinDir qsfp0_user_clk right -pinY qsfp0_user_clk 80R -pinDir data_aresetn left -pinY data_aresetn 20L
preplace inst axis_rx_data_fifo -pg 1 -lvl 3 -x 1210 -y 700 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 20L -pinDir s_axis_aclk left -pinY s_axis_aclk 40L -pinDir m_axis_aclk left -pinY m_axis_aclk 60L
preplace inst qsfp_status -pg 1 -lvl 4 -x 1790 -y 640 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 25 26 20 21 22 27 23 28 29 30 31 32 33} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 180L -pinDir resetn left -pinY resetn 200L -pinDir ss0_channel_up left -pinY ss0_channel_up 220L -pinDir ss0_gt_pll_lock left -pinY ss0_gt_pll_lock 20L -pinDir ss0_hard_err left -pinY ss0_hard_err 40L -pinBusDir ss0_lane_up left -pinBusY ss0_lane_up 60L -pinDir ss0_mcmm_not_locked_out left -pinY ss0_mcmm_not_locked_out 240L -pinDir ss0_soft_err left -pinY ss0_soft_err 80L -pinDir ss1_channel_up left -pinY ss1_channel_up 260L -pinDir ss1_gt_pll_lock left -pinY ss1_gt_pll_lock 280L -pinDir ss1_hard_err left -pinY ss1_hard_err 300L -pinBusDir ss1_lane_up left -pinBusY ss1_lane_up 320L -pinDir ss1_mcmm_not_locked_out left -pinY ss1_mcmm_not_locked_out 340L -pinDir ss1_soft_err left -pinY ss1_soft_err 360L
preplace netloc aclk_1 1 0 4 40 1090 400J 940 980 820 N
preplace netloc aresetn_1 1 0 4 40 840 NJ 840 NJ 840 N
preplace netloc aurora_64b66b_0_channel_up 1 2 3 1000 860 1500 1080 1940J
preplace netloc aurora_64b66b_0_sys_reset_out 1 2 1 900 560n
preplace netloc aurora_64b66b_0_user_clk_out 1 1 2 360J 820 940
preplace netloc aurora_core_0_gt_pll_lock 1 2 2 880J 80 1580
preplace netloc aurora_core_0_hard_err 1 2 2 900J 100 1560
preplace netloc aurora_core_0_lane_up 1 2 2 920J 120 1500
preplace netloc aurora_core_0_mmcm_not_locked_out 1 2 2 960 920 1420J
preplace netloc aurora_core_0_soft_err 1 2 2 940J 140 1440
preplace netloc aurora_core_1_channel_up 1 3 2 1440 1140 1980J
preplace netloc aurora_core_1_gt_pll_lock 1 3 1 1460 920n
preplace netloc aurora_core_1_hard_err 1 3 1 1480 940n
preplace netloc aurora_core_1_lane_up 1 3 1 1520 960n
preplace netloc aurora_core_1_mmcm_not_locked_out 1 3 1 1540 980n
preplace netloc aurora_core_1_soft_err 1 3 1 1560 1000n
preplace netloc aurora_core_1_user_clk_out 1 1 2 N 1040 880J
preplace netloc clock_1 1 0 3 40 1110 340 1020 920J
preplace netloc reset_in_1 1 0 1 NJ 1190
preplace netloc reset_inverter_0_Res 1 2 1 NJ 720
preplace netloc reset_manager_pma_init_out 1 1 2 420 1000 960J
preplace netloc reset_manager_reset_pb_out 1 1 2 380 980 980J
preplace netloc Conn1 1 3 2 1420J 580 NJ
preplace netloc Conn2 1 0 1 NJ 900
preplace netloc Conn3 1 3 2 1580J 1240 NJ
preplace netloc Conn4 1 3 2 1600J 1260 NJ
preplace netloc Conn5 1 3 2 NJ 1120 1960J
preplace netloc Conn6 1 0 4 NJ 640 NJ 640 NJ 640 NJ
preplace netloc GT_DIFF_REFCLK1_0_1 1 2 3 NJ 60 NJ 60 NJ
preplace netloc GT_SERIAL_RX_0_1 1 2 3 NJ 320 NJ 320 NJ
preplace netloc aurora_64b66b_0_GT_SERIAL_TX 1 2 3 NJ 160 NJ 160 NJ
preplace netloc aurora_core_0_USER_DATA_M_AXIS_RX 1 2 1 980 360n
preplace netloc aurora_tx_M_AXIS 1 1 1 320 500n
preplace netloc aurora_tx_M_AXIS1 1 1 2 NJ 960 1000J
levelinfo -pg 1 0 190 670 1210 1790 2060
pagesize -pg 1 -db -bbox -sgen -160 0 2240 1560
",
   "No Loops_ScaleFactor":"0.48141",
   "No Loops_TopLeft":"-403,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp0_clk -pg 1 -lvl 0 -x -360 -y 150 -defaultsOSRD
preplace port qsfp0_tx -pg 1 -lvl 3 -x 470 -y 100 -defaultsOSRD
preplace port qsfp0_rx -pg 1 -lvl 0 -x -360 -y 190 -defaultsOSRD
preplace port port-id_clock -pg 1 -lvl 0 -x -360 -y -60 -defaultsOSRD
preplace port port-id_reset_in -pg 1 -lvl 0 -x -360 -y -40 -defaultsOSRD
preplace inst aurora_64b66b_0 -pg 1 -lvl 2 -x 240 -y 190 -defaultsOSRD
preplace inst reset_manager -pg 1 -lvl 1 -x -210 -y -40 -defaultsOSRD
preplace netloc clock_1 1 0 1 -340J -60n
preplace netloc reset_in_1 1 0 1 -340J -40n
preplace netloc GT_DIFF_REFCLK1_0_1 1 0 2 NJ 150 N
preplace netloc aurora_64b66b_0_GT_SERIAL_TX 1 2 1 N 100
preplace netloc GT_SERIAL_RX_0_1 1 0 2 NJ 190 N
levelinfo -pg 1 -360 -210 240 470
pagesize -pg 1 -db -bbox -sgen -480 -120 580 380
"
}
0
