{"Source Block": ["hdl/library/jesd204/jesd204_soft_pcs_tx/jesd204_8b10b_encoder.v@64:74@HdlIdDef", "reg disparity6b;\nreg [3:0] data4b;\nreg [3:0] out4b;\nreg may_invert4b;\nreg disparity4b;\nwire disparity4b_in;\nreg alt7;\n\nalways @(*) begin\n  if (in_charisk == 1'b1) begin\n    // Assume K28.x\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_soft_pcs_tx/jesd204_8b10b_encoder.v@62:72", "reg [5:0] out6b;\nreg may_invert6b;\nreg disparity6b;\nreg [3:0] data4b;\nreg [3:0] out4b;\nreg may_invert4b;\nreg disparity4b;\nwire disparity4b_in;\nreg alt7;\n\nalways @(*) begin\n"], ["hdl/library/jesd204/jesd204_soft_pcs_tx/jesd204_8b10b_encoder.v@63:73", "reg may_invert6b;\nreg disparity6b;\nreg [3:0] data4b;\nreg [3:0] out4b;\nreg may_invert4b;\nreg disparity4b;\nwire disparity4b_in;\nreg alt7;\n\nalways @(*) begin\n  if (in_charisk == 1'b1) begin\n"], ["hdl/library/jesd204/jesd204_soft_pcs_tx/jesd204_8b10b_encoder.v@65:75", "reg [3:0] data4b;\nreg [3:0] out4b;\nreg may_invert4b;\nreg disparity4b;\nwire disparity4b_in;\nreg alt7;\n\nalways @(*) begin\n  if (in_charisk == 1'b1) begin\n    // Assume K28.x\n    data6b = 6'b000011;\n"]], "Diff Content": {"Delete": [[69, "wire disparity4b_in;\n"]], "Add": []}}