<stg><name>load_weight2buf_ever</name>


<trans_list>

<trans id="521" from="1" to="4">
<condition id="1115">
<or_exp><and_exp><literal name="enable_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="1" to="2">
<condition id="1117">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="2" to="4">
<condition id="1156">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="2" to="3">
<condition id="1158">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="3" to="2">
<condition id="1157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)

]]></Node>
<StgValue><ssdm name="enable_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %TN_MIN_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %TN_MIN_V)

]]></Node>
<StgValue><ssdm name="TN_MIN_V_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %TM_MIN_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %TM_MIN_V)

]]></Node>
<StgValue><ssdm name="TM_MIN_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %t4_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %t4_V)

]]></Node>
<StgValue><ssdm name="t4_V_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %t3_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %t3_V)

]]></Node>
<StgValue><ssdm name="t3_V_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %enable_read, label %1, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="32">
<![CDATA[
:0  %input_array_0 = alloca i16

]]></Node>
<StgValue><ssdm name="input_array_0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="32">
<![CDATA[
:1  %input_array_1_3 = alloca i16

]]></Node>
<StgValue><ssdm name="input_array_1_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="3">
<![CDATA[
:2  %tmp_cast = zext i3 %t4_V_read to i5

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="3">
<![CDATA[
:3  %tmp_cast_26 = zext i3 %t3_V_read to i5

]]></Node>
<StgValue><ssdm name="tmp_cast_26"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:4  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %t3_V_read, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_33 = sub i5 %tmp_s, %tmp_cast_26

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %tmp_34 = add i5 %tmp_33, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="5">
<![CDATA[
:7  %tmp_53_cast = sext i5 %tmp_34 to i64

]]></Node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %weight_buffer_0_0_s = getelementptr [9 x i16]* %weight_buffer_0_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_0_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %weight_buffer_0_1_s = getelementptr [9 x i16]* %weight_buffer_0_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_1_s"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %weight_buffer_0_2_s = getelementptr [9 x i16]* %weight_buffer_0_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_2_s"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %weight_buffer_0_3_s = getelementptr [9 x i16]* %weight_buffer_0_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_3_s"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %weight_buffer_1_0_s = getelementptr [9 x i16]* %weight_buffer_1_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_1_0_s"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %weight_buffer_1_1_s = getelementptr [9 x i16]* %weight_buffer_1_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_1_1_s"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %weight_buffer_1_2_s = getelementptr [9 x i16]* %weight_buffer_1_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_1_2_s"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %weight_buffer_1_3_s = getelementptr [9 x i16]* %weight_buffer_1_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_1_3_s"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %weight_buffer_2_0_s = getelementptr [9 x i16]* %weight_buffer_2_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_2_0_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %weight_buffer_2_1_s = getelementptr [9 x i16]* %weight_buffer_2_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_2_1_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %weight_buffer_2_2_s = getelementptr [9 x i16]* %weight_buffer_2_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_2_2_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %weight_buffer_2_3_s = getelementptr [9 x i16]* %weight_buffer_2_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_2_3_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %weight_buffer_3_0_s = getelementptr [9 x i16]* %weight_buffer_3_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_3_0_s"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %weight_buffer_3_1_s = getelementptr [9 x i16]* %weight_buffer_3_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_3_1_s"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %weight_buffer_3_2_s = getelementptr [9 x i16]* %weight_buffer_3_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_3_2_s"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %weight_buffer_3_3_s = getelementptr [9 x i16]* %weight_buffer_3_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_3_3_s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %weight_buffer_4_0_s = getelementptr [9 x i16]* %weight_buffer_4_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_4_0_s"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %weight_buffer_4_1_s = getelementptr [9 x i16]* %weight_buffer_4_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_4_1_s"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %weight_buffer_4_2_s = getelementptr [9 x i16]* %weight_buffer_4_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_4_2_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %weight_buffer_4_3_s = getelementptr [9 x i16]* %weight_buffer_4_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_4_3_s"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %weight_buffer_5_0_s = getelementptr [9 x i16]* %weight_buffer_5_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_5_0_s"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %weight_buffer_5_1_s = getelementptr [9 x i16]* %weight_buffer_5_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_5_1_s"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %weight_buffer_5_2_s = getelementptr [9 x i16]* %weight_buffer_5_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_5_2_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weight_buffer_5_3_s = getelementptr [9 x i16]* %weight_buffer_5_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_5_3_s"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %weight_buffer_6_0_s = getelementptr [9 x i16]* %weight_buffer_6_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_6_0_s"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %weight_buffer_6_1_s = getelementptr [9 x i16]* %weight_buffer_6_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_6_1_s"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %weight_buffer_6_2_s = getelementptr [9 x i16]* %weight_buffer_6_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_6_2_s"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %weight_buffer_6_3_s = getelementptr [9 x i16]* %weight_buffer_6_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_6_3_s"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %weight_buffer_7_0_s = getelementptr [9 x i16]* %weight_buffer_7_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_7_0_s"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %weight_buffer_7_1_s = getelementptr [9 x i16]* %weight_buffer_7_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_7_1_s"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %weight_buffer_7_2_s = getelementptr [9 x i16]* %weight_buffer_7_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_7_2_s"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %weight_buffer_7_3_s = getelementptr [9 x i16]* %weight_buffer_7_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_7_3_s"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %weight_buffer_8_0_s = getelementptr [9 x i16]* %weight_buffer_8_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_8_0_s"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %weight_buffer_8_1_s = getelementptr [9 x i16]* %weight_buffer_8_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_8_1_s"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %weight_buffer_8_2_s = getelementptr [9 x i16]* %weight_buffer_8_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_8_2_s"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %weight_buffer_8_3_s = getelementptr [9 x i16]* %weight_buffer_8_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_8_3_s"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %weight_buffer_9_0_s = getelementptr [9 x i16]* %weight_buffer_9_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_9_0_s"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %weight_buffer_9_1_s = getelementptr [9 x i16]* %weight_buffer_9_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_9_1_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %weight_buffer_9_2_s = getelementptr [9 x i16]* %weight_buffer_9_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_9_2_s"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %weight_buffer_9_3_s = getelementptr [9 x i16]* %weight_buffer_9_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_9_3_s"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %weight_buffer_10_0_1 = getelementptr [9 x i16]* %weight_buffer_10_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_10_0_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %weight_buffer_10_1_1 = getelementptr [9 x i16]* %weight_buffer_10_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_10_1_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %weight_buffer_10_2_1 = getelementptr [9 x i16]* %weight_buffer_10_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_10_2_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %weight_buffer_10_3_1 = getelementptr [9 x i16]* %weight_buffer_10_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_10_3_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %weight_buffer_11_0_1 = getelementptr [9 x i16]* %weight_buffer_11_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_11_0_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %weight_buffer_11_1_1 = getelementptr [9 x i16]* %weight_buffer_11_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_11_1_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %weight_buffer_11_2_1 = getelementptr [9 x i16]* %weight_buffer_11_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_11_2_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %weight_buffer_11_3_1 = getelementptr [9 x i16]* %weight_buffer_11_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_11_3_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %weight_buffer_12_0_1 = getelementptr [9 x i16]* %weight_buffer_12_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_12_0_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %weight_buffer_12_1_1 = getelementptr [9 x i16]* %weight_buffer_12_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_12_1_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %weight_buffer_12_2_1 = getelementptr [9 x i16]* %weight_buffer_12_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_12_2_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %weight_buffer_12_3_1 = getelementptr [9 x i16]* %weight_buffer_12_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_12_3_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %weight_buffer_13_0_1 = getelementptr [9 x i16]* %weight_buffer_13_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_13_0_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %weight_buffer_13_1_1 = getelementptr [9 x i16]* %weight_buffer_13_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_13_1_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %weight_buffer_13_2_1 = getelementptr [9 x i16]* %weight_buffer_13_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_13_2_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %weight_buffer_13_3_1 = getelementptr [9 x i16]* %weight_buffer_13_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_13_3_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %weight_buffer_14_0_1 = getelementptr [9 x i16]* %weight_buffer_14_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_14_0_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %weight_buffer_14_1_1 = getelementptr [9 x i16]* %weight_buffer_14_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_14_1_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %weight_buffer_14_2_1 = getelementptr [9 x i16]* %weight_buffer_14_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_14_2_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %weight_buffer_14_3_1 = getelementptr [9 x i16]* %weight_buffer_14_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_14_3_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %weight_buffer_15_0_1 = getelementptr [9 x i16]* %weight_buffer_15_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_15_0_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %weight_buffer_15_1_1 = getelementptr [9 x i16]* %weight_buffer_15_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_15_1_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %weight_buffer_15_2_1 = getelementptr [9 x i16]* %weight_buffer_15_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_15_2_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %weight_buffer_15_3_1 = getelementptr [9 x i16]* %weight_buffer_15_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_15_3_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %weight_buffer_16_0_1 = getelementptr [9 x i16]* %weight_buffer_16_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_16_0_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %weight_buffer_16_1_1 = getelementptr [9 x i16]* %weight_buffer_16_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_16_1_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %weight_buffer_16_2_1 = getelementptr [9 x i16]* %weight_buffer_16_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_16_2_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %weight_buffer_16_3_1 = getelementptr [9 x i16]* %weight_buffer_16_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_16_3_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %weight_buffer_17_0_1 = getelementptr [9 x i16]* %weight_buffer_17_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_17_0_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %weight_buffer_17_1_1 = getelementptr [9 x i16]* %weight_buffer_17_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_17_1_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %weight_buffer_17_2_1 = getelementptr [9 x i16]* %weight_buffer_17_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_17_2_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %weight_buffer_17_3_1 = getelementptr [9 x i16]* %weight_buffer_17_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_17_3_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %weight_buffer_18_0_1 = getelementptr [9 x i16]* %weight_buffer_18_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_18_0_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %weight_buffer_18_1_1 = getelementptr [9 x i16]* %weight_buffer_18_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_18_1_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %weight_buffer_18_2_1 = getelementptr [9 x i16]* %weight_buffer_18_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_18_2_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %weight_buffer_18_3_1 = getelementptr [9 x i16]* %weight_buffer_18_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_18_3_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %weight_buffer_19_0_1 = getelementptr [9 x i16]* %weight_buffer_19_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_19_0_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %weight_buffer_19_1_1 = getelementptr [9 x i16]* %weight_buffer_19_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_19_1_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %weight_buffer_19_2_1 = getelementptr [9 x i16]* %weight_buffer_19_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_19_2_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %weight_buffer_19_3_1 = getelementptr [9 x i16]* %weight_buffer_19_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_19_3_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %weight_buffer_20_0_1 = getelementptr [9 x i16]* %weight_buffer_20_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_20_0_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %weight_buffer_20_1_1 = getelementptr [9 x i16]* %weight_buffer_20_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_20_1_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %weight_buffer_20_2_1 = getelementptr [9 x i16]* %weight_buffer_20_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_20_2_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %weight_buffer_20_3_1 = getelementptr [9 x i16]* %weight_buffer_20_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_20_3_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %weight_buffer_21_0_1 = getelementptr [9 x i16]* %weight_buffer_21_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_21_0_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %weight_buffer_21_1_1 = getelementptr [9 x i16]* %weight_buffer_21_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_21_1_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %weight_buffer_21_2_1 = getelementptr [9 x i16]* %weight_buffer_21_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_21_2_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %weight_buffer_21_3_1 = getelementptr [9 x i16]* %weight_buffer_21_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_21_3_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %weight_buffer_22_0_1 = getelementptr [9 x i16]* %weight_buffer_22_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_22_0_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %weight_buffer_22_1_1 = getelementptr [9 x i16]* %weight_buffer_22_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_22_1_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %weight_buffer_22_2_1 = getelementptr [9 x i16]* %weight_buffer_22_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_22_2_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %weight_buffer_22_3_1 = getelementptr [9 x i16]* %weight_buffer_22_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_22_3_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %weight_buffer_23_0_1 = getelementptr [9 x i16]* %weight_buffer_23_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_23_0_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %weight_buffer_23_1_1 = getelementptr [9 x i16]* %weight_buffer_23_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_23_1_1"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %weight_buffer_23_2_1 = getelementptr [9 x i16]* %weight_buffer_23_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_23_2_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %weight_buffer_23_3_1 = getelementptr [9 x i16]* %weight_buffer_23_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_23_3_1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %weight_buffer_24_0_1 = getelementptr [9 x i16]* %weight_buffer_24_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_24_0_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %weight_buffer_24_1_1 = getelementptr [9 x i16]* %weight_buffer_24_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_24_1_1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %weight_buffer_24_2_1 = getelementptr [9 x i16]* %weight_buffer_24_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_24_2_1"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %weight_buffer_24_3_1 = getelementptr [9 x i16]* %weight_buffer_24_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_24_3_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %weight_buffer_25_0_1 = getelementptr [9 x i16]* %weight_buffer_25_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_25_0_1"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %weight_buffer_25_1_1 = getelementptr [9 x i16]* %weight_buffer_25_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_25_1_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %weight_buffer_25_2_1 = getelementptr [9 x i16]* %weight_buffer_25_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_25_2_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %weight_buffer_25_3_1 = getelementptr [9 x i16]* %weight_buffer_25_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_25_3_1"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %weight_buffer_26_0_1 = getelementptr [9 x i16]* %weight_buffer_26_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_26_0_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %weight_buffer_26_1_1 = getelementptr [9 x i16]* %weight_buffer_26_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_26_1_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %weight_buffer_26_2_1 = getelementptr [9 x i16]* %weight_buffer_26_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_26_2_1"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %weight_buffer_26_3_1 = getelementptr [9 x i16]* %weight_buffer_26_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_26_3_1"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %weight_buffer_27_0_1 = getelementptr [9 x i16]* %weight_buffer_27_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_27_0_1"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %weight_buffer_27_1_1 = getelementptr [9 x i16]* %weight_buffer_27_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_27_1_1"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %weight_buffer_27_2_1 = getelementptr [9 x i16]* %weight_buffer_27_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_27_2_1"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %weight_buffer_27_3_1 = getelementptr [9 x i16]* %weight_buffer_27_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_27_3_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %weight_buffer_28_0_1 = getelementptr [9 x i16]* %weight_buffer_28_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_28_0_1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %weight_buffer_28_1_1 = getelementptr [9 x i16]* %weight_buffer_28_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_28_1_1"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %weight_buffer_28_2_1 = getelementptr [9 x i16]* %weight_buffer_28_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_28_2_1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %weight_buffer_28_3_1 = getelementptr [9 x i16]* %weight_buffer_28_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_28_3_1"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %weight_buffer_29_0_1 = getelementptr [9 x i16]* %weight_buffer_29_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_29_0_1"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %weight_buffer_29_1_1 = getelementptr [9 x i16]* %weight_buffer_29_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_29_1_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %weight_buffer_29_2_1 = getelementptr [9 x i16]* %weight_buffer_29_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_29_2_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %weight_buffer_29_3_1 = getelementptr [9 x i16]* %weight_buffer_29_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_29_3_1"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %weight_buffer_30_0_1 = getelementptr [9 x i16]* %weight_buffer_30_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_30_0_1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %weight_buffer_30_1_1 = getelementptr [9 x i16]* %weight_buffer_30_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_30_1_1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %weight_buffer_30_2_1 = getelementptr [9 x i16]* %weight_buffer_30_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_30_2_1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %weight_buffer_30_3_1 = getelementptr [9 x i16]* %weight_buffer_30_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_30_3_1"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %weight_buffer_31_0_1 = getelementptr [9 x i16]* %weight_buffer_31_0, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_31_0_1"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %weight_buffer_31_1_1 = getelementptr [9 x i16]* %weight_buffer_31_1, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_31_1_1"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %weight_buffer_31_2_1 = getelementptr [9 x i16]* %weight_buffer_31_2, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_31_2_1"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %weight_buffer_31_3_1 = getelementptr [9 x i16]* %weight_buffer_31_3, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_31_3_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
:136  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i8 [ 0, %1 ], [ %indvar_flatten_next, %.critedge64 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:1  %p_6 = phi i6 [ 0, %1 ], [ %p_14_t_mid2_v, %.critedge64 ]

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:2  %p_9 = phi i3 [ 0, %1 ], [ %t2_V, %.critedge64 ]

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:3  %t_V = phi i8 [ 0, %1 ], [ %weight_memcpy_offset_2, %.critedge64 ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:4  %p_084_1 = phi i2 [ 0, %1 ], [ %p_084_3, %.critedge64 ]

]]></Node>
<StgValue><ssdm name="p_084_1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:5  %exitcond_flatten = icmp eq i8 %indvar_flatten, -128

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:7  %indvar_flatten_next = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:8  br i1 %exitcond_flatten, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:2  %t1_V = add i6 1, %p_6

]]></Node>
<StgValue><ssdm name="t1_V"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:3  %exitcond = icmp eq i3 %p_9, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:4  %p_9_mid2 = select i1 %exitcond, i3 0, i3 %p_9

]]></Node>
<StgValue><ssdm name="p_9_mid2"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:5  %tmp_47_mid1 = icmp ult i6 %t1_V, %TM_MIN_V_read

]]></Node>
<StgValue><ssdm name="tmp_47_mid1"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:6  %tmp_35 = icmp ult i6 %p_6, %TM_MIN_V_read

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader:7  %tmp_47_mid2 = select i1 %exitcond, i1 %tmp_47_mid1, i1 %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_47_mid2"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:8  %p_14_t_mid2_v = select i1 %exitcond, i6 %t1_V, i6 %p_6

]]></Node>
<StgValue><ssdm name="p_14_t_mid2_v"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="6">
<![CDATA[
.preheader.preheader:9  %tmp = trunc i6 %p_14_t_mid2_v to i5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:10  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:12  %Enable = icmp ult i3 %p_9_mid2, %TN_MIN_V_read

]]></Node>
<StgValue><ssdm name="Enable"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:13  %or_cond = and i1 %tmp_47_mid2, %Enable

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:14  %tmp_36 = icmp eq i2 %p_084_1, 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:15  %tmp_37 = zext i8 %t_V to i64

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %weight_memcpy_buffer_3 = getelementptr [64 x i32]* %weight_memcpy_buffer, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="weight_memcpy_buffer_3"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:17  %weight_memcpy_buffer_4 = load i32* %weight_memcpy_buffer_3, align 4

]]></Node>
<StgValue><ssdm name="weight_memcpy_buffer_4"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:20  %weight_memcpy_offset = add i8 1, %t_V

]]></Node>
<StgValue><ssdm name="weight_memcpy_offset"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:23  %weight_memcpy_offset_1 = select i1 %tmp_36, i8 %weight_memcpy_offset, i8 %t_V

]]></Node>
<StgValue><ssdm name="weight_memcpy_offset_1"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:26  %cnt_V = add i2 1, %p_084_1

]]></Node>
<StgValue><ssdm name="cnt_V"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:27  %tmp_38 = icmp eq i2 %cnt_V, -2

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:28  %p_s = select i1 %tmp_38, i2 0, i2 %cnt_V

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:31  %weight_memcpy_offset_2 = select i1 %or_cond, i8 %weight_memcpy_offset_1, i8 %t_V

]]></Node>
<StgValue><ssdm name="weight_memcpy_offset_2"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:32  %p_084_3 = select i1 %or_cond, i2 %p_s, i2 %p_084_1

]]></Node>
<StgValue><ssdm name="p_084_3"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:34  %tmp_65 = trunc i3 %p_9_mid2 to i2

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
.preheader.preheader:37  switch i5 %tmp, label %branch31 [
    i5 0, label %branch065
    i5 1, label %branch166
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
    i5 -5, label %branch27
    i5 -4, label %branch28
    i5 -3, label %branch29
    i5 -2, label %branch30
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch30:0  switch i2 %tmp_65, label %branch123 [
    i2 0, label %branch120
    i2 1, label %branch121
    i2 -2, label %branch122
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch30322:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch29:0  switch i2 %tmp_65, label %branch119 [
    i2 0, label %branch116
    i2 1, label %branch117
    i2 -2, label %branch118
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch29316:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch28:0  switch i2 %tmp_65, label %branch115 [
    i2 0, label %branch112
    i2 1, label %branch113
    i2 -2, label %branch114
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch28310:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch27:0  switch i2 %tmp_65, label %branch111 [
    i2 0, label %branch108
    i2 1, label %branch109
    i2 -2, label %branch110
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
branch27304:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch26:0  switch i2 %tmp_65, label %branch107 [
    i2 0, label %branch104
    i2 1, label %branch105
    i2 -2, label %branch106
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch26298:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch25:0  switch i2 %tmp_65, label %branch103 [
    i2 0, label %branch100
    i2 1, label %branch101
    i2 -2, label %branch102
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch25292:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch24:0  switch i2 %tmp_65, label %branch99 [
    i2 0, label %branch96
    i2 1, label %branch97
    i2 -2, label %branch98
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch24286:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch23:0  switch i2 %tmp_65, label %branch95 [
    i2 0, label %branch92
    i2 1, label %branch93
    i2 -2, label %branch94
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
branch23280:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch22:0  switch i2 %tmp_65, label %branch91 [
    i2 0, label %branch88
    i2 1, label %branch89
    i2 -2, label %branch90
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch22274:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch21:0  switch i2 %tmp_65, label %branch87 [
    i2 0, label %branch84
    i2 1, label %branch85
    i2 -2, label %branch86
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
branch21268:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch20:0  switch i2 %tmp_65, label %branch83 [
    i2 0, label %branch80
    i2 1, label %branch81
    i2 -2, label %branch82
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
branch20262:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch19:0  switch i2 %tmp_65, label %branch79 [
    i2 0, label %branch76
    i2 1, label %branch77
    i2 -2, label %branch78
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
branch19256:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch18:0  switch i2 %tmp_65, label %branch75 [
    i2 0, label %branch72
    i2 1, label %branch73
    i2 -2, label %branch74
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
branch18250:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch17:0  switch i2 %tmp_65, label %branch71 [
    i2 0, label %branch68
    i2 1, label %branch69
    i2 -2, label %branch70
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
branch17244:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch16:0  switch i2 %tmp_65, label %branch67 [
    i2 0, label %branch64
    i2 1, label %branch65
    i2 -2, label %branch66
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
branch16238:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch15:0  switch i2 %tmp_65, label %branch63 [
    i2 0, label %branch60
    i2 1, label %branch61
    i2 -2, label %branch62
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
branch15232:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch14:0  switch i2 %tmp_65, label %branch59 [
    i2 0, label %branch56
    i2 1, label %branch57
    i2 -2, label %branch58
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
branch14226:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch13:0  switch i2 %tmp_65, label %branch55 [
    i2 0, label %branch52
    i2 1, label %branch53
    i2 -2, label %branch54
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
branch13220:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch12:0  switch i2 %tmp_65, label %branch51 [
    i2 0, label %branch48
    i2 1, label %branch49
    i2 -2, label %branch50
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
branch12214:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch11:0  switch i2 %tmp_65, label %branch47 [
    i2 0, label %branch44
    i2 1, label %branch45
    i2 -2, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
branch11208:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch10:0  switch i2 %tmp_65, label %branch43 [
    i2 0, label %branch40
    i2 1, label %branch41
    i2 -2, label %branch42
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
branch10202:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch9:0  switch i2 %tmp_65, label %branch39 [
    i2 0, label %branch36
    i2 1, label %branch37
    i2 -2, label %branch38
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
branch9196:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch8:0  switch i2 %tmp_65, label %branch35 [
    i2 0, label %branch32
    i2 1, label %branch33
    i2 -2, label %branch34
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
branch8190:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch7:0  switch i2 %tmp_65, label %branch31184 [
    i2 0, label %branch28181
    i2 1, label %branch29182
    i2 -2, label %branch30183
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
branch7180:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch6:0  switch i2 %tmp_65, label %branch27174 [
    i2 0, label %branch24171
    i2 1, label %branch25172
    i2 -2, label %branch26173
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
branch6170:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch5:0  switch i2 %tmp_65, label %branch23164 [
    i2 0, label %branch20161
    i2 1, label %branch21162
    i2 -2, label %branch22163
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
branch5160:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch4:0  switch i2 %tmp_65, label %branch19154 [
    i2 0, label %branch16151
    i2 1, label %branch17152
    i2 -2, label %branch18153
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
branch4150:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch3:0  switch i2 %tmp_65, label %branch15144 [
    i2 0, label %branch12141
    i2 1, label %branch13142
    i2 -2, label %branch14143
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
branch3140:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch2:0  switch i2 %tmp_65, label %branch11134 [
    i2 0, label %branch8131
    i2 1, label %branch9132
    i2 -2, label %branch10133
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
branch2130:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch166:0  switch i2 %tmp_65, label %branch7124 [
    i2 0, label %branch4121
    i2 1, label %branch5122
    i2 -2, label %branch6123
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
branch166120:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch065:0  switch i2 %tmp_65, label %branch3114 [
    i2 0, label %branch0111
    i2 1, label %branch1112
    i2 -2, label %branch2113
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0">
<![CDATA[
branch065110:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch31:0  switch i2 %tmp_65, label %branch127 [
    i2 0, label %branch124
    i2 1, label %branch125
    i2 -2, label %branch126
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0">
<![CDATA[
branch31328:0  br label %.critedge64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge64:0  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_27)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge64:1  %t2_V = add i3 %p_9_mid2, 1

]]></Node>
<StgValue><ssdm name="t2_V"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
.critedge64:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16">
<![CDATA[
.preheader.preheader:0  %input_array_0_load = load i16* %input_array_0

]]></Node>
<StgValue><ssdm name="input_array_0_load"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16">
<![CDATA[
.preheader.preheader:1  %input_array_1_3_loa = load i16* %input_array_1_3

]]></Node>
<StgValue><ssdm name="input_array_1_3_loa"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:17  %weight_memcpy_buffer_4 = load i32* %weight_memcpy_buffer_3, align 4

]]></Node>
<StgValue><ssdm name="weight_memcpy_buffer_4"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1160">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="32">
<![CDATA[
.preheader.preheader:18  %input_array_0_3 = trunc i32 %weight_memcpy_buffer_4 to i16

]]></Node>
<StgValue><ssdm name="input_array_0_3"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1159">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:19  %input_array_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %weight_memcpy_buffer_4, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="input_array_1"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader:21  %input_array_1_1 = select i1 %tmp_36, i16 %input_array_1, i16 %input_array_1_3_loa

]]></Node>
<StgValue><ssdm name="input_array_1_1"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader:22  %input_array_0_1 = select i1 %tmp_36, i16 %input_array_0_3, i16 %input_array_0_load

]]></Node>
<StgValue><ssdm name="input_array_0_1"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="2">
<![CDATA[
.preheader.preheader:24  %tmp_64 = trunc i2 %p_084_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader:25  %input_value = select i1 %tmp_64, i16 %input_array_1_1, i16 %input_array_0_1

]]></Node>
<StgValue><ssdm name="input_value"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader:29  %input_array_1_2 = select i1 %or_cond, i16 %input_array_1_1, i16 %input_array_1_3_loa

]]></Node>
<StgValue><ssdm name="input_array_1_2"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader:30  %input_array_0_2 = select i1 %or_cond, i16 %input_array_0_1, i16 %input_array_0_load

]]></Node>
<StgValue><ssdm name="input_array_0_2"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader:33  %input_value1 = select i1 %or_cond, i16 %input_value, i16 0

]]></Node>
<StgValue><ssdm name="input_value1"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:35  store i16 %input_array_1_2, i16* %input_array_1_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:36  store i16 %input_array_0_2, i16* %input_array_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp><literal name="tmp" val="30"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch122:0  store i16 %input_value1, i16* %weight_buffer_30_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp><literal name="tmp" val="30"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %branch30322

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp><literal name="tmp" val="30"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch121:0  store i16 %input_value1, i16* %weight_buffer_30_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp><literal name="tmp" val="30"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %branch30322

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp" val="30"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch120:0  store i16 %input_value1, i16* %weight_buffer_30_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp" val="30"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %branch30322

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp" val="30"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch123:0  store i16 %input_value1, i16* %weight_buffer_30_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp" val="30"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %branch30322

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp><literal name="tmp" val="29"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch118:0  store i16 %input_value1, i16* %weight_buffer_29_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp><literal name="tmp" val="29"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %branch29316

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="tmp" val="29"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch117:0  store i16 %input_value1, i16* %weight_buffer_29_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="tmp" val="29"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %branch29316

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp><literal name="tmp" val="29"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch116:0  store i16 %input_value1, i16* %weight_buffer_29_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp><literal name="tmp" val="29"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %branch29316

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="tmp" val="29"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch119:0  store i16 %input_value1, i16* %weight_buffer_29_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="tmp" val="29"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %branch29316

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp><literal name="tmp" val="28"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch114:0  store i16 %input_value1, i16* %weight_buffer_28_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp><literal name="tmp" val="28"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %branch28310

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp><literal name="tmp" val="28"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch113:0  store i16 %input_value1, i16* %weight_buffer_28_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp><literal name="tmp" val="28"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %branch28310

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="tmp" val="28"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch112:0  store i16 %input_value1, i16* %weight_buffer_28_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="tmp" val="28"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %branch28310

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp><literal name="tmp" val="28"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch115:0  store i16 %input_value1, i16* %weight_buffer_28_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp><literal name="tmp" val="28"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %branch28310

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp><literal name="tmp" val="27"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch110:0  store i16 %input_value1, i16* %weight_buffer_27_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp><literal name="tmp" val="27"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %branch27304

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp><literal name="tmp" val="27"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch109:0  store i16 %input_value1, i16* %weight_buffer_27_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp><literal name="tmp" val="27"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %branch27304

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="tmp" val="27"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch108:0  store i16 %input_value1, i16* %weight_buffer_27_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="tmp" val="27"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %branch27304

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp><literal name="tmp" val="27"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch111:0  store i16 %input_value1, i16* %weight_buffer_27_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp><literal name="tmp" val="27"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %branch27304

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="tmp" val="26"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch106:0  store i16 %input_value1, i16* %weight_buffer_26_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="tmp" val="26"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %branch26298

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp><literal name="tmp" val="26"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch105:0  store i16 %input_value1, i16* %weight_buffer_26_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp><literal name="tmp" val="26"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %branch26298

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="tmp" val="26"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch104:0  store i16 %input_value1, i16* %weight_buffer_26_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="tmp" val="26"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %branch26298

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp><literal name="tmp" val="26"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch107:0  store i16 %input_value1, i16* %weight_buffer_26_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp><literal name="tmp" val="26"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %branch26298

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="tmp" val="25"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch102:0  store i16 %input_value1, i16* %weight_buffer_25_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="tmp" val="25"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %branch25292

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp><literal name="tmp" val="25"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch101:0  store i16 %input_value1, i16* %weight_buffer_25_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp><literal name="tmp" val="25"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %branch25292

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="tmp" val="25"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch100:0  store i16 %input_value1, i16* %weight_buffer_25_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="tmp" val="25"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %branch25292

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp><literal name="tmp" val="25"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch103:0  store i16 %input_value1, i16* %weight_buffer_25_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp><literal name="tmp" val="25"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %branch25292

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp><literal name="tmp" val="24"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch98:0  store i16 %input_value1, i16* %weight_buffer_24_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp><literal name="tmp" val="24"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %branch24286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="tmp" val="24"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch97:0  store i16 %input_value1, i16* %weight_buffer_24_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="tmp" val="24"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %branch24286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="tmp" val="24"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch96:0  store i16 %input_value1, i16* %weight_buffer_24_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="tmp" val="24"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %branch24286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp><literal name="tmp" val="24"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch99:0  store i16 %input_value1, i16* %weight_buffer_24_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp><literal name="tmp" val="24"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %branch24286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp><literal name="tmp" val="23"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch94:0  store i16 %input_value1, i16* %weight_buffer_23_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp><literal name="tmp" val="23"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %branch23280

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp><literal name="tmp" val="23"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch93:0  store i16 %input_value1, i16* %weight_buffer_23_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp><literal name="tmp" val="23"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %branch23280

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="tmp" val="23"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch92:0  store i16 %input_value1, i16* %weight_buffer_23_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="tmp" val="23"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %branch23280

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="tmp" val="23"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch95:0  store i16 %input_value1, i16* %weight_buffer_23_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="tmp" val="23"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %branch23280

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="tmp" val="22"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch90:0  store i16 %input_value1, i16* %weight_buffer_22_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="tmp" val="22"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %branch22274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="tmp" val="22"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch89:0  store i16 %input_value1, i16* %weight_buffer_22_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="tmp" val="22"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %branch22274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="tmp" val="22"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch88:0  store i16 %input_value1, i16* %weight_buffer_22_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="tmp" val="22"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %branch22274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="tmp" val="22"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch91:0  store i16 %input_value1, i16* %weight_buffer_22_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="tmp" val="22"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %branch22274

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="tmp" val="21"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch86:0  store i16 %input_value1, i16* %weight_buffer_21_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="tmp" val="21"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %branch21268

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="tmp" val="21"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch85:0  store i16 %input_value1, i16* %weight_buffer_21_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="tmp" val="21"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %branch21268

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="tmp" val="21"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch84:0  store i16 %input_value1, i16* %weight_buffer_21_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="tmp" val="21"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %branch21268

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="tmp" val="21"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch87:0  store i16 %input_value1, i16* %weight_buffer_21_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="tmp" val="21"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %branch21268

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="tmp" val="20"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch82:0  store i16 %input_value1, i16* %weight_buffer_20_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="tmp" val="20"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %branch20262

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="tmp" val="20"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch81:0  store i16 %input_value1, i16* %weight_buffer_20_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="tmp" val="20"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %branch20262

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="tmp" val="20"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch80:0  store i16 %input_value1, i16* %weight_buffer_20_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="tmp" val="20"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %branch20262

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="tmp" val="20"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch83:0  store i16 %input_value1, i16* %weight_buffer_20_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="tmp" val="20"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %branch20262

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="tmp" val="19"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch78:0  store i16 %input_value1, i16* %weight_buffer_19_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="tmp" val="19"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %branch19256

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="925">
<or_exp><and_exp><literal name="tmp" val="19"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch77:0  store i16 %input_value1, i16* %weight_buffer_19_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="925">
<or_exp><and_exp><literal name="tmp" val="19"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %branch19256

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="tmp" val="19"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch76:0  store i16 %input_value1, i16* %weight_buffer_19_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="tmp" val="19"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %branch19256

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp><literal name="tmp" val="19"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch79:0  store i16 %input_value1, i16* %weight_buffer_19_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp><literal name="tmp" val="19"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %branch19256

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp" val="18"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch74:0  store i16 %input_value1, i16* %weight_buffer_18_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp" val="18"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %branch18250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="tmp" val="18"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch73:0  store i16 %input_value1, i16* %weight_buffer_18_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="tmp" val="18"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %branch18250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="tmp" val="18"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch72:0  store i16 %input_value1, i16* %weight_buffer_18_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="tmp" val="18"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %branch18250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp><literal name="tmp" val="18"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch75:0  store i16 %input_value1, i16* %weight_buffer_18_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp><literal name="tmp" val="18"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %branch18250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="940">
<or_exp><and_exp><literal name="tmp" val="17"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch70:0  store i16 %input_value1, i16* %weight_buffer_17_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="940">
<or_exp><and_exp><literal name="tmp" val="17"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %branch17244

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="943">
<or_exp><and_exp><literal name="tmp" val="17"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch69:0  store i16 %input_value1, i16* %weight_buffer_17_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="943">
<or_exp><and_exp><literal name="tmp" val="17"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %branch17244

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="945">
<or_exp><and_exp><literal name="tmp" val="17"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch68:0  store i16 %input_value1, i16* %weight_buffer_17_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="945">
<or_exp><and_exp><literal name="tmp" val="17"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %branch17244

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="947">
<or_exp><and_exp><literal name="tmp" val="17"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch71:0  store i16 %input_value1, i16* %weight_buffer_17_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="947">
<or_exp><and_exp><literal name="tmp" val="17"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %branch17244

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="949">
<or_exp><and_exp><literal name="tmp" val="16"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch66:0  store i16 %input_value1, i16* %weight_buffer_16_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="949">
<or_exp><and_exp><literal name="tmp" val="16"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %branch16238

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp><literal name="tmp" val="16"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch65:0  store i16 %input_value1, i16* %weight_buffer_16_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp><literal name="tmp" val="16"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %branch16238

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp><literal name="tmp" val="16"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch64:0  store i16 %input_value1, i16* %weight_buffer_16_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp><literal name="tmp" val="16"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %branch16238

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="956">
<or_exp><and_exp><literal name="tmp" val="16"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch67:0  store i16 %input_value1, i16* %weight_buffer_16_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="956">
<or_exp><and_exp><literal name="tmp" val="16"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %branch16238

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp><literal name="tmp" val="15"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch62:0  store i16 %input_value1, i16* %weight_buffer_15_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp><literal name="tmp" val="15"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %branch15232

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp><literal name="tmp" val="15"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch61:0  store i16 %input_value1, i16* %weight_buffer_15_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp><literal name="tmp" val="15"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %branch15232

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp><literal name="tmp" val="15"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch60:0  store i16 %input_value1, i16* %weight_buffer_15_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp><literal name="tmp" val="15"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %branch15232

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp><literal name="tmp" val="15"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch63:0  store i16 %input_value1, i16* %weight_buffer_15_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="965">
<or_exp><and_exp><literal name="tmp" val="15"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %branch15232

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp><literal name="tmp" val="14"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch58:0  store i16 %input_value1, i16* %weight_buffer_14_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp><literal name="tmp" val="14"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %branch14226

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp><literal name="tmp" val="14"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch57:0  store i16 %input_value1, i16* %weight_buffer_14_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp><literal name="tmp" val="14"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %branch14226

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp><literal name="tmp" val="14"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch56:0  store i16 %input_value1, i16* %weight_buffer_14_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp><literal name="tmp" val="14"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %branch14226

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp><literal name="tmp" val="14"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch59:0  store i16 %input_value1, i16* %weight_buffer_14_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp><literal name="tmp" val="14"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %branch14226

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="tmp" val="13"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch54:0  store i16 %input_value1, i16* %weight_buffer_13_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="976">
<or_exp><and_exp><literal name="tmp" val="13"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %branch13220

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp><literal name="tmp" val="13"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch53:0  store i16 %input_value1, i16* %weight_buffer_13_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="979">
<or_exp><and_exp><literal name="tmp" val="13"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %branch13220

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="tmp" val="13"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch52:0  store i16 %input_value1, i16* %weight_buffer_13_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="tmp" val="13"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %branch13220

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="983">
<or_exp><and_exp><literal name="tmp" val="13"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch55:0  store i16 %input_value1, i16* %weight_buffer_13_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="983">
<or_exp><and_exp><literal name="tmp" val="13"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %branch13220

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp><literal name="tmp" val="12"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch50:0  store i16 %input_value1, i16* %weight_buffer_12_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp><literal name="tmp" val="12"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %branch12214

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="988">
<or_exp><and_exp><literal name="tmp" val="12"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch49:0  store i16 %input_value1, i16* %weight_buffer_12_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="988">
<or_exp><and_exp><literal name="tmp" val="12"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %branch12214

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp><literal name="tmp" val="12"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch48:0  store i16 %input_value1, i16* %weight_buffer_12_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="990">
<or_exp><and_exp><literal name="tmp" val="12"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %branch12214

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="992">
<or_exp><and_exp><literal name="tmp" val="12"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch51:0  store i16 %input_value1, i16* %weight_buffer_12_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="992">
<or_exp><and_exp><literal name="tmp" val="12"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %branch12214

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp><literal name="tmp" val="11"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch46:0  store i16 %input_value1, i16* %weight_buffer_11_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="994">
<or_exp><and_exp><literal name="tmp" val="11"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %branch11208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="tmp" val="11"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch45:0  store i16 %input_value1, i16* %weight_buffer_11_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="997">
<or_exp><and_exp><literal name="tmp" val="11"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %branch11208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp><literal name="tmp" val="11"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch44:0  store i16 %input_value1, i16* %weight_buffer_11_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="999">
<or_exp><and_exp><literal name="tmp" val="11"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %branch11208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp><literal name="tmp" val="11"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch47:0  store i16 %input_value1, i16* %weight_buffer_11_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1001">
<or_exp><and_exp><literal name="tmp" val="11"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %branch11208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1003">
<or_exp><and_exp><literal name="tmp" val="10"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch42:0  store i16 %input_value1, i16* %weight_buffer_10_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1003">
<or_exp><and_exp><literal name="tmp" val="10"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %branch10202

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp><literal name="tmp" val="10"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch41:0  store i16 %input_value1, i16* %weight_buffer_10_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1006">
<or_exp><and_exp><literal name="tmp" val="10"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %branch10202

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1008">
<or_exp><and_exp><literal name="tmp" val="10"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch40:0  store i16 %input_value1, i16* %weight_buffer_10_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1008">
<or_exp><and_exp><literal name="tmp" val="10"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %branch10202

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1010">
<or_exp><and_exp><literal name="tmp" val="10"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch43:0  store i16 %input_value1, i16* %weight_buffer_10_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1010">
<or_exp><and_exp><literal name="tmp" val="10"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %branch10202

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1012">
<or_exp><and_exp><literal name="tmp" val="9"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch38:0  store i16 %input_value1, i16* %weight_buffer_9_2_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1012">
<or_exp><and_exp><literal name="tmp" val="9"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %branch9196

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp><literal name="tmp" val="9"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch37:0  store i16 %input_value1, i16* %weight_buffer_9_1_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1015">
<or_exp><and_exp><literal name="tmp" val="9"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %branch9196

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1017">
<or_exp><and_exp><literal name="tmp" val="9"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch36:0  store i16 %input_value1, i16* %weight_buffer_9_0_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1017">
<or_exp><and_exp><literal name="tmp" val="9"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %branch9196

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp><literal name="tmp" val="9"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch39:0  store i16 %input_value1, i16* %weight_buffer_9_3_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1019">
<or_exp><and_exp><literal name="tmp" val="9"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %branch9196

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1021">
<or_exp><and_exp><literal name="tmp" val="8"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch34:0  store i16 %input_value1, i16* %weight_buffer_8_2_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1021">
<or_exp><and_exp><literal name="tmp" val="8"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %branch8190

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1024">
<or_exp><and_exp><literal name="tmp" val="8"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch33:0  store i16 %input_value1, i16* %weight_buffer_8_1_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1024">
<or_exp><and_exp><literal name="tmp" val="8"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %branch8190

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1026">
<or_exp><and_exp><literal name="tmp" val="8"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch32:0  store i16 %input_value1, i16* %weight_buffer_8_0_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1026">
<or_exp><and_exp><literal name="tmp" val="8"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %branch8190

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1028">
<or_exp><and_exp><literal name="tmp" val="8"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch35:0  store i16 %input_value1, i16* %weight_buffer_8_3_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1028">
<or_exp><and_exp><literal name="tmp" val="8"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %branch8190

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp><literal name="tmp" val="7"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch30183:0  store i16 %input_value1, i16* %weight_buffer_7_2_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1030">
<or_exp><and_exp><literal name="tmp" val="7"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
branch30183:1  br label %branch7180

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp><literal name="tmp" val="7"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch29182:0  store i16 %input_value1, i16* %weight_buffer_7_1_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1033">
<or_exp><and_exp><literal name="tmp" val="7"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
branch29182:1  br label %branch7180

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp><literal name="tmp" val="7"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch28181:0  store i16 %input_value1, i16* %weight_buffer_7_0_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1035">
<or_exp><and_exp><literal name="tmp" val="7"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
branch28181:1  br label %branch7180

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp><literal name="tmp" val="7"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch31184:0  store i16 %input_value1, i16* %weight_buffer_7_3_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1037">
<or_exp><and_exp><literal name="tmp" val="7"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
branch31184:1  br label %branch7180

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1039">
<or_exp><and_exp><literal name="tmp" val="6"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch26173:0  store i16 %input_value1, i16* %weight_buffer_6_2_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1039">
<or_exp><and_exp><literal name="tmp" val="6"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
branch26173:1  br label %branch6170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="tmp" val="6"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch25172:0  store i16 %input_value1, i16* %weight_buffer_6_1_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1042">
<or_exp><and_exp><literal name="tmp" val="6"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
branch25172:1  br label %branch6170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp><literal name="tmp" val="6"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch24171:0  store i16 %input_value1, i16* %weight_buffer_6_0_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1044">
<or_exp><and_exp><literal name="tmp" val="6"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
branch24171:1  br label %branch6170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1046">
<or_exp><and_exp><literal name="tmp" val="6"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch27174:0  store i16 %input_value1, i16* %weight_buffer_6_3_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1046">
<or_exp><and_exp><literal name="tmp" val="6"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
branch27174:1  br label %branch6170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp><literal name="tmp" val="5"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch22163:0  store i16 %input_value1, i16* %weight_buffer_5_2_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1048">
<or_exp><and_exp><literal name="tmp" val="5"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
branch22163:1  br label %branch5160

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="tmp" val="5"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch21162:0  store i16 %input_value1, i16* %weight_buffer_5_1_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1051">
<or_exp><and_exp><literal name="tmp" val="5"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
branch21162:1  br label %branch5160

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="tmp" val="5"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch20161:0  store i16 %input_value1, i16* %weight_buffer_5_0_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1053">
<or_exp><and_exp><literal name="tmp" val="5"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
branch20161:1  br label %branch5160

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1055">
<or_exp><and_exp><literal name="tmp" val="5"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch23164:0  store i16 %input_value1, i16* %weight_buffer_5_3_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1055">
<or_exp><and_exp><literal name="tmp" val="5"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
branch23164:1  br label %branch5160

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp><literal name="tmp" val="4"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch18153:0  store i16 %input_value1, i16* %weight_buffer_4_2_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp><literal name="tmp" val="4"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
branch18153:1  br label %branch4150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp><literal name="tmp" val="4"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch17152:0  store i16 %input_value1, i16* %weight_buffer_4_1_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1060">
<or_exp><and_exp><literal name="tmp" val="4"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
branch17152:1  br label %branch4150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="tmp" val="4"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch16151:0  store i16 %input_value1, i16* %weight_buffer_4_0_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp><literal name="tmp" val="4"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
branch16151:1  br label %branch4150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1064">
<or_exp><and_exp><literal name="tmp" val="4"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch19154:0  store i16 %input_value1, i16* %weight_buffer_4_3_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1064">
<or_exp><and_exp><literal name="tmp" val="4"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
branch19154:1  br label %branch4150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1066">
<or_exp><and_exp><literal name="tmp" val="3"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch14143:0  store i16 %input_value1, i16* %weight_buffer_3_2_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1066">
<or_exp><and_exp><literal name="tmp" val="3"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
branch14143:1  br label %branch3140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1069">
<or_exp><and_exp><literal name="tmp" val="3"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch13142:0  store i16 %input_value1, i16* %weight_buffer_3_1_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1069">
<or_exp><and_exp><literal name="tmp" val="3"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
branch13142:1  br label %branch3140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1071">
<or_exp><and_exp><literal name="tmp" val="3"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch12141:0  store i16 %input_value1, i16* %weight_buffer_3_0_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1071">
<or_exp><and_exp><literal name="tmp" val="3"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
branch12141:1  br label %branch3140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp><literal name="tmp" val="3"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch15144:0  store i16 %input_value1, i16* %weight_buffer_3_3_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp><literal name="tmp" val="3"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0">
<![CDATA[
branch15144:1  br label %branch3140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="tmp" val="2"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch10133:0  store i16 %input_value1, i16* %weight_buffer_2_2_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1075">
<or_exp><and_exp><literal name="tmp" val="2"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
branch10133:1  br label %branch2130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp><literal name="tmp" val="2"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch9132:0  store i16 %input_value1, i16* %weight_buffer_2_1_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp><literal name="tmp" val="2"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
branch9132:1  br label %branch2130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp><literal name="tmp" val="2"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch8131:0  store i16 %input_value1, i16* %weight_buffer_2_0_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp><literal name="tmp" val="2"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
branch8131:1  br label %branch2130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp><literal name="tmp" val="2"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch11134:0  store i16 %input_value1, i16* %weight_buffer_2_3_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp><literal name="tmp" val="2"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
branch11134:1  br label %branch2130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1084">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch6123:0  store i16 %input_value1, i16* %weight_buffer_1_2_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1084">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0">
<![CDATA[
branch6123:1  br label %branch166120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch5122:0  store i16 %input_value1, i16* %weight_buffer_1_1_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0">
<![CDATA[
branch5122:1  br label %branch166120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1089">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch4121:0  store i16 %input_value1, i16* %weight_buffer_1_0_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1089">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
branch4121:1  br label %branch166120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1091">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch7124:0  store i16 %input_value1, i16* %weight_buffer_1_3_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1091">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
branch7124:1  br label %branch166120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1093">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch2113:0  store i16 %input_value1, i16* %weight_buffer_0_2_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1093">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
branch2113:1  br label %branch065110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch1112:0  store i16 %input_value1, i16* %weight_buffer_0_1_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0">
<![CDATA[
branch1112:1  br label %branch065110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch0111:0  store i16 %input_value1, i16* %weight_buffer_0_0_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0">
<![CDATA[
branch0111:1  br label %branch065110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch3114:0  store i16 %input_value1, i16* %weight_buffer_0_3_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0">
<![CDATA[
branch3114:1  br label %branch065110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1102">
<or_exp><and_exp><literal name="tmp" val="31"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch126:0  store i16 %input_value1, i16* %weight_buffer_31_2_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1102">
<or_exp><and_exp><literal name="tmp" val="31"/>
<literal name="tmp_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
branch126:1  br label %branch31328

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="tmp" val="31"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch125:0  store i16 %input_value1, i16* %weight_buffer_31_1_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1105">
<or_exp><and_exp><literal name="tmp" val="31"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %branch31328

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1107">
<or_exp><and_exp><literal name="tmp" val="31"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch124:0  store i16 %input_value1, i16* %weight_buffer_31_0_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1107">
<or_exp><and_exp><literal name="tmp" val="31"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %branch31328

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1109">
<or_exp><and_exp><literal name="tmp" val="31"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch127:0  store i16 %input_value1, i16* %weight_buffer_31_3_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1109">
<or_exp><and_exp><literal name="tmp" val="31"/>
<literal name="tmp_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %branch31328

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1111">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
