<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : dma_intr</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : dma_intr</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a.html">Component : ALT_NAND_DMA</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>DMA interrupt register</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_TGT_ERROR</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE</a> </td></tr>
<tr>
<td align="left">[31:7] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : target_error </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7045d32ad9ebfcde6c8567ab1d6c74b9"></a><a class="anchor" id="ALT_NAND_DMA_DMA_INTR_TGT_ERROR"></a></p>
<p>Controller initiator interface received an ERROR target response for a transaction.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaec9a492e8e6b9fa758ca9000561a5a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gaec9a492e8e6b9fa758ca9000561a5a6c">ALT_NAND_DMA_DMA_INTR_TGT_ERROR_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaec9a492e8e6b9fa758ca9000561a5a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead95ab4c3c28b34119ed37980d19854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gaead95ab4c3c28b34119ed37980d19854">ALT_NAND_DMA_DMA_INTR_TGT_ERROR_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaead95ab4c3c28b34119ed37980d19854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga967a41237713b5ccae3a8d6a69556eb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga967a41237713b5ccae3a8d6a69556eb6">ALT_NAND_DMA_DMA_INTR_TGT_ERROR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga967a41237713b5ccae3a8d6a69556eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d63007a8c25803401fc4b6e97460b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga0d63007a8c25803401fc4b6e97460b60">ALT_NAND_DMA_DMA_INTR_TGT_ERROR_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga0d63007a8c25803401fc4b6e97460b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384335dc29fa292b9b4984acc62fe8fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga384335dc29fa292b9b4984acc62fe8fe">ALT_NAND_DMA_DMA_INTR_TGT_ERROR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga384335dc29fa292b9b4984acc62fe8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c9ea36d41d2c38f9ee03b9bb1d95e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gaf0c9ea36d41d2c38f9ee03b9bb1d95e7">ALT_NAND_DMA_DMA_INTR_TGT_ERROR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf0c9ea36d41d2c38f9ee03b9bb1d95e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga368b528129c172ad759fa624255ce85d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga368b528129c172ad759fa624255ce85d">ALT_NAND_DMA_DMA_INTR_TGT_ERROR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga368b528129c172ad759fa624255ce85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7520def97bcc6b5efe1eb5f9a2301b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga7520def97bcc6b5efe1eb5f9a2301b1d">ALT_NAND_DMA_DMA_INTR_TGT_ERROR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga7520def97bcc6b5efe1eb5f9a2301b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : desc_comp_channel0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp915910c9720184390d6f04f335010178"></a><a class="anchor" id="ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0"></a></p>
<p>Indicates CMD-DMA channel 0 descriptor execution done (updated when interrupt bit in cmd flags set).</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga32b92b600898377ef754c55890082112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga32b92b600898377ef754c55890082112">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga32b92b600898377ef754c55890082112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5a7ca158df3219d679aed634f9f976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga4b5a7ca158df3219d679aed634f9f976">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4b5a7ca158df3219d679aed634f9f976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64aa5f0837abed5798363ef2c0b66bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga64aa5f0837abed5798363ef2c0b66bd3">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga64aa5f0837abed5798363ef2c0b66bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74589c768c418e7c65472a96dfb6fd63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga74589c768c418e7c65472a96dfb6fd63">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga74589c768c418e7c65472a96dfb6fd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e8ac09c99025f71d773472c20f95a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga7e8ac09c99025f71d773472c20f95a87">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga7e8ac09c99025f71d773472c20f95a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga344908b338e37399fc5a2f703ae4fa9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga344908b338e37399fc5a2f703ae4fa9f">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga344908b338e37399fc5a2f703ae4fa9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae341e6a4fca94e29a22e7295e41346e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gae341e6a4fca94e29a22e7295e41346e8">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:gae341e6a4fca94e29a22e7295e41346e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83be0c70f7682f055b426cc11d0f5c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga83be0c70f7682f055b426cc11d0f5c2c">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga83be0c70f7682f055b426cc11d0f5c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : desc_comp_channel1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0160a90fd3c7cdb4b16e04a79123f20c"></a><a class="anchor" id="ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1"></a></p>
<p>Indicates CMD-DMA channel 1 descriptor execution done (updated when interrupt bit in cmd flags set).</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga90d4eecf4133b8a9626792ba40ab138a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga90d4eecf4133b8a9626792ba40ab138a">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga90d4eecf4133b8a9626792ba40ab138a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f7011aa8caafbb8aff6abb5059d63b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gaa1f7011aa8caafbb8aff6abb5059d63b">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa1f7011aa8caafbb8aff6abb5059d63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4caf4951cf63d92274bb9aabbce1dcfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga4caf4951cf63d92274bb9aabbce1dcfb">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4caf4951cf63d92274bb9aabbce1dcfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5f25ce67821352e844ba1dc7d097d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga0e5f25ce67821352e844ba1dc7d097d4">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga0e5f25ce67821352e844ba1dc7d097d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d8d12b5d594a256d3c9cb1307ca115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gaa1d8d12b5d594a256d3c9cb1307ca115">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:gaa1d8d12b5d594a256d3c9cb1307ca115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf450f696c8a171d2085b0c91f44389bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gaf450f696c8a171d2085b0c91f44389bf">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf450f696c8a171d2085b0c91f44389bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c27cd0958209c1d5544232491dc00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gac2c27cd0958209c1d5544232491dc00f">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gac2c27cd0958209c1d5544232491dc00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4775545d0f3d5c9359e5867958d3511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gaa4775545d0f3d5c9359e5867958d3511">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:gaa4775545d0f3d5c9359e5867958d3511"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : desc_comp_channel2 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp502be78dd93257bc7e2c1249817bda86"></a><a class="anchor" id="ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2"></a></p>
<p>Indicates CMD-DMA channel 2 descriptor execution done (updated when interrupt bit in cmd flags set).</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga73b95741c668c2ff77f17c7136064375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga73b95741c668c2ff77f17c7136064375">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga73b95741c668c2ff77f17c7136064375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f69155fcad7cd152b5b1cc3d4b4da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga61f69155fcad7cd152b5b1cc3d4b4da5">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga61f69155fcad7cd152b5b1cc3d4b4da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1e7d68805df680743da3c8f4ba2d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga7d1e7d68805df680743da3c8f4ba2d2a">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7d1e7d68805df680743da3c8f4ba2d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7471314e187f6634296e30271f4aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gafe7471314e187f6634296e30271f4aa6">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:gafe7471314e187f6634296e30271f4aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723bddf186a9379ff484c50a0b80804c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga723bddf186a9379ff484c50a0b80804c">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga723bddf186a9379ff484c50a0b80804c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f1aaa0b095fa28bd15d2baa112528e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga03f1aaa0b095fa28bd15d2baa112528e">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga03f1aaa0b095fa28bd15d2baa112528e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08f2c66cb3884d33656831a4643bfff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gab08f2c66cb3884d33656831a4643bfff">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gab08f2c66cb3884d33656831a4643bfff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd4ff57d6eec7767216c727737ab153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga2fd4ff57d6eec7767216c727737ab153">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga2fd4ff57d6eec7767216c727737ab153"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : desc_comp_channel3 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp764917d55b93ef11a2920a924b806487"></a><a class="anchor" id="ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3"></a></p>
<p>Indicates CMD-DMA channel 3 descriptor execution done (updated when interrupt bit in cmd flags set).</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga02424ec87036c6a848891dfd08d6a9f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga02424ec87036c6a848891dfd08d6a9f9">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga02424ec87036c6a848891dfd08d6a9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2305f7a1200dd81a8f0e8a77a440872a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga2305f7a1200dd81a8f0e8a77a440872a">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga2305f7a1200dd81a8f0e8a77a440872a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06956d3b9a997602222b9b3db2276a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga06956d3b9a997602222b9b3db2276a49">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga06956d3b9a997602222b9b3db2276a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff40322396161af0dff335419046d183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gaff40322396161af0dff335419046d183">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:gaff40322396161af0dff335419046d183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd8251867606815b3d7f3a8616e65168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gadd8251867606815b3d7f3a8616e65168">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:gadd8251867606815b3d7f3a8616e65168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a30176199dc648151a18d896f20b5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga6a30176199dc648151a18d896f20b5fb">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6a30176199dc648151a18d896f20b5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1d1a6e583627bf4e4ad48435056996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga1b1d1a6e583627bf4e4ad48435056996">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga1b1d1a6e583627bf4e4ad48435056996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50511bef896f838acdaf484196f1a4ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga50511bef896f838acdaf484196f1a4ab">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga50511bef896f838acdaf484196f1a4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cmddma_idle </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7879b4a2344c0bd67073a122fae2d1ce"></a><a class="anchor" id="ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE"></a></p>
<p>Command DMA became IDLE after completing all descriptors</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabf0d7cab8c481cda80a5eb12a82e1176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gabf0d7cab8c481cda80a5eb12a82e1176">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gabf0d7cab8c481cda80a5eb12a82e1176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a3a36f0ed7bee742eac92301fcef3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga39a3a36f0ed7bee742eac92301fcef3d">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga39a3a36f0ed7bee742eac92301fcef3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b0a65856bb36c4dfd62443c84da947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga83b0a65856bb36c4dfd62443c84da947">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga83b0a65856bb36c4dfd62443c84da947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9594b00f60c71ddb070b361b7d20b617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga9594b00f60c71ddb070b361b7d20b617">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ga9594b00f60c71ddb070b361b7d20b617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e79dddeb26edb27eb98f25bb5ffe0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga94e79dddeb26edb27eb98f25bb5ffe0c">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:ga94e79dddeb26edb27eb98f25bb5ffe0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31b9c6eecad444c2b071774d97dd5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gae31b9c6eecad444c2b071774d97dd5ba">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae31b9c6eecad444c2b071774d97dd5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe657ddbf6ecc2b0c50503725db039ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gafe657ddbf6ecc2b0c50503725db039ae">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:gafe657ddbf6ecc2b0c50503725db039ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52fa34cbdaaa9cbed92d03c791d0835f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga52fa34cbdaaa9cbed92d03c791d0835f">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:ga52fa34cbdaaa9cbed92d03c791d0835f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#struct_a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r__s">ALT_NAND_DMA_DMA_INTR_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8fc28b8bb2d2c4be8e6df04470d278d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga8fc28b8bb2d2c4be8e6df04470d278d7">ALT_NAND_DMA_DMA_INTR_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga8fc28b8bb2d2c4be8e6df04470d278d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222a97cbe513429f40b8547399e21e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ga222a97cbe513429f40b8547399e21e7c">ALT_NAND_DMA_DMA_INTR_OFST</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ga222a97cbe513429f40b8547399e21e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaffa00672e3e61b91a38aac5401874bb0"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#struct_a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r__s">ALT_NAND_DMA_DMA_INTR_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gaffa00672e3e61b91a38aac5401874bb0">ALT_NAND_DMA_DMA_INTR_t</a></td></tr>
<tr class="separator:gaffa00672e3e61b91a38aac5401874bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r__s" id="struct_a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NAND_DMA_DMA_INTR_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html">ALT_NAND_DMA_DMA_INTR</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a033a61456a3ec9f2384d295615af8b7d"></a>uint32_t</td>
<td class="fieldname">
target_error: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_TGT_ERROR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a35add2d4dfa66a417651508b210cf8d2"></a>uint32_t</td>
<td class="fieldname">
desc_comp_channel0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a56e945b1e851383b5816195830a6817e"></a>uint32_t</td>
<td class="fieldname">
desc_comp_channel1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad9faa80d16c7a2de4a84977780974c52"></a>uint32_t</td>
<td class="fieldname">
desc_comp_channel2: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2fb79902431d6c2ab76794996b98359d"></a>uint32_t</td>
<td class="fieldname">
desc_comp_channel3: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5a4772d3fc901ae4c8df52d9b75fc8e6"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adde5925af912e6b8df76d9c4ff52dc6c"></a>uint32_t</td>
<td class="fieldname">
cmddma_idle: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9e00d97385e8ace844dffd9c628de3be"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 25</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gaec9a492e8e6b9fa758ca9000561a5a6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_TGT_ERROR_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_TGT_ERROR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaead95ab4c3c28b34119ed37980d19854"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_TGT_ERROR_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_TGT_ERROR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga967a41237713b5ccae3a8d6a69556eb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_TGT_ERROR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_TGT_ERROR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0d63007a8c25803401fc4b6e97460b60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_TGT_ERROR_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_TGT_ERROR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga384335dc29fa292b9b4984acc62fe8fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_TGT_ERROR_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_TGT_ERROR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf0c9ea36d41d2c38f9ee03b9bb1d95e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_TGT_ERROR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_TGT_ERROR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga368b528129c172ad759fa624255ce85d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_TGT_ERROR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_TGT_ERROR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7520def97bcc6b5efe1eb5f9a2301b1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_TGT_ERROR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_TGT_ERROR">ALT_NAND_DMA_DMA_INTR_TGT_ERROR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga32b92b600898377ef754c55890082112"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4b5a7ca158df3219d679aed634f9f976"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga64aa5f0837abed5798363ef2c0b66bd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga74589c768c418e7c65472a96dfb6fd63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7e8ac09c99025f71d773472c20f95a87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga344908b338e37399fc5a2f703ae4fa9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae341e6a4fca94e29a22e7295e41346e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga83be0c70f7682f055b426cc11d0f5c2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga90d4eecf4133b8a9626792ba40ab138a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa1f7011aa8caafbb8aff6abb5059d63b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4caf4951cf63d92274bb9aabbce1dcfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0e5f25ce67821352e844ba1dc7d097d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa1d8d12b5d594a256d3c9cb1307ca115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf450f696c8a171d2085b0c91f44389bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac2c27cd0958209c1d5544232491dc00f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa4775545d0f3d5c9359e5867958d3511"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga73b95741c668c2ff77f17c7136064375"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga61f69155fcad7cd152b5b1cc3d4b4da5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7d1e7d68805df680743da3c8f4ba2d2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafe7471314e187f6634296e30271f4aa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga723bddf186a9379ff484c50a0b80804c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga03f1aaa0b095fa28bd15d2baa112528e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab08f2c66cb3884d33656831a4643bfff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2fd4ff57d6eec7767216c727737ab153"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL2</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga02424ec87036c6a848891dfd08d6a9f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2305f7a1200dd81a8f0e8a77a440872a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga06956d3b9a997602222b9b3db2276a49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaff40322396161af0dff335419046d183"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadd8251867606815b3d7f3a8616e65168"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6a30176199dc648151a18d896f20b5fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1b1d1a6e583627bf4e4ad48435056996"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga50511bef896f838acdaf484196f1a4ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3">ALT_NAND_DMA_DMA_INTR_DESC_COMP_CHANNEL3</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabf0d7cab8c481cda80a5eb12a82e1176"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga39a3a36f0ed7bee742eac92301fcef3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga83b0a65856bb36c4dfd62443c84da947"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9594b00f60c71ddb070b361b7d20b617"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga94e79dddeb26edb27eb98f25bb5ffe0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae31b9c6eecad444c2b071774d97dd5ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafe657ddbf6ecc2b0c50503725db039ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga52fa34cbdaaa9cbed92d03c791d0835f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE">ALT_NAND_DMA_DMA_INTR_CMDDMA_IDLE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8fc28b8bb2d2c4be8e6df04470d278d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html">ALT_NAND_DMA_DMA_INTR</a> register. </p>

</div>
</div>
<a class="anchor" id="ga222a97cbe513429f40b8547399e21e7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_DMA_INTR_OFST&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html">ALT_NAND_DMA_DMA_INTR</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaffa00672e3e61b91a38aac5401874bb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#struct_a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r__s">ALT_NAND_DMA_DMA_INTR_s</a> <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html#gaffa00672e3e61b91a38aac5401874bb0">ALT_NAND_DMA_DMA_INTR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___d_m_a___i_n_t_r.html">ALT_NAND_DMA_DMA_INTR</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
