#[doc = "Register `IOASCR` reader"]
pub type R = crate::R<IoascrSpec>;
#[doc = "Register `IOASCR` writer"]
pub type W = crate::W<IoascrSpec>;
#[doc = "Field `G1_IO1` reader - G1_IO1 analog switch enable"]
pub type G1Io1R = crate::BitReader;
#[doc = "Field `G1_IO1` writer - G1_IO1 analog switch enable"]
pub type G1Io1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G1_IO2` reader - G1_IO2 analog switch enable"]
pub type G1Io2R = crate::BitReader;
#[doc = "Field `G1_IO2` writer - G1_IO2 analog switch enable"]
pub type G1Io2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G1_IO3` reader - G1_IO3 analog switch enable"]
pub type G1Io3R = crate::BitReader;
#[doc = "Field `G1_IO3` writer - G1_IO3 analog switch enable"]
pub type G1Io3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G1_IO4` reader - G1_IO4 analog switch enable"]
pub type G1Io4R = crate::BitReader;
#[doc = "Field `G1_IO4` writer - G1_IO4 analog switch enable"]
pub type G1Io4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G2_IO1` reader - G2_IO1 analog switch enable"]
pub type G2Io1R = crate::BitReader;
#[doc = "Field `G2_IO1` writer - G2_IO1 analog switch enable"]
pub type G2Io1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G2_IO2` reader - G2_IO2 analog switch enable"]
pub type G2Io2R = crate::BitReader;
#[doc = "Field `G2_IO2` writer - G2_IO2 analog switch enable"]
pub type G2Io2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G2_IO3` reader - G2_IO3 analog switch enable"]
pub type G2Io3R = crate::BitReader;
#[doc = "Field `G2_IO3` writer - G2_IO3 analog switch enable"]
pub type G2Io3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G2_IO4` reader - G2_IO4 analog switch enable"]
pub type G2Io4R = crate::BitReader;
#[doc = "Field `G2_IO4` writer - G2_IO4 analog switch enable"]
pub type G2Io4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G3_IO1` reader - G3_IO1 analog switch enable"]
pub type G3Io1R = crate::BitReader;
#[doc = "Field `G3_IO1` writer - G3_IO1 analog switch enable"]
pub type G3Io1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G3_IO2` reader - G3_IO2 analog switch enable"]
pub type G3Io2R = crate::BitReader;
#[doc = "Field `G3_IO2` writer - G3_IO2 analog switch enable"]
pub type G3Io2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G3_IO3` reader - G3_IO3 analog switch enable"]
pub type G3Io3R = crate::BitReader;
#[doc = "Field `G3_IO3` writer - G3_IO3 analog switch enable"]
pub type G3Io3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G3_IO4` reader - G3_IO4 analog switch enable"]
pub type G3Io4R = crate::BitReader;
#[doc = "Field `G3_IO4` writer - G3_IO4 analog switch enable"]
pub type G3Io4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G4_IO1` reader - G4_IO1 analog switch enable"]
pub type G4Io1R = crate::BitReader;
#[doc = "Field `G4_IO1` writer - G4_IO1 analog switch enable"]
pub type G4Io1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G4_IO2` reader - G4_IO2 analog switch enable"]
pub type G4Io2R = crate::BitReader;
#[doc = "Field `G4_IO2` writer - G4_IO2 analog switch enable"]
pub type G4Io2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G4_IO3` reader - G4_IO3 analog switch enable"]
pub type G4Io3R = crate::BitReader;
#[doc = "Field `G4_IO3` writer - G4_IO3 analog switch enable"]
pub type G4Io3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G4_IO4` reader - G4_IO4 analog switch enable"]
pub type G4Io4R = crate::BitReader;
#[doc = "Field `G4_IO4` writer - G4_IO4 analog switch enable"]
pub type G4Io4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G5_IO1` reader - G5_IO1 analog switch enable"]
pub type G5Io1R = crate::BitReader;
#[doc = "Field `G5_IO1` writer - G5_IO1 analog switch enable"]
pub type G5Io1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G5_IO2` reader - G5_IO2 analog switch enable"]
pub type G5Io2R = crate::BitReader;
#[doc = "Field `G5_IO2` writer - G5_IO2 analog switch enable"]
pub type G5Io2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G5_IO3` reader - G5_IO3 analog switch enable"]
pub type G5Io3R = crate::BitReader;
#[doc = "Field `G5_IO3` writer - G5_IO3 analog switch enable"]
pub type G5Io3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G5_IO4` reader - G5_IO4 analog switch enable"]
pub type G5Io4R = crate::BitReader;
#[doc = "Field `G5_IO4` writer - G5_IO4 analog switch enable"]
pub type G5Io4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G6_IO1` reader - G6_IO1 analog switch enable"]
pub type G6Io1R = crate::BitReader;
#[doc = "Field `G6_IO1` writer - G6_IO1 analog switch enable"]
pub type G6Io1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G6_IO2` reader - G6_IO2 analog switch enable"]
pub type G6Io2R = crate::BitReader;
#[doc = "Field `G6_IO2` writer - G6_IO2 analog switch enable"]
pub type G6Io2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G6_IO3` reader - G6_IO3 analog switch enable"]
pub type G6Io3R = crate::BitReader;
#[doc = "Field `G6_IO3` writer - G6_IO3 analog switch enable"]
pub type G6Io3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G6_IO4` reader - G6_IO4 analog switch enable"]
pub type G6Io4R = crate::BitReader;
#[doc = "Field `G6_IO4` writer - G6_IO4 analog switch enable"]
pub type G6Io4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G7_IO1` reader - G7_IO1 analog switch enable"]
pub type G7Io1R = crate::BitReader;
#[doc = "Field `G7_IO1` writer - G7_IO1 analog switch enable"]
pub type G7Io1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G7_IO2` reader - G7_IO2 analog switch enable"]
pub type G7Io2R = crate::BitReader;
#[doc = "Field `G7_IO2` writer - G7_IO2 analog switch enable"]
pub type G7Io2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G7_IO3` reader - G7_IO3 analog switch enable"]
pub type G7Io3R = crate::BitReader;
#[doc = "Field `G7_IO3` writer - G7_IO3 analog switch enable"]
pub type G7Io3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G7_IO4` reader - G7_IO4 analog switch enable"]
pub type G7Io4R = crate::BitReader;
#[doc = "Field `G7_IO4` writer - G7_IO4 analog switch enable"]
pub type G7Io4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G8_IO1` reader - G8_IO1 analog switch enable"]
pub type G8Io1R = crate::BitReader;
#[doc = "Field `G8_IO1` writer - G8_IO1 analog switch enable"]
pub type G8Io1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G8_IO2` reader - G8_IO2 analog switch enable"]
pub type G8Io2R = crate::BitReader;
#[doc = "Field `G8_IO2` writer - G8_IO2 analog switch enable"]
pub type G8Io2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G8_IO3` reader - G8_IO3 analog switch enable"]
pub type G8Io3R = crate::BitReader;
#[doc = "Field `G8_IO3` writer - G8_IO3 analog switch enable"]
pub type G8Io3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `G8_IO4` reader - G8_IO4 analog switch enable"]
pub type G8Io4R = crate::BitReader;
#[doc = "Field `G8_IO4` writer - G8_IO4 analog switch enable"]
pub type G8Io4W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - G1_IO1 analog switch enable"]
    #[inline(always)]
    pub fn g1_io1(&self) -> G1Io1R {
        G1Io1R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - G1_IO2 analog switch enable"]
    #[inline(always)]
    pub fn g1_io2(&self) -> G1Io2R {
        G1Io2R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - G1_IO3 analog switch enable"]
    #[inline(always)]
    pub fn g1_io3(&self) -> G1Io3R {
        G1Io3R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - G1_IO4 analog switch enable"]
    #[inline(always)]
    pub fn g1_io4(&self) -> G1Io4R {
        G1Io4R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - G2_IO1 analog switch enable"]
    #[inline(always)]
    pub fn g2_io1(&self) -> G2Io1R {
        G2Io1R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - G2_IO2 analog switch enable"]
    #[inline(always)]
    pub fn g2_io2(&self) -> G2Io2R {
        G2Io2R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - G2_IO3 analog switch enable"]
    #[inline(always)]
    pub fn g2_io3(&self) -> G2Io3R {
        G2Io3R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - G2_IO4 analog switch enable"]
    #[inline(always)]
    pub fn g2_io4(&self) -> G2Io4R {
        G2Io4R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - G3_IO1 analog switch enable"]
    #[inline(always)]
    pub fn g3_io1(&self) -> G3Io1R {
        G3Io1R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - G3_IO2 analog switch enable"]
    #[inline(always)]
    pub fn g3_io2(&self) -> G3Io2R {
        G3Io2R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - G3_IO3 analog switch enable"]
    #[inline(always)]
    pub fn g3_io3(&self) -> G3Io3R {
        G3Io3R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - G3_IO4 analog switch enable"]
    #[inline(always)]
    pub fn g3_io4(&self) -> G3Io4R {
        G3Io4R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - G4_IO1 analog switch enable"]
    #[inline(always)]
    pub fn g4_io1(&self) -> G4Io1R {
        G4Io1R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - G4_IO2 analog switch enable"]
    #[inline(always)]
    pub fn g4_io2(&self) -> G4Io2R {
        G4Io2R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - G4_IO3 analog switch enable"]
    #[inline(always)]
    pub fn g4_io3(&self) -> G4Io3R {
        G4Io3R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - G4_IO4 analog switch enable"]
    #[inline(always)]
    pub fn g4_io4(&self) -> G4Io4R {
        G4Io4R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - G5_IO1 analog switch enable"]
    #[inline(always)]
    pub fn g5_io1(&self) -> G5Io1R {
        G5Io1R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - G5_IO2 analog switch enable"]
    #[inline(always)]
    pub fn g5_io2(&self) -> G5Io2R {
        G5Io2R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - G5_IO3 analog switch enable"]
    #[inline(always)]
    pub fn g5_io3(&self) -> G5Io3R {
        G5Io3R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - G5_IO4 analog switch enable"]
    #[inline(always)]
    pub fn g5_io4(&self) -> G5Io4R {
        G5Io4R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - G6_IO1 analog switch enable"]
    #[inline(always)]
    pub fn g6_io1(&self) -> G6Io1R {
        G6Io1R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - G6_IO2 analog switch enable"]
    #[inline(always)]
    pub fn g6_io2(&self) -> G6Io2R {
        G6Io2R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - G6_IO3 analog switch enable"]
    #[inline(always)]
    pub fn g6_io3(&self) -> G6Io3R {
        G6Io3R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - G6_IO4 analog switch enable"]
    #[inline(always)]
    pub fn g6_io4(&self) -> G6Io4R {
        G6Io4R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - G7_IO1 analog switch enable"]
    #[inline(always)]
    pub fn g7_io1(&self) -> G7Io1R {
        G7Io1R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - G7_IO2 analog switch enable"]
    #[inline(always)]
    pub fn g7_io2(&self) -> G7Io2R {
        G7Io2R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - G7_IO3 analog switch enable"]
    #[inline(always)]
    pub fn g7_io3(&self) -> G7Io3R {
        G7Io3R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - G7_IO4 analog switch enable"]
    #[inline(always)]
    pub fn g7_io4(&self) -> G7Io4R {
        G7Io4R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - G8_IO1 analog switch enable"]
    #[inline(always)]
    pub fn g8_io1(&self) -> G8Io1R {
        G8Io1R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - G8_IO2 analog switch enable"]
    #[inline(always)]
    pub fn g8_io2(&self) -> G8Io2R {
        G8Io2R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - G8_IO3 analog switch enable"]
    #[inline(always)]
    pub fn g8_io3(&self) -> G8Io3R {
        G8Io3R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - G8_IO4 analog switch enable"]
    #[inline(always)]
    pub fn g8_io4(&self) -> G8Io4R {
        G8Io4R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - G1_IO1 analog switch enable"]
    #[inline(always)]
    pub fn g1_io1(&mut self) -> G1Io1W<'_, IoascrSpec> {
        G1Io1W::new(self, 0)
    }
    #[doc = "Bit 1 - G1_IO2 analog switch enable"]
    #[inline(always)]
    pub fn g1_io2(&mut self) -> G1Io2W<'_, IoascrSpec> {
        G1Io2W::new(self, 1)
    }
    #[doc = "Bit 2 - G1_IO3 analog switch enable"]
    #[inline(always)]
    pub fn g1_io3(&mut self) -> G1Io3W<'_, IoascrSpec> {
        G1Io3W::new(self, 2)
    }
    #[doc = "Bit 3 - G1_IO4 analog switch enable"]
    #[inline(always)]
    pub fn g1_io4(&mut self) -> G1Io4W<'_, IoascrSpec> {
        G1Io4W::new(self, 3)
    }
    #[doc = "Bit 4 - G2_IO1 analog switch enable"]
    #[inline(always)]
    pub fn g2_io1(&mut self) -> G2Io1W<'_, IoascrSpec> {
        G2Io1W::new(self, 4)
    }
    #[doc = "Bit 5 - G2_IO2 analog switch enable"]
    #[inline(always)]
    pub fn g2_io2(&mut self) -> G2Io2W<'_, IoascrSpec> {
        G2Io2W::new(self, 5)
    }
    #[doc = "Bit 6 - G2_IO3 analog switch enable"]
    #[inline(always)]
    pub fn g2_io3(&mut self) -> G2Io3W<'_, IoascrSpec> {
        G2Io3W::new(self, 6)
    }
    #[doc = "Bit 7 - G2_IO4 analog switch enable"]
    #[inline(always)]
    pub fn g2_io4(&mut self) -> G2Io4W<'_, IoascrSpec> {
        G2Io4W::new(self, 7)
    }
    #[doc = "Bit 8 - G3_IO1 analog switch enable"]
    #[inline(always)]
    pub fn g3_io1(&mut self) -> G3Io1W<'_, IoascrSpec> {
        G3Io1W::new(self, 8)
    }
    #[doc = "Bit 9 - G3_IO2 analog switch enable"]
    #[inline(always)]
    pub fn g3_io2(&mut self) -> G3Io2W<'_, IoascrSpec> {
        G3Io2W::new(self, 9)
    }
    #[doc = "Bit 10 - G3_IO3 analog switch enable"]
    #[inline(always)]
    pub fn g3_io3(&mut self) -> G3Io3W<'_, IoascrSpec> {
        G3Io3W::new(self, 10)
    }
    #[doc = "Bit 11 - G3_IO4 analog switch enable"]
    #[inline(always)]
    pub fn g3_io4(&mut self) -> G3Io4W<'_, IoascrSpec> {
        G3Io4W::new(self, 11)
    }
    #[doc = "Bit 12 - G4_IO1 analog switch enable"]
    #[inline(always)]
    pub fn g4_io1(&mut self) -> G4Io1W<'_, IoascrSpec> {
        G4Io1W::new(self, 12)
    }
    #[doc = "Bit 13 - G4_IO2 analog switch enable"]
    #[inline(always)]
    pub fn g4_io2(&mut self) -> G4Io2W<'_, IoascrSpec> {
        G4Io2W::new(self, 13)
    }
    #[doc = "Bit 14 - G4_IO3 analog switch enable"]
    #[inline(always)]
    pub fn g4_io3(&mut self) -> G4Io3W<'_, IoascrSpec> {
        G4Io3W::new(self, 14)
    }
    #[doc = "Bit 15 - G4_IO4 analog switch enable"]
    #[inline(always)]
    pub fn g4_io4(&mut self) -> G4Io4W<'_, IoascrSpec> {
        G4Io4W::new(self, 15)
    }
    #[doc = "Bit 16 - G5_IO1 analog switch enable"]
    #[inline(always)]
    pub fn g5_io1(&mut self) -> G5Io1W<'_, IoascrSpec> {
        G5Io1W::new(self, 16)
    }
    #[doc = "Bit 17 - G5_IO2 analog switch enable"]
    #[inline(always)]
    pub fn g5_io2(&mut self) -> G5Io2W<'_, IoascrSpec> {
        G5Io2W::new(self, 17)
    }
    #[doc = "Bit 18 - G5_IO3 analog switch enable"]
    #[inline(always)]
    pub fn g5_io3(&mut self) -> G5Io3W<'_, IoascrSpec> {
        G5Io3W::new(self, 18)
    }
    #[doc = "Bit 19 - G5_IO4 analog switch enable"]
    #[inline(always)]
    pub fn g5_io4(&mut self) -> G5Io4W<'_, IoascrSpec> {
        G5Io4W::new(self, 19)
    }
    #[doc = "Bit 20 - G6_IO1 analog switch enable"]
    #[inline(always)]
    pub fn g6_io1(&mut self) -> G6Io1W<'_, IoascrSpec> {
        G6Io1W::new(self, 20)
    }
    #[doc = "Bit 21 - G6_IO2 analog switch enable"]
    #[inline(always)]
    pub fn g6_io2(&mut self) -> G6Io2W<'_, IoascrSpec> {
        G6Io2W::new(self, 21)
    }
    #[doc = "Bit 22 - G6_IO3 analog switch enable"]
    #[inline(always)]
    pub fn g6_io3(&mut self) -> G6Io3W<'_, IoascrSpec> {
        G6Io3W::new(self, 22)
    }
    #[doc = "Bit 23 - G6_IO4 analog switch enable"]
    #[inline(always)]
    pub fn g6_io4(&mut self) -> G6Io4W<'_, IoascrSpec> {
        G6Io4W::new(self, 23)
    }
    #[doc = "Bit 24 - G7_IO1 analog switch enable"]
    #[inline(always)]
    pub fn g7_io1(&mut self) -> G7Io1W<'_, IoascrSpec> {
        G7Io1W::new(self, 24)
    }
    #[doc = "Bit 25 - G7_IO2 analog switch enable"]
    #[inline(always)]
    pub fn g7_io2(&mut self) -> G7Io2W<'_, IoascrSpec> {
        G7Io2W::new(self, 25)
    }
    #[doc = "Bit 26 - G7_IO3 analog switch enable"]
    #[inline(always)]
    pub fn g7_io3(&mut self) -> G7Io3W<'_, IoascrSpec> {
        G7Io3W::new(self, 26)
    }
    #[doc = "Bit 27 - G7_IO4 analog switch enable"]
    #[inline(always)]
    pub fn g7_io4(&mut self) -> G7Io4W<'_, IoascrSpec> {
        G7Io4W::new(self, 27)
    }
    #[doc = "Bit 28 - G8_IO1 analog switch enable"]
    #[inline(always)]
    pub fn g8_io1(&mut self) -> G8Io1W<'_, IoascrSpec> {
        G8Io1W::new(self, 28)
    }
    #[doc = "Bit 29 - G8_IO2 analog switch enable"]
    #[inline(always)]
    pub fn g8_io2(&mut self) -> G8Io2W<'_, IoascrSpec> {
        G8Io2W::new(self, 29)
    }
    #[doc = "Bit 30 - G8_IO3 analog switch enable"]
    #[inline(always)]
    pub fn g8_io3(&mut self) -> G8Io3W<'_, IoascrSpec> {
        G8Io3W::new(self, 30)
    }
    #[doc = "Bit 31 - G8_IO4 analog switch enable"]
    #[inline(always)]
    pub fn g8_io4(&mut self) -> G8Io4W<'_, IoascrSpec> {
        G8Io4W::new(self, 31)
    }
}
#[doc = "I/O analog switch control register\n\nYou can [`read`](crate::Reg::read) this register and get [`ioascr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ioascr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct IoascrSpec;
impl crate::RegisterSpec for IoascrSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`ioascr::R`](R) reader structure"]
impl crate::Readable for IoascrSpec {}
#[doc = "`write(|w| ..)` method takes [`ioascr::W`](W) writer structure"]
impl crate::Writable for IoascrSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets IOASCR to value 0"]
impl crate::Resettable for IoascrSpec {}
