// Library - 16nm_Tests, Cell - 10T_TagMem_Test, View - schematic
// LAST TIME SAVED: Apr 19 02:51:10 2015
// NETLIST TIME: Apr 20 04:22:03 2015
`timescale 1ps / 1ps 

module cdsModule_9 ( R0, R1, R_Ack, W_Ack, GoR, GoW, R_Addr, Reset, W0,
     W1, W_Addr );

output  R_Ack, W_Ack;

input  GoR, GoW, Reset;

output [31:0]  R0;
output [31:0]  R1;

input [6:0]  W_Addr;
input [6:0]  R_Addr;
input [31:0]  W0;
input [31:0]  W1;

// Buses in the design

wire  [6:0]  R_AddrT;

wire  [31:0]  cdsbus0;

wire  [6:0]  cdsbus1;

wire  [31:0]  W1T;

wire  [6:0]  W_AddrT;

wire  [6:0]  cdsbus2;

wire  [31:0]  R1T;

wire  [31:0]  W0T;

wire  [31:0]  R0T;

wire  [31:0]  cdsbus3;

wire  [31:0]  cdsbus4;

wire  [31:0]  cdsbus5;

// begin interface element definitions

wire cdsNet3;
wire cdsNet2;
reg mixedNet99999;
reg mixedNet99997;
reg mixedNet99996;
reg mixedNet99994;
reg mixedNet99993;
reg mixedNet99992;
reg mixedNet99990;
reg mixedNet99989;
reg mixedNet99988;
reg mixedNet99987;
reg mixedNet99986;
reg mixedNet99984;
reg mixedNet99983;
reg mixedNet99980;
reg mixedNet99975;
reg mixedNet99974;
reg mixedNet99973;
reg mixedNet99971;
reg mixedNet99969;
reg mixedNet99966;
reg mixedNet99962;
reg mixedNet99958;
reg mixedNet99957;
reg mixedNet99956;
reg mixedNet99955;
reg mixedNet99954;
reg mixedNet99951;
reg mixedNet99949;
reg mixedNet99948;
reg mixedNet99946;
reg mixedNet99944;
reg mixedNet99943;
reg mixedNet99942;
reg mixedNet99941;
reg mixedNet99939;
reg mixedNet99937;
reg mixedNet99936;
reg mixedNet99935;
reg mixedNet99934;
reg mixedNet99932;
reg mixedNet99928;
reg mixedNet99927;
reg mixedNet99926;
reg mixedNet99925;
reg mixedNet99923;
reg mixedNet99922;
reg mixedNet99919;
reg mixedNet99918;
reg mixedNet99917;
reg mixedNet99908;
reg mixedNet99904;
reg mixedNet99903;
reg mixedNet99902;
reg mixedNet99900;
reg mixedNet99897;
reg mixedNet99889;
reg mixedNet99883;
reg mixedNet99879;
reg mixedNet99873;
reg mixedNet99871;
reg mixedNet99863;
reg mixedNet99862;
reg mixedNet99861;
reg mixedNet99860;
reg mixedNet99856;
reg mixedNet99854;
assign cdsNet3 = mixedNet99999;
assign cdsbus5[28] = mixedNet99997;
assign cdsbus5[6] = mixedNet99996;
assign cdsbus5[27] = mixedNet99994;
assign cdsbus5[26] = mixedNet99993;
assign cdsbus5[31] = mixedNet99992;
assign cdsbus5[25] = mixedNet99990;
assign cdsbus5[24] = mixedNet99989;
assign cdsbus5[30] = mixedNet99988;
assign cdsbus5[23] = mixedNet99987;
assign cdsbus5[29] = mixedNet99986;
assign cdsbus3[25] = mixedNet99984;
assign cdsbus5[21] = mixedNet99983;
assign cdsbus5[11] = mixedNet99980;
assign cdsbus3[10] = mixedNet99975;
assign cdsbus3[11] = mixedNet99974;
assign cdsbus3[12] = mixedNet99973;
assign cdsbus3[13] = mixedNet99971;
assign cdsbus5[20] = mixedNet99969;
assign cdsbus3[30] = mixedNet99966;
assign cdsbus5[14] = mixedNet99962;
assign cdsbus3[21] = mixedNet99958;
assign cdsbus3[20] = mixedNet99957;
assign cdsbus5[10] = mixedNet99956;
assign cdsbus3[19] = mixedNet99955;
assign cdsbus5[19] = mixedNet99954;
assign cdsbus3[18] = mixedNet99951;
assign cdsbus3[17] = mixedNet99949;
assign cdsbus3[9] = mixedNet99948;
assign cdsbus3[16] = mixedNet99946;
assign cdsbus5[18] = mixedNet99944;
assign cdsbus5[13] = mixedNet99943;
assign cdsbus5[9] = mixedNet99942;
assign cdsbus3[28] = mixedNet99941;
assign cdsbus5[17] = mixedNet99939;
assign cdsbus3[15] = mixedNet99937;
assign cdsbus3[14] = mixedNet99936;
assign cdsbus3[8] = mixedNet99935;
assign cdsbus3[7] = mixedNet99934;
assign cdsbus3[6] = mixedNet99932;
assign cdsbus5[16] = mixedNet99928;
assign cdsbus5[12] = mixedNet99927;
assign cdsbus3[5] = mixedNet99926;
assign cdsbus3[4] = mixedNet99925;
assign cdsbus3[3] = mixedNet99923;
assign cdsbus5[15] = mixedNet99922;
assign cdsbus5[4] = mixedNet99919;
assign cdsbus5[3] = mixedNet99918;
assign cdsNet2 = mixedNet99917;
assign cdsbus5[2] = mixedNet99908;
assign cdsbus3[27] = mixedNet99904;
assign cdsbus3[26] = mixedNet99903;
assign cdsbus3[2] = mixedNet99902;
assign cdsbus5[5] = mixedNet99900;
assign cdsbus5[7] = mixedNet99897;
assign cdsbus5[22] = mixedNet99889;
assign cdsbus5[8] = mixedNet99883;
assign cdsbus3[1] = mixedNet99879;
assign cdsbus3[0] = mixedNet99873;
assign cdsbus5[0] = mixedNet99871;
assign cdsbus5[1] = mixedNet99863;
assign cdsbus3[24] = mixedNet99862;
assign cdsbus3[31] = mixedNet99861;
assign cdsbus3[23] = mixedNet99860;
assign cdsbus3[22] = mixedNet99856;
assign cdsbus3[29] = mixedNet99854;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "10T_TagMem_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

