<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>Verilog Beginner's Tutorial</title>
  <meta name="description" content="The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="https://zipcpu.com/tutorial/">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="https://zipcpu.com/feed.xml">
</head>


  <body>

    <script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

  ga('create', 'UA-102570964-1', 'auto');
  ga('send', 'pageview');

</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li>Tutorial


<li><a HREF="/projects.html">Projects</a>


<li><a HREF="/topics.html">Site Index</a>


<li><a href="https://twitter.com/zipcpu"><span class="icon--twitter"><svg viewBox="0 0 400 400"><path fill="#1da1f2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span><span class="username">@zipcpu</span></a>

<li><a HREF="https://www.patreon.com/ZipCPU"><IMG SRC="/img/patreon_logomark_color_on_white.png" WIDTH="25"> Support</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <article class="post">

  <header class="post-header">
    <h1 class="post-title">Verilog Beginner's Tutorial</h1>
  </header>

  <div class="post-content">
    <table align="center" style="float: right"><tr><td><img src="/img/work-in-progress.png" width="268" alt="This tutorial is a work in progress" /></td></tr></table>

<p>If you are interested in learning Verilog, there are already many tutorials
online.  <a href="http://asic-world.com/verilog/veritut.html">Asic-world</a>’s tutorial
is perhaps the most complete on-line Verilog tutorial I know of.
<a href="https://www.nandland.com/verilog/tutorials/tutorial-introduction-to-verilog-for-beginners.html">Nandland</a> has an exceptional beginner’s tutorial as well.
<a href="http://www.fpga4fun.com">FPGA 4 Fun</a>’s web site doesn’t really start at the
bare basics, although it discusses how to build several basic peripherals.
None of these tutorials, however, couple together all the tools
needed to do design in one place.</p>

<p>The digital design student should be introduced immediately not only to
the HDL language, but also to the tools necessary to debug his code.
This includes not only Verilog (or SystemVerilog), but also a simulator
(we’ll use <a href="https://www.veripool.org/wiki/verilator">Verilator</a>), waveform
discumentation (<a href="https://wavedrom.com">wavedrom</a> or even
<a href="https://ctan.org/pkg/tikz-timing">tikztiming</a>), waveform display
(<a href="http://gtkwave.sourceforge.net/">gtkwave</a>), and (my favorite) <a href="http://zipcpu.com/formal/2018/04/23/invariant.html">Formal
Verification using
SymbiYosys</a>.</p>

<p>This beginners Verilog tutorial attempts therefore to fill some of the missing
piecees in this void.  My goal is to take a beginner from knowing C and <a href="http://www.cplusplus.com">a
little C++</a>, all the way to a serial port
example, such as the ones in <a href="https://github.com/ZipCPU/wbuart32">this
repository</a>.  On second thought, I may
go further and discuss getting a first <a href="https://github.com/ZipCPU/dbgbus/tree/master/hexbus">debugging
bus</a> up and running,
perhaps even to motivating <a href="https://github.com/ZipCPU/autofpga">AutoFPGA</a>.
Once you get that far, though, the rest of the
<a href="https://zipcpu.com/">ZipCPU blog</a> should start to make
sense.</p>

<p>I’m also hoping to keep this tutorial fairly hardware generic.  Hardware
specific topics will be placed as bonus chapters between the lesson chapters.</p>

<p>Lessons include:</p>

<ol start="0">
  <li><a href="lsn-00-preface.pdf">Preface</a></li>
  <li><a href="lsn-01-wires.pdf">Wires, and combinatorial logic</a>
    <ul>
      <li>Thruwire example code [<a href="ex-01-thruwire.tgz">TGZ</a>, <a href="ex-01-thruwire.zip">ZIP</a>]</li>
      <li>Maskbus example code [<a href="ex-01-maskbus.tgz">TGZ</a>, <a href="ex-01-maskbus.zip">ZIP</a>]</li>
    </ul>
  </li>
  <li><a href="lsn-02-regs.pdf">Registers and blinky</a>
    <ul>
      <li>Blinky example code [<a href="ex-02-blinky.tgz">TGZ</a>, <a href="ex-02-blinky.zip">ZIP</a>]</li>
      <li>PPS-I and PPS-II example code [<a href="ex-02-pps.tgz">TGZ</a>, <a href="ex-02-pps.zip">ZIP</a>]</li>
      <li>Dimmer example code [<a href="ex-02-dimmer.tgz">TGZ</a>, <a href="ex-02-dimmer.zip">ZIP</a>]</li>
    </ul>
  </li>
  <li><a href="lsn-03-fsm.pdf">Finite state machines</a>
    <ul>
      <li>LED Walker example [<a href="ex-03-walker.tgz">TGZ</a>, <a href="ex-03-walker.zip">ZIP</a>]</li>
    </ul>
  </li>
  <li><a href="lsn-04-pipeline.pdf">Building a Wishbone Slave</a>
    <ul>
      <li>LED Walking upon request example [<a href="ex-04-reqwalker.tgz">TGZ</a>, <a href="ex-04-reqwalker.zip">ZIP</a>]</li>
    </ul>
  </li>
  <li><a href="lsn-05-serialtx.pdf">Building hello world, using a serial port transmitter</a>
    <ul>
      <li>Hello world [<a href="ex-05-hello.tgz">TGZ</a>, <a href="ex-05-hello.zip">ZIP</a>]</li>
    </ul>
  </li>
  <li><a href="lsn-06-txdata.pdf">Transmitting 32-bit data over the serial port</a>
    <ul>
      <li>TX-data [<a href="ex-06-txdata.tgz">TGZ</a>, <a href="ex-06-txdata.zip">ZIP</a>]</li>
    </ul>
  </li>
  <li>(Not yet written:) Buttons: 2FF synchronizers, and debouncing</li>
  <li>(Not yet written:) Building the serial port receiver.  Potential
 examples to be discussed include:
    <ul>
      <li><a href="https://github.com/ZipCPU/wbuart32/blob/master/bench/verilog/echotest.v">Echo example</a></li>
    </ul>
  </li>
  <li>(Not yet written:) Using FPGA block RAM.  Potential examples to be
 discussed include:
    <ul>
      <li><a href="https://github.com/ZipCPU/wbuart32/blob/master/bench/verilog/linetest.v">Line copy example</a></li>
    </ul>
  </li>
  <li>(Not yet written:) Using a FIFO with this serial port.  Potential
examples to be discussed include:
    <ul>
      <li><a href="https://github.com/ZipCPU/wbuart32/blob/master/bench/verilog/speechfifo.v">Gettysburg address example</a></li>
    </ul>
  </li>
  <li>(Not yet written:) Network enabling your serial port</li>
</ol>

<p>Watch this page!  <a href="https://www.blueletterbible.org/kjv/jas/4/15">If the Lord
wills</a>,
there will be more to come!</p>

<p>Likewise, if you would like to help fund this effort, please consider
becoming a <a href="https://www.patreon.com/ZipCPU">Patron of the blog</a>, and
then telling me your thoughts on how this project should move forward.</p>

  </div>

</article>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="soc-medlist">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">@zipcpu</span></a>

          </li>
          
          
          <li><A href="https://www.patreon.com/ZipCPU"><img src="/img/become_a_patron_button.png"></a></li>
          

        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
