[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS7A8500ARGRT production of TEXAS INSTRUMENTS from the text:TPS7A85A\nGND 50 mV100 mV200 mV400 mV800 mV1.6 VBIAS IN\nEN\nNR/SS OUTPG\nSNS\nFBCFFRPG\nCOUT0.9 VOUT\nTo Digital \nLoadCIN1.4 VIN\nCNR/SSCBIAS\nBias \nSupply\nANYOUT\nUsed to set \nvoltage\nCopyright © 2017, Texas Instruments Incorporated\nIQ Modulators IQ DemodulatorsPGOUT IN\nENInput Supply\nTRF372017\nTRF3722TRF371125\nTRF371135VCC VCCTPS7A85A\nCopyright © 2017, Texas Instruments Incorporated\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS7A85A\nSBVS313 –JUNE 2017\nTPS7A85A 4-A,High-Accuracy (0.75%), Low-Noise (4.4μVRMS), LDORegulator\n11Features\n1•Low Dropout: 150mV(Typical) at4A\n•0.75% (Maximum) Accuracy Over Line, Load, and\nTemperature With BIAS\n•Output Voltage Noise:\n–4.4μVRMSat0.8-V Output\n–7.7μVRMSat5.1-V Output\n•Input Voltage Range:\n–Without BIAS: 1.4Vto6.5V\n–With BIAS: 1.1Vto6.5V\n•ANY-OUT ™Operation:\n–Output Voltage Range: 0.8Vto3.95 V\n•Adjustable Operation:\n–Output Voltage Range: 0.8Vto5.1V\n•Power-Supply Ripple Rejection:\n–40dBat500kHz\n•Excellent Load Transient Response\n•Adjustable Soft-Start In-Rush Control\n•Open-Drain Power-Good (PG) Output\n•Stable with a47-μForLarger Ceramic Output\nCapacitor\n•θJC=3.4°C/W\n•3.5-mm ×3.5-mm, 20-Pin VQFN\n2Applications\n•Digital Loads: SerDes, FPGAs, andDSPs\n•Instrumentation, Medical, andAudio\n•High-Speed Analog Circuits:\n–VCO, ADC, DAC, andLVDS\n•Imaging: CMOS Sensors andVideo ASICs\n•Test andMeasurement3Description\nThe TPS7A85A isalow-noise (4.4μVRMS),low\ndropout linear regulator (LDO) capable ofsourcing 4\nAwith only 240mVofmaximum dropout. The device\noutput voltage ispin-programmable from 0.8Vto\n3.95 Vand adjustable from 0.8Vto5.1Vusing an\nexternal resistor divider.\nThe combination oflow-noise (4.4μVRMS),high-\nPSRR, and high output current capability makes the\nTPS7A85A ideal to power noise-sensitive\ncomponents such asthose found inhigh-speed\ncommunications, video, medical, or test and\nmeasurement applications. The high performance of\ntheTPS7A85A limits power-supply-generated phase\nnoise and clock jitter, making this device ideal for\npowering high-performance serializer anddeserializer\n(SerDes), analog-to-digital converters (ADCs), digital-\nto-analog converters (DACs), and RFcomponents.\nSpecifically, RF amplifiers benefit from the high-\nperformance and 5.1-V output capability ofthe\ndevice.\nFor digital loads (such as application-specific\nintegrated circuits (ASICs), field-programmable gate\narrays (FPGAs), and digital signal processors\n(DSPs)) requiring low-input voltage, low-output (LILO)\nvoltage operation, theexceptional accuracy (0.75%\nover load and temperature), remote sensing,\nexcellent transient performance, and soft-start\ncapabilities oftheTPS7A85A ensure optimal system\nperformance.\nThe versatility oftheTPS7A8500A makes thedevice\nacomponent ofchoice for many demanding\napplications.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS7A85A VQFN (20) 3.50 mm×3.50 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nPowering RFComponents Powering Digital Loads\n2TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings ............................................................ 4\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information ................................................. 5\n6.5 Electrical Characteristics ........................................... 6\n6.6 Typical Characteristics .............................................. 87Detailed Description ............................................ 16\n7.1 Overview ................................................................. 16\n7.2 Functional Block Diagram ....................................... 16\n7.3 Feature Description ................................................. 17\n7.4 Device Functional Modes ........................................ 20\n8Application andImplementation ........................ 21\n8.1 Application Information ............................................ 21\n8.2 Typical Applications ................................................ 38\n9Power-Supply Recommendations ...................... 39\n10Layout ................................................................... 39\n10.1 Layout Guidelines ................................................. 39\n10.2 Layout Example .................................................... 40\n4Revision History\nDATE REVISION NOTES\nJune 2017 * Initial release.\n1\n2\n3\n4\n515\n14\n13\n12\n11OUT IN\nEN\nNR/SS\nBIAS\n1.6VSNS\nFB\nPG\n50mV\n6 7 8 9 1016 17 18 19 20100mV 200mV\nGND\n400mV 800mVOUT OUT GND IN INThermal Pad\n3TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated5PinConfiguration andFunctions\nRGR Package\n20-Pin VQFN\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\n50mV 5\nIANY-OUT voltage setting pins. These pins connect toaninternal feedback network. Connect these pins toground,\nSNS, orleave floating. Connecting these pins toground increases theoutput voltage, whereas connecting these pins\ntoSNS increases theresolution oftheANY-OUT network butdecreases therange ofthenetwork; multiple pins may\nbesimultaneously connected toGND orSNS toselect thedesired output voltage. Leave these pins floating (open)\nwhen notinuse. See ANY-OUT Programmable Output Voltage foradditional details.100mV 6\n200mV 7\n400mV 9\n800mV 10\n1.6V 11\nBIAS 12 IBIAS supply voltage. This pinenables theuseoflow-input voltage, low-output (LILO) voltage conditions (that is,VIN=\n1.2V,VOUT=1V)toreduce power dissipation across thedie.TheuseofaBIAS voltage improves dcandac\nperformance forVIN≤2.2V.A10-µFcapacitor (5-µFcapacitance) orlarger must beconnected between thispinand\nground ifBIAS pinisused. Ifnotused, thispinmust beleftfloating ortiedtoground andacapacitor isnotrequired.\nEN 14 IEnable pin.Driving thispintologic high enables thedevice; driving thispintologic lowdisables thedevice. Ifenable\nfunctionality isnotrequired, thispinmust beconnected toINorBIAS.\nFB 3 IFeedback pinconnected totheerror amplifier. Although notrequired, TIrecommends a10-nF feed-forward capacitor\nfrom FBtoOUT (asclose tothedevice aspossible) tomaximize acperformance. Theuseofafeed-forward\ncapacitor may disrupt power-good (PG) functionality. See ANY-OUT Programmable Output Voltage andAdjustable\nOperation formore details.\nGND 8,18 —Ground pin.These pins must beconnected toground, thethermal pad, andeach other with alow-impedance\nconnection.\nIN 15,16,17 IInput supply voltage pin.A10-μForlarger ceramic capacitor (5μFofcapacitance orgreater) from INtoground is\nrequired toreduce theimpedance oftheinput supply. Place theinput capacitor asclose aspossible totheinput. See\nInput andOutput Capacitor Requirements (CINandCOUT)formore details.\nNR/SS 13 —Noise-reduction andsoft-start pin.Connecting anexternal capacitor between thispinandground reduces reference\nvoltage noise andenables thesoft-start function. Although notrequired, TIrecommends a10-nF orlarger capacitor\nbeconnected from NR/SS toGND (asclose aspossible tothepin)tomaximize acperformance. See Input and\nOutput Capacitor Requirements (CINandCOUT)formore details.\nOUT 1,19,20 ORegulated output pin.A47-μForlarger ceramic capacitor (25μFofcapacitance orgreater) from OUT toground is\nrequired forstability andmust beplaced asclose aspossible totheoutput. Minimize theimpedance from theOUT\npintotheload. See Input andOutput Capacitor Requirements (CINandCOUT)formore details.\nPG 4 OActive-high, PGpin.Anopen-drain output indicates when theoutput voltage reaches VIT(PG) ofthetarget. Theuseof\nafeed-forward capacitor may disrupt PGfunctionality. See Input andOutput Capacitor Requirements (CINandCOUT)\nformore details.\nSNS 2 IOutput voltage sense input pin.This pinconnects theinternal R1resistor totheoutput. Connect thispintotheload\nside oftheoutput trace only iftheANY-OUT feature isused. IftheANY-OUT feature isnotused, leave thispin\nfloating. See ANY-OUT Programmable Output Voltage andAdjustable Operation formore details.\nThermal pad — Connect thethermal padtoalarge-area ground plane. Thethermal padisinternally connected toGND.\n4TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVoltageIN,BIAS, PG,EN –0.3 7 V\nIN,BIAS, PG,EN(5% duty cycle, pulse\nduration =200μs)–0.3 7.5 V\nSNS, OUT –0.3 VIN+0.3 V\nNR/SS, FB –0.3 3.6 V\n50mV, 100mV, 200mV, 400mV, 800mV, 1.6V –0.3 VOUT+0.3 V\nCurrentOUTInternally\nlimitedInternally\nlimitedA\nPG(sink current intodevice) 5 mA\nOperating junction temperature, TJ –55 150 °C\nStorage temperature, Tstg –55 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 500-V HBM ispossible with thenecessary precautions. Pins listed as±2000 Vmay actually have higher performance.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 250-V CDM ispossible with thenecessary precautions. Pins listed as±500Vmay actually have higher performance.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±500\n5TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated(1) BIAS supply isrequired when theVINsupply isbelow 1.4V.Conversely, noBIAS supply isrequired when theVINsupply ishigher than\norequal to1.4V.ABIAS supply helps improve dcandacperformance forVIN≤2.2V.\n(2) This output voltage range does notinclude device accuracy oraccuracy ofthefeedback resistors.\n(3) Therecommended output capacitors areselected tooptimize PSRR forthefrequency range of400kHzto700kHz. This frequency\nrange isatypical value fordc-dc supplies.\n(4) The12.1-kΩresistor isselected tooptimize PSRR andnoise bymatching theinternal R1value.\n(5) Theupper limit fortheR2resistor istoensure accuracy bymaking thecurrent through thefeedback network much larger than the\nleakage current intothefeedback node.6.3 Recommended Operating Conditions\nover junction temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input supply voltage range 1.1 6.5 V\nVBIAS Bias supply voltage range(1)3 6.5 V\nVOUT Output voltage range(2)0.8 5.1 V\nVEN Enable voltage range 0 VIN V\nIOUT Output current 0 4 A\nCIN Input capacitor 10 47 μF\nCOUT Output capacitor 4747||10||10\n(3) μF\nCBIAS BIAS Capacitor 10 μF\nRPG Power-good pullup resistance 10 100 kΩ\nCNR/SS NR/SS capacitor 10 nF\nCFF Feed-forward capacitor 10 nF\nR1Topresistor value infeedback network foradjustable\noperation12.1(4)kΩ\nR2Bottom resistor value infeedback network for\nadjustable operation160(5)kΩ\nTJ Operating junction temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)TPS7A85A\nUNIT RGR (VQFN)\n20PINS\nRθJA Junction-to-ambient thermal resistance 43.4 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 36.8 °C/W\nRθJB Junction-to-board thermal resistance 17.6 °C/W\nψJT Junction-to-top characterization parameter 0.8 °C/W\nψJB Junction-to-board characterization parameter 17.6 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 3.4 °C/W\n6TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated(1) VOUT(nom) isthecalculated VOUTtarget value from theANY-OUT inafixed configuration. Inanadjustable configuration, VOUT(nom) isthe\nexpected VOUTvalue setbytheexternal feedback resistors.\n(2) This 50-Ωload isdisconnected when thetestconditions specify anIOUTvalue.\n(3) BIAS supply isrequired when theVINsupply isbelow 1.4V.Conversely, noBIAS supply isrequired when theVINsupply ishigher than\norequal to1.4V.ABIAS supply helps improve dcandacperformance forVIN≤2.2V.\n(4) When thedevice isconnected toexternal feedback resistors attheFBpin,external resistor tolerances arenotincluded.\n(5) Thedevice isnottested under conditions where VIN>VOUT+1.25 VandIOUT=4Abecause thepower dissipation ishigher than the\nmaximum rating ofthepackage.\n(6) ForVOUT≤5V,VIN=VOUT+0.5V.ForVOUT>5V,VIN=VOUT+0.6V.6.5 Electrical Characteristics\nover operating junction temperature range (TJ=–40°Cto+125 °C),VIN=1.4VorVIN=VOUT(nom) +0.5V(whichever is\ngreater), VBIAS=open, VOUT(nom) =0.8V(1),OUT connected to50ΩtoGND(2),VEN=1.1V,CIN=10μF,COUT=47μF,CNR/SS\n=0nF,CFF=0nF,andPGpinpulled uptoVINwith 100kΩunless otherwise noted. Typical values areatTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input supply voltage range(3)1.1 6.5 V\nVBIAS Bias supply voltage range(3)VIN=1.1V 3 6.5 V\nVFB Feedback voltage 0.8 V\nVNR/SS NR/SS pinvoltage 0.8\nV\nVUVLO1(IN) Input supply UVLO with BIAS VINrising with VBIAS=3V 1.02 1.085\nVHYS1(IN) VUVLO1(IN) hysteresis VBIAS=3V 320 mV\nVUVLO2(IN) Input supply UVLO without BIAS VINrising 1.31 1.39 V\nVHYS2(IN) VUVLO2(IN) hysteresis 253 mV\nVUVLO(BIAS) Bias supply UVLOVBIASrising\nVIN=1.1V2.83 2.9 V\nVHYS(BIAS) VUVLO(BIAS) hysteresis VIN=1.1V 290 mV\nVOUTOutput\nvoltageRangeUsing theANY-OUT pins 0.8–1% 3.95 +1%\nV\nUsing external resistors(4)0.8–1% 5.1+1%\nAccuracy(4)(5)0.8V≤VOUT≤5.1V(6)\n5mA≤IOUT≤4A\n1.4V≤VIN≤6.5V–1% 1%\nAccuracy with\nBIAS1.1V≤VIN≤2.2V\n0.8V≤VOUT≤1.9V\n5mA≤IOUT≤4A\n3V≤VBIAS≤6.5V–0.75% 0.75%\nΔVOUT/ΔVIN Line regulationIOUT=5mA\n1.4V≤VIN≤6.5V0.0035 mV/V\nΔVOUT/ΔIOUT Load regulation5mA≤IOUT≤4A\n3V≤VBIAS≤6.5V\nVIN=1.1V0.07\nmV/A5mA≤IOUT≤4A 0.08\n5mA≤IOUT≤4A\nVOUT=5.1V0.4\nVDO Dropout voltageVIN=1.4V\nIOUT=4A\nVFB=0.8V–3%215 320\nmVVIN=5.5V\nIOUT=4A\nVFB=0.8V–3%325 500\nVIN=1.1V\nVBIAS=5V\nIOUT=4A\nVFB=0.8V–3%150 240\nVIN=5.7V\nIOUT=4A\nVFB=0.8V–3%600\nILIM Output current limitVOUTforced at0.9×VOUT(nom) ,\nVIN=VOUT(nom) +0.4V4.7 5.2 5.7 A\nISC Short-circuit current limit RLOAD =20mΩ 1 A\n7TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedElectrical Characteristics (continued)\nover operating junction temperature range (TJ=–40°Cto+125 °C),VIN=1.4VorVIN=VOUT(nom) +0.5V(whichever is\ngreater), VBIAS=open, VOUT(nom) =0.8V(1),OUT connected to50ΩtoGND(2),VEN=1.1V,CIN=10μF,COUT=47μF,CNR/SS\n=0nF,CFF=0nF,andPGpinpulled uptoVINwith 100kΩunless otherwise noted. Typical values areatTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIGND GND pincurrentVIN=6.5V\nIOUT=5mA2.8 4\nmA\nVIN=1.4V\nIOUT=4A4.8 6\nShutdown, PG=open, VIN=6.5V\nVEN=0.5V25 µA\nIEN ENpincurrentVIN=6.5V\nVEN=0Vand6.5V–0.1 0.1 µA\nIBIAS BIAS pincurrentVIN=1.1V\nVBIAS=6.5V\nVOUT(nom) =0.8V\nIOUT=4A2.3 3.5 mA\nVIL(EN)ENpinlow-level input voltage\n(disable device)0 0.5 V\nVIH(EN)ENpinhigh-level input voltage\n(enable device)1.1 6.5 V\nVIT(PG) PGpinthreshold Forfalling VOUT 82% ×VOUT88.3% ×\nVOUT93% ×VOUT V\nVHYS(PG) PGpinhysteresis Forrising VOUT 1%×VOUT V\nVOL(PG) PGpinlow-level output voltageVOUT<VIT(PG)\nIPG=–1mA(current intodevice)0.4 V\nIlkg(PG) PGpinleakage currentVOUT>VIT(PG)\nVPG=6.5V1 µA\nINR/SS NR/SS pincharging currentVNR/SS =GND\nVIN=6.5V4 6.2 9 µA\nIFB FBpinleakage current VIN=6.5V –100 100 nA\nPSRR Power-supply ripple rejectionVIN–VOUT=0.5V\nIOUT=4A\nCNR/SS =100nF\nCFF=10nF\nCOUT=\n47μF||10μF||10μFf=10kHz\nVOUT=0.8V\nVBIAS=5V42\ndBf=500kHz\nVOUT=0.8V\nVBIAS=5V39\nf=10kHz\nVOUT=5V40\nf=500kHz\nVOUT=5V25\nVn Output noise voltageBandwidth =10Hzto100kHz, VIN=1.1V\nVOUT=0.8V\nVBIAS=5V\nIOUT=4A\nCNR/SS =100nF\nCFF=10nF\nCOUT=47μF||10μF||10μF4.4\nμVRMS\nBandwidth =10Hzto100kHz\nVOUT=5V\nIOUT=4A\nCNR/SS =100nF\nCFF=10nF\nCOUT=47μF||10μF||10μF8.4\nTsd Thermal shutdown temperatureShutdown, temperature increasing 160\n°C\nReset, temperature decreasing 140\nTJ Operating junction temperature –40 125 °C\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n020406080100\n10 100 1k 10k 100k 1M 10MVOUT = 0.8 V\nVOUT = 0.9 V\nVOUT = 1.1 V\nVOUT = 1.2 V\nVOUT = 1.5 V\nVOUT = 1.8 V\nVOUT = 2.5 V\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n020406080100\n10 100 1k 10k 100k 1M 10MVIN = 3.60 V\nVIN = 3.65 V\nVIN = 3.70 V\nVIN = 3.75 V\nVIN = 3.80 V\nVIN = 3.85 V\nVIN = 3.90 V\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n020406080100\n10 100 1k 10k 100k 1M 10MVBIAS = 0 V\nVBIAS = 3.0 V\nVBIAS = 5.0 V\nVBIAS = 6.5 V\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n020406080100\n10 100 1k 10k 100k 1M 10MVIN = 1.1 V, V BIAS = 5 V\nVIN = 1.2 V, V BIAS = 5 V\nVIN = 1.4 V, V BIAS = 0 V\nVIN = 2.5 V, V BIAS = 0 V\nVIN = 5.0 V, V BIAS = 0 V\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n020406080100\n10 100 1k 10k 100k 1M 10MIOUT = 0.1 A\nIOUT = 0.5 A\nIOUT = 1.0 A\nIOUT = 2.0 A\nIOUT = 3.0 A\nIOUT = 3.5 A\nIOUT = 4.0 A\nFrequency (Hz)Power Supply-Rejection Ratio (dB)\n020406080100\n10 100 1k 10k 100k 1M 10MVIN = 1.10 V\nVIN = 1.15 V\nVIN = 1.20 V\nVIN = 1.25 V\nVIN = 1.30 V\nVIN = 1.35 V\nVIN = 1.40 V\n8TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated6.6 Typical Characteristics\natTA=25°C,VIN=1.4VorVIN=VOUT(NOM) +0.5V(whichever isgreater), VBIAS=open, VOUT(NOM) =0.8V,VEN=1.1V,COUT\n=47μF,CNR/SS =0nF,CFF=0nF,andPGpinpulled uptoVINwith 100kΩ(unless otherwise noted)\nVIN=1.2V,VBIAS=5V,\nCOUT=47μF||10μF||10μF,CNR/SS =10nF,CFF=10nF\nFigure 1.PSRR vsFrequency andIOUTIOUT=4A,VBIAS=5V,\nCOUT=47μF||10μF||10μF,CNR/SS =10nF,CFF=10nF\nFigure 2.PSRR vsFrequency andVINWith Bias\nVIN=1.4V,IOUT=1A,\nCOUT=47μF||10μF||10μF,CNR/SS =10nF,CFF=10nF\nFigure 3.PSRR vsFrequency andVBIASIOUT=1A,\nCOUT=47μF||10μF||10μF,CNR/SS =10nF,CFF=10nF\nFigure 4.PSRR vsFrequency andVIN\nVIN=VOUT+0.4V,VBIAS=5.0V,IOUT=4A,\nCOUT=47μF||10μF||10μF,CNR/SS =10nF,CFF=10nF\nFigure 5.PSRR vsFrequency andVOUTWith BiasIOUT=4A,COUT=47μF||10μF||10μF,CNR/SS =10nF,\nCFF=10nF\nFigure 6.PSRR vsFrequency andVINforVOUT=3.3V\nOutput Voltage (V)Output Voltage Noise ( PVRMS)\n0.61.21.82.433.64.24.8 5.434.567.5910.51213.515\nIOUT = 1.0 A\nIOUT = 2.0 A\nIOUT = 3.0 A\nIOUT = 4.0 A\nFrequency (Hz)Output Voltage Noise ( PV/\x97Hz)\n0.0010.0020.0050.010.020.050.10.20.512\n10 100 1k 10k 100k 1MVOUT = 0.8 V, 4.5 PVRMS\nVOUT = 1.5 V, 5.4 PVRMS\nVOUT = 3.3 V, 8.5 PVRMS\nVOUT = 5.0 V, 12.4 PVRMS\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n020406080100\n10 100 1k 10k 100k 1M 10MVIN = 5.35 V\nVIN = 5.4 V\nVIN = 5.45 V\nVIN = 5.5 V\nVIN = 5.55 V\nVIN = 5.60 V\nVIN = 5.65 V\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n020406080100\n10 100 1k 10k 100k 1M 10MVBIAS = 3.0 V\nVBIAS = 5.0 V\nVBIAS = 6.5 V\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n020406080100\n10 100 1k 10k 100k 1M 10MCOUT = 47 PF||10 PF||10 PF\nCOUT = 47 PF\nCOUT = 100 PF\nCOUT = 200 PF\nCOUT = 500 PF\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n020406080100\n10 100 1k 10k 100k 1M 10MIOUT = 0.1 A\nIOUT = 0.5 A\nIOUT = 1.0 A\nIOUT = 2.0 A\nIOUT = 3.0 A\nIOUT = 4.0 A\n9TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VIN=1.4VorVIN=VOUT(NOM) +0.5V(whichever isgreater), VBIAS=open, VOUT(NOM) =0.8V,VEN=1.1V,COUT\n=47μF,CNR/SS =0nF,CFF=0nF,andPGpinpulled uptoVINwith 100kΩ(unless otherwise noted)\nVIN=5.6V,COUT=47μF||10μF||10μF,\nCNR/SS =10nF,CFF=10nF\nFigure 7.PSRR vsFrequency andCOUTVIN=VOUT+0.6V,IOUT=4A,\nCOUT=47μF||10μF||10μF,CNR/SS =10nF,CFF=10nF\nFigure 8.PSRR vsFrequency andIOUTforVOUT=5V\nIOUT=4A,COUT=47μF||10μF||10μF,CNR/SS =10nF,\nCFF=10nF\nFigure 9.PSRR vsFrequency andVINforVOUT=5VVIN=VOUT+0.4V,VOUT=1V,IOUT=4A,\nCOUT=47μF||10μF||10μF,CNR/SS =10nF,CFF=10nF\nFigure 10.VBIASPSRR vsFrequency\nVIN=VOUT+0.4VandVBIAS=5VforVOUT≤2.2V,\nRMS Noise BW=10Hzto100kHz,\nCOUT=47μF||10μF||10μF,CNR/SS =10nF,CFF=10nF\nFigure 11.Output Voltage Noise vsOutput VoltageVIN=VOUT+0.4VandVBIAS=5VforVOUT≤2.2V,IOUT=4A,\nRMS Noise BW=10Hzto100kHz,\nCOUT=47μF||10μF||10μF,CNR/SS =10nF,CFF=10nF\nFigure 12.Output Noise vsFrequency andVOUT\nTime (ms)Voltage (V)\n051015202530354045 50-0.200.20.40.60.811.2\nVEN\nVOUT, CNR/SS = 0 nF\nVOUT, CNR/SS = 10 nF\nVOUT, CNR/SS = 47 nF\nVOUT, CNR/SS = 100 nF\nTime (ms)Output Current (A)\nAC-Coupled Output Voltage (mV)\n0 0.5 1 1.5 20 -502.5 -255 07.5 2510 50\nOutput Current\nVOUT = 0.9 V\nVOUT = 1.2 V\nVOUT = 1.8 V\nFrequency (Hz)Output Voltage Noise ( PV/\x97Hz)\n0.0010.0020.0050.010.020.050.10.20.512\n10 100 1k 10k 100k 1MCFF = 0 nF, 6.2 PVRMS\nCFF = 0.1 nF, 5.8 PVRMS\nCFF = 1 nF, 4.9 PVRMS\nCFF = 10 nF, 4.5 PVRMS\nCFF = 100 nF, 4.4 PVRMS\nFrequency (Hz)Output Voltage Noise ( PV/\x97Hz)\n0.0010.0020.0050.010.020.050.10.20.512\n10 100 1k 10k 100k 1MCNR/SS = 10 nF, 12.3 PVRMS\nCNR/SS = 100 nF, 8.4 PVRMS\nCFF  = CNR/SS = 100 nF, 6.6 PVRMS\nFrequency (Hz)Output Voltage Noise ( PV/\x97Hz)\n0.0010.0020.0050.010.020.050.10.20.512\n10 100 1k 10k 100k 1MVIN = 1.4 V, V BIAS = 5.0 V, 4.5 PVRMS\nVIN = 1.4 V, 6.0 PVRMS\nVIN = 1.5 V, 4.5 PVRMS\nVIN = 1.8 V, 4.5 PVRMS\nVIN = 2.5 V, 4.6 PVRMS\nVIN = 5.0 V, 5.15 PVRMS\nFrequency (Hz)Output Voltage Noise ( PV/\x97Hz)\n0.0010.0020.0050.010.020.050.10.20.512\n10 100 1k 10k 100k 1MCNR/SS = 0 nF, 6.2 PVRMS\nCNR/SS = 1 nF, 4.9 PVRMS\nCNR/SS = 10 nF, 4.5 PVRMS\nCNR/SS = 100 nF, 4.4 PVRMS\n10TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VIN=1.4VorVIN=VOUT(NOM) +0.5V(whichever isgreater), VBIAS=open, VOUT(NOM) =0.8V,VEN=1.1V,COUT\n=47μF,CNR/SS =0nF,CFF=0nF,andPGpinpulled uptoVINwith 100kΩ(unless otherwise noted)\nIOUT=1A,RMS Noise BW=10Hzto100kHz,\nCOUT=47μF||10μF||10μF,CNR/SS =10nF,CFF=10nF\nFigure 13.Output Noise vsFrequency andVINVIN=VOUT+0.4V,VBIAS=5V,IOUT=4A,\nRMS Noise BW=10Hzto100kHz,\nCOUT=47μF||10μF||10μF,CFF=10nF\nFigure 14.Output Noise vsFrequency andCNR/SS\nVIN=VOUT+0.4V,VBIAS=5V,IOUT=4A,\nRMS Noise BW=10Hzto100kHz,\nCOUT=47μF||10μF||10μF,CNR/SS =10nF\nFigure 15.Output Noise vsFrequency andCFFVIN=5.6V,IOUT=4A,RMS Noise BW=10Hzto100kHz,\nCOUT=47μF||10μF||10μF,CFF=10nF\nFigure 16.Output Noise at5.0-V Output vsCNR/SS andCFF\nVIN=1.2V,VOUT=0.9V,VBIAS=5.0V,IOUT=4A,\nCOUT=47μF||10μF||10μF,CFF=10nF\nFigure 17.Start-Up Waveform vsTime andCNR/SSVIN=VOUT+0.3V,VBIAS=5V,IOUT, DC=100mA, slew rate=\n1A/μs,CNR/SS =CFF=10nF,COUT=47μF||10μF||10μF\nFigure 18.Load Transient Waveform vsTime and\nVOUTWith Bias\nInput Voltage (V)Dropout Voltage (mV)\n1 2 3 4 5 6150200250300350400450\n-40°C\n0°C\n25°C\n85°C\n125°C\nInput Voltage (V)Dropout Voltage (mV)\n1 2 3 4 5 6150200250300350400450\n-40°C\n0°C\n25°C\n85°C\n125°C\nTime (ms)AC-Coupled Output Voltage (mV)\n0 0.4 0.8 1.2 1.6 2-50-2502550\nCOUT = 100 PF\nCOUT = 200 PF\nCOUT = 500 PF\nCOUT = 500 PF || 1 mF Oscon\nTime (ms)AC-Coupled Output Voltage (mV)\n0 0.4 0.8 1.2 1.6 2-50-2502550\nIOUT = 100 mA to 4 A\nIOUT = 500 mA to 4 A\nIOUT = 1 A to 4 A\nTime (ms)Output Current (A)\nAC-Coupled Output Voltage (mV)\n0 0.4 0.8 1.2 1.6 20 -502.5 -255 07.5 2510 50\nOutput Current\nVOUT = 3.3 V\nVOUT = 5.0 V\nTime (ms)AC-Coupled Output Voltage (mV)\n0 0.4 0.8 1.2 1.6 2-50-2502550\nSlew Rate = 2 A/ Ps\nSlew Rate = 1 A/ Ps\nSlew Rate = 0.5 A/ Ps\n11TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VIN=1.4VorVIN=VOUT(NOM) +0.5V(whichever isgreater), VBIAS=open, VOUT(NOM) =0.8V,VEN=1.1V,COUT\n=47μF,CNR/SS =0nF,CFF=0nF,andPGpinpulled uptoVINwith 100kΩ(unless otherwise noted)\nIOUT, DC=100mA, COUT=47μF||10μF||10μF,\nCNR/SS =CFF=10nF,slew rate=1A/μs\nFigure 19.Load Transient Waveform vs\nTime andVOUTWithout BiasVOUT=5V,IOUT, DC=100mA, IOUT=100mAto4A,\nCOUT=47μF||10μF||10μF,CNR/SS =CFF=10nF\nFigure 20.Load Transient Waveform vs\nTime andSlew Rate\nVIN=1.2V,VBIAS=5.0V,IOUT=100mAto4A,\nCNR/SS =CFF=10nF,slew rate=1A/μs\nFigure 21.Load Transient Waveform vsTime andCOUT\n(VOUT=0.9V)VIN=1.2V,VBIAS=5.0V,COUT=47μF||10μF||10μF,\nCNR/SS =CFF=10nF,slew rate=1A/μs\nFigure 22.Load Transient Waveform vsTime andDCLoad\n(VOUT=0.9V)\nIOUT=4A,VBIAS=0V\nFigure 23.Dropout Voltage vsInput Voltage Without BiasIOUT=4A,VBIAS=6.5V\nFigure 24.Dropout Voltage vsInput Voltage With Bias\nOutput Current (A)Change in V OUT (%)\n0 0.8 1.6 2.4 3.2 4-0.1-0.0500.050.10.15\n-40°C\n0°C\n25°C\n85°C\n125°C\nOutput Current (A)Change in V OUT (%)\n0 0.8 1.6 2.4 3.2 4-0.1-0.075-0.05-0.02500.025\n-40°C\n0°C\n25°C\n85°C\n125°C\nOutput Current (A)Dropout Voltage (mV)\n00.511.522.533.5 4050100150200250300350\n-40°C\n0°C\n25°C\n85°C\n125°C\nOutput Voltage (V)Change in V OUT (%)\n0.511.522.533.544.5 5-0.1-0.0500.050.10.150.2\n-40°C\n0°C\n25°C\n85°C\n125°C\nOutput Current (A)Dropout Voltage (mV)\n00.511.522.533.5 4050100150200250300\n-40°C\n0°C\n25°C\n85°C\n125°C\nOutput Current (A)Dropout Voltage (mV)\n00.511.522.533.5 400.0250.050.0750.10.1250.150.1750.2\n-40°C\n0°C\n25°C\n85°C\n125°C\n12TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VIN=1.4VorVIN=VOUT(NOM) +0.5V(whichever isgreater), VBIAS=open, VOUT(NOM) =0.8V,VEN=1.1V,COUT\n=47μF,CNR/SS =0nF,CFF=0nF,andPGpinpulled uptoVINwith 100kΩ(unless otherwise noted)\nVIN=1.4V,VBIAS=0V\nFigure 25.Dropout Voltage vsOutput Current Without BiasVIN=1.1V,VBIAS=3V\nFigure 26.Dropout Voltage vsOutput Current With Bias\nVIN=5.5V\nFigure 27.Dropout Voltage vsOutput Current (High VIN)IOUT=100mAto4A\nFigure 28.Load Regulation vsOutput Voltage\nFigure 29.Load Regulation (0.8-V Output) Figure 30.Load Regulation (3.3-V Output)\nInput Voltage (V)Ground Pin Current (mA)\n1 2 3 4 5 6 71.51.82.12.42.733.3\n-40°C\n0°C\n25°C\n85°C\n125°C\nBias Voltage (V)Bias Pin Current (mA)\n33.5 44.5 55.5 6 6.50.81.21.622.4\n-40°C\n0°C\n25°C\n85°C\n125°C\nBias Voltage (V)Change in V OUT (ppm)\n33.5 44.5 55.5 6 6.5-100-75-50-25025\n-40°C\n0°C\n25°C\n85°C\n125°C\nInput Voltage (V)Change in V OUT (ppm)\n5.25 5.5 5.75 6 6.25 6.5-60-40-200\n-40°C\n0°C\n25°C\n85°C\n125°C\nOutput Current (A)Change in V OUT (%)\n0 0.8 1.6 2.4 3.2 4-0.1-0.075-0.05-0.02500.025\n-40°C\n0°C\n25°C\n85°C\n125°C\nInput Voltage (V)Change in V OUT (%)\n11.522.533.544.555.56 6.5-0.125-0.1-0.075-0.05-0.0250\n-40°C\n0°C\n25°C\n85°C\n125°C\n13TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VIN=1.4VorVIN=VOUT(NOM) +0.5V(whichever isgreater), VBIAS=open, VOUT(NOM) =0.8V,VEN=1.1V,COUT\n=47μF,CNR/SS =0nF,CFF=0nF,andPGpinpulled uptoVINwith 100kΩ(unless otherwise noted)\nFigure 31.Load Regulation (5-V Output)IOUT=5mA\nFigure 32.Line Regulation Without Bias\nVIN=1.1V,IOUT=5mA\nFigure 33.Line Regulation vsBias VoltageIOUT=5mA\nFigure 34.Line Regulation (5-V Output)\nIOUT=5mA\nFigure 35.Ground PinCurrent vsInput VoltageVIN=1.1V,IOUT=5mA\nFigure 36.Bias PinCurrent vsBias Voltage\nTemperature (°C)Bias Voltage (V)\n-60-30 0306090120 1502.52.62.72.82.93\nVUVLO(BIAS) , Rising\nVUVLO(BIAS) , Falling\nTemperature (°C)Enable Voltage (V)\n-40-20020406080100120 1400.550.60.650.70.750.80.85\nVIH(EN), VIN = 1.4 V\nVIH(EN), VIN = 6.5 V\nVIL(EN), VIN = 1.4 V\nVIL(EN), VIN = 6.5 V\nInput Voltage (V)NR/SS Charging Current ( PA)\n11.522.533.544.555.56 6.54.555.566.577.5\n-40°C\n0°C\n25°C\n85°C\n125°C\nTemperature (°C)Input Voltage (V)\n-40-20020406080100120 1400.20.40.60.811.21.4\nVUVLO2(IN), Rising\nVUVLO2(IN), Falling\nVUVLO1(IN), Rising\nVUVLO1(IN), Falling\nInput Voltage (V)Shutdown Current ( PA)\n11.522.533.544.555.56 6.5012345\n-40°C\n0°C\n25°C\n85°C\n125°C\nBias Voltage (V)Shutdown Current ( PA)\n33.5 44.5 55.5 6 6.50123456\n-40°C\n0°C\n25°C\n85°C\n125°C\n14TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VIN=1.4VorVIN=VOUT(NOM) +0.5V(whichever isgreater), VBIAS=open, VOUT(NOM) =0.8V,VEN=1.1V,COUT\n=47μF,CNR/SS =0nF,CFF=0nF,andPGpinpulled uptoVINwith 100kΩ(unless otherwise noted)\nFigure 37.Shutdown Current vsInput VoltageVIN=1.1V\nFigure 38.Shutdown Current vsBias Voltage\nFigure 39.NR/SS Charging Current vsInput Voltage Figure 40.VINUVLO vsTemperature\nVIN=1.1V\nFigure 41.VBIASUVLO vsTemperature Figure 42.Enable Threshold vsTemperature\nTemperature (°C)PG Threshold (% V OUT(NOM))\n-50-25 0255075100 12587.758888.2588.588.758989.2589.589.759090.25\nVIT(PG) Rising, V IN = 1.4 V\nVIT(PG) Rising, V IN = 6.5 V\nVIT(PG) Falling, V IN = 1.4V\nVIT(PG) Falling, V IN = 6.5 V\nPG Current Sink (mA)PG Voltage (V)\n00.5 11.5 22.5 300.150.30.450.60.75\n-40°C\n0°C\n25°C\n85°C\n125°C\nPG Current Sink (mA)PG Voltage (V)\n00.5 11.5 22.5 300.080.160.240.320.4\n-40°C\n0°C\n25°C\n85°C\n125°C\n15TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VIN=1.4VorVIN=VOUT(NOM) +0.5V(whichever isgreater), VBIAS=open, VOUT(NOM) =0.8V,VEN=1.1V,COUT\n=47μF,CNR/SS =0nF,CFF=0nF,andPGpinpulled uptoVINwith 100kΩ(unless otherwise noted)\nFigure 43.PGVoltage vsPGCurrent SinkVIN=6.5V\nFigure 44.PGVoltage vsPGCurrent Sink\nFigure 45.PGThreshold vsTemperature\n+\n±Charge \nPumpCurrent \nLimit\n0.8-V \nVREF\nThermal \nShutdownError \nAmp\nInternal\nControllerOUT\nFB\nPG\nENNR/SSIN\nINR/SS\nGNDActive \nDischarge\n+±\n0.88 x V REF200 pFSNS\n1.6 V\n800 mV\n400 mV\n200 mV\n100 mV\n50 mVBIAS\nUVLO \nCircuits1×R = 6.05 k :\n2×R = 12.1 k :\n4×R = 24.2 k :\n8×R = 48.4 k :\n16×R = 96.8 k :\n32×R = 193.6 k : R1 = 2×R = 12.1 k :RNR/SS = 250 k:\nANY-OUT NetworkPSRR \nBoost\nCopyright © 2017, Texas Instruments Incorporated\n16TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TPS7A85A isahigh-current (4A),low-noise (4.4 µVRMS),high accuracy (0.75%) low-dropout linear voltage\nregulator (LDO). These features make thedevice arobust solution tosolve many challenging problems in\ngenerating aclean, accurate power supply.\nThe TPS7A85A hasseveral features thatmakes thedevice useful inavariety ofapplications. See Table 1fora\ncategorization ofthefunctions shown intheFunctional Block Diagram .\nTable 1.Features\nVOLTAGE REGULATION SYSTEM START-UP INTERNAL PROTECTION\nHigh accuracy Programmable soft-start Foldback current limit\nLow-noise, high-PSRR outputNosequencing requirement between BIAS,\nINandEN\nThermal shutdown\nFast transient responsePower-good output\nStart-up with negative bias onOUT\nOverall, these features make theTPS7A85A thecomponent ofchoice duetoitsversatility andability togenerate\nasupply formost applications.\n7.2 Functional Block Diagram\nNOTE: FortheANY-OUT network, theratios between thevalues arehighly accurate asaresult ofmatching, buttheactual\nresistance may vary significantly from thenumbers listed.\n+±VIN To Load\nVREF\nGNDR1\nR2\n17TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Voltage Regulation Features\n7.3.1.1 DCRegulation\nAnLDO functions asaclass-B amplifier inwhich theinput signal istheinternal reference voltage (VREF),as\nshown inFigure 46.VREFisdesigned tohave avery lowbandwidth attheinput totheerror amplifier through the\nuseofalow-pass filter (VNR/SS ).\nAssuch, thereference canbeconsidered asapure dcinput signal. Thelowoutput impedance ofanLDO comes\nfrom thecombination oftheoutput capacitor and pass element. The pass element presents ahigh input\nimpedance tothesource voltage when operating asacurrent source. Apositive LDO canonly source current\nbecause oftheclass-B architecture.\nThis device achieves amaximum of0.75% output voltage accuracy primarily because ofthehigh-precision band-\ngap voltage (VBG)that creates VREF.The lowdropout voltage (VDO)reduces thethermal power dissipation\nrequired bythedevice toregulate theoutput voltage atagiven current level, which improves system efficiency.\nThese features combine tomake thisdevice agood approximation ofanideal voltage source.\nNOTE: VOUT=VREF×(1+R1/R2).\nFigure 46.Simplified Regulation Circuit\n7.3.1.2 ACandTransient Response\nThe LDO responds quickly toatransient (large-signal response) ontheinput supply (line transient) ortheoutput\ncurrent (load transient) resulting from the LDO high-input impedance and low output-impedance across\nfrequency. This same capability also means that theLDO hasahigh power-supply rejection ratio (PSRR) and,\nwhen coupled with alowinternal noise-floor (Vn),theLDO approximates anideal power supply inac(small-\nsignal) andlarge-signal conditions.\nThe choice ofexternal component values optimizes thesmall- andlarge-signal response. The NR/SS capacitor\n(CNR/SS )and feed-forward capacitor (CFF)reduce thedevice noise floor and improve PSRR; see Optimizing\nNoise andPSRR formore information onoptimizing thenoise andPSRR performance.\n7.3.2 System Start-Up Features\nInmany different applications, thepower-supply output must turn onwithin aspecific window oftime toeither\nensure proper operation oftheload ortominimize theloading ontheinput supply orother sequencing\nrequirements. The LDO start-up iswell-controlled and user-adjustable, solving thedemanding requirements\nfaced bymany power-supply design engineers inasimple fashion.\n7.3.2.1 Programmable Soft Start (NR/SS)\nSoft start directly controls theoutput start-up time andindirectly controls theoutput current during start-up (inrush\ncurrent).\nThe external capacitor attheNR/SS pin(CNR/SS )sets theoutput start-up time bysetting therise time ofthe\ninternal reference (VNR/SS ),asshown inFigure 47.\nEN\nUVLO 1,2(IN)Internal Enable \nControlUVLO BIAS\nVREF INR/SS\nRNR\nCNR/SS\nGND+\n±SW\nVFB \n18TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedFeature Description (continued)\n(1) Theactive discharge remains onaslong asVINorVBIASprovides enough headroom forthedischarge circuit tofunction.Figure 47.Simplified Soft-Start Circuit\n7.3.2.2 Internal Sequencing\nControlling when asingle power supply turns oncanbedifficult inapower distribution network (PDN) because of\nthehigh power levels inherent inaPDN, and thevariations between allofthesupplies. The LDO turnon and\nturnoff time issetbytheenable circuit (EN) and undervoltage lockout circuits (UVLO 1,2(IN) and UVLO BIAS),as\nshown inFigure 48andTable 2.\nFigure 48.Simplified Turnon Control\nTable 2.Internal Sequencing Functionality Table\nINPUT VOLTAGE BIAS VOLTAGEENABLE\nSTATUSLDO STATUSACTIVE\nDISCHARGEPOWER GOOD\nVIN≥VUVLO_1,2(IN)VBIAS≥VUVLO(BIAS)EN=1 On Off PG=1when VOUT≥VIT(PG)\nEN=0 Off On\nPG=0VBIAS<VUVLO(BIAS) +\nVHYS(BIAS)\nEN=don\'t\ncareOff\nOn(1)VIN<VUVLO_1,2(IN) –\nVHYS1,2(IN)BIAS =don\'t care Off\nIN=don\'t care VBIAS≥VUVLO(BIAS) Off\n7.3.2.2.1 Enable (EN)\nTheenable signal (VEN)isanactive-high digital control thatenables theLDO when theenable voltage ispast the\nrising threshold (VEN≥VIH(EN) )anddisables theLDO when theenable voltage isbelow thefalling threshold (VEN\n≤VIL(EN)).The exact enable threshold isbetween VIH(EN) andVIL(EN) because ENisadigital control. Connect EN\ntoVINifenable functionality isnotdesired.\nGNDVBG\n+±VIN\nVFB\nGNDVPG\nENGNDUVLOBIAS\nUVLOIN\n19TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated7.3.2.2.2 Undervoltage Lockout (UVLO) Control\nThe UVLO circuits respond quickly toglitches onINorBIAS andattempts todisable theoutput ofthedevice if\neither ofthese rails collapse.\nThe local input capacitance prevents severe brownouts inmost applications; seeUndervoltage Lockout (UVLO)\nformore details.\n7.3.2.2.3 Active Discharge\nWhen ENorUVLO islow, thedevice connects aresistor ofseveral hundred ohms from VOUT toGND,\ndischarging theoutput capacitance.\nDonotrelyontheactive discharge circuit fordischarging large output capacitors when theinput voltage drops\nbelow thetargeted output voltage. Current flows from theoutput totheinput (reverse current) when VOUT>VIN,\nwhich cancause damage tothedevice (when VOUT>VIN+0.3V);seeReverse Current formore details.\n7.3.2.3 Power-Good Output (PG)\nThe PGsignal provides aneasy solution tomeet demanding sequencing requirements because PGsignals\nwhen theoutput nears itsnominal value. PGcanbeused tosignal other devices inasystem when theoutput\nvoltage isnear, at,orabove thesetoutput voltage (VOUT(nom) ).Asimplified schematic isshown inFigure 49.\nThePGsignal isanopen-drain digital output thatrequires apullup resistor toavoltage source andisactive high.\nThePGcircuit sets thePGpinintoahigh-impedance state toindicate thatthepower isgood.\nUsing alarge feed-forward capacitor (CFF)delays theoutput voltage and, because thePGcircuit monitors theFB\npin,thePGsignal canindicate afalse positive. Asimple solution tothisscenario istouseanexternal voltage\ndetector device, such astheTPS3890 ;seeFeed-Forward Capacitor (CFF)formore information.\nFigure 49.Simplified PGCircuit\n7.3.3 Internal Protection Features\nInmany applications, fault events canoccur that damage devices inthesystem. Short circuits and excessive\nheat arethemost common fault events forpower supplies. The TPS7A85A implements circuitry toprotect the\ndevice and theload during these events. Continuously operating inthese fault conditions orabove ajunction\ntemperature of125°Cisnotrecommended because thelong-term reliability ofthedevice isreduced.\n7.3.3.1 Foldback Current Limit (ICL)\nThe internal current limit circuit protects theLDO against high load-current faults orshorting events. During a\ncurrent-limit event, theLDO sources constant current. Asaresult, theoutput voltage falls with decreased load\nimpedance. Thermal shutdown canactivate during acurrent limit event because ofthehigh power dissipation\ntypically found inthese conditions. Toensure proper operation ofthecurrent limit, minimize theinductances to\ntheinput andload. Continuous operation incurrent limit isnotrecommended.\n20TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated(1) Alltable conditions must bemet.\n(2) VBIASonly required forVIN<1.4V.\n(3) Thedevice isdisabled when anycondition ismet.7.3.3.2 Thermal Protection (Tsd)\nThe thermal shutdown circuit protects theLDO against excessive heat inthesystem, resulting from current limit\norhigh ambient temperature.\nThe output oftheLDO turns offwhen theLDO temperature (junction temperature, TJ)exceeds therising thermal\nshutdown temperature. The output turns onagain after TJdecreases below thefalling thermal shutdown\ntemperature.\nAhigh power dissipation across thedevice, combined with ahigh ambient temperature (TA),cancause TJtobe\ngreater than orequal toTsd,which triggers thethermal shutdown andcausing theoutput tofallto0V.The LDO\ncancycle onandoffwhen thermal shutdown isreached under these conditions.\n7.4 Device Functional Modes\nTable 3listsacomparison between theregulation anddisabled operation.\nTable 3.Device Functional Modes Comparison\nOPERATING\nMODEPARAMETER\nVIN VBIAS EN IOUT TJ\nRegulation(1) VIN>VOUT(nom) +\nVDOVBIAS≥VUVLO(BIAS)(2)VEN>VIH(EN) IOUT<ICL TJ≤TJ(maximum)\nDisabled(3)VIN<VUVLO_1,2(IN) VBIAS<VUVLO(BIAS) VEN<VIL(EN) TJ>Tsd\nCurrent limit\noperationIOUT≥ICL\n7.4.1 Regulation\nThedevice regulates theoutput tothenominal output voltage when alltheconditions inTable 3aremet.\n7.4.2 Disabled\nWhen disabled, thepass device isturned off,theinternal circuits areshut down, and theoutput voltage is\nactively discharged toground byaninternal resistor from theoutput toground. See Active Discharge for\nadditional information.\nOUT NR/SS 1 2V V (1 R / R ) /c61 /c180 /c43\nTPS7A85A\nGND 50 mV100 mV200 mV400 mV800 mV1.6 VBIAS IN\nEN\nNR/SS OUTPG\nSNS\nFBCFFRPG\nCOUTTo LoadCINInput \nSupply\nCNR/SSCBIASOptional \nBias \nSupply\nR1\nR2\nCopyright © 2017, Texas Instruments Incorporated\n21TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nSuccessfully implementing anLDO inanapplication depends ontheapplication requirements. This section\ndiscusses keydevice features andhow tobest implement them toachieve areliable design.\n8.1.1 External Component Selection\n8.1.1.1 Adjustable Operation\nThe TPS7A85A canbeused with theinternal ANY-OUT network orbyusing external resistors. Using theANY-\nOUT network allows theTPS7A85A tobeprogrammed from 0.8Vto3.95 V.Foroutput voltage range greater\nthan 3.95 Vandupto5.1V,external resistors must beused. This configuration isreferred toastheadjustable\nconfiguration oftheTPS7A85A throughout thedata sheet. Theoutput voltage issetbytworesistors, asshown in\nFigure 50.0.75% accuracy canbeachieved with anexternal BIAS forVINlower than 2.2V.\nFigure 50.Adjustable Operation\nR1andR2canbecalculated foranyoutput voltage range using .This resistive network must provide acurrent\nequal toorgreater than 5μAfordcaccuracy. TIrecommends using anR1approximately 12kΩtooptimize the\nnoise andPSRR.\n(1)\nOUT NR/SSV V ( ANY OUT Pins to Ground) /c61 /c43 /c229 /c45\n22TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedApplication Information (continued)\n(1) R1isconnected from OUT toFB;R2isconnected from FBtoGND.Table 4lists theresistor combinations required toachieve several common rails using standard 1%-tolerance\nresistors.\nTable 4.Recommended Feedback-Resistor Values(1)\nTARGETED OUTPUT\nVOLTAGE\n(V)FEEDBACK RESISTOR VALUES CALCULATED OUTPUT\nVOLTAGE\n(V) R1(kΩ) R2(kΩ)\n0.9 12.4 100 0.899\n0.95 12.4 66.5 0.949\n1 12.4 49.9 0.999\n1.1 12.4 33.2 1.099\n1.2 12.4 24.9 1.198\n1.5 12.4 14.3 1.494\n1.8 12.4 10 1.798\n1.9 12.1 8.87 1.89\n2.5 12.4 5.9 2.48\n2.85 12.1 4.75 2.838\n3 12.1 4.42 2.990\n3.3 11.8 3.74 3.324\n3.6 12.1 3.48 3.582\n4.5 11.8 2.55 4.502\n5 12.4 2.37 4.985\n8.1.1.2 ANY-OUT Programmable Output Voltage\nThe TPS7A85A canuseexternal resistors ortheinternally-matched ANY-OUT feedback resistor network toset\noutput voltage. The ANY-OUT resistors areaccessible through pin2andpins 5to11andprogram theregulated\noutput voltage. Each pincanbeconnected toground (active), leftopen (floating), orconnected toSNS. ANY-\nOUT programming issetbyasthesum oftheinternal reference voltage (VNR/SS =0.8V)plus theaccumulated\nsum oftherespective voltages assigned toeach active pin;thatis,50mV (pin5),100mV (pin6),200mV (pin7),\n400mV (pin9),800mV (pin10), or1.6V (pin11). Table 5lists thevoltage values associated with each active pin\nsetting forreference. Byleaving allprogram pins open orfloating, theoutput isprogrammed totheminimum\npossible output voltage equal toVFB.\n(2)\nTable 5.ANY-OUT Programmable Output Voltage (RGR Package)\nANY-OUT PROGRAM PINS (ACTIVE LOW) ADDITIVE OUTPUT VOLTAGE LEVEL\nPin5(50mV) 50mV\nPin6(100mV) 100mV\nPin7(200mV) 200mV\nPin9(400mV) 400mV\nPin10(800mV) 800mV\nPin11(1.6V) 1.6V\nOUT NR/SS 1 2V V (1 R / R ) /c61 /c180 /c43\n23TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedTable 6lists target output voltages and corresponding pinsettings when theANY-OUT pins areonly tied to\nground orleftfloating. The voltage setting pins have abinary weight, sotheoutput voltage canbeprogrammed\ntoanyvalue from 0.8Vto3.95 Vin50-mV steps when tying these pins toground. There areseveral alternative\nways tosettheoutput voltage. The program pins canbedriven using external general-purpose input oroutput\npins (GPIOs), manually connected using 0-Ωresistors (orleftopen), orhardwired bythegiven layout ofthe\nprinted circuit board (PCB) tosettheANY-OUT voltage. Aswith theadjustable operation, theoutput voltage is\nsetaccording toexcept that R1and R2areinternally integrated and matched forhigher accuracy. Tying anyof\ntheANY-OUT pins toSNS canincrease theresolution oftheinternal feedback network bydecreasing thevalue\nofR1.See Increasing ANY-OUT Resolution forLILO Conditions foradditional information.\n(3)\nNOTE\nForoutput voltages greater than 3.95 V,use atraditional adjustable configuration (see\nAdjustable Operation ).\nTable 6.User-Configurable Output Voltage Settings\nVOUT(NOM)\n(V)50mV 100mV 200mV 400mV 800mV 1.6VVOUT(NOM)\n(V)50mV 100mV 200mV 400mV 800mV 1.6V\n0.8 Open Open Open Open Open Open 2.4 Open Open Open Open Open GND\n0.85 GND Open Open Open Open Open 2.45 GND Open Open Open Open GND\n0.9 Open GND Open Open Open Open 2.5 Open GND Open Open Open GND\n0.95 GND GND Open Open Open Open 2.55 GND GND Open Open Open GND\n1 Open Open GND Open Open Open 2.6 Open Open GND Open Open GND\n1.05 GND Open GND Open Open Open 2.65 GND Open GND Open Open GND\n1.1 Open GND GND Open Open Open 2.7 Open GND GND Open Open GND\n1.15 GND GND GND Open Open Open 2.75 GND GND GND Open Open GND\n1.2 Open Open Open GND Open Open 2.8 Open Open Open GND Open GND\n1.25 GND Open Open GND Open Open 2.85 GND Open Open GND Open GND\n1.3 Open GND Open GND Open Open 2.9 Open GND Open GND Open GND\n1.35 GND GND Open GND Open Open 2.95 GND GND Open GND Open GND\n1.4 Open Open GND GND Open Open 3 Open Open GND GND Open GND\n1.45 GND Open GND GND Open Open 3.05 GND Open GND GND Open GND\n1.5 Open GND GND GND Open Open 3.1 Open GND GND GND Open GND\n1.55 GND GND GND GND Open Open 3.15 GND GND GND GND Open GND\n1.6 Open Open Open Open GND Open 3.2 Open Open Open Open GND GND\n1.65 GND Open Open Open GND Open 3.25 GND Open Open Open GND GND\n1.7 Open GND Open Open GND Open 3.3 Open GND Open Open GND GND\n1.75 GND GND Open Open GND Open 3.35 GND GND Open Open GND GND\n1.8 Open Open GND Open GND Open 3.4 Open Open GND Open GND GND\n1.85 GND Open GND Open GND Open 3.45 GND Open GND Open GND GND\n1.9 Open GND GND Open GND Open 3.5 Open GND GND Open GND GND\n1.95 GND GND GND Open GND Open 3.55 GND GND GND Open GND GND\n2 Open Open Open GND GND Open 3.6 Open Open Open GND GND GND\n2.05 GND Open Open GND GND Open 3.65 GND Open Open GND GND GND\n2.10 Open GND Open GND GND Open 3.7 Open GND Open GND GND GND\n2.15 GND GND Open GND GND Open 3.75 GND GND Open GND GND GND\n2.2 Open Open GND GND GND Open 3.8 Open Open GND GND GND GND\n2.25 GND Open GND GND GND Open 3.85 GND Open GND GND GND GND\n2.3 Open GND GND GND GND Open 3.9 Open GND GND GND GND GND\n2.35 GND GND GND GND GND Open 3.95 GND GND GND GND GND GND\nTPS7A85A\nGND 50 mV100 mV200 mV400 mV800 mV1.6 VBIAS IN\nEN\nNR/SS OUTPG\nSNS\nFBCFFRPG\nCOUT0.9 VOUT\nTo Digital \nLoadCIN1.4 VIN\nCNR/SSCBIAS\nBias \nSupply\nANYOUT\nUsed to set \nvoltage\nCopyright © 2017, Texas Instruments Incorporated\nOUT nom NR/SS ( ) V V 1.6 V 0.8 V 0.1 V 0.8 V 1.6 V 0.8 V 0.1 V 3.3 V /c61 /c43 /c43 /c43 /c61 /c43 /c43 /c43 /c61\nTPS7A85A\nGND 50 mV100 mV200 mV400 mV800 mV1.6 VBIAS IN EN\nNR/SS OUTPG\nSNS\nFBCFFRPG\nCOUT3.3 VOUT\nTo LoadCINVIN\nCNR/SSCBIAS\nBias \nSupply\nCopyright © 2017, Texas Instruments Incorporated\n24TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.1.1.3 ANY-OUT Operation\nConsidering theuseoftheANY-OUT internal network where theunitresistance of1R,asshown in()isequal to\n6.05 kΩ,theoutput voltage issetbygrounding theappropriate control pins asshown inFigure 51.When\ngrounded, allcontrol pins add aspecific voltage ontopoftheinternal reference voltage (VNR/SS =0.8V).The\noutput voltage canbecalculated byand.Figure 51andFigure 52show a0.9-V output voltage (respectively) that\nshow anexample ofthecircuit usage with andwithout bias voltage.\nFigure 51.ANY-OUT Configuration Circuit\n(3.3-V Output, NoExternal Bias)\n(4)\nFigure 52.ANY-OUT Configuration Circuit\n(0.9-V Output with Bias)\nOUT no ( m / ) NR SS V V 0.1 V 0.8 V 0.1 V 0.9 V /c61 /c43 /c61 /c43 /c61\n25TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated(5)\n8.1.1.4 Increasing ANY-OUT Resolution forLILO Conditions\nAswith theadjustable operation, theoutput voltage issetaccording toEquation 5.However, R1and R2are\ninternally integrated andmatched forhigher accuracy. Tying anyoftheANY-OUT pins toSNS canincrease the\nresolution oftheinternal feedback network bydecreasing thevalue ofR1.One ofthemore useful pin\ncombinations istotiethe800mV pintoSNS, which reduces theresolution by50% to25mVbutlimits therange.\nThe new ANY-OUT ranges are0.8Vto1.175 Vand 1.6Vto1.975 V.Table 7lists thenew additive output\nvoltage levels.\nTable 7.ANY-OUT Programmable Output Voltage With 800mVTied toSNS (RGR Package)\nANY-OUT PROGRAM PINS (ACTIVE LOW) ADDITIVE OUTPUT VOLTAGE LEVEL\nPin5(50mV) 25mV\nPin6(100mV) 50mV\nPin7(200mV) 100mV\nPin9(400mV) 200mV\nPin11(1.6V) 800V\n8.1.1.5 Current Sharing\nCurrent sharing ispossible through theuseofexternal operational amplifiers. Formore details, see6ACurrent-\nSharing Dual LDO .\n8.1.1.6 Recommended Capacitor Types\nThe TPS7A85A isdesigned tobestable using lowequivalent series resistance (ESR) ceramic capacitors atthe\ninput, output, andnoise-reduction pin(NR/SS). Multilayer ceramic capacitors aretheindustry standard forthese\ntypes ofapplications andarerecommended, butmust beused with good judgment. Ceramic capacitors thatuse\nX7R-, X5R-, and COG-rated dielectric materials provide relatively good capacitive stability across temperature,\nwhereas theuseofY5V-rated capacitors isnotrecommended because oflarge variations incapacitance.\nRegardless oftheceramic capacitor type selected, ceramic capacitance varies with operating voltage and\ntemperature; derate ceramic capacitors byatleast 50%. The input and output capacitors recommended herein\naccount foracapacitance derating ofapproximately 50%, butathigh VINandVOUTconditions (forexample, VIN=\n5.6VtoVOUT=5.1V)thederating canbegreater than 50% andmust betaken intoconsideration.\n8.1.1.7 Input andOutput Capacitor Requirements (CINandCOUT)\nTheTPS7A85A isdesigned andcharacterized foroperation with ceramic capacitors of47µForgreater (22μFor\ngreater ofcapacitance) attheoutput and 10µForgreater (5μForgreater ofcapacitance) attheinput. TI\nrecommends using acapacitor with avalue ofatleast 47µFattheinput tominimize input impedance. Place the\ninput and output capacitors asclose aspossible totherespective input and output pins tominimize trace\nparasitic. Ifthetrace inductance from theinput supply totheTPS7A85A ishigh, afast current transient can\ncause VINtoring above theabsolute maximum voltage rating and damage thedevice. This situation can be\nmitigated byadditional input capacitors todampen theringing andtokeep itbelow thedevice absolute maximum\nratings.\nAcombination ofmultiple output capacitors boosts thehigh-frequency PSRR asshown inseveral ofthePSRR\ncurves. The combination ofone 0805-sized, 47-µFceramic capacitor inparallel with two 0805-sized,\n10-µFceramic capacitors with asufficient voltage rating inconjunction with thePSRR boost circuit optimizes\nPSRR forthefrequency range of400kHz to700kHz, atypical range fordc-dc supply switching frequency. This\n47-µF||10-µF||10-µFcombination also ensures that athigh input voltage and high output voltage\nconfigurations, theminimum effective capacitance ismet. Many 0805-sized, 47-µFceramic capacitors have a\nvoltage derating ofapproximately 60% to80% at5.15 V,sotheaddition ofthetwo10-µFcapacitors ensures that\nthecapacitance isatorabove 25µF.\nOUT OUT OUT\nOUT\nLOADC   dV (t) V (t)I (t) =  + dt R·§ u · §¸¨¸ ¨© ¹©¹\ncutoff NR/SS NR/SS ) f 1/ (2 R C /c61 /c180 /c112 /c180 /c180\nSS NR/SS NR/SS NR/SSt (V C ) / I/c61 /c180\n26TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.1.1.8 Feed-Forward Capacitor (CFF)\nAlthough afeed-forward capacitor (CFF)from theFBpintotheOUT pinisnotrequired toachieve stability, a\n10-nF external feed-forward capacitor optimizes the transient, noise, and PSRR performance. Ahigher\ncapacitance CFFcanbeused; however, thestart-up time islonger, andthePGsignal canincorrectly indicate that\ntheoutput voltage issettled. Foradetailed description, seePros andCons ofUsing aFeed-Forward Capacitor\nwith aLow Dropout Regulator .\n8.1.1.9 Noise-Reduction andSoft-Start Capacitor (CNR/SS )\nThe TPS7A85A features aprogrammable, monotonic, voltage-controlled soft-start that issetwith anexternal\ncapacitor (CNR/SS ).The useofanexternal CNR/SS ishighly recommended, especially tominimize inrush current\ninto theoutput capacitors. This soft-start eliminates power-up initialization problems when powering field-\nprogrammable gate arrays (FPGAs), digital signal processors (DSPs), orother processors. The controlled\nvoltage ramp oftheoutput reduces peak inrush current during start-up, which minimizes start-up transients tothe\ninput power bus.\nToachieve amonotonic start-up, theTPS7A85A error amplifier tracks thevoltage ramp oftheexternal soft-start\ncapacitor until thevoltage approaches theinternal reference. The soft-start ramp time depends onthesoft-start\ncharging current (INR/SS ),thesoft-start capacitance (CNR/SS ),and theinternal reference (VNR/SS ).Soft-start ramp\ntime canbecalculated with Equation 6:\n(6)\nINR/SS isshown inElectrical Characteristics .\nThe noise-reduction capacitor (inconjunction with thenoise-reduction resistor) forms alow-pass filter (LPF) that\nminimizes thenoise from thereference. The reference andnoise areamplified bytheerror amplifier andsothe\nCNR/SS reduces theoverall noise floor. The LPF isasingle-pole filter andthecutoff frequency canbecalculated\nwith Equation 7.The typical value ofRNR/SS is250kΩ.Increasing theCNR/SS capacitor hasadominant effect on\ntheoutput noise athigher output voltages because ofthelarger gain that ispresent ontheerror amplifier. For\nlow-noise applications, TIrecommends using a10-nF to1-µFCNR/SS .Alarger CNR/SS has ahigher leakage\ncurrent and asaresult, thestart-up time may behigher than theexpected soft-start time calculated with\nEquation 6.\n(7)\n8.1.2 Start-Up\n8.1.2.1 Circuit Soft-Start Control (NR/SS)\nEach output ofthedevice features auser-adjustable, monotonic, voltage-controlled soft-start thatissetwith an\nexternal capacitor (CNR/SS ).This soft-start eliminates power-up initialization problems when powering field-\nprogrammable gate arrays (FPGAs), digital signal processors (DSPs), orother processors. The controlled\nvoltage ramp oftheoutput reduces peak inrush current during start-up, which minimizes start-up transients tothe\ninput power bus.\nTheoutput voltage (VOUT)rises proportionally toVNR/SS during start-up astheLDO regulates sothatthefeedback\nvoltage equals theNR/SS voltage (VFB=VNR/SS ).The time required forVNR/SS toreach thenominal value\ndetermines therisetime ofVOUT(start-up time).\nNot using anoise-reduction capacitor onthe NR/SS pinmay result inanoutput voltage overshoot of\napproximately 10%. Using acapacitor ontheNR/SS pinminimizes theovershoot.\nliststhesoft-start charging current values.\n8.1.2.1.1 Inrush Current\nInrush current isdefined asthecurrent intotheLDO attheINpinduring start-up. Inrush current consists ofthe\nsum ofload current andthecurrent thatcharges theoutput capacitor. This current isdifficult tomeasure because\ntheinput capacitor must beremoved, which isnotrecommended. This soft-start current can beestimated by\nEquation 8:\nC\ntAtVIN\nVOUTUVLO Rising Threshold\nUVLO Hysteresis\ntBt tDt tEt tFt tGt\n27TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporatedwhere:\n•VOUT(t)istheinstantaneous output voltage oftheturnon ramp\n•dVOUT(t)/dtistheslope oftheVOUTramp\n•RLOAD istheresistive load impedance (8)\n8.1.2.2 Undervoltage Lockout (UVLO)\nThe UVLO circuits ensure that thedevice stays disabled before theinput orbias supplies reach theminimum\noperational voltage range, and ensures that thedevice properly shuts down when theinput orbias supply\ncollapses.\nFigure 53and Table 8show one oftheUVLO circuits triggered byvarious input voltage events, assuming that\nVEN≥VIH(EN) .\nFigure 53.Typical UVLO Operation\nTable 8.Typical UVLO Operation Description\nREGION EVENT VOUTSTATUS COMMENT\nATurnon, VIN≥VUVLO_1, 2(IN)and\nVBIAS≥VUVLO(BIAS)Off Start-up\nB Regulation On Regulates totarget VOUT\nCBrownout, VIN≥VUVLO_1, 2(IN)–\nVHYS_1, 2(IN)\norVBIAS≥VUVLO(BIAS) –VHYS(BIAS)On Theoutput canfalloutofregulation butthedevice isstillenabled.\nD Regulation On Regulates totarget VOUT\nEBrownout, VIN<VUVLO_1, 2(IN)–\nVHYS_1, 2(IN)\norVBIAS≥VUVLO(BIAS) –VHYS(BIAS)OffThedevice isdisabled andtheoutput falls because oftheload and\nactive discharge circuit. Thedevice isreenabled when theUVLO\nfault isremoved when either theINorBIAS UVLO rising threshold\nisreached bytheinput orbias voltage andanormal start-up then\nfollows.\nF Regulation On Regulates totarget VOUT\nGTurnoff, VIN<VUVLO_1, 2(IN)–\nVHYS_1, 2(IN)\norVBIAS<VUVLO(BIAS) –VHYS(BIAS)Off Theoutput falls because oftheload andactive discharge circuit.\nSimilar tomany other LDOs with thisfeature, theUVLO circuits take afewmicroseconds tofully assert. During\nthistime, adownward linetransient below approximately 0.8Vcauses theUVLO toassert forashort time;\nhowever, theUVLO circuits donothave enough stored energy tofully discharge theinternal circuits inside ofthe\ndevice. When theUVLO circuits arenotgiven enough time tofully discharge theinternal nodes, theoutputs are\nnotfully disabled.\nThe effect ofthedownward linetransient canbemitigated byusing alarger input capacitor toincrease thefall\ntime oftheinput supply when operating near theminimum VIN.\nC\ntAtVOUT\nPGPG Rising Threshold\nPG Falling Threshold\ntBt tDt tFt tGtE\n28TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.1.2.3 Power-Good (PG) Function\nThe PGcircuit monitors thevoltage atthefeedback pintoindicate thestatus oftheoutput voltage. The PG\ncircuit asserts whenever FB,VIN,orENarebelow thethresholds. The PGoperation versus theoutput voltage is\nshown inFigure 54,which islisted inTable 9.\nFigure 54.Typical PGOperation\nTable 9.Typical PGOperation Description\nREGION EVENT PGSTATUS FBVOLTAGE\nA Turnon 0 VFB<VIT(PG) +VHYS(PG)\nB Regulation Hi-Z\nVFB≥VIT(PG) C Output voltage dip Hi-Z\nD Regulation Hi-Z\nE Output voltage dip 0 VFB<VIT(PG)\nF Regulation Hi-Z VFB≥VIT(PG)\nG Turnoff 0 VFB<VIT(PG)\nThe PGpinisopen-drain andconnects apullup resistor toanexternal supply, enabling other devices toreceive\npower good asalogic signal that can beused forsequencing. Take care toensure that theexternal pullup\nsupply voltage results inavalid logic signal forthereceiving device ordevices.\nToensure proper operation ofthePGcircuit, thepullup resistor value must befrom 10kΩand 100 kΩ.The\nlower limit of10kΩresults from themaximum pulldown strength ofthePGtransistor, andtheupper limit of100\nkΩresults from themaximum leakage current atthePGnode. Ifthepullup resistor isoutside ofthisrange, then\nthePGsignal may notread avalid digital logic level.\nUsing alarge CFFwith asmall CNR/SS causes thePGsignal toincorrectly indicate that theoutput voltage has\nsettled during turnon. The CFFtime constant must begreater than thesoft-start time constant toensure proper\noperation ofthePGduring start-up. Foradetailed description, see Pros and Cons ofUsing aFeed-Forward\nCapacitor with aLow Dropout Regulator .\nThe state ofPGisonly valid when thedevice operates above theminimum supply voltage. During short\nbrownout events and atlight loads, PGdoes notassert because theoutput voltage (and asaresult, VFB)is\nsustained bytheoutput capacitance.\n8.1.3 ACandTransient Performance\nLDO acperformance includes power-supply-rejection ratio, output-current transient response, andoutput noise.\nThese metrics areprimarily afunction ofopen-loop gain, bandwidth, and phase margin that control theclosed-\nloop input and output impedance oftheLDO. The output noise isprimarily aresult ofthereference and error\namplifier noise.\nPower-Supply Rejection Ratio (dB)\nFrequency (Hz)Band Gap Band-Gap \nRC FilterError Amplifier, \nFlat-Gain RegionError Amplifier, \nGain Roll-OffOutput Capacitor \n|ZCOUT| DecreasingOutput Capacitor \n|ZCOUT| IncreasingPSRR Boost Circuit Improves PSRR in This Region\nSub 10 Hz 10 Hz±1 MHz\n100 kHz +\n\x0b \x0c\x0b \x0c\n\x0b \x0cIN\nOUTVPSRR dB LogV10¦\n¦20§ ·  ¨ ¸ ¨ ¸ © ¹ \n29TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.1.3.1 Power-Supply Rejection Ratio (PSRR)\nPSRR isameasure ofhow well theLDO control loop rejects signals from VINtoVOUTacross thefrequency\nspectrum (usually 10Hzto10MHz). Equation 9gives thePSRR calculation asafunction offrequency forthe\ninput signal (VIN(f))andoutput signal (VOUT(f)).\n(9)\nAlthough PSRR isaloss insignal amplitude, PSRR isshown aspositive values indecibels (dB) forconvenience.\nAsimplified diagram ofPSRR versus frequency isshown inFigure 55.\nFigure 55.Power-Supply Rejection Ratio Diagram\nAnLDO isoften employed notonly asadc-dc regulator, butprovides exceptionally clean power-supply voltages\nthat exhibit ultra-low noise and ripple tosensitive system components. This usage isespecially true forthe\nTPS7A85A.\nThe TPS7A85A features aninnovative circuit toboost thePSRR from 200kHz to1MHz; see.Toachieve the\nmaximum benefit ofthisPSRR boost circuit, TIrecommends using acapacitor with aminimum impedance inthe\n100-kHz to1-MHz band.\ncutoff NR/SS NR/SS ) f 1/ (2 R C /c61 /c180 /c112 /c180 /c180\nOutput Voltage Noise Density (nV/ ¥+])\nFrequency (Hz)Integrated Noise\nFrom Band-Gap and Error Amplifier\nMeasurement Noise Floor1/f Noise\nWide-Band Noise\nNoise Gain Roll\n-OffCharge Pump Spurs\n30TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated(1) Thenumber of+symbols indicate theimprovement innoise orPSRR performance byincreasing theparameter value.\n(2) Shaded cells indicate thesimplest improvement tonoise orPSRR performance.8.1.3.2 Output Voltage Noise\nThe TPS7A85A isdesigned forsystem applications where minimizing noise onthepower-supply railiscritical to\nsystem performance. Forexample, theTPS7A85A can beused inaphase-locked loop (PLL)-based clocking\ncircuit canbeused forminimum phase noise, orintestand measurement systems where small power-supply\nnoise fluctuations reduce system dynamic range.\nLDO noise isdefined astheinternally-generated intrinsic noise created bythesemiconductor circuits alone. This\nnoise isthesum ofvarious types ofnoise (such asshot noise associated with current-through-pin junctions,\nthermal noise caused bythermal agitation ofcharge carriers, flicker noise, or1/fnoise and dominates atlower\nfrequencies asafunction of1/f).Figure 56shows asimplified output voltage noise density plotversus frequency.\nFigure 56.Output Voltage Noise Diagram\nForfurther details, seetheHow toMeasure LDO Noise white paper.\n8.1.3.3 Optimizing Noise andPSRR\nTheultra-low noise floor andPSRR ofthedevice canbeimproved inseveral ways, aslisted inTable 10.\nTable 10.Effect ofVarious Parameters onACPerformance(1)(2)\nPARAMETERNOISE PSRR\nLOW-\nFREQUENCYMID-\nFREQUENCYHIGH-\nFREQUENCYLOW-\nFREQUENCYMID-\nFREQUENCYHIGH-\nFREQUENCY\nCNR/SS +++ Noeffect Noeffect +++ + Noeffect\nCFF ++ +++ + ++ +++ +\nCOUT Noeffect + +++ Noeffect + +++\nVIN–VOUT + + + +++ +++ ++\nPCB layout ++ ++ + + +++ +++\nThe noise-reduction capacitor (inconjunction with thenoise-reduction resistor) forms alow-pass filter (LPF) that\nfilters outthenoise from thereference before being gained upwith theerror amplifier, which minimizes the\noutput voltage noise floor. The LPF isasingle-pole filter, and thecutoff frequency can becalculated with\nEquation 10.The typical value ofRNR/SS is250kΩ.The effect oftheCNR/SS capacitor increases when VOUT(nom)\nincreases because thenoise from thereference isgained upwhen theoutput voltage increases. Forlow-noise\napplications, TIrecommends a10-nF to10-µFCNR/SS .\n(10)\nThefeed-forward capacitor reduces output voltage noise byfiltering outthemid-band frequency noise. Thefeed-\nforward capacitor canbeoptimized byplacing apole-zero pairnear theedge oftheloop bandwidth andpushing\nouttheloop bandwidth, which improves mid-band PSRR.\nFrequency (Hz)Noise (PV/\x97Hz)\n1000000 2000000 3000000 4000000 5000000 6000000 7000000 8000000 9000000 1E+70.0010.0020.0030.0050.0070.010.020.030.050.070.10.20.30.5\nVIN = 1.5 V, 4.5 PVRMS\nVIN = 1.4 V, V BIAS = 5.0 V, 4.5 PVRMS\n31TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedAlarger COUTormultiple output capacitors reduces high-frequency output voltage noise andPSRR byreducing\nthehigh-frequency output impedance ofthepower supply.\nAdditionally, ahigher input voltage improves thenoise andPSRR because greater headroom isprovided forthe\ninternal circuits. However, ahigh power dissipation across thedieincreases theoutput noise because ofthe\nincrease injunction temperature.\nGood PCB layout improves thePSRR andnoise performance byproviding heat sinking atlowfrequencies and\nisolating VOUTathigh frequencies.\nTable 11lists theoutput voltage noise forthe10-Hz to100-kHz band ata5-Voutput foravariety ofconditions\nwith aninput voltage of5.5Vand aload current of4A.The 5-Voutput isselected asaworst-case nominal\noperation foroutput voltage noise.\nTable 11.Output Noise Voltage ata5-VOutput\nOUTPUT VOLTAGE NOISE\n(µVRMS)CNR/SS (nF) CFF(nF) COUT(µF)\n11.7 10 10 47||10||10\n7.7 100 10 47||10||10\n6 100 100 47||10||10\n7.4 100 10 1000\n5.8 100 100 1000\n8.1.3.3.1 Charge Pump Noise\nThedevice internal charge pump generates aminimal amount ofnoise, asshown inFigure 57.\nUsing abias railminimizes theinternal charge-pump noise when theinternal voltage isclamped, which reduces\ntheoverall output noise floor.\nThe high-frequency components oftheoutput voltage noise density curve arefiltered outinmost applications by\nusing 10-nF to100-nF bypass capacitors close totheload. Using aferrite bead between theLDO output andthe\nload input capacitors forms api-filter, which further reduces thehigh-frequency noise contribution.\nFigure 57.Charge Pump Noise\nF BVOUTx\nIOUTxH G E C A D\n32TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.1.3.4 Load Transient Response\nThe load-step transient response istheoutput voltage response bytheLDO toastep inload current, where\noutput voltage regulation ismaintained. There aretwo key transitions during aload transient response: the\ntransition from alight toaheavy load and thetransition from aheavy toalight load. The regions shown in\nFigure 58arefurther described inthissection and arelisted inTable 12.Regions A,E,and Harewhere the\noutput voltage isinsteady-state.\nFigure 58.Load Transient Waveform\nTable 12.Load Transient Waveform Description\nREGION DESCRIPTION COMMENT\nA Regulation Regulation\nB Output current ramping Initial voltage dipisaresult ofthedepletion oftheoutput capacitor charge.\nC LDO responding totransientRecovery from thedipresults from theLDO increasing itssourcing current, andleads\ntooutput voltage regulation.\nD Reaching thermal equilibriumAthigh load currents theLDO takes some time toheat up.During thistime theoutput\nvoltage changes slightly.\nE Regulation Regulation\nF Output current rampingInitial voltage riseresults from theLDO sourcing alarge current, andleads tothe\noutput capacitor charge toincrease.\nG LDO responding totransientRecovery from theriseresults from theLDO decreasing itssourcing current in\ncombination with theload discharging theoutput capacitor.\nH Regulation Regulation\nVDO\nIOUT\nVOUT\nIOUTWrise\nWfallVOUT(max)\nVOUT(min)\nIOUT(HI)\nIOUT(LO) IOUT(LO)\ntrisePW\ntfall\n33TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedThetransient response peaks (VOUT(max) andVOUT(min) )areimproved byusing more output capacitance; however,\nusing more output capacitance slows down therecovery time (WriseandWfall).Figure 59shows these parameters\nduring aload transient with agiven pulse duration (PW) andcurrent levels (IOUT(LO) andIOUT(HI) ).\nFigure 59.Simplified Load Transient Waveform\n8.1.4 DCPerformance\n8.1.4.1 Output Voltage Accuracy (VOUT)\nThedevice features anoutput voltage accuracy of0.75% maximum with BIAS thatincludes theerrors introduced\nbytheinternal reference, load regulation, lineregulation, and operating temperature asshown inthe.Output\nvoltage accuracy specifies minimum and maximum output voltage error relative totheexpected nominal output\nvoltage stated asapercent.\n8.1.4.2 Dropout Voltage (VDO)\nGenerally, thedropout voltage refers totheminimum voltage difference between theinput and output voltage\n(VDO=VIN–VOUT)that isrequired forregulation. When VINdrops below therequired VDOforthegiven load\ncurrent, thedevice functions asaresistive switch and does notregulate output voltage. Dropout voltage is\nproportional totheoutput current because thedevice isoperating asaresistive switch, asshown inFigure 60.\nFigure 60.Dropout Voltage versus Output Current\nDropout voltage isaffected bythedrive strength forthegate ofthepass element, which isnonlinear with respect\ntoVINonthisdevice because oftheinternal charge pump. Dropout voltage increases exponentially when the\ninput voltage approaches themaximum operating voltage.\nInput Voltage\nOutput Voltage\nOutput Voltage in \nnormal regulation.Dropout \nVOUT = VIN - VDOVIN = VOUT(nom) + VDOResponse time for \nLDO to get back into \nregulation.Load current discharges \noutput voltage.Voltage\nTime\n34TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.1.4.2.1 Behavior When Transitioning From Dropout IntoRegulation\nSome applications canhave transients thatplace theLDO intodropout, such asslower ramps onVINforstart-up\norload transients. Aswith many other LDOs, theoutput canovershoot onrecovery from these conditions.\nAramping input supply cancause anLDO toovershoot onstart-up when theslew rate andvoltage levels arein\ntheright range, asshown inFigure 61.This condition issimply avoided byusing anenable signal orby\nincreasing thesoft-start time with CSS/NR .\nFigure 61.Start-Up IntoDropout\n8.1.5 Sequencing Requirements\nThere isnosequencing requirement between theBIAS, IN,andENpins intheTPS7A85A.\n8.1.6 Negatively Biased Output\nThe TPS7A85A output can benegatively biased totheabsolute maximum rating without effecting start-up\ncondition.\n8.1.7 Reverse Current\nAswith most LDOs, excessive reverse current candamage thisdevice.\nReverse current iscurrent that flows through thebody diode onthepass element instead ofthenormal\nconducting channel. This current flow, athigh enough magnitudes, degrades long-term reliability ofthedevice\nresulting from risks ofelectromigration and excess heat being dissipated across thedevice. Ifthecurrent flow\ngets high enough, alatch-up condition canbeentered.\nThis section outlines conditions where excessive current can occur, allofwhich can exceed theabsolute\nmaximum rating ofVOUT>VIN+0.3V:\n•Ifthedevice hasalarge COUTandtheinput supply collapses quickly with little ornoload current,\n•Theoutput isbiased when theinput supply isnotestablished, or\n•Theoutput isbiased above theinput supply.\nIfexcessive reverse current flow isexpected intheapplication, then external protection must beused toprotect\nthedevice. Figure 62shows oneapproach ofprotecting thedevice.\nOUT J A JA IN OUTI T T / R ) (V ( – V )/c113 /c45 /c180 /c61\nJ A JA DT T R P/c113 /c61 /c43 /c180\nD IN OUT OUT ) P (V – V I/c61 /c180\nTI DeviceIN OUT\nGNDCOUT CINSchottky Diode\nInternal Body Diode\nCopyright © 2016, Texas Instruments Incorporated\n35TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedFigure 62.Example Circuit forReverse Current Protection Using aSchottky Diode\n8.1.8 Power Dissipation (PD)\nCircuit reliability demands thatproper consideration isgiven todevice power dissipation, location ofthecircuit on\ntheprinted circuit board (PCB), andcorrect sizing ofthethermal plane. The PCB area around theregulator must\nbeasfreeaspossible ofother heat-generating devices thatcause added thermal stresses.\nAsafirst-order approximation, power dissipation intheregulator depends ontheinput-to-output voltage\ndifference andload conditions. PDcanbeapproximated using Equation 11:\n(11)\nPower dissipation can beminimized, and thus greater efficiency achieved, byproper selection ofthesystem\nvoltage rails. The minimum input tooutput voltage differential isobtained byproperly selecting thesystem\nvoltage rails. The lowdropout ofthedevice allows formaximum efficiency across awide range ofoutput\nvoltages.\nThemain heat conduction path forthedevice isthrough thethermal padonthepackage. Asaresult, thethermal\npadmust besoldered toacopper padarea under thedevice. This padarea contains anarray ofplated vias that\nconduct heat toanyinner plane areas ortoabottom-side copper plane.\nThe maximum power dissipation determines themaximum allowable junction temperature (TJ)forthedevice.\nPower dissipation andjunction temperature aremost often related bythejunction-to-ambient thermal resistance\n(RθJA)ofthecombined PCB, device package, and thetemperature oftheambient air(TA),according to\nEquation 12.Theequation isrearranged foroutput current inEquation 13.\n(12)\n(13)\nUnfortunately, thisthermal resistance (RθJA)ishighly dependent ontheheat-spreading capability built intothe\nparticular PCB design, which varies according tothetotal copper area, copper weight, andlocation oftheplanes.\nThe RθJArecorded inthevtable isdetermined bytheJEDEC standard, PCB, andcopper-spreading area, andis\nonly used asarelative measure ofpackage thermal performance. Forawell-designed thermal layout, RθJAisthe\nsum oftheVQFN package junction-to-case (bottom) thermal resistance (RθJCbot)plus thethermal resistance\ncontribution bythePCB copper.\nRated Output \nCurrentOutput Current Limited \nby DropoutOutput Current Limited by Thermals\nLimited by \nMinimum V INLimited by \nMaximum V IN\nVIN ± VOUT (V)Output Current (A)\n/c89\n/c89 /c89 /c180JT J T JT D: T = T + P /c89 /c180\nJB J B JB D: T = T + P\n36TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.1.8.1 Estimating Junction Temperature\nThe JEDEC standard now recommends theuseofpsi(Ψ)thermal metrics toestimate thejunction temperatures\noftheLDO when in-circuit onatypical PCB board application. These metrics arenotreferencing thermal\nresistances, butrather offer practical andrelative means ofestimating junction temperatures. These psimetrics\naredetermined tobesignificantly independent ofthecopper-spreading area. The keythermal metrics (ΨJTand\nΨJB)areshown inandareused inaccordance with Equation 14.\nwhere:\n•PDisthepower dissipated asexplained in\n•TTisthetemperature atthecenter-top ofthedevice package, and\n•TBisthePCB surface temperature measured 1mmfrom thedevice package andcentered onthepackage\nedge (14)\n8.1.8.2 Recommended Area forContinuous Operation (RACO)\nThe operational area ofanLDO islimited bythedropout voltage, output current, junction temperature, andinput\nvoltage. The recommended area forcontinuous operation foralinear regulator can beseparated into the\nfollowing parts, asshown inFigure 63:\n•Limited bydropout: Dropout voltage limits theminimum differential voltage between theinput andtheoutput\n(VIN–VOUT)atagiven output current level; seeDropout Voltage (VDO)formore details.\n•Limited byrated output current: The rated output current limits themaximum recommended output current\nlevel. Exceeding thisrating causes thedevice tofalloutofspecification.\n•Limited bythermals: Theshape oftheslope iscalculated byEquation 14.Theslope isnonlinear because the\njunction temperature oftheLDO iscontrolled bythepower dissipation across theLDO. Asaresult, when\nVIN–VOUTincreases, theoutput current must decrease toensure thattherated junction temperature ofthe\ndevice isnotexceeded. Exceeding thisrating cancause thedevice tofalloutofspecifications andreduces\nlong-term reliability.\n•Limited byVINrange: Therated input voltage range governs both theminimum andmaximum ofVIN–VOUT.\nFigure 63.Continuous Operation Slope Region Description\nVIN - VOUT (V)Output Current (A)\n00.20.40.60.811.21.4 1.60123456\nD001 fig6TA = +40°C\nTA = +55°C\nTA = +70°CTA = +85°C\nRACO at T A = +85°C\nVIN - VOUT (V)Output Current (A)\n00.20.40.60.811.21.4 1.60123456\nD001 fig6TA = +40°C\nTA = +55°C\nTA = +70°CTA = +85°C\nRACO at T A = +85°C\nVIN - VOUT (V)Output Current (A)\n00.20.40.60.811.21.4 1.60123456\nD001 fig6TA = +40°C\nTA = +55°C\nTA = +70°CTA = +85°C\nRACO at T A = +85°C\nVIN - VOUT (V)Output Current (A)\n00.20.40.60.811.21.4 1.60123456\nD001 fig6TA = +40°C\nTA = +55°C\nTA = +70°CTA = +85°C\nRACO at T A = +85°C\nVIN - VOUT (V)Output Current (A)\n00.20.40.60.811.21.4 1.60123456\nD001 fig5TA = +40°C\nTA = +55°C\nTA = +70°CTA = +85°C\nRACO at T A = +85°C\nVIN - VOUT (V)Output Current (A)\n00.20.40.60.811.21.4 1.60123456\nD001 fig6TA = +40°C\nTA = +55°C\nTA = +70°CTA = +85°C\nRACO at T A = +85°C\n37TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedFigure 64toFigure 69show therecommended area ofoperation curves forthisdevice onaJEDEC-standard,\nhigh-K board with aRθJA=43.4°C/W, asshown in.\nFigure 64.Recommended Area forContinuous Operation\nforVOUT=0.9VFigure 65.Recommended Area forContinuous Operation\nforVOUT=1.2V\nFigure 66.Recommended Area forContinuous Operation\nforVOUT=1.8VFigure 67.Recommended Area forContinuous Operation\nforVOUT=2.5V\nFigure 68.Recommended Area forContinuous Operation\nforVOUT=3.3VFigure 69.Recommended Area forContinuous Operation\nforVOUT=5V\nOUT no ( m / ) NR SS V V 0.1 V 0.8 V 0.1 V 0.9 V /c61 /c43 /c61 /c43 /c61\nTPS7A85A\nGND 50 mV100 mV200 mV400 mV800 mV1.6 VBIAS IN\nEN\nNR/SS OUTPG\nSNS\nFBCFFRPG\nCOUT0.9 VOUT\nTo Digital \nLoadCIN1.4 VIN\nCNR/SSCBIAS\nBias \nSupply\nANYOUT\nUsed to set \nvoltage\nCopyright © 2017, Texas Instruments Incorporated\n38TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated8.2 Typical Applications\n8.2.1 Low-Input, Low-Output (LILO) Voltage Conditions\nThe TPS7A85A device uses theANY-OUT configuration toregulate a4-Aload requiring good PSRR athigh\nfrequency with low-noise at0.9Vusing a1.2-V input voltage and a5-Vbias supply. The schematic forthis\ntypical application circuit isshown inFigure 70.\nFigure 70.TPS7A85A Typical Application\n8.2.1.1 Design Requirements\nForthisdesign example, usetheparameters listed inTable 13astheinput parameters.\nTable 13.Design Parameters\nPARAMETER DESIGN REQUIREMENT\nInput voltage 1.4V,±3%,provided bythedc-dc converter switching at500kHz\nBias voltage 5V,±5%\nOutput voltage 0.9V,±1%\nOutput current 4A(maximum), 100mA(minimum)\nRMS noise, 10Hzto100kHz <10µVRMS\nPSRR at500kHz >40dB\nStart-up time <25ms\n8.2.1.2 Detailed Design Procedure\nAt4A,thedropout oftheTPS7A85A has240-mV maximum dropout over temperature, andaresult, a400-mV\nheadroom issufficient foroperation over input and output voltage accuracy. The bias railisprovided forbetter\nperformance fortheLILO conditions. The PSRR isgreater than 40dBinthese conditions, andnoise isless than\n10µVRMS,aslisted inTable 13.\nTheANY-OUT internal resistor network isused formaximum accuracy.\nThe 100mV pinisgrounded toachieve 0.9Vontheoutput. The voltage value of100mVisadded tothe0.8-V\ninternal reference voltage forVOUT(nom) equal to0.9V,asshown inEquation 15.\n(15)\nTime (ms)Output Current (A)\nAC-Coupled Output Voltage (mV)\n0 0.5 1 1.5 20 -502.5 -255 07.5 2510 50\nOutput Current\nVOUT = 0.9 V\nVOUT = 1.2 V\nVOUT = 1.8 V\nTime (ms)Voltage (V)\n051015202530354045 50-0.200.20.40.60.811.2\nVEN\nVOUT, CNR/SS = 0 nF\nVOUT, CNR/SS = 10 nF\nVOUT, CNR/SS = 47 nF\nVOUT, CNR/SS = 100 nF\nSS NR/SS NR/SS NR/SSt (V C ) / I/c61 /c180\n39TPS7A85A\nwww.ti.com SBVS313 –JUNE 2017\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments IncorporatedInput and output capacitors are selected inaccordance with External Component Selection .Ceramic\ncapacitances of47µFfortheinput andone47-µFcapacitor inparallel with two10-µFcapacitors fortheoutput\nareselected.\nTosatisfy therequired start-up time andstillmaintain low-noise performance, a100-nF CNR/SS isselected. This\nvalue iscalculated with Equation 16.\n(16)\nAtthe4-Amaximum load, theinternal power dissipation is2Wandcorresponds toa7°Cjunction temperature\nrise fortheRGR package onastandard JEDEC board. With an55°Cmaximum ambient temperature, the\njunction temperature isat62°C.Tofurther minimize noise, afeed-forward capacitance (CFF)of10nFisselected.\n8.2.1.3 Application Curves\nFigure 71.Output Load Transient Response Figure 72.Output Start-Up Response\n9Power-Supply Recommendations\nTheTPS7A85A device isdesigned tooperate from aninput voltage supply range from 1.1Vto6.5V.Iftheinput\nsupply isless than 1.4V,then abias railofatleast 3Vmust beused. The input voltage range provides\nadequate headroom forthedevice tohave aregulated output. This input supply must bewell-regulated. Ifthe\ninput supply isnoisy, additional input capacitors with lowESR may help improve output noise performance.\n10Layout\n10.1 Layout Guidelines\nForbest overall performance, place allcircuit components onthesame side ofthecircuit board andasnear as\npractical totherespective LDO pinconnections. Place ground return connections totheinput and output\ncapacitor, andtotheLDO ground pinasclose aspossible toeach other, connected byawide, component-side,\ncopper surface. The useofvias andlong traces totheinput andoutput capacitors isstrongly discouraged and\nnegatively affects system performance. The grounding and layout scheme shown inFigure 73minimizes\ninductive parasitics, and asaresult, reduces load-current transients, minimizes noise, and increases circuit\nstability.\nTIrecommends aground reference plane embedded inthePCB itself orlocated onthebottom side ofthePCB\nopposite thecomponents. This reference plane serves toensure accuracy oftheoutput voltage, shield noise,\nand behaves similarly toathermal plane tospread (orsink) heat from theLDO device when connected tothe\nthermal pad. Inmost applications, thisground plane isnecessary tomeet thermal requirements.\n7\n20256 10\n161511\n14138\n39\n12 4\n1718 19150mV\nPG\nSNSFB100mv200mVGND400mV800mV\nOUT1.6V\nBIAS\nENNR/SS\nIN\nOUTOUTGNDININThermal Pad\nVias used for application purposes.Output Power Plane Input Power Plane\nPower Ground PlaneGround Plane for Thermal Relief and Signal \nGround\nTo Signal Ground\nTo LoadPG OutputTo PG Pullup Supply\nTo Signal GroundTo Bias Supply\nEnable SignalCBIAS\nCIN COUTCNR/SS\nCFFR1R2RPG\n40TPS7A85A\nSBVS313 –JUNE 2017 www.ti.com\nProduct Folder Links: TPS7A85ASubmit Documentation Feedback Copyright ©2017, Texas Instruments Incorporated10.2 Layout Example\nFigure 73.Example Layout\nPACKAGE OPTION ADDENDUM\nwww.ti.com 28-Sep-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS7A8500ARGRR ACTIVE VQFN RGR 203000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 8500A\nTPS7A8500ARGRT ACTIVE VQFN RGR 20250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 8500A\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 28-Sep-2021\nAddendum-Page 2 \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS7A8500ARGRR VQFN RGR 203000 330.0 12.43.753.751.158.012.0 Q2\nTPS7A8500ARGRT VQFN RGR 20250 180.0 12.43.753.751.158.012.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 20-Jun-2017\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS7A8500ARGRR VQFN RGR 203000 367.0 367.0 35.0\nTPS7A8500ARGRT VQFN RGR 20250 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 20-Jun-2017\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGR 20\nPLASTIC QUAD FLATPACK - NO LEAD 3.5 x 3.5, 0.5 mm pitch\n4228482/A\nwww.ti.comPACKAGE OUTLINE\nC3.65\n3.35\n3.653.35\n1.00.8\n0.050.00\n2X 2\n16X 0.52X 2\n20X 0.50.320X 0.300.182.05 0.1(DIM A) TYPVQFN - 1 mm max height RGR0020A\nPLASTIC QUAD FLATPACK - NO LEAD\n4219031/B   04/2022SIDE WALL \nMETAL THICKNESS\nDIM A\nOPTION 1\nOPTION 2\n0.1 0.2\n0.08 C\n0.1 C A B\n0.05\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.PIN 1 INDEX AREA\nSEATING PLANE\nPIN 1 IDSYMM\nEXPOSED\nTHERMAL PAD\nSYMM\n156 10\n11\n15\n16 2021A B\nwww.ti.comEXAMPLE BOARD LAYOUT\n16X (0.5)\n(0.775)\n(0.775)(0.2) TYP\nVIA(R0.05) TYP\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND20X (0.6)\n20X (0.24)\n(3.3)(3.3)(2.05)(2.05)VQFN - 1 mm max height RGR0020A\nPLASTIC QUAD FLATPACK - NO LEAD\n4219031/B   04/2022\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SYMM\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 20XSEE SOLDER MASKDETAIL\n1\n5\n6 10111516 20\n21\nMETAL EDGE\nSOLDER MASKOPENINGEXPOSED METALMETAL UNDERSOLDER MASK\nSOLDER MASKOPENING\nEXPOSED\nMETAL\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK DEFINED\nSOLDER MASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n20X (0.6)\n20X (0.24)\n16X (0.5)\n(3.3)(3.3)(0.56) TYP\n(0.56) TYP\n4X (0.92)\n4X (0.92)(R0.05) TYPVQFN - 1 mm max height RGR0020A\nPLASTIC QUAD FLATPACK - NO LEAD\n4219031/B   04/2022\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 MM THICK STENCIL\nSCALE: 20X\n \nEXPOSED PAD 21\n81% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGESYMMSYMM 1\n5\n6 10111516 20\n21\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS7A8500ARGRT

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 1.1V to 6.5V (with BIAS: 1.1V to 6.5V)
  - Output Voltage Range: 0.8V to 5.1V (adjustable)
  - Dropout Voltage: 150mV (typical at 4A)

- **Current Ratings:**
  - Output Current: Up to 4A

- **Power Consumption:**
  - Quiescent Current (IQ): 2.8mA to 6mA (depending on input voltage and load)

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to +125°C

- **Package Type:**
  - VQFN (20 pins), dimensions: 3.5mm x 3.5mm

- **Special Features:**
  - Low Noise: 4.4μVRMS at 0.8V output
  - High Accuracy: 0.75% maximum over line, load, and temperature
  - Adjustable Soft-Start In-Rush Control
  - Open-Drain Power-Good (PG) Output
  - Power-Supply Ripple Rejection: 40dB at 500kHz
  - Stable with a 47μF or larger ceramic output capacitor

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E

#### Description:
The **TPS7A8500ARGRT** is a high-performance, low-dropout (LDO) linear voltage regulator designed to provide a stable output voltage with low noise and high accuracy. It is capable of sourcing up to 4A of output current while maintaining a low dropout voltage, making it suitable for applications requiring efficient power management. The device features an adjustable output voltage range and can be configured for low-input, low-output (LILO) voltage conditions, which is particularly beneficial for powering sensitive digital loads.

#### Typical Applications:
- **Digital Loads:** Ideal for powering high-speed digital circuits such as FPGAs, DSPs, and ASICs.
- **Instrumentation and Medical Devices:** Provides clean and stable power for sensitive measurement and medical equipment.
- **High-Speed Analog Circuits:** Suitable for applications involving VCOs, ADCs, DACs, and LVDS.
- **Imaging Systems:** Used in CMOS sensors and video ASICs where low noise is critical.
- **Test and Measurement Equipment:** Ensures accurate performance in various testing scenarios.

The TPS7A8500ARGRT is particularly advantageous in applications where low noise and high power supply rejection are essential, making it a preferred choice for demanding electronic designs.