Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4a32bf90627d4cb3b6b571afd6deecf3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot factorial_CU_DP_wrap_tb_behav xil_defaultlib.factorial_CU_DP_wrap_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.factorial_CU
Compiling module xil_defaultlib.cnt_down
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.factorial_DP
Compiling module xil_defaultlib.factorial_CU_DP_wrap
Compiling module xil_defaultlib.factorial_CU_DP_wrap_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot factorial_CU_DP_wrap_tb_behav
