
*** Running vivado
    with args -log pipeline_cpu_display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipeline_cpu_display.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pipeline_cpu_display.tcl -notrace
Command: synth_design -top pipeline_cpu_display -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 404.496 ; gain = 102.609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipeline_cpu_display' [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/pipeline_cpu_display.v:8]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [E:/Software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:619]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (1#1) [E:/Software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:619]
INFO: [Synth 8-6157] synthesizing module 'pipeline_cpu' [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/pipeline_cpu.v:9]
INFO: [Synth 8-6157] synthesizing module 'fetch' [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/fetch.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (2#1) [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/fetch.v:9]
INFO: [Synth 8-6157] synthesizing module 'decode' [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/decode.v:8]
INFO: [Synth 8-6155] done synthesizing module 'decode' (3#1) [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/decode.v:8]
INFO: [Synth 8-6157] synthesizing module 'exe' [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/exe.v:8]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/alu.v:8]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/alu.v:8]
INFO: [Synth 8-6157] synthesizing module 'multiply' [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/multiply.v:8]
INFO: [Synth 8-6155] done synthesizing module 'multiply' (6#1) [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/multiply.v:8]
INFO: [Synth 8-6155] done synthesizing module 'exe' (7#1) [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/exe.v:8]
WARNING: [Synth 8-689] width (155) of port connection 'EXE_MEM_bus' does not match port width (156) of module 'exe' [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/pipeline_cpu.v:284]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/mem.v:8]
INFO: [Synth 8-226] default block is never used [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/mem.v:92]
INFO: [Synth 8-226] default block is never used [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/mem.v:110]
INFO: [Synth 8-6155] done synthesizing module 'mem' (8#1) [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/mem.v:8]
INFO: [Synth 8-6157] synthesizing module 'wb' [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/wb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'wb' (9#1) [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/wb.v:10]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [D:/Code/Verilog/cjl/pipeline_cpu_optimize.runs/synth_1/.Xil/Vivado-11180-Ming/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (10#1) [D:/Code/Verilog/cjl/pipeline_cpu_optimize.runs/synth_1/.Xil/Vivado-11180-Ming/realtime/inst_rom_stub.v:6]
WARNING: [Synth 8-350] instance 'inst_rom_module' of module 'inst_rom' requires 5 connections, but only 3 given [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/pipeline_cpu.v:336]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/regfile.v:8]
WARNING: [Synth 8-6014] Unused sequential element rf_reg[0] was removed.  [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/regfile.v:31]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (11#1) [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/regfile.v:8]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [D:/Code/Verilog/cjl/pipeline_cpu_optimize.runs/synth_1/.Xil/Vivado-11180-Ming/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (12#1) [D:/Code/Verilog/cjl/pipeline_cpu_optimize.runs/synth_1/.Xil/Vivado-11180-Ming/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_cpu' (13#1) [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/pipeline_cpu.v:9]
INFO: [Synth 8-6157] synthesizing module 'lcd_module' [D:/Code/Verilog/cjl/pipeline_cpu_optimize.runs/synth_1/.Xil/Vivado-11180-Ming/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lcd_module' (14#1) [D:/Code/Verilog/cjl/pipeline_cpu_optimize.runs/synth_1/.Xil/Vivado-11180-Ming/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_cpu_display' (15#1) [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/pipeline_cpu_display.v:8]
WARNING: [Synth 8-3331] design wb has unconnected port MEM_WB_bus_r[32]
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[4]
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[3]
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[2]
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[1]
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[0]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[31]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[30]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[29]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[28]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[27]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[26]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[25]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[24]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[23]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[22]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[21]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[20]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[19]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[18]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[17]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[16]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[15]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[14]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[13]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[12]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[11]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[10]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[1]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 460.895 ; gain = 159.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 460.895 ; gain = 159.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 460.895 ; gain = 159.008
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'cpu/data_ram_module'
Finished Parsing XDC File [d:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'cpu/data_ram_module'
Parsing XDC File [d:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/ip/inst_rom/inst_rom/inst_rom_in_context.xdc] for cell 'cpu/inst_rom_module'
Finished Parsing XDC File [d:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/ip/inst_rom/inst_rom/inst_rom_in_context.xdc] for cell 'cpu/inst_rom_module'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 851.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 851.219 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 851.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 851.219 ; gain = 549.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 851.219 ; gain = 549.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu/data_ram_module. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu/inst_rom_module. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 851.219 ; gain = 549.332
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rf_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display_name" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 851.219 ; gain = 549.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     30 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              168 Bit    Registers := 1     
	              155 Bit    Registers := 1     
	              119 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 38    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 35    
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 36    
	   4 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pipeline_cpu_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   2 Input      5 Bit        Muxes := 3     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module multiply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module exe 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module mem 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module pipeline_cpu 
Detailed RTL Component Info : 
+---Registers : 
	              168 Bit    Registers := 1     
	              155 Bit    Registers := 1     
	              119 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[4]
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[3]
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[2]
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[1]
WARNING: [Synth 8-3331] design decode has unconnected port WB_wdest[0]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[31]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[30]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[29]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[28]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[27]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[26]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[25]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[24]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[23]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[22]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[21]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[20]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[19]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[18]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[17]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[16]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[15]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[14]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[13]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[12]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[11]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[10]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[1]
WARNING: [Synth 8-3331] design pipeline_cpu has unconnected port mem_addr[0]
INFO: [Synth 8-3886] merging instance 'cpu/WB_module/cause_exc_code_r_reg[0]' (FDRE) to 'cpu/WB_module/cause_exc_code_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/WB_module/cause_exc_code_r_reg[1]' (FDRE) to 'cpu/WB_module/cause_exc_code_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/WB_module/cause_exc_code_r_reg[2]' (FDRE) to 'cpu/WB_module/cause_exc_code_r_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cpu/WB_module/\cause_exc_code_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu/WB_module/\cause_exc_code_r_reg[4] )
INFO: [Synth 8-3886] merging instance 'display_name_reg[5]' (FDS) to 'display_name_reg[13]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[6]' (FDR) to 'display_name_reg[14]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[7]' (FDR) to 'display_name_reg[9]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[9]' (FDR) to 'display_name_reg[15]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[15]' (FDR) to 'display_name_reg[23]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[21]' (FDR) to 'display_name_reg[29]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[22]' (FDS) to 'display_name_reg[30]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[23]' (FDR) to 'display_name_reg[31]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[27]' (FDR) to 'display_name_reg[28]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[29]' (FDR) to 'display_name_reg[37]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[30]' (FDS) to 'display_name_reg[38]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[31]' (FDR) to 'display_name_reg[39]'
INFO: [Synth 8-3886] merging instance 'display_name_reg[33]' (FDS) to 'display_name_reg[36]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display_name_reg[39] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 851.219 ; gain = 549.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 851.219 ; gain = 549.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 853.332 ; gain = 551.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 939.582 ; gain = 637.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \cpu/inst_rom_module  has unconnected pin dina[0]
WARNING: [Synth 8-5410] Found another clock driver cpu_clk_cg:O [D:/Code/Verilog/cjl/pipeline_cpu_optimize.srcs/sources_1/new/pipeline_cpu_display.v:50]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 939.582 ; gain = 637.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 939.582 ; gain = 637.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 939.582 ; gain = 637.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 939.582 ; gain = 637.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 939.582 ; gain = 637.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 939.582 ; gain = 637.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |lcd_module    |         1|
|2     |inst_rom      |         1|
|3     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |data_ram   |     1|
|2     |inst_rom   |     1|
|3     |lcd_module |     1|
|4     |BUFG       |     1|
|5     |BUFGCE     |     1|
|6     |CARRY4     |    84|
|7     |LUT1       |   132|
|8     |LUT2       |    64|
|9     |LUT3       |   182|
|10    |LUT4       |   154|
|11    |LUT5       |   483|
|12    |LUT6       |  1436|
|13    |MUXF7      |   300|
|14    |FDRE       |  1867|
|15    |FDSE       |    30|
|16    |IBUF       |     3|
|17    |OBUF       |     8|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------+-------------+------+
|      |Instance              |Module       |Cells |
+------+----------------------+-------------+------+
|1     |top                   |             |  4888|
|2     |  cpu                 |pipeline_cpu |  4700|
|3     |    EXE_module        |exe          |   731|
|4     |      multiply_module |multiply     |   717|
|5     |    IF_module         |fetch        |   629|
|6     |    MEM_module        |mem          |     8|
|7     |    WB_module         |wb           |   250|
|8     |    rf_module         |regfile      |  2225|
+------+----------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 939.582 ; gain = 637.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 33 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 939.582 ; gain = 247.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 939.582 ; gain = 637.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 385 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 939.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 63 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 939.582 ; gain = 649.195
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 939.582 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Code/Verilog/cjl/pipeline_cpu_optimize.runs/synth_1/pipeline_cpu_display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipeline_cpu_display_utilization_synth.rpt -pb pipeline_cpu_display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 21:00:34 2024...
