LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY ALU IS
PORT( Op_code : IN STD_LOGIC_VECTOR( 2 DOWNTO 0 );
A, B : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
Y : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 ) );
END ALU;


-- Architecture 
architecture behavioral of ALU is 
signal data : unsigned(31 downto 0 );
begin
ALu_process : process (Op_code,A,B) 
begin
case_Alu : case Op_code is 

     when "000" =>
     data <= unsigned(A) ;
     when "001" =>
     data <=   unsigned(A) + unsigned(B);
     when "010" =>      
     data <=   unsigned(A) - unsigned(B);
     when "011" =>
     data <=  unsigned(A) and unsigned(B);
     when "100" =>
     data <=  unsigned(A) or unsigned(B);
     when "101" =>
     data <=   unsigned(A)+1;
     when "110" =>
     data <= unsigned(B)-1; 
     when "111" =>
     data <= unsigned(B);
     when others =>
     data <= x"fffffffff";
end case case_Alu;
Y <= std_logic_vector(data);
end process ALu_process;
end architecture behavioral;