#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Sep 15 16:49:07 2023
# Process ID: 20420
# Current directory: c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex
# Command line: vivado.exe -notrace -source c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/xcvr_fmc216/xcvr_fmc216_ex.tcl
# Log file: c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/vivado.log
# Journal file: c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex\vivado.jou
# Running On: DESKTOP-A0RH3KH, OS: Windows, CPU Frequency: 3398 MHz, CPU Physical cores: 6, Host memory: 34266 MB
#-----------------------------------------------------------
start_gui
source c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/vivado/vc707_fmc216_vivado.gen/sources_1/ip/xcvr_fmc216/xcvr_fmc216_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1558.512 ; gain = 0.000
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'xcvr_fmc216'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'xcvr_fmc216'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'xcvr_fmc216'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'xcvr_fmc216'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: tcl/set_top.tcl
INFO: [open_example_project] Sourcing extension script: xcvr_fmc216/tcl/xci.tcl
update_compile_order: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1558.512 ; gain = 0.000
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.ip_user_files/sim_scripts/xcvr_fmc216/xsim/xcvr_fmc216.sh'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.ip_user_files/sim_scripts/xcvr_fmc216/xsim/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.ip_user_files/sim_scripts/xcvr_fmc216/modelsim/xcvr_fmc216.sh'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.ip_user_files/sim_scripts/xcvr_fmc216/modelsim/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.ip_user_files/sim_scripts/xcvr_fmc216/questa/xcvr_fmc216.sh'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.ip_user_files/sim_scripts/xcvr_fmc216/questa/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.ip_user_files/sim_scripts/xcvr_fmc216/xcelium/xcvr_fmc216.sh'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.ip_user_files/sim_scripts/xcvr_fmc216/xcelium/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.ip_user_files/sim_scripts/xcvr_fmc216/vcs/xcvr_fmc216.sh'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.ip_user_files/sim_scripts/xcvr_fmc216/vcs/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.ip_user_files/sim_scripts/xcvr_fmc216/riviera/xcvr_fmc216.sh'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.ip_user_files/sim_scripts/xcvr_fmc216/riviera/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.ip_user_files/sim_scripts/xcvr_fmc216/activehdl/xcvr_fmc216.sh'
INFO: [SIM-utils-43] Exported 'C:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.ip_user_files/sim_scripts/xcvr_fmc216/activehdl/v7ht.tcl'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z045ffg900-2
Top: xcvr_fmc216_exdes
INFO: [Device 21-403] Loading part xc7z045ffg900-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1792.438 ; gain = 233.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xcvr_fmc216_exdes' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:101]
INFO: [Synth 8-3491] module 'xcvr_fmc216' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/.Xil/Vivado-20420-DESKTOP-A0RH3KH/realtime/xcvr_fmc216_stub.vhdl:5' bound to instance 'xcvr_fmc216_support_i' of component 'xcvr_fmc216' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:2109]
INFO: [Synth 8-638] synthesizing module 'xcvr_fmc216' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/.Xil/Vivado-20420-DESKTOP-A0RH3KH/realtime/xcvr_fmc216_stub.vhdl:393]
INFO: [Synth 8-113] binding component instance 'IBUFDS_DRP_CLK' to cell 'IBUFDS' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:2740]
INFO: [Synth 8-113] binding component instance 'DRP_CLK_BUFG' to cell 'BUFG' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:2748]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
INFO: [Synth 8-3491] module 'xcvr_fmc216_GT_FRAME_GEN' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_gen.vhd:73' bound to instance 'gt0_frame_gen' of component 'xcvr_fmc216_GT_FRAME_GEN' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:2958]
INFO: [Synth 8-638] synthesizing module 'xcvr_fmc216_GT_FRAME_GEN' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_gen.vhd:91]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xcvr_fmc216_GT_FRAME_GEN' (1#1) [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_gen.vhd:91]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
INFO: [Synth 8-3491] module 'xcvr_fmc216_GT_FRAME_GEN' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_gen.vhd:73' bound to instance 'gt1_frame_gen' of component 'xcvr_fmc216_GT_FRAME_GEN' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:2977]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
INFO: [Synth 8-3491] module 'xcvr_fmc216_GT_FRAME_GEN' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_gen.vhd:73' bound to instance 'gt2_frame_gen' of component 'xcvr_fmc216_GT_FRAME_GEN' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:2996]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
INFO: [Synth 8-3491] module 'xcvr_fmc216_GT_FRAME_GEN' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_gen.vhd:73' bound to instance 'gt3_frame_gen' of component 'xcvr_fmc216_GT_FRAME_GEN' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:3015]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
INFO: [Synth 8-3491] module 'xcvr_fmc216_GT_FRAME_GEN' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_gen.vhd:73' bound to instance 'gt4_frame_gen' of component 'xcvr_fmc216_GT_FRAME_GEN' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:3034]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
INFO: [Synth 8-3491] module 'xcvr_fmc216_GT_FRAME_GEN' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_gen.vhd:73' bound to instance 'gt5_frame_gen' of component 'xcvr_fmc216_GT_FRAME_GEN' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:3053]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
INFO: [Synth 8-3491] module 'xcvr_fmc216_GT_FRAME_GEN' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_gen.vhd:73' bound to instance 'gt6_frame_gen' of component 'xcvr_fmc216_GT_FRAME_GEN' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:3072]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
INFO: [Synth 8-3491] module 'xcvr_fmc216_GT_FRAME_GEN' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_gen.vhd:73' bound to instance 'gt7_frame_gen' of component 'xcvr_fmc216_GT_FRAME_GEN' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:3091]
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 4 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter COMMA_DOUBLE bound to: 16'b0000010010111100 
	Parameter START_OF_PACKET_CHAR bound to: 32'b00000110000001010000010010111100 
INFO: [Synth 8-3491] module 'xcvr_fmc216_GT_FRAME_CHECK' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_check.vhd:75' bound to instance 'gt0_frame_check' of component 'xcvr_fmc216_GT_FRAME_CHECK' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:3132]
INFO: [Synth 8-638] synthesizing module 'xcvr_fmc216_GT_FRAME_CHECK' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_check.vhd:119]
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 4 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter CHANBOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter COMMA_DOUBLE bound to: 16'b0000010010111100 
	Parameter START_OF_PACKET_CHAR bound to: 100992188 - type: integer 
INFO: [Synth 8-113] binding component instance 'rx_chanbond_reg_0' to cell 'FD' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_check.vhd:531]
INFO: [Synth 8-226] default block is never used [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_check.vhd:647]
WARNING: [Synth 8-6014] Unused sequential element rx_chanbond_seq_r3_reg was removed.  [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_check.vhd:391]
INFO: [Synth 8-3936] Found unconnected internal register 'rx_data_ram_r_reg' and it is trimmed from '80' to '48' bits. [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_check.vhd:713]
WARNING: [Synth 8-6014] Unused sequential element RXENMCOMMADET_OUT_reg was removed.  [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_check.vhd:578]
WARNING: [Synth 8-6014] Unused sequential element RX_ENCHAN_SYNC_OUT_reg was removed.  [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_check.vhd:594]
INFO: [Synth 8-256] done synthesizing module 'xcvr_fmc216_GT_FRAME_CHECK' (2#1) [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_check.vhd:119]
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 4 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter COMMA_DOUBLE bound to: 16'b0000010010111100 
	Parameter START_OF_PACKET_CHAR bound to: 32'b00000110000001010000010010111100 
INFO: [Synth 8-3491] module 'xcvr_fmc216_GT_FRAME_CHECK' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_check.vhd:75' bound to instance 'gt1_frame_check' of component 'xcvr_fmc216_GT_FRAME_CHECK' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:3170]
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 4 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter COMMA_DOUBLE bound to: 16'b0000010010111100 
	Parameter START_OF_PACKET_CHAR bound to: 32'b00000110000001010000010010111100 
INFO: [Synth 8-3491] module 'xcvr_fmc216_GT_FRAME_CHECK' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_check.vhd:75' bound to instance 'gt2_frame_check' of component 'xcvr_fmc216_GT_FRAME_CHECK' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:3208]
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 4 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter COMMA_DOUBLE bound to: 16'b0000010010111100 
	Parameter START_OF_PACKET_CHAR bound to: 32'b00000110000001010000010010111100 
INFO: [Synth 8-3491] module 'xcvr_fmc216_GT_FRAME_CHECK' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_check.vhd:75' bound to instance 'gt3_frame_check' of component 'xcvr_fmc216_GT_FRAME_CHECK' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:3246]
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 4 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter COMMA_DOUBLE bound to: 16'b0000010010111100 
	Parameter START_OF_PACKET_CHAR bound to: 32'b00000110000001010000010010111100 
INFO: [Synth 8-3491] module 'xcvr_fmc216_GT_FRAME_CHECK' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_check.vhd:75' bound to instance 'gt4_frame_check' of component 'xcvr_fmc216_GT_FRAME_CHECK' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:3284]
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 4 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter COMMA_DOUBLE bound to: 16'b0000010010111100 
	Parameter START_OF_PACKET_CHAR bound to: 32'b00000110000001010000010010111100 
INFO: [Synth 8-3491] module 'xcvr_fmc216_GT_FRAME_CHECK' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_check.vhd:75' bound to instance 'gt5_frame_check' of component 'xcvr_fmc216_GT_FRAME_CHECK' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:3322]
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 4 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter COMMA_DOUBLE bound to: 16'b0000010010111100 
	Parameter START_OF_PACKET_CHAR bound to: 32'b00000110000001010000010010111100 
INFO: [Synth 8-3491] module 'xcvr_fmc216_GT_FRAME_CHECK' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_check.vhd:75' bound to instance 'gt6_frame_check' of component 'xcvr_fmc216_GT_FRAME_CHECK' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:3360]
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 4 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter COMMA_DOUBLE bound to: 16'b0000010010111100 
	Parameter START_OF_PACKET_CHAR bound to: 32'b00000110000001010000010010111100 
INFO: [Synth 8-3491] module 'xcvr_fmc216_GT_FRAME_CHECK' declared at 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_gt_frame_check.vhd:75' bound to instance 'gt7_frame_check' of component 'xcvr_fmc216_GT_FRAME_CHECK' [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:3398]
INFO: [Synth 8-256] done synthesizing module 'xcvr_fmc216_exdes' (3#1) [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/sources_1/imports/example_design/xcvr_fmc216_exdes.vhd:101]
WARNING: [Synth 8-7129] Port INC_IN in module xcvr_fmc216_GT_FRAME_CHECK is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1885.840 ; gain = 327.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1893.723 ; gain = 335.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1893.723 ; gain = 335.211
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.gen/sources_1/ip/xcvr_fmc216/xcvr_fmc216.dcp' for cell 'xcvr_fmc216_support_i'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1901.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.gen/sources_1/ip/xcvr_fmc216/xcvr_fmc216.xdc] for cell 'xcvr_fmc216_support_i/U0'
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.gen/sources_1/ip/xcvr_fmc216/xcvr_fmc216.xdc] for cell 'xcvr_fmc216_support_i/U0'
Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/constrs_1/imports/example_design/xcvr_fmc216_exdes.xdc]
Finished Parsing XDC File [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/constrs_1/imports/example_design/xcvr_fmc216_exdes.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/4dsp_test/zc706_fmc216/output/vc707_fmc216_vivado/xcvr_fmc216_ex/xcvr_fmc216_ex.srcs/constrs_1/imports/example_design/xcvr_fmc216_exdes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xcvr_fmc216_exdes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xcvr_fmc216_exdes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1994.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  FD => FDRE: 8 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2211.555 ; gain = 653.043
37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2211.555 ; gain = 653.043
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 17:22:25 2023...
