$date
	Thu May 19 22:27:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 8 ! result [7:0] $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$var reg 1 $ clk $end
$var reg 3 % data [3:1] $end
$var reg 1 & rst $end
$scope module c1 $end
$var wire 3 ' btn [3:1] $end
$var wire 1 $ clk $end
$var wire 8 ( op1 [7:0] $end
$var wire 8 ) op2 [7:0] $end
$var wire 1 & rst $end
$var wire 16 * sw [15:0] $end
$var reg 8 + result [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx00000000 *
bx )
bx (
bx '
0&
bx %
0$
bx #
b0 "
bx !
$end
#3000
1&
#13000
b10 %
b10 '
0&
#23000
b100 )
b11111011 (
b111 !
b111 +
b0 %
b0 '
b100 #
b10000000011 *
b11 "
#33000
b11111000 )
b11111000 (
b11111111 !
b11111111 +
b111 %
b111 '
b111 #
b11100000110 *
b110 "
#43000
b1000 )
b11110111 (
b1101 !
b1101 +
b110 %
b110 '
b1000 #
b100000000101 *
b101 "
#53000
b11111001 )
b11111001 (
b11111100 !
b11111100 +
b111 %
b111 '
b110 #
b11000000010 *
b10 "
#63000
b1010 )
b11110101 (
b1010 !
b1010 +
b110 %
b110 '
b1010 #
b101000000000 *
b0 "
#73000
b11111100 )
b11111100 (
b110 !
b110 +
b111 %
b111 '
b11 #
b1100001001 *
b1001 "
