

================================================================
== Vivado HLS Report for 'MAT_Multiply'
================================================================
* Date:           Mon Sep 28 14:09:17 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        parta_2
* Solution:       solution1_fifo_non_optimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.08|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |    1|  11040201|    2|  11040202|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+----------+--------------+-----------+-----------+------+----------+
        |                 |      Latency     |   Iteration  |  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+----------+--------------+-----------+-----------+------+----------+
        |- Row            |  20200|  11040200| 202 ~ 110402 |          -|          -|   100|    no    |
        | + Col           |    200|    110400|   2 ~ 1104   |          -|          -|   100|    no    |
        |  ++ RowCaching  |    100|       100|             1|          -|          -|   100|    no    |
        |  ++ ColCaching  |    100|       100|             1|          -|          -|   100|    no    |
        |  ++ Product     |    900|       900|             9|          -|          -|   100|    no    |
        +-----------------+-------+----------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_4 & !exitcond4)
3 --> 
	6  / (!exitcond3 & !tmp_s)
	4  / (!exitcond3 & tmp_s)
	2  / (exitcond3)
4 --> 
	4  / (tmp_8 & !exitcond2)
	5  / (!tmp_8) | (exitcond2)
5 --> 
	5  / (tmp_6 & !exitcond1)
	6  / (!tmp_6) | (exitcond1)
6 --> 
	7  / (tmp_s & !exitcond)
	3  / (!tmp_s) | (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	6  / true
* FSM state operations: 

 <State 1>: 6.31ns
ST_1: stg_15 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A), !map !0

ST_1: stg_16 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %B), !map !6

ST_1: stg_17 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %C), !map !10

ST_1: stg_18 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mA) nounwind, !map !14

ST_1: stg_19 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nA) nounwind, !map !20

ST_1: stg_20 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mB) nounwind, !map !24

ST_1: stg_21 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nB) nounwind, !map !28

ST_1: stg_22 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mC) nounwind, !map !32

ST_1: stg_23 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nC) nounwind, !map !36

ST_1: stg_24 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_1: nC_read [1/1] 0.00ns
:10  %nC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nC)

ST_1: mC_read [1/1] 0.00ns
:11  %mC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mC)

ST_1: nB_read [1/1] 0.00ns
:12  %nB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nB)

ST_1: mB_read [1/1] 0.00ns
:13  %mB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mB)

ST_1: nA_read [1/1] 0.00ns
:14  %nA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nA)

ST_1: mA_read [1/1] 0.00ns
:15  %mA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mA)

ST_1: A_cached_row [1/1] 2.71ns
:16  %A_cached_row = alloca [100 x i32], align 16

ST_1: B_cached [1/1] 2.71ns
:17  %B_cached = alloca [10000 x i32], align 4

ST_1: stg_33 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i64* %C, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_34 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %B, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_35 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i32* %A, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: tmp [1/1] 2.00ns
:21  %tmp = icmp eq i8 %nA_read, %mB_read

ST_1: tmp_1 [1/1] 2.00ns
:22  %tmp_1 = icmp eq i8 %mA_read, %mC_read

ST_1: tmp_3 [1/1] 2.00ns
:23  %tmp_3 = icmp eq i8 %nB_read, %nC_read

ST_1: tmp1 [1/1] 1.37ns
:24  %tmp1 = and i1 %tmp_1, %tmp_3

ST_1: tmp_4 [1/1] 1.37ns
:25  %tmp_4 = and i1 %tmp1, %tmp

ST_1: stg_41 [1/1] 1.57ns
:26  br i1 %tmp_4, label %.preheader7, label %.loopexit8


 <State 2>: 2.00ns
ST_2: i [1/1] 0.00ns
.preheader7:0  %i = phi i7 [ %i_1, %9 ], [ 0, %0 ]

ST_2: i_cast [1/1] 0.00ns
.preheader7:1  %i_cast = zext i7 %i to i8

ST_2: exitcond4 [1/1] 1.97ns
.preheader7:2  %exitcond4 = icmp eq i7 %i, -28

ST_2: empty [1/1] 0.00ns
.preheader7:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_2: i_1 [1/1] 1.72ns
.preheader7:4  %i_1 = add i7 %i, 1

ST_2: stg_47 [1/1] 0.00ns
.preheader7:5  br i1 %exitcond4, label %.loopexit8, label %1

ST_2: stg_48 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind

ST_2: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str2) nounwind

ST_2: tmp_5 [1/1] 2.00ns
:2  %tmp_5 = icmp ult i8 %i_cast, %mC_read

ST_2: tmp_6 [1/1] 1.97ns
:3  %tmp_6 = icmp eq i7 %i, 0

ST_2: stg_52 [1/1] 1.57ns
:4  br label %2

ST_2: stg_53 [1/1] 0.00ns
.loopexit8:0  ret void


 <State 3>: 3.54ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i7 [ 0, %1 ], [ %j_1, %._crit_edge ]

ST_3: j_cast [1/1] 0.00ns
:1  %j_cast = zext i7 %j to i8

ST_3: exitcond3 [1/1] 1.97ns
:2  %exitcond3 = icmp eq i7 %j, -28

ST_3: empty_4 [1/1] 0.00ns
:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_3: j_1 [1/1] 1.72ns
:4  %j_1 = add i7 %j, 1

ST_3: stg_59 [1/1] 0.00ns
:5  br i1 %exitcond3, label %9, label %3

ST_3: stg_60 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind

ST_3: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind

ST_3: tmp_9 [1/1] 2.00ns
:2  %tmp_9 = icmp ult i8 %j_cast, %nC_read

ST_3: tmp_s [1/1] 1.37ns
:3  %tmp_s = and i1 %tmp_5, %tmp_9

ST_3: stg_64 [1/1] 0.00ns
:4  br i1 %tmp_s, label %4, label %._crit_edge

ST_3: tmp_8 [1/1] 1.97ns
:0  %tmp_8 = icmp eq i7 %j, 0

ST_3: stg_66 [1/1] 1.57ns
:1  br i1 %tmp_8, label %.preheader5, label %.loopexit6

ST_3: empty_9 [1/1] 0.00ns
:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str2, i32 %tmp_7) nounwind

ST_3: stg_68 [1/1] 0.00ns
:1  br label %.preheader7


 <State 4>: 7.08ns
ST_4: k [1/1] 0.00ns
.preheader5:0  %k = phi i7 [ %k_3, %5 ], [ 0, %4 ]

ST_4: exitcond2 [1/1] 1.97ns
.preheader5:1  %exitcond2 = icmp eq i7 %k, -28

ST_4: empty_5 [1/1] 0.00ns
.preheader5:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_4: k_3 [1/1] 1.72ns
.preheader5:3  %k_3 = add i7 %k, 1

ST_4: stg_73 [1/1] 0.00ns
.preheader5:4  br i1 %exitcond2, label %.loopexit6, label %5

ST_4: stg_74 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

ST_4: tmp_10 [1/1] 0.00ns
:1  %tmp_10 = zext i7 %k to i64

ST_4: A_read [1/1] 4.38ns
:2  %A_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

ST_4: A_cached_row_addr [1/1] 0.00ns
:3  %A_cached_row_addr = getelementptr inbounds [100 x i32]* %A_cached_row, i64 0, i64 %tmp_10

ST_4: stg_78 [1/1] 2.71ns
:4  store i32 %A_read, i32* %A_cached_row_addr, align 4

ST_4: stg_79 [1/1] 0.00ns
:5  br label %.preheader5

ST_4: stg_80 [1/1] 0.00ns
.loopexit6:0  br i1 %tmp_6, label %.preheader.preheader, label %.loopexit

ST_4: tmp_11_trn_cast [1/1] 0.00ns
.preheader.preheader:0  %tmp_11_trn_cast = zext i7 %j to i14

ST_4: stg_82 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader


 <State 5>: 7.08ns
ST_5: k_1 [1/1] 0.00ns
.preheader:0  %k_1 = phi i7 [ %k_4, %6 ], [ 0, %.preheader.preheader ]

ST_5: phi_mul [1/1] 0.00ns
.preheader:1  %phi_mul = phi i14 [ %next_mul, %6 ], [ 0, %.preheader.preheader ]

ST_5: exitcond1 [1/1] 1.97ns
.preheader:2  %exitcond1 = icmp eq i7 %k_1, -28

ST_5: empty_6 [1/1] 0.00ns
.preheader:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_5: k_4 [1/1] 1.72ns
.preheader:4  %k_4 = add i7 %k_1, 1

ST_5: stg_88 [1/1] 0.00ns
.preheader:5  br i1 %exitcond1, label %.loopexit, label %6

ST_5: stg_89 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

ST_5: B_read [1/1] 4.38ns
:1  %B_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

ST_5: next_mul [1/1] 1.96ns
:2  %next_mul = add i14 %phi_mul, 100

ST_5: p_addr3 [1/1] 1.96ns
:3  %p_addr3 = add i14 %tmp_11_trn_cast, %phi_mul

ST_5: tmp_11 [1/1] 0.00ns
:4  %tmp_11 = zext i14 %p_addr3 to i64

ST_5: B_cached_addr [1/1] 0.00ns
:5  %B_cached_addr = getelementptr [10000 x i32]* %B_cached, i64 0, i64 %tmp_11

ST_5: stg_95 [1/1] 2.71ns
:6  store i32 %B_read, i32* %B_cached_addr, align 4

ST_5: stg_96 [1/1] 0.00ns
:7  br label %.preheader

ST_5: tmp_13_trn_cast [1/1] 0.00ns
.loopexit:0  %tmp_13_trn_cast = zext i7 %j to i14

ST_5: stg_98 [1/1] 1.57ns
.loopexit:1  br label %7


 <State 6>: 4.67ns
ST_6: k_2 [1/1] 0.00ns
:0  %k_2 = phi i7 [ 0, %.loopexit ], [ %k_5, %_ifconv ]

ST_6: temp [1/1] 0.00ns
:1  %temp = phi i64 [ 0, %.loopexit ], [ %temp_1, %_ifconv ]

ST_6: phi_mul4 [1/1] 0.00ns
:2  %phi_mul4 = phi i14 [ 0, %.loopexit ], [ %next_mul5, %_ifconv ]

ST_6: k_2_cast [1/1] 0.00ns
:3  %k_2_cast = zext i7 %k_2 to i8

ST_6: exitcond [1/1] 1.97ns
:4  %exitcond = icmp eq i7 %k_2, -28

ST_6: empty_7 [1/1] 0.00ns
:5  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_6: k_5 [1/1] 1.72ns
:6  %k_5 = add i7 %k_2, 1

ST_6: stg_106 [1/1] 0.00ns
:7  br i1 %exitcond, label %8, label %_ifconv

ST_6: tmp_12 [1/1] 2.00ns
_ifconv:1  %tmp_12 = icmp ult i8 %k_2_cast, %mB_read

ST_6: tmp_13 [1/1] 0.00ns
_ifconv:2  %tmp_13 = zext i7 %k_2 to i64

ST_6: A_cached_row_addr_1 [1/1] 0.00ns
_ifconv:3  %A_cached_row_addr_1 = getelementptr inbounds [100 x i32]* %A_cached_row, i64 0, i64 %tmp_13

ST_6: A_cached_row_load [2/2] 2.71ns
_ifconv:4  %A_cached_row_load = load i32* %A_cached_row_addr_1, align 4

ST_6: next_mul5 [1/1] 1.96ns
_ifconv:5  %next_mul5 = add i14 %phi_mul4, 100

ST_6: p_addr1 [1/1] 1.96ns
_ifconv:6  %p_addr1 = add i14 %tmp_13_trn_cast, %phi_mul4

ST_6: tmp_14 [1/1] 0.00ns
_ifconv:7  %tmp_14 = zext i14 %p_addr1 to i64

ST_6: B_cached_addr_1 [1/1] 0.00ns
_ifconv:8  %B_cached_addr_1 = getelementptr [10000 x i32]* %B_cached, i64 0, i64 %tmp_14

ST_6: B_cached_load [2/2] 2.71ns
_ifconv:9  %B_cached_load = load i32* %B_cached_addr_1, align 4

ST_6: stg_116 [1/1] 4.38ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %C, i64 %temp)

ST_6: stg_117 [1/1] 0.00ns
:1  br label %._crit_edge

ST_6: empty_8 [1/1] 0.00ns
._crit_edge:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_2) nounwind

ST_6: stg_119 [1/1] 0.00ns
._crit_edge:1  br label %2


 <State 7>: 2.71ns
ST_7: A_cached_row_load [1/2] 2.71ns
_ifconv:4  %A_cached_row_load = load i32* %A_cached_row_addr_1, align 4

ST_7: B_cached_load [1/2] 2.71ns
_ifconv:9  %B_cached_load = load i32* %B_cached_addr_1, align 4


 <State 8>: 6.08ns
ST_8: tmp_15 [6/6] 6.08ns
_ifconv:10  %tmp_15 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 9>: 6.08ns
ST_9: tmp_15 [5/6] 6.08ns
_ifconv:10  %tmp_15 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 10>: 6.08ns
ST_10: tmp_15 [4/6] 6.08ns
_ifconv:10  %tmp_15 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 11>: 6.08ns
ST_11: tmp_15 [3/6] 6.08ns
_ifconv:10  %tmp_15 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 12>: 6.08ns
ST_12: tmp_15 [2/6] 6.08ns
_ifconv:10  %tmp_15 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 13>: 6.08ns
ST_13: tmp_15 [1/6] 6.08ns
_ifconv:10  %tmp_15 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 14>: 4.77ns
ST_14: stg_128 [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind

ST_14: tmp_16 [1/1] 0.00ns
_ifconv:11  %tmp_16 = sext i32 %tmp_15 to i64

ST_14: temp_2 [1/1] 3.40ns
_ifconv:12  %temp_2 = add nsw i64 %temp, %tmp_16

ST_14: temp_1 [1/1] 1.37ns
_ifconv:13  %temp_1 = select i1 %tmp_12, i64 %temp_2, i64 %temp

ST_14: stg_132 [1/1] 0.00ns
_ifconv:14  br label %7



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f72e6bf2d70; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f72e6aff440; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7f72e6a0b200; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f72e6a618b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f72e6a387f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f72e42bd350; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f72e6c45170; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f72e6bdcf50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f72e6c36e20; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_15              (specbitsmap      ) [ 000000000000000]
stg_16              (specbitsmap      ) [ 000000000000000]
stg_17              (specbitsmap      ) [ 000000000000000]
stg_18              (specbitsmap      ) [ 000000000000000]
stg_19              (specbitsmap      ) [ 000000000000000]
stg_20              (specbitsmap      ) [ 000000000000000]
stg_21              (specbitsmap      ) [ 000000000000000]
stg_22              (specbitsmap      ) [ 000000000000000]
stg_23              (specbitsmap      ) [ 000000000000000]
stg_24              (spectopmodule    ) [ 000000000000000]
nC_read             (read             ) [ 001111111111111]
mC_read             (read             ) [ 001111111111111]
nB_read             (read             ) [ 000000000000000]
mB_read             (read             ) [ 001111111111111]
nA_read             (read             ) [ 000000000000000]
mA_read             (read             ) [ 000000000000000]
A_cached_row        (alloca           ) [ 001111111111111]
B_cached            (alloca           ) [ 001111111111111]
stg_33              (specinterface    ) [ 000000000000000]
stg_34              (specinterface    ) [ 000000000000000]
stg_35              (specinterface    ) [ 000000000000000]
tmp                 (icmp             ) [ 000000000000000]
tmp_1               (icmp             ) [ 000000000000000]
tmp_3               (icmp             ) [ 000000000000000]
tmp1                (and              ) [ 000000000000000]
tmp_4               (and              ) [ 001111111111111]
stg_41              (br               ) [ 011111111111111]
i                   (phi              ) [ 001000000000000]
i_cast              (zext             ) [ 000000000000000]
exitcond4           (icmp             ) [ 001111111111111]
empty               (speclooptripcount) [ 000000000000000]
i_1                 (add              ) [ 011111111111111]
stg_47              (br               ) [ 000000000000000]
stg_48              (specloopname     ) [ 000000000000000]
tmp_7               (specregionbegin  ) [ 000111111111111]
tmp_5               (icmp             ) [ 000111111111111]
tmp_6               (icmp             ) [ 000111111111111]
stg_52              (br               ) [ 001111111111111]
stg_53              (ret              ) [ 000000000000000]
j                   (phi              ) [ 000111000000000]
j_cast              (zext             ) [ 000000000000000]
exitcond3           (icmp             ) [ 001111111111111]
empty_4             (speclooptripcount) [ 000000000000000]
j_1                 (add              ) [ 001111111111111]
stg_59              (br               ) [ 000000000000000]
stg_60              (specloopname     ) [ 000000000000000]
tmp_2               (specregionbegin  ) [ 000011111111111]
tmp_9               (icmp             ) [ 000000000000000]
tmp_s               (and              ) [ 001111111111111]
stg_64              (br               ) [ 000000000000000]
tmp_8               (icmp             ) [ 000010000000000]
stg_66              (br               ) [ 001111111111111]
empty_9             (specregionend    ) [ 000000000000000]
stg_68              (br               ) [ 011111111111111]
k                   (phi              ) [ 000010000000000]
exitcond2           (icmp             ) [ 001111111111111]
empty_5             (speclooptripcount) [ 000000000000000]
k_3                 (add              ) [ 001111111111111]
stg_73              (br               ) [ 000000000000000]
stg_74              (specloopname     ) [ 000000000000000]
tmp_10              (zext             ) [ 000000000000000]
A_read              (read             ) [ 000000000000000]
A_cached_row_addr   (getelementptr    ) [ 000000000000000]
stg_78              (store            ) [ 000000000000000]
stg_79              (br               ) [ 001111111111111]
stg_80              (br               ) [ 000000000000000]
tmp_11_trn_cast     (zext             ) [ 000001000000000]
stg_82              (br               ) [ 001111111111111]
k_1                 (phi              ) [ 000001000000000]
phi_mul             (phi              ) [ 000001000000000]
exitcond1           (icmp             ) [ 001111111111111]
empty_6             (speclooptripcount) [ 000000000000000]
k_4                 (add              ) [ 001111111111111]
stg_88              (br               ) [ 000000000000000]
stg_89              (specloopname     ) [ 000000000000000]
B_read              (read             ) [ 000000000000000]
next_mul            (add              ) [ 001111111111111]
p_addr3             (add              ) [ 000000000000000]
tmp_11              (zext             ) [ 000000000000000]
B_cached_addr       (getelementptr    ) [ 000000000000000]
stg_95              (store            ) [ 000000000000000]
stg_96              (br               ) [ 001111111111111]
tmp_13_trn_cast     (zext             ) [ 001100111111111]
stg_98              (br               ) [ 001111111111111]
k_2                 (phi              ) [ 000000100000000]
temp                (phi              ) [ 001100111111111]
phi_mul4            (phi              ) [ 000000100000000]
k_2_cast            (zext             ) [ 000000000000000]
exitcond            (icmp             ) [ 001111111111111]
empty_7             (speclooptripcount) [ 000000000000000]
k_5                 (add              ) [ 001111111111111]
stg_106             (br               ) [ 000000000000000]
tmp_12              (icmp             ) [ 000000011111111]
tmp_13              (zext             ) [ 000000000000000]
A_cached_row_addr_1 (getelementptr    ) [ 000000010000000]
next_mul5           (add              ) [ 001111111111111]
p_addr1             (add              ) [ 000000000000000]
tmp_14              (zext             ) [ 000000000000000]
B_cached_addr_1     (getelementptr    ) [ 000000010000000]
stg_116             (write            ) [ 000000000000000]
stg_117             (br               ) [ 000000000000000]
empty_8             (specregionend    ) [ 000000000000000]
stg_119             (br               ) [ 001111111111111]
A_cached_row_load   (load             ) [ 000000001111110]
B_cached_load       (load             ) [ 000000001111110]
tmp_15              (mul              ) [ 000000000000001]
stg_128             (specloopname     ) [ 000000000000000]
tmp_16              (sext             ) [ 000000000000000]
temp_2              (add              ) [ 000000000000000]
temp_1              (select           ) [ 001111111111111]
stg_132             (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="A_cached_row_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_cached_row/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="B_cached_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_cached/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="nC_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="mC_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="nB_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nB_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mB_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mB_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="nA_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mA_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mA_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="A_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="B_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="stg_116_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="0" index="2" bw="64" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_116/6 "/>
</bind>
</comp>

<comp id="135" class="1004" name="A_cached_row_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_cached_row_addr/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_78/4 A_cached_row_load/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="B_cached_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="14" slack="0"/>
<pin id="151" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_cached_addr/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="14" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_95/5 B_cached_load/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="A_cached_row_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_cached_row_addr_1/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="B_cached_addr_1_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="14" slack="0"/>
<pin id="170" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_cached_addr_1/6 "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="1"/>
<pin id="175" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="j_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="1"/>
<pin id="186" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="7" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="196" class="1005" name="k_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="1"/>
<pin id="198" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="k_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="207" class="1005" name="k_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="1"/>
<pin id="209" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="k_1_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="218" class="1005" name="phi_mul_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="14" slack="1"/>
<pin id="220" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="phi_mul_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="14" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="229" class="1005" name="k_2_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="1"/>
<pin id="231" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_2 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="k_2_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="7" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_2/6 "/>
</bind>
</comp>

<comp id="240" class="1005" name="temp_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="temp_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="64" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="253" class="1005" name="phi_mul4_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="14" slack="1"/>
<pin id="255" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul4 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="phi_mul4_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="14" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul4/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="i_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="exitcond4_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="0" index="1" bw="6" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="i_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_5_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="1"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_6_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="j_cast_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="exitcond3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="6" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="j_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_9_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="2"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_s_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_8_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="exitcond2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="7" slack="0"/>
<pin id="356" dir="0" index="1" bw="6" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="k_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_10_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_11_trn_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="1"/>
<pin id="373" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_trn_cast/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="exitcond1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="0" index="1" bw="6" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="k_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="next_mul_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="14" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_addr3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="1"/>
<pin id="395" dir="0" index="1" bw="14" slack="0"/>
<pin id="396" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr3/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_11_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="14" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_13_trn_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="2"/>
<pin id="405" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_trn_cast/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="k_2_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_2_cast/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="exitcond_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="0"/>
<pin id="413" dir="0" index="1" bw="6" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="k_5_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_5/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_12_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="5"/>
<pin id="426" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_13_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="next_mul5_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="14" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="0"/>
<pin id="436" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul5/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_addr1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="1"/>
<pin id="441" dir="0" index="1" bw="14" slack="0"/>
<pin id="442" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_14_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="14" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="0" index="1" bw="32" slack="1"/>
<pin id="452" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_16_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="456" class="1004" name="temp_2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="8"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_2/14 "/>
</bind>
</comp>

<comp id="462" class="1004" name="temp_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="8"/>
<pin id="464" dir="0" index="1" bw="64" slack="0"/>
<pin id="465" dir="0" index="2" bw="64" slack="8"/>
<pin id="466" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_1/14 "/>
</bind>
</comp>

<comp id="469" class="1005" name="nC_read_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="2"/>
<pin id="471" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="474" class="1005" name="mC_read_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="1"/>
<pin id="476" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="479" class="1005" name="mB_read_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="5"/>
<pin id="481" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="mB_read "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_4_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="491" class="1005" name="i_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_5_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_6_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="2"/>
<pin id="503" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="508" class="1005" name="j_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="7" slack="0"/>
<pin id="510" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_s_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="3"/>
<pin id="515" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp_8_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="524" class="1005" name="k_3_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_11_trn_cast_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="14" slack="1"/>
<pin id="531" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_trn_cast "/>
</bind>
</comp>

<comp id="537" class="1005" name="k_4_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="0"/>
<pin id="539" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="542" class="1005" name="next_mul_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="14" slack="0"/>
<pin id="544" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="547" class="1005" name="tmp_13_trn_cast_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="14" slack="1"/>
<pin id="549" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_trn_cast "/>
</bind>
</comp>

<comp id="555" class="1005" name="k_5_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="7" slack="0"/>
<pin id="557" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_5 "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_12_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="2"/>
<pin id="562" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="565" class="1005" name="A_cached_row_addr_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="1"/>
<pin id="567" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_addr_1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="next_mul5_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="14" slack="0"/>
<pin id="572" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul5 "/>
</bind>
</comp>

<comp id="575" class="1005" name="B_cached_addr_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="14" slack="1"/>
<pin id="577" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_cached_addr_1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="A_cached_row_load_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_load "/>
</bind>
</comp>

<comp id="585" class="1005" name="B_cached_load_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_cached_load "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_15_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="595" class="1005" name="temp_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="1"/>
<pin id="597" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="58" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="60" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="116" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="60" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="122" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="60" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="159" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="171"><net_src comp="60" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="166" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="221"><net_src comp="62" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="60" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="244" pin="4"/><net_sink comp="128" pin=2"/></net>

<net id="252"><net_src comp="244" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="269"><net_src comp="104" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="98" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="110" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="86" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="92" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="80" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="271" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="265" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="177" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="177" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="177" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="295" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="177" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="188" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="188" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="188" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="44" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="322" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="188" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="200" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="38" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="200" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="200" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="374"><net_src comp="184" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="211" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="211" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="44" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="222" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="66" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="222" pin="4"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="406"><net_src comp="184" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="233" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="233" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="38" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="233" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="44" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="407" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="233" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="437"><net_src comp="257" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="66" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="257" pin="4"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="439" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="460"><net_src comp="240" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="468"><net_src comp="240" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="472"><net_src comp="80" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="477"><net_src comp="86" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="482"><net_src comp="98" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="487"><net_src comp="289" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="305" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="499"><net_src comp="311" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="504"><net_src comp="316" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="511"><net_src comp="332" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="516"><net_src comp="343" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="348" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="360" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="532"><net_src comp="371" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="540"><net_src comp="381" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="545"><net_src comp="387" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="550"><net_src comp="403" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="558"><net_src comp="417" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="563"><net_src comp="423" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="568"><net_src comp="159" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="573"><net_src comp="433" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="578"><net_src comp="166" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="583"><net_src comp="141" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="588"><net_src comp="153" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="593"><net_src comp="449" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="598"><net_src comp="462" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="244" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {6 }
  - Chain level:
	State 1
		tmp1 : 1
		tmp_4 : 1
		stg_41 : 1
	State 2
		i_cast : 1
		exitcond4 : 1
		i_1 : 1
		stg_47 : 2
		tmp_5 : 2
		tmp_6 : 1
	State 3
		j_cast : 1
		exitcond3 : 1
		j_1 : 1
		stg_59 : 2
		tmp_9 : 2
		tmp_s : 3
		stg_64 : 3
		tmp_8 : 1
		stg_66 : 2
	State 4
		exitcond2 : 1
		k_3 : 1
		stg_73 : 2
		tmp_10 : 1
		A_cached_row_addr : 2
		stg_78 : 3
	State 5
		exitcond1 : 1
		k_4 : 1
		stg_88 : 2
		next_mul : 1
		p_addr3 : 1
		tmp_11 : 2
		B_cached_addr : 3
		stg_95 : 4
	State 6
		k_2_cast : 1
		exitcond : 1
		k_5 : 1
		stg_106 : 2
		tmp_12 : 2
		tmp_13 : 1
		A_cached_row_addr_1 : 2
		A_cached_row_load : 3
		next_mul5 : 1
		p_addr1 : 1
		tmp_14 : 2
		B_cached_addr_1 : 3
		B_cached_load : 4
		stg_116 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		temp_2 : 1
		temp_1 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       i_1_fu_305       |    0    |    0    |    7    |
|          |       j_1_fu_332       |    0    |    0    |    7    |
|          |       k_3_fu_360       |    0    |    0    |    7    |
|          |       k_4_fu_381       |    0    |    0    |    7    |
|    add   |     next_mul_fu_387    |    0    |    0    |    14   |
|          |     p_addr3_fu_393     |    0    |    0    |    14   |
|          |       k_5_fu_417       |    0    |    0    |    7    |
|          |    next_mul5_fu_433    |    0    |    0    |    14   |
|          |     p_addr1_fu_439     |    0    |    0    |    14   |
|          |      temp_2_fu_456     |    0    |    0    |    64   |
|----------|------------------------|---------|---------|---------|
|  select  |      temp_1_fu_462     |    0    |    0    |    64   |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_265       |    0    |    0    |    3    |
|          |      tmp_1_fu_271      |    0    |    0    |    3    |
|          |      tmp_3_fu_277      |    0    |    0    |    3    |
|          |    exitcond4_fu_299    |    0    |    0    |    3    |
|          |      tmp_5_fu_311      |    0    |    0    |    3    |
|          |      tmp_6_fu_316      |    0    |    0    |    3    |
|   icmp   |    exitcond3_fu_326    |    0    |    0    |    3    |
|          |      tmp_9_fu_338      |    0    |    0    |    3    |
|          |      tmp_8_fu_348      |    0    |    0    |    3    |
|          |    exitcond2_fu_354    |    0    |    0    |    3    |
|          |    exitcond1_fu_375    |    0    |    0    |    3    |
|          |     exitcond_fu_411    |    0    |    0    |    3    |
|          |      tmp_12_fu_423     |    0    |    0    |    3    |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_449       |    4    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       tmp1_fu_283      |    0    |    0    |    1    |
|    and   |      tmp_4_fu_289      |    0    |    0    |    1    |
|          |      tmp_s_fu_343      |    0    |    0    |    1    |
|----------|------------------------|---------|---------|---------|
|          |   nC_read_read_fu_80   |    0    |    0    |    0    |
|          |   mC_read_read_fu_86   |    0    |    0    |    0    |
|          |   nB_read_read_fu_92   |    0    |    0    |    0    |
|   read   |   mB_read_read_fu_98   |    0    |    0    |    0    |
|          |   nA_read_read_fu_104  |    0    |    0    |    0    |
|          |   mA_read_read_fu_110  |    0    |    0    |    0    |
|          |   A_read_read_fu_116   |    0    |    0    |    0    |
|          |   B_read_read_fu_122   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  |  stg_116_write_fu_128  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      i_cast_fu_295     |    0    |    0    |    0    |
|          |      j_cast_fu_322     |    0    |    0    |    0    |
|          |      tmp_10_fu_366     |    0    |    0    |    0    |
|          | tmp_11_trn_cast_fu_371 |    0    |    0    |    0    |
|   zext   |      tmp_11_fu_398     |    0    |    0    |    0    |
|          | tmp_13_trn_cast_fu_403 |    0    |    0    |    0    |
|          |     k_2_cast_fu_407    |    0    |    0    |    0    |
|          |      tmp_13_fu_428     |    0    |    0    |    0    |
|          |      tmp_14_fu_444     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |      tmp_16_fu_453     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    4    |    0    |   261   |
|----------|------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|A_cached_row|    1   |    0   |    0   |
|  B_cached  |   32   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |   33   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|A_cached_row_addr_1_reg_565|    7   |
| A_cached_row_load_reg_580 |   32   |
|  B_cached_addr_1_reg_575  |   14   |
|   B_cached_load_reg_585   |   32   |
|        i_1_reg_491        |    7   |
|         i_reg_173         |    7   |
|        j_1_reg_508        |    7   |
|         j_reg_184         |    7   |
|        k_1_reg_207        |    7   |
|        k_2_reg_229        |    7   |
|        k_3_reg_524        |    7   |
|        k_4_reg_537        |    7   |
|        k_5_reg_555        |    7   |
|         k_reg_196         |    7   |
|      mB_read_reg_479      |    8   |
|      mC_read_reg_474      |    8   |
|      nC_read_reg_469      |    8   |
|     next_mul5_reg_570     |   14   |
|      next_mul_reg_542     |   14   |
|      phi_mul4_reg_253     |   14   |
|      phi_mul_reg_218      |   14   |
|       temp_1_reg_595      |   64   |
|        temp_reg_240       |   64   |
|  tmp_11_trn_cast_reg_529  |   14   |
|       tmp_12_reg_560      |    1   |
|  tmp_13_trn_cast_reg_547  |   14   |
|       tmp_15_reg_590      |   32   |
|       tmp_4_reg_484       |    1   |
|       tmp_5_reg_496       |    1   |
|       tmp_6_reg_501       |    1   |
|       tmp_8_reg_517       |    1   |
|       tmp_s_reg_513       |    1   |
+---------------------------+--------+
|           Total           |   429  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_141 |  p0  |   3  |   7  |   21   ||    7    |
| grp_access_fu_153 |  p0  |   3  |  14  |   42   ||    14   |
|     j_reg_184     |  p0  |   2  |   7  |   14   ||    7    |
|    temp_reg_240   |  p0  |   2  |  64  |   128  ||    64   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   205  ||  6.284  ||    92   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   261  |
|   Memory  |   33   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   92   |
|  Register |    -   |    -   |    -   |   429  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   33   |    4   |    6   |   429  |   353  |
+-----------+--------+--------+--------+--------+--------+
