Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date             : Sat Jun 26 15:52:03 2021
| Host             : LAPTOP-D823LPN1 running 64-bit major release  (build 9200)
| Command          : report_power -file S7_wrapper_power_routed.rpt -pb S7_wrapper_power_summary_routed.pb -rpx S7_wrapper_power_routed.rpx
| Design           : S7_wrapper
| Device           : xc7s100fgga676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.167        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.049        |
| Device Static (W)        | 0.119        |
| Effective TJA (C/W)      | 2.4          |
| Max Ambient (C)          | 82.2         |
| Junction Temperature (C) | 27.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.191 |        9 |       --- |             --- |
| Slice Logic              |     0.046 |    68809 |       --- |             --- |
|   LUT as Logic           |     0.035 |    20936 |     64000 |           32.71 |
|   Register               |     0.006 |    36937 |    128000 |           28.86 |
|   CARRY4                 |     0.004 |     2058 |     16000 |           12.86 |
|   LUT as Shift Register  |     0.002 |      318 |     17600 |            1.81 |
|   LUT as Distributed RAM |    <0.001 |      840 |     17600 |            4.77 |
|   F7/F8 Muxes            |    <0.001 |      999 |     64000 |            1.56 |
|   Others                 |     0.000 |     1447 |       --- |             --- |
| Signals                  |     0.071 |    48978 |       --- |             --- |
| Block RAM                |     0.055 |       52 |       120 |           43.33 |
| MMCM                     |     0.224 |        2 |         8 |           25.00 |
| DSPs                     |     0.044 |       36 |       160 |           22.50 |
| I/O                      |     0.418 |      300 |       400 |           75.00 |
| Static Power             |     0.119 |          |           |                 |
| Total                    |     1.167 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.442 |       0.425 |      0.017 |
| Vccaux    |       1.800 |     0.194 |       0.172 |      0.022 |
| Vcco33    |       3.300 |     0.072 |       0.068 |      0.004 |
| Vcco25    |       2.500 |     0.037 |       0.033 |      0.004 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.004 |      0.004 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                          | Domain                                                                                                                                            | Constraint (ns) |
+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| axi_c2c_selio_rx_diff_clk_in_p | S_c2c_rxclk_in_p                                                                                                                                  |            10.0 |
| clk_200                        | sys_diff_clock_clk_p[0]                                                                                                                           |             5.0 |
| clk_out                        | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out  |            10.0 |
| clk_out1_S7_clk_wiz_1_0        | S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0                                                                                                       |            10.0 |
| clk_out2_S7_clk_wiz_1_0        | S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0                                                                                                       |             5.0 |
| clkfbout                       | S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout |            10.0 |
| clkfbout_S7_clk_wiz_1_0        | S7_i/clk_wiz_1/inst/clkfbout_S7_clk_wiz_1_0                                                                                                       |             5.0 |
+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| S7_wrapper             |     1.049 |
|   S7_i                 |     0.788 |
|     DCM_5              |     0.004 |
|     PHS_50             |     0.031 |
|       PHS_regs_0       |     0.004 |
|     SM_20              |     0.310 |
|       SM_alg_server_0  |     0.112 |
|       SM_alg_server_1  |     0.112 |
|       SM_ctrl_0        |     0.004 |
|       SM_ctrl_1        |     0.004 |
|       SM_ctrl_10       |     0.004 |
|       SM_ctrl_11       |     0.004 |
|       SM_ctrl_12       |     0.004 |
|       SM_ctrl_13       |     0.004 |
|       SM_ctrl_14       |     0.004 |
|       SM_ctrl_15       |     0.004 |
|       SM_ctrl_16       |     0.004 |
|       SM_ctrl_17       |     0.004 |
|       SM_ctrl_18       |     0.004 |
|       SM_ctrl_19       |     0.004 |
|       SM_ctrl_2        |     0.004 |
|       SM_ctrl_3        |     0.004 |
|       SM_ctrl_4        |     0.004 |
|       SM_ctrl_5        |     0.004 |
|       SM_ctrl_6        |     0.004 |
|       SM_ctrl_7        |     0.004 |
|       SM_ctrl_8        |     0.004 |
|       SM_ctrl_9        |     0.004 |
|       SM_regs_0        |     0.011 |
|     SOL_10             |     0.005 |
|     axi_c2c_s          |     0.288 |
|       inst             |     0.288 |
|     axi_dma_1          |     0.009 |
|       U0               |     0.009 |
|     axi_interconnect_0 |     0.004 |
|       m00_couplers     |     0.003 |
|     axis_data_fifo_0   |     0.011 |
|       inst             |     0.011 |
|     axis_data_fifo_1   |     0.012 |
|       inst             |     0.012 |
|     clk_wiz_1          |     0.110 |
|       inst             |     0.110 |
|     ibufgds_200        |     0.003 |
|       U0               |     0.003 |
+------------------------+-----------+


