
*** Running vivado
    with args -log CPU.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CPU.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/constrs_1/new/TimeConstraint.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'Clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/constrs_1/new/TimeConstraint.xdc:1]
Finished Parsing XDC File [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/constrs_1/new/TimeConstraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 521.746 ; gain = 266.539
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 523.824 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'Clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/constrs_1/new/TimeConstraint.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 942.301 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'Clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/constrs_1/new/TimeConstraint.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18b398a9b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 942.301 ; gain = 418.477

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1e8833af3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 942.301 ; gain = 418.477

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1e8833af3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 942.301 ; gain = 418.477
Phase 1 Placer Initialization | Checksum: 1e8833af3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 942.301 ; gain = 418.477

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 1e8833af3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 942.301 ; gain = 418.477
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 18b398a9b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 942.301 ; gain = 418.477
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 942.301 ; gain = 420.555
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 942.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.runs/impl_1/CPU_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 942.301 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 942.301 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 942.301 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a7cc5c01 ConstDB: 0 ShapeSum: e36d2e9a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 188bfc187

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1019.121 ; gain = 76.820

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 188bfc187

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.816 ; gain = 80.516

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 188bfc187

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 188bfc187

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000
Phase 2 Router Initialization | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000
Phase 4.1 Global Iteration 0 | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000

Phase 4.2 Global Iteration 1

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000
Phase 4.2 Global Iteration 1 | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000

Phase 4.3 Global Iteration 2

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000
Phase 4.3 Global Iteration 2 | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000

Phase 4.4 Global Iteration 3

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000
Phase 4.4 Global Iteration 3 | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000

Phase 4.5 Global Iteration 4

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000
Phase 4.5 Global Iteration 4 | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000
Phase 4 Rip-up And Reroute | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000
Phase 5 Delay and Skew Optimization | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000
Phase 6.1 Hold Fix Iter | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000
Phase 6 Post Hold Fix | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.301 ; gain = 87.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.203 ; gain = 88.902

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.203 ; gain = 88.902

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 4dfef484

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.203 ; gain = 88.902
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.203 ; gain = 88.902

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1031.203 ; gain = 88.902
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1031.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.runs/impl_1/CPU_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.runs/impl_1/CPU_drc_routed.rpt.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'Clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/constrs_1/new/TimeConstraint.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.runs/impl_1/CPU_methodology_drc_routed.rpt.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'Clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/constrs_1/new/TimeConstraint.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'Clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/constrs_1/new/TimeConstraint.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file CPU_power_routed.rpt -pb CPU_power_summary_routed.pb -rpx CPU_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Sat Dec 10 05:29:54 2016...
