
*** Running vivado
    with args -log zynq_design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_design_1_wrapper.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Nov 20 17:52:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source zynq_design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/ip_repo/matrix_multiplier_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top zynq_design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22156
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.914 ; gain = 491.891
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_design_1_wrapper' [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/hdl/zynq_design_1_wrapper.vhd:41]
INFO: [Synth 8-3491] module 'zynq_design_1' declared at 'c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/synth/zynq_design_1.vhd:15' bound to instance 'zynq_design_1_i' of component 'zynq_design_1' [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/hdl/zynq_design_1_wrapper.vhd:68]
INFO: [Synth 8-638] synthesizing module 'zynq_design_1' [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/synth/zynq_design_1.vhd:45]
INFO: [Synth 8-3491] module 'zynq_design_1_axi_smc_1' declared at 'C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.runs/synth_1/.Xil/Vivado-26476-Danials-Laptop/realtime/zynq_design_1_axi_smc_1_stub.vhdl:6' bound to instance 'axi_smc' of component 'zynq_design_1_axi_smc_1' [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/synth/zynq_design_1.vhd:307]
INFO: [Synth 8-638] synthesizing module 'zynq_design_1_axi_smc_1' [C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.runs/synth_1/.Xil/Vivado-26476-Danials-Laptop/realtime/zynq_design_1_axi_smc_1_stub.vhdl:77]
INFO: [Synth 8-3491] module 'zynq_design_1_matrix_multiplier_0_7' declared at 'C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.runs/synth_1/.Xil/Vivado-26476-Danials-Laptop/realtime/zynq_design_1_matrix_multiplier_0_7_stub.vhdl:6' bound to instance 'matrix_multiplier_0' of component 'zynq_design_1_matrix_multiplier_0_7' [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/synth/zynq_design_1.vhd:369]
INFO: [Synth 8-638] synthesizing module 'zynq_design_1_matrix_multiplier_0_7' [C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.runs/synth_1/.Xil/Vivado-26476-Danials-Laptop/realtime/zynq_design_1_matrix_multiplier_0_7_stub.vhdl:39]
INFO: [Synth 8-3491] module 'zynq_design_1_processing_system7_0_1' declared at 'C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.runs/synth_1/.Xil/Vivado-26476-Danials-Laptop/realtime/zynq_design_1_processing_system7_0_1_stub.vhdl:6' bound to instance 'processing_system7_0' of component 'zynq_design_1_processing_system7_0_1' [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/synth/zynq_design_1.vhd:393]
INFO: [Synth 8-638] synthesizing module 'zynq_design_1_processing_system7_0_1' [C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.runs/synth_1/.Xil/Vivado-26476-Danials-Laptop/realtime/zynq_design_1_processing_system7_0_1_stub.vhdl:80]
INFO: [Synth 8-3491] module 'zynq_design_1_rst_ps7_0_100M_1' declared at 'C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.runs/synth_1/.Xil/Vivado-26476-Danials-Laptop/realtime/zynq_design_1_rst_ps7_0_100M_1_stub.vhdl:6' bound to instance 'rst_ps7_0_100M' of component 'zynq_design_1_rst_ps7_0_100M_1' [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/synth/zynq_design_1.vhd:458]
INFO: [Synth 8-638] synthesizing module 'zynq_design_1_rst_ps7_0_100M_1' [C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.runs/synth_1/.Xil/Vivado-26476-Danials-Laptop/realtime/zynq_design_1_rst_ps7_0_100M_1_stub.vhdl:28]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_1' (0#1) [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/synth/zynq_design_1.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_1_wrapper' (0#1) [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/hdl/zynq_design_1_wrapper.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1425.863 ; gain = 605.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1425.863 ; gain = 605.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1425.863 ; gain = 605.840
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1425.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_processing_system7_0_1/zynq_design_1_processing_system7_0_1/zynq_design_1_processing_system7_0_1_in_context.xdc] for cell 'zynq_design_1_i/processing_system7_0'
Finished Parsing XDC File [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_processing_system7_0_1/zynq_design_1_processing_system7_0_1/zynq_design_1_processing_system7_0_1_in_context.xdc] for cell 'zynq_design_1_i/processing_system7_0'
Parsing XDC File [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_smc_1/zynq_design_1_axi_smc_1/zynq_design_1_axi_smc_1_in_context.xdc] for cell 'zynq_design_1_i/axi_smc'
Finished Parsing XDC File [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_axi_smc_1/zynq_design_1_axi_smc_1/zynq_design_1_axi_smc_1_in_context.xdc] for cell 'zynq_design_1_i/axi_smc'
Parsing XDC File [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_rst_ps7_0_100M_1/zynq_design_1_rst_ps7_0_100M_1/zynq_design_1_rst_ps7_0_100M_1_in_context.xdc] for cell 'zynq_design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_rst_ps7_0_100M_1/zynq_design_1_rst_ps7_0_100M_1/zynq_design_1_rst_ps7_0_100M_1_in_context.xdc] for cell 'zynq_design_1_i/rst_ps7_0_100M'
Parsing XDC File [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_matrix_multiplier_0_7/zynq_design_1_matrix_multiplier_0_7/zynq_design_1_matrix_multiplier_0_7_in_context.xdc] for cell 'zynq_design_1_i/matrix_multiplier_0'
Finished Parsing XDC File [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_matrix_multiplier_0_7/zynq_design_1_matrix_multiplier_0_7/zynq_design_1_matrix_multiplier_0_7_in_context.xdc] for cell 'zynq_design_1_i/matrix_multiplier_0'
Parsing XDC File [C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1425.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1425.863 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1425.863 ; gain = 605.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1425.863 ; gain = 605.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1425.863 ; gain = 605.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1425.863 ; gain = 605.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1432.531 ; gain = 612.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1609.078 ; gain = 789.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1609.562 ; gain = 789.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1619.500 ; gain = 799.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1853.961 ; gain = 1033.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1853.961 ; gain = 1033.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1853.961 ; gain = 1033.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1853.961 ; gain = 1033.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1853.961 ; gain = 1033.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1853.961 ; gain = 1033.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |zynq_design_1_axi_smc_1              |         1|
|2     |zynq_design_1_matrix_multiplier_0_7  |         1|
|3     |zynq_design_1_processing_system7_0_1 |         1|
|4     |zynq_design_1_rst_ps7_0_100M_1       |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |zynq_design_1_axi_smc_1_bbox              |     1|
|2     |zynq_design_1_matrix_multiplier_0_7_bbox  |     1|
|3     |zynq_design_1_processing_system7_0_1_bbox |     1|
|4     |zynq_design_1_rst_ps7_0_100M_1_bbox       |     1|
+------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1853.961 ; gain = 1033.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1853.961 ; gain = 1033.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1853.961 ; gain = 1033.938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1853.961 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b5932710
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.runs/synth_1/zynq_design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file zynq_design_1_wrapper_utilization_synth.rpt -pb zynq_design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 20 17:53:26 2025...
