library verilog;
use verilog.vl_types.all;
entity mux2x1_df is
    port(
        A               : in     vl_logic;
        B               : in     vl_logic;
        \select\        : in     vl_logic;
        \OUT\           : out    vl_logic
    );
end mux2x1_df;
