INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:08:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.914ns  (required time - arrival time)
  Source:                 buffer50/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer38/dataReg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 1.694ns (26.640%)  route 4.665ns (73.360%))
  Logic Levels:           19  (CARRY4=5 LUT3=1 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1819, unset)         0.508     0.508    buffer50/clk
    SLICE_X2Y108         FDRE                                         r  buffer50/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer50/outs_reg[3]/Q
                         net (fo=1, routed)           0.508     1.270    addi16/Memory_reg[3][0]_i_13_1[2]
    SLICE_X6Y108         LUT4 (Prop_lut4_I3_O)        0.043     1.313 r  addi16/Memory[1][4]_i_7/O
                         net (fo=1, routed)           0.000     1.313    addi16/Memory[1][4]_i_7_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     1.490 r  addi16/Memory_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.490    addi16/Memory_reg[1][4]_i_1_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     1.649 r  addi16/Memory_reg[1][6]_i_2/O[1]
                         net (fo=6, routed)           0.622     2.272    cmpi3/Memory_reg[2][0]_i_2_0[5]
    SLICE_X7Y113         LUT6 (Prop_lut6_I0_O)        0.121     2.393 r  cmpi3/Memory[2][0]_i_21/O
                         net (fo=1, routed)           0.000     2.393    cmpi3/Memory[2][0]_i_21_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     2.581 r  cmpi3/Memory_reg[2][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.581    cmpi3/Memory_reg[2][0]_i_8_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.630 r  cmpi3/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.630    cmpi3/Memory_reg[2][0]_i_4_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.737 r  cmpi3/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=7, routed)           0.334     3.071    buffer97/fifo/result[0]
    SLICE_X6Y118         LUT3 (Prop_lut3_I0_O)        0.123     3.194 r  buffer97/fifo/Head[1]_i_7/O
                         net (fo=1, routed)           0.227     3.421    buffer97/fifo/buffer97_outs
    SLICE_X6Y119         LUT6 (Prop_lut6_I0_O)        0.043     3.464 f  buffer97/fifo/Head[1]_i_6/O
                         net (fo=5, routed)           0.316     3.780    buffer100/fifo/fullReg_reg_5
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.043     3.823 r  buffer100/fifo/i___0_i_15/O
                         net (fo=1, routed)           0.222     4.045    fork28/control/generateBlocks[1].regblock/blockStopArray_2[0]
    SLICE_X7Y117         LUT6 (Prop_lut6_I1_O)        0.043     4.088 r  fork28/control/generateBlocks[1].regblock/i___0_i_10/O
                         net (fo=2, routed)           0.304     4.393    fork28/control/generateBlocks[2].regblock/transmitValue_reg_4
    SLICE_X10Y117        LUT6 (Prop_lut6_I5_O)        0.043     4.436 f  fork28/control/generateBlocks[2].regblock/i___0_i_3/O
                         net (fo=7, routed)           0.345     4.781    fork27/control/generateBlocks[0].regblock/transmitValue_reg_6
    SLICE_X11Y113        LUT6 (Prop_lut6_I4_O)        0.043     4.824 f  fork27/control/generateBlocks[0].regblock/join_inputs//i___0/O
                         net (fo=6, routed)           0.279     5.103    fork16/control/generateBlocks[3].regblock/buffer91_outs_ready
    SLICE_X12Y112        LUT4 (Prop_lut4_I1_O)        0.043     5.146 r  fork16/control/generateBlocks[3].regblock/fullReg_i_21/O
                         net (fo=1, routed)           0.303     5.450    fork16/control/generateBlocks[5].regblock/fullReg_i_8_1
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.043     5.493 r  fork16/control/generateBlocks[5].regblock/fullReg_i_19/O
                         net (fo=1, routed)           0.098     5.591    buffer38/control/fullReg_i_5__3_1
    SLICE_X12Y113        LUT6 (Prop_lut6_I4_O)        0.043     5.634 r  buffer38/control/fullReg_i_8/O
                         net (fo=1, routed)           0.163     5.798    fork15/control/generateBlocks[12].regblock/fullReg_i_2__4
    SLICE_X13Y113        LUT6 (Prop_lut6_I1_O)        0.043     5.841 r  fork15/control/generateBlocks[12].regblock/fullReg_i_5__3/O
                         net (fo=1, routed)           0.293     6.134    fork15/control/generateBlocks[7].regblock/transmitValue_reg_1
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.043     6.177 r  fork15/control/generateBlocks[7].regblock/fullReg_i_2__4/O
                         net (fo=23, routed)          0.287     6.464    buffer38/control/anyBlockStop
    SLICE_X19Y114        LUT6 (Prop_lut6_I1_O)        0.043     6.507 r  buffer38/control/dataReg[31]_i_1__2/O
                         net (fo=32, routed)          0.360     6.867    buffer38/control_n_21
    SLICE_X19Y117        FDRE                                         r  buffer38/dataReg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1819, unset)         0.483     6.183    buffer38/clk
    SLICE_X19Y117        FDRE                                         r  buffer38/dataReg_reg[10]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X19Y117        FDRE (Setup_fdre_C_CE)      -0.194     5.953    buffer38/dataReg_reg[10]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                 -0.914    




