#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jan 23 12:28:45 2020
# Process ID: 11524
# Current directory: C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8564 C:\Users\asus2\Desktop\FPGA\xilinx 2017.4 programs\mux_generic\mux_generic.xpr
# Log file: C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/vivado.log
# Journal file: C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.xpr}
update_compile_order -fileset sources_1
file mkdir C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new
file mkdir C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new
file mkdir C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new
file mkdir C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new
file mkdir C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new
file mkdir {C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new}
close [ open {C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new/mux_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new/mux_tb.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source mux_tb.tcl
close_sim
launch_simulation
source mux_tb.tcl
close_sim
set_property used_in_synthesis false [get_files  {{C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new/mux_tb.v}}]
set_property used_in_implementation false [get_files  {{C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/mux_generic/mux_generic.srcs/sim_1/new/mux_tb.v}}]
synth_design -rtl -name rtl_1
close_design
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
close_design
