<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p120" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_120{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_120{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_120{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_120{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_120{left:80px;bottom:878px;letter-spacing:0.14px;}
#t6_120{left:145px;bottom:878px;letter-spacing:0.09px;}
#t7_120{left:145px;bottom:850px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t8_120{left:307px;bottom:851px;}
#t9_120{left:317px;bottom:850px;letter-spacing:-0.1px;}
#ta_120{left:145px;bottom:822px;letter-spacing:-0.22px;}
#tb_120{left:232px;bottom:821px;letter-spacing:-0.12px;word-spacing:-0.61px;}
#tc_120{left:232px;bottom:805px;letter-spacing:-0.13px;word-spacing:0.01px;}
#td_120{left:145px;bottom:776px;letter-spacing:-0.22px;}
#te_120{left:232px;bottom:775px;letter-spacing:-0.11px;word-spacing:-0.76px;}
#tf_120{left:232px;bottom:759px;letter-spacing:-0.13px;word-spacing:0.05px;}
#tg_120{left:145px;bottom:731px;letter-spacing:-0.22px;}
#th_120{left:232px;bottom:730px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ti_120{left:232px;bottom:713px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tj_120{left:232px;bottom:696px;letter-spacing:-0.21px;}
#tk_120{left:145px;bottom:669px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tl_120{left:145px;bottom:641px;letter-spacing:-0.16px;word-spacing:0.07px;}
#tm_120{left:80px;bottom:598px;letter-spacing:0.13px;}
#tn_120{left:145px;bottom:598px;letter-spacing:0.07px;word-spacing:0.12px;}
#to_120{left:145px;bottom:571px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tp_120{left:326px;bottom:572px;}
#tq_120{left:336px;bottom:571px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tr_120{left:145px;bottom:543px;letter-spacing:-0.22px;}
#ts_120{left:232px;bottom:542px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#tt_120{left:232px;bottom:525px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tu_120{left:232px;bottom:508px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tv_120{left:145px;bottom:480px;letter-spacing:-0.22px;}
#tw_120{left:232px;bottom:479px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#tx_120{left:232px;bottom:462px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ty_120{left:232px;bottom:445px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tz_120{left:145px;bottom:417px;letter-spacing:-0.22px;}
#t10_120{left:232px;bottom:416px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t11_120{left:232px;bottom:400px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t12_120{left:232px;bottom:383px;letter-spacing:-0.21px;}
#t13_120{left:145px;bottom:355px;letter-spacing:-0.22px;}
#t14_120{left:232px;bottom:354px;letter-spacing:-0.11px;word-spacing:-0.76px;}
#t15_120{left:232px;bottom:337px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t16_120{left:145px;bottom:309px;letter-spacing:-0.24px;}
#t17_120{left:232px;bottom:308px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t18_120{left:232px;bottom:291px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t19_120{left:232px;bottom:274px;letter-spacing:-0.21px;}
#t1a_120{left:145px;bottom:246px;letter-spacing:-0.24px;}
#t1b_120{left:232px;bottom:245px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1c_120{left:232px;bottom:229px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1d_120{left:232px;bottom:212px;letter-spacing:-0.21px;}
#t1e_120{left:145px;bottom:185px;letter-spacing:-0.22px;}
#t1f_120{left:175px;bottom:184px;}
#t1g_120{left:181px;bottom:185px;letter-spacing:-0.22px;}
#t1h_120{left:211px;bottom:184px;letter-spacing:-0.07px;word-spacing:-0.24px;}
#t1i_120{left:241px;bottom:185px;letter-spacing:-0.26px;}
#t1j_120{left:279px;bottom:184px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t1k_120{left:145px;bottom:167px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t1l_120{left:145px;bottom:140px;letter-spacing:-0.16px;word-spacing:0.07px;}

.s1_120{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_120{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_120{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_120{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_120{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.t.v0_120{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts120" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg120Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg120" style="-webkit-user-select: none;"><object width="825" height="990" data="120/120.svg" type="image/svg+xml" id="pdf120" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_120" class="t s1_120">The ARM Instruction Set </span>
<span id="t2_120" class="t s2_120">A3-12 </span><span id="t3_120" class="t s1_120">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_120" class="t s2_120">ARM DDI 0100I </span>
<span id="t5_120" class="t s3_120">A3.5.5 </span><span id="t6_120" class="t s3_120">Most significant word multiply </span>
<span id="t7_120" class="t s4_120">There are three signed 32-bit </span><span id="t8_120" class="t v0_120 s5_120">x </span><span id="t9_120" class="t s4_120">32-bit Multiply instructions that produce top 32-bit results: </span>
<span id="ta_120" class="t v0_120 s5_120">SMMUL </span><span id="tb_120" class="t s4_120">Multiplies the 32-bit values of two registers together, and stores the top 32 bits of the signed </span>
<span id="tc_120" class="t s4_120">64-bit result in a third register. </span>
<span id="td_120" class="t v0_120 s5_120">SMMLA </span><span id="te_120" class="t s4_120">Multiplies the 32-bit values of two registers together, extracts the top 32 bits, adds the 32-bit </span>
<span id="tf_120" class="t s4_120">value from a third register, and stores the signed 32-bit result in a fourth register. </span>
<span id="tg_120" class="t v0_120 s5_120">SMMLS </span><span id="th_120" class="t s4_120">Multiplies the 32-bit value of two registers together, extracts the top 32 bits, subtracts this </span>
<span id="ti_120" class="t s4_120">from a 32-bit value from a third register, and stores the signed 32-bit result in a fourth </span>
<span id="tj_120" class="t s4_120">register. </span>
<span id="tk_120" class="t s4_120">These instructions do not affect any flags. </span>
<span id="tl_120" class="t s4_120">They are available in ARMv6 and above. </span>
<span id="tm_120" class="t s3_120">A3.5.6 </span><span id="tn_120" class="t s3_120">Dual halfword multiply </span>
<span id="to_120" class="t s4_120">There are six dual, signed 16-bit </span><span id="tp_120" class="t v0_120 s5_120">x </span><span id="tq_120" class="t s4_120">16-bit Multiply instructions: </span>
<span id="tr_120" class="t v0_120 s5_120">SMUAD </span><span id="ts_120" class="t s4_120">Multiplies the values of the top halfwords of two registers together, multiplies the values of </span>
<span id="tt_120" class="t s4_120">the bottom halfwords of the same two registers together, adds the products, and stores the </span>
<span id="tu_120" class="t s4_120">32-bit result in a third register. </span>
<span id="tv_120" class="t v0_120 s5_120">SMUSD </span><span id="tw_120" class="t s4_120">Multiplies the values of the top halfwords of two registers together, multiplies the values of </span>
<span id="tx_120" class="t s4_120">the bottom halfwords of the same two registers together, subtracts one product from the </span>
<span id="ty_120" class="t s4_120">other, and stores the 32-bit result in a third register. </span>
<span id="tz_120" class="t v0_120 s5_120">SMLAD </span><span id="t10_120" class="t s4_120">Multiplies the 32-bit value of two registers together, extracts the top 32 bits, subtracts this </span>
<span id="t11_120" class="t s4_120">from a 32-bit value from a third register, and stores the signed 32-bit result in a fourth </span>
<span id="t12_120" class="t s4_120">register. </span>
<span id="t13_120" class="t v0_120 s5_120">SMLSD </span><span id="t14_120" class="t s4_120">Multiplies the 32-bit values of two registers together, extracts the top 32 bits, adds the 32-bit </span>
<span id="t15_120" class="t s4_120">value from a third register, and stores the signed 32-bit result in a fourth register. </span>
<span id="t16_120" class="t v0_120 s5_120">SMLALD </span><span id="t17_120" class="t s4_120">Multiplies the 32-bit value of two registers together, extracts the top 32 bits, subtracts this </span>
<span id="t18_120" class="t s4_120">from a 32-bit value from a third register, and stores the signed 32-bit result in a fourth </span>
<span id="t19_120" class="t s4_120">register. </span>
<span id="t1a_120" class="t v0_120 s5_120">SMLSLD </span><span id="t1b_120" class="t s4_120">Multiplies the 32-bit value of two registers together, extracts the top 32 bits, subtracts this </span>
<span id="t1c_120" class="t s4_120">from a 32-bit value from a third register, and stores the signed 32-bit result in a fourth </span>
<span id="t1d_120" class="t s4_120">register. </span>
<span id="t1e_120" class="t v0_120 s5_120">SMUAD</span><span id="t1f_120" class="t s4_120">, </span><span id="t1g_120" class="t v0_120 s5_120">SMLAD</span><span id="t1h_120" class="t s4_120">, and </span><span id="t1i_120" class="t v0_120 s5_120">SMLSLD </span><span id="t1j_120" class="t s4_120">can set the Q flag if overflow occurs in the operation. All other instructions do not </span>
<span id="t1k_120" class="t s4_120">affect any flags. </span>
<span id="t1l_120" class="t s4_120">They are available in ARMv6 and above. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
