// Seed: 56678917
module module_0;
  logic [7:0] id_1;
  assign id_1[-1] = id_1[1];
  logic id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  nor primCall (id_1, id_10, id_6, id_7, id_8, id_9);
  output wand id_1;
  assign id_1 = -1;
  localparam id_8 = 1;
  logic [7:0][1 : -1] id_9;
  tri id_10;
  assign id_1  = id_6 + id_8;
  assign id_10 = -1;
  module_0 modCall_1 ();
  wire id_11;
  assign id_10#(
      .id_10(id_8),
      .id_9 (id_8),
      .id_11(-1'h0),
      .id_11(1),
      .id_8 (1),
      .id_11(1)
  ) = 1;
  assign id_9[1] = 1'b0;
  wire id_12;
endmodule
