<!doctype html>
<html>
<head>
<title>ID_ISAR0 (R5_DBG_1) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___r5_dbg_1.html")>R5_DBG_1 Module</a> &gt; ID_ISAR0 (R5_DBG_1) Register</p><h1>ID_ISAR0 (R5_DBG_1) Register</h1>
<h2>ID_ISAR0 (R5_DBG_1) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ID_ISAR0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000D40</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FEBF2D40 (CORESIGHT_R5_DBG_1)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">ro<span class="tooltiptext">Read-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x02101111</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>ISA Feature Register 0</td></tr>
</table>
<p></p>
<h2>ID_ISAR0 (R5_DBG_1) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>Divide</td><td class="center">27:24</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x2</td><td>Indicates support for divide instr. 0x2= Support for UDIV and SDIV in the Arm and Thumb ISA. Applies from Cortex-R5, r1p0.</td></tr>
<tr valign=top><td>Debug</td><td class="center">23:20</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates support for debug instructions. 0x1= the processor supports BKPT.</td></tr>
<tr valign=top><td>Coprocessor</td><td class="center">19:16</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Indicates support for coprocessor instructions other than separately attributed feature registers, such as CP15 registers and VFP. 0x0= no support.</td></tr>
<tr valign=top><td>Compare_and_branch</td><td class="center">15:12</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates support for combined compare and branch instructions. 0x1= the processor supports combinedcompare and branch instructions, CBNZand CBZ.</td></tr>
<tr valign=top><td>Bitfield</td><td class="center">11:8</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates support for bitfield instructions. 0x1= the processor supportsbitfield instructions, BFC, BFI, SBFX, and UBFX.</td></tr>
<tr valign=top><td>Bit_counting</td><td class="center"> 7:4</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates support for bit counting instructions. 0x1= the processor supports CLZ.</td></tr>
<tr valign=top><td>Atomic</td><td class="center"> 3:0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates support for atomic loadand store instructions. 0x1= the processor supports SWPand SWPB.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>