// Seed: 2427514147
module module_0 (
    output supply0 id_0
);
  wire id_2, id_3;
  assign module_2.type_1 = 0;
  wire id_4;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    output wire  id_2,
    output tri0  id_3
    , id_6,
    input  uwire id_4
);
  initial begin : LABEL_0
    id_1 <= 1;
  end
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    output tri0 id_0,
    input supply1 id_1
    , id_7,
    input tri id_2,
    input supply1 id_3,
    input tri0 id_4,
    input uwire id_5
);
  wire id_8;
  module_0 modCall_1 (id_0);
endmodule
