
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.98

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: srcb[144] (input port clocked by clk)
Endpoint: result[112] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
     2    3.29    0.00    0.00    3.00 ^ srcb[144] (in)
                                         srcb[144] (net)
                  0.00    0.00    3.00 ^ _2513_/A1 (NOR2_X1)
     1    1.41    0.00    0.00    3.00 v _2513_/ZN (NOR2_X1)
                                         _0570_ (net)
                  0.00    0.00    3.00 v _2527_/A1 (NOR2_X1)
     1    0.00    0.01    0.01    3.02 ^ _2527_/ZN (NOR2_X1)
                                         result[112] (net)
                  0.01    0.00    3.02 ^ result[112] (out)
                                  3.02   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -3.00   -3.00   output external delay
                                 -3.00   data required time
-----------------------------------------------------------------------------
                                 -3.00   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  6.02   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: osize_vector[0] (input port clocked by clk)
Endpoint: result[105] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
    12   16.62    0.00    0.00    3.00 v osize_vector[0] (in)
                                         osize_vector[0] (net)
                  0.00    0.00    3.00 v _1318_/A2 (NAND2_X1)
    57   90.84    0.21    0.23    3.23 ^ _1318_/ZN (NAND2_X1)
                                         _0759_ (net)
                  0.21    0.00    3.23 ^ _2072_/A (AOI21_X1)
     2    2.96    0.05    0.02    3.25 v _2072_/ZN (AOI21_X1)
                                         _0167_ (net)
                  0.05    0.00    3.25 v _2073_/B2 (AOI221_X1)
     7   13.01    0.12    0.18    3.43 ^ _2073_/ZN (AOI221_X1)
                                         _0168_ (net)
                  0.12    0.00    3.43 ^ _2078_/B2 (OAI33_X1)
     3    2.93    0.03    0.05    3.48 v _2078_/ZN (OAI33_X1)
                                         result[25] (net)
                  0.03    0.00    3.48 v _2097_/B1 (OAI222_X1)
     9   19.69    0.13    0.14    3.62 ^ _2097_/ZN (OAI222_X1)
                                         _0191_ (net)
                  0.13    0.00    3.62 ^ _2143_/C2 (OAI211_X2)
     4    5.72    0.04    0.05    3.67 v _2143_/ZN (OAI211_X2)
                                         result[57] (net)
                  0.04    0.00    3.67 v _2144_/A3 (NOR3_X1)
     3    4.86    0.05    0.08    3.75 ^ _2144_/ZN (NOR3_X1)
                                         _0234_ (net)
                  0.05    0.00    3.75 ^ _2169_/A4 (NOR4_X1)
     1    0.85    0.02    0.02    3.77 v _2169_/ZN (NOR4_X1)
                                         _0257_ (net)
                  0.02    0.00    3.77 v _2177_/A2 (OR3_X1)
     4    5.36    0.02    0.09    3.86 v _2177_/ZN (OR3_X1)
                                         _0265_ (net)
                  0.02    0.00    3.86 v _2179_/A1 (AND2_X1)
     1    0.90    0.01    0.03    3.89 v _2179_/ZN (AND2_X1)
                                         _0267_ (net)
                  0.01    0.00    3.89 v _2180_/A3 (OR3_X1)
     2    3.04    0.01    0.08    3.97 v _2180_/ZN (OR3_X1)
                                         _0268_ (net)
                  0.01    0.00    3.97 v _2190_/A (AOI21_X1)
     1    1.65    0.04    0.04    4.01 ^ _2190_/ZN (AOI21_X1)
                                         _0277_ (net)
                  0.04    0.00    4.01 ^ _2191_/A2 (NOR2_X1)
     1    0.00    0.01    0.01    4.02 v _2191_/ZN (NOR2_X1)
                                         result[105] (net)
                  0.01    0.00    4.02 v result[105] (out)
                                  4.02   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.02   data arrival time
-----------------------------------------------------------------------------
                                  7.98   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: osize_vector[0] (input port clocked by clk)
Endpoint: result[105] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
    12   16.62    0.00    0.00    3.00 v osize_vector[0] (in)
                                         osize_vector[0] (net)
                  0.00    0.00    3.00 v _1318_/A2 (NAND2_X1)
    57   90.84    0.21    0.23    3.23 ^ _1318_/ZN (NAND2_X1)
                                         _0759_ (net)
                  0.21    0.00    3.23 ^ _2072_/A (AOI21_X1)
     2    2.96    0.05    0.02    3.25 v _2072_/ZN (AOI21_X1)
                                         _0167_ (net)
                  0.05    0.00    3.25 v _2073_/B2 (AOI221_X1)
     7   13.01    0.12    0.18    3.43 ^ _2073_/ZN (AOI221_X1)
                                         _0168_ (net)
                  0.12    0.00    3.43 ^ _2078_/B2 (OAI33_X1)
     3    2.93    0.03    0.05    3.48 v _2078_/ZN (OAI33_X1)
                                         result[25] (net)
                  0.03    0.00    3.48 v _2097_/B1 (OAI222_X1)
     9   19.69    0.13    0.14    3.62 ^ _2097_/ZN (OAI222_X1)
                                         _0191_ (net)
                  0.13    0.00    3.62 ^ _2143_/C2 (OAI211_X2)
     4    5.72    0.04    0.05    3.67 v _2143_/ZN (OAI211_X2)
                                         result[57] (net)
                  0.04    0.00    3.67 v _2144_/A3 (NOR3_X1)
     3    4.86    0.05    0.08    3.75 ^ _2144_/ZN (NOR3_X1)
                                         _0234_ (net)
                  0.05    0.00    3.75 ^ _2169_/A4 (NOR4_X1)
     1    0.85    0.02    0.02    3.77 v _2169_/ZN (NOR4_X1)
                                         _0257_ (net)
                  0.02    0.00    3.77 v _2177_/A2 (OR3_X1)
     4    5.36    0.02    0.09    3.86 v _2177_/ZN (OR3_X1)
                                         _0265_ (net)
                  0.02    0.00    3.86 v _2179_/A1 (AND2_X1)
     1    0.90    0.01    0.03    3.89 v _2179_/ZN (AND2_X1)
                                         _0267_ (net)
                  0.01    0.00    3.89 v _2180_/A3 (OR3_X1)
     2    3.04    0.01    0.08    3.97 v _2180_/ZN (OR3_X1)
                                         _0268_ (net)
                  0.01    0.00    3.97 v _2190_/A (AOI21_X1)
     1    1.65    0.04    0.04    4.01 ^ _2190_/ZN (AOI21_X1)
                                         _0277_ (net)
                  0.04    0.00    4.01 ^ _2191_/A2 (NOR2_X1)
     1    0.00    0.01    0.01    4.02 v _2191_/ZN (NOR2_X1)
                                         result[105] (net)
                  0.01    0.00    4.02 v result[105] (out)
                                  4.02   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.02   data arrival time
-----------------------------------------------------------------------------
                                  7.98   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.98e-05   2.78e-05   3.69e-05   9.45e-05 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.98e-05   2.78e-05   3.69e-05   9.45e-05 100.0%
                          31.6%      29.4%      39.0%
