Several    O
commercial    O
synthesizers    O
based    O
on    O
the    O
Alles    O
design    O
were    O
released    O
during    O
the    O
1980s    O
,    O
including    O
the    O
Atari    B-ComputerCircuit103084420
AMY    I-ComputerCircuit103084420
sound    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
.    O

Integrated    B-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
development    I-ComputerCircuit103084420

Through-silicon    B-ComputerCircuit103084420
via    I-ComputerCircuit103084420
(    O
TSV    O
)    O

Due    O
to    O
these    O
requirements    O
,    O
the    O
challenges    O
in    O
packaging    O
,    O
assembly    O
and    O
test    O
have    O
significantly    O
increased    O
and    O
advanced    O
packaging    O
techniques    O
such    O
as    O
bumping    O
or    O
through-silicon    B-ComputerCircuit103084420
via    I-ComputerCircuit103084420
are    O
necessary    O
.    O

various    O
approaches    O
to    O
stacking    O
several    O
layers    O
of    O
transistors    O
to    O
make    O
a    O
three-dimensional    B-ComputerCircuit103084420
integrated    I-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
,    O
such    O
as    O
through-silicon    B-ComputerCircuit103084420
via    I-ComputerCircuit103084420
,    O
"    O
monolithic    O
3D    O
"    O
,    O
stacked    O
wire    O
bonding    O
,    O
etc    O
.    O

Transmission-line    B-ComputerCircuit103084420
pulse    I-ComputerCircuit103084420
(    O
TLP    O
)    O

A    O
racetrack    B-ComputerCircuit103084420
problem    I-ComputerCircuit103084420
is    O
a    O
specific    O
instance    O
of    O
a    O
type    O
of    O
race    O
condition    O
.    O

Nintendo    O
custom    O
Ricoh    B-ComputerCircuit103084420
5A22    I-ComputerCircuit103084420
(    O
based    O
on    O
16-bit    O
65C816    B-ComputerCircuit103084420
MHz    O
(    O
3.55    O
MHz    O
PAL    O
)    O
(    O
1.5    O
MIPS    O
)    O

The    O
6264    B-ComputerCircuit103084420
is    O
a    O
JEDEC    O
-    O
standard    O
static    O
RAM    O
integrated    O
circuit    O
.    O

Computer    O
architects    O
have    O
become    O
stymied    O
by    O
the    O
growing    O
mismatch    O
in    O
CPU    O
operating    O
frequencies    O
and    O
DRAM    B-ComputerCircuit103084420
access    O
times    O
.    O

In    O
asynchronous    O
DRAM    B-ComputerCircuit103084420
,    O
the    O
interval    O
is    O
specified    O
in    O
nanoseconds    O
(    O
absolute    O
time    O
)    O
.    O

Because    O
modern    O
DRAM    B-ComputerCircuit103084420
modules    O
'    O
CAS    O
latencies    O
are    O
specified    O
in    O
clock    O
ticks    O
instead    O
of    O
time    O
,    O
when    O
comparing    O
latencies    O
at    O
different    O
clock    O
speeds    O
,    O
latencies    O
must    O
be    O
translated    O
into    O
absolute    O
times    O
to    O
make    O
a    O
fair    O
comparison    O
;    O
a    O
higher    O
numerical    O
CAS    O
latency    O
may    O
still    O
be    O
a    O
shorter    O
absolute    O
-    O
time    O
latency    O
if    O
the    O
clock    O
is    O
faster    O
.    O

Hitachi    O
was    O
the    O
only    O
company    O
,    O
at    O
the    O
time    O
,    O
that    O
made    O
a    O
DRAM    B-ComputerCircuit103084420
that    O
went    O
that    O
fast    O
.    O

Multiplexed    O
Addressing    O
for    O
Simple    O
DRAM    B-ComputerCircuit103084420
Interface    O

They    O
can    O
potentially    O
be    O
fashioned    O
into    O
non    O
-    O
volatile    O
solid    O
-    O
state    O
memory    O
,    O
which    O
would    O
allow    O
greater    O
data    O
density    O
than    O
hard    O
drives    O
with    O
access    O
times    O
similar    O
to    O
DRAM    B-ComputerCircuit103084420
,    O
replacing    O
both    O
components    O
.    O

Can    O
access    O
64    O
KByte    O
of    O
memory    O
,    O
programmable    O
to    O
interface    O
either    O
4164/4464    O
or    O
4416    O
DRAM    B-ComputerCircuit103084420

Universal    O
memory    O
refers    O
to    O
a    O
hypothetical    O
computer    O
data    O
storage    O
device    O
combining    O
the    O
cost    O
benefits    O
of    O
DRAM    B-ComputerCircuit103084420
,    O
the    O
speed    O
of    O
SRAM    O
,    O
the    O
non    O
-    O
volatility    O
of    O
flash    O
memory    O
along    O
with    O
infinite    O
durability    O
.    O

A    O
personal    O
computer    O
might    O
include    O
a    O
few    O
megabytes    O
of    O
fast    O
but    O
volatile    O
and    O
expensive    O
SRAM    O
as    O
the    O
CPU    O
cache    O
,    O
several    O
gigabytes    O
of    O
slower    O
DRAM    B-ComputerCircuit103084420
for    O
program    O
memory    O
,    O
and    O
multiple    O
hundreds    O
of    O
gigabytes    O
of    O
the    O
slow    O
but    O
non    O
-    O
volatile    O
flash    O
memory    O
or    O
a    O
few    O
terabytes    O
of    O
"    O
spinning    O
platters    O
"    O
hard    O
disk    O
drive    O
for    O
long    O
term    O
storage    O
.    O

It    O
has    O
256    O
MB    O
of    O
package    O
on    O
package    O
(    O
PoP    O
)    O
DRAM    B-ComputerCircuit103084420
,    O
twice    O
the    O
amount    O
of    O
the    O
3    O
G    O
,    O
allowing    O
for    O
increased    O
performance    O
and    O
multi    O
-    O
tasking    O
.    O

The    O
1.5    O
million    O
gate    O
GPU    O
would    O
have    O
been    O
fabricated    O
by    O
Infineon    O
on    O
a    O
0.2    O
μm    O
eDRAM    O
process    O
,    O
later    O
to    O
be    O
reduced    O
to    O
0.17    O
μm    O
with    O
a    O
minimum    O
of    O
9    O
MB    O
of    O
embedded    O
DRAM    B-ComputerCircuit103084420
and    O
128    O
to    O
512    O
MB    O
of    O
external    O
SDRAM    B-ComputerCircuit103084420
.    O

2009    O
:    O
Robert    O
H.    O
Dennard    O
for    O
his    O
invention    O
and    O
contributions    O
to    O
the    O
development    O
of    O
dynamic    B-ComputerCircuit103084420
random-access    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
DRAM    O
)    O
,    O
used    O
universally    O
in    O
computers    O
and    O
other    O
data    O
processing    O
and    O
communication    O
systems    O
.    O

In    O
computer    O
technology    O
,    O
dynamic    B-ComputerCircuit103084420
random    I-ComputerCircuit103084420
access    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
DRAM    O
)    O
"    O
soft    O
errors    O
"    O
were    O
linked    O
to    O
alpha    O
particles    O
in    O
1978    O
in    O
Intel    O
's    O
DRAM    O
chips    O
.    O

The    O
DAI    O
could    O
display    O
text    O
and    O
high    O
resolution    O
color    O
pictures    O
and    O
contained    O
a    O
memory    O
controller    O
that    O
enabled    O
it    O
to    O
use    O
up    O
to    O
of    O
DRAM    B-ComputerCircuit103084420
.    O

sTec    O
designs    O
,    O
develops    O
and    O
manufactures    O
solid    O
-    O
state    O
drives    O
(    O
SSDs    O
)    O
based    O
on    O
flash    O
memory    O
and    O
dynamic    B-ComputerCircuit103084420
random    I-ComputerCircuit103084420
access    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
DRAM    O
)    O
,    O
providing    O
them    O
to    O
large    O
-    O
scale    O
data    O
center    O
environments    O
and    O
original    O
equipment    O
manufacturer    O
(    O
OEM    O
)    O
customers    O
.    O

High    O
-    O
volume    O
applications    O
such    O
as    O
DRAM    B-ComputerCircuit103084420
computer    O
memory    O
production    O
,    O
the    O
manufacturing    O
of    O
flat    O
panel    O
displays    O
and    O
the    O
large    O
-    O
scale    O
production    O
of    O
thin    O
-    O
film    O
solar    O
cells    O
.    O

Embedded    O
DRAM    O
(    O
eDRAM    O
)    O
is    O
dynamic    B-ComputerCircuit103084420
random-access    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
DRAM    O
)    O
integrated    O
on    O
the    O
same    O
die    B-ComputerCircuit103084420
or    O
multi    O
-    O
chip    O
module    O
(    O
MCM    O
)    O
of    O
an    O
application    O
-    O
specific    O
integrated    O
circuit    O
(    O
ASIC    O
)    O
or    O
microprocessor    O
.    O

The    O
peak    O
performance    O
,    O
in    O
general    O
expressed    O
as    O
GFLOPS    O
,    O
can    O
be    O
usually    O
derived    O
from    O
architectural    O
manuals    O
,    O
while    O
the    O
peak    O
bandwidth    O
,    O
that    O
references    O
to    O
peak    O
DRAM    B-ComputerCircuit103084420
bandwidth    O
to    O
be    O
specific    O
,    O
is    O
instead    O
obtained    O
via    O
benchmarking    O
.    O

The    O
zig    O
-    O
zag    O
in    O
-    O
line    O
package    O
or    O
ZIP    O
was    O
a    O
short    O
-    O
lived    O
packaging    O
technology    O
for    O
integrated    O
circuits    O
,    O
particularly    O
dynamic    B-ComputerCircuit103084420
RAM    I-ComputerCircuit103084420
chips    O
.    O

The    O
logic    O
board    O
has    O
four    O
PCI    O
slots    O
:    O
three    O
64-bit    O
33    O
MHz    O
slots    O
,    O
and    O
one    O
32-bit    O
66    O
MHz    O
slot    O
dedicated    O
for    O
the    O
graphics    O
card    O
,    O
an    O
ATI    O
Rage    O
128    O
with    O
16    O
MB    O
SGRAM    B-ComputerCircuit103084420
.    O

One    O
year    O
later    O
it    O
released    O
the    O
first    O
DRAM    B-ComputerCircuit103084420
chip    O
,    O
the    O
Intel    O
1103    O
that    O
by    O
1972    O
beat    O
all    O
worldwide    O
records    O
in    O
semiconductor    O
memory    O
sales    O
.    O

:    O
The    O
storage    O
element    O
of    O
the    O
DRAM    B-ComputerCircuit103084420
memory    O
cell    O
is    O
the    O
capacitor    O
labeled    O
(    O
4    O
)    O
in    O
the    O
diagram    O
above    O
.    O

Dynamic    B-ComputerCircuit103084420
random-access    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420

Die    B-ComputerCircuit103084420
of    O
the    O
MT4C1024    O
integrating    O
one    O
-    O
mebibit    O
of    O
DRAM    B-ComputerCircuit103084420
memory    O
cells    O
.    O

Memory    O
refresh    O
is    O
a    O
background    O
maintenance    O
process    O
required    O
during    O
the    O
operation    O
of    O
semiconductor    O
dynamic    B-ComputerCircuit103084420
random-access    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
DRAM    O
)    O
,    O
the    O
most    O
widely    O
used    O
type    O
of    O
computer    O
memory    O
,    O
and    O
in    O
fact    O
is    O
the    O
defining    O
characteristic    O
of    O
this    O
class    O
of    O
memory    O
.    O

Intel    O
developed    O
the    O
first    O
commercially    O
available    O
dynamic    B-ComputerCircuit103084420
RAM    I-ComputerCircuit103084420
(    O
i1103    O
)    O
,    O
EPROM    B-ComputerCircuit103084420
(    O
i1702    O
)    O
,    O
and    O
commercially    O
available    O
microprocessor    O
(    O
i4004    O
)    O
,    O
becoming    O
a    O
huge    O
financial    O
success    O
.    O

IBM    O
sold    O
the    O
first    O
IBM    O
PCs    O
in    O
configurations    O
with    O
16    O
or    O
64    O
kB    O
of    O
RAM    O
preinstalled    O
using    O
either    O
nine    O
or    O
thirty    O
-    O
six    O
16-kilobit    O
DRAM    B-ComputerCircuit103084420
chips    O
.    O

The    O
device    O
needed    O
several    O
additional    O
ICs    O
to    O
produce    O
a    O
functional    O
computer    O
,    O
in    O
part    O
due    O
to    O
it    O
being    O
packaged    O
in    O
a    O
small    O
18-pin    O
"    O
memory    O
package    O
"    O
,    O
which    O
ruled    O
out    O
the    O
use    O
of    O
a    O
separate    O
address    O
bus    O
(    O
Intel    O
was    O
primarily    O
a    O
DRAM    B-ComputerCircuit103084420
manufacturer    O
at    O
the    O
time    O
)    O
.    O

RAM    O
:    O
4    O
K    O
words    O
,    O
16-bit    O
,    O
DRAM    B-ComputerCircuit103084420
(    O
upgradable    O
to    O
65    O
K    O
words    O
)    O

Vector    O
IRAM    O
(    O
V    O
-    O
IRAM    O
)    O
combines    O
DRAM    B-ComputerCircuit103084420
with    O
a    O
vector    O
processor    O
integrated    O
on    O
the    O
same    O
chip    O
.    O

Reconfigurable    O
Architecture    O
DRAM    O
(    O
RADram    O
)    O
is    O
DRAM    B-ComputerCircuit103084420
with    O
reconfigurable    O
computing    O
FPGA    B-ComputerCircuit103084420
logic    O
elements    O
integrated    O
on    O
the    O
same    O
chip    O
.    O

In    O
the    O
1980s    O
,    O
a    O
tiny    O
CPU    O
that    O
executed    O
FORTH    O
was    O
fabricated    O
into    O
a    O
DRAM    B-ComputerCircuit103084420
chip    O
to    O
improve    O
PUSH    O
and    O
POP    O
.    O

Each    O
computer    O
's    O
memory    O
includes    O
256    O
KB    O
of    O
EEPROM    B-ComputerCircuit103084420
,    O
256    O
MB    O
of    O
DRAM    B-ComputerCircuit103084420
,    O
and    O
2    O
GB    O
of    O
flash    O
memory    O
.    O

The    O
system    O
was    O
identical    O
to    O
the    O
A    O
5120    O
,    O
with    O
the    O
addition    O
of    O
two    O
additional    O
boards    O
,    O
one    O
with    O
a    O
U8000    O
16-bit    O
microprocessor    O
(    O
a    O
Zilog    O
Z8000    O
clone    O
)    O
,    O
and    O
one    O
with    O
256KiB    O
DRAM    B-ComputerCircuit103084420
.    O

The    O
system    O
was    O
identical    O
to    O
the    O
PC    O
1715    O
,    O
except    O
the    O
processor    O
was    O
clocked    O
at    O
4    O
MHz    O
and    O
the    O
machine    O
had    O
256KiB    O
DRAM    B-ComputerCircuit103084420
.    O

The    O
SH-1    O
and    O
the    O
SH-2    O
were    O
used    O
in    O
the    O
Sega    O
Saturn    O
and    O
Sega    O
32X.    O
These    O
cores    O
have    O
16-bit    O
instructions    O
for    O
better    O
code    O
density    O
than    O
32-bit    O
instructions    O
,    O
which    O
was    O
a    O
great    O
benefit    O
at    O
the    O
time    O
,    O
due    O
to    O
the    O
high    O
cost    O
of    O
main    B-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
.    O

This    O
resulted    O
in    O
the    O
4004    O
architecture    O
,    O
which    O
is    O
part    O
of    O
a    O
family    O
of    O
chips    O
,    O
including    O
ROM    O
,    O
DRAM    B-ComputerCircuit103084420
,    O
and    O
serial    O
-    O
to    O
-    O
parallel    O
shift    O
register    O
chips    O
.    O

Registered    O
(    O
also    O
called    O
buffered    O
)    O
memory    O
modules    O
have    O
a    O
register    O
between    O
the    O
DRAM    B-ComputerCircuit103084420
modules    O
and    O
the    O
system    O
's    O
memory    O
controller    O
.    O

DRAM    B-ComputerCircuit103084420

XDR2    O
DRAM    O
was    O
a    O
proposed    O
type    O
of    O
dynamic    B-ComputerCircuit103084420
random-access    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
that    O
was    O
offered    O
by    O
Rambus    O
.    O

Video    O
memory    O
:    O
1    O
or    O
2    O
MB    O
DRAM    B-ComputerCircuit103084420
or    O
VRAM    O

Using    O
I    O
/    O
O    O
bus    O
frequency    O
of    O
200    O
MHz    O
various    O
types    O
of    O
DRAM    B-ComputerCircuit103084420
will    O
operate    O
as    O
:    O

The    O
process    O
used    O
to    O
form    O
DRAM    B-ComputerCircuit103084420
capacitors    O
creates    O
a    O
rough    O
and    O
hilly    O
surface    O
,    O
which    O
makes    O
it    O
difficult    O
to    O
add    O
metal    O
interconnect    O
layers    O
and    O
still    O
maintain    O
good    O
yield    O
.    O

Originally    O
,    O
general    O
-    O
purpose    O
buses    O
like    O
VMEbus    O
and    O
the    O
S-100    O
bus    O
were    O
used    O
,    O
but    O
to    O
reduce    O
latency    O
,    O
modern    O
memory    O
buses    O
are    O
designed    O
to    O
connect    O
directly    O
to    O
DRAM    B-ComputerCircuit103084420
chips    O
,    O
and    O
thus    O
are    O
designed    O
by    O
chip    O
standards    O
bodies    O
such    O
as    O
JEDEC    O
.    O

I    O
/    O
O    O
Memory    O
:    O
2    O
MB    O
EDO    B-ComputerCircuit103084420
DRAM    I-ComputerCircuit103084420

The    O
original    O
hardware    O
design    O
included    O
dual    O
-    O
ported    O
VRAM    O
as    O
graphics    O
memory    O
,    O
but    O
due    O
to    O
a    O
shortage    O
in    O
parts    O
,    O
Sony    O
redesigned    O
the    O
GPU    O
to    O
use    O
SGRAM    B-ComputerCircuit103084420
instead    O
(    O
which    O
could    O
simulate    O
dual    O
-    O
porting    O
to    O
some    O
extent    O
by    O
using    O
two    O
banks    O
)    O
.    O

Robert    O
H.    O
Dennard    O
,    O
electrical    O
engineer    O
who    O
invented    O
DRAM    B-ComputerCircuit103084420
and    O
identified    O
MOSFET    O
scaling    O
law    O
(    O
known    O
as    O
Dennard    O
scaling    O
)    O

Chip    O
packaging    O
materials    O
were    O
an    O
insidious    O
source    O
of    O
radiation    O
that    O
was    O
found    O
to    O
be    O
causing    O
soft    O
errors    O
in    O
new    O
DRAM    B-ComputerCircuit103084420
chips    O
in    O
the    O
1970s    O
.    O

Capacitor    O
-    O
based    O
DRAM    B-ComputerCircuit103084420
is    O
often    O
replaced    O
by    O
more    O
rugged    O
(    O
but    O
larger    O
,    O
and    O
more    O
expensive    O
)    O
SRAM    O
.    O

The    O
report    O
also    O
predicts    O
that    O
gap    O
between    O
DRAM    B-ComputerCircuit103084420
access    O
time    O
and    O
FLOPs    O
will    O
increase    O
100x    O
over    O
coming    O
decade    O
to    O
balance    O
power    O
usage    O
between    O
processors    O
and    O
DRAM    O
.    O

This    O
arrangement    O
simultaneously    O
eliminated    O
the    O
need    O
for    O
a    O
separate    O
refresh    O
circuit    O
for    O
the    O
DRAM    B-ComputerCircuit103084420
chips    O
,    O
as    O
the    O
video    O
transfer    O
accessed    O
each    O
row    O
of    O
the    O
dynamic    O
memory    O
within    O
the    O
timeout    O
period    O
.    O

Static    B-ComputerCircuit103084420
column    I-ComputerCircuit103084420
RAM    I-ComputerCircuit103084420
(    O
or    O
SCRAM    O
)    O
,    O
a    O
type    O
of    O
computer    O
memory    O

Inmos    O
'    O
first    O
products    O
were    O
static    O
RAM    O
devices    O
,    O
followed    O
by    O
dynamic    B-ComputerCircuit103084420
RAM    I-ComputerCircuit103084420
and    O
EEPROM    B-ComputerCircuit103084420
.    O

RAM    O
:    O
64    O
MB    O
DRAM    B-ComputerCircuit103084420

Tantalum(V    O
)    O
oxide    O
films    O
have    O
a    O
variety    O
of    O
applications    O
including    O
as    O
optical    O
films    O
with    O
refractive    O
indices    O
as    O
high    O
as    O
2.039    O
and    O
as    O
a    O
thin    O
-    O
film    O
dielectric    O
material    O
in    O
dynamic    B-ComputerCircuit103084420
random    I-ComputerCircuit103084420
access    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
and    O
semiconductor    O
field    O
-    O
effect    O
transistors    O
.    O

SandForce    O
controllers    O
did    O
not    O
use    O
DRAM    B-ComputerCircuit103084420
for    O
caching    O
which    O
reduces    O
cost    O
and    O
complexity    O
compared    O
to    O
other    O
SSD    O
controllers    O
.    O

Even    O
the    O
official    O
presentation    O
in    O
September    O
1988    O
of    O
a    O
1-Megabit-Speicher    B-ComputerCircuit103084420
that    O
was    O
firstly    O
developed    O
in    O
the    O
GDR    O
,    O
could    O
n't    O
mask    O
the    O
slow    O
speed    O
of    O
development    O
in    O
comparison    O
with    O
the    O
West    O
.    O

=    O
=    O
=    O
Compliant    B-ComputerCircuit103084420
bonding    I-ComputerCircuit103084420

Integrated    B-ComputerCircuit103084420
fluidic    I-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
,    O
a    O
type    O
of    O
integrated    O
circuit    O
(    O
IC    O
)    O
using    O
fluids    O

Motorola    O
/    O
Freescale    O
renamed    O
its    O
PowerPC    O
families    O
to    O
e200    O
,    O
e300    O
,    O
e500    O
and    O
e600    O
and    O
announced    O
the    O
future    O
64-bit    O
e700    B-ComputerCircuit103084420
.    O

Developed    O
as    O
a    O
stripped    O
-    O
down    O
version    O
of    O
the    O
YM2608    O
,    O
it    O
lacks    O
its    O
larger    O
sibling    O
's    O
ADPCM    O
channel    O
,    O
Rhythm    O
Sound    O
System    O
,    O
SSG    B-ComputerCircuit103084420
components    O
,    O
and    O
GPIO    B-ComputerCircuit103084420
ports    O
.    O

Charlieplexing    O
is    O
a    O
technique    O
for    O
driving    O
a    O
multiplexed    O
display    O
in    O
which    O
relatively    O
few    O
I/O    B-ComputerCircuit103084420
pins    I-ComputerCircuit103084420
on    O
a    O
microcontroller    B-ComputerCircuit103084420
are    O
used    O
e.g.    O
to    O
drive    O
an    O
array    O
of    O
LEDs    O
.    O

GPIO    B-ComputerCircuit103084420
,    O
I2C    O
,    O
UART    O
and    O
SPI    O

Each    O
GPIO    B-ComputerCircuit103084420
port    O
on    O
a    O
tiny    O
or    O
mega    O
AVR    O
drives    O
up    O
to    O
eight    O
pins    O
and    O
is    O
controlled    O
by    O
three    O
8-bit    O
registers    O
:    O
DDR"x    O
"    O
,    O
PORT"x    O
"    O
and    O
PIN"x    O
"    O
,    O
where    O
"    O
x    O
"    O
is    O
the    O
port    O
identifier    O
.    O

The    O
JTAG    O
signals    O
(    O
TMS    O
,    O
TDI    O
,    O
TDO    O
,    O
and    O
TCK    O
)    O
are    O
multiplexed    O
on    O
GPIO    B-ComputerCircuit103084420
.    O

Embedded    O
system    O
targeting    O
for    O
Texas    O
Instruments    O
C2000    O
and    O
MSP430    O
,    O
ARM    O
Cortex    O
-    O
M    O
chips    O
.    O
Supports    O
on    O
-    O
chip    O
peripherals    O
like    O
serial    O
ports    O
,    O
CAN    O
,    O
PWM    O
,    O
Quadrature    O
Encoder    O
Pulse    O
(    O
QEP    O
)    O
,    O
Event    O
Capture    O
,    O
Serial    O
Peripheral    O
Interface    O
Bus    O
(    O
SPI    O
)    O
,    O
I²C    O
,    O
Analog    O
-    O
to    O
-    O
digital    O
converter    O
(    O
ADC    O
)    O
,    O
Digital    O
-    O
to    O
-    O
analog    O
converter    O
(    O
DAC    O
)    O
,    O
and    O
GPIO    B-ComputerCircuit103084420
.    O

Inspired    O
by    O
the    O
GPIO    B-ComputerCircuit103084420
of    O
a    O
borrowed    O
Raspberry    O
Pi    O
,    O
which    O
he    O
realized    O
allowed    O
web    O
users    O
anywhere    O
on    O
the    O
planet    O
to    O
turn    O
an    O
LED    O
on    O
or    O
off    O
on    O
his    O
machine    O
from    O
their    O
browsers    O
,    O
"    O
MooresCloud    O
"    O
was    O
brought    O
from    O
concept    O
to    O
prototype    O
by    O
a    O
team    O
in    O
eight    O
weeks    O
.    O

The    O
protocol    O
allows    O
endpoints    O
(    O
such    O
as    O
public    O
address    O
speakers    O
)    O
to    O
autonomously    O
announce    O
their    O
presence    O
and    O
capabilities    O
(    O
such    O
as    O
recording    O
or    O
GPIO    B-ComputerCircuit103084420
)    O
and    O
configure    O
themselves    O
to    O
play    O
audio    O
broadcasts    O
.    O

general    O
-    O
purpose    O
input    O
/    O
output    O
(    O
GPIO    B-ComputerCircuit103084420
)    O
pins    O
.    O

SwitchX    O
is    O
the    O
fifth    O
generation    O
,    O
using    O
a    O
40    B-ComputerCircuit103084420
nanometer    I-ComputerCircuit103084420
process    O
with    O
1.4    O
billion    O
transistors    O
on    O
a    O
45    O
mm    O
by    O
45    O
mm    O
chip    O
.    O

The    O
term    O
die    B-ComputerCircuit103084420
shrink    I-ComputerCircuit103084420
(    O
sometimes    O
optical    B-ComputerCircuit103084420
shrink    I-ComputerCircuit103084420
or    O
process    B-ComputerCircuit103084420
shrink    I-ComputerCircuit103084420
)    O
refers    O
to    O
a    O
simple    O
semiconductor    O
scaling    O
of    O
semiconductor    O
devices    O
,    O
mainly    O
transistors    O
.    O

It    O
is    O
closely    O
related    O
to    O
the    O
desktop    O
Clarkdale    O
processor    O
;    O
both    O
use    O
dual    O
-    O
core    O
dies    O
based    O
on    O
the    O
"    O
Westmere    O
''    O
32    O
nm    O
die    B-ComputerCircuit103084420
shrink    I-ComputerCircuit103084420
of    O
the    O
Nehalem    O
microarchitecture    O
,    O
and    O
have    O
integrated    O
Graphics    O
as    O
well    O
as    O
PCI    O
Express    O
and    O
DMI    O
links    O
.    O

Nehalem    O
received    O
a    O
die    B-ComputerCircuit103084420
shrink    I-ComputerCircuit103084420
on    O
January    O
7    O
,    O
2010    O
,    O
under    O
the    O
core    O
name    O
of    O
Westmere    O
.    O

Papers    O
at    O
the    O
IEDM    O
Conference    O
in    O
2007    O
suggested    O
for    O
the    O
first    O
time    O
that    O
RRAM    O
exhibits    O
lower    O
programming    O
currents    O
than    O
PRAM    B-ComputerCircuit103084420
or    O
MRAM    B-ComputerCircuit103084420
without    O
sacrificing    O
programming    O
performance    O
,    O
retention    O
or    O
endurance    O
.    O

Modeling    O
of    O
2D    O
and    O
3D    O
caches    O
designed    O
with    O
RRAM    O
and    O
other    O
non    O
-    O
volatile    O
random    O
access    O
memories    O
such    O
as    O
MRAM    B-ComputerCircuit103084420
and    O
PCM    B-ComputerCircuit103084420
can    O
be    O
done    O
using    O
DESTINY    O
tool    O
.    O

Spin    O
-    O
transfer    O
torque    O
magnetic    O
random    O
-    O
access    O
memory    O
(    O
STT    O
-    O
RAM    O
or    O
STT    O
-    O
MRAM    O
)    O
has    O
the    O
advantages    O
of    O
lower    O
power    O
consumption    O
and    O
better    O
scalability    O
over    O
conventional    O
magnetoresistive    B-ComputerCircuit103084420
random-access    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
MRAM    O
)    O
which    O
uses    O
magnetic    O
fields    O
to    O
flip    O
the    O
active    O
elements    O
.    O

Magnetoresistive    B-ComputerCircuit103084420
random-access    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420

Besides    O
its    O
great    O
fundamental    O
interest    O
,    O
room    O
temperature    O
magnetoresistive    O
tunnelling    O
is    O
the    O
basis    O
for    O
practical    O
devices    O
including    O
MRAM    B-ComputerCircuit103084420
and    O
read    O
heads    O
used    O
in    O
hard    O
disks    O
.    O

Magnetoresistive    O
RAM    O
,    O
or    O
MRAM    B-ComputerCircuit103084420
,    O
is    O
considered    O
a    O
likely    O
candidate    O
to    O
provide    O
radiation    O
hardened    O
,    O
rewritable    O
,    O
non    O
-    O
volatile    O
conductor    O
memory    O
.    O

In    O
the    O
field    O
of    O
computer    O
hardware    O
,    O
the    O
term    O
programmer    B-ComputerCircuit103084420
,    O
chip    B-ComputerCircuit103084420
programmer    I-ComputerCircuit103084420
or    O
device    B-ComputerCircuit103084420
programmer    I-ComputerCircuit103084420
refers    O
to    O
an    O
electronic    O
equipment    O
that    O
configures    O
programmable    O
non    O
-    O
volatile    O
integrated    O
circuits    O
(    O
called    O
programmable    O
devices    O
)    O
such    O
as    O
EPROM    B-ComputerCircuit103084420
,    O
EEPROM    B-ComputerCircuit103084420
,    O
Flashes    O
,    O
eMMC    O
,    O
MRAM    B-ComputerCircuit103084420
,    O
FRAM    O
,    O
NV    O
RAM    O
,    O
PALs    B-ComputerCircuit103084420
,    O
FPGAs    B-ComputerCircuit103084420
or    O
programmable    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
circuits    O
...    O

A    O
variety    O
of    O
techniques    O
are    O
used    O
to    O
attempt    O
to    O
block    O
or    O
cancel    O
this    O
noise    O
coupling    O
,    O
such    O
as    O
fully    B-ComputerCircuit103084420
differential    I-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420
,    O
P+    O
guard    O
-    O
rings    O
,    O
differential    O
topology    O
,    O
on    O
-    O
chip    O
decoupling    O
,    O
and    O
triple    O
-    O
well    O
isolation    O
.    O

Such    O
an    O
electron    O
is    O
collected    O
by    O
a    O
suitable    O
external    O
readout    B-ComputerCircuit103084420
integrated    I-ComputerCircuit103084420
circuits    I-ComputerCircuit103084420
(    O
ROIC    O
)    O
and    O
transformed    O
into    O
an    O
electric    O
signal    O
.    O

It    O
incorporated    O
Intel    B-ComputerCircuit103084420
8253    I-ComputerCircuit103084420
hardware    O
and    O
memory    O
mapped    O
I    O
/    O
O.    O
The    O
sound    O
-    O
related    O
BASIC    O
Statements    O
were    O
MUSIC    O
,    O
TEMPO    O
,    O
and    O
BEEP    O
.    O

The    O
original    O
system    O
chips    O
were    O
one    O
Intel    O
8259    O
programmable    O
interrupt    O
controller    O
(    O
PIC    O
)    O
(    O
at    O
I    O
/    O
O    O
address    O
)    O
,    O
one    O
Intel    O
8237    O
direct    O
memory    O
access    O
(    O
DMA    O
)    O
controller    O
(    O
at    O
I    O
/    O
O    O
address    O
)    O
,    O
and    O
an    O
Intel    B-ComputerCircuit103084420
8253    I-ComputerCircuit103084420
programmable    O
interval    O
timer    O
(    O
PIT    O
)    O
(    O
at    O
I    O
/    O
O    O
address    O
)    O
.    O

8253    B-ComputerCircuit103084420
–    O
Programmable    B-ComputerCircuit103084420
interval    I-ComputerCircuit103084420
timer    I-ComputerCircuit103084420

Intel    B-ComputerCircuit103084420
8253    I-ComputerCircuit103084420
:    O
programmable    O
interval    O
timer    O
,    O
3x    O
16-bit    O
max    O
10    O
MHz    O

Ajax    B-ComputerCircuit103084420
(floppy    I-ComputerCircuit103084420
disk    I-ComputerCircuit103084420
controller)    I-ComputerCircuit103084420
,    O
a    O
floppy    O
disk    O
controller    O
fitted    O
to    O
the    O
Atari    O
STE    O

The    O
Acorn    O
Plus    O
3    O
was    O
a    O
hardware    O
module    O
that    O
connected    O
independently    O
of    O
the    O
Plus    O
1    O
and    O
provided    O
a    O
double    O
-    O
density    O
3½    O
"    O
disc    O
drive    O
connected    O
through    O
a    O
WD1770    B-ComputerCircuit103084420
drive    O
controller    O
and    O
an    O
ADFS    O
ROM    O
.    O

"    O
WD-1772-PH    B-ComputerCircuit103084420
"    O
"    O
Western    O
Digital    O
Floppy    O
Disk    O
Controller    O
"    O
Floppy    O
controller    O
chip    O
.    O

When    O
using    O
active    O
components    O
,    O
such    O
as    O
operational    B-ComputerCircuit103084420
amplifiers    I-ComputerCircuit103084420
,    O
the    O
differentiation    O
index    O
can    O
be    O
arbitrarily    O
high    O
.    O

Unlike    O
most    O
other    O
phaser    O
pedals    O
,    O
this    O
is    O
achieved    O
without    O
the    O
use    O
of    O
op-amps    B-ComputerCircuit103084420
.    O

70s    O
gray    O
"    O
DOD    O
Overdrive    O
Preamp/250"s    O
with    O
LM741    O
op-amps    B-ComputerCircuit103084420
fetch    O
premium    O
prices    O
with    O
collectors    O
,    O
with    O
the    O
yellow    O
early    O
'    O
80s    O
250s    O
not    O
far    O
behind    O
.    O

V+    O
and    O
V−    O
may    O
also    O
refer    O
to    O
the    O
non    O
-    O
inverting    O
(    O
+    O
)    O
and    O
inverting    O
(    O
−    O
)    O
voltage    O
inputs    O
of    O
ICs    O
like    O
op    B-ComputerCircuit103084420
amp    I-ComputerCircuit103084420
.    O

For    O
active    O
crossovers    O
inversion    O
is    O
usually    O
done    O
using    O
a    O
unity    O
gain    O
inverting    O
op-amp    B-ComputerCircuit103084420
.    O

Integrated    O
circuit    O
devices    O
,    O
such    O
as    O
operational    B-ComputerCircuit103084420
amplifiers    I-ComputerCircuit103084420
commonly    O
quote    O
equivalent    O
input    O
noise    O
level    O
in    O
these    O
terms    O
(    O
at    O
room    O
temperature    O
)    O
.    O

The    O
headphone    O
amplifier    O
is    O
designed    O
around    O
single    O
or    O
dual    O
-    O
channel    O
op-amps    B-ComputerCircuit103084420
such    O
as    O
Burr    O
-    O
Brown    O
's    O
OPA2134    O
or    O
OPA2132PA    O
,    O
however    O
,    O
a    O
wide    O
variety    O
of    O
op    O
-    O
amps    O
have    O
been    O
successfully    O
implemented    O
.    O

Like    O
the    O
Sound    O
Blaster    O
ZxR    O
,    O
it    O
allows    O
its    O
Op-Amps    B-ComputerCircuit103084420
to    O
be    O
swapped    O
.    O

George    O
A.    O
Philbrick    O
was    O
responsible    O
,    O
through    O
his    O
company    O
George    O
A.    O
Philbrick    O
Researches    O
(    O
GAP    O
/    O
R    O
)    O
,    O
for    O
the    O
1953    O
commercialization    O
and    O
wide    O
adoption    O
of    O
operational    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420
,    O
a    O
now    O
-    O
ubiquitous    O
component    O
of    O
analog    O
electronic    O
systems    O
,    O
and    O
the    O
invention    O
and    O
commercialization    O
of    O
electronic    O
analog    O
computers    O
based    O
on    O
the    O
operational    O
amplifier    O
principle    O
.    O

Operational    B-ComputerCircuit103084420
amplifiers    I-ComputerCircuit103084420

With    O
the    O
basic    O
electronic    O
block    O
(    O
"    O
Grundbaustein    O
"    O
)    O
,    O
which    O
contained    O
an    O
operational    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420
,    O
Schmitt    O
trigger    O
and    O
delay    O
line    O
circuits    O
could    O
be    O
built    O
.    O

Operational    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420

Supplied    O
with    O
LTspice    O
IV    O
are    O
macro    O
models    O
for    O
80%    O
of    O
LTC    O
's    O
switching    O
regulators    O
and    O
operational    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420
,    O
transistors    O
,    O
MOSFETs    O
,    O
and    O
passive    O
components    O
.    O

Analog    O
ICs    O
,    O
such    O
as    O
sensors    O
,    O
power    O
management    O
circuits    O
,    O
and    O
operational    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420
,    O
work    O
by    O
processing    O
continuous    O
signals    O
.    O

The    O
741    B-ComputerCircuit103084420
operational    I-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420

The    O
company    O
produced    O
power    B-ComputerCircuit103084420
management    I-ComputerCircuit103084420
integrated    I-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
,    O
display    O
drivers    O
,    O
audio    O
and    O
operational    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420
,    O
communication    O
interface    O
products    O
and    O
data    O
conversion    O
solutions    O
.    O

operational    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420

Some    O
less    O
usual    O
peripheral    O
options    O
include    O
comparator    B-ComputerCircuit103084420
(    O
that    O
can    O
be    O
used    O
with    O
the    O
timers    O
to    O
do    O
simple    O
ADC    O
)    O
,    O
on    O
-    O
chip    O
op-amp    B-ComputerCircuit103084420
for    O
signal    O
conditioning    O
,    O
12-bit    O
DAC    O
,    O
LCD    O
driver    O
,    O
hardware    O
multiplier    O
,    O
USB    O
,    O
and    O
DMA    O
for    O
ADC    O
results    O
.    O

His    O
work    O
was    O
closely    O
associated    O
with    O
George    O
Philbrick    O
,    O
who    O
is    O
credited    O
along    O
with    O
Lovell    O
as    O
the    O
developer    O
of    O
the    O
operational    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420
.    O

The    O
circuit    O
consists    O
of    O
a    O
feedback    O
loop    O
containing    O
a    O
switching    O
device    O
such    O
as    O
a    O
transistor    O
,    O
comparator    B-ComputerCircuit103084420
,    O
relay    O
,    O
op    B-ComputerCircuit103084420
amp    I-ComputerCircuit103084420
,    O
or    O
a    O
negative    O
resistance    O
device    O
like    O
a    O
tunnel    O
diode    O
,    O
that    O
repetitively    O
charges    O
a    O
capacitor    O
or    O
inductor    O
through    O
a    O
resistance    O
until    O
it    O
reaches    O
a    O
threshold    O
level    O
,    O
then    O
discharges    O
it    O
again    O
.    O

This    O
relaxation    O
oscillator    O
is    O
a    O
hysteretic    O
oscillator    O
,    O
named    O
this    O
way    O
because    O
of    O
the    O
hysteresis    O
created    O
by    O
the    O
positive    O
feedback    O
loop    O
implemented    O
with    O
the    O
comparator    B-ComputerCircuit103084420
(    O
similar    O
to    O
,    O
but    O
different    O
from    O
,    O
an    O
op-amp    B-ComputerCircuit103084420
)    O
.    O

Charge    O
amplifiers    O
are    O
usually    O
constructed    O
using    O
an    O
operational    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420
or    O
other    O
high    O
gain    O
semiconductor    O
circuit    O
with    O
a    O
negative    O
feedback    O
capacitor    O
.    O

Operational    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420

The    O
latter    O
appears    O
often    O
in    O
feedback    O
amplifiers    O
(    O
such    O
as    O
operational    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420
)    O
that    O
do    O
not    O
have    O
sufficient    O
gain    O
or    O
phase    O
margins    O
.    O

Normal    O
differential    O
amplifiers    O
and    O
operational    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420
powered    O
between    O
two    O
power    O
supply    O
rails    O
(    O
say    O
"    O
V"CC    O
and    O
"    O
V"EE    O
)    O
can    O
only    O
handle    O
signals    O
that    O
lie    O
between    O
these    O
two    O
power    O
rails    O
.    O

An    O
op-amp    B-ComputerCircuit103084420
implementation    O
of    O
this    O
is    O
shown    O
in    O
figure    O
6    O
,    O
other    O
circuitry    O
is    O
possible    O
.    O

RRAM    B-ComputerCircuit103084420

resistive    O
random    O
-    O
access    O
memory    O
(    O
RRAM    B-ComputerCircuit103084420
)    O

Resistive    B-ComputerCircuit103084420
random-access    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
RRAM    B-ComputerCircuit103084420
or    O
ReRAM    B-ComputerCircuit103084420
)    O
is    O
a    O
type    O
of    O
non    O
-    O
volatile    O
(    O
NV    O
)    O
random    O
-    O
access    O
(    O
RAM    O
)    O
computer    O
memory    O
that    O
works    O
by    O
changing    O
the    O
resistance    O
across    O
a    O
dielectric    O
solid    O
-    O
state    O
material    O
often    O
referred    O
to    O
as    O
a    O
memristor    O
.    O

Crossbar    O
develops    O
a    O
class    O
of    O
non    O
-    O
volatile    O
resistive    B-ComputerCircuit103084420
random-access    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
RRAM    O
)    O
technology    O
.    O

These    O
are    O
sometimes    O
referred    O
to    O
as    O
chip    B-ComputerCircuit103084420
art    I-ComputerCircuit103084420
,    O
silicon    O
art    O
,    O
silicon    O
graffiti    O
or    O
silicon    O
doodling    O
.    O

Adding    O
an    O
HD44780    B-ComputerCircuit103084420
controlled    O
dot    O
matrix    O
display    O

Adding    O
a    O
phase    O
shift    O
with    O
the    O
additional    O
use    O
of    O
a    O
Delay-locked    B-ComputerCircuit103084420
loop    I-ComputerCircuit103084420
.    O

Delay-locked    B-ComputerCircuit103084420
loop    I-ComputerCircuit103084420

The    O
MK484    B-ComputerCircuit103084420
AM    O
radio    O
IC    O
is    O
a    O
fully    O
functional    O
AM    O
radio    O
detector    O
on    O
a    O
chip    O
.    O

Erasable    B-ComputerCircuit103084420
programmable    I-ComputerCircuit103084420
read-only    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
EPROM    O
)    O
and    O
electrically    B-ComputerCircuit103084420
erasable    I-ComputerCircuit103084420
programmable    I-ComputerCircuit103084420
read-only    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
EEPROM    O
)    O
can    O
be    O
erased    O
and    O
re    O
-    O
programmed    O
,    O
but    O
usually    O
this    O
can    O
only    O
be    O
done    O
at    O
relatively    O
slow    O
speeds    O
,    O
may    O
require    O
special    O
equipment    O
to    O
achieve    O
,    O
and    O
is    O
typically    O
only    O
possible    O
a    O
certain    O
number    O
of    O
times    O
.    O

The    O
1971    O
invention    O
of    O
EPROM    B-ComputerCircuit103084420
essentially    O
solved    O
problem    O
3    O
,    O
since    O
EPROM    O
(    O
unlike    O
PROM    O
)    O
can    O
be    O
repeatedly    O
reset    O
to    O
its    O
unprogrammed    O
state    O
by    O
exposure    O
to    O
strong    O
ultraviolet    O
light    O
.    O

"    O
Erasable    B-ComputerCircuit103084420
programmable    I-ComputerCircuit103084420
read-only    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
"    O
(    O
EPROM    O
)    O
can    O
be    O
erased    O
by    O
exposure    O
to    O
strong    O
ultraviolet    O
light    O
(    O
typically    O
for    O
10    O
minutes    O
or    O
longer    O
)    O
,    O
then    O
rewritten    O
with    O
a    O
process    O
that    O
again    O
needs    O
higher    O
than    O
usual    O
voltage    O
applied    O
.    O
Repeated    O
exposure    O
to    O
UV    O
light    O
will    O
eventually    O
wear    O
out    O
an    O
EPROM    O
,    O
but    O
the    O
"    O
endurance    O
"    O
of    O
most    O
EPROM    O
chips    O
exceeds    O
1000    O
cycles    O
of    O
erasing    O
and    O
reprogramming    O
.    O

EPROM    B-ComputerCircuit103084420

EPROM    B-ComputerCircuit103084420
:    O
erasable    O
programmable    O
read    O
-    O
only    O
memory    O
that    O
can    O
be    O
erased    O
by    O
ultraviolet    O
light    O
for    O
reuse    O

The    O
first    O
EPROM    B-ComputerCircuit103084420
,    O
an    O
Intel    O
1702    O
,    O
with    O
the    O
die    B-ComputerCircuit103084420
and    O
wire    O
bonds    O
clearly    O
visible    O
through    O
the    O
erase    O
window    O
.    O

The    O
High    O
Court    O
of    O
Australia    O
supported    O
that    O
the    O
reproduction    O
of    O
a    O
lookup    O
table    O
in    O
an    O
EPROM    B-ComputerCircuit103084420
in    O
a    O
third    O
-    O
party    O
hardware    O
lock    O
was    O
an    O
infringement    O
of    O
a    O
literary    O
work    O
.    O

It    O
is    O
commonly    O
used    O
for    O
programming    O
microcontroller    B-ComputerCircuit103084420
,    O
EPROM    B-ComputerCircuit103084420
,    O
and    O
other    O
types    O
of    O
programmable    O
logic    O
devices    O
.    O

As    O
the    O
first    O
microprocessors    O
were    O
intended    O
to    O
run    O
embedded    O
systems    O
such    O
as    O
in    O
calculators    O
,    O
computer    O
terminals    O
and    O
digital    O
watches    O
,    O
the    O
Intellec    O
was    O
used    O
for    O
programming    O
programmable    O
memory    O
chips    O
used    O
by    O
embedded    O
systems    O
,    O
e.g.    O
the    O
2048-bit    O
(    O
256-byte    O
)    O
Intel    O
1602A    O
programmable    B-ComputerCircuit103084420
read-only    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
PROM    O
)    O
or    O
erasable    O
1702A    O
EPROM    B-ComputerCircuit103084420
chips    O
which    O
were    O
plugged    O
into    O
a    O
ZIF    O
socket    O
on    O
the    O
Intellec-8    O
's    O
front    O
panel    O
.    O

The    O
ECU    O
is    O
sealed    O
and    O
can    O
not    O
be    O
serviced    O
,    O
and    O
the    O
EPROM    B-ComputerCircuit103084420
can    O
not    O
be    O
re    O
-    O
programmed    O
.    O

Specialised    O
programmers    O
-    O
Products    O
specialised    O
for    O
programming    O
specific    O
programmable    O
devices    O
groups    O
(    O
families    O
)    O
:    O
EPROM    B-ComputerCircuit103084420
,    O
EEPROM    B-ComputerCircuit103084420
,    O
MCU    B-ComputerCircuit103084420
,    O
Flash    O
,    O
etc    O
.    O

Intel    O
developed    O
the    O
first    O
commercially    O
available    O
dynamic    B-ComputerCircuit103084420
RAM    I-ComputerCircuit103084420
(    O
i1103    O
)    O
,    O
EPROM    B-ComputerCircuit103084420
(    O
i1702    O
)    O
,    O
and    O
commercially    O
available    O
microprocessor    O
(    O
i4004    O
)    O
,    O
becoming    O
a    O
huge    O
financial    O
success    O
.    O

Erasable    B-ComputerCircuit103084420
Programmable    I-ComputerCircuit103084420
Read-Only    I-ComputerCircuit103084420
Memory    I-ComputerCircuit103084420
(EPROM)    I-ComputerCircuit103084420
integrated    O
circuits    O
.    O

The    O
die    B-ComputerCircuit103084420
from    O
an    O
Intel    O
8742    B-ComputerCircuit103084420
,    O
an    O
8-bit    O
microcontroller    B-ComputerCircuit103084420
that    O
includes    O
a    O
CPU    O
running    O
at    O
12    O
MHz    O
,    O
128    O
bytes    O
of    O
RAM    O
,    O
2048    O
bytes    O
of    O
EPROM    B-ComputerCircuit103084420
,    O
and    O
I    O
/    O
O    O
in    O
the    O
same    O
chip    O
.    O

AVR    O
was    O
one    O
of    O
the    O
first    O
microcontroller    O
families    O
to    O
use    O
on    O
-    O
chip    O
flash    O
memory    O
for    O
program    O
storage    O
,    O
as    O
opposed    O
to    O
one-time    B-ComputerCircuit103084420
programmable    I-ComputerCircuit103084420
ROM    I-ComputerCircuit103084420
,    O
EPROM    B-ComputerCircuit103084420
,    O
or    O
EEPROM    B-ComputerCircuit103084420
used    O
by    O
other    O
microcontrollers    O
at    O
the    O
time    O
.    O

Other    O
devices    O
such    O
as    O
EPROM    B-ComputerCircuit103084420
programmers    O
and    O
hardware    O
controllers    O
could    O
be    O
connected    O
via    O
the    O
parallel    O
port    O
.    O

It    O
was    O
supplemented    O
by    O
the    O
600-gate    O
KR1801VP1    O
gate    O
array    O
,    O
which    O
was    O
used    O
to    O
implement    O
various    O
support    O
circuitry    O
,    O
64    O
Kib    O
KR1801RE2    O
ROM    O
chip    O
,    O
and    O
64    O
Kib    O
K573RF3    O
EPROM    B-ComputerCircuit103084420
.    O

Apart    O
from    O
some    O
older    O
EPROM    B-ComputerCircuit103084420
(    O
MSP430E3xx    O
)    O
and    O
high    O
volume    O
mask    O
ROM    O
(    O
MSP430Cxxx    O
)    O
versions    O
,    O
all    O
of    O
the    O
devices    O
are    O
in    O
-    O
system    O
programmable    O
via    O
JTAG    O
(    O
full    O
four    O
-    O
wire    O
or    O
Spy    O
-    O
Bi    O
-    O
Wire    O
)    O
or    O
a    O
built    O
in    O
bootstrap    O
loader    O
(    O
BSL    O
)    O
using    O
UART    O
such    O
as    O
RS232    O
,    O
or    O
USB    O
on    O
devices    O
with    O
USB    O
support    O
.    O

The    O
device    O
also    O
has    O
a    O
few    O
bugs    O
related    O
to    O
key    O
velocity    O
that    O
were    O
never    O
corrected    O
in    O
the    O
upgradable    O
EPROM    B-ComputerCircuit103084420
firmware    O
.    O

In    O
such    O
a    O
case    O
,    O
the    O
resulting    O
object    O
code    O
must    O
be    O
transferred    O
to    O
the    O
target    O
system    O
,    O
either    O
via    O
read    O
-    O
only    O
memory    O
(    O
ROM    O
,    O
EPROM    B-ComputerCircuit103084420
,    O
etc    O
.    O
)    O
or    O
a    O
data    O
link    O
using    O
an    O
exact    O
bit    O
-    O
by    O
-    O
bit    O
copy    O
of    O
the    O
object    O
code    O
or    O
a    O
text    O
-    O
based    O
representation    O
of    O
that    O
code    O
,    O
such    O
as    O
Motorola    O
S    O
-    O
record    O
or    O
Intel    O
HEX    O
.    O

In    O
the    O
field    O
of    O
computer    O
hardware    O
,    O
the    O
term    O
programmer    B-ComputerCircuit103084420
,    O
chip    B-ComputerCircuit103084420
programmer    I-ComputerCircuit103084420
or    O
device    B-ComputerCircuit103084420
programmer    I-ComputerCircuit103084420
refers    O
to    O
an    O
electronic    O
equipment    O
that    O
configures    O
programmable    O
non    O
-    O
volatile    O
integrated    O
circuits    O
(    O
called    O
programmable    O
devices    O
)    O
such    O
as    O
EPROM    B-ComputerCircuit103084420
,    O
EEPROM    B-ComputerCircuit103084420
,    O
Flashes    O
,    O
eMMC    O
,    O
MRAM    B-ComputerCircuit103084420
,    O
FRAM    O
,    O
NV    O
RAM    O
,    O
PALs    B-ComputerCircuit103084420
,    O
FPGAs    B-ComputerCircuit103084420
or    O
programmable    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
circuits    O
...    O

The    O
software    O
is    O
stored    O
in    O
the    O
microcontroller    O
or    O
other    O
chips    O
on    O
the    O
P.C.B.    O
,    O
typically    O
in    O
EPROM    B-ComputerCircuit103084420
or    O
flash    O
memory    O
so    O
the    O
C.P.U.    O
can    O
be    O
re    O
-    O
programmed    O
by    O
uploading    O
updated    O
code    O
or    O
replacing    O
chips    O
.    O

More    O
precisely    O
,    O
a    O
PCI    O
component    O
requests    O
bus    O
ownership    O
from    O
the    O
PCI    O
bus    O
controller    O
(    O
usually    O
the    O
southbridge    B-ComputerCircuit103084420
in    O
a    O
modern    O
PC    O
design    O
)    O
,    O
which    O
will    O
arbitrate    O
if    O
several    O
devices    O
request    O
bus    O
ownership    O
simultaneously    O
,    O
since    O
there    O
can    O
only    O
be    O
one    O
bus    O
master    O
at    O
one    O
time    O
.    O

While    O
Penryn    O
typically    O
used    O
both    O
a    O
north    O
bridge    O
and    O
a    O
south    B-ComputerCircuit103084420
bridge    I-ComputerCircuit103084420
,    O
Arrandale    O
already    O
contains    O
the    O
major    O
northbridge    O
components    O
,    O
which    O
are    O
the    O
memory    O
controller    O
,    O
PCI    O
Express    O
bus    O
for    O
external    O
graphics    O
,    O
integrated    O
graphics    O
,    O
and    O
the    O
DMI    O
interface    O
,    O
making    O
it    O
possible    O
to    O
build    O
more    O
compact    O
systems    O
.    O

The    O
SoC    O
variant    O
will    O
have    O
the    O
southbridge    B-ComputerCircuit103084420
on    O
the    O
same    O
die    O
as    O
the    O
APU    O
to    O
save    O
space    O
and    O
power    O
and    O
to    O
optimize    O
workloads    O
.    O

Embedded    O
controller    O
chips    O
(    O
southbridge    B-ComputerCircuit103084420
)    O
and    O
CPUs    O
themselves    O
provide    O
services    O
such    O
as    O
temperature    O
monitoring    O
and    O
voltage    O
readings    O
through    O
these    O
buses    O
as    O
ISA    O
devices    O
.    O

Southbridge    B-ComputerCircuit103084420
:    O
VIA    O
VT82C686B    O

Less    O
commonly    O
,    O
GPUs    O
,    O
Northbridges    O
,    O
Southbridges    B-ComputerCircuit103084420
,    O
hard    O
disk    O
drives    O
,    O
memory    O
,    O
voltage    O
regulator    O
modules    O
(    O
VRMs    O
)    O
,    O
and    O
even    O
power    O
supplies    O
can    O
be    O
water    O
-    O
cooled    O
.    O

The    O
Radeon    O
Xpress    O
200    O
(    O
RS480    O
)    O
chipset    O
can    O
make    O
use    O
of    O
different    O
southbridge    B-ComputerCircuit103084420
,    O
one    O
of    O
them    O
is    O
the    O
SB400    O
(    O
IXP    O
400    O
)    O
,    O
providing    O
2    O
ATA    O
channels    O
(    O
2    O
devices    O
per    O
channel    O
)    O
,    O
2    O
SATA    O
1.5    O
Gbit    O
/    O
s    O
interface    O
(    O
4    O
drives    O
total    O
)    O
with    O
RAID    O
0    O
,    O
RAID    O
1    O
and    O
RAID    O
0    O
+    O
1    O
support    O
,    O
7    O
PCI    O
slots    O
,    O
8    O
USB    O
2.0    O
and    O
AC'97    O
codec    O
for    O
5.1    O
and    O
7.1    O
surround    O
sound    O
support    O
.    O

Integrated    O
southbridge    B-ComputerCircuit103084420

Atom    O
processors    O
became    O
available    O
to    O
system    O
manufacturers    O
in    O
2008    O
.    O
Because    O
they    O
are    O
soldered    B-ComputerCircuit103084420
onto    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
mainboard    I-ComputerCircuit103084420
,    O
like    O
northbridges    O
and    O
southbridges    B-ComputerCircuit103084420
,    O
Atom    O
processors    O
are    O
not    O
available    O
to    O
home    O
users    O
or    O
system    O
builders    O
as    O
separate    O
processors    O
,    O
although    O
they    O
may    O
be    O
obtained    O
preinstalled    O
on    O
some    O
ITX    O
motherboards    O
.    O

With    O
the    O
launch    O
of    O
the    O
socket    O
AM2    O
,    O
ATI    O
also    O
announced    O
the    O
release    O
of    O
their    O
SB600    O
southbridge    B-ComputerCircuit103084420
which    O
was    O
to    O
be    O
compatible    O
with    O
the    O
RD580    O
northbridge    O
.    O

The    O
southbridge    B-ComputerCircuit103084420
paired    O
with    O
some    O
of    O
the    O
580X    O
and    O
480X    O
chipsets    O
,    O
all    O
of    O
the    O
570X    O
chipsets    O
,    O
all    O
AMD    O
690    O
chipsets    O
,    O
and    O
early    O
AMD    O
790    O
chipsets    O
,    O
is    O
the    O
SB600    O
or    O
IXP600    O
.    O

The    O
MAX232    B-ComputerCircuit103084420
is    O
an    O
integrated    O
circuit    O
first    O
created    O
in    O
1987    O
by    O
Maxim    O
Integrated    O
Products    O
that    O
converts    O
signals    O
from    O
a    O
TIA-232    O
(    O
RS-232    O
)    O
serial    O
port    O
to    O
signals    O
suitable    O
for    O
use    O
in    O
TTL    B-ComputerCircuit103084420
-    O
compatible    O
digital    O
logic    O
circuits    O
.    O

Generic    B-ComputerCircuit103084420
array    I-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
in    O
digital    O
electronics    O
,    O
also    O
known    O
as    O
gate    O
array    O
logic    O

The    O
GAL22V10    O
is    O
a    O
series    O
of    O
programmable    O
-    O
logic    O
devices    O
implemented    O
as    O
CMOS    O
-    O
based    O
generic    B-ComputerCircuit103084420
array    I-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
ICs    O
,    O
created    O
by    O
Lattice    O
Semiconductor    O
,    O
and    O
available    O
as    O
a    O
Dual    O
inline    O
package    O
or    O
a    O
Plastic    O
leaded    O
chip    O
carrier    O
.    O

Moisture    B-ComputerCircuit103084420
sensitivity    I-ComputerCircuit103084420
level    I-ComputerCircuit103084420
relates    O
to    O
the    O
packaging    O
and    O
handling    O
precautions    O
for    O
some    O
semiconductors    O
.    O

Micropolis    O
initially    O
manufactured    O
high    O
capacity    O
(    O
for    O
the    O
time    O
)    O
hard    O
-    O
sectored    O
5.25-inch    O
floppy    O
drives    O
and    O
controller    B-ComputerCircuit103084420
,    O
later    O
manufacturing    O
hard    O
drives    O
using    O
SCSI    O
and    O
ESDI    O
interfaces    O
.    O

NEC    B-ComputerCircuit103084420
µPD765    I-ComputerCircuit103084420
or    I-ComputerCircuit103084420
Intel    I-ComputerCircuit103084420
8272A    I-ComputerCircuit103084420
:    O
floppy    O
controller    O

KryoFlux    O
consists    O
of    O
a    O
small    O
hardware    O
device    O
,    O
which    O
is    O
a    O
software    O
-    O
programmable    O
FDC    B-ComputerCircuit103084420
system    O
that    O
runs    O
on    O
small    O
ARM    O
-    O
based    O
devices    O
that    O
connects    O
to    O
a    O
floppy    O
disk    O
drive    O
and    O
a    O
host    O
PC    O
over    O
USB    O
,    O
and    O
software    O
for    O
accessing    O
the    O
device    O
.    O

A1010    O
floppy    B-ComputerCircuit103084420
disk    O
drive    O
-    O
consists    O
of    O
a    O
3.5-inch    O
double    O
density    O
(    O
DD    O
)    O
,    O
,    O
drive    O
unit    O
connected    O
via    O
DB-23    O
connector    O
;    O
track    O
-    O
to    O
-    O
track    O
delay    O
is    O
on    O
the    O
order    O
of    O
.    O

The    O
interface    O
with    O
the    O
drives    O
is    O
a    O
NEC    O
765    O
FDC    B-ComputerCircuit103084420
,    O
used    O
for    O
the    O
same    O
purpose    O
in    O
the    O
IBM    O
PC    O
/    O
XT    O
,    O
PC    O
/    O
AT    O
and    O
PS/2    O
machines    O
.    O

Early    O
systems    O
could    O
be    O
fitted    O
with    O
an    O
optional    O
single    O
density    O
floppy    B-ComputerCircuit103084420
disk    I-ComputerCircuit103084420
controller    I-ComputerCircuit103084420
card    O
that    O
could    O
interfaced    O
to    O
either    O
internal    O
5¼-inch    O
or    O
external    O
8-inch    O
floppy    O
disk    O
drives    O
.    O

These    O
can    O
be    O
discrete    O
transistors    O
but    O
are    O
more    O
usually    O
in    O
the    O
form    O
of    O
a    O
'    O
monolithic    O
microwave    O
integrated    O
circuit    O
'    O
(    O
MMIC    B-ComputerCircuit103084420
)    O
.    O

Plextek    O
RFI    O
is    O
a    O
UK    O
based    O
design    O
house    O
specialising    O
in    O
the    O
design    O
and    O
development    O
of    O
Radio    O
Frequency    O
Integrated    O
Circuits    O
(    O
RFICs    O
)    O
,    O
Monolithic    B-ComputerCircuit103084420
Microwave    I-ComputerCircuit103084420
Integrated    I-ComputerCircuit103084420
Circuits    I-ComputerCircuit103084420
(    O
MMICs    O
)    O
and    O
microwave    O
/    O
mm    O
-    O
wave    O
modules    O
.    O

MMIC    B-ComputerCircuit103084420

Monolithic    B-ComputerCircuit103084420
microwave    I-ComputerCircuit103084420
integrated    I-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420

The    O
loss    O
of    O
photo    O
-    O
detector    O
chain    O
number    O
1    O
results    O
in    O
the    O
loss    O
of    O
one    O
CCD    B-ComputerCircuit103084420
dedicated    O
to    O
asteroseismology    O
and    O
one    O
CCD    B-ComputerCircuit103084420
dedicated    O
to    O
planet    O
detection    O
.    O

Low    O
light    O
level    O
television    O
(    O
LLLTV    O
)    O
is    O
a    O
type    O
of    O
electronic    O
sensing    O
device    O
,    O
usually    O
a    O
CCD    B-ComputerCircuit103084420
camera    O
sensitive    O
to    O
wavelengths    O
above    O
the    O
normal    O
"    O
visible    O
"    O
(    O
0.4    O
to    O
0.7    O
micrometre    O
)    O
wavelengths    O
,    O
and    O
into    O
the    O
short    O
-    O
wave    O
Infrared    O
-    O
usually    O
to    O
about    O
1.0    O
to    O
1.1    O
micrometres    O
.    O

The    O
small    O
CCD    B-ComputerCircuit103084420
cameras    O
of    O
EveR-1    O
have    O
been    O
upgraded    O
to    O
Wide    O
range    O
Small    O
CCD    O
cameras    O
(    O
90    O
degrees    O
)    O
for    O
better    O
vision    O
.    O

Two    O
CCD    B-ComputerCircuit103084420
cameras    O
were    O
used    O
to    O
provide    O
accurate    O
measurements    O
of    O
the    O
telescope    O
's    O
orientation    O
.    O

Design    O
features    O
of    O
OmegaCAM    O
include    O
four    O
auxiliary    O
CCD    B-ComputerCircuit103084420
camera    I-ComputerCircuit103084420
,    O
two    O
for    O
auto    O
-    O
guiding    O
and    O
two    O
for    O
on    O
-    O
line    O
image    O
analysis    O
.    O

This    O
view    O
shows    O
its    O
32    O
CCD    B-ComputerCircuit103084420
detectors    I-ComputerCircuit103084420
that    O
together    O
create    O
268-megapixel    O
images    O
.    O

A    O
pair    O
of    O
CCD    B-ComputerCircuit103084420
located    O
in    O
a    O
unit    O
above    O
the    O
projector    O
reads    O
the    O
two    O
SDDS    O
tracks    O
.    O

The    O
images    O
between    O
each    O
perforation    O
are    O
read    O
by    O
a    O
CCD    B-ComputerCircuit103084420
located    O
either    O
above    O
the    O
projector    O
or    O
in    O
the    O
regular    O
analog    O
sound    O
head    O
below    O
the    O
film    O
gate    O
,    O
a    O
digital    O
delay    O
within    O
the    O
processor    O
allowing    O
correct    O
lip    O
-    O
sync    O
to    O
be    O
achieved    O
regardless    O
of    O
the    O
position    O
of    O
the    O
reader    O
relative    O
to    O
the    O
picture    O
gate    O
.    O

The    O
video    O
imaging    O
system    O
consisted    O
of    O
an    O
analog    O
CCD    B-ComputerCircuit103084420
camera    I-ComputerCircuit103084420
.    O

;    O
ROLIS    O
:    O
The    O
"    O
Rosetta    O
Lander    O
Imaging    O
System    O
"    O
is    O
a    O
CCD    B-ComputerCircuit103084420
camera    I-ComputerCircuit103084420
used    O
to    O
obtain    O
high    O
-    O
resolution    O
images    O
during    O
descent    O
and    O
stereo    O
panoramic    O
images    O
of    O
areas    O
sampled    O
by    O
other    O
instruments    O
.    O

It    O
uses    O
a    O
1:04=1:20=1:80    O
m    O
Schmidt    O
telescope    O
equipped    O
with    O
a    O
4    O
K    O
by    O
4    O
K    O
CCD    B-ComputerCircuit103084420
detector    I-ComputerCircuit103084420
with    O
the    O
drift    O
-    O
scanning    O
function    O
.    O

Blooming    B-ComputerCircuit103084420
(CCD)    I-ComputerCircuit103084420
,    O
an    O
effect    O
that    O
happens    O
when    O
a    O
pixel    O
in    O
a    O
CCD    O
image    O
sensor    O
is    O
overloaded    O

Charge-coupled    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420

Silicon    O
-    O
based    O
CCD    B-ComputerCircuit103084420
are    O
suitable    O
for    O
the    O
shorter    O
end    O
of    O
the    O
NIR    O
range    O
,    O
but    O
are    O
not    O
sufficiently    O
sensitive    O
over    O
most    O
of    O
the    O
range    O
(    O
over    O
1000    O
nm    O
)    O
.    O

The    O
camera    O
has    O
been    O
converted    O
to    O
use    O
a    O
CCD    B-ComputerCircuit103084420
imager    O
.    O

The    O
telescope    O
has    O
a    O
aperture    O
and    O
1024×1024    O
CCD    B-ComputerCircuit103084420
detector    O
giving    O
an    O
8.5    O
arc    O
minute    O
field    O
of    O
view    O
.    O

Since    O
CMOS    O
image    O
sensors    O
(    O
contrary    O
to    O
CCD    B-ComputerCircuit103084420
sensor    I-ComputerCircuit103084420
)    O
can    O
be    O
produced    O
using    O
the    O
same    O
manufacturing    O
process    O
as    O
processors    O
,    O
both    O
could    O
be    O
combined    O
in    O
a    O
single    O
integrated    O
circuit    O
(    O
IC    O
)    O
.    O

In    O
2007    O
the    O
LITENING    O
targeting    O
pod    O
was    O
fitted    O
,    O
which    O
increased    O
the    O
effectiveness    O
of    O
the    O
aircraft    O
in    O
the    O
attack    O
of    O
ground    O
targets    O
with    O
a    O
variety    O
of    O
standoff    O
weapons    O
,    O
using    O
laser    O
guidance    O
,    O
a    O
high    O
-    O
resolution    O
forward    O
-    O
looking    O
infrared    O
sensor    O
(    O
FLIR    O
)    O
,    O
and    O
a    O
CCD    B-ComputerCircuit103084420
camera    I-ComputerCircuit103084420
used    O
to    O
obtain    O
target    O
imagery    O
.    O

The    O
Navy    O
began    O
development    O
of    O
AIM-9R    O
,    O
a    O
Sidewinder    O
seeker    O
upgrade    O
in    O
1987    O
that    O
featured    O
a    O
Focal    O
Plane    O
Array    O
(    O
FPA    O
)    O
seeker    O
using    O
video    O
-    O
camera    O
type    O
charge-coupled    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
(    O
CCD    O
)    O
detectors    O
and    O
featuring    O
increased    O
off    O
-    O
boresight    O
capability    O
.    O

13.5    O
megapixel    O
CCD    B-ComputerCircuit103084420
sensor    O

Modern    O
heat    O
-    O
seeking    O
missiles    O
utilise    O
imaging    O
infrared    O
(    O
"    O
IIR    O
"    O
)    O
,    O
where    O
the    O
IR    O
/    O
UV    O
sensor    O
is    O
a    O
focal    O
plane    O
array    O
which    O
is    O
able    O
to    O
produce    O
an    O
image    O
in    O
infra    O
-    O
red    O
,    O
much    O
like    O
the    O
CCD    B-ComputerCircuit103084420
in    O
a    O
digital    O
camera    O
.    O

It    O
is    O
launched    O
with    O
a    O
bungee    O
cord    O
,    O
carries    O
three    O
small    O
CCD    B-ComputerCircuit103084420
cameras    O
,    O
has    O
an    O
endurance    O
of    O
about    O
an    O
hour    O
.    O

The    O
most    O
recent    O
development    O
is    O
the    O
digital    O
microscope    O
,    O
which    O
uses    O
a    O
CCD    B-ComputerCircuit103084420
camera    I-ComputerCircuit103084420
to    O
focus    O
on    O
the    O
exhibit    O
of    O
interest    O
.    O

Serial    O
time    O
encoded    O
amplified    O
microscopy    O
(    O
STEAM    O
)    O
is    O
an    O
imaging    O
method    O
that    O
provides    O
ultrafast    O
shutter    O
speed    O
and    O
frame    O
rate    O
,    O
by    O
using    O
optical    O
image    O
amplification    O
to    O
circumvent    O
the    O
fundamental    O
trade    O
-    O
off    O
between    O
sensitivity    O
and    O
speed    O
,    O
and    O
a    O
single    O
-    O
pixel    O
photodetector    O
to    O
eliminate    O
the    O
need    O
for    O
a    O
detector    O
array    O
and    O
readout    O
time    O
limitations    O
The    O
method    O
is    O
at    O
least    O
1000    O
times    O
faster    O
than    O
the    O
state    O
-    O
of    O
-    O
the    O
-    O
art    O
CCD    B-ComputerCircuit103084420
and    O
CMOS    O
cameras    O
.    O

These    O
sensors    O
may    O
use    O
CMOS    O
or    O
charge-coupled    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
(    O
CCD    O
)    O
technology    O
,    O
depending    O
on    O
the    O
application    O
.    O

Its    O
image    O
sensor    O
is    O
a    O
CCD    B-ComputerCircuit103084420
with    O
5.0    O
million    O
pixels    O
.    O

Something    O
like    O
a    O
CCD    B-ComputerCircuit103084420
camera    O
can    O
be    O
used    O
to    O
convert    O
this    O
information    O
into    O
a    O
more    O
usable    O
form    O
.    O

Video    O
cameras    O
can    O
possess    O
a    O
function    O
called    O
black    O
balance    O
which    O
calibrates    O
the    O
signal    O
for    O
no    O
light    O
,    O
just    O
as    O
they    O
have    O
a    O
"    O
white    O
balance    O
"    O
function    O
which    O
gives    O
reference    O
to    O
true    O
white    O
to    O
the    O
CCD    B-ComputerCircuit103084420
.    O

The    O
camera    O
was    O
based    O
on    O
a    O
modified    O
F4    O
with    O
standard    O
F    O
-    O
mount    O
and    O
had    O
a    O
digital    O
camera    O
back    O
with    O
a    O
monochrome    O
CCD    B-ComputerCircuit103084420
image    O
sensor    O
with    O
1024    O
x    O
1024    O
pixels    O
on    O
an    O
area    O
of    O
15    O
x    O
15    O
mm    O
developed    O
by    O
Ford    O
Aerospace    O
.    O

CWS    O
,    O
Correlating    O
Wavefront    O
Sensor    O
is    O
a    O
CCD    B-ComputerCircuit103084420
camera    I-ComputerCircuit103084420
with    O
1    O
kHz    O
read    O
-    O
outs    O
responsible    O
generate    O
the    O
images    O
necessary    O
for    O
image    O
stabilization    O
and    O
proper    O
alignment    O
.    O

Biophotons    O
may    O
be    O
detected    O
with    O
photomultipliers    O
or    O
by    O
means    O
of    O
an    O
ultra    O
low    O
noise    O
CCD    B-ComputerCircuit103084420
camera    I-ComputerCircuit103084420
to    O
produce    O
an    O
image    O
,    O
using    O
an    O
exposure    O
time    O
of    O
typically    O
15    O
minutes    O
for    O
plant    O
materials    O
.    O

1973    O
–    O
Fairchild    O
Semiconductor    O
releases    O
the    O
first    O
large    O
image    O
forming    O
CCD    B-ComputerCircuit103084420
chip    O
:    O
100    O
rows    O
and    O
100    O
columns    O
of    O
pixels    O
.    O

2006    O
–    O
Dalsa    O
produces    O
a    O
111    O
megapixel    O
CCD    B-ComputerCircuit103084420
sensor    O
,    O
the    O
highest    O
resolution    O
at    O
that    O
time    O
.    O

2006    O
:    O
Willard    O
S.    O
Boyle    O
and    O
George    O
E.    O
Smith    O
for    O
the    O
invention    O
of    O
the    O
Charge-Coupled    B-ComputerCircuit103084420
Device    I-ComputerCircuit103084420
(    O
CCD    O
)    O
,    O
a    O
light    O
-    O
sensitive    O
component    O
at    O
the    O
heart    O
of    O
digital    O
cameras    O
and    O
other    O
widely    O
used    O
imaging    O
technologies    O
.    O

In    O
this    O
technique    O
a    O
very    O
wide    O
-    O
angle    O
lens    O
images    O
light    O
scattered    O
from    O
a    O
laser    O
beam    O
onto    O
a    O
CCD    O
(    O
Charge-coupled    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
)    O
camera    O
.    O

Intensified    B-ComputerCircuit103084420
CCD    I-ComputerCircuit103084420
camera    I-ComputerCircuit103084420

Hand    O
-    O
held    O
laser    O
scanners    O
create    O
a    O
3D    O
image    O
through    O
the    O
triangulation    O
mechanism    O
described    O
above    O
:    O
a    O
laser    O
dot    O
or    O
line    O
is    O
projected    O
onto    O
an    O
object    O
from    O
a    O
hand    O
-    O
held    O
device    O
and    O
a    O
sensor    O
(    O
typically    O
a    O
charge-coupled    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
or    O
position    O
sensitive    O
device    O
)    O
measures    O
the    O
distance    O
to    O
the    O
surface    O
.    O

During    O
the    O
1980s    O
,    O
the    O
use    O
of    O
CCD    B-ComputerCircuit103084420
-    O
based    O
cameras    O
in    O
telescopes    O
made    O
it    O
possible    O
to    O
directly    O
produce    O
electronic    O
images    O
that    O
could    O
then    O
be    O
readily    O
digitized    O
and    O
transferred    O
to    O
digital    O
images    O
.    O

CCD    O
–    O
Charge-coupled    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420

A    O
CCD    B-ComputerCircuit103084420
image    O
sensor    O
like    O
those    O
used    O
for    O
digital    O
photography    O
is    O
placed    O
at    O
the    O
point    O
where    O
the    O
two    O
images    O
are    O
superimposed    O
.    O

The    O
telescope    O
recently    O
had    O
its    O
optics    O
upgraded    O
with    O
a    O
very    O
wide    O
field    O
of    O
view    O
CCD    B-ComputerCircuit103084420
array    I-ComputerCircuit103084420
,    O
which    O
is    O
much    O
more    O
sensitive    O
than    O
the    O
photographic    O
plates    O
.    O

The    O
T250    O
will    O
observe    O
the    O
sky    O
in    O
56    O
colors    O
with    O
a    O
large    O
field    O
1.2    O
Giga    O
-    O
pixel    O
camera    O
,    O
constituted    O
by    O
an    O
array    O
of    O
14    O
CCDs    B-ComputerCircuit103084420
.    O

Microtek    O
helped    O
Ulead    O
by    O
jointly    O
purchasing    O
CCD    B-ComputerCircuit103084420
sensors    I-ComputerCircuit103084420
from    O
Kodak    O
which    O
benefited    O
both    O
companies    O
as    O
it    O
was    O
a    O
component    O
not    O
yet    O
locally    O
produced    O
at    O
the    O
time    O
.    O

A    O
fraction    O
of    O
the    O
beam    O
from    O
the    O
mirror    O
will    O
be    O
dispersed    O
to    O
a    O
charge-coupled    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
(    O
CCD    O
)    O
camera    O
,    O
which    O
will    O
operate    O
simultaneously    O
with    O
the    O
observing    O
MIP    O
instrument    O
and    O
collect    O
instrumental    O
background    O
data    O
,    O
which    O
can    O
occur    O
when    O
an    O
instrument    O
is    O
not    O
in    O
the    O
focal    O
position    O
.    O

The    O
imager    O
(    O
usually    O
a    O
CCD    B-ComputerCircuit103084420
or    O
CMOS    O
sensor    O
;    O
earlier    O
models    O
used    O
vidicon    O
tubes    O
)    O
converts    O
incident    O
light    O
into    O
an    O
electrical    O
signal    O
.    O

Newer    O
analog    O
,    O
and    O
digital    O
camcorders    O
use    O
a    O
solid    O
-    O
state    O
charge-coupled    B-ComputerCircuit103084420
imaging    O
device    O
(    O
CCD    O
)    O
or    O
a    O
CMOS    O
imager    O
.    O

Charge-coupled    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420

The    O
Meade    O
Instruments    O
Corporation    O
(    O
also    O
shortened    O
to    O
Meade    O
)    O
is    O
an    O
American    O
multinational    O
company    O
headquartered    O
in    O
Irvine    O
,    O
California    O
,    O
that    O
manufactures    O
,    O
imports    O
,    O
and    O
distributes    O
telescopes    O
,    O
binoculars    O
,    O
spotting    O
scopes    O
,    O
microscopes    O
,    O
CCD    B-ComputerCircuit103084420
cameras    O
and    O
telescope    O
accessories    O
for    O
the    O
consumer    O
market    O
.    O

It    O
is    O
now    O
equipped    O
with    O
a    O
direct    O
CCD    B-ComputerCircuit103084420
camera    O
at    O
the    O
f/6    O
Newton    O
focus    O
and    O
is    O
mainly    O
used    O
for    O
studies    O
of    O
variability    O
of    O
X    O
-    O
ray    O
sources    O
,    O
imaging    O
of    O
galaxies    O
and    O
H    O
II    O
regions    O
and    O
astrometry    O
of    O
faint    O
solar    O
system    O
objects    O
.    O

The    O
telescope    O
is    O
equipped    O
with    O
CCD    B-ComputerCircuit103084420
cameras    O
allowing    O
high    O
quality    O
observations    O
to    O
be    O
made    O
using    O
it    O
,    O
but    O
unlike    O
the    O
other    O
telescopes    O
on    O
site    O
which    O
have    O
computer    O
-    O
controlled    O
pointing    O
systems    O
,    O
the    O
0.80    O
m    O
telescope    O
must    O
still    O
be    O
pointed    O
manually    O
,    O
using    O
setting    O
circles    O
.    O

:    O
Yales    O
's    O
160-megapixel    O
QUEST    O
camera    O
consists    O
of    O
a    O
mosaic    O
of    O
112    O
CCD    B-ComputerCircuit103084420
and    O
covers    O
about    O
sixteen    O
square    O
degrees    O
.    O

In    O
2006    O
,    O
Willard    O
S.    O
Boyle    O
and    O
George    O
E.    O
Smith    O
were    O
awarded    O
the    O
National    O
Academy    O
of    O
Engineering    O
prize    O
,    O
for    O
work    O
on    O
charge-coupled    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
which    O
transform    O
patterns    O
of    O
light    O
into    O
useful    O
digital    O
information    O
.    O

Its    O
image    O
sensor    O
is    O
a    O
CCD    B-ComputerCircuit103084420
with    O
6    O
million    O
effective    O
pixels    O
(    O
6.4    O
million    O
total    O
)    O
with    O
a    O
2.5-inch    O
thin    O
-    O
film    O
transistor    O
liquid    O
crystal    O
display    O
.    O

Also    O
,    O
an    O
increase    O
in    O
noise    O
and    O
resulting    O
bad    O
pixels    O
has    O
been    O
observed    O
in    O
several    O
CCD    B-ComputerCircuit103084420
of    O
the    O
High    O
Resolution    O
Imaging    O
Science    O
Experiment    O
(    O
HiRISE    O
)    O
.    O

The    O
optics    O
of    O
CTX    O
consist    O
of    O
a    O
focal    O
length    O
Maksutov    O
Cassegrain    O
telescope    O
with    O
a    O
5,064    O
pixel    O
wide    O
line    O
array    O
CCD    B-ComputerCircuit103084420
.    O

Exposure    O
bracketing    O
is    O
indicated    O
when    O
dealing    O
with    O
high    O
-    O
contrast    O
subjects    O
and/or    O
media    O
with    O
limited    O
dynamic    O
range    O
,    O
such    O
as    O
transparency    O
film    O
or    O
CCD    B-ComputerCircuit103084420
sensors    O
in    O
many    O
digital    O
cameras    O
.    O

MAHLI    O
,    O
MARDI    O
,    O
and    O
MastCam    O
cameras    O
were    O
developed    O
by    O
Malin    O
Space    O
Science    O
Systems    O
and    O
they    O
all    O
share    O
common    O
design    O
components    O
,    O
such    O
as    O
on    O
-    O
board    O
electronic    O
imaging    O
processing    O
boxes    O
,    O
1600×1200    O
CCDs    B-ComputerCircuit103084420
,    O
and    O
a    O
RGB    O
Bayer    O
pattern    O
filter    O
.    O

The    O
electronics    O
for    O
the    O
readout    O
of    O
the    O
CCD    O
chip    O
are    O
shared    O
with    O
the    O
robotic    O
arm    O
camera    O
which    O
has    O
an    O
identical    O
CCD    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
.    O

ACIS    O
consists    O
of    O
10    O
CCD    B-ComputerCircuit103084420
chips    O
and    O
provides    O
images    O
as    O
well    O
as    O
spectral    O
information    O
of    O
the    O
object    O
observed    O
.    O

time    O
and    O
star    O
positions    O
by    O
observation    O
of    O
star    O
transits    O
,    O
e.g.    O
by    O
meridian    O
circles    O
(    O
visual    O
,    O
photographic    O
or    O
CCD    B-ComputerCircuit103084420
)    O

Satellite    O
,    O
space    O
techniques    O
,    O
electro    O
-    O
optics    O
,    O
CCD    B-ComputerCircuit103084420

A    O
zenith    O
camera    O
combines    O
an    O
optical    O
lens    O
(    O
about    O
10–20    O
cm    O
aperture    O
)    O
with    O
a    O
digital    O
image    O
sensor    O
(    O
CCD    B-ComputerCircuit103084420
)    O
in    O
order    O
to    O
image    O
stars    O
near    O
the    O
zenith    O
.    O

A    O
later    O
work    O
also    O
used    O
W0    O
measurements    O
on    O
high    O
-    O
resolution    O
spectra    O
taken    O
with    O
CCD    B-ComputerCircuit103084420
,    O
but    O
a    O
smaller    O
sample    O
.    O

Cells    O
loaded    O
with    O
an    O
indicator    O
or    O
expressing    O
it    O
in    O
the    O
case    O
of    O
GECI    O
,    O
can    O
be    O
viewed    O
using    O
a    O
fluorescence    O
microscope    O
and    O
captured    O
by    O
a    O
CCD    B-ComputerCircuit103084420
camera    I-ComputerCircuit103084420
.    O

He    O
also    O
co    O
-    O
authored    O
,    O
with    O
Channing    O
Ahn    O
,    O
the    O
EELS    O
Atlas    O
,    O
now    O
a    O
standard    O
reference    O
for    O
electron    O
energy    O
loss    O
spectroscopy    O
,    O
pioneered    O
the    O
design    O
and    O
use    O
of    O
slow    O
-    O
scan    O
CCD    B-ComputerCircuit103084420
camera    I-ComputerCircuit103084420
for    O
electron    O
microscopy    O
,    O
and    O
developed    O
efficient    O
microscope    O
aberration    O
diagnosis    O
and    O
tuning    O
algorithms    O
.    O

He    O
has    O
built    O
CCD    B-ComputerCircuit103084420
cameras    O
and    O
software    O
for    O
the    O
detection    O
of    O
near    O
-    O
Earth    O
and    O
Kuiper    O
belt    O
objects    O
,    O
and    O
his    O
research    O
has    O
helped    O
reduce    O
the    O
assumed    O
number    O
of    O
near    O
-    O
Earth    O
asteroids    O
larger    O
than    O
1    O
km    O
by    O
half    O
,    O
from    O
1,000–2,000    O
to    O
500–1,000    O
He    O
has    O
also    O
assisted    O
in    O
the    O
detection    O
of    O
distant    O
solar    O
system    O
objects    O
,    O
supernovae    O
,    O
and    O
quasars    O
,    O
thereby    O
helping    O
to    O
understand    O
the    O
origin    O
and    O
evolution    O
of    O
the    O
solar    O
system    O
and    O
the    O
dark    O
energy    O
driving    O
the    O
accelerated    O
expansion    O
of    O
the    O
universe    O
.    O

It    O
has    O
a    O
10    O
megapixel    O
CCD    B-ComputerCircuit103084420
sensor    O
.    O

The    O
image    O
is    O
then    O
magnified    O
and    O
focused    O
onto    O
an    O
imaging    O
device    O
,    O
such    O
as    O
a    O
fluorescent    O
screen    O
,    O
a    O
layer    O
of    O
photographic    O
film    O
,    O
or    O
a    O
sensor    O
such    O
as    O
a    O
charge-coupled    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
.    O

A    O
standard    O
data    O
reduction    O
pipeline    O
automatically    O
processes    O
the    O
data    O
upon    O
every    O
CCD    B-ComputerCircuit103084420
readout    O
cycle    O
.    O

The    O
spectrum    O
is    O
projected    O
onto    O
the    O
E2V    O
Technologies    O
type    O
44    O
-    O
82    O
CCD    B-ComputerCircuit103084420
detector    O
of    O
4096    O
x    O
2048    O
pixels    O
kept    O
at    O
a    O
constant    O
temperature    O
of    O
–100    O
°C    O
.    O

The    O
2009    O
Nobel    O
Prize    O
physicists    O
Willard    O
Boyle    O
and    O
George    O
E.    O
Smith    O
described    O
their    O
new    O
charge-coupled    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
in    O
the    O
journal    O
in    O
a    O
1970    O
paper    O
.    O

When    O
an    O
image    O
is    O
recorded    O
on    O
a    O
detector    O
such    O
as    O
photographic    O
film    O
or    O
a    O
charge    B-ComputerCircuit103084420
coupled    I-ComputerCircuit103084420
device    I-ComputerCircuit103084420
,    O
it    O
is    O
generally    O
slightly    O
blurred    O
,    O
with    O
an    O
ideal    O
point    O
source    O
not    O
appearing    O
as    O
a    O
point    O
but    O
being    O
spread    O
out    O
,    O
into    O
what    O
is    O
known    O
as    O
the    O
point    O
spread    O
function    O
.    O

The    O
analogue    O
one    O
uses    O
bucket    O
-    O
brigade    O
devices    O
or    O
charge    B-ComputerCircuit103084420
coupled    I-ComputerCircuit103084420
device    I-ComputerCircuit103084420
(    O
CCD    O
)    O
,    O
which    O
transport    O
a    O
stored    O
electric    O
charge    O
stepwise    O
from    O
one    O
end    O
to    O
the    O
other    O
.    O

Wallace    O
is    O
the    O
birthplace    O
of    O
Simon    O
Newcomb    O
,    O
the    O
astronomer    O
and    O
mathematician    O
,    O
and    O
the    O
hometown    O
of    O
figure    O
skater    O
John    O
Mattatall    O
as    O
well    O
as    O
the    O
retirement    O
residence    O
of    O
2009    O
Nobel    O
Prize    O
in    O
Physics    O
co    O
-    O
winner    O
Willard    O
Boyle    O
co    O
-    O
inventor    O
of    O
the    O
charge-coupled    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
or    O
the    O
CCD    O
imaging    O
chip    O
at    O
the    O
heart    O
of    O
digital    O
cameras    O
.    O

Charge    O
amplifiers    O
are    O
also    O
used    O
in    O
the    O
readout    O
circuitry    O
of    O
CCD    B-ComputerCircuit103084420
imagers    O
and    O
flat    O
-    O
panel    O
X    O
-    O
ray    O
detector    O
arrays    O
.    O

Images    O
(    O
micrographs    O
)    O
collected    O
on    O
film    O
are    O
digitized    O
using    O
high    O
-    O
quality    O
scanners    O
,    O
although    O
increasingly    O
electron    O
microscopes    O
have    O
built    O
-    O
in    O
CCD    B-ComputerCircuit103084420
detectors    O
coupled    O
to    O
a    O
phosphorescent    O
layer    O
.    O

In    O
speech    O
pathology    O
and    O
medicine    O
,    O
nasoendoscopy    O
is    O
the    O
endoscopic    O
examination    O
of    O
the    O
velopharynx    O
,    O
or    O
the    O
nose    O
,    O
often    O
with    O
a    O
CCD    B-ComputerCircuit103084420
camera    I-ComputerCircuit103084420
or    O
a    O
fiber    O
optic    O
camera    O
on    O
a    O
flexible    O
tube    O
passed    O
through    O
the    O
nostril    O
.    O

The    O
image    O
on    O
the    O
small    O
slice    O
of    O
exposed    O
track    O
modulates    O
the    O
intensity    O
of    O
the    O
light    O
,    O
which    O
is    O
collected    O
by    O
a    O
photosensitive    O
element    O
:    O
a    O
photocell    O
,    O
a    O
photodiode    O
or    O
CCD    B-ComputerCircuit103084420
.    O

The    O
imager    O
of    O
the    O
GR    O
-    O
HD1    O
used    O
a    O
single    O
1/3    O
"    O
CCD    B-ComputerCircuit103084420
sensor    O
instead    O
of    O
a    O
3CCD    O
setup    O
,    O
another    O
unusual    O
choice    O
discouraging    O
professional    O
use    O
.    O

The    O
instrument    O
has    O
two    O
independent    O
light    O
paths    O
:    O
an    O
optical    O
channel    O
that    O
uses    O
a    O
pair    O
of    O
charge-coupled    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
(    O
CCD    O
)    O
to    O
record    O
images    O
from    O
200    O
nm    O
to    O
1000    O
nm    O
;    O
and    O
a    O
near    O
infrared    O
detector    O
array    O
that    O
covers    O
the    O
wavelength    O
range    O
from    O
800    O
to    O
1700    O
nm    O
.    O

The    O
development    O
of    O
technology    O
in    O
computers    O
,    O
lighting    O
,    O
software    O
,    O
wireless    O
data    O
transmission    O
,    O
CCD-Sensors    B-ComputerCircuit103084420
,    O
Videoendoscope    O
and    O
more    O
,    O
was    O
so    O
rapid    O
in    O
the    O
decades    O
following    O
1995    O
,    O
that    O
an    O
architecture    O
student    O
in    O
the    O
2010s    O
can    O
barely    O
imagine    O
how    O
laborious    O
model    O
simulation    O
and    O
visualization    O
was    O
earlier    O
.    O

IP    O
Camera    O
Reference    O
Design    O
runs    O
standard    O
Linux    O
2.6    O
and    O
supports    O
multiple    O
simultaneous    O
codecs    O
(    O
e.g.    O
H.264    O
,    O
MPEG-4    O
and    O
MJPEG    O
)    O
,    O
arbitrary    O
resolutions    O
,    O
CMOS    O
and    O
CCD    B-ComputerCircuit103084420
sensor    O
processing    O
as    O
well    O
as    O
video    O
analytics    O
in    O
a    O
fully    O
software    O
programmable    O
platform    O

Palomar    O
Observatory    O
used    O
Amigas    O
to    O
calibrate    O
and    O
control    O
the    O
CCDs    B-ComputerCircuit103084420
in    O
their    O
telescopes    O
,    O
as    O
well    O
as    O
to    O
display    O
and    O
store    O
the    O
digitized    O
images    O
they    O
collected    O
.    O

The    O
new    O
model    O
(    O
weighing    O
about    O
196    O
grams    O
)    O
contains    O
new    O
features    O
:    O
RFID    O
reader    O
compatible    O
for    O
ucode    O
,    O
a    O
2    O
megapixel    O
CCD    B-ComputerCircuit103084420
camera    O
,    O
a    O
secondary    O
300    O
000    O
pixel    O
camera    O
for    O
video    O
phone    O
,    O
support    O
for    O
wireless    O
network    O
technologies    O
,    O
Bluetooth    O
,    O
Wi    O
-    O
Fi    O
,    O
and    O
IrDA    O
,    O
VoIP    O
phone    O
feature    O
,    O
SD    O
and    O
mini    O
-    O
SD    O
memory    O
card    O
slot    O
,    O
fingerprint    O
authentication    O
and    O
encryption    O
co    O
-    O
processor    O
as    O
option    O
.    O

A    O
telescope    O
with    O
a    O
CCD    B-ComputerCircuit103084420
can    O
detect    O
Eris    O
under    O
favorable    O
conditions    O
.    O

10    O
megapixel    O
CCD    B-ComputerCircuit103084420
image    O
sensor    O

Vision    O
-    O
based    O
navigation    O
or    O
optical    O
navigation    O
uses    O
computer    O
vision    O
algorithms    O
and    O
optical    O
sensors    O
,    O
including    O
laser    O
-    O
based    O
range    O
finder    O
and    O
photometric    O
cameras    O
using    O
CCD    B-ComputerCircuit103084420
arrays    O
,    O
to    O
extract    O
the    O
visual    O
features    O
required    O
to    O
the    O
localization    O
in    O
the    O
surrounding    O
environment    O
.    O

Typical    O
PIV    O
apparatus    O
consists    O
of    O
a    O
camera    O
(    O
normally    O
a    O
digital    O
camera    O
with    O
a    O
CCD    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
in    O
modern    O
systems    O
)    O
,    O
a    O
strobe    O
or    O
laser    O
with    O
an    O
optical    O
arrangement    O
to    O
limit    O
the    O
physical    O
region    O
illuminated    O
(    O
normally    O
a    O
cylindrical    O
lens    O
to    O
convert    O
a    O
light    O
beam    O
to    O
a    O
line    O
)    O
,    O
a    O
synchronizer    O
to    O
act    O
as    O
an    O
external    O
trigger    O
for    O
control    O
of    O
the    O
camera    O
and    O
laser    O
,    O
the    O
seeding    O
particles    O
and    O
the    O
fluid    O
under    O
investigation    O
.    O

With    O
the    O
increasing    O
power    O
of    O
computers    O
and    O
widespread    O
use    O
of    O
CCD    B-ComputerCircuit103084420
cameras    O
,    O
digital    O
PIV    O
has    O
become    O
increasingly    O
common    O
,    O
to    O
the    O
point    O
that    O
it    O
is    O
the    O
primary    O
technique    O
today    O
.    O

Faster    O
digital    O
cameras    O
using    O
CCD    B-ComputerCircuit103084420
or    O
CMOS    O
chips    O
were    O
developed    O
since    O
then    O
that    O
can    O
capture    O
two    O
frames    O
at    O
high    O
speed    O
with    O
a    O
few    O
hundred    O
ns    O
difference    O
between    O
the    O
frames    O
.    O

The    O
colour    O
CCD    B-ComputerCircuit103084420
chip    O
was    O
removed    O
and    O
put    O
in    O
a    O
round    O
tobacco    O
tin    O
connected    O
by    O
a    O
short    O
cable    O
to    O
the    O
rest    O
of    O
the    O
electronics    O
in    O
a    O
small    O
Eddystone    O
die    O
-    O
cast    O
box    O
.    O

It    O
supports    O
a    O
wide    O
variety    O
of    O
astronomical    O
instruments    O
including    O
telescopes    O
,    O
charge-coupled    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
(    O
CCDs    O
)    O
,    O
focusers    O
,    O
filters    O
,    O
and    O
video    O
capture    O
devices    O
.    O

=    O
=    O
=    O
Charged    B-ComputerCircuit103084420
Couple    I-ComputerCircuit103084420
Device    I-ComputerCircuit103084420
=    O
=    O
=    O

Researchers    O
at    O
Nanyang    O
Technological    O
University    O
invent    O
a    O
graphene    O
-    O
based    O
sensor    O
that    O
is    O
1,000    O
times    O
more    O
sensitive    O
to    O
light    O
than    O
traditional    O
CMOS    O
or    O
CCD    B-ComputerCircuit103084420
sensors    O
.    O

The    O
photographic    O
observations    O
as    O
done    O
1959–1985    O
are    O
irrelevant    O
now    O
because    O
of    O
their    O
expense    O
,    O
but    O
lead    O
to    O
some    O
renaissance    O
by    O
electro    O
-    O
optical    O
techniques    O
like    O
CCD    B-ComputerCircuit103084420
.    O

The    O
KAF-10500    O
is    O
a    O
CCD    B-ComputerCircuit103084420
imaging    O
sensor    O
designed    O
by    O
US    O
photographic    O
company    O
Eastman    O
Kodak    O
.    O

Both    O
models    O
have    O
1/3    O
"    O
CCD    B-ComputerCircuit103084420
sensors    O
while    O
the    O
PD150    O
has    O
XLR    O
audio    O
inputs    O
and    O
independent    O
iris    O
and    O
gain    O
controls    O
.    O

NAND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

it    O
shares    O
this    O
property    O
with    O
the    O
NAND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
.    O

If    O
no    O
specific    O
NOR    O
gates    O
are    O
available    O
,    O
one    O
can    O
be    O
made    O
from    O
NAND    B-ComputerCircuit103084420
gates    O
,    O
because    O
NAND    O
and    O
NOR    O
gates    O
are    O
considered    O
the    O
"    O
universal    O
gates    O
"    O
,    O
meaning    O
that    O
they    O
can    O
be    O
used    O
to    O
make    O
all    O
the    O
other    O
gates    O
.    O

it    O
shares    O
this    O
property    O
with    O
the    O
NAND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
.    O

If    O
no    O
specific    O
NOR    O
gates    O
are    O
available    O
,    O
one    O
can    O
be    O
made    O
from    O
NAND    B-ComputerCircuit103084420
gates    O
,    O
because    O
NAND    O
and    O
NOR    O
gates    O
are    O
considered    O
the    O
"    O
universal    O
gates    O
"    O
,    O
meaning    O
that    O
they    O
can    O
be    O
used    O
to    O
make    O
all    O
the    O
other    O
gates    O
.    O

NAND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

NAND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

A    O
multiple    O
-    O
emitter    O
transistor    O
is    O
a    O
specialized    O
bipolar    O
transistor    O
mostly    O
used    O
at    O
the    O
inputs    O
of    O
TTL    B-ComputerCircuit103084420
NAND    B-ComputerCircuit103084420
logic    O
gates    O
.    O

Collector    O
current    O
stops    O
flowing    O
only    O
if    O
all    O
emitters    O
are    O
driven    O
by    O
the    O
logical    O
low    O
voltage    O
,    O
thus    O
performing    O
a    O
NAND    B-ComputerCircuit103084420
logical    O
operation    O
using    O
a    O
single    O
transistor    O
.    O

The    O
flip-flop    B-ComputerCircuit103084420
has    O
many    O
different    O
implementations    O
,    O
its    O
storage    O
element    O
is    O
usually    O
a    O
Latch    O
consisting    O
of    O
a    O
NAND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
loop    O
or    O
a    O
NOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
loop    O
with    O
additional    O
gates    O
used    O
to    O
implement    O
clocking    O
.    O

If    O
no    O
specific    O
NOT    O
gates    O
are    O
available    O
,    O
one    O
can    O
be    O
made    O
from    O
NAND    B-ComputerCircuit103084420
or    O
NOR    B-ComputerCircuit103084420
gates    O
,    O
because    O
NAND    O
and    O
NOR    O
gates    O
are    O
considered    O
the    O
"    O
universal    O
gates    O
"    O
,    O
meaning    O
that    O
they    O
can    O
be    O
used    O
to    O
make    O
all    O
the    O
others    O
.    O

NAND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

If    O
no    O
specific    O
NOT    O
gates    O
are    O
available    O
,    O
one    O
can    O
be    O
made    O
from    O
NAND    B-ComputerCircuit103084420
or    O
NOR    B-ComputerCircuit103084420
gates    O
,    O
because    O
NAND    O
and    O
NOR    O
gates    O
are    O
considered    O
the    O
"    O
universal    O
gates    O
"    O
,    O
meaning    O
that    O
they    O
can    O
be    O
used    O
to    O
make    O
all    O
the    O
others    O
.    O

NAND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

The    O
first    O
were    O
"    O
A    O
-    O
type    O
machines    O
"    O
—    O
these    O
being    O
essentially    O
randomly    O
connected    O
networks    O
of    O
NAND    B-ComputerCircuit103084420
logic    O
gates    O
.    O

It    O
uses    O
the    O
same    O
Motorola    B-ComputerCircuit103084420
MC6845    I-ComputerCircuit103084420
display    O
controller    O
as    O
the    O
previous    O
MDA    O
and    O
CGA    O
adapters    O
.    O

By    O
adding    O
a    O
CRTC6845    B-ComputerCircuit103084420
to    O
the    O
package    O
,    O
a    O
full    O
hardware    O
solution    O
was    O
created    O
that    O
did    O
not    O
reduce    O
CPU    O
performance    O
and    O
only    O
used    O
1    O
kB    O
of    O
memory    O
for    O
the    O
display    O
.    O

The    O
first    O
version    O
of    O
the    O
Aster    O
consisted    O
of    O
four    O
"    O
Eurocard    O
's    O
"    O
,    O
one    O
Z80    O
CPU    O
card    O
with    O
64    O
KB    O
memory    O
,    O
one    O
Motorola    O
MC6845    B-ComputerCircuit103084420
video    O
card    O
,    O
one    O
double    O
density    O
floppy    O
disk    O
controller    O
card    O
and    O
one    O
"    O
keyboard    O
/    O
RS232/cassette    O
interface    O
"    O
card    O
.    O

Underlying    O
a    O
CPC    O
's    O
video    O
output    O
is    O
the    O
unusual    O
pairing    O
of    O
a    O
CRTC    O
(    O
Motorola    B-ComputerCircuit103084420
6845    I-ComputerCircuit103084420
or    O
compatible    O
)    O
with    O
a    O
custom    O
-    O
designed    O
gate    O
array    O
to    O
generate    O
a    O
pixel    O
display    O
output    O
.    O

Photochemical    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

AMD    B-ComputerCircuit103084420
Lance    I-ComputerCircuit103084420
Am7990    I-ComputerCircuit103084420
IEEE    O
802.3    O
Ethernet    O
Media    O
Access    O
Controller    O
(    O
MAC    O
)    O
controller    O
were    O
introduced    O
in    O
1985    O
.    O

AMD    B-ComputerCircuit103084420
Lance    I-ComputerCircuit103084420
Am7990    I-ComputerCircuit103084420
-    O
1985    O
,    O
AMD    O
Am7990    O
network    O
chip    O

"    O
Programmable    B-ComputerCircuit103084420
read-only    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
"    O
(    O
PROM    O
)    O
,    O
or    O
"    O
one    O
-    O
time    O
programmable    O
ROM    O
"    O
(    O
OTP    O
)    O
,    O
can    O
be    O
written    O
to    O
or    O
"    O
programmed    O
"    O
via    O
a    O
special    O
device    O
called    O
a    O
"    O
PROM    O
programmer    O
"    O
.    O

PROM    B-ComputerCircuit103084420

PROM    B-ComputerCircuit103084420
:    O
programmable    O
read    O
-    O
only    O
memory    O
can    O
be    O
written    O
once    O

As    O
the    O
first    O
microprocessors    O
were    O
intended    O
to    O
run    O
embedded    O
systems    O
such    O
as    O
in    O
calculators    O
,    O
computer    O
terminals    O
and    O
digital    O
watches    O
,    O
the    O
Intellec    O
was    O
used    O
for    O
programming    O
programmable    O
memory    O
chips    O
used    O
by    O
embedded    O
systems    O
,    O
e.g.    O
the    O
2048-bit    O
(    O
256-byte    O
)    O
Intel    O
1602A    O
programmable    B-ComputerCircuit103084420
read-only    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
PROM    O
)    O
or    O
erasable    O
1702A    O
EPROM    B-ComputerCircuit103084420
chips    O
which    O
were    O
plugged    O
into    O
a    O
ZIF    O
socket    O
on    O
the    O
Intellec-8    O
's    O
front    O
panel    O
.    O

The    O
whole    O
PGG    O
was    O
implemented    O
with    O
two    O
PROMs    B-ComputerCircuit103084420
and    O
standard    O
TTL    B-ComputerCircuit103084420
logic    O
.    O

Programmable    B-ComputerCircuit103084420
read-only    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420

Programmable    B-ComputerCircuit103084420
read-only    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420

AVR    O
was    O
one    O
of    O
the    O
first    O
microcontroller    O
families    O
to    O
use    O
on    O
-    O
chip    O
flash    O
memory    O
for    O
program    O
storage    O
,    O
as    O
opposed    O
to    O
one-time    B-ComputerCircuit103084420
programmable    I-ComputerCircuit103084420
ROM    I-ComputerCircuit103084420
,    O
EPROM    B-ComputerCircuit103084420
,    O
or    O
EEPROM    B-ComputerCircuit103084420
used    O
by    O
other    O
microcontrollers    O
at    O
the    O
time    O
.    O

In    O
thanks    O
,    O
Noll    O
was    O
allowed    O
to    O
write    O
some    O
bytes    O
in    O
the    O
"    O
filler    O
"    O
part    O
of    O
the    O
PROM    B-ComputerCircuit103084420
of    O
New    O
Horizon    O
,    O
including    O
Daniel    O
's    O
IRC    O
handle    O
'    O
"    O

With    O
a    O
few    O
small    O
-    O
scale    O
logic    O
chips    O
and    O
a    O
cheap    O
PROM    O
(    O
programmable    B-ComputerCircuit103084420
read-only    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
)    O
,    O
he    O
created    O
a    O
functional    O
floppy    O
-    O
disk    O
interface    O
at    O
a    O
fraction    O
of    O
the    O
component    O
cost    O
of    O
standard    O
circuit    O
configurations    O
.    O

The    O
8255    O
has    O
a    O
similar    O
function    O
to    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6522    I-ComputerCircuit103084420
(    O
Versatile    O
Interface    O
Adapter    O
)    O
and    O
the    O
6526    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
CIA    I-ComputerCircuit103084420
(    O
Complex    O
Interface    O
Adapter    O
)    O
,    O
both    O
developed    O
for    O
the    O
6502    B-ComputerCircuit103084420
family    O
.    O

For    O
joystick    O
inputs    O
,    O
Port    O
A    O
was    O
read    O
by    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
CIA    I-ComputerCircuit103084420
,    O
while    O
Port    O
B    O
was    O
connected    O
to    O
Parallel    O
Port    O
B    O
on    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
PIA    I-ComputerCircuit103084420
.    O

The    O
minimig    O
uses    O
the    O
FPGA    O
to    O
reproduce    O
the    O
custom    O
Denise    O
,    O
Agnus    O
,    O
Paula    O
and    O
Gary    O
chips    O
as    O
well    O
as    O
both    O
8520    O
CIAs    B-ComputerCircuit103084420
and    O
implements    O
a    O
simple    O
version    O
of    O
Amber    O
.    O

Optical    B-ComputerCircuit103084420
interconnect    I-ComputerCircuit103084420

Optical    B-ComputerCircuit103084420
interconnect    I-ComputerCircuit103084420

Optical    B-ComputerCircuit103084420
interconnect    I-ComputerCircuit103084420
is    O
a    O
means    O
of    O
communication    O
by    O
optical    O
fiber    O
cables    O
.    O

Erratic    O
behaviour    O
of    O
the    O
HPET    B-ComputerCircuit103084420
when    O
Spread    O
Spectrum    O
is    O
enabled    O
(    O
related    O
to    O
AMD    O
Product    O
Advisory    O
PA    O
SB700AG2    O
)    O

High    B-ComputerCircuit103084420
Precision    I-ComputerCircuit103084420
Event    I-ComputerCircuit103084420
Timer    I-ComputerCircuit103084420
(    O
HPET    O
)    O

The    O
physical    B-ComputerCircuit103084420
layout    I-ComputerCircuit103084420
of    O
a    O
CMOS    O
NOR    O
.    O

Physical    O
verification    O
is    O
a    O
process    O
whereby    O
an    O
integrated    B-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
layout    I-ComputerCircuit103084420
(    O
IC    O
layout    O
)    O
design    O
is    O
checked    O
via    O
EDA    O
software    O
tools    O
to    O
see    O
if    O
it    O
meets    O
certain    O
criteria    O
.    O

The    O
Semiconductor    O
Chip    O
Protection    O
Act    O
of    O
1984    O
(    O
or    O
SCPA    O
)    O
is    O
an    O
act    O
of    O
the    O
US    O
Congress    O
that    O
makes    O
the    O
layouts    B-ComputerCircuit103084420
of    O
integrated    O
circuits    O
legally    O
protected    O
upon    O
registration    O
,    O
and    O
hence    O
illegal    O
to    O
copy    O
without    O
permission    O
.    O

This    O
was    O
followed    O
by    O
SYMBAD    O
,    O
an    O
IC    B-ComputerCircuit103084420
layout    I-ComputerCircuit103084420
product    O
suite    O
.    O

Integrated    B-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
layout    I-ComputerCircuit103084420
full    O
-    O
custom    O
and    O
SDL    O
tools    O
such    O
as    O
"    O
IC    O
Station    O
"    O

,    O
before    O
it    O
is    O
used    O
as    O
the    O
basis    O
for    O
the    O
placement    O
of    O
the    O
logic    O
elements    O
into    O
a    O
physical    B-ComputerCircuit103084420
layout    I-ComputerCircuit103084420
.    O

Keysight    O
ADS    O
supports    O
every    O
step    O
of    O
the    O
design    O
process    O
—    O
schematic    O
capture    O
,    O
layout    B-ComputerCircuit103084420
,    O
design    O
rule    O
checking    O
,    O
frequency    O
-    O
domain    O
and    O
time    O
-    O
domain    O
circuit    O
simulation    O
,    O
and    O
electromagnetic    O
field    O
simulation    O
—    O
allowing    O
the    O
engineer    O
to    O
fully    O
characterize    O
and    O
optimize    O
an    O
RF    O
design    O
without    O
changing    O
tools    O
.    O

The    O
serial    O
binary    O
subtracter    B-ComputerCircuit103084420
operates    O
the    O
same    O
as    O
the    O
serial    O
binary    O
adder    O
,    O
except    O
the    O
subtracted    O
number    O
is    O
converted    O
to    O
its    O
two    O
's    O
complement    O
before    O
being    O
added    O
.    O

EDA    B-ComputerCircuit103084420
database    I-ComputerCircuit103084420

Some    O
coin    O
cells    O
,    O
particularly    O
lithium    O
,    O
are    O
available    O
in    O
versions    O
to    O
solder    O
into    O
a    O
circuit    O
(    O
typically    O
to    O
power    O
very    O
low    O
current    O
semiconductor    B-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
ICs    O
with    O
configuration    O
information    O
for    O
a    O
device    O
,    O
for    O
years    O
)    O
,    O
with    O
different    O
versions    O
for    O
vertical    O
or    O
horizontal    O
mounting    O
.    O

Its    O
content    O
covers    O
the    O
basics    O
of    O
the    O
history    O
of    O
computing    O
,    O
programming    O
languages    O
,    O
debugging    O
,    O
logic    O
programming    O
,    O
semiconductor    B-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
,    O
printing    O
,    O
ADCs    O
/    O
DACs    O
,    O
flowcharts    O
,    O
as    O
well    O
as    O
some    O
technologies    O
only    O
found    O
in    O
Britain    O
(    O
such    O
as    O
Prestel    O
,    O
Ceefax    O
,    O
ORACLE    O
)    O
.    O

Memory    O
operations    O
per    O
second    O
or    O
MOPS    O
is    O
a    O
metric    O
for    O
an    O
expression    O
of    O
the    O
performance    O
capacity    O
of    O
semiconductor    B-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
.    O

On    O
Friday    O
,    O
5    O
April    O
2013    O
,    O
Lucie    O
Burgess    O
,    O
the    O
British    O
Library    O
's    O
head    O
of    O
content    O
strategy    O
,    O
announced    O
that    O
,    O
starting    O
that    O
weekend    O
,    O
the    O
Library    O
would    O
begin    O
saving    O
all    O
sites    O
with    O
the    O
suffix    O
.uk    O
(    O
every    O
British    O
website    O
,    O
e    O
-    O
book    O
,    O
online    O
newsletter    O
,    O
and    O
blog    O
)    O
in    O
a    O
bid    O
to    O
preserve    O
the    O
nation    O
's    O
"    O
digital    B-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
"    O
(    O
which    O
as    O
of    O
then    O
amounted    O
to    O
about    O
4.8    O
million    O
sites    O
containing    O
1    O
billion    O
web    O
pages    O
)    O
.    O

Suwon    O
,    O
Korea    O
or    O
"    O
Samsung    O
Digital    O
City    O
"    O
is    O
the    O
dominant    O
place    O
worldwide    O
for    O
chip    B-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
and    O
integrated    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
with    O
large    O
components    O
of    O
microchip    O
memory    O
.    O

Digital    O
ICs    O
are    O
further    O
sub    O
-    O
categorized    O
as    O
logic    O
ICs    O
,    O
memory    B-ComputerCircuit103084420
chips    O
,    O
interface    O
ICs    O
(    O
level    O
shifters    O
,    O
serializer    O
/    O
deserializer    O
,    O
etc    O
.    O
)    O
,    O
Power    B-ComputerCircuit103084420
Management    I-ComputerCircuit103084420
IC    I-ComputerCircuit103084420
,    O
and    O
programmable    O
devices    O
.    O

Quality    B-ComputerCircuit103084420
of    I-ComputerCircuit103084420
results    I-ComputerCircuit103084420
,    O
a    O
term    O
used    O
in    O
evaluating    O
technological    O
processes    O

Because    O
transistors    O
were    O
relatively    O
slow    O
at    O
that    O
time    O
,    O
Hounsfield    O
also    O
used    O
magnetic    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
units    O
to    O
speed    O
up    O
the    O
operation    O
of    O
the    O
machine    O
to    O
achieve    O
a    O
processing    O
power    O
comparable    O
with    O
a    O
valve    O
/    O
tube    O
computer    O
.    O

A    O
power    O
opamp    B-ComputerCircuit103084420
or    O
audio    O
opamp    O
chip    O
such    O
as    O
the    O
National    O
Semiconductor    O
LM1875    O
,    O
LM3875    B-ComputerCircuit103084420
,    O
LM3886    O
,    O
or    O
LM4780    O
,    O
which    O
is    O
a    O
dual    O
LM3886    O
.    O

Angle-sensitive    B-ComputerCircuit103084420
pixel    I-ComputerCircuit103084420

Angle–sensitive    B-ComputerCircuit103084420
pixel    I-ComputerCircuit103084420
,    O
a    O
light    O
sensor    O

IPD    O
technology    O
offers    O
the    O
ideal    O
trade    O
-    O
off    O
for    O
System    B-ComputerCircuit103084420
in    I-ComputerCircuit103084420
Package    I-ComputerCircuit103084420
(    O
SiP    O
)    O
integration    O
credits    O
to    O
the    O
capability    O
to    O
grind    O
the    O
wafers    O
below    O
100    O
µm    O
thickness    O
and    O
the    O
flavor    O
of    O
packaging    O
options    O
(    O
micro    O
-    O
bumping    O
,    O
wire    O
bonding    O
,    O
copper    O
pads    O
)    O
and    O
delivery    O
mode    O
options    O
(    O
wafers    O
delivery    O
,    O
tape    O
&    O
reel    O
)    O
.    O

System    B-ComputerCircuit103084420
in    I-ComputerCircuit103084420
package    I-ComputerCircuit103084420
(    O
SIP    O
)    O

When    O
multiple    O
dies    O
are    O
put    O
in    O
one    O
package    O
,    O
the    O
result    O
is    O
a    O
System    B-ComputerCircuit103084420
in    I-ComputerCircuit103084420
Package    I-ComputerCircuit103084420
,    O
or    O
SiP.    O
A    O
multi    O
-    O
chip    O
module    O
,    O
or    O
MCM    O
,    O
is    O
created    O
by    O
combining    O
multiple    O
dies    O
on    O
a    O
small    O
substrate    O
often    O
made    O
of    O
ceramic    O
.    O

When    O
it    O
is    O
not    O
feasible    O
to    O
construct    O
a    O
SoC    O
for    O
a    O
particular    O
application    O
,    O
an    O
alternative    O
is    O
a    O
system    B-ComputerCircuit103084420
in    I-ComputerCircuit103084420
package    I-ComputerCircuit103084420
(    O
SiP    O
)    O
comprising    O
a    O
number    O
of    O
chips    O
in    O
a    O
single    O
package    O
.    O

System    B-ComputerCircuit103084420
in    I-ComputerCircuit103084420
package    I-ComputerCircuit103084420
,    O
chip    O
technology    O
,    O
also    O
known    O
as    O
a    O
Chip    O
Stack    O
Multi    O
-    O
chip    O
module    O

Many    O
EOSFETs    O
are    O
integrated    O
in    O
a    O
neurochip    B-ComputerCircuit103084420
.    O

The    O
solar    O
backpack    O
usually    O
contains    O
a    O
flexible    O
monocrystalline    O
solar    O
panel    O
,    O
battery    O
,    O
charge    B-ComputerCircuit103084420
controller    I-ComputerCircuit103084420
,    O
plugs    O
,    O
cords    O
and    O
light    O
bulbs    O
.    O

To    O
achieve    O
the    O
similar    O
configurations    O
,    O
the    O
original    O
6502    O
had    O
to    O
be    O
paired    O
with    O
a    O
secondary    O
IC    O
such    O
as    O
the    O
MOS    B-ComputerCircuit103084420
RIOT    I-ComputerCircuit103084420
,    O
MOS    B-ComputerCircuit103084420
RRIOT    I-ComputerCircuit103084420
,    O
or    O
other    O
discrete    O
components    O
.    O

There    O
are    O
several    O
types    O
of    O
1    O
T    O
DRAMs    O
:    O
the    O
commercialized    O
Z-RAM    B-ComputerCircuit103084420
from    O
Innovative    O
Silicon    O
,    O
the    O
TTRAM    O
from    O
Renesas    O
and    O
the    O
A    O
-    O
RAM    O
from    O
the    O
UGR    O
/    O
CNRS    O
consortium    O
.    O

Operational    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420
applications    I-ComputerCircuit103084420

Operational    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420
applications    I-ComputerCircuit103084420

This    O
CPU    O
was    O
also    O
part    O
of    O
the    O
CSG    B-ComputerCircuit103084420
4510    I-ComputerCircuit103084420
CPU    O
core    O
that    O
was    O
used    O
in    O
the    O
Commodore    O
65    O
computer    O
.    O

It    O
replaces    O
the    O
similar    O
ZN414    B-ComputerCircuit103084420
AM    O
radio    O
IC    O
from    O
the    O
1970s    O
.    O

The    O
nForce2    O
chipset    B-ComputerCircuit103084420
was    O
released    O
by    O
Nvidia    O
in    O
July    O
2002    O
as    O
a    O
refresh    O
to    O
the    O
original    O
nForce    O
product    O
offering    O
.    O

Sequans    O
was    O
originally    O
focused    O
on    O
the    O
WiMAX    O
chipset    B-ComputerCircuit103084420
market    O
and    O
had    O
more    O
than    O
seven    O
WiMAX    O
chips    O
on    O
the    O
market    O
by    O
2008    O
.    O

The    O
PECI    O
bus    O
,    O
allowing    O
access    O
to    O
this    O
data    O
from    O
chipset    B-ComputerCircuit103084420
components    O
,    O
is    O
a    O
proprietary    O
single    O
-    O
wire    O
interface    O
with    O
a    O
variable    O
data    O
transfer    O
speed    O
(    O
from    O
2    O
kbit    O
/    O
s    O
to    O
2    O
Mbit    O
/    O
s    O
)    O
.    O

The    O
nForce    O
600    O
chipset    B-ComputerCircuit103084420
was    O
released    O
in    O
the    O
first    O
half    O
of    O
November    O
2006    O
,    O
coinciding    O
with    O
the    O
GeForce    O
8    O
series    O
launch    O
on    O
November    O
8    O
,    O
2006    O
.    O

Several    O
new    O
USB    O
devices    O
(    O
especially    O
high    O
-    O
speed    O
wireless    O
WAN    O
equipment    O
,    O
there    O
seems    O
to    O
be    O
a    O
chipset    B-ComputerCircuit103084420
from    O
Qualcomm    O
offering    O
that    O
feature    O
)    O
have    O
their    O
Microsoft    O
Windows    O
device    O
drivers    O
on    O
board    O
;    O
when    O
plugged    O
in    O
for    O
the    O
first    O
time    O
they    O
act    O
like    O
a    O
USB    O
flash    O
drive    O
and    O
start    O
installing    O
the    O
device    O
driver    O
from    O
there    O
.    O

Graphics    O
card    O
manufacturers    O
plan    O
on    O
including    O
PPUs    O
on    O
their    O
chipsets    B-ComputerCircuit103084420
and    O
also    O
adding    O
a    O
slot    O
for    O
a    O
third    O
graphics    O
card    O
(    O
in    O
addition    O
to    O
the    O
usual    O
2    O
slots    O
for    O
SLI    O
or    O
Crossfire    O
setups    O
)    O
to    O
act    O
as    O
a    O
PPU    O
.    O

Chipset    B-ComputerCircuit103084420
:    O
ATI    O
CW16800-A    O

Chipset    B-ComputerCircuit103084420
:    O
ATI    O
CW16800-B    O

OsmocomBB    O
(    O
Open    O
Source    O
Mobile    O
Communications    O
–    O
Baseband    O
)    O
is    O
a    O
free    O
firmware    O
for    O
the    O
devices    O
known    O
as    O
"    O
baseband    O
processor    O
"    O
Chipset    B-ComputerCircuit103084420
found    O
in    O
GSM    O
mobile    O
phones    O
.    O

It    O
uses    O
graphics    O
processing    O
units    O
and    O
chipset    B-ComputerCircuit103084420
intended    O
for    O
small    O
products    O
.    O

Memory    O
and    O
I    O
/    O
O    O
virtualization    O
is    O
performed    O
by    O
the    O
chipset    B-ComputerCircuit103084420
.    O

In    O
addition    O
to    O
the    O
CPU    O
support    O
,    O
both    O
motherboard    O
chipset    B-ComputerCircuit103084420
and    O
system    O
firmware    O
(    O
BIOS    O
or    O
UEFI    O
)    O
need    O
to    O
fully    O
support    O
the    O
IOMMU    O
I    O
/    O
O    O
virtualization    O
functionality    O
in    O
order    O
for    O
it    O
to    O
be    O
actually    O
usable    O
.    O

Later    O
motherboards    O
or    O
integrated    O
chipset    B-ComputerCircuit103084420
used    O
a    O
separate    O
clock    O
generator    O
,    O
or    O
a    O
clock    O
divider    O
which    O
either    O
fixed    O
the    O
ISA    O
bus    O
frequency    O
at    O
4    O
,    O
6    O
,    O
or    O
8    O
MHz    O
or    O
allowed    O
the    O
user    O
to    O
adjust    O
the    O
frequency    O
via    O
the    O
BIOS    O
setup    O
.    O

The    O
Itanium    O
bus    O
interfaces    O
to    O
the    O
rest    O
of    O
the    O
system    O
via    O
a    O
chipset    B-ComputerCircuit103084420
.    O

The    O
processes    O
of    O
transmitting    O
and    O
receiving    O
packets    O
on    O
a    O
given    O
link    O
can    O
be    O
controlled    O
both    O
in    O
the    O
software    O
device    O
driver    O
for    O
the    O
network    O
card    O
,    O
as    O
well    O
as    O
on    O
firmware    O
or    O
specialized    O
chipsets    B-ComputerCircuit103084420
.    O

In    O
March    O
2001    O
,    O
the    O
chipset    B-ComputerCircuit103084420
manufacturer    O
VIA    O
Technologies    O
released    O
a    O
reference    O
design    O
for    O
an    O
ITX    O
motherboard    O
,    O
to    O
promote    O
the    O
low    O
power    O
C3    O
processor    O
they    O
had    O
bought    O
from    O
Centaur    O
Technology    O
,    O
in    O
combination    O
with    O
their    O
chipsets    O
.    O

The    O
video    O
BIOS    O
interfaces    O
software    O
to    O
the    O
video    O
chipset    B-ComputerCircuit103084420
in    O
the    O
same    O
way    O
that    O
the    O
system    O
BIOS    O
does    O
for    O
the    O
system    O
chipset    O
.    O

On    O
May    O
11    O
,    O
2011    O
,    O
D    O
-    O
Wave    O
Systems    O
announced    O
D    O
-    O
Wave    O
One    O
,    O
described    O
as    O
"    O
the    O
world    O
's    O
first    O
commercially    O
available    O
quantum    O
computer    O
"    O
,    O
operating    O
on    O
a    O
128-qubit    O
chipset    B-ComputerCircuit103084420
using    O
quantum    O
annealing    O
(    O
a    O
general    O
method    O
for    O
finding    O
the    O
global    O
minimum    O
of    O
a    O
function    O
by    O
a    O
process    O
using    O
quantum    O
fluctuations    O
)    O
to    O
solve    O
optimization    O
problems    O
.    O

It    O
is    O
possible    O
to    O
run    O
FSB    O
and    O
memory    O
clock    O
at    O
different    O
clock    O
speeds    O
,    O
within    O
certain    O
limits    O
of    O
the    O
motherboard    O
and    O
corresponding    O
chipset    B-ComputerCircuit103084420
.    O

The    O
Radeon    O
Xpress    O
200    O
is    O
a    O
computer    O
chipset    B-ComputerCircuit103084420
released    O
by    O
ATI    O
.    O

For    O
server    O
platforms    O
,    O
the    O
first    O
measurement    O
is    O
made    O
by    O
hardware    O
(    O
i.e.    O
,    O
the    O
processor    O
)    O
to    O
measure    O
a    O
digitally    O
signed    O
module    O
(    O
called    O
an    O
Authenticated    O
Code    O
Module    O
or    O
ACM    O
)    O
provided    O
by    O
the    O
chipset    B-ComputerCircuit103084420
manufacturer    O
.    O

The    O
phone    O
uses    O
a    O
different    O
DAC    O
compared    O
to    O
the    O
original    O
Samsung    O
Galaxy    O
S.    O
It    O
uses    O
the    O
Texas    O
Instruments    O
'    O
TWL5030    O
which    O
is    O
integrated    O
into    O
the    O
OMAP    O
3630    O
chipset    B-ComputerCircuit103084420
.    O

In    O
the    O
summer    O
of    O
2015    O
,    O
Qualcomm    O
and    O
Intel    O
both    O
announced    O
that    O
they    O
are    O
developing    O
Tango    O
reference    O
devices    O
as    O
models    O
for    O
device    O
manufacturers    O
who    O
use    O
their    O
mobile    O
chipsets    B-ComputerCircuit103084420
.    O

AMD    O
580    O
chipset    O
series    O
is    O
a    O
computer    O
chipset    B-ComputerCircuit103084420
series    O
designed    O
by    O
the    O
AMD    O
Graphics    O
Product    O
Group    O
,    O
for    O
the    O
AMD    O
processors    O
.    O

As    O
of    O
2017    O
,    O
there    O
are    O
at    O
least    O
six    O
chip    O
vendors    O
shipping    O
HomePlug    O
AV    O
chipsets    B-ComputerCircuit103084420
with    O
IEEE    O
1901    O
support    O
:    O
Broadcom    O
,    O
Qualcomm    O
Atheros    O
,    O
Sigma    O
Designs    O
,    O
Intellon    O
,    O
SPiDCOM    O
,    O
and    O
MStar    O
.    O

Nearly    O
all    O
PIXs    O
used    O
Ethernet    O
NICs    O
with    O
Intel    O
82557    O
,    O
82558    O
,    O
and    O
82559    O
network    O
chipset    B-ComputerCircuit103084420
,    O
but    O
some    O
older    O
models    O
are    O
occasionally    O
found    O
with    O
3COM    O
3c590    O
and    O
3c595    O
Ethernet    O
cards    O
,    O
Olicom    O
-    O
based    O
Token    O
-    O
Ring    O
cards    O
,    O
and    O
Interphase    O
-    O
based    O
FDDI    O
cards    O
.    O

NXP    O
manufactures    O
chips    O
for    O
eGovernment    O
applications    O
such    O
as    O
electronic    O
passports    O
;    O
RFID    O
tags    O
and    O
labels    O
;    O
and    O
transport    O
and    O
access    O
management    O
,    O
with    O
the    O
chip    B-ComputerCircuit103084420
set    I-ComputerCircuit103084420
and    O
contactless    O
card    O
for    O
MIFARE    O
used    O
by    O
many    O
major    O
public    O
transit    O
systems    O
worldwide    O
.    O

The    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6508    I-ComputerCircuit103084420
is    O
an    O
8-bit    O
microprocessor    O
designed    O
by    O
MOS    O
Technology    O
.    O

Synchronous    B-ComputerCircuit103084420
DRAM    I-ComputerCircuit103084420
,    O
however    O
,    O
has    O
a    O
CAS    O
latency    O
that    O
is    O
dependent    O
upon    O
the    O
clock    O
rate    O
.    O

Accordingly    O
,    O
the    O
CAS    O
latency    O
of    O
an    O
SDRAM    B-ComputerCircuit103084420
memory    O
module    O
is    O
specified    O
in    O
clock    O
ticks    O
instead    O
of    O
absolute    O
time    O
.    O

There    O
are    O
eight    O
DIMM    O
slots    O
on    O
the    O
motherboard    O
and    O
memory    O
on    O
all    O
O2s    O
is    O
expandable    O
to    O
1    O
GB    O
using    O
proprietary    O
239-pin    O
SDRAM    B-ComputerCircuit103084420
DIMMs    O
.    O

The    O
unit    O
has    O
16    O
MB    O
of    O
SDRAM    B-ComputerCircuit103084420
.    O

Mobile    O
DDR    O
(    O
also    O
known    O
as    O
mDDR    O
,    O
Low    O
Power    O
DDR    O
,    O
or    O
LPDDR    O
)    O
is    O
a    O
type    O
of    O
double    O
data    O
rate    O
synchronous    B-ComputerCircuit103084420
DRAM    I-ComputerCircuit103084420
for    O
mobile    O
computers    O
.    O

The    O
1.5    O
million    O
gate    O
GPU    O
would    O
have    O
been    O
fabricated    O
by    O
Infineon    O
on    O
a    O
0.2    O
μm    O
eDRAM    O
process    O
,    O
later    O
to    O
be    O
reduced    O
to    O
0.17    O
μm    O
with    O
a    O
minimum    O
of    O
9    O
MB    O
of    O
embedded    O
DRAM    B-ComputerCircuit103084420
and    O
128    O
to    O
512    O
MB    O
of    O
external    O
SDRAM    B-ComputerCircuit103084420
.    O

In    O
1999    O
,    O
sTec    O
was    O
first    O
to    O
market    O
the    O
1    O
GB    O
solid    O
-    O
state    O
IDE    O
storage    O
devices    O
,    O
SDRAM    B-ComputerCircuit103084420
modules    O
and    O
also    O
320    O
MB    O
Type    O
II    O
CompactFlash    O
.    O

Equipped    O
with    O
a    O
233    O
,    O
266    O
,    O
300    O
,    O
or    O
333    O
MHz    O
PowerPC    O
750    O
(    O
G3    O
)    O
CPU    O
from    O
Motorola    O
,    O
these    O
machines    O
use    O
a    O
66.83    O
MHz    O
system    O
bus    O
and    O
PC66    O
SDRAM    B-ComputerCircuit103084420
,    O
and    O
standard    O
ATA    O
hard    O
disk    O
drives    O
instead    O
of    O
the    O
SCSI    O
drives    O
used    O
in    O
most    O
previous    O
Apple    O
systems    O
.    O

For    O
example    O
,    O
the    O
current    O
generation    O
of    O
chips    O
(    O
DDR    O
SDRAM    B-ComputerCircuit103084420
)    O
has    O
a    O
refresh    O
time    O
of    O
64    O
ms    O
and    O
8,192    O
rows    O
,    O
so    O
the    O
refresh    O
cycle    O
interval    O
is    O
7.8    O
μs    O
.    O

64    O
MB    O
(    O
47.89    O
MB    O
accessible    O
)    O
SDRAM    B-ComputerCircuit103084420

DDR5    O
SDRAM    O
,    O
in    O
computing    O
interface    O
development    O
,    O
is    O
the    O
abbreviation    O
for    O
the    O
fifth    O
generation    O
of    O
Double    O
Data    O
Rate    O
Synchronous    B-ComputerCircuit103084420
Dynamic    I-ComputerCircuit103084420
Random    O
Access    O
Memory    O
.    O

With    O
SDRAM    B-ComputerCircuit103084420
,    O
this    O
only    O
applies    O
to    O
the    O
first    O
cycle    O
of    O
a    O
burst    O
.    O

PC66    O
is    O
Synchronous    B-ComputerCircuit103084420
DRAM    I-ComputerCircuit103084420
operating    O
at    O
a    O
clock    O
frequency    O
of    O
66.66    O
MHz    O
,    O
on    O
a    O
64-bit    O
bus    O
,    O
at    O
a    O
voltage    O
of    O
3.3    O
V.    O
PC66    O
is    O
available    O
in    O
168    O
pin    O
DIMM    O
and    O
144    O
pin    O
SO    O
-    O
DIMM    O
form    O
factors    O
.    O

SDRAM    B-ComputerCircuit103084420

This    O
is    O
typically    O
200    O
MHz    O
for    O
standard    O
SDRAM    B-ComputerCircuit103084420
and    O
400–600    O
MHz    O
for    O
high    O
-    O
performance    O
graphics    O
memory    O
.    O

It    O
was    O
decided    O
to    O
use    O
the    O
Memory    O
Translator    O
Hub    O
(    O
MTH    O
)    O
that    O
is    O
also    O
used    O
by    O
the    O
Intel    O
820    O
chipset    O
to    O
link    O
Timna    O
with    O
the    O
SDRAM    B-ComputerCircuit103084420
type    O
of    O
RAM    O
.    O

The    O
device    O
includes    O
32    O
MB    O
of    O
SDRAM    B-ComputerCircuit103084420
,    O
and    O
8    O
MB    O
of    O
flash    O
memory    O
.    O

Examples    O
are    O
the    O
various    O
generations    O
of    O
SDRAM    B-ComputerCircuit103084420
,    O
and    O
serial    O
point    O
-    O
to    O
-    O
point    O
buses    O
like    O
SLDRAM    B-ComputerCircuit103084420
and    O
RDRAM    O
.    O

Replaced    O
with    O
PowerPC    O
-    O
based    O
"    O
Deckard    O
"    O
IOP    O
with    O
4    O
MB    O
SDRAM    B-ComputerCircuit103084420
starting    O
with    O
SCPH-7500x    O
.    O

All    O
three    O
of    O
them    O
had    O
a    O
533    O
MHz    O
FSB    O
connecting    O
the    O
CPU    O
with    O
the    O
memory    B-ComputerCircuit103084420
.    O

CMOS    B-ComputerCircuit103084420
battery    I-ComputerCircuit103084420

The    O
IBM    O
PC    O
AT    O
added    O
a    O
second    O
,    O
slave    O
8259    O
PIC    O
(    O
at    O
I    O
/    O
O    O
address    O
)    O
,    O
a    O
second    O
8237    O
DMA    O
controller    O
for    O
16-bit    O
DMA    O
(    O
at    O
I    O
/    O
O    O
address    O
)    O
,    O
a    O
DMA    O
address    O
register    O
(    O
implemented    O
with    O
a    O
74LS612    O
IC    O
)    O
(    O
at    O
I    O
/    O
O    O
address    O
)    O
,    O
and    O
a    O
Motorola    O
MC146818    O
real-time    B-ComputerCircuit103084420
clock    I-ComputerCircuit103084420
(    O
RTC    O
)    O
with    O
nonvolatile    B-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
NVRAM    O
)    O
used    O
for    O
system    O
configuration    O
(    O
replacing    O
the    O
DIP    O
switches    O
and    O
jumpers    O
used    O
for    O
this    O
purpose    O
in    O
PC    O
and    O
PC    O
/    O
XT    O
models    O
(    O
at    O
I    O
/    O
O    O
address    O
)    O
.    O

On    O
a    O
Windows    O
-    O
based    O
computer    O
,    O
this    O
scenario    O
may    O
be    O
prevented    O
by    O
configuring    O
the    O
CMOS    O
(    O
nonvolatile    B-ComputerCircuit103084420
BIOS    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
)    O
on    O
the    O
workstation    O
to    O
boot    O
only    O
to    O
the    O
hard    O
drive    O
to    O
be    O
protected    O
,    O
then    O
password    O
-    O
protecting    O
the    O
CMOS    O
.    O

Ralf    O
Brown    O
's    O
Interrupt    O
List    O
(    O
aka    O
RBIL    O
,    O
x86    O
Interrupt    O
List    O
,    O
MS    O
-    O
DOS    O
Interrupt    O
List    O
or    O
INTER    O
)    O
is    O
a    O
comprehensive    O
list    O
of    O
interrupts    O
,    O
calls    O
,    O
hooks    O
,    O
interfaces    O
,    O
data    O
structures    O
,    O
CMOS    B-ComputerCircuit103084420
settings    I-ComputerCircuit103084420
,    O
memory    O
and    O
port    O
addresses    O
,    O
as    O
well    O
as    O
processor    O
opcodes    O
and    O
special    O
function    O
registers    O
for    O
x86    O
machines    O
(    O
including    O
many    O
clones    O
)    O
from    O
the    O
very    O
start    O
of    O
the    O
PC    O
era    O
in    O
1981    O
up    O
into    O
the    O
year    O
2000    O
,    O
most    O
of    O
it    O
still    O
applying    O
to    O
PCs    O
today    O
.    O

Historically    O
,    O
IEEE    O
1355    O
derived    O
from    O
the    O
asynchronous    O
serial    O
networks    O
developed    O
for    O
the    O
Transputer    B-ComputerCircuit103084420
model    O
T9000    O
on    O
-    O
chip    O
serial    O
data    O
interfaces    O
.    O
The    O
Transputer    O
was    O
a    O
microprocessor    O
developed    O
to    O
inexpensively    O
implement    O
parallel    O
computation    O
.    O

May    O
was    O
lead    O
architect    O
for    O
the    O
transputer    B-ComputerCircuit103084420
.    O

The    O
first    O
production    O
transputers    O
,    O
the    O
T212    B-ComputerCircuit103084420
and    O
T414    B-ComputerCircuit103084420
,    O
followed    O
in    O
1985    O
;    O
the    O
T800    B-ComputerCircuit103084420
floating    O
point    O
transputer    O
in    O
1987    O
.    O

May    O
initiated    O
the    O
design    O
of    O
one    O
of    O
the    O
first    O
VLSI    B-ComputerCircuit103084420
packet    O
switches    O
,    O
the    O
C104    O
,    O
together    O
with    O
the    O
communications    O
system    O
of    O
the    O
T9000    B-ComputerCircuit103084420
transputer    O
.    O

Working    O
closely    O
with    O
Tony    O
Hoare    O
and    O
the    O
Programming    O
Research    O
Group    O
at    O
Oxford    O
University    O
,    O
May    O
introduced    O
formal    O
verification    O
techniques    O
into    O
the    O
design    O
of    O
the    O
T800    B-ComputerCircuit103084420
floating    O
point    O
unit    O
and    O
the    O
T9000    B-ComputerCircuit103084420
transputer    O
.    O

Atari    O
ABAQ    O
,    O
or    O
Atari    O
Transputer    O
Workstation    O
:    O
A    O
standalone    O
machine    O
developed    O
in    O
conjunction    O
with    O
Perihelion    O
Hardware    O
,    O
containing    O
modified    O
ST    O
hardware    O
and    O
up    O
to    O
17    O
transputer    B-ComputerCircuit103084420
capable    O
of    O
massively    O
parallel    O
operations    O
for    O
tasks    O
such    O
as    O
ray    O
tracing    O
.    O

However    O
,    O
Barron    O
's    O
long    O
-    O
term    O
aim    O
was    O
to    O
produce    O
an    O
innovative    O
microprocessor    O
architecture    O
intended    O
for    O
parallel    O
processing    O
,    O
the    O
"    O
transputer    B-ComputerCircuit103084420
"    O
.    O

The    O
paradigm    O
was    O
originally    O
invented    O
for    O
parallel    O
computers    O
in    O
the    O
1980s    O
,    O
especially    O
computers    O
built    O
with    O
transputer    B-ComputerCircuit103084420
microprocessors    O
by    O
INMOS    O
,    O
or    O
similar    O
architectures    O
.    O

Inmos    O
Transputer    B-ComputerCircuit103084420
family    O

On    O
November    O
15    O
,    O
2006    O
,    O
the    O
35th    O
anniversary    O
of    O
the    O
4004    O
,    O
Intel    O
celebrated    O
by    O
releasing    O
the    O
chip    O
's    O
schematics    O
,    O
mask    B-ComputerCircuit103084420
work    I-ComputerCircuit103084420
,    O
and    O
user    O
manual    O
.    O

Within    O
the    O
European    O
Union    O
,    O
the    O
rights    O
of    O
film    O
producers    O
(    O
as    O
opposed    O
to    O
directors    O
)    O
and    O
database    O
creators    O
are    O
also    O
protected    O
by    O
related    O
rights    O
,    O
and    O
the    O
term    O
is    O
sometimes    O
extended    O
to    O
include    O
the    O
"    O
sui    O
generis    O
"    O
rights    B-ComputerCircuit103084420
in    I-ComputerCircuit103084420
semiconductor    I-ComputerCircuit103084420
topologies    I-ComputerCircuit103084420
and    O
other    O
industrial    O
design    O
rights    O
.    O

These    O
are    O
protected    O
internationally    O
by    O
the    O
IPIC    B-ComputerCircuit103084420
Treaty    O
of    O
1989    O
,    O
(    O
see    O
Integrated    B-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
layout    I-ComputerCircuit103084420
design    I-ComputerCircuit103084420
protection    I-ComputerCircuit103084420
)    O
,    O
and    O
in    O
the    O
European    O
Union    O
by    O
Directive    O
87/54/EEC    O
.    O

7812    B-ComputerCircuit103084420
,    O
+    O
12    O
V    O
linear    O
voltage    O
regulator    O

LM7805    B-ComputerCircuit103084420

In    O
fact    O
,    O
any    O
logic    O
gate    O
can    O
be    O
made    O
from    O
combinations    O
of    O
only    B-ComputerCircuit103084420
NAND    I-ComputerCircuit103084420
gates    I-ComputerCircuit103084420
or    O
only    B-ComputerCircuit103084420
NOR    I-ComputerCircuit103084420
gates    I-ComputerCircuit103084420
.    O

In    O
fact    O
,    O
any    O
logic    O
gate    O
can    O
be    O
made    O
from    O
combinations    O
of    O
only    B-ComputerCircuit103084420
NAND    I-ComputerCircuit103084420
gates    I-ComputerCircuit103084420
or    O
only    B-ComputerCircuit103084420
NOR    I-ComputerCircuit103084420
gates    I-ComputerCircuit103084420
.    O

In    O
fact    O
,    O
any    O
logic    O
gate    O
can    O
be    O
made    O
from    O
combinations    O
of    O
only    B-ComputerCircuit103084420
NAND    I-ComputerCircuit103084420
gates    I-ComputerCircuit103084420
or    O
only    B-ComputerCircuit103084420
NOR    I-ComputerCircuit103084420
gates    I-ComputerCircuit103084420
.    O

NOR    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420

NOR    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420

XOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

XOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

XOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

XOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

XOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

XOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

Note    O
that    O
it    O
is    O
equivalent    O
to    O
that    O
produced    O
by    O
the    O
XNOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
,    O
and    O
opposite    O
to    O
that    O
produced    O
by    O
the    O
XOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
.    O

XOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

XOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

This    O
detection    O
process    O
can    O
also    O
be    O
accomplished    O
by    O
combining    O
,    O
in    O
an    O
exclusive-OR    B-ComputerCircuit103084420
(    O
XOR    O
)    O
logic    O
gate    O
,    O
the    O
original    O
FM    O
signal    O
and    O
a    O
square    O
wave    O
whose    O
frequency    O
equals    O
the    O
FM    O
signal    O
's    O
center    O
frequency    O
.    O

A    O
peripheral    B-ComputerCircuit103084420
DMA    I-ComputerCircuit103084420
controller    I-ComputerCircuit103084420
is    O
a    O
feature    O
found    O
in    O
modern    O
microcontroller    B-ComputerCircuit103084420
.    O

A    O
major    O
interface    O
definition    O
for    O
CAMs    O
and    O
other    O
network    B-ComputerCircuit103084420
search    I-ComputerCircuit103084420
engine    I-ComputerCircuit103084420
(    O
NSEs    O
)    O
was    O
specified    O
in    O
an    O
interoperability    O
agreement    O
called    O
the    O
Look    O
-    O
Aside    O
Interface    O
(    O
LA-1    O
and    O
LA-1B    O
)    O
developed    O
by    O
the    O
Network    O
Processing    O
Forum    O
,    O
which    O
later    O
merged    O
with    O
the    O
Optical    O
Internetworking    O
Forum    O
(    O
OIF    O
)    O
.    O

XNOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

Note    O
that    O
it    O
is    O
equivalent    O
to    O
that    O
produced    O
by    O
the    O
XNOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
,    O
and    O
opposite    O
to    O
that    O
produced    O
by    O
the    O
XOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
.    O

XNOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

XNOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

The    O
parity    O
flag    O
is    O
set    O
to    O
the    O
bitwise    O
XNOR    B-ComputerCircuit103084420
of    O
the    O
least    O
significant    O
byte    O
of    O
the    O
result    O
,    O
1    O
if    O
the    O
number    O
of    O
ones    O
in    O
that    O
byte    O
is    O
even    O
,    O
0    O
otherwise    O
.    O

Note    O
:    O
An    O
XNOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
is    O
a    O
basic    O
comparator    O
,    O
because    O
its    O
output    O
is    O
"    O
1    O
"    O
only    O
if    O
its    O
two    O
input    O
bits    O
are    O
equal    O
.    O

we    O
can    O
also    O
replace    O
it    O
by    O
XNOR    B-ComputerCircuit103084420
gate    O
in    O
digital    O
electronics    O
.    O

Each    O
class    O
,    O
ACi    O
,    O
consists    O
of    O
the    O
languages    O
recognized    O
by    O
Boolean    O
circuits    O
with    O
depth    O
and    O
a    O
polynomial    O
number    O
of    O
unlimited    B-ComputerCircuit103084420
fan-in    I-ComputerCircuit103084420
AND    B-ComputerCircuit103084420
and    O
OR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
.    O

Fan-in    B-ComputerCircuit103084420

Engineering    B-ComputerCircuit103084420
sample    I-ComputerCircuit103084420
(CPU)    I-ComputerCircuit103084420

A    O
sensor    B-ComputerCircuit103084420
hub    I-ComputerCircuit103084420
is    O
a    O
microcontroller    B-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
/    O
coprocessor    O
/    O
DSP    B-ComputerCircuit103084420
that    O
helps    O
to    O
integrate    O
data    O
from    O
different    O
sensors    O
and    O
process    O
them    O
.    O

Special    B-ComputerCircuit103084420
input/output    I-ComputerCircuit103084420
(    O
Special    O
I    O
/    O
O    O
or    O
SIO    O
)    O
are    O
inputs    O
and/or    O
outputs    O
of    O
a    O
microcontroller    B-ComputerCircuit103084420
designated    O
to    O
perform    O
specialized    O
functions    O
or    O
have    O
specialized    O
features    O
.    O

In    O
1987    O
,    O
a    O
request    O
from    O
the    O
U.S.    O
Department    O
of    O
Defense    O
led    O
to    O
the    O
development    O
of    O
VHDL    O
(    O
VHSIC    B-ComputerCircuit103084420
Hardware    O
Description    O
Language    O
)    O
.    O

Each    O
gate    O
array    O
contained    O
20,000    O
gates    O
and    O
was    O
fabricated    O
using    O
1.25-micrometre    O
(    O
μm    O
)    O
technology    O
that    O
was    O
accessible    O
from    O
the    O
VHSIC    B-ComputerCircuit103084420
program    O
at    O
Honeywell    O
.    O

NEPCON    O
China    O
is    O
an    O
annual    O
Surface-mount    B-ComputerCircuit103084420
technology    I-ComputerCircuit103084420
(    O
SMT    O
)    O
trade    O
event    O
in    O
China    O
that    O
features    O
a    O
comprehensive    O
range    O
of    O
SMT    O
products    O
and    O
technology    O
.    O

Removal    O
of    O
a    O
soldered    O
chip    O
is    O
often    O
far    O
easier    O
than    O
reinstalling    O
it    O
,    O
especially    O
for    O
extremely    O
small    O
surface    B-ComputerCircuit103084420
mount    I-ComputerCircuit103084420
technology    I-ComputerCircuit103084420
chips    O
,    O
and    O
the    O
emulated    O
device    O
in    O
question    O
may    O
be    O
effectively    O
destroyed    O
beyond    O
recovery    O
after    O
the    O
ROM    O
has    O
been    O
removed    O
for    O
reading    O
.    O

Surface-mount    B-ComputerCircuit103084420
component    I-ComputerCircuit103084420
in    O
electronics    O

Surface-mount    B-ComputerCircuit103084420
assembly    I-ComputerCircuit103084420
,    O
an    O
electronic    O
assembly    O
with    O
components    O
mounted    O
on    O
the    O
surface    O
of    O
a    O
circuit    O
board    O

Two    O
power    O
MOSFETs    O
in    O
the    O
surface-mount    B-ComputerCircuit103084420
package    O
D2PAK    O
.    O

Reflow    O
soldering    O
is    O
the    O
most    O
common    O
method    O
of    O
attaching    O
surface    B-ComputerCircuit103084420
mount    I-ComputerCircuit103084420
components    O
to    O
a    O
circuit    O
board    O
,    O
although    O
it    O
can    O
also    O
be    O
used    O
for    O
through    O
-    O
hole    O
components    O
by    O
filling    O
the    O
holes    O
with    O
solder    O
paste    O
and    O
inserting    O
the    O
component    O
leads    O
through    O
the    O
paste    O
.    O

Additionally    O
,    O
high    O
temperatures    O
(    O
beyond    O
260    O
°C    O
)    O
may    O
cause    O
damage    O
to    O
the    O
internal    O
die    B-ComputerCircuit103084420
of    O
SMT    B-ComputerCircuit103084420
components    O
as    O
well    O
as    O
foster    O
intermetallic    O
growth    O
.    O

Most    O
of    O
the    O
design    O
is    O
built    O
with    O
SMD    B-ComputerCircuit103084420
components    O
to    O
keep    O
size    O
down    O
and    O
reliability    O
up    O
.    O

Metal    O
electrode    O
leadless    O
face    O
(    O
MELF    O
)    O
is    O
a    O
type    O
of    O
leadless    O
cylindrical    O
electronic    O
surface    B-ComputerCircuit103084420
mount    I-ComputerCircuit103084420
device    I-ComputerCircuit103084420
that    O
is    O
metallized    O
at    O
its    O
ends    O
.    O

Surface    B-ComputerCircuit103084420
mount    I-ComputerCircuit103084420
technology    I-ComputerCircuit103084420
,    O
semiconductor    O
and    O
electronic    O
parts    O
assembly    O

This    O
technique    O
is    O
also    O
used    O
to    O
produce    O
capacitor    O
"    O
dice    O
"    O
for    O
Surface    B-ComputerCircuit103084420
Mount    I-ComputerCircuit103084420
Device    I-ComputerCircuit103084420
(    O
SMD    O
)    O
packaged    O
components    O
.    O

Although    O
the    O
transient    O
heat    O
of    O
reflow    O
soldering    O
induces    O
high    O
stress    O
in    O
the    O
plastic    O
film    O
materials    O
,    O
film    O
capacitors    O
able    O
to    O
withstand    O
such    O
temperatures    O
are    O
available    O
in    O
Surface    O
Mounted    O
Device    O
“    O
(    O
SMD    B-ComputerCircuit103084420
)    O
packages    O
.    O

The    O
maximum    O
temperature    O
rating    O
of    O
125    O
°C    O
also    O
allows    O
SMD    B-ComputerCircuit103084420
film    O
capacitors    O
to    O
be    O
made    O
with    O
PET    O
films    O
.    O

Limited    O
number    O
of    O
types    O
in    O
surface-mount    B-ComputerCircuit103084420
technology    I-ComputerCircuit103084420
(    O
SMT    O
)    O
packaging    O

A    O
"    O
Stud    O
Grid    O
Array    O
"    O
(    O
SGA    O
)    O
is    O
a    O
short    O
-    O
pinned    O
pin    O
grid    O
array    O
chip    O
scale    O
package    O
for    O
use    O
in    O
Surface-mount    B-ComputerCircuit103084420
technology    I-ComputerCircuit103084420
.    O

ZIPs    O
have    O
now    O
been    O
superseded    O
by    O
surface-mount    B-ComputerCircuit103084420
packages    O
such    O
as    O
the    O
thin    O
small    O
-    O
outline    O
packages    O
(    O
TSOPs    O
)    O
used    O
on    O
single    O
-    O
in    O
-    O
line    O
memory    O
modules    O
(    O
SIMMs    O
)    O
and    O
dual    O
-    O
in    O
-    O
line    O
memory    O
modules    O
(    O
DIMMs    O
)    O
.    O

Industrial    O
robots    O
and    O
surface    B-ComputerCircuit103084420
mounters    I-ComputerCircuit103084420

Surface    B-ComputerCircuit103084420
mount    I-ComputerCircuit103084420
packaging    O
appeared    O
in    O
the    O
early    O
1980s    O
and    O
became    O
popular    O
in    O
the    O
late    O
1980s    O
,    O
using    O
finer    O
lead    O
pitch    O
with    O
leads    O
formed    O
as    O
either    O
gull    O
-    O
wing    O
or    O
J    O
-    O
lead    O
,    O
as    O
exemplified    O
by    O
the    O
small    O
-    O
outline    O
integrated    O
circuit    O
(    O
SOIC    O
)    O
package    O
–    O
a    O
carrier    O
which    O
occupies    O
an    O
area    O
about    O
30–50%    O
less    O
than    O
an    O
equivalent    O
DIP    O
and    O
is    O
typically    O
70%    O
thinner    O
.    O

Extremely    O
small    O
surface    B-ComputerCircuit103084420
mount    I-ComputerCircuit103084420
technology    I-ComputerCircuit103084420
parts    O
often    O
bear    O
only    O
a    O
number    O
used    O
in    O
a    O
manufacturer    O
's    O
lookup    O
table    O
to    O
find    O
the    O
chip    O
characteristics    O
.    O

The    O
R*S    O
modules    O
also    O
eliminate    O
manual    O
wiring    O
and    O
introduce    O
SMT    B-ComputerCircuit103084420
technology    I-ComputerCircuit103084420
.    O

The    O
antenna    O
,    O
amplifiers    O
,    O
analog    O
switches    O
,    O
and    O
FM    O
transmitters    O
are    O
all    O
contained    O
in    O
a    O
standard    O
surface    B-ComputerCircuit103084420
mount    I-ComputerCircuit103084420
printed    I-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
board    I-ComputerCircuit103084420
that    O
sits    O
just    O
under    O
the    O
scalp    O
.    O

The    O
TO-220    O
package    O
is    O
a    O
"    O
power    O
package    O
"    O
intended    O
for    O
power    O
semiconductors    O
and    O
an    O
example    O
of    O
a    O
through    O
-    O
hole    O
design    O
rather    O
than    O
a    O
surface-mount    B-ComputerCircuit103084420
technology    I-ComputerCircuit103084420
type    O
of    O
package    O
.    O

#    O
Surface-mount    B-ComputerCircuit103084420
technology    I-ComputerCircuit103084420

It    O
is    O
packaged    O
in    O
a    O
hermetic    O
,    O
aluminium    O
oxide    O
,    O
21    O
x    O
21    O
mm    O
grid    B-ComputerCircuit103084420
array    I-ComputerCircuit103084420
package    O
with    O
255    O
(    O
16    O
x    O
16    O
)    O
leads    O
.    O

Atom    O
processors    O
became    O
available    O
to    O
system    O
manufacturers    O
in    O
2008    O
.    O
Because    O
they    O
are    O
soldered    B-ComputerCircuit103084420
onto    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
mainboard    I-ComputerCircuit103084420
,    O
like    O
northbridges    O
and    O
southbridges    B-ComputerCircuit103084420
,    O
Atom    O
processors    O
are    O
not    O
available    O
to    O
home    O
users    O
or    O
system    O
builders    O
as    O
separate    O
processors    O
,    O
although    O
they    O
may    O
be    O
obtained    O
preinstalled    O
on    O
some    O
ITX    O
motherboards    O
.    O

Rio    O
Forge    O
units    O
suffer    O
from    O
a    O
design    O
flaw    O
where    O
the    O
case    O
-    O
mounted    O
controls    O
operate    O
switches    O
which    O
are    O
surface-mount    B-ComputerCircuit103084420
on    O
the    O
internal    O
PCB    O
.    O

All    O
components    O
in    O
the    O
system    O
are    O
commercially    O
available    O
and    O
are    O
fabricated    O
from    O
surface    B-ComputerCircuit103084420
mount    I-ComputerCircuit103084420
devices    I-ComputerCircuit103084420
to    O
reduce    O
the    O
size    O
(    O
25    O
x    O
15    O
x    O
2    O
mm    O
)    O
and    O
weight    O
(    O
10    O
g    O
with    O
battery    O
)    O
.    O

Modulation    O
was    O
produced    O
using    O
an    O
optocoupler    B-ComputerCircuit103084420
,    O
a    O
light    O
-    O
dependent    O
resistor    O
whose    O
pulsating    O
signal    O
(    O
producing    O
a    O
lopsided    O
wave    O
)    O
affects    O
the    O
preamp    O
circuit    O
.    O

Common    O
types    O
include    O
opto-isolator    B-ComputerCircuit103084420
slotted    O
disk    O
sensors    O
and    O
Hall    O
effect    O
sensors    O
.    O

Current    O
loops    O
can    O
be    O
used    O
over    O
moderately    O
long    O
distances    O
(    O
tens    O
of    O
kilometres    O
)    O
,    O
and    O
can    O
be    O
interfaced    O
with    O
optically    B-ComputerCircuit103084420
isolated    I-ComputerCircuit103084420
links    O
.    O

Dr.    O
James    O
R.    O
"    O
Bob    O
"    O
Biard    O
(    O
born    O
May    O
20    O
,    O
1931    O
)    O
is    O
an    O
American    O
electrical    O
engineer    O
and    O
inventor    O
who    O
holds    O
73    O
U.S.    O
patents    O
including    O
the    O
first    O
commercial    O
light    O
-    O
emitting    O
diode    O
(    O
LED    O
)    O
,    O
the    O
optical    B-ComputerCircuit103084420
isolator    I-ComputerCircuit103084420
,    O
the    O
Schottky    O
transistor    O
,    O
and    O
Metal    O
Oxide    O
Semiconductor    O
Read    O
Only    O
Memory    O
(    O
MOS    O
ROM    O
)    O
.    O

In    O
1974    O
,    O
he    O
worked    O
on    O
the    O
development    O
of    O
optical    B-ComputerCircuit103084420
coupler    I-ComputerCircuit103084420
used    O
in    O
a    O
data    O
bus    O
developed    O
for    O
airborne    O
avionics    O
systems    O
.    O

GaAs    O
LEDs    O
,    O
common    O
in    O
optocoupler    B-ComputerCircuit103084420
,    O
are    O
very    O
sensitive    O
to    O
neutrons    O
.    O

An    O
isolated    O
output    O
can    O
be    O
achieved    O
without    O
transformers    O
with    O
the    O
addition    O
of    O
opto-isolator    B-ComputerCircuit103084420
.    O

Erasable    B-ComputerCircuit103084420
programmable    I-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
device    I-ComputerCircuit103084420
(    O
EPLD    O
)    O

An    O
alternative    O
,    O
switched    O
-    O
current    O
design    O
,    O
offers    O
simpler    O
construction    O
and    O
does    O
not    O
require    O
the    O
input    O
capacitor    O
,    O
but    O
can    O
be    O
less    O
accurate    O
,    O
and    O
has    O
lower    O
fan    B-ComputerCircuit103084420
out    I-ComputerCircuit103084420
-    O
it    O
can    O
drive    O
only    O
one    O
following    O
block    O
.    O

Clock    O
signals    O
are    O
typically    O
loaded    O
with    O
the    O
greatest    O
fanout    B-ComputerCircuit103084420
and    O
operate    O
at    O
the    O
highest    O
speeds    O
of    O
any    O
signal    O
within    O
the    O
synchronous    O
system    O
.    O

Fan-out    B-ComputerCircuit103084420

Critics    O
note    O
that    O
real    O
-    O
world    O
logic    O
systems    O
require    O
"    O
logic    O
-    O
level    O
restoration    O
,    O
cascadability    O
,    O
fan-out    B-ComputerCircuit103084420
and    O
input    O
–    O
output    O
isolation    O
"    O
,    O
all    O
of    O
which    O
are    O
currently    O
provided    O
by    O
electronic    O
transistors    O
at    O
low    O
cost    O
,    O
low    O
power    O
,    O
and    O
high    O
speed    O
.    O

The    O
Cortex    O
-    O
A73    O
is    O
available    O
as    O
SIP    O
core    O
to    O
licensees    O
,    O
and    O
its    O
design    O
makes    O
it    O
suitable    O
for    O
integration    O
with    O
other    O
SIP    O
cores    O
(    O
e.g.    O
GPU    O
,    O
display    O
controller    O
,    O
DSP    B-ComputerCircuit103084420
,    O
image    O
processor    O
,    O
etc    O
.    O
)    O
into    O
one    O
die    B-ComputerCircuit103084420
constituting    O
a    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
(    O
SoC    O
)    O
.    O

According    O
to    O
IPC    O
’s    O
standard    O
J    O
-    O
STD-012    O
,    O
"    O
Implementation    O
of    O
Flip    O
Chip    O
and    O
Chip    O
Scale    O
Technology    O
"    O
,    O
in    O
order    O
to    O
qualify    O
as    O
chip    O
scale    O
,    O
the    O
package    O
must    O
have    O
an    O
area    O
no    O
greater    O
than    O
1.2    O
times    O
that    O
of    O
the    O
die    B-ComputerCircuit103084420
and    O
it    O
must    O
be    O
a    O
single    O
-    O
die    O
,    O
direct    O
surface    O
mountable    O
package    O
.    O

The    O
Alpha    O
21164    O
contains    O
9.3    O
million    O
transistors    O
on    O
a    O
die    B-ComputerCircuit103084420
measuring    O
16.5    O
by    O
18.1    O
mm    O
(    O
299    O
mm2    O
)    O
,    O
which    O
was    O
close    O
to    O
the    O
maximum    O
limits    O
of    O
the    O
process    O
.    O

The    O
die    B-ComputerCircuit103084420
measured    O
21.1    O
mm    O
by    O
18.8    O
mm    O
for    O
an    O
area    O
of    O
397    O
mm²    O
.    O

Multi    O
-    O
core    O
processor    O
,    O
single    O
component    O
with    O
two    O
or    O
more    O
independent    O
CPUs    O
(    O
called    O
"    O
cores    O
"    O
)    O
on    O
the    O
same    O
chip    O
carrier    O
or    O
on    O
the    O
same    O
die    B-ComputerCircuit103084420

Die    B-ComputerCircuit103084420
of    O
Clipper    O
C100    O
CPU    O
.    O

Die    B-ComputerCircuit103084420
of    O
Clipper    O
C300    O
CPU    O
.    O

Die    B-ComputerCircuit103084420
of    O
Clipper    O
C300    O
CAMMU    O
.    O

Additionally    O
,    O
high    O
temperatures    O
(    O
beyond    O
260    O
°C    O
)    O
may    O
cause    O
damage    O
to    O
the    O
internal    O
die    B-ComputerCircuit103084420
of    O
SMT    B-ComputerCircuit103084420
components    O
as    O
well    O
as    O
foster    O
intermetallic    O
growth    O
.    O

With    O
the    O
image    O
sensor    O
and    O
image    O
processing    O
combined    O
on    O
the    O
same    O
die    B-ComputerCircuit103084420
it    O
is    O
essentially    O
possible    O
to    O
parallelize    O
image    O
processing    O
up    O
to    O
the    O
level    O
where    O
each    O
pixel    O
has    O
its    O
dedicated    O
image    O
processing    O
logic    O
.    O

The    O
first    O
EPROM    B-ComputerCircuit103084420
,    O
an    O
Intel    O
1702    O
,    O
with    O
the    O
die    B-ComputerCircuit103084420
and    O
wire    O
bonds    O
clearly    O
visible    O
through    O
the    O
erase    O
window    O
.    O

After    O
preparing    O
a    O
large    O
number    O
of    O
MEMS    O
devices    O
on    O
a    O
silicon    O
wafer    O
,    O
individual    O
dies    B-ComputerCircuit103084420
have    O
to    O
be    O
separated    O
,    O
which    O
is    O
called    O
die    O
preparation    O
in    O
semiconductor    O
technology    O
.    O

The    O
act    O
of    O
shrinking    O
a    O
die    B-ComputerCircuit103084420
is    O
to    O
create    O
a    O
somewhat    O
identical    O
circuit    O
using    O
a    O
more    O
advanced    O
fabrication    B-ComputerCircuit103084420
process    O
,    O
usually    O
involving    O
an    O
advance    O
of    O
lithographic    O
node    B-ComputerCircuit103084420
.    O

The    O
standard    O
defines    O
SDRAM    O
packages    O
containing    O
two    O
independent    O
16-bit    O
access    O
channels    O
,    O
each    O
connected    O
to    O
up    O
to    O
two    O
dies    B-ComputerCircuit103084420
per    O
package    O
.    O

Embedded    O
DRAM    O
(    O
eDRAM    O
)    O
is    O
dynamic    B-ComputerCircuit103084420
random-access    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
DRAM    O
)    O
integrated    O
on    O
the    O
same    O
die    B-ComputerCircuit103084420
or    O
multi    O
-    O
chip    O
module    O
(    O
MCM    O
)    O
of    O
an    O
application    O
-    O
specific    O
integrated    O
circuit    O
(    O
ASIC    O
)    O
or    O
microprocessor    O
.    O

A    O
flip    O
-    O
chip    O
pin    O
grid    O
array    O
(    O
FC    O
-    O
PGA    O
or    O
FCPGA    O
)    O
is    O
a    O
form    O
of    O
pin    O
grid    O
array    O
in    O
which    O
the    O
die    B-ComputerCircuit103084420
faces    O
downwards    O
on    O
the    O
top    O
of    O
the    O
substrate    O
with    O
the    O
back    O
of    O
the    O
die    O
exposed    O
.    O

An    O
organic    O
pin    O
grid    O
array    O
(    O
OPGA    O
)    O
is    O
a    O
type    O
of    O
connection    O
for    O
integrated    O
circuits    O
,    O
and    O
especially    O
CPUs    O
,    O
where    O
the    O
silicon    O
die    B-ComputerCircuit103084420
is    O
attached    O
to    O
a    O
plate    O
made    O
out    O
of    O
an    O
organic    O
plastic    O
which    O
is    O
pierced    O
by    O
an    O
array    O
of    O
pins    O
which    O
make    O
the    O
requisite    O
connections    O
to    O
the    O
socket    O
.    O

Die    B-ComputerCircuit103084420
of    O
the    O
MT4C1024    O
integrating    O
one    O
-    O
mebibit    O
of    O
DRAM    B-ComputerCircuit103084420
memory    O
cells    O
.    O

Excavator    O
is    O
also    O
expected    O
to    O
come    O
with    O
DDR3    O
and    O
DDR4    O
memory    O
controllers    O
,    O
currently    O
not    O
known    O
if    O
on    O
the    O
same    O
die    B-ComputerCircuit103084420
or    O
mutually    O
exclusive    O
.    O

The    O
rest    O
of    O
the    O
microchip    O
consists    O
of    O
the    O
on    O
-    O
die    B-ComputerCircuit103084420
memory    O
controller    O
,    O
which    O
is    O
shared    O
by    O
the    O
CPU    O
and    O
the    O
GPU    O
and    O
some    O
additional    O
logic    O
concerned    O
with    O
memory    O
access    O
.    O

Square    O
,    O
rectangular    O
and    O
disc    O
shaped    O
brazing    O
preforms    O
are    O
commonly    O
used    O
to    O
attach    O
electronic    O
components    O
containing    O
silicon    B-ComputerCircuit103084420
die    I-ComputerCircuit103084420
to    O
a    O
substrate    O
such    O
as    O
a    O
printed    O
circuit    O
board    O
.    O

Die    B-ComputerCircuit103084420
of    O
AMD    O
8088    O
.    O

Die    B-ComputerCircuit103084420
of    O
Intel    O
80386SX    O
.    O

The    O
wafer    O
is    O
then    O
cut    O
into    O
rectangular    O
blocks    O
,    O
each    O
of    O
which    O
is    O
called    O
a    O
"    O
die    B-ComputerCircuit103084420
"    O
.    O

These    O
packages    O
have    O
a    O
transparent    O
window    O
that    O
shows    O
the    O
die    B-ComputerCircuit103084420
inside    O
.    O

The    O
die    B-ComputerCircuit103084420
from    O
an    O
Intel    O
8742    B-ComputerCircuit103084420
,    O
an    O
8-bit    O
microcontroller    B-ComputerCircuit103084420
that    O
includes    O
a    O
CPU    O
running    O
at    O
12    O
MHz    O
,    O
128    O
bytes    O
of    O
RAM    O
,    O
2048    O
bytes    O
of    O
EPROM    B-ComputerCircuit103084420
,    O
and    O
I    O
/    O
O    O
in    O
the    O
same    O
chip    O
.    O

Die    B-ComputerCircuit103084420
of    O
Intel    O
80186    O
.    O

Die    B-ComputerCircuit103084420
of    O
Intel    O
80C186    O
.    O

Die    B-ComputerCircuit103084420
of    O
Motorola    O
DSP96002    O
.    O

The    O
GPU    O
chips    B-ComputerCircuit103084420
on    O
Quadro    O
-    O
branded    O
graphics    O
cards    O
are    O
identical    O
to    O
the    O
ones    O
used    O
on    O
GeForce    O
-    O
branded    O
graphics    O
cards    O
.    O

Its    O
peripheral    O
circuits    O
were    O
underutilized    O
by    O
the    O
industry    O
,    O
as    O
it    O
was    O
mostly    O
used    O
as    O
a    O
general    O
-    O
purpose    O
CPU    O
,    O
rather    O
than    O
a    O
microcontroller    O
,    O
so    O
it    O
was    O
decided    O
to    O
simplify    O
the    O
chip    O
,    O
removing    O
unnecessary    O
devices    O
from    O
the    O
die    B-ComputerCircuit103084420
.    O

Die    B-ComputerCircuit103084420
size    O
:    O
5x5    O
mm    O
,    O
50000    O
transistors    O

Motorola    O
MC68451    O
die    B-ComputerCircuit103084420
.    O

Instead    O
of    O
a    O
large    O
gate    O
count    O
and    O
die    B-ComputerCircuit103084420
area    O
,    O
IDT    O
,    O
using    O
its    O
experience    O
from    O
the    O
RISC    O
processor    O
market    O
,    O
created    O
a    O
small    O
and    O
electrically    O
efficient    O
processor    O
similar    O
to    O
the    O
80486    O
,    O
because    O
of    O
its    O
single    O
pipeline    O
and    O
in    O
-    O
order    O
execution    O
microarchitecture    O
.    O

Die    B-ComputerCircuit103084420
of    O
the    O
LM1117    O
low    O
-    O
dropout    O
(    O
LDO    O
)    O
linear    O
voltage    O
regulator    O
.    O

The    O
AMD    O
Eyefinity    O
-    O
branded    O
on    O
-    O
die    B-ComputerCircuit103084420
display    O
controllers    O
were    O
introduced    O
in    O
September    O
2009    O
in    O
the    O
Radeon    O
HD    O
5000    O
Series    O
and    O
have    O
been    O
present    O
in    O
all    O
products    O
since    O
.    O

Both    O
Unified    O
Video    O
Decoder    O
(    O
UVD    O
)    O
and    O
Video    O
Coding    O
Engine    O
(    O
VCE    O
)    O
are    O
present    O
on    O
the    O
dies    B-ComputerCircuit103084420
of    O
all    O
products    O
and    O
supported    O
by    O
AMD    O
Catalyst    O
and    O
by    O
the    O
free    O
and    O
open    O
-    O
source    O
graphics    O
device    O
driver#ATI    O
/    O
AMD    O
.    O

The    O
AMD    O
Fusion    O
project    O
started    O
in    O
2006    O
with    O
the    O
aim    O
of    O
developing    O
a    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
that    O
combined    O
a    O
CPU    O
with    O
a    O
GPU    O
on    O
a    O
single    O
die    B-ComputerCircuit103084420
.    O

Radiation    O
hardened    O
die    B-ComputerCircuit103084420
of    O
the    O
1886VE10    O
microcontroller    B-ComputerCircuit103084420
prior    O
to    O
metalization    O
etching    O
.    O

Radiation    O
hardened    O
die    B-ComputerCircuit103084420
of    O
the    O
1886VE10    O
microcontroller    B-ComputerCircuit103084420
after    O
a    O
metalization    O
etching    O
process    O
has    O
been    O
used    O
.    O

Wafer    O
mounting    O
is    O
a    O
step    O
that    O
is    O
performed    O
during    O
the    O
die    B-ComputerCircuit103084420
preparation    O
of    O
a    O
wafer    O
as    O
part    O
of    O
the    O
process    O
of    O
semiconductor    B-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
.    O

Wafer    O
mounting    O
is    O
performed    O
right    O
before    O
the    O
wafer    O
is    O
cut    O
into    O
separate    O
dies    B-ComputerCircuit103084420
.    O

It    O
was    O
said    O
to    O
deliver    O
faster    O
write    O
performance    O
;    O
lower    O
power    O
consumption    O
and    O
more    O
endurance    O
at    O
half    O
the    O
die    B-ComputerCircuit103084420
size    I-ComputerCircuit103084420
,    O
compared    O
to    O
NAND    O
flash    O
memory    O
.    O

Graphics    O
BASIC    O
also    O
provides    O
various    O
commands    O
to    O
control    O
the    O
Commodore    O
64    O
's    O
built    O
-    O
in    O
audio    B-ComputerCircuit103084420
synthesizer    I-ComputerCircuit103084420
,    O
allowing    O
the    O
selection    O
of    O
waveform    O
type    O
,    O
tone    O
(    O
frequency    O
)    O
,    O
and    O
amplitude    O
envelopes    O
.    O

The    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6581    I-ComputerCircuit103084420
SID    I-ComputerCircuit103084420
is    O
the    O
sound    O
chip    O
for    O
the    O
C64    O
,    O
for    O
which    O
many    O
music    O
software    O
programs    O
were    O
written    O
.    O

The    O
Commodore    O
64    O
,    O
however    O
,    O
used    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
SID    I-ComputerCircuit103084420
chip    O
which    O
offered    O
3    O
channels    O
,    O
each    O
switchable    O
between    O
pulse    O
,    O
saw    O
-    O
tooth    O
,    O
triangle    O
,    O
and    O
noise    O
.    O

The    B-ComputerCircuit103084420
High    I-ComputerCircuit103084420
Voltage    I-ComputerCircuit103084420
SID    I-ComputerCircuit103084420
Collection    I-ComputerCircuit103084420
,    O
a    O
comprehensive    O
archive    O
of    O
SID    O
music    O
,    O
contains    O
over    O
40,000    O
pieces    O
of    O
SID    O
music    O
.    O

On    O
the    O
C64    O
SID    B-ComputerCircuit103084420
chip    O
,    O
ring    O
modulation    O
multiplies    O
the    O
triangle    O
wave    O
of    O
oscillator    O
1    O
and    O
oscillator    O
3    O
.    O

The    O
song    O
was    O
later    O
remixed    O
,    O
with    O
Suni    O
's    O
permission    O
,    O
by    O
Norwegian    O
Glenn    O
Rune    O
Gallefoss    O
for    O
the    O
Commodore    O
64    O
in    O
SID    B-ComputerCircuit103084420
format    I-ComputerCircuit103084420
—    O
this    O
is    O
the    O
version    O
which    O
was    O
later    O
allegedly    O
sampled    O
for    O
"    O
Do    O
It    O
"    O
.    O

The    O
SID    B-ComputerCircuit103084420
emulation    O
method    O
is    O
based    O
on    O
the    O
sound    O
processor    O
from    O
the    O
Commodore    O
64    O
home    O
computer    O
(    O
Elektron    O
formerly    O
offered    O
a    O
separate    O
product    O
known    O
as    O
the    O
SidStation    O
,    O
each    O
unit    O
of    O
which    O
was    O
built    O
around    O
a    O
SID    O
chip    O
.    O

ENVELOPE    O
–    O
sets    O
ADSR    O
parameters    O
for    O
a    O
SID    B-ComputerCircuit103084420
voice    O

He    O
described    O
writing    O
for    O
the    O
C64    O
's    O
SID    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
as    O
"    O
playing    O
an    O
instrument    O
in    O
its    O
own    O
right    O
,    O
"    O
appreciating    O
the    O
analogue    O
sound    O
it    O
produced    O
,    O
despite    O
having    O
only    O
three    O
channels    O
to    O
work    O
with    O
.    O

The    O
paddle    O
inputs    O
generated    O
timed    O
voltages    O
in    O
a    O
fashion    O
similar    O
to    O
the    O
Atari    O
,    O
but    O
was    O
scanned    O
by    O
timers    O
in    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
SID    I-ComputerCircuit103084420
sound    O
chip    O
.    O

OR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

OR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

OR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

NOR    O
is    O
the    O
result    O
of    O
the    O
negation    O
of    O
the    O
OR    B-ComputerCircuit103084420
operator    O
.    O

NOR    O
is    O
the    O
result    O
of    O
the    O
negation    O
of    O
the    O
OR    B-ComputerCircuit103084420
operator    O
.    O

OR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

OR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

A    O
Boolean    O
circuit    O
with    O
input    O
bits    O
is    O
a    O
directed    O
acyclic    O
graph    O
in    O
which    O
every    O
node    O
(    O
usually    O
called    O
"    O
gates    O
"    O
in    O
this    O
context    O
)    O
is    O
either    O
an    O
input    O
node    O
of    O
in    O
-    O
degree    O
0    O
labeled    O
by    O
one    O
of    O
the    O
input    O
bits    O
,    O
an    O
AND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
,    O
an    O
OR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
,    O
or    O
a    O
NOT    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
.    O

OR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

OR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

The    O
4-bit    O
wide    O
ALU    O
can    O
perform    O
all    O
the    O
traditional    O
add    O
/    O
subtract    O
/    O
decrement    O
operations    O
with    O
or    O
without    O
carry    O
,    O
as    O
well    O
as    O
AND    B-ComputerCircuit103084420
/    O
NAND    O
,    O
OR    B-ComputerCircuit103084420
/    O
NOR    O
,    O
XOR    O
,    O
and    O
shift    O
.    O

Developed    O
as    O
a    O
stripped    O
-    O
down    O
version    O
of    O
the    O
YM2608    O
,    O
it    O
lacks    O
its    O
larger    O
sibling    O
's    O
ADPCM    O
channel    O
,    O
Rhythm    O
Sound    O
System    O
,    O
SSG    B-ComputerCircuit103084420
components    O
,    O
and    O
GPIO    B-ComputerCircuit103084420
ports    O
.    O

The    O
program    O
routines    O
used    O
to    O
play    O
the    O
Yamaha    B-ComputerCircuit103084420
YM2149    I-ComputerCircuit103084420
(    O
soundchip    B-ComputerCircuit103084420
in    O
the    O
Atari    O
1040STF    O
)    O
were    O
all    O
coded    O
and    O
optimized    O
in    O
Motorola    O
68000    O
Assembler    O
language    O
by    O
Benjamin    O
Gerard    O
,    O
born    O
1973    O
,    O
his    O
brother    O
.    O

It    O
even    O
offered    O
,    O
via    O
an    O
additional    O
sound    O
chip    O
(    O
AY-3-8917    B-ComputerCircuit103084420
)    O
inside    O
the    O
ECS    O
module    O
and    O
an    O
optional    O
49-key    O
music    O
synthesizer    O
keyboard    O
,    O
the    O
possibility    O
of    O
turning    O
the    O
Intellivision    O
into    O
a    O
multi    O
-    O
voice    O
synthesizer    O
which    O
could    O
be    O
used    O
to    O
play    O
or    O
learn    O
music    O
.    O

There    O
were    O
also    O
some    O
minor    O
changes    O
to    O
the    O
sound    O
chip    O
(    O
AY-3-8914A/AY-3-8916    B-ComputerCircuit103084420
)    O
affecting    O
sound    O
affects    O
in    O
some    O
games    O
.    O

Three    O
-    O
channel    O
sound    O
,    O
with    O
one    O
noise    O
generator    O
,    O
audio    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
:    O
General    B-ComputerCircuit103084420
Instrument    I-ComputerCircuit103084420
AY-3-8914    I-ComputerCircuit103084420
(    O
AY-3-8914A/AY-3-8916    B-ComputerCircuit103084420
Intellivision    O
II    O
)    O

AY-3-8917    B-ComputerCircuit103084420
sound    O
generator    O

Follin    O
's    O
arranged    O
soundtrack    O
to    O
"    O
Bubble    O
Bobble    O
"    O
was    O
his    O
first    O
written    O
for    O
a    O
soundchip    O
,    O
the    O
AY-3-8910    B-ComputerCircuit103084420
.    O

"    O
YM2149F    B-ComputerCircuit103084420
PSG    I-ComputerCircuit103084420
"    O
"    O
Programmable    O
Sound    O
Generator    O
"    O
Provides    O
three    O
—    O
voice    O
sound    O
synthesis    O
,    O
also    O
used    O
for    O
floppy    O
signalling    O
,    O
serial    O
control    O
output    O
and    O
printer    O
parallel    O
port    O
.    O

Sound    O
:    O
Yamaha    B-ComputerCircuit103084420
YM2149    I-ComputerCircuit103084420
3-voice    O
squarewave    O
plus    O
1-voice    O
white    O
noise    O
mono    O
Programmable    O
Sound    O
Generator    O

The    O
CPC    O
uses    O
the    O
General    B-ComputerCircuit103084420
Instrument    I-ComputerCircuit103084420
AY-3-8912    I-ComputerCircuit103084420
sound    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
,    O
providing    O
three    O
channels    O
,    O
each    O
configurable    O
to    O
generate    O
square    O
waves    O
,    O
white    O
noise    O
or    O
both    O
.    O

For    O
sound    O
,    O
it    O
employs    O
one    O
Z80C    O
at    O
4.608    O
MHz    O
,    O
two    O
General    B-ComputerCircuit103084420
Instrument    I-ComputerCircuit103084420
AY-3-8910    I-ComputerCircuit103084420
sound    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
at    O
1.536    O
MHz    O
for    O
PSG    O
music    O
,    O
and    O
one    O
Oki    O
MSM5205    O
at    O
384    O
kHz    O
for    O
ADPCM    O
samples    O
at    O
12-bit    O
depth    O
and    O
32.088    O
kHz    O
sampling    O
rate    O
.    O

Similar    O
techniques    O
are    O
used    O
for    O
cassette    O
storage    O
:    O
the    O
cassette    O
output    O
works    O
the    O
same    O
as    O
the    O
speaker    O
,    O
and    O
the    O
input    O
is    O
a    O
simple    O
zero-crossing    B-ComputerCircuit103084420
detector    I-ComputerCircuit103084420
that    O
serves    O
as    O
a    O
relatively    O
crude    O
(    O
1-bit    O
)    O
audio    O
digitizer    O
.    O

The    O
4040    O
employed    O
a    O
10    O
μm    O
silicon    O
gate    O
enhancement    O
load    O
PMOS    O
technology    O
,    O
was    O
made    O
up    O
of    O
3,000    O
transistor    B-ComputerCircuit103084420
and    O
could    O
execute    O
approximately    O
60,000    O
instructions    O
per    O
second    O
.    O

In    O
terms    O
of    O
basic    O
building    O
blocks    O
,    O
its    O
transistor    B-ComputerCircuit103084420
count    I-ComputerCircuit103084420
is    O
5.4    O
billion    O
.    O

As    O
more    O
transistors    B-ComputerCircuit103084420
per    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
became    O
available    O
due    O
to    O
larger    O
-    O
scale    O
integration    O
,    O
it    O
became    O
possible    O
to    O
put    O
enough    O
adders    O
on    O
a    O
single    O
chip    O
to    O
sum    O
all    O
the    O
partial    O
products    O
at    O
once    O
,    O
rather    O
than    O
reuse    O
a    O
single    O
adder    O
to    O
handle    O
each    O
partial    O
product    O
one    O
at    O
a    O
time    O
.    O

LGA    O
2066    O
,    O
also    O
called    O
"    O
Socket    O
R4    O
"    O
,    O
is    O
a    O
CPU    O
socket    O
by    O
Intel    O
that    O
debuted    O
with    O
Skylake-X    B-ComputerCircuit103084420
and    O
Kaby    O
Lake    O
-    O
X    O
processors    O
in    O
June    O
2017    O
.    O

The    O
Intel    O
-    O
based    O
models    O
were    O
refreshed    O
with    O
fifth    O
and    O
sixth    O
generation    O
Core    O
i    O
series    O
(    O
Broadwell    O
)    O
and    O
(    O
Skylake    B-ComputerCircuit103084420
)    O
processors    O
,    O
while    O
the    O
AMD    O
-    O
based    O
models    O
use    O
Carrizo    O
processors    O
based    O
on    O
the    O
Excavator    O
microarchitecture    O
.    O

=    O
=    O
=    O
Skylake    B-ComputerCircuit103084420
microarchitecture    I-ComputerCircuit103084420
(6th    I-ComputerCircuit103084420
generation)    I-ComputerCircuit103084420
=    O
=    O
=    O

=    O
=    O
=    O
Skylake    B-ComputerCircuit103084420
microarchitecture    I-ComputerCircuit103084420
(6th    I-ComputerCircuit103084420
generation)    I-ComputerCircuit103084420
=    O
=    O
=    O

Intel    O
HD    O
Graphics    O
510    O
-    O
580    O
(    O
9    O
gen    O
,    O
Skylake    B-ComputerCircuit103084420
)    O
,    O
605    O
-    O
620    O
(    O
9.5    O
gen    O
,    O
Kaby    O
Lake    O
)    O

Intel    O
HD    O
Graphics    O
510    O
-    O
580    O
(    O
9    O
gen    O
,    O
Skylake    B-ComputerCircuit103084420
)    O
,    O
605    O
-    O
620    O
(    O
9.5    O
gen    O
,    O
Kaby    O
Lake    O
)    O

Intel    O
GPUs    O
in    O
Skylake    B-ComputerCircuit103084420
and    O
later    O
processors    O
.    O

;    O
Skylake    B-ComputerCircuit103084420
:    O
new    O
14    O
nm    O
microarchitecture    O
,    O
released    O
August    O
5    O
,    O
2015    O
.    O

On    O
August    O
5    O
,    O
2015    O
,    O
Intel    O
launched    O
Skylake    B-ComputerCircuit103084420
products    O
with    O
full    O
fixed    O
function    O
Main/8bit    O
decoding    O
/    O
encoding    O
and    O
hybrid    O
/    O
partial    O
Main10/10bit    O
decoding    O
.    O

Intel    O
's    O
Transactional    O
Synchronization    O
Extensions    O
(    O
TSX    O
)    O
is    O
available    O
in    O
some    O
of    O
the    O
Skylake    B-ComputerCircuit103084420
processors    O
.    O

Support    O
was    O
added    O
to    O
Intel    O
's    O
Skylake    B-ComputerCircuit103084420
architecture    O
chipsets    O
,    O
shipping    O
during    O
late    O
2015    O
into    O
early    O
2016    O
.    O

LGA    O
1151    O
,    O
also    O
known    O
as    O
Socket    O
H4    O
,    O
is    O
an    O
Intel    O
microprocessor    O
compatible    O
socket    O
which    O
comes    O
in    O
two    O
distinct    O
versions    O
:    O
the    O
first    O
revision    O
which    O
supports    O
both    O
Intel    O
's    O
Skylake    B-ComputerCircuit103084420
and    O
Kaby    O
Lake    O
CPUs    O
,    O
and    O
the    O
second    O
revision    O
which    O
supports    O
Coffee    O
Lake    O
CPUs    O
exclusively    O
.    O

Memristor    O
patents    O
include    O
applications    O
in    O
programmable    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
,    O
signal    O
processing    O
,    O
neural    O
networks    O
,    O
control    O
systems    O
,    O
reconfigurable    O
computing    O
,    O
brain    O
-    O
computer    O
interfaces    O
and    O
RFID    O
.    O

Programmable    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
device    I-ComputerCircuit103084420

Elnec    O
is    O
a    O
Slovak    O
manufacturer    O
of    O
device    B-ComputerCircuit103084420
programming    I-ComputerCircuit103084420
systems    O
for    O
programmable    B-ComputerCircuit103084420
integrated    I-ComputerCircuit103084420
circuits    I-ComputerCircuit103084420
.    O

These    O
devices    O
can    O
be    O
sorted    O
into    O
three    O
categories    O
:    O
Microcontroller    B-ComputerCircuit103084420
,    O
Flash    O
Memory    O
,    O
Programmable    B-ComputerCircuit103084420
Logic    I-ComputerCircuit103084420
Devices    I-ComputerCircuit103084420
.    O

Programmable    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
device    I-ComputerCircuit103084420
(    O
PLD    O
)    O

LBIST    O
that    O
requires    O
additional    O
circuitry    O
(    O
or    O
read    O
-    O
only    O
memory    O
)    O
increases    O
the    O
cost    O
of    O
the    O
integrated    O
circuit    O
.    O
LBIST    O
that    O
only    O
requires    O
temporary    O
changes    O
to    O
programmable    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
or    O
rewritable    O
memory    O
avoids    O
this    O
extra    O
cost    O
,    O
but    O
requires    O
more    O
time    O
to    O
first    O
program    O
in    O
the    O
BIST    O
and    O
then    O
to    O
remove    O
it    O
and    O
program    O
in    O
the    O
final    O
configuration    O
.    O

In    O
the    O
1980s    O
,    O
programmable    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
device    I-ComputerCircuit103084420
were    O
developed    O
.    O

Xeltek    O
is    O
an    O
American    O
developer    O
and    O
manufacturer    O
of    O
device    B-ComputerCircuit103084420
programming    I-ComputerCircuit103084420
systems    O
for    O
programmable    B-ComputerCircuit103084420
integrated    I-ComputerCircuit103084420
circuits    I-ComputerCircuit103084420
,    O
headquartered    O
in    O
Silicon    O
Valley    O
,    O
California    O
.    O

In    O
the    O
field    O
of    O
computer    O
hardware    O
,    O
the    O
term    O
programmer    B-ComputerCircuit103084420
,    O
chip    B-ComputerCircuit103084420
programmer    I-ComputerCircuit103084420
or    O
device    B-ComputerCircuit103084420
programmer    I-ComputerCircuit103084420
refers    O
to    O
an    O
electronic    O
equipment    O
that    O
configures    O
programmable    O
non    O
-    O
volatile    O
integrated    O
circuits    O
(    O
called    O
programmable    O
devices    O
)    O
such    O
as    O
EPROM    B-ComputerCircuit103084420
,    O
EEPROM    B-ComputerCircuit103084420
,    O
Flashes    O
,    O
eMMC    O
,    O
MRAM    B-ComputerCircuit103084420
,    O
FRAM    O
,    O
NV    O
RAM    O
,    O
PALs    B-ComputerCircuit103084420
,    O
FPGAs    B-ComputerCircuit103084420
or    O
programmable    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
circuits    O
...    O

Digital    O
ICs    O
are    O
further    O
sub    O
-    O
categorized    O
as    O
logic    O
ICs    O
,    O
memory    B-ComputerCircuit103084420
chips    O
,    O
interface    O
ICs    O
(    O
level    O
shifters    O
,    O
serializer    O
/    O
deserializer    O
,    O
etc    O
.    O
)    O
,    O
Power    B-ComputerCircuit103084420
Management    I-ComputerCircuit103084420
IC    I-ComputerCircuit103084420
,    O
and    O
programmable    O
devices    O
.    O

The    O
company    O
produced    O
power    B-ComputerCircuit103084420
management    I-ComputerCircuit103084420
integrated    I-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
,    O
display    O
drivers    O
,    O
audio    O
and    O
operational    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420
,    O
communication    O
interface    O
products    O
and    O
data    O
conversion    O
solutions    O
.    O

The    O
original    O
Amiga    O
game    O
was    O
partially    O
written    O
by    O
Paul    O
Howarth    O
,    O
and    O
started    O
out    O
life    O
as    O
a    O
parallax    O
test    O
of    O
the    O
blitter    O
of    O
the    O
Amiga's    B-ComputerCircuit103084420
Agnus    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
;    O
Paul    O
later    O
went    O
on    O
to    O
work    O
for    O
Deep    O
Red    O
Games    O
,    O
a    O
UK    O
video    O
game    O
company    O
based    O
in    O
Milton    O
Keynes    O
.    O

In    O
order    O
to    O
increase    O
memory    O
bandwidth    O
,    O
the    O
Chip    O
RAM    O
data    O
bus    O
was    O
extended    O
to    O
32-bit    O
width    O
as    O
in    O
the    O
A3000    O
(    O
unlike    O
AGA    O
,    O
the    O
A3000    O
's    O
Chip    O
RAM    O
is    O
32-bit    O
for    O
CPU    O
access    O
only    O
)    O
and    O
the    O
Alice    O
chip    O
(    O
replacing    O
OCS    O
/    O
ECS    O
Agnus    B-ComputerCircuit103084420
)    O
was    O
improved    O
to    O
be    O
able    O
to    O
support    O
full    O
-    O
width    O
access    O
for    O
bitplane    O
DMA    O
.    O

Built-in    B-ComputerCircuit103084420
self-test    I-ComputerCircuit103084420
,    O
or    O
BIST    O
–    O
installs    O
self    O
-    O
contained    O
test    O
-    O
controllers    O
to    O
automatically    O
test    O
a    O
logic    O
(    O
or    O
memory    O
)    O
structure    O
in    O
the    O
design    O

Built-in    B-ComputerCircuit103084420
self-test    I-ComputerCircuit103084420

Built-in    B-ComputerCircuit103084420
self-test    I-ComputerCircuit103084420
,    O
a    O
mechanism    O
that    O
permits    O
a    O
machine    O
to    O
test    O
itself    O

Built-in    B-ComputerCircuit103084420
self-test    I-ComputerCircuit103084420
,    O
an    O
integrated    O
circuit    O
feature    O

The    O
reborn    O
company    O
had    O
several    O
areas    O
of    O
focus    O
:    O
development    O
of    O
a    O
4    O
G    O
broadband    O
network    O
through    O
its    O
Network    O
Solutions    O
Group    O
in    O
Las    O
Vegas    O
,    O
NV    O
,    O
development    O
of    O
WiMAX    O
baseband    O
and    O
RF    B-ComputerCircuit103084420
integrated    I-ComputerCircuit103084420
circuits    I-ComputerCircuit103084420
and    O
related    O
technology    O
in    O
its    O
Advanced    O
Technology    O
Group    O
in    O
San    O
Diego    O
,    O
CA    O
,    O
and    O
accumulation    O
of    O
spectrum    O
and    O
other    O
carrier    O
assets    O
both    O
in    O
the    O
U.S.    O
and    O
internationally    O
.    O

The    O
first    O
product    O
in    O
the    O
Quark    O
line    O
is    O
the    O
single    O
-    O
core    O
32    O
nm    O
X1000    O
SoC    B-ComputerCircuit103084420
with    O
a    O
clock    O
rate    O
of    O
up    O
to    O
400    O
MHz    O
.    O

Their    O
objective    O
is    O
to    O
provide    O
standard    O
debug    O
protocols    O
and    O
standard    O
interfaces    O
from    O
the    O
SoC    B-ComputerCircuit103084420
to    O
the    O
debug    O
tool    O
.    O

It    O
regularly    O
hosts    O
meetings    O
,    O
seminars    O
,    O
conventions    O
,    O
conferences    O
and    O
exhibitions    O
such    O
as    O
the    O
Agile    O
conference    O
in    O
2012    O
or    O
the    O
IP    O
-    O
SoC    O
(    O
System    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
)    O
exhibition    O
in    O
2013    O
.    O

The    O
company    O
’s    O
first    O
product    O
is    O
a    O
standalone    O
headset    O
that    O
features    O
an    O
onboard    O
Nvidia    O
Tegra    O
SoC    B-ComputerCircuit103084420
(    O
system    O
on    O
a    O
chip    O
)    O
and    O
does    O
not    O
require    O
a    O
tethered    O
connection    O
to    O
a    O
computer    O
or    O
console    O
in    O
order    O
to    O
operate    O
.    O

Project    O
co    O
-    O
founder    O
Eben    O
Upton    O
is    O
a    O
former    O
academic    O
,    O
currently    O
employed    O
by    O
Broadcom    O
as    O
a    O
system-on-chip    B-ComputerCircuit103084420
architect    O
and    O
associate    O
technical    O
director    O
.    O

The    O
ARM710    O
variant    O
was    O
used    O
in    O
a    O
CPU    O
module    O
for    O
the    O
Acorn    O
Risc    O
PC    O
,    O
and    O
the    O
first    O
ARM    O
based    O
System    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
Chip    I-ComputerCircuit103084420
designs    O
ARM7100    O
and    O
ARM7500    O
used    O
this    O
core    O
.    O

As    O
with    O
the    O
6S    O
,    O
the    O
iPhone    O
SE    O
incorporates    O
the    O
Apple    O
A9    O
system-on-chip    B-ComputerCircuit103084420
(    O
SoC    O
)    O
with    O
an    O
M9    O
motion    O
coprocessor    O
and    O
supports    O
near    O
field    O
communication    O
for    O
Apple    O
Pay    O
.    O

The    O
board    O
's    O
main    O
SoC    B-ComputerCircuit103084420
is    O
a    O
22    O
nm    O
Intel    O
Atom    O
"    O
Tangier    O
"    O
(    O
Z34XX    O
)    O
that    O
includes    O
two    O
Atom    O
Silvermont    O
cores    O
running    O
at    O
500    O
MHz    O
and    O
one    O
Intel    O
Quark    O
core    O
at    O
100    O
MHz    O
(    O
for    O
executing    O
RTOS    O
ViperOS    O
)    O
.    O

DSL    O
SoC    B-ComputerCircuit103084420

These    O
unauthorized    O
clones    O
have    O
been    O
helped    O
by    O
the    O
invention    O
of    O
the    O
so    O
-    O
called    O
NES-on-a-chip    B-ComputerCircuit103084420
.    O

The    O
systems    O
bus    O
can    O
even    O
be    O
internal    O
to    O
a    O
single    O
integrated    O
circuit    O
,    O
producing    O
a    O
system-on-a-chip    B-ComputerCircuit103084420
.    O

So    O
,    O
8-    O
or    O
16-bit    O
processors    O
can    O
be    O
better    O
than    O
32-bit    O
processors    O
for    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
and    O
microcontrollers    O
that    O
require    O
extremely    O
low    O
-    O
power    O
electronics    O
,    O
or    O
are    O
part    O
of    O
a    O
mixed    O
-    O
signal    O
integrated    O
circuit    O
with    O
noise    O
-    O
sensitive    O
on    O
-    O
chip    O
analog    O
electronics    O
such    O
as    O
high    O
-    O
resolution    O
analog    O
to    O
digital    O
converters    O
,    O
or    O
both    O
.    O

Semiconductor    O
manufacturers    O
generally    O
license    O
cores    O
and    O
integrate    O
them    O
into    O
their    O
own    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
products    O
;    O
only    O
a    O
few    O
such    O
vendors    O
are    O
licensed    O
to    O
modify    O
the    O
ARM    O
cores    O
.    O

For    O
GPU    O
and    O
SoC    B-ComputerCircuit103084420
manufacturing    O
,    O
the    O
die    O
shrink    O
often    O
involves    O
shrinking    O
the    O
die    O
on    O
a    O
node    O
not    O
defined    O
by    O
the    O
ITRS    O
,    O
for    O
instance    O
the    O
150    O
nm    O
,    O
110    O
nm    O
,    O
80    O
nm    O
,    O
55    O
nm    O
,    O
40    O
nm    O
and    O
more    O
currently    O
14    O
nm    O
nodes    O
,    O
sometimes    O
referred    O
to    O
as    O
"    O
half    O
-    O
nodes    O
"    O
.    O

Since    O
then    O
,    O
Ember    O
has    O
released    O
the    O
EM260    O
ZigBee    O
network    O
co    O
-    O
processor    O
and    O
the    O
EM250    O
,    O
ZigBee    O
system-on-chip    B-ComputerCircuit103084420
(    O
SoC    O
)    O
,    O
and    O
EmberZNet    O
ZigBee    O
Software    O
in    O
2005    O
.    O

Various    O
SoCs    B-ComputerCircuit103084420
from    O
various    O
manufacturers    O
also    O
natively    O
support    O
800    O
MHz    O
LPDDR3    O
RAM    O
.    O

sunxi    O
SoCs    B-ComputerCircuit103084420
(    O
Allwinner    O
)    O
have    O
experimental    O
VDPAU    O
implementation    O
.    O

In    O
systems-on-a-chip    B-ComputerCircuit103084420
and    O
embedded    O
systems    O
,    O
typical    O
system    O
bus    O
infrastructure    O
is    O
a    O
complex    O
on    O
-    O
chip    O
bus    O
such    O
as    O
AMBA    O
High    O
-    O
performance    O
Bus    O
.    O

Snapdragon    O
is    O
a    O
family    O
of    O
mobile    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
(    O
SoC    O
)    O
made    O
by    O
Qualcomm    O
for    O
use    O
in    O
smartphones    O
,    O
tablets    O
,    O
and    O
smartbook    O
devices    O
.    O

In    O
2011    O
Sony    O
Ericsson    O
carried    O
a    O
range    O
of    O
mid    O
and    O
high    O
-    O
end    O
Android    O
smartphones    O
all    O
using    O
the    O
same    O
SoC    B-ComputerCircuit103084420
,    O
only    O
differentiating    O
in    O
form    O
factor    O
,    O
screen    O
size    O
and    O
multimedia    O
capabilities    O
.    O

Suwon    O
,    O
Korea    O
or    O
"    O
Samsung    O
Digital    O
City    O
"    O
is    O
the    O
dominant    O
place    O
worldwide    O
for    O
chip    B-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
and    O
integrated    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
with    O
large    O
components    O
of    O
microchip    O
memory    O
.    O

The    O
Samsung    O
Galaxy    O
A7    O
(    O
2016    O
)    O
runs    O
Android    O
5.1.1    O
Lollipop    O
right    O
out    O
-    O
of    O
-    O
the    O
-    O
box    O
and    O
is    O
upgradeable    O
to    O
Android    O
6.0.1    O
Marshmallow    O
in    O
the    O
coming    O
months.[[Samsung    O
Galaxy    O
A5    O
(    O
2016)|[4    O
]    O
]    O
]    O
The    O
smartphone    O
features    O
an    O
Exynos    O
7580    O
SoC    B-ComputerCircuit103084420
consisting    O
of    O
8    O
ARM    O
Cortex    O
-    O
A53    O
backed    O
by    O
the    O
Mali    O
-    O
T720MP2    O
GPU    O
and    O
sports    O
3    O
GB    O
of    O
RAM    O
and    O
16    O
GB    O
internal    O
storage    O
,    O
expandable    O
to    O
128    O
GB    O
via    O
a    O
MicroSD    O
slot    O
which    O
can    O
also    O
be    O
used    O
for    O
a    O
second    O
Nano    O
-    O
SIM    O
.    O

The    O
latest    O
model    O
,    O
the    O
Surface    O
3    O
,    O
uses    O
an    O
Intel    O
Atom    O
SoC    B-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
.    O

The    O
MCST    O
R500S    O
is    O
a    O
32-bit    O
system-on-a-chip    B-ComputerCircuit103084420
,    O
developed    O
by    O
Moscow    O
Center    O
of    O
SPARC    O
Technologies    O
(    O
MCST    O
)    O
and    O
fabricated    O
by    O
TSMC    O
.    O

The    O
Meizu    O
MX4    O
features    O
a    O
MediaTek    O
MT6595    O
system-on-a-chip    B-ComputerCircuit103084420
with    O
an    O
array    O
of    O
four    O
ARM    O
Cortex    O
-    O
A17    O
and    O
four    O
Cortex    O
-    O
A7    O
CPU    O
cores    O
,    O
a    O
PowerVR    O
G6200    O
GPU    O
and    O
2    O
GB    O
of    O
RAM    O
.    O

March    O
,    O
2015    O
,    O
Synopsys    O
Inc.    O
announced    O
that    O
Baikal    O
Electronics    O
has    O
selected    O
Synopsys    O
Solutions    O
to    O
accelerate    O
design    O
and    O
verification    O
of    O
their    O
advanced    O
System    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
.    O

#    O
The    O
"    O
Toronto    O
"    O
APU    O
will    O
be    O
available    O
in    O
BGA    O
and    O
SoC    B-ComputerCircuit103084420
variants    O
.    O

ESIEE    O
launched    O
master    O
of    O
science    O
programs    O
in    O
nano    O
-    O
science    O
MEMS    O
,    O
electronic    O
engineering    O
and    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
,    O
programs    O
to    O
which    O
international    O
students    O
and    O
4th    O
and    O
5th    O
year    O
ESIEE    O
students    O
may    O
participate    O
.    O

The    O
company    O
produces    O
software    O
,    O
hardware    O
and    O
silicon    O
structures    O
for    O
designing    O
integrated    O
circuits    O
,    O
systems    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
(    O
SoCs    O
)    O
and    O
printed    O
circuit    O
boards    O
.    O

It    O
was    O
built    O
on    O
a    O
SoC    B-ComputerCircuit103084420
circuit    O
made    O
by    O
Freescale    O
.    O

A    O
system-on-a-chip    B-ComputerCircuit103084420
(    O
SoC    O
or    O
SOC    O
)    O
is    O
an    O
integrated    O
circuit    O
in    O
which    O
all    O
the    O
components    O
needed    O
for    O
a    O
computer    O
or    O
other    O
system    O
are    O
included    O
on    O
a    O
single    O
chip    O
.    O

Mini    O
-    O
ITX    O
2.0    O
SoC    B-ComputerCircuit103084420
mainboard    O
with    O
ATX12V    O
connector    O
installed    O
in    O
a    O
Micro    O
-    O
ATX    O
computer    O
case    O
.    O

The    O
Drive    O
CX    O
was    O
based    O
on    O
a    O
single    O
Tegra    O
X1    O
SoC    B-ComputerCircuit103084420
(    O
System    O
on    O
a    O
Chip    O
)    O
and    O
was    O
marketed    O
as    O
a    O
digital    O
cockpit    O
computer    O
,    O
providing    O
a    O
rich    O
dashboard    O
,    O
navigation    O
and    O
multimedia    O
experience    O
.    O

A    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
or    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
(    O
SoC    B-ComputerCircuit103084420
or    O
SOC    B-ComputerCircuit103084420
)    O
is    O
an    O
integrated    O
circuit    O
(    O
also    O
known    O
as    O
an    O
"    O
IC    O
"    O
or    O
"    O
chip    O
"    O
)    O
that    O
integrates    O
all    O
components    O
of    O
a    O
computer    O
or    O
other    O
electronic    O
systems    O
.    O

PCoIP    O
Zero    O
Client    O
SOC    B-ComputerCircuit103084420
(    O
System    O
on    O
a    O
Chip    O
)    O
:    O
SOC    O
for    O
OEM    O
's    O
to    O
implement    O
Zero    O
clients    O
either    O
with    O
the    O
Teradici    O
-    O
developed    O
Tera1    O
or    O
Tera2    O
chip    O
,    O
which    O
implement    O
the    O
PCoIP    O
protocol    O
.    O

PCoIP    O
Workstation    O
1:1    O
host    O
SOC    B-ComputerCircuit103084420
(    O
System    O
on    O
a    O
Chip    O
)    O
:    O
An    O
SOC    O
allowing    O
an    O
OEM    O
to    O
implement    O
a    O
PCIe    O
card    O
which    O
plugs    O
into    O
a    O
workstation    O
(    O
typically    O
a    O
blade    O
computer    O
)    O
,    O
allowing    O
it    O
to    O
be    O
remoted    O
and    O
controlled    O
by    O
a    O
client    O
device    O
,    O
either    O
a    O
PCoIP    O
Zero    O
Client    O
or    O
PCoIP    O
Software    O
Client    O
.    O

Generally    O
,    O
SMARC    O
modules    O
are    O
based    O
on    O
ARM    O
processors    O
,    O
they    O
can    O
,    O
however    O
,    O
also    O
be    O
fitted    O
with    O
other    O
low    O
-    O
power    O
SoC    B-ComputerCircuit103084420
architectures    O
,    O
like    O
,    O
for    O
example    O
,    O
ones    O
based    O
on    O
x86    O
SoCs    O
.    O

This    O
is    O
happening    O
because    O
there    O
is    O
now    O
a    O
trend    O
to    O
place    O
entire    B-ComputerCircuit103084420
electronic    I-ComputerCircuit103084420
systems    I-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
single    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
.    O

SoC    B-ComputerCircuit103084420
graphics    O
unit    O
,    O
OpenGL    O
ES    O
1.1/2.0    O
,    O
4    O
M    O
triangles    O
/    O
sec    O
@133Mhz    O
(    O
Transform    O
only    O
)    O

CoreConnect    O
is    O
a    O
microprocessor    O
bus    O
-    O
architecture    O
from    O
IBM    O
for    O
system-on-a-chip    B-ComputerCircuit103084420
(    O
SoC    O
)    O
designs    O
.    O

System    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
(    O
SoC    O
)    O

Samsung    O
has    O
a    O
long    O
history    O
of    O
designing    O
and    O
producing    O
systems    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
(    O
SoCs    O
)    O
and    O
has    O
been    O
manufacturing    O
SoCs    O
for    O
its    O
own    O
devices    O
as    O
well    O
as    O
for    O
sale    O
to    O
other    O
manufacturers    O
.    O

The    O
Cyrix    O
Cx486DX2    O
design    O
was    O
used    O
by    O
STMicroelectronics    O
in    O
1999    O
for    O
their    O
STPC    O
SoC    B-ComputerCircuit103084420
range    O
.    O

Past    O
research    O
projects    O
include    O
Jamaica    O
,    O
AMULET    O
microprocessor    O
,    O
Network    B-ComputerCircuit103084420
On    I-ComputerCircuit103084420
Chip    I-ComputerCircuit103084420
,    O
Asynchronous    O
Digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
and    O
System    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
.    O

Microsoft    O
intended    O
for    O
devices    O
with    O
Windows    O
RT    O
to    O
take    O
advantage    O
of    O
the    O
architecture    O
's    O
power    O
efficiency    O
to    O
allow    O
for    O
longer    O
battery    O
life    O
,    O
to    O
use    O
system-on-chip    B-ComputerCircuit103084420
(    O
SoC    O
)    O
designs    O
to    O
allow    O
for    O
thinner    O
devices    O
,    O
and    O
to    O
provide    O
a    O
"    O
reliable    O
"    O
experience    O
over    O
time    O
.    O

At    O
the    O
2011    O
Consumer    O
Electronics    O
Show    O
,    O
it    O
was    O
officially    O
announced    O
that    O
the    O
next    O
version    O
of    O
Windows    O
would    O
provide    O
support    O
for    O
system-on-chip    B-ComputerCircuit103084420
(    O
SoC    O
)    O
implementations    O
based    O
on    O
the    O
ARM    O
architecture    O
.    O

A    O
typical    O
integrated    O
circuit    O
integrates    O
a    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
and    O
further    O
multiplies    O
speed    O
by    O
integrating    O
multiple    O
cores    O
.    O

Scorpion    O
is    O
a    O
central    O
processing    O
unit    O
(    O
CPU    O
)    O
core    O
designed    O
by    O
Qualcomm    O
for    O
use    O
in    O
their    O
Snapdragon    O
mobile    O
systems    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
chips    I-ComputerCircuit103084420
(    O
SoCs    O
)    O
.    O

Krait    O
is    O
an    O
ARM    O
-    O
based    O
central    O
processing    O
unit    O
included    O
in    O
Qualcomm    O
Snapdragon    O
S4    O
and    O
Snapdragon    O
400/600/800/801/805    O
(    O
Krait    O
200    O
,    O
Krait    O
300    O
,    O
Krait    O
400    O
and    O
Krait    O
450    O
)    O
System    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
.    O

The    O
Samsung    O
Galaxy    O
SL    O
uses    O
the    O
Texas    O
Instruments    O
OMAP    O
3630    O
SoC    B-ComputerCircuit103084420
,    O
which    O
includes    O
a    O
45    O
nm    O
1    O
GHz    O
ARM    O
Cortex    O
-    O
A8    O
based    O
CPU    O
core    O
with    O
65    O
nm    O
Imagination    O
Technologies    O
'    O
PowerVR    O
SGX    O
530    O
GPU    O
which    O
supports    O
OpenGL    O
ES    O
1.1/2.0    O
.    O

Zoran    O
Corporation    O
was    O
a    O
multinational    O
digital    O
technology    O
company    O
,    O
founded    O
in    O
1983    O
and    O
headquartered    O
in    O
Silicon    O
Valley    O
,    O
that    O
was    O
predominantly    O
focused    O
on    O
designing    O
and    O
selling    O
SoC    B-ComputerCircuit103084420
(System    I-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
Chip)    I-ComputerCircuit103084420
integrated    O
circuits    O
for    O
consumer    O
electronics    O
applications    O
.    O

The    O
Gumstix    O
,    O
which    O
came    O
out    O
in    O
2003    O
,    O
used    O
the    O
ARM    O
architecture    O
System    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
(    O
SoC    O
)    O
and    O
used    O
the    O
Linux    O
2.6    O
kernel    O
.    O

It    O
uses    O
the    O
AllWinner    O
A10    O
SoC    B-ComputerCircuit103084420
,    O
popular    O
on    O
cheap    O
tablets    O
,    O
phones    O
and    O
media    O
PCs    O
.    O

SoC    B-ComputerCircuit103084420
:    O
AllWinner    O
A10    O

SoC    B-ComputerCircuit103084420
:    O
Allwinner    O
A20    O

SoC    B-ComputerCircuit103084420
:    O
Allwinner    O
A80    O

SoC    B-ComputerCircuit103084420
:    O
Allwinner    O
H8    O

The    O
company    O
sells    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
products    O
used    O
in    O
automotive    O
entertainment    O
systems    O
and    O
consumer    O
electronics    O
.    O

It    O
is    O
manufactured    O
by    O
Asus    O
,    O
and    O
comes    O
with    O
a    O
Qualcomm    O
Snapdragon    O
S4    O
Pro    O
APQ8064–1AA    O
SoC    B-ComputerCircuit103084420
,    O
(    O
1.5    O
GHz    O
quad    O
-    O
core    O
Krait    O
300    O
and    O
an    O
Adreno    O
320    O
GPU    O
,    O
clocked    O
at    O
400    O
MHz    O
)    O
.    O

It    O
contains    O
the    O
Marvell    O
Armada    O
1500-mini    O
88DE3005    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
running    O
an    O
ARM    O
Cortex    O
-    O
A9    O
processor    O
.    O

Kepler    O
also    O
found    O
use    O
in    O
the    O
GK20A    O
,    O
the    O
GPU    O
component    O
of    O
the    O
Tegra    O
K1    O
SoC    B-ComputerCircuit103084420
,    O
as    O
well    O
as    O
in    O
the    O
Quadro    O
Kxxx    O
series    O
,    O
the    O
Quadro    O
NVS    O
510    O
,    O
and    O
Nvidia    O
Tesla    O
computing    O
modules    O
.    O

The    O
AMD    O
Fusion    O
project    O
started    O
in    O
2006    O
with    O
the    O
aim    O
of    O
developing    O
a    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
that    O
combined    O
a    O
CPU    O
with    O
a    O
GPU    O
on    O
a    O
single    O
die    B-ComputerCircuit103084420
.    O

Kabini    O
and    O
Temash    O
are    O
AMD    O
's    O
first    O
,    O
and    O
also    O
the    O
first    O
ever    O
quad    O
-    O
core    O
x86    O
based    O
SoCs    B-ComputerCircuit103084420
.    O

A9    O
SoC    B-ComputerCircuit103084420
as    O
in    O
the    O
HERO4    O
Black    O
.    O

IBM    O
PPC440    O
core    O
based    O
system-on-a-chip    B-ComputerCircuit103084420
,    O
266    O
MIPS    O
,    O
PCI    O
,    O
2x    O
Ethernet    O
,    O
2x    O
UARTS    O
,    O
DMA    O
controller    O
,    O
L1/L2    O
cache    O
Broad    O
Reach    O
Engineering    O
Website    O

Crossbar    O
primarily    O
markets    O
to    O
original    O
equipment    O
manufacturers    O
(    O
OEMs    O
)    O
and    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
(    O
SOC    O
)    O
developers    O
of    O
consumer    O
,    O
enterprise    O
,    O
mobile    O
,    O
industrial    O
and    O
Internet    O
of    O
things    O
products    O
.    O

The    O
phone    O
uses    O
a    O
Samsung    O
Exynos    O
4212    O
SoC    B-ComputerCircuit103084420
featuring    O
a    O
1.5    O
GHz    O
dualcore    O
CPU    O
.    O

MIPS    O
-    O
based    O
system-on-a-chip    B-ComputerCircuit103084420
with    O
an    O
API    O
to    O
a    O
“    O
black    O
box    O
”    O

In    O
2012    O
,    O
Intel    O
announced    O
a    O
new    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
(    O
SoC    O
)    O
platform    O
designed    O
for    O
smartphones    O
and    O
tablets    O
which    O
would    O
use    O
the    O
Atom    O
line    O
of    O
CPUs    O
.    O

Prior    O
to    O
the    O
Silverthorne    O
announcement    O
,    O
outside    O
sources    O
had    O
speculated    O
that    O
Atom    O
would    O
compete    O
with    O
AMD    O
's    O
Geode    O
system-on-a-chip    B-ComputerCircuit103084420
processors    O
,    O
used    O
by    O
the    O
One    O
Laptop    O
per    O
Child    O
(    O
OLPC    O
)    O
project    O
,    O
and    O
other    O
cost    O
and    O
power    O
sensitive    O
applications    O
for    O
x86    O
processors    O
.    O

ST    O
Micro    O
originally    O
wanted    O
this    O
design    O
team    O
to    O
work    O
on    O
an    O
Intel    O
IA-32    O
clone    O
,    O
but    O
eventually    O
the    O
team    O
was    O
used    O
for    O
non    O
-    O
personal    O
computer    O
SOC    B-ComputerCircuit103084420
.    O

National    O
Semiconductor    O
–    O
low    O
-    O
end    O
486    O
(    O
designed    O
in    O
-    O
house    O
)    O
never    O
widely    O
sold    O
;    O
first    O
acquirer    O
of    O
Cyrix    O
,    O
later    O
keeping    O
only    O
low    O
-    O
end    O
IA-32    O
devices    O
targeted    O
for    O
consumer    O
System-on-a-chip    B-ComputerCircuit103084420
,    O
finally    O
selling    O
them    O
to    O
AMD    O

MemoryLogix    O
–    O
multi    O
-    O
threaded    O
CPU    O
core    O
and    O
SOC    B-ComputerCircuit103084420
for    O
PCs    O
never    O
completed    O

Unfortunately    O
,    O
many    O
devices    O
utilizing    O
Samsung    O
Exynos    O
and    O
Nvidia    O
Tegra    O
2    O
SoC    B-ComputerCircuit103084420
's    O
were    O
not    O
part    O
of    O
the    O
initial    O
release    O
.    O

The    O
Lumia    O
830    O
has    O
a    O
Qualcomm    O
Snapdragon    O
400    O
MSM8926    O
SoC    B-ComputerCircuit103084420
with    O
a    O
1.2    O
GHz    O
quad    O
-    O
core    O
ARM    O
Cortex    O
-    O
A7    O
CPU    O
and    O
a    O
Qualcomm    O
Adreno    O
305    O
GPU    O
.    O

The    O
PowerPC    O
5000    O
family    O
is    O
a    O
series    O
of    O
Power    O
Architecture    O
microprocessors    O
from    O
Freescale    O
(    O
previously    O
Motorola    O
)    O
and    O
STMicroelectronics    O
designed    O
for    O
automotive    O
and    O
industrial    O
microcontroller    B-ComputerCircuit103084420
and    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
(    O
SoC    O
)    O
use    O
.    O

system-on-a-chip    B-ComputerCircuit103084420
(    O
SoC    O
)    O
for    O
software    O
-    O
defined    O
radios    O
,    O
including    O
four    O
12-bit    O
analog    O
-    O
to    O
-    O
digital    O
converters    O
with    O
82MSamples    O
/    O
s    O
and    O
hardware    O
blocks    O
implementing    O
a    O
digital    O
direct    O
-    O
conversion    O
receiver    O

system-on-a-chip    B-ComputerCircuit103084420
(    O
SoC    O
)    O
for    O
set    O
-    O
top    O
boxes    O
where    O
the    O
NMC    O
core    O
is    O
used    O
as    O
an    O
audio    O
processor    O

system-on-a-chip    B-ComputerCircuit103084420
(    O
SoC    O
)    O
for    O
software    O
-    O
defined    O
radios    O
,    O
including    O
four    O
12-bit    O
analog    O
-    O
to    O
-    O
digital    O
converters    O
with    O
85MSamples    O
/    O
s    O
and    O
hardware    O
blocks    O
implementing    O
a    O
digital    O
direct    O
-    O
conversion    O
receiver    O

system-on-a-chip    B-ComputerCircuit103084420
(    O
SoC    O
)    O
for    O
software    O
-    O
defined    O
radios    O
,    O
including    O
four    O
10-bit    O
analog    O
-    O
to    O
-    O
digital    O
converters    O
with    O
90MSamples    O
/    O
s    O

The    O
Exynos    O
3110    O
(    O
also    O
known    O
as    O
Hummingbird    O
)    O
SoC    B-ComputerCircuit103084420
design    O
features    O
a    O
1.0    O
GHz    O
ARM    O
architecture    O
Cortex    O
A8    O
CPU    O
and    O
has    O
512    O
,    O
444    O
,    O
or    O
640    O
MB    O
of    O
RAM    O
paired    O
with    O
a    O
PowerVR    O
SGX540    O
graphics    O
processor    O
.    O

The    O
Home    O
Hub    O
3B    O
is    O
powered    O
by    O
a    O
highly    O
integrated    O
Broadcom    O
BCM6361    O
System-on-a-chip    B-ComputerCircuit103084420
(    O
SoC    O
)    O
.    O

The    O
iDP    O
standard    O
defines    O
an    O
internal    O
link    O
between    O
a    O
digital    O
TV    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
controller    O
and    O
the    O
display    O
panel    O
's    O
timing    O
controller    O
.    O

As    O
the    O
output    O
voltage    O
reaches    O
upper    O
or    O
lower    O
limits    O
,    O
the    O
charging    O
or    O
discharging    O
is    O
reversed    O
using    O
a    O
comparator    B-ComputerCircuit103084420
,    O
producing    O
the    O
linear    O
triangle    O
wave    O
.    O

The    O
circuit    O
consists    O
of    O
a    O
feedback    O
loop    O
containing    O
a    O
switching    O
device    O
such    O
as    O
a    O
transistor    O
,    O
comparator    B-ComputerCircuit103084420
,    O
relay    O
,    O
op    B-ComputerCircuit103084420
amp    I-ComputerCircuit103084420
,    O
or    O
a    O
negative    O
resistance    O
device    O
like    O
a    O
tunnel    O
diode    O
,    O
that    O
repetitively    O
charges    O
a    O
capacitor    O
or    O
inductor    O
through    O
a    O
resistance    O
until    O
it    O
reaches    O
a    O
threshold    O
level    O
,    O
then    O
discharges    O
it    O
again    O
.    O

That    O
is    O
,    O
when    O
a    O
chosen    O
capacitor    O
is    O
charged    O
to    O
a    O
design    O
value    O
,    O
(    O
e.g.    O
,    O
2/3    O
of    O
the    O
power    O
supply    O
voltage    O
)    O
comparator    B-ComputerCircuit103084420
within    O
the    O
555    O
timer    O
flip    O
a    O
transistor    O
switch    O
that    O
gradually    O
discharges    O
that    O
capacitor    O
through    O
a    O
chosen    O
resistor    O
(    O
RC    O
Time    O
Constant    O
)    O
to    O
ground    O
.    O

This    O
case    O
is    O
shown    O
in    O
the    O
comparator    B-ComputerCircuit103084420
-    O
based    O
implementation    O
here    O
.    O

This    O
relaxation    O
oscillator    O
is    O
a    O
hysteretic    O
oscillator    O
,    O
named    O
this    O
way    O
because    O
of    O
the    O
hysteresis    O
created    O
by    O
the    O
positive    O
feedback    O
loop    O
implemented    O
with    O
the    O
comparator    B-ComputerCircuit103084420
(    O
similar    O
to    O
,    O
but    O
different    O
from    O
,    O
an    O
op-amp    B-ComputerCircuit103084420
)    O
.    O

The    O
analog    O
equivalent    O
of    O
digital    O
comparator    O
is    O
the    O
voltage    B-ComputerCircuit103084420
comparator    I-ComputerCircuit103084420
.    O

A    O
comparator    B-ComputerCircuit103084420
is    O
connected    O
to    O
the    O
output    O
to    O
compare    O
the    O
integrator    O
's    O
voltage    O
with    O
a    O
threshold    O
voltage    O
.    O

NOT    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

NOT    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

NOT    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

NOT    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

NOT    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

NOT    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

NOT    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

NOT    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

NOT    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

In    O
static    O
random    O
-    O
access    O
memory    O
(    O
SRAM    O
)    O
,    O
another    O
type    O
of    O
semiconductor    O
memory    O
,    O
the    O
data    O
is    O
not    O
stored    O
as    O
charge    O
on    O
a    O
capacitor    O
,    O
but    O
in    O
a    O
pair    O
of    O
a    O
cross    O
-    O
coupled    O
inverter    B-ComputerCircuit103084420
,    O
so    O
SRAM    O
does    O
not    O
need    O
to    O
be    O
refreshed    O
.    O

A    O
Boolean    O
circuit    O
with    O
input    O
bits    O
is    O
a    O
directed    O
acyclic    O
graph    O
in    O
which    O
every    O
node    O
(    O
usually    O
called    O
"    O
gates    O
"    O
in    O
this    O
context    O
)    O
is    O
either    O
an    O
input    O
node    O
of    O
in    O
-    O
degree    O
0    O
labeled    O
by    O
one    O
of    O
the    O
input    O
bits    O
,    O
an    O
AND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
,    O
an    O
OR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
,    O
or    O
a    O
NOT    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
.    O

NOT    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

File    O
:    O
ICC    O
2008    O
Poland    O
Silicon    O
Wafer    O
1    O
VLSI    B-ComputerCircuit103084420
devices    O
fabricated    O
by    O
Intel    O
on    O
a    O
single    O
-    O
crystal    O
silicon    O
wafer    O

In    O
VLSI    B-ComputerCircuit103084420
devices    O
,    O
the    O
power    O
-    O
on    O
reset    O
(    O
PoR    O
)    O
is    O
an    O
electronic    O
device    O
incorporated    O
into    O
the    O
integrated    O
circuit    O
that    O
detects    O
the    O
power    O
applied    O
to    O
the    O
chip    O
and    O
generates    O
a    O
reset    O
impulse    O
that    O
goes    O
to    O
the    O
entire    O
circuit    O
placing    O
it    O
into    O
a    O
known    O
state    O
.    O

Jeffrey    O
Ullman    O
,    O
"    O
Computational    O
Aspects    O
of    O
VLSI    B-ComputerCircuit103084420
"    O
,    O
Computer    O
Science    O
Press    O
,    O
1984    O
,    O
—    O
Chapter    O
9    O
:    O
"    O
Algorithms    O
for    O
VLSI    O
Design    O
Tools    O
"    O
describes    O
algorithms    O
for    O
polygon    O
operations    O
involved    O
in    O
electronic    O
design    O
automation    O
(    O
design    O
rule    O
checking    O
,    O
circuit    B-ComputerCircuit103084420
extraction    I-ComputerCircuit103084420
,    O
placement    O
and    O
routing    O
)    O
.    O

The    O
institute    O
provides    O
several    O
sophisticated    O
instruments    O
/    O
facilities    O
for    O
researchers    O
such    O
as    O
Nuclear    O
Magnetic    O
resonance    O
spectrometer    O
,    O
CAD    O
Tools    O
for    O
Very    B-ComputerCircuit103084420
Large    I-ComputerCircuit103084420
Scale    I-ComputerCircuit103084420
Integration    I-ComputerCircuit103084420
(    O
VLSI    O
)    O
Design    O
,    O
Single    O
crystal    O
X    O
-    O
ray    O
diffractometer    O
,    O
Time    O
-    O
correlated    O
single    O
photon    O
counting    O
(    O
TCSPC    O
)    O
,    O
Liquid    O
Chromatography    O
Mass    O
Spectrometry    O
Total    O
Internal    O
Reflection    O
Fluorescence    O
Microscopy    O
,    O
Dual    O
ion    O
beam    O
sputtering    O
deposition    O
(    O
DIBSD    O
)    O
system    O
,    O
Spin    O
Coater    O
,    O
Optical    O
Surface    O
Metrology    O
System    O
Profiler    O
,    O

Computer    O
engineering    O
programs    O
tend    O
to    O
resemble    O
computer    O
science    O
at    O
the    O
lower    O
division    O
with    O
similar    O
introductory    O
programming    O
and    O
math    O
courses    O
,    O
but    O
diverges    O
from    O
computer    O
science    O
at    O
the    O
upper    O
division    O
with    O
heavy    O
electrical    O
engineering    O
requirements    O
(    O
e.g.    O
digital    O
and    O
analog    O
circuits    O
,    O
integrated    B-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
design    I-ComputerCircuit103084420
,    O
VLSI    B-ComputerCircuit103084420
design    O
,    O
control    O
systems    O
,    O
embedded    O
systems    O
,    O
robotics    O
)    O
.    O

Very-large-scale    B-ComputerCircuit103084420
integration    I-ComputerCircuit103084420
(    O
VLSI    O
)    O

Circle    O
graphs    O
arise    O
in    O
VLSI    B-ComputerCircuit103084420
physical    O
design    O
as    O
an    O
abstract    O
representation    O
for    O
a    O
special    O
case    O
for    O
wire    O
routing    O
,    O
known    O
as    O
"    O
two    O
-    O
terminal    O
switchbox    O
routing    O
"    O
.    O

His    O
research    O
is    O
primarily    O
in    O
the    O
area    O
of    O
machine    O
learning    O
,    O
signal    O
processing    O
and    O
compressive    O
sensing    O
,    O
and    O
parallel    O
computing    O
,    O
but    O
his    O
interests    O
have    O
been    O
broad    O
-    O
ranging    O
,    O
including    O
computational    O
complexity    O
theory    O
,    O
database    O
theory    O
,    O
VLSI    B-ComputerCircuit103084420
design    O
,    O
and    O
parallel    O
computing    O
.    O

The    O
ESP    O
was    O
a    O
VLSI    B-ComputerCircuit103084420
device    O
designed    O
in    O
a    O
1.0    O
micrometre    O
double    O
-    O
metal    O
CMOS    O
process    O
.    O

The    O
chip    O
is    O
a    O
VLSI    B-ComputerCircuit103084420
device    O
designed    O
to    O
be    O
manufactured    O
on    O
a    O
1.5    O
micrometre    O
double    O
-    O
metal    O
CMOS    O
process    O
.    O

From    O
the    O
advent    O
of    O
very-large-scale    B-ComputerCircuit103084420
integration    I-ComputerCircuit103084420
(    O
VLSI    O
)    O
computer    O
chip    O
fabrication    O
technology    O
in    O
the    O
1970s    O
until    O
about    O
1986    O
,    O
advancements    O
in    O
computer    O
architecture    O
were    O
done    O
by    O
increasing    O
bit    O
-    O
level    O
parallelism    O
,    O
as    O
4-bit    O
microprocessors    O
were    O
replaced    O
by    O
8-bit    O
,    O
then    O
16-bit    O
,    O
then    O
32-bit    O
microprocessors    O
.    O

The    O
algorithm    O
has    O
important    O
applications    O
in    O
the    O
layout    O
of    O
digital    O
circuits    O
and    O
components    O
in    O
VLSI    B-ComputerCircuit103084420
.    O

The    O
first    O
well    O
known    O
MPW    O
service    O
was    O
MOSIS    B-ComputerCircuit103084420
(    O
Metal    O
Oxide    O
Silicon    O
Implementation    O
Service    O
)    O
,    O
established    O
by    O
DARPA    O
as    O
a    O
technical    O
and    O
human    O
infrastructure    O
for    O
VLSI    B-ComputerCircuit103084420
.    O

#    O
VLSI    B-ComputerCircuit103084420
Design    I-ComputerCircuit103084420
and    O
Fuzzy    O
Logic    O

The    O
Gajski    O
-    O
Kuhn    O
chart    O
(    O
or    O
"    O
Y    O
diagram    O
"    O
)    O
depicts    O
the    O
different    O
perspectives    O
in    O
VLSI    B-ComputerCircuit103084420
hardware    I-ComputerCircuit103084420
design    I-ComputerCircuit103084420
.    O

Austek    O
Microsystems    O
Pty    O
.    O
Ltd.    O
(    O
1984    O
-    O
1994    O
)    O
was    O
an    O
Australian    O
company    O
founded    O
by    O
Craig    O
Mudge    O
to    O
commercialize    O
technology    O
developed    O
by    O
CSIRO    O
through    O
their    O
VLSI    B-ComputerCircuit103084420
programme    O
.    O

Separable    O
permutations    O
may    O
also    O
be    O
used    O
to    O
describe    O
hierarchical    O
partitions    O
of    O
rectangles    O
into    O
smaller    O
rectangles    O
(    O
so    O
-    O
called    O
"    O
slicing    O
floorplans    O
"    O
,    O
used    O
for    O
instance    O
in    O
the    O
design    O
of    O
integrated    B-ComputerCircuit103084420
circuits    I-ComputerCircuit103084420
)    O
by    O
using    O
the    O
positive    O
and    O
negative    O
signs    O
of    O
the    O
separating    O
tree    O
to    O
describe    O
horizontal    O
and    O
vertical    O
slices    O
of    O
a    O
rectangle    O
into    O
smaller    O
rectangles    O
.    O

He    O
is    O
a    O
professor    O
at    O
the    O
Faculty    O
of    O
Electrical    O
Engineering    O
and    O
Computing    O
(    O
FER    O
)    O
at    O
the    O
University    O
of    O
Zagreb    O
who    O
specialized    O
in    O
VLSI    B-ComputerCircuit103084420
and    O
was    O
also    O
involved    O
in    O
the    O
creation    O
of    O
the    O
early    O
AMP    O
MP3    O
player    O
.    O

The    O
final    O
step    O
in    O
the    O
development    O
process    O
,    O
starting    O
in    O
the    O
1980s    O
and    O
continuing    O
through    O
the    O
present    O
,    O
was    O
"    O
very    O
-    O
large    O
-    O
scale    O
integration    O
"    O
(    O
VLSI    B-ComputerCircuit103084420
)    O
.    O

Neuromorphic    O
engineering    O
,    O
also    O
known    O
as    O
neuromorphic    O
computing    O
,    O
is    O
a    O
concept    O
developed    O
by    O
Carver    O
Mead    O
,    O
in    O
the    O
late    O
1980s    O
,    O
describing    O
the    O
use    O
of    O
very-large-scale    B-ComputerCircuit103084420
integration    I-ComputerCircuit103084420
(    O
VLSI    O
)    O
systems    O
containing    O
electronic    O
analog    O
circuits    O
to    O
mimic    O
neuro    O
-    O
biological    O
architectures    O
present    O
in    O
the    O
nervous    O
system    O
.    O

However    O
,    O
like    O
most    O
VLSI    B-ComputerCircuit103084420
designs    O
,    O
the    O
total    O
cost    O
is    O
higher    O
for    O
one    O
large    O
chip    O
than    O
for    O
the    O
same    O
functionality    O
distributed    O
over    O
several    O
smaller    O
chips    O
,    O
because    O
of    O
lower    O
yields    O
and    O
higher    O
non    O
-    O
recurring    O
engineering    O
costs    O
.    O

The    O
next    O
era    O
began    O
about    O
the    O
time    O
of    O
the    O
publication    O
of    O
"    O
Introduction    O
to    O
VLSI    B-ComputerCircuit103084420
Systems    O
"    O
by    O
Carver    O
Mead    O
and    O
Lynn    O
Conway    O
in    O
1980    O
.    O

He    O
started    O
a    O
new    O
VLSI    B-ComputerCircuit103084420
technology    O
lab    O
for    O
the    O
Cray-2    O
in    O
Boulder    O
,    O
Colorado    O
,    O
Cray    O
Laboratories    O
,    O
in    O
1979    O
,    O
which    O
closed    O
in    O
1982    O
;    O
undaunted    O
,    O
Cray    O
later    O
headed    O
a    O
similar    O
spin    O
-    O
off    O
in    O
1989    O
,    O
Cray    O
Computer    O
Corporation    O
(    O
CCC    O
)    O
in    O
Colorado    O
Springs    O
,    O
where    O
he    O
worked    O
on    O
the    O
Cray-3    O
project    O
—    O
the    O
first    O
attempt    O
at    O
major    O
use    O
of    O
gallium    O
arsenide    O
(    O
GaAs    O
)    O
semiconductors    O
in    O
computing    O
.    O

Reconvergent    B-ComputerCircuit103084420
fan-out    I-ComputerCircuit103084420
is    O
a    O
technique    O
to    O
make    O
VLSI    B-ComputerCircuit103084420
logic    O
simulation    O
less    O
pessimistic    O
.    O

Harry    O
L.    O
(    O
"    O
Nick    O
"    O
)    O
Tredennick    O
is    O
an    O
American    O
manager    O
,    O
inventor    O
,    O
VLSI    B-ComputerCircuit103084420
design    O
engineer    O
and    O
author    O
who    O
was    O
involved    O
in    O
the    O
development    O
for    O
Motorola    O
's    O
MC68000    O
and    O
for    O
IBM    O
's    O
Micro/370    O
microprocessors    O
.    O

From    O
1977    O
to    O
1979    O
,    O
he    O
was    O
a    O
Senior    O
Design    O
Engineer    O
at    O
Motorola    O
,    O
where    O
he    O
specified    O
and    O
designed    O
the    O
microcode    O
and    O
the    O
controller    O
core    O
of    O
the    O
MC68000    O
microprocessor    O
,    O
one    O
of    O
the    O
first    O
microprocessors    O
designed    O
by    O
structured    B-ComputerCircuit103084420
VLSI    I-ComputerCircuit103084420
design    I-ComputerCircuit103084420
.    O

In    O
addition    O
,    O
Big    O
Creek    O
is    O
the    O
hometown    O
of    O
Carver    O
Mead    O
,    O
a    O
Caltech    O
electrical    O
engineering    O
professor    O
who    O
is    O
responsible    O
for    O
developing    O
the    O
first    O
Gallium    O
Arsinide    O
metal    O
-    O
semiconductor    O
field    O
-    O
effect    O
transistor    O
(    O
GaAs    O
MESFET    O
)    O
and    O
for    O
his    O
pioneering    O
contributions    O
to    O
Very-large-scale    B-ComputerCircuit103084420
integration    I-ComputerCircuit103084420
(VLSI)    I-ComputerCircuit103084420
design    O
.    O

The    O
process    O
in    O
practice    O
is    O
applicable    O
only    O
using    O
integrated    O
circuits    O
in    O
LSI    O
and    O
VLSI    B-ComputerCircuit103084420
scales    O
.    O

After    O
studying    O
computer    O
science    O
with    O
a    O
minor    O
in    O
communication    O
sciences    O
at    O
the    O
University    O
of    O
Bonn    O
,    O
Mattern    O
became    O
a    O
VLSI    B-ComputerCircuit103084420
design    O
and    O
parallelism    O
researcher    O
at    O
Kaiserslautern    O
University    O
of    O
Technology    O
.    O

The    O
Technion    O
Faculty    O
of    O
Electrical    O
Engineering    O
is    O
an    O
academic    O
faculty    O
of    O
the    O
Technion    O
founded    O
in    O
1947    O
before    O
the    O
State    O
of    O
Israel    O
which    O
focuses    O
on    O
the    O
training    O
of    O
electrical    O
engineers    O
and    O
computer    O
engineers    O
in    O
various    O
disciplines    O
including    O
CAD    O
,    O
VLSI    B-ComputerCircuit103084420
,    O
Image    O
processing    O
,    O
Signal    O
processing    O
,    O
Solid    O
-    O
state    O
electronics    O
,    O
communication    O
systems    O
,    O
integrated    O
circuits    O
,    O
Parallel    O
computing    O
and    O
systems    O
,    O
and    O
embedded    O
systems    O
.    O

ChipTest    O
was    O
based    O
on    O
a    O
special    O
VLSI    B-ComputerCircuit103084420
-    O
technology    O
move    O
generator    O
chip    O
developed    O
by    O
Hsu    O
.    O

VLSI    B-ComputerCircuit103084420
Circuit    O
Edit    O

May    O
initiated    O
the    O
design    O
of    O
one    O
of    O
the    O
first    O
VLSI    B-ComputerCircuit103084420
packet    O
switches    O
,    O
the    O
C104    O
,    O
together    O
with    O
the    O
communications    O
system    O
of    O
the    O
T9000    B-ComputerCircuit103084420
transputer    O
.    O

During    O
the    O
ten    O
years    O
in    O
industry    O
,    O
he    O
worked    O
on    O
MOS    O
/    O
MNOS    O
VLSI    B-ComputerCircuit103084420
technology    O
,    O
wafer    O
scale    O
integration    O
,    O
Ultra    O
-    O
fast    O
optical    O
spectroscopy    O
,    O
nonlinear    O
optics    O
of    O
semiconductors    O
and    O
organic    O
polymers    O
,    O
integrated    O
optics    O
and    O
optoelectronic    O
devices    O
.    O

Because    O
APL    O
's    O
core    O
objects    O
are    O
arrays    O
,    O
it    O
lends    O
itself    O
well    O
to    O
parallelism    O
,    O
parallel    O
computing    O
,    O
massively    O
parallel    O
applications    O
,    O
and    O
very-large-scale    B-ComputerCircuit103084420
integration    I-ComputerCircuit103084420
or    I-ComputerCircuit103084420
VLSI    I-ComputerCircuit103084420
.    O

The    O
first    O
well    O
known    O
MPW    O
service    O
was    O
MOSIS    B-ComputerCircuit103084420
(    O
Metal    O
Oxide    O
Silicon    O
Implementation    O
Service    O
)    O
,    O
established    O
by    O
DARPA    O
as    O
a    O
technical    O
and    O
human    O
infrastructure    O
for    O
VLSI    B-ComputerCircuit103084420
.    O

Another    O
crucial    O
development    O
was    O
the    O
formation    O
of    O
MOSIS    B-ComputerCircuit103084420
,    O
a    O
consortium    O
of    O
universities    O
and    O
fabricators    O
that    O
developed    O
an    O
inexpensive    O
way    O
to    O
train    O
student    O
chip    O
designers    O
by    O
producing    O
real    O
integrated    O
circuits    O
.    O

PP    O
strictly    O
contains    O
TC0    O
,    O
the    O
class    O
of    O
constant    O
-    O
depth    O
,    O
unbounded    O
-    O
fan    O
-    O
in    O
uniform    O
boolean    O
circuits    O
with    O
majority    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
.    O

The    O
majority    O
problem    O
,    O
or    O
density    O
classification    O
task    O
is    O
the    O
problem    O
of    O
finding    O
one    O
-    O
dimensional    O
cellular    O
automaton    O
rules    O
that    O
accurately    O
perform    O
majority    B-ComputerCircuit103084420
voting    I-ComputerCircuit103084420
.    O

The    O
complete    O
subgraphs    O
of    O
"    O
G    O
"    O
can    O
be    O
given    O
the    O
structure    O
of    O
a    O
median    O
algebra    O
:    O
the    O
median    O
of    O
three    O
cliques    O
"    O
A    O
"    O
,    O
"    O
B    O
"    O
,    O
and    O
"    O
C    O
"    O
is    O
formed    O
by    O
the    O
vertices    O
that    O
belong    O
to    O
a    O
majority    B-ComputerCircuit103084420
of    O
the    O
three    O
cliques    O
.    O

MicroTuner    B-ComputerCircuit103084420
MT2060    I-ComputerCircuit103084420
is    O
a    O
single    O
-    O
chip    O
,    O
microprocessor    O
-    O
based    O
television    O
tuner    O
capable    O
of    O
receiving    O
analogue    O
and    O
terrestrial    O
TV    O
by    O
Microtune    O
,    O
Inc.    O

GEOS    O
128    O
also    O
fully    O
supports    O
the    O
C128    O
's    O
640×200    O
high    O
-    O
resolution    O
VDC    B-ComputerCircuit103084420
display    O
mode    O
through    O
a    O
compatible    O
RGB    O
monitor    O
.    O

The    O
original    O
(    O
"    O
flat    O
"    O
)    O
Commodore    O
128    O
used    O
the    O
8563    B-ComputerCircuit103084420
video    O
controller    O
to    O
generate    O
the    O
80    O
column    O
display    O
.    O

According    O
to    O
Chua    O
all    O
resistive    O
switching    O
memories    O
including    O
ReRAM    B-ComputerCircuit103084420
,    O
MRAM    B-ComputerCircuit103084420
and    O
phase-change    B-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
meet    O
these    O
criteria    O
and    O
are    O
memristors    O
.    O

phase    O
-    O
change    O
memory    O
(    O
PCM    B-ComputerCircuit103084420
)    O

This    O
technology    O
bears    O
some    O
similarities    O
to    O
conductive    O
-    O
bridging    O
RAM    O
(    O
CBRAM    O
)    O
,    O
and    O
phase-change    B-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
PCM    O
)    O
.    O

Papers    O
at    O
the    O
IEDM    O
Conference    O
in    O
2007    O
suggested    O
for    O
the    O
first    O
time    O
that    O
RRAM    O
exhibits    O
lower    O
programming    O
currents    O
than    O
PRAM    B-ComputerCircuit103084420
or    O
MRAM    B-ComputerCircuit103084420
without    O
sacrificing    O
programming    O
performance    O
,    O
retention    O
or    O
endurance    O
.    O

Modeling    O
of    O
2D    O
and    O
3D    O
caches    O
designed    O
with    O
RRAM    O
and    O
other    O
non    O
-    O
volatile    O
random    O
access    O
memories    O
such    O
as    O
MRAM    B-ComputerCircuit103084420
and    O
PCM    B-ComputerCircuit103084420
can    O
be    O
done    O
using    O
DESTINY    O
tool    O
.    O

The    O
Loewe    B-ComputerCircuit103084420
3NF    I-ComputerCircuit103084420
was    O
an    O
early    O
attempt    O
to    O
combine    O
several    O
functions    O
in    O
one    O
electronic    O
device    O
.    O

The    O
cost    O
of    O
designing    B-ComputerCircuit103084420
and    O
developing    O
a    O
complex    O
integrated    O
circuit    O
is    O
quite    O
high    O
,    O
normally    O
in    O
the    O
multiple    O
tens    O
of    O
millions    O
of    O
dollars    O
.    O

Wolfgang    O
Nebel    O
(    O
born    O
15    O
November    O
1956    O
)    O
is    O
a    O
German    O
computer    O
scientist    O
and    O
professor    O
for    O
integrated    B-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
design    I-ComputerCircuit103084420
at    O
the    O
computer    O
science    O
(    O
Informatik    O
)    O
department    O
of    O
the    O
Carl    O
von    O
Ossietzky    O
University    O
of    O
Oldenburg    O
.    O

Integrated    B-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
design    I-ComputerCircuit103084420

Current    O
digital    O
flows    O
are    O
extremely    O
modular    O
(    O
see    O
Integrated    B-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
design    I-ComputerCircuit103084420
,    O
Design    O
closure    O
,    O
and    O
Design    O
flow    O
(    O
EDA    O
)    O
)    O
.    O

Lemote    O
,    O
with    O
partners    O
,    O
provides    O
integrated    O
circuit    O
design    B-ComputerCircuit103084420
services    O
,    O
helps    O
develop    O
the    O
Loongson    O
series    O
of    O
MIPS    O
-    O
based    O
RISC    O
microprocessors    O
,    O
and    O
builds    O
small    O
form    O
factor    O
computers    O
including    O
network    O
computers    O
and    O
netbooks    O
.    O

Integrated    B-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
design    I-ComputerCircuit103084420

After    O
his    O
graduation    O
,    O
in    O
the    O
late    O
1960s    O
he    O
moved    O
to    O
the    O
United    O
States    O
,    O
where    O
he    O
worked    O
in    O
the    O
field    O
of    O
integrated    B-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
design    I-ComputerCircuit103084420
.    O

He    O
co    O
-    O
founded    O
semiconductor    O
integrated    B-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
design    I-ComputerCircuit103084420
company    O
Aanetcom    O
in    O
1997    O
with    O
seed    O
money    O
from    O
Cisco    O
Systems    O
.    O

The    O
whole    O
PGG    O
was    O
implemented    O
with    O
two    O
PROMs    B-ComputerCircuit103084420
and    O
standard    O
TTL    B-ComputerCircuit103084420
logic    O
.    O

The    O
first    O
IBIS    O
model    O
,    O
version    O
1.0    O
,    O
was    O
aimed    O
at    O
describing    O
CMOS    O
circuits    O
and    O
TTL    B-ComputerCircuit103084420
I    O
/    O
O    O
buffers    O
.    O

The    O
original    O
discrete    O
germanium    O
semiconductor    O
implementations    O
were    O
replaced    O
by    O
Texas    O
Instruments    O
7400    O
series    O
TTL    B-ComputerCircuit103084420
integrated    O
circuits    O
in    O
most    O
of    O
the    O
range    O
and    O
Motorola    O
MECL    O
10    O
K    O
ECL    O
integrated    O
circuits    O
in    O
the    O
new    O
1906A    O
(    O
which    O
was    O
based    O
on    O
the    O
original    O
1906    O
rather    O
than    O
the    O
dual    O
processor    O
1904    O
of    O
the    O
1906E    O
/    O
F    O
)    O
.    O

The    O
first    O
bipolar    O
64-bit    O
SRAM    O
was    O
released    O
by    O
Intel    O
in    O
1969    O
with    O
the    O
3101    O
Schottky    O
TTL    B-ComputerCircuit103084420
.    O

The    O
PDS-1    O
electronics    O
were    O
built    O
from    O
7400    O
series    O
low    O
-    O
density    O
TTL    B-ComputerCircuit103084420
integrated    O
circuits    O
,    O
with    O
only    O
a    O
dozen    O
logic    O
gates    O
or    O
4    O
register    O
bits    O
per    O
DIP    O
chip    O
.    O

TTL    B-ComputerCircuit103084420
chips    O

The    O
8080    O
requires    O
two    O
support    O
chips    O
to    O
function    O
in    O
most    O
applications    O
,    O
the    O
i8224    O
clock    O
generator    O
/    O
driver    O
and    O
the    O
i8228    O
bus    O
controller    O
,    O
and    O
it    O
is    O
implemented    O
in    O
NMOS    O
using    O
non    O
-    O
saturated    O
enhancement    O
-    O
mode    O
transistors    O
as    O
loads    O
,    O
therefore    O
demanding    O
a    O
+    O
12    O
V    O
and    O
a    O
−5    O
V    O
voltage    O
in    O
addition    O
to    O
the    O
main    O
TTL    B-ComputerCircuit103084420
-    O
compatible    O
+    O
5    O
V.    O

There    O
are    O
several    O
contributing    O
factors    O
:    O
40-pin    O
package    O
made    O
it    O
easier    O
to    O
interface    O
than    O
the    O
16-pin    O
8008    O
,    O
simplifying    O
NMOS    O
implementation    O
(    O
making    O
it    O
TTL-compatible    B-ComputerCircuit103084420
)    O
,    O
the    O
availability    O
of    O
support    O
chips    O
,    O
and    O
its    O
enhanced    O
instruction    O
set    O
(    O
over    O
the    O
8008    O
)    O
,    O
and    O
maybe    O
the    O
most    O
important    O
factor    O
-    O
full    O
16-bit    O
address    O
bus    O
(    O
versus    O
the    O
8008    O
14-bit    O
)    O
,    O
enable    O
it    O
to    O
access    O
64    O
KB    O
of    O
memory    O
,    O
four    O
times    O
more    O
than    O
8008    O
's    O
range    O
of    O
16    O
KB    O
.    O

The    O
7400    O
series    O
of    O
TTL    B-ComputerCircuit103084420
chips    O
,    O
for    O
example    O
,    O
has    O
become    O
a    O
de    O
facto    O
standard    O
and    O
remains    O
in    O
production    O
.    O

7400    O
series    O
TTL    B-ComputerCircuit103084420
logic    O
building    O
blocks    O

Jobs    O
was    O
offered    O
$    O
750    O
,    O
with    O
an    O
award    O
for    O
every    O
TTL    O
(    O
transistor-transistor    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
)    O
chip    O
fewer    O
than    O
50    O
.    O

For    O
example    O
,    O
the    O
HP    O
59501    O
Power    O
Supply    O
Programmer    O
and    O
HP    O
59306A    O
Relay    O
Actuator    O
were    O
both    O
relatively    O
simple    O
HP    O
-    O
IB    O
peripherals    O
implemented    O
only    O
in    O
TTL    B-ComputerCircuit103084420
,    O
using    O
no    O
microprocessor    O
.    O

However    O
,    O
the    O
foundation    O
that    O
made    O
National    O
successful    O
was    O
its    O
expertise    O
in    O
analogue    O
electronics    O
,    O
TTL    O
(    O
transistor–transistor    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
)    O
and    O
MOSFET    O
(    O
metal    O
-    O
oxide    O
-    O
semiconductor    O
field    O
-    O
effect    O
transistor    O
)    O
integrated    O
circuit    O
technologies    O
.    O

Image    O
:    O
Puertas    O
NOT    O
con    O
transistores.jpg|NPN    O
transistor–transistor    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
inverter    O

transistor    O
logic    O
(    O
RTL    O
)    O
or    O
a    O
transistor–transistor    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
(    O
TTL    O
)    O
configuration    O
.    O

For    O
example    O
,    O
the    O
7404    O
TTL    B-ComputerCircuit103084420
chip    O
which    O
has    O
14    O
pins    O
and    O
the    O
4049    O
CMOS    O
chip    O
which    O
has    O
16    O
pins    O
,    O
2    O
of    O
which    O
are    O
used    O
for    O
power    O
/    O
referencing    O
,    O
and    O
12    O
of    O
which    O
are    O
used    O
by    O
the    O
inputs    O
and    O
outputs    O
of    O
the    O
six    O
inverters    O
(    O
the    O
4049    O
has    O
2    O
pins    O
with    O
no    O
connection    O
)    O
.    O

Image    O
:    O
Puertas    O
NOT    O
con    O
transistores.jpg|NPN    O
transistor–transistor    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
inverter    O

transistor    O
logic    O
(    O
RTL    O
)    O
or    O
a    O
transistor–transistor    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
(    O
TTL    O
)    O
configuration    O
.    O

For    O
example    O
,    O
the    O
7404    O
TTL    B-ComputerCircuit103084420
chip    O
which    O
has    O
14    O
pins    O
and    O
the    O
4049    O
CMOS    O
chip    O
which    O
has    O
16    O
pins    O
,    O
2    O
of    O
which    O
are    O
used    O
for    O
power    O
/    O
referencing    O
,    O
and    O
12    O
of    O
which    O
are    O
used    O
by    O
the    O
inputs    O
and    O
outputs    O
of    O
the    O
six    O
inverters    O
(    O
the    O
4049    O
has    O
2    O
pins    O
with    O
no    O
connection    O
)    O
.    O

Apple    O
II    O
's    O
hi    O
-    O
res    O
display    O
pages    O
(    O
Hi    O
-    O
Res    O
1    O
:    O
280    O
×    O
160    O
and    O
Hi    O
-    O
Res    O
2    O
:    O
280    O
×    O
192    O
)    O
were    O
implemented    O
by    O
Steve    O
Wozniak    O
using    O
two    O
TTL    B-ComputerCircuit103084420
chips    O
.    O

Jack    O
Kister    O
(    O
born    O
1951    O
)    O
is    O
an    O
engineer    O
who    O
worked    O
on    O
the    O
TTL    B-ComputerCircuit103084420
model    O
for    O
the    O
original    O
68000    O
microprocessor    O
at    O
Motorola    O
.    O

HCT    O
stands    O
for    O
high    O
-    O
speed    O
CMOS    O
with    O
transistor–transistor    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
voltages    O
.    O

The    O
speed    O
is    O
similar    O
to    O
Bipolar    O
Schottky    O
transistor    O
TTL    B-ComputerCircuit103084420
.    O

Inputs    O
and    O
outputs    O
include    O
active    O
pull    O
-    O
ups    O
and    O
are    O
transistor-transistor    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
compatible    O
due    O
to    O
high    O
-    O
impedance    O
buffers    O
.    O

He    O
named    O
his    O
TTL    B-ComputerCircuit103084420
-    O
based    O
technology    O
"    O
Vectorbeam    O
"    O
.    O

Central    O
to    O
this    O
revolution    O
is    O
the    O
mass    O
production    O
and    O
widespread    O
use    O
of    O
digital    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
circuits    O
,    O
and    O
its    O
derived    O
technologies    O
,    O
including    O
the    O
computer    O
,    O
digital    O
cellular    O
phone    O
,    O
and    O
the    O
Internet    O
.    O

The    O
74181    B-ComputerCircuit103084420
is    O
a    O
bit    O
slice    O
arithmetic    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
(    O
ALU    O
)    O
,    O
implemented    O
as    O
a    O
7400    O
series    O
TTL    B-ComputerCircuit103084420
integrated    O
circuit    O
.    O

The    O
74181    O
is    O
a    O
7400    O
series    O
medium    O
-    O
scale    O
integration    O
(    O
MSI    O
)    O
TTL    B-ComputerCircuit103084420
integrated    O
circuit    O
,    O
containing    O
the    O
equivalent    O
of    O
75    O
logic    O
gates    O

I    O
/    O
O    O
RS-232    O
at    O
TTL    B-ComputerCircuit103084420
level    O

In    O
1980    O
Defense    O
Advanced    O
Research    O
Projects    O
Agency    O
began    O
the    O
DoD    O
's    O
new    O
VLSI    B-ComputerCircuit103084420
research    I-ComputerCircuit103084420
program    I-ComputerCircuit103084420
to    O
support    O
extensions    O
of    O
this    O
work    O
,    O
resulting    O
in    O
many    O
university    O
and    O
industry    O
researchers    O
being    O
involved    O
in    O
following    O
up    O
the    O
Mead    O
-    O
Conway    O
innovations    O
.    O

The    O
first    O
type    O
of    O
Current    B-ComputerCircuit103084420
conveyor    I-ComputerCircuit103084420
,    O
an    O
electronic    O
ideal    O
concept    O
as    O
well    O
as    O
practical    O
device    O

As    O
was    O
the    O
case    O
with    O
most    O
"    O
"    O
Pong    O
"    O
clones    O
"    O
of    O
the    O
1970s    O
,    O
Unisonic    O
's    O
Sportsman    O
and    O
Tournament    O
consoles    O
were    O
driven    O
by    O
General    O
Instrument    O
's    O
AY-3-8500-001    B-ComputerCircuit103084420
,    O
an    O
integrated    O
circuit    O
containing    O
seven    O
video    O
games    O
.    O

In    O
fact    O
,    O
any    O
logic    O
gate    O
can    O
be    O
made    O
from    O
combinations    O
of    O
only    B-ComputerCircuit103084420
NAND    I-ComputerCircuit103084420
gates    I-ComputerCircuit103084420
or    O
only    B-ComputerCircuit103084420
NOR    I-ComputerCircuit103084420
gates    I-ComputerCircuit103084420
.    O

In    O
fact    O
,    O
any    O
logic    O
gate    O
can    O
be    O
made    O
from    O
combinations    O
of    O
only    B-ComputerCircuit103084420
NAND    I-ComputerCircuit103084420
gates    I-ComputerCircuit103084420
or    O
only    B-ComputerCircuit103084420
NOR    I-ComputerCircuit103084420
gates    I-ComputerCircuit103084420
.    O

In    O
fact    O
,    O
any    O
logic    O
gate    O
can    O
be    O
made    O
from    O
combinations    O
of    O
only    B-ComputerCircuit103084420
NAND    I-ComputerCircuit103084420
gates    I-ComputerCircuit103084420
or    O
only    B-ComputerCircuit103084420
NOR    I-ComputerCircuit103084420
gates    I-ComputerCircuit103084420
.    O

In    O
fact    O
,    O
any    O
logic    O
gate    O
can    O
be    O
made    O
from    O
combinations    O
of    O
only    B-ComputerCircuit103084420
NAND    I-ComputerCircuit103084420
gates    I-ComputerCircuit103084420
or    O
only    B-ComputerCircuit103084420
NOR    I-ComputerCircuit103084420
gates    I-ComputerCircuit103084420
.    O

To    O
perform    O
any    O
conceivable    O
computation    O
it    O
is    O
sufficient    O
to    O
have    O
NAND    B-ComputerCircuit103084420
gates    I-ComputerCircuit103084420
.    O

The    O
8255    O
has    O
a    O
similar    O
function    O
to    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6522    I-ComputerCircuit103084420
(    O
Versatile    O
Interface    O
Adapter    O
)    O
and    O
the    O
6526    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
CIA    I-ComputerCircuit103084420
(    O
Complex    O
Interface    O
Adapter    O
)    O
,    O
both    O
developed    O
for    O
the    O
6502    B-ComputerCircuit103084420
family    O
.    O

The    O
Commodore    O
PET    O
has    O
the    O
open    O
-    O
source    O
PetSynth    O
software    O
,    O
which    O
uses    O
the    O
PET    O
's    O
6522    B-ComputerCircuit103084420
chip    O
for    O
sound    O
,    O
allows    O
the    O
computer    O
to    O
be    O
played    O
like    O
a    O
piano    O
keyboard    O
,    O
and    O
features    O
many    O
effects    O
.    O

Users    O
wishing    O
to    O
operate    O
Model    O
B    O
software    O
needed    O
only    O
to    O
add    O
the    O
extra    O
RAM    O
and    O
the    O
user    O
/    O
printer    O
6522    B-ComputerCircuit103084420
VIA    O
(    O
which    O
many    O
games    O
used    O
for    O
timers    O
)    O
and    O
snip    O
a    O
link    O
,    O
a    O
task    O
that    O
could    O
be    O
achieved    O
without    O
soldering    O
.    O

Reconvergent    B-ComputerCircuit103084420
fan-out    I-ComputerCircuit103084420
is    O
a    O
technique    O
to    O
make    O
VLSI    B-ComputerCircuit103084420
logic    O
simulation    O
less    O
pessimistic    O
.    O

BURS    O
can    O
also    O
be    O
applied    O
to    O
the    O
problem    O
of    O
designing    O
an    O
instruction    O
set    O
for    O
an    O
application-specific    B-ComputerCircuit103084420
instruction-set    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
.    O

Erasable    B-ComputerCircuit103084420
programmable    I-ComputerCircuit103084420
read-only    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
EPROM    O
)    O
and    O
electrically    B-ComputerCircuit103084420
erasable    I-ComputerCircuit103084420
programmable    I-ComputerCircuit103084420
read-only    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
EEPROM    O
)    O
can    O
be    O
erased    O
and    O
re    O
-    O
programmed    O
,    O
but    O
usually    O
this    O
can    O
only    O
be    O
done    O
at    O
relatively    O
slow    O
speeds    O
,    O
may    O
require    O
special    O
equipment    O
to    O
achieve    O
,    O
and    O
is    O
typically    O
only    O
possible    O
a    O
certain    O
number    O
of    O
times    O
.    O

EEPROM    B-ComputerCircuit103084420
,    O
invented    O
in    O
1983    O
,    O
went    O
a    O
long    O
way    O
to    O
solving    O
problem    O
4    O
,    O
since    O
an    O
EEPROM    O
can    O
be    O
programmed    O
in    O
-    O
place    O
if    O
the    O
containing    O
device    O
provides    O
a    O
means    O
to    O
receive    O
the    O
program    O
contents    O
from    O
an    O
external    O
source    O
(    O
for    O
example    O
,    O
a    O
personal    O
computer    O
via    O
a    O
serial    O
cable    O
)    O
.    O

"    O
Electrically    B-ComputerCircuit103084420
erasable    I-ComputerCircuit103084420
programmable    I-ComputerCircuit103084420
read-only    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
"    O
(    O
EEPROM    O
)    O
is    O
based    O
on    O
a    O
similar    O
semiconductor    O
structure    O
to    O
EPROM    O
,    O
but    O
allows    O
its    O
entire    O
contents    O
(    O
or    O
selected    O
"    O
banks    O
"    O
)    O
to    O
be    O
electrically    O
erased    O
,    O
then    O
rewritten    O
electrically    O
,    O
so    O
that    O
they    O
need    O
not    O
be    O
removed    O
from    O
the    O
computer    O
(    O
whether    O
general    O
-    O
purpose    O
or    O
an    O
embedded    O
computer    O
in    O
a    O
camera    O
,    O
MP3    O
player    O
,    O
etc    O
.    O
)    O
.    O

"    O
Electrically    B-ComputerCircuit103084420
alterable    I-ComputerCircuit103084420
read-only    I-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
"    O
(    O
EAROM    O
)    O
is    O
a    O
type    O
of    O
EEPROM    O
that    O
can    O
be    O
modified    O
one    O
bit    O
at    O
a    O
time    O
.    O

EEPROM    B-ComputerCircuit103084420

EEPROM    B-ComputerCircuit103084420
:    O
electrically    O
erasable    O
programmable    O
read    O
-    O
only    O
memory    O
can    O
be    O
reprogrammed    O
and    O
reused    O
many    O
times    O

Freescale    O
announced    O
the    O
MC9S12XEP100    O
in    O
May    O
2006    O
to    O
further    O
extend    O
the    O
S12X    O
family    O
to    O
50    O
MHz    O
bus    O
speed    O
and    O
add    O
a    O
Memory    O
protection    O
unit    O
(    O
based    O
on    O
segmentation    O
)    O
and    O
a    O
hardware    O
scheme    O
to    O
provide    O
emulated    O
EEPROM    B-ComputerCircuit103084420
.    O

Specialised    O
programmers    O
-    O
Products    O
specialised    O
for    O
programming    O
specific    O
programmable    O
devices    O
groups    O
(    O
families    O
)    O
:    O
EPROM    B-ComputerCircuit103084420
,    O
EEPROM    B-ComputerCircuit103084420
,    O
MCU    B-ComputerCircuit103084420
,    O
Flash    O
,    O
etc    O
.    O

The    O
Atmel    O
8-bit    O
AVR    O
RISC    O
-    O
based    O
microcontroller    O
combines    O
32    O
kB    O
ISP    O
flash    O
memory    O
with    O
read    O
-    O
while    O
-    O
write    O
capabilities    O
,    O
1    O
kB    O
EEPROM    B-ComputerCircuit103084420
,    O
2    O
kB    O
SRAM    O
,    O
23    O
general    O
purpose    O
I    O
/    O
O    O
lines    O
,    O
32    O
general    O
purpose    O
working    O
registers    O
,    O
three    O
flexible    O
timer    O
/    O
counters    O
with    O
compare    O
modes    O
,    O
internal    O
and    O
external    O
interrupts    O
,    O
serial    O
programmable    O
USART    O
,    O
a    O
byte    O
-    O
oriented    O
2-wire    O
serial    O
interface    O
,    O
SPI    O
serial    O
port    O
,    O
6-channel    O
10-bit    O
A    O
/    O
D    O
converter    O
(    O
8-channels    O
in    O
TQFP    O
and    O
QFN    O
/    O
MLF    O
packages    O
)    O
,    O
programmable    O
watchdog    O
timer    O
with    O
internal    O
oscillator    O
,    O
and    O
five    O
software    O
selectable    O
power    O
saving    O
modes    O
.    O

For    O
this    O
reason    O
selection    O
sort    O
may    O
be    O
preferable    O
in    O
cases    O
where    O
writing    O
to    O
memory    O
is    O
significantly    O
more    O
expensive    O
than    O
reading    O
,    O
such    O
as    O
with    O
EEPROM    B-ComputerCircuit103084420
or    O
flash    O
memory    O
.    O

Each    O
computer    O
's    O
memory    O
includes    O
256    O
KB    O
of    O
EEPROM    B-ComputerCircuit103084420
,    O
256    O
MB    O
of    O
DRAM    B-ComputerCircuit103084420
,    O
and    O
2    O
GB    O
of    O
flash    O
memory    O
.    O

The    O
Game    O
Boy    O
Advance    O
version    O
of    O
the    O
game    O
uses    O
an    O
EEPROM    B-ComputerCircuit103084420
chip    O
to    O
save    O
the    O
player    O
's    O
progress    O
in    O
lieu    O
of    O
the    O
password    O
system    O
.    O

AVR    O
was    O
one    O
of    O
the    O
first    O
microcontroller    O
families    O
to    O
use    O
on    O
-    O
chip    O
flash    O
memory    O
for    O
program    O
storage    O
,    O
as    O
opposed    O
to    O
one-time    B-ComputerCircuit103084420
programmable    I-ComputerCircuit103084420
ROM    I-ComputerCircuit103084420
,    O
EPROM    B-ComputerCircuit103084420
,    O
or    O
EEPROM    B-ComputerCircuit103084420
used    O
by    O
other    O
microcontrollers    O
at    O
the    O
time    O
.    O

Flash    O
,    O
EEPROM    B-ComputerCircuit103084420
,    O
and    O
SRAM    O
are    O
all    O
integrated    O
onto    O
a    O
single    O
chip    O
,    O
removing    O
the    O
need    O
for    O
external    O
memory    O
in    O
most    O
applications    O
.    O

Almost    O
all    O
AVR    O
microcontrollers    O
have    O
internal    O
EEPROM    B-ComputerCircuit103084420
for    O
semi    O
-    O
permanent    O
data    O
storage    O
.    O

Internal    O
data    O
EEPROM    B-ComputerCircuit103084420
up    O
to    O
4    O
KB    O

memory    O
blocks    O
including    O
a    O
selection    O
of    O
ROM    O
,    O
RAM    O
,    O
EEPROM    B-ComputerCircuit103084420
and    O
flash    O
memory    O

On    O
many    O
Alpha    O
computer    O
systems    O
–    O
for    O
example    O
,    O
the    O
Digital    O
Personal    O
Workstation    O
–    O
both    O
SRM    O
and    O
ARC    O
could    O
be    O
loaded    O
onto    O
the    O
EEPROM    B-ComputerCircuit103084420
which    O
held    O
the    O
boot    O
firmware    O
.    O

It    O
can    O
occur    O
even    O
in    O
EEPROM    B-ComputerCircuit103084420
cells    O
during    O
write    O
or    O
erase    O
,    O
when    O
the    O
cells    O
are    O
subjected    O
to    O
a    O
comparatively    O
high    O
voltage    O
.    O

This    O
memory    O
may    O
be    O
battery    O
-    O
backed    O
static    O
random    O
access    O
memory    O
,    O
flash    O
memory    O
or    O
EEPROM    B-ComputerCircuit103084420
.    O

In    O
the    O
field    O
of    O
computer    O
hardware    O
,    O
the    O
term    O
programmer    B-ComputerCircuit103084420
,    O
chip    B-ComputerCircuit103084420
programmer    I-ComputerCircuit103084420
or    O
device    B-ComputerCircuit103084420
programmer    I-ComputerCircuit103084420
refers    O
to    O
an    O
electronic    O
equipment    O
that    O
configures    O
programmable    O
non    O
-    O
volatile    O
integrated    O
circuits    O
(    O
called    O
programmable    O
devices    O
)    O
such    O
as    O
EPROM    B-ComputerCircuit103084420
,    O
EEPROM    B-ComputerCircuit103084420
,    O
Flashes    O
,    O
eMMC    O
,    O
MRAM    B-ComputerCircuit103084420
,    O
FRAM    O
,    O
NV    O
RAM    O
,    O
PALs    B-ComputerCircuit103084420
,    O
FPGAs    B-ComputerCircuit103084420
or    O
programmable    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
circuits    O
...    O

According    O
to    O
a    O
2000    O
field    O
notice    O
,    O
due    O
to    O
a    O
"    O
procedural    O
error    O
"    O
,    O
PIX    O
525s    O
with    O
serial    O
numbers    O
44480380055    O
through    O
44480480044    O
were    O
manufactured    O
with    O
erroneous    O
or    O
omitted    O
EEPROM    B-ComputerCircuit103084420
programming    O
in    O
their    O
82559    O
chips    O
that    O
caused    O
the    O
onboard    O
FastEthernet    O
ports    O
to    O
behave    O
erratically    O
when    O
set    O
to    O
full    O
-    O
duplex    O
.    O

Inmos    O
'    O
first    O
products    O
were    O
static    O
RAM    O
devices    O
,    O
followed    O
by    O
dynamic    B-ComputerCircuit103084420
RAM    I-ComputerCircuit103084420
and    O
EEPROM    B-ComputerCircuit103084420
.    O

MPC560xB    O
/    O
C    O
or    O
SPC560B    O
/    O
C    O
–    O
Uses    O
a    O
single    O
e200z0    O
core    O
at    O
up    O
to    O
64    O
MHz    O
,    O
up    O
to    O
512    O
kB    O
Flash    O
memory    O
,    O
64    O
kB    O
EEPROM    B-ComputerCircuit103084420
,    O
up    O
to    O
48    O
kB    O
RAM    O
.    O

The    O
keyboard    O
contained    O
an    O
Intel    B-ComputerCircuit103084420
8021    I-ComputerCircuit103084420
microprocessor    O
which    O
transmitted    O
user    O
input    O
to    O
the    O
6522    O
over    O
standard    O
phone    O
patch    O
cable    O
.    O

In    O
the    O
PC    O
/    O
AT    O
introduced    O
in    O
1984    O
,    O
IBM    O
added    O
external    O
circuitry    O
,    O
as    O
well    O
as    O
specialized    O
code    O
in    O
the    O
ROM    O
BIOS    O
and    O
the    O
8042    B-ComputerCircuit103084420
peripheral    O
microcontroller    O
to    O
enable    O
software    O
to    O
cause    O
the    O
reset    O
,    O
allowing    O
real    O
-    O
mode    O
reentry    O
while    O
retaining    O
active    O
memory    O
and    O
returning    O
control    O
to    O
the    O
program    O
that    O
initiated    O
the    O
reset    O
.    O

On    O
the    O
other    O
hand    O
,    O
being    O
more    O
regular    O
than    O
the    O
rather    O
minimalistic    O
but    O
ubiquitous    O
8-bit    O
microprocessors    O
such    O
as    O
the    O
6502    B-ComputerCircuit103084420
,    O
6800    O
,    O
6809    O
,    O
8085    O
,    O
MCS-48    B-ComputerCircuit103084420
,    O
8051    O
,    O
and    O
other    O
contemporary    O
accumulator    O
based    O
machines    O
,    O
it    O
is    O
significantly    O
easier    O
to    O
construct    O
an    O
efficient    O
code    O
generator    O
for    O
the    O
8086    O
architecture    O
.    O

The    O
die    B-ComputerCircuit103084420
from    O
an    O
Intel    O
8742    B-ComputerCircuit103084420
,    O
an    O
8-bit    O
microcontroller    B-ComputerCircuit103084420
that    O
includes    O
a    O
CPU    O
running    O
at    O
12    O
MHz    O
,    O
128    O
bytes    O
of    O
RAM    O
,    O
2048    O
bytes    O
of    O
EPROM    B-ComputerCircuit103084420
,    O
and    O
I    O
/    O
O    O
in    O
the    O
same    O
chip    O
.    O

The    O
MCS-4    O
was    O
eventually    O
superseded    O
by    O
powerful    O
microcontrollers    O
like    O
the    O
Intel    B-ComputerCircuit103084420
8048    I-ComputerCircuit103084420
and    O
the    O
Zilog    O
Z8    O
in    O
1978    O
-    O
1979    O
.    O

Most    O
of    O
their    O
keyboards    O
are    O
based    O
on    O
the    O
8048    B-ComputerCircuit103084420
microcontroller    B-ComputerCircuit103084420
to    O
communicate    O
to    O
the    O
computer    O
.    O

As    O
with    O
CHDK    B-ComputerCircuit103084420
or    O
Magic    O
Lantern    O
modified    O
Canon    O
digital    O
cameras    O
based    O
on    O
DIGIC    O
processors    O
,    O
a    O
group    O
of    O
programmers    O
called    O
"    O
Nikon    O
Hacker    O
"    O
develops    O
custom    O
firmware    O
,    O
making    O
recent    O
progress    O
including    O
an    O
FR    O
emulator    O
for    O
some    O
DSLRs    O
.    O

Canon    B-ComputerCircuit103084420
DIGIC    I-ComputerCircuit103084420

DIGIC    B-ComputerCircuit103084420
7    I-ComputerCircuit103084420
,    O
standard    O
ISO    O
100–25600    O
,    O
H:51200    O
(    O
DIGIC    B-ComputerCircuit103084420
6    I-ComputerCircuit103084420
,    O
ISO    O
100–12800    O
,    O
H:25600    O
on    O
the    O
760D    O
)    O

DIGIC    B-ComputerCircuit103084420
7    I-ComputerCircuit103084420
,    O
standard    O
ISO    O
100–25600    O
,    O
H:51200    O
(    O
DIGIC    B-ComputerCircuit103084420
6    I-ComputerCircuit103084420
,    O
ISO    O
100–12800    O
,    O
H:25600    O
on    O
the    O
760D    O
)    O

DIGIC    B-ComputerCircuit103084420
6    I-ComputerCircuit103084420
(    O
DIGIC    B-ComputerCircuit103084420
5+    I-ComputerCircuit103084420
on    O
the    O
70D    O
)    O

DIGIC    B-ComputerCircuit103084420
6    O
processor    O

Macrocell    B-ComputerCircuit103084420
array    I-ComputerCircuit103084420

Macrocell    B-ComputerCircuit103084420
array    I-ComputerCircuit103084420

Bebugging    O
(    O
or    O
fault    O
seeding    O
or    O
error    O
seeding    O
)    O
is    O
a    O
popular    O
software    O
engineering    O
technique    O
used    O
in    O
the    O
1970s    O
to    O
measure    O
test    B-ComputerCircuit103084420
coverage    I-ComputerCircuit103084420
.    O

Achieving    O
good    O
fault    B-ComputerCircuit103084420
coverage    I-ComputerCircuit103084420
requires    O
immense    O
engineering    O
effort    O
;    O
even    O
with    O
all    O
of    O
the    O
resources    O
dedicated    O
to    O
validation    O
by    O
manufacturers    O
,    O
faulty    O
components    O
and    O
even    O
design    O
faults    O
are    O
not    O
always    O
detected    O
.    O

NCR    B-ComputerCircuit103084420
53C94    I-ComputerCircuit103084420
SCSI-2    I-ComputerCircuit103084420
controller    I-ComputerCircuit103084420
in    O
PLCC-84    O
package    O
.    O

Repeater    B-ComputerCircuit103084420
insertion    I-ComputerCircuit103084420
is    O
a    O
technique    O
for    O
reducing    O
the    O
time    O
delay    O
associated    O
with    O
long    O
wire    O
lines    O
in    O
integrated    O
circuits    O
.    O

FJG    B-ComputerCircuit103084420
RAM    I-ComputerCircuit103084420
,    O
short    O
for    O
"    O
Floating    O
Junction    O
Gate    O
Random    O
Access    O
Memory    O
"    O
,    O
is    O
a    O
type    O
of    O
computer    O
memory    O
invented    O
by    O
Oriental    O
Semiconductor    O
Co.    O
,    O
Ltd.    O

The    O
data    O
of    O
the    O
VELO    O
detector    O
are    O
amplified    O
and    O
read    O
out    O
by    O
the    O
Beetle    B-ComputerCircuit103084420
ASIC    I-ComputerCircuit103084420
.    O

Network    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420

It    O
is    O
a    O
manycore    O
processor    O
network    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
design    O
,    O
with    O
4096    O
cores    O
,    O
each    O
one    O
simulating    O
256    O
programmable    O
silicon    O
"    O
neurons    O
"    O
for    O
a    O
total    O
of    O
just    O
over    O
a    O
million    O
neurons    O
.    O

Past    O
research    O
projects    O
include    O
Jamaica    O
,    O
AMULET    O
microprocessor    O
,    O
Network    B-ComputerCircuit103084420
On    I-ComputerCircuit103084420
Chip    I-ComputerCircuit103084420
,    O
Asynchronous    O
Digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
and    O
System    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
.    O

The    O
Texas    O
Instruments    O
TMS6100    B-ComputerCircuit103084420
is    O
a    O
1    O
or    O
4-bit    O
serial    O
mask(factory)-programmed    O
read    O
-    O
only    O
memory    O
IC    O
.    O

Changes    O
to    O
Continental    O
Flying    O
Spur    O
include    O
:    O
A    O
new    O
,    O
more    O
upright    O
grille    O
and    O
bolder    O
lower    O
air    O
intake    O
,    O
chromed    O
headlamp    O
bezels    O
,    O
optional    O
bright    O
chrome    O
matrix    O
lower    O
grille    O
,    O
new    O
rear    O
bumper    O
with    O
wraparound    O
brightware    O
and    O
black    O
valance    O
and    O
bright    O
tail    O
lamp    O
bezels    O
,    O
acoustic    O
glass    O
to    O
side    O
and    O
rear    O
windows    O
,    O
new    O
acoustic    O
tri    O
-    O
laminate    O
undertray    O
and    O
wheelarch    O
liners    O
,    O
retuned    O
exhaust    O
system    O
,    O
revised    O
spring    O
,    O
anti    O
-    O
roll    O
bar    O
and    O
damper    O
settings    O
;    O
a    O
new    O
bespoke    O
19-inch    O
Pirelli    O
UHP    O
tyre    O
from    O
2008    O
Continental    O
GT    O
Speed    O
,    O
new    O
design    O
19-inch    O
5-spoke    O
alloy    O
wheels    O
,    O
retuned    O
Servotronic    O
power    O
steering    O
,    O
new    O
'    O
Sport    O
Traction    O
'    O
mode    O
from    O
ESP    O
8.1    O
system    O
,    O
optional    O
fade    O
-    O
resistant    O
carbon    O
ceramic    O
brakes    O
(    O
only    O
available    O
on    O
20-inch    O
wheels    O
)    O
,    O
optional    O
radar    O
-    O
based    O
full    O
-    O
speed    O
range    O
Adaptive    O
Cruise    O
Control    O
with    O
stop    O
and    O
go    O
(    O
Follow    O
-    O
to    O
-    O
Stop    O
)    O
,    O
optional    O
Naim    O
for    O
Bentley    O
audio    O
system    O
(    O
1100    O
Watt    O
amplifier    O
,    O
15    O
custom    O
-    O
built    O
Naim    O
speakers    O
including    O
dual    O
Naim    O
sub    O
-    O
woofers    O
,    O
next    O
-    O
generation    O
Digital    B-ComputerCircuit103084420
Signal    I-ComputerCircuit103084420
Processor    I-ComputerCircuit103084420
)    O
,    O
optional    O
glovebox    O
-    O
located    O
iPod    O
,    O
MP3    O
&    O
USB    O
infotainment    O
system    O
interface    O
;    O
new    O
optional    O
full    O
width    O
rear    O
seat    O
with    O
electrically    O
adjustable    O
outboard    O
positions    O
and    O
fixed    O
central    O
seat    O
,    O
park    O
distance    O
control    O
system    O
,    O
optional    O
contemporary    O
style    O
marquetry    O
with    O
crossbanding    O
to    O
door    O
waistrails    O
(    O
Walnut    O
&    O
Chestnut    O
veneers    O
only    O
)    O
,    O
optional    O
traditional    O
style    O
marquetry    O
with    O
crossbanding    O
and    O
inlay    O
to    O
fascia    O
,    O
door    O
waistrails    O
and    O
upper    O
centre    O
console    O
(    O
Walnut    O
&    O
Chestnut    O
veneers    O
only    O
)    O
,    O
new    O
chrome    O
inlay    O
strip    O
to    O
door    O
waistrails    O
,    O
new    O
two    O
tone    O
interior    O
hide    O
colour    O
options    O
,    O
2    O
new    O
interior    O
hide    O
colours    O
(    O
Linen    O
and    O
Imperial    O
Blue    O
)    O
,    O
seat    O
piping    O
now    O
available    O
in    O
16    O
colours    O
,    O
3    O
new    O
standard    O
body    O
colours    O
(    O
Havana    O
,    O
White    O
Sand    O
and    O
Onyx    O
)    O
and    O
duo    O
-    O
tone    O
paint    O
combinations    O
(    O
Havana    O
,    O
Dark    O
Sapphire    O
,    O
Onyx    O
and    O
Midnight    O
Emerald    O
)    O
,    O
optional    O
rear    O
-    O
seat    O
configuration    O
with    O
fully    O
adjustable    O
outboard    O
positions    O
and    O
a    O
fixed    O
central    O
seat    O
,    O
optional    O
seat    O
ventilation    O
.    O

The    O
ESP    O
chip    O
was    O
a    O
custom    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
(    O
DSP    O
)    O
chip    O
with    O
over    O
75,000    O
transistors    O
.    O

A    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
(    O
DSP    O
)    O
is    O
specialized    O
for    O
signal    O
processing    O
.    O

Taken    O
as    O
a    O
whole    O
,    O
the    O
average    O
price    O
for    O
a    O
microprocessor    O
,    O
microcontroller    O
,    O
or    O
DSP    B-ComputerCircuit103084420
is    O
just    O
over    O
.    O

The    O
first    O
practical    O
implementation    O
of    O
an    O
audio    O
perceptual    O
coder    O
(    O
OCF    O
)    O
in    O
hardware    O
(    O
Krasner    O
's    O
hardware    O
was    O
too    O
cumbersome    O
and    O
slow    O
for    O
practical    O
use    O
)    O
,    O
was    O
an    O
implementation    O
of    O
a    O
psychoacoustic    O
transform    O
coder    O
based    O
on    O
Motorola    O
56000    O
DSP    B-ComputerCircuit103084420
chips    O
.    O

The    O
implementation    O
of    O
the    O
audio    O
part    O
of    O
this    O
broadcasting    O
system    O
was    O
based    O
on    O
a    O
two    O
chips    O
encoder    O
(    O
one    O
for    O
the    O
subband    O
transform    O
,    O
one    O
for    O
the    O
psychoacoustic    O
model    O
designed    O
by    O
the    O
team    O
of    O
G.    O
Stoll    O
(    O
IRT    O
Germany    O
)    O
,    O
later    O
known    O
as    O
psychoacoustic    O
model    O
I    O
)    O
and    O
a    O
real    O
time    O
decoder    O
using    O
one    O
Motorola    O
56001    O
DSP    B-ComputerCircuit103084420
chip    O
running    O
an    O
integer    O
arithmetics    O
software    O
designed    O
by    O
Y.F.    O
Dehery    O
's    O
team    O
(    O
CCETT    O
,    O
France    O
)    O
.    O

Working    O
in    O
non    O
-    O
real    O
time    O
on    O
a    O
number    O
of    O
operating    O
systems    O
,    O
it    O
was    O
able    O
to    O
demonstrate    O
the    O
first    O
real    O
time    O
hardware    O
decoding    O
(    O
DSP    B-ComputerCircuit103084420
based    O
)    O
of    O
compressed    O
audio    O
.    O

Codeplay    O
produces    O
compilers    O
,    O
debuggers    O
,    O
runtimes    O
,    O
testing    O
systems    O
,    O
and    O
other    O
specialized    O
tools    O
to    O
aid    O
software    O
development    O
for    O
heterogeneous    O
systems    O
and    O
special    O
purpose    O
processor    O
architectures    O
,    O
including    O
GPUs    O
and    O
DSP    B-ComputerCircuit103084420
.    O

Codeplay    O
describes    O
VectorC    O
as    O
being    O
optimized    O
for    O
SIMD    O
processors    O
,    O
DSP    B-ComputerCircuit103084420
,    O
vector    O
units    O
and    O
multi    O
core    O
processors    O
.    O

Processors    O
with    O
scratchpad    O
memory    O
and    O
DMA    O
(    O
such    O
as    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
and    O
the    O
Cell    O
processor    O
)    O
may    O
benefit    O
from    O
software    O
overlapping    O
DMA    O
memory    O
operations    O
with    O
processing    O
,    O
via    O
double    O
buffering    O
or    O
multibuffering    O
.    O

Digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processors    I-ComputerCircuit103084420
(    O
DSPs    O
)    O
generally    O
execute    O
small    O
,    O
highly    O
optimized    O
audio    O
or    O
video    O
processing    O
algorithms    O
.    O

Hexagon    O
680    O
DSP    B-ComputerCircuit103084420

This    O
PCI    O
plug    O
-    O
in    O
board    O
carries    O
the    O
front    O
-    O
end    O
processing    O
architecture    O
,    O
consisting    O
of    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
(    O
DSP    O
)    O
and    O
programmable    O
logic    O
devices    O
(    O
FPGA    B-ComputerCircuit103084420
)    O
for    O
binocular    O
,    O
online    O
image    O
and    O
signal    O
acquisition    O
.    O

Its    O
entire    O
focus    O
was    O
on    O
tiny    O
real    O
-    O
time    O
digital    O
signal    O
processing    O
systems    O
and    O
has    O
been    O
optimized    O
to    O
deliver    O
high    O
performance    O
DSP    O
on    O
embedded    O
digital    O
signal    O
controllers    O
and    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
.    O

Software    O
Synthesizers    O
can    O
have    O
more    O
advanced    O
algorithms    O
than    O
Digital    O
Hardware    O
Synthesizers    O
due    O
to    O
the    O
much    O
greater    O
processing    O
speed    O
(    O
as    O
well    O
as    O
support    O
for    O
Floating    O
Point    O
processing    O
and    O
greater    O
than    O
24    O
bit    O
Word    O
size    O
)    O
of    O
the    O
x86    O
-    O
64    O
CPUs    O
that    O
modern    O
Music    O
production    O
Personal    O
Computers    O
and    O
Macintosh    O
Computers    O
have    O
over    O
the    O
Motorola    O
56000    O
DSP    B-ComputerCircuit103084420
processors    O
found    O
in    O
common    O
Hardware    O
Synthesizers    O
like    O
the    O
Waldorf    O
Blofeld    O
,    O
Access    O
Virus    O
,    O
Novation    O
Ultranova    O
,    O
and    O
Clavia    O
Nord    O
Leads    O
.    O

The    O
physical    O
hardware    O
of    O
"    O
F1    O
ROC    O
II    O
"    O
features    O
the    O
ST010    O
(    O
also    O
known    O
as    O
the    O
NEC    O
µPD96050    O
)    O
DSP    B-ComputerCircuit103084420
chip    O
,    O
which    O
is    O
used    O
for    O
general    O
functions    O
and    O
for    O
handling    O
the    O
intelligence    O
of    O
the    O
computer    O
cars    O
.    O

In    O
public    O
statements    O
,    O
Kunwer    O
Sachdev    O
has    O
said    O
that    O
Su    O
-    O
Kam    O
was    O
the    O
first    O
Indian    O
company    O
to    O
introduce    O
DSP    B-ComputerCircuit103084420
sinewave    O
inverters    O
and    O
plastic    O
-    O
body    O
inverters    O
in    O
India    O
.    O

24-bit    O
DSP    B-ComputerCircuit103084420
with    O
on    O
-    O
chip    O
DSU    O

Modular    O
III    O
was    O
a    O
modular    O
synthesizer    O
running    O
on    O
DSP    B-ComputerCircuit103084420
(    O
digital    O
signal    O
processors    O
,    O
a    O
type    O
of    O
computer    O
chip    O
designed    O
for    O
signal    O
processing    O
)    O
,    O
as    O
part    O
of    O
the    O
software    O
environment    O
provided    O
for    O
the    O
Creamware    O
'    O
Scope    O
'    O
line    O
of    O
sound    O
cards    O
.    O

The    O
protocol    O
layers    O
forming    O
the    O
kernel    O
exists    O
on    O
the    O
baseband    O
processor    O
,    O
typically    O
consisting    O
of    O
an    O
ARM    O
processor    O
and    O
a    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
.    O

The    O
cards    O
contain    O
up    O
to    O
18    O
Motorola    O
56002    O
,    O
Motorola    O
56321    O
,    O
or    O
Freescale    O
56303    O
DSPs    B-ComputerCircuit103084420
and    O
an    O
Intel    O
960    O
,    O
Intel    O
486    O
or    O
ARMv7    O
host    O
processor    O
.    O

While    O
the    O
most    O
common    O
controller    O
is    O
a    O
microcontroller    B-ComputerCircuit103084420
,    O
other    O
alternatives    O
that    O
can    O
be    O
used    O
as    O
a    O
controller    O
are    O
:    O
a    O
general    O
purpose    O
desktop    O
microprocessor    O
,    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processors    I-ComputerCircuit103084420
,    O
FPGAs    B-ComputerCircuit103084420
and    O
ASICs    O
.    O

In    O
1990    O
,    O
Rodgers    O
introduced    O
software    O
-    O
based    O
digital    O
church    O
organs    O
with    O
technology    O
which    O
connected    O
multiple    O
Digital    B-ComputerCircuit103084420
Signal    I-ComputerCircuit103084420
Processors    I-ComputerCircuit103084420
(    O
DSP    O
)    O
in    O
parallel    O
to    O
generate    O
pipe    O
organ    O
sound    O
with    O
stereo    O
imaging    O
.    O

These    O
digital    O
ICs    O
,    O
typically    O
microprocessors    O
,    O
DSPs    B-ComputerCircuit103084420
,    O
and    O
microcontroller    B-ComputerCircuit103084420
,    O
work    O
using    O
boolean    O
algebra    O
to    O
process    O
"    O
one    O
"    O
and    O
"    O
zero    O
"    O
signals    O
.    O

1980    O
–    O
Bell    O
Labs    O
announces    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
.    O

As    O
the    O
first    O
workstation    O
to    O
include    O
a    O
DSP    B-ComputerCircuit103084420
and    O
high    O
-    O
capacity    O
optical    O
disc    O
drive    O
,    O
NeXT    O
hardware    O
was    O
advanced    O
for    O
its    O
time    O
,    O
but    O
was    O
expensive    O
relative    O
to    O
the    O
rapidly    O
commoditizing    O
workstation    O
market    O
and    O
marred    O
by    O
design    O
problems    O
.    O

It    O
has    O
a    O
32-bit    O
data    O
path    O
,    O
SIMD    O
and    O
DSP    B-ComputerCircuit103084420
instructions    O
,    O
along    O
with    O
other    O
audio-    O
and    O
video    O
-    O
processing    O
features    O
.    O

a    O
microcontroller    B-ComputerCircuit103084420
,    O
microprocessor    O
or    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
(    O
DSP    O
)    O
core    O
–    O
multiprocessor    O
SoCs    O
(    O
MPSoC    O
)    O
having    O
more    O
than    O
one    O
processor    O
core    O

The    O
Motorola    O
96XXX    O
(    O
aka    O
96000    O
,    O
96    O
K    O
)    O
is    O
a    O
family    O
of    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
(    O
DSP    O
)    O
chips    O
produced    O
by    O
Motorola    O
.    O

An    O
equipment    O
cabinet    O
contains    O
e.g.    O
power    O
amplifiers    O
,    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
and    O
backup    O
batteries    O
.    O

The    O
controller    O
is    O
usually    O
a    O
microprocessor    O
or    O
DSP    B-ComputerCircuit103084420
.    O

SIMD    O
engines    O
:    O
vector    O
processor    O
,    O
array    O
processor    O
,    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
,    O
stream    O
processor    O
.    O

The    O
RP    O
-    O
X    O
featured    O
the    O
DRAKE    O
(    O
DSP    B-ComputerCircuit103084420
RISC    O
Advanced    O
Keyboard    O
Engine    O
)    O
which    O
simulates    O
a    O
Fazioli    O
F308    O
and    O
Steinway    O
&    O
Sons    O
grand    O
piano    O
among    O
other    O
instruments    O
.    O

PSIM    O
currently    O
supports    O
automatic    O
c    O
-    O
code    O
generation    O
with    O
the    O
SimCoder    O
Module    O
and    O
will    O
output    O
c    O
-    O
code    O
for    O
use    O
with    O
Texas    O
Instruments    O
F2833x    O
and    O
F2803x    O
floating    O
and    O
fixed    O
point    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processors    I-ComputerCircuit103084420
from    O
the    O
C2000    O
series    O
.    O

Past    O
research    O
projects    O
include    O
Jamaica    O
,    O
AMULET    O
microprocessor    O
,    O
Network    B-ComputerCircuit103084420
On    I-ComputerCircuit103084420
Chip    I-ComputerCircuit103084420
,    O
Asynchronous    O
Digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
and    O
System    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
.    O

The    O
loop    O
register    O
is    O
a    O
counter    O
for    O
"    O
decrement    O
and    O
branch    O
on    O
zero    O
"    O
loops    O
with    O
no    O
branch    O
penalty    O
,    O
a    O
feature    O
similar    O
to    O
those    O
found    O
in    O
some    O
DSP    B-ComputerCircuit103084420
such    O
as    O
the    O
TMS320C30    O
.    O

Digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420

Some    O
models    O
of    O
Courier    O
modems    O
were    O
known    O
for    O
their    O
long    O
-    O
term    O
upgradeability    O
,    O
because    O
they    O
used    O
an    O
upgradeable    O
DSP    B-ComputerCircuit103084420
design    O
.    O

IBM    O
Mwave    O
–    O
Combined    O
modem    O
and    O
sound    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
(    O
DSP    O
)    O
card    O
allowing    O
soft    O
upgrades    O
within    O
its    O
hardware    O
limitations    O
.    O

The    O
included    O
integer-    O
and    O
floating    O
-    O
point    O
unit    O
enables    O
the    O
FR    O
-    O
V    O
to    O
execute    O
complex    O
tasks    O
fully    O
independent    O
without    O
need    O
for    O
help    O
from    O
a    O
control    O
unit    O
;    O
for    O
example    O
the    O
Nikon    O
EXPEED    O
needs    O
only    O
a    O
slowly    O
clocked    O
,    O
quite    O
simple    O
Fujitsu    O
FR    O
controller    O
as    O
the    O
main    O
control    O
unit    O
for    O
all    O
included    O
FR    O
-    O
V    O
,    O
DSP    B-ComputerCircuit103084420
and    O
GPU    O
processors    O
and    O
data    O
communication    O
and    O
other    O
modules    O
.    O

The    O
processor    O
is    O
the    O
high    O
speed    O
Texas    O
Instruments    O
320C6XXX    O
series    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
.    O

The    O
audio    O
system    O
includes    O
JBL    O
and    O
EAW    O
speakers    O
arranged    O
in    O
a    O
left    O
-    O
right    O
-    O
center    O
orientation    O
,    O
Allen    O
and    O
Heath    O
mixing    O
console    O
,    O
Shure    O
wireless    O
microphones    O
,    O
and    O
a    O
Peavey    O
Media    O
Matrix    O
DSP    B-ComputerCircuit103084420
.    O

Stream    O
Processors    O
,    O
Inc    O
was    O
a    O
Silicon    O
Valley    O
-    O
based    O
fabless    O
semiconductor    O
company    O
specializing    O
in    O
the    O
design    O
and    O
manufacture    O
of    O
high    O
-    O
performance    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
for    O
applications    O
including    O
video    O
surveillance    O
,    O
multi    O
-    O
function    O
printers    O
and    O
video    O
conferencing    O
.    O

Third    O
-    O
party    O
sound    O
cards    O
exist    O
that    O
provide    O
DSP    B-ComputerCircuit103084420
functions    O
,    O
multi    O
-    O
track    O
direct    O
-    O
to    O
-    O
disk    O
recording    O
,    O
multiple    O
hardware    O
sound    O
channels    O
and    O
16-bit    O
and    O
beyond    O
resolutions    O
.    O

Like    O
the    O
TT    O
,    O
this    O
was    O
also    O
68030-based    O
,    O
operating    O
at    O
16    O
MHz    O
,    O
but    O
with    O
improved    O
video    O
modes    O
and    O
an    O
on    O
-    O
board    O
Motorola    O
56001    O
audio    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
.    O

The    O
UAD-1    O
was    O
a    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
(    O
DSP    O
)    O
card    O
using    O
the    O
Mpact-2    O
sold    O
by    O
Universal    O
Audio    O
(    O
acquired    O
by    O
ATI    O
Technologies    O
in    O
November    O
1998    O
)    O
,    O
which    O
uses    O
the    O
DSP    O
,    O
rather    O
than    O
the    O
host    O
computer    O
's    O
CPU    O
,    O
to    O
process    O
audio    O
plug    O
-    O
ins    O
.    O

Because    O
some    O
common    O
digital    O
signal    O
processing    O
algorithms    O
spend    O
most    O
of    O
their    O
time    O
multiplying    O
,    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
designers    O
sacrifice    O
a    O
lot    O
of    O
chip    O
area    O
in    O
order    O
to    O
make    O
the    O
multiply    O
as    O
fast    O
as    O
possible    O
;    O
a    O
single    O
-    O
cycle    O
multiply    O
–    O
accumulate    O
unit    O
often    O
used    O
up    O
most    O
of    O
the    O
chip    O
area    O
of    O
early    O
DSPs    O
.    O

The    O
FX8010    O
,    O
is    O
a    O
DSP    B-ComputerCircuit103084420
architecture    O
,    O
designed    O
for    O
realtime    O
audio    O
effects    O
,    O
designed    O
by    O
E    O
-    O
mu    O
,    O
around    O
their    O
E    O
-    O
mu    O
10K1    O
chip    O
.    O

These    O
inputs    O
are    O
then    O
processed    O
using    O
a    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
to    O
calculate    O
the    O
various    O
metering    O
parameters    O
.    O

The    O
SHARC    O
DSP    B-ComputerCircuit103084420
supports    O
a    O
DO    O
..    O
UNTIL    O
instruction    O
,    O
intended    O
for    O
do    O
..    O
while    O
loops    O
,    O
that    O
is    O
essentially    O
a    O
COMEFROM    O
.    O

Other    O
devices    O
produced    O
by    O
Inmos    O
included    O
the    O
A100    O
,    O
A110    O
and    O
A121    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
,    O
G364    O
framebuffer    O
,    O
and    O
a    O
line    O
of    O
video    O
RAMDACs    O
,    O
including    O
the    O
G171    O
,    O
which    O
was    O
adopted    O
by    O
IBM    O
for    O
the    O
original    O
VGA    O
graphics    O
adapter    O
used    O
in    O
the    O
IBM    O
PS/2    O
.    O

McASP    O
is    O
an    O
acronym    O
for    O
Multichannel    O
Audio    O
Serial    O
Port    O
,    O
a    O
communication    O
peripheral    O
found    O
in    O
Texas    O
Instruments    O
family    O
of    O
digital    O
signal    O
processors    O
(    O
DSPs    B-ComputerCircuit103084420
)    O
and    O
Microcontroller    O
Units    O
(    O
MCU    B-ComputerCircuit103084420
)    O
.    O

math    O
accelerators    O
developed    O
on    O
the    O
basis    O
of    O
Motorola    O
DSP    B-ComputerCircuit103084420
;    O

NeuroMatrix    O
is    O
a    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
(    O
DSP    O
)    O
series    O
developed    O
by    O
NTC    O
Module    O
.    O

The    O
LM13700    B-ComputerCircuit103084420
is    O
an    O
integrated    O
circuit    O
consisting    O
of    O
two    O
current    O
controlled    O
operational    B-ComputerCircuit103084420
transconductance    I-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420
(    O
OTA    O
)    O
,    O
each    O
having    O
differential    O
inputs    O
and    O
a    O
push    O
-    O
pull    O
output    O
.    O

The    O
I    O
/    O
Os    O
are    O
(    O
usually    O
)    O
wired    O
via    O
the    O
IC    O
package    O
to    O
the    O
"    O
outside    O
world    O
"    O
and    O
each    O
I    O
/    O
O    O
executes    O
its    O
own    O
specific    O
command    O
instructions    O
,    O
e.g.    O
JTAG    O
ports    O
,    O
IC    B-ComputerCircuit103084420
power    I-ComputerCircuit103084420
supply    I-ComputerCircuit103084420
ports    I-ComputerCircuit103084420
etc    O
.    O

These    O
are    O
known    O
as    O
the    O
power-supply    B-ComputerCircuit103084420
pins    I-ComputerCircuit103084420
.    O

Microelectronic    O
devices    O
using    O
open    O
drain    O
signals    O
(    O
such    O
as    O
microcontrollers    O
)    O
may    O
provide    O
a    O
'    O
weak    O
'    O
"    O
internal    O
"    O
pull    O
-    O
up    O
resistor    O
to    O
connect    O
the    O
terminal    O
in    O
question    O
to    O
a    O
positive    O
voltage    O
source    O
/    O
rail    O
like    O
Vdd    B-ComputerCircuit103084420
of    O
the    O
device    O
.    O

The    O
speed    O
at    O
which    O
a    O
digital    O
circuit    O
can    O
switch    O
states    O
-    O
that    O
is    O
,    O
to    O
go    O
from    O
"    O
low    O
"    O
(    O
VSS    B-ComputerCircuit103084420
)    O
to    O
"    O
high    O
"    O
(    O
VDD    B-ComputerCircuit103084420
)    O
or    O
vice    O
versa    O
-    O
is    O
proportional    O
to    O
the    O
voltage    O
differential    O
in    O
that    O
circuit    O
.    O

Process    B-ComputerCircuit103084420
control    I-ComputerCircuit103084420
monitoring    I-ComputerCircuit103084420

CLC    O
bio    O
and    O
SciEngines    O
GmbH    O
collaborate    O
on    O
an    O
FPGA    B-ComputerCircuit103084420
accelerator    O
they    O
claim    O
will    O
give    O
188x    O
acceleration    O
of    O
BLAST    O
.    O

These    O
technologies    O
include    O
FPGA    B-ComputerCircuit103084420
chips    O
and    O
SIMD    O
technology    O
.    O

An    O
alternative    O
approach    O
is    O
to    O
use    O
FPGAs    O
(    O
field-programmable    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
array    I-ComputerCircuit103084420
)    O
;    O
these    O
are    O
slower    O
and    O
more    O
expensive    O
per    O
gate    O
,    O
but    O
can    O
be    O
reprogrammed    O
for    O
different    O
problems    O
.    O

Maxwell    O
:    O
Maxwell    O
was    O
an    O
innovative    O
,    O
award    O
-    O
winning    O
FPGA    B-ComputerCircuit103084420
-    O
based    O
supercomputer    O
built    O
by    O
the    O
FPGA    O
High    O
Performance    O
Computing    O
Alliance    O
(    O
FHPCA    O
)    O
.    O

Field-programmable    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
array    I-ComputerCircuit103084420
(    O
FPGA    O
)    O

FPGA    B-ComputerCircuit103084420

Some    O
(    O
particularly    O
FPGA    B-ComputerCircuit103084420
)    O
even    O
load    O
the    O
data    O
serially    O
from    O
a    O
separate    O
flash    O
or    O
prom    O
chip    O
on    O
every    O
startup    O
.    O

There    O
are    O
also    O
implementations    O
as    O
IP    O
block    O
for    O
Xilinx    O
FPGA    B-ComputerCircuit103084420
.    O

Hence    O
,    O
applying    O
the    O
GCRA    O
to    O
limit    O
the    O
bandwidth    O
of    O
variable    O
length    O
packets    O
without    O
access    O
to    O
a    O
fast    O
,    O
hardware    O
multiplier    O
(    O
as    O
in    O
an    O
FPGA    B-ComputerCircuit103084420
)    O
may    O
not    O
be    O
practical    O
.    O

VISENGI    O
launched    O
on    O
mid-2014    O
the    O
highest    O
throughput    O
H.264    O
hardware    O
encoder    O
IP    O
core    O
,    O
at    O
5.3    O
pixels    O
encoded    O
per    O
clock    O
cycle    O
,    O
allowing    O
4    O
K    O
UltraHD    O
at    O
60fps    O
on    O
most    O
low    O
-    O
cost    O
FPGA    B-ComputerCircuit103084420
,    O
and    O
8    O
K    O
UHDTV    O
on    O
mid    O
-    O
level    O
ones    O
.    O

Examples    O
include    O
the    O
DOS    O
-    O
compatible    O
card    O
installed    O
in    O
some    O
1990s    O
-    O
era    O
Macintosh    O
computers    O
like    O
the    O
Centris    O
610    O
or    O
Performa    O
630    O
that    O
allowed    O
them    O
to    O
run    O
personal    O
computer    O
(    O
PC    O
)    O
software    O
programs    O
and    O
FPGA    B-ComputerCircuit103084420
-    O
based    O
hardware    O
emulators    O
.    O

The    O
RetroUSB    O
AVS    O
,    O
an    O
FPGA-based    B-ComputerCircuit103084420
hardware    O
clone    O
of    O
the    O
NES    O
that    O
outputs    O
720p    O
via    O
HDMI    O
.    O

Trusted    O
ILLIAC    O
nodes    O
contained    O
onboard    O
FPGA    B-ComputerCircuit103084420
to    O
enable    O
smart    O
compilers    O
and    O
programming    O
models    O
,    O
system    O
assessment    O
and    O
validation    O
,    O
configurable    O
trust    O
mechanisms    O
,    O
automated    O
fault    O
management    O
,    O
on    O
-    O
line    O
adaptation    O
,    O
and    O
numerous    O
other    O
configurable    O
trust    O
frameworks    O
.    O

OIS    O
also    O
has    O
FPGA    B-ComputerCircuit103084420
versions    O
of    O
ORBexpress    O
to    O
allow    O
hardware    O
blocks    O
on    O
an    O
FPGA    O
to    O
interoperate    O
with    O
software    O
.    O

Between    O
2005    O
and    O
2011    O
,    O
his    O
group    O
worked    O
on    O
the    O
Protoflex    O
technology    O
to    O
accelerate    O
the    O
functional    O
-    O
only    O
simulation    O
using    O
a    O
multithreaded    O
implementation    O
of    O
the    O
SPARC    O
V9    O
ISA    O
in    O
field-programmable    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
array    I-ComputerCircuit103084420
(    O
FPGAs    O
)    O
.    O

;    O
FPGA    B-ComputerCircuit103084420
and    O
SoCs    O

It    O
has    O
been    O
reported    O
that    O
Microsemi    O
's    O
ProASIC3    O
A3P250    O
FPGA    B-ComputerCircuit103084420
have    O
an    O
embedded    O
backdoor    O
that    O
can    O
not    O
be    O
disabled    O
.    O

This    O
PCI    O
plug    O
-    O
in    O
board    O
carries    O
the    O
front    O
-    O
end    O
processing    O
architecture    O
,    O
consisting    O
of    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
(    O
DSP    O
)    O
and    O
programmable    O
logic    O
devices    O
(    O
FPGA    B-ComputerCircuit103084420
)    O
for    O
binocular    O
,    O
online    O
image    O
and    O
signal    O
acquisition    O
.    O

It    O
has    O
also    O
been    O
moved    O
to    O
FPGA    B-ComputerCircuit103084420
platforms    O
to    O
accelerate    O
DSP    O
applications    O
.    O

A    O
digital    B-ComputerCircuit103084420
clock    I-ComputerCircuit103084420
manager    I-ComputerCircuit103084420
(    O
DCM    O
)    O
is    O
an    O
electronic    O
component    O
available    O
on    O
some    O
FPGA    B-ComputerCircuit103084420
(    O
notably    O
ones    O
produced    O
by    O
Xilinx    O
)    O
.    O

Field-programmable    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
array    I-ComputerCircuit103084420

FPGA    B-ComputerCircuit103084420

Nallatech    O
H100    O
Series    O
,    O
a    O
series    O
of    O
high    O
-    O
performance    O
computing    O
application    O
accelerator    O
modules    O
utilizing    O
FPGA    B-ComputerCircuit103084420
technology    O

Also    O
,    O
the    O
model    O
has    O
been    O
extended    O
to    O
better    O
suit    O
specific    O
architectures    O
and    O
the    O
related    O
characteristics    O
,    O
such    O
as    O
FPGAs    B-ComputerCircuit103084420
.    O

The    O
hardware    O
setup    O
consists    O
of    O
8    O
million    O
gates    O
capacity    O
FPGA    B-ComputerCircuit103084420
boards    O
from    O
Xilinx    O
supported    O
on    O
the    O
hardware    O
accelerator    O
:    O
IMAGE    O
(    O
obtained    O
from    O
Powai    O
Labs    O
)    O
enabling    O
faster    O
simulation    O
.    O

The    O
first    O
version    O
of    O
the    O
developers    O
'    O
kit    O
relies    O
on    O
a    O
prototype    O
implementation    O
of    O
the    O
Ara    O
on    O
-    O
device    O
network    O
using    O
the    O
MIPI    O
UniPro    O
protocol    O
implemented    O
on    O
FPGA    B-ComputerCircuit103084420
and    O
running    O
over    O
an    O
LVDS    O
physical    O
layer    O
with    O
modules    O
connecting    O
via    O
retractable    O
pins    O
.    O

Programmable    O
gate    O
array    O
,    O
a    O
semiconductor    O
device    O
containing    O
programmable    O
logic    O
components    O
and    O
programmable    O
interconnects    O
(    O
vast    O
majority    O
of    O
today    O
's    O
PGAs    O
are    O
field-programmable    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
array    I-ComputerCircuit103084420
,    O
or    O
FPGAs    O
)    O

Field-programmable    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
array    I-ComputerCircuit103084420
(    O
FPGA    O
)    O

Xilinx    O
SoC    O
Zynq    O
processor    O
(    O
Linux    O
base    O
,    O
ARM    O
and    O
FPGA    B-ComputerCircuit103084420
processor    O
)    O
.    O

The    O
analogue    O
signals    O
are    O
digitised    O
at    O
800    O
MHz    O
and    O
processed    O
using    O
a    O
combination    O
of    O
custom    O
-    O
programmed    O
field-programmable    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
arrays    I-ComputerCircuit103084420
(    O
FPGA    O
)    O
and    O
graphics    O
processing    O
units    O
(    O
GPU    O
)    O
.    O

a    O
microcontroller    B-ComputerCircuit103084420
,    O
in    O
some    O
versions    O
;    O
a    O
microprocessor    O
or    O
field    B-ComputerCircuit103084420
programmable    I-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
array    I-ComputerCircuit103084420
(    O
FPGA    O
)    O
,    O
which    O
processes    O
the    O
information    O
and    O
acts    O
on    O
the    O
interface    O
between    O
the    O
GPS    O
;    O

Used    O
mainly    O
for    O
analog    O
,    O
mixed    O
-    O
signal    O
,    O
RF    O
,    O
and    O
standard    O
-    O
cell    O
designs    O
,    O
but    O
also    O
memory    O
and    O
FPGA    B-ComputerCircuit103084420
designs    O
.    O

While    O
the    O
most    O
common    O
controller    O
is    O
a    O
microcontroller    B-ComputerCircuit103084420
,    O
other    O
alternatives    O
that    O
can    O
be    O
used    O
as    O
a    O
controller    O
are    O
:    O
a    O
general    O
purpose    O
desktop    O
microprocessor    O
,    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processors    I-ComputerCircuit103084420
,    O
FPGAs    B-ComputerCircuit103084420
and    O
ASICs    O
.    O

The    O
company    O
was    O
founded    O
in    O
2001    O
by    O
Stefan    O
Möhl    O
and    O
Pontus    O
Borg    O
to    O
commercialize    O
a    O
massively    O
parallel    O
reconfigurable    O
processor    O
implemented    O
on    O
FPGA    B-ComputerCircuit103084420
.    O

Current    O
devices    O
called    O
field-programmable    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
array    I-ComputerCircuit103084420
(    O
FPGAs    O
)    O
can    O
(    O
as    O
of    O
2016    O
)    O
implement    O
the    O
equivalent    O
of    O
millions    O
of    O
gates    O
in    O
parallel    O
and    O
operate    O
up    O
to    O
1    O
GHz    O
.    O

Reconfigurable    O
Architecture    O
DRAM    O
(    O
RADram    O
)    O
is    O
DRAM    B-ComputerCircuit103084420
with    O
reconfigurable    O
computing    O
FPGA    B-ComputerCircuit103084420
logic    O
elements    O
integrated    O
on    O
the    O
same    O
chip    O
.    O

The    O
product    O
's    O
purpose    O
-    O
built    O
platform    O
uses    O
separate    O
and    O
dedicated    O
hardware    O
engines    O
for    O
each    O
feature    O
with    O
multiple    O
network    O
processors    O
and    O
Field    B-ComputerCircuit103084420
Programmable    I-ComputerCircuit103084420
Gate    I-ComputerCircuit103084420
Arrays    I-ComputerCircuit103084420
)    O
to    O
deliver    O
features    O
such    O
as    O
TCP    O
multiplexing    O
and    O
connection    O
management    O
,    O
load    O
balancing    O
,    O
data    O
compression    O
,    O
caching    O
,    O
SSL    O
acceleration    O
,    O
and    O
more    O
.    O

Verilog    O
-    O
to    O
-    O
Routing    O
(    O
VTR    O
)    O
is    O
an    O
open    O
source    O
CAD    O
flow    O
for    O
FPGA    B-ComputerCircuit103084420
devices    O
.    O

CFESat    O
,    O
the    O
Cibola    O
Flight    O
Experiment    O
Satellite    O
,    O
examines    O
radio    O
spectra    O
for    O
ionospheric    O
and    O
lightning    O
studies    O
,    O
using    O
field-programmable    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
array    I-ComputerCircuit103084420
(    O
FPGAs    O
)    O
.    O

FPGA    B-ComputerCircuit103084420
5k    O
to    O
40k    O
gates    O

With    O
the    O
growing    O
popularity    O
of    O
FPGA    B-ComputerCircuit103084420
among    O
the    O
open    O
source    O
community    O
,    O
people    O
have    O
started    O
developing    O
open    O
source    O
processors    O
compatible    O
with    O
the    O
AVR    O
instruction    O
set    O
.    O

Field-programmable    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
array    I-ComputerCircuit103084420
(    O
FPGA    O
)    O

The    O
open    O
source    O
BSD    O
licensed    O
VHDL    O
code    O
for    O
the    O
J2    O
core    O
has    O
been    O
proven    O
on    O
Xilinx    O
FPGA    B-ComputerCircuit103084420
and    O
on    O
ASICs    O
manufactured    O
on    O
TSMC    O
's    O
180    O
nm    O
process    O
,    O
and    O
is    O
capable    O
of    O
booting    O
µClinux    O
.    O

Catapult    O
C    O
takes    O
ANSI    O
C    O
/    O
C++    O
and    O
SystemC    O
inputs    O
and    O
generates    O
register    O
transfer    O
level    O
(    O
RTL    O
)    O
code    O
targeted    O
to    O
FPGA    B-ComputerCircuit103084420
and    O
ASICs    O
.    O

EDA    O
tools    O
are    O
also    O
used    O
for    O
programming    O
design    O
functionality    O
into    O
FPGA    B-ComputerCircuit103084420
.    O

The    O
XD1    O
provided    O
one    O
Xilinx    O
Virtex    O
II    O
Pro    O
field    O
-    O
programmable    O
gate    O
array    O
(    O
FPGA    B-ComputerCircuit103084420
)    O
with    O
each    O
node    O
of    O
four    O
Opteron    O
processors    O
.    O

The    O
XT5h    O
combined    O
Opteron    O
,    O
vector    O
,    O
multithreaded    O
,    O
and    O
FPGA    B-ComputerCircuit103084420
compute    O
processors    O
in    O
a    O
single    O
system    O
.    O

In    O
addition    O
to    O
aircraft    O
,    O
missiles    O
,    O
and    O
space    O
vehicles    O
,    O
Convair    O
developed    O
the    O
large    O
Charactron    O
vacuum    O
tubes    O
,    O
which    O
were    O
the    O
precursors    O
of    O
modern    O
cathode    O
ray    O
tube    O
(    O
CRT    O
)    O
computer    O
displays    O
,    O
and    O
to    O
give    O
an    O
example    O
of    O
a    O
minor    O
product    O
,    O
the    O
CORDIC    O
algorithms    O
,    O
which    O
is    O
widely    O
used    O
today    O
to    O
calculate    O
trigonometric    O
functions    O
in    O
calculators    O
,    O
field-programmable    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
array    I-ComputerCircuit103084420
,    O
and    O
other    O
small    O
electronic    O
systems    O
.    O

Ring    O
counters    O
are    O
used    O
in    O
hardware    O
logic    O
design    O
(    O
e.g.    O
ASIC    O
and    O
FPGA    B-ComputerCircuit103084420
design    O
)    O
to    O
create    O
"    O
complicated    O
"    O
finite    O
state    O
machines    O
.    O

Paul    O
Walker    O
(    O
see    O
links    O
)    O
said    O
that    O
when    O
implemented    O
in    O
an    O
FPGA    B-ComputerCircuit103084420
,    O
the    O
standard    O
takes    O
about    O
a    O
third    O
the    O
hardware    O
resources    O
of    O
a    O
UART    O
(    O
a    O
standard    O
serial    O
port    O
)    O
,    O
and    O
gives    O
one    O
hundred    O
times    O
the    O
data    O
transmission    O
capacity    O
,    O
while    O
implementing    O
a    O
full    O
switching    O
network    O
and    O
being    O
easier    O
to    O
program    O
.    O

Hardware    O
implementations    O
of    O
stochastic    O
decoders    O
have    O
been    O
built    O
on    O
FPGAs    B-ComputerCircuit103084420
.    O

Two    O
versions    O
of    O
the    O
BioWall    O
have    O
been    O
realized    O
,    O
in    O
which    O
several    O
thousand    O
FPGA    B-ComputerCircuit103084420
(    O
"    O
Spartan    O
XCS10XL    O
"    O
of    O
Xilinx    O
)    O
constitute    O
the    O
core    O
of    O
as    O
many    O
modules    O
,    O
locally    O
exchanging    O
information    O
with    O
their    O
nearest    O
neighbours    O
.    O

The    O
use    O
of    O
scrypt    O
means    O
that    O
miners    O
can    O
not    O
use    O
SHA-256    O
bitcoin    O
mining    O
equipment    O
,    O
and    O
that    O
dedicated    O
FPGA    B-ComputerCircuit103084420
and    O
ASIC    O
devices    O
used    O
for    O
mining    O
are    O
complicated    O
to    O
create    O
.    O

This    O
language    O
extended    O
the    O
semantics    O
of    O
Join    O
Java    O
to    O
FPGA    B-ComputerCircuit103084420
applications    O
.    O

Microprocessor    O
,    O
FPGA    B-ComputerCircuit103084420
power    O
source    O

The    O
developers    O
also    O
recreated    O
the    O
entire    O
Amiga    O
chipset    O
,    O
freeing    O
it    O
from    O
legacy    O
Amiga    O
limitations    O
such    O
as    O
two    O
megabytes    O
of    O
audio    O
and    O
video    O
graphics    O
RAM    O
as    O
in    O
the    O
AGA    O
chipset    O
,    O
and    O
rebuilt    O
this    O
new    O
chipset    O
by    O
programming    O
a    O
modern    O
FPGA    B-ComputerCircuit103084420
Altera    O
Cyclone    O
IV    O
chip    O
.    O

In    O
2006    O
,    O
two    O
new    O
Amiga    O
clones    O
were    O
announced    O
,    O
both    O
using    O
FPGA    B-ComputerCircuit103084420
based    O
hardware    O
synthesis    O
to    O
replace    O
the    O
Amiga    O
OCS    O
custom    O
chipset    O
.    O

As    O
mentioned    O
above    O
,    O
attempts    O
have    O
also    O
been    O
made    O
to    O
replicate    O
the    O
Amiga    O
chipset    O
in    O
FPGA    B-ComputerCircuit103084420
chips    O
.    O

Configurable    O
Logic    O
Block    O
,    O
or    O
Logic    O
block    O
,    O
components    O
of    O
a    O
field-programmable    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
array    I-ComputerCircuit103084420

In    O
the    O
field    O
of    O
computer    O
hardware    O
,    O
the    O
term    O
programmer    B-ComputerCircuit103084420
,    O
chip    B-ComputerCircuit103084420
programmer    I-ComputerCircuit103084420
or    O
device    B-ComputerCircuit103084420
programmer    I-ComputerCircuit103084420
refers    O
to    O
an    O
electronic    O
equipment    O
that    O
configures    O
programmable    O
non    O
-    O
volatile    O
integrated    O
circuits    O
(    O
called    O
programmable    O
devices    O
)    O
such    O
as    O
EPROM    B-ComputerCircuit103084420
,    O
EEPROM    B-ComputerCircuit103084420
,    O
Flashes    O
,    O
eMMC    O
,    O
MRAM    B-ComputerCircuit103084420
,    O
FRAM    O
,    O
NV    O
RAM    O
,    O
PALs    B-ComputerCircuit103084420
,    O
FPGAs    B-ComputerCircuit103084420
or    O
programmable    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
circuits    O
...    O

The    O
FPNI    O
improves    O
on    O
a    O
field-programmable    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
array    I-ComputerCircuit103084420
(    O
FPGA    O
)    O
architecture    O
by    O
lifting    O
the    O
configuration    O
bit    O
and    O
associated    O
components    O
out    O
of    O
the    O
semiconductor    O
plane    O
and    O
replacing    O
them    O
in    O
the    O
interconnect    O
with    O
nonvolatile    O
switches    O
,    O
which    O
decreases    O
both    O
the    O
area    O
and    O
power    O
consumption    O
of    O
the    O
circuit    O
--    O
while    O
providing    O
up    O
to    O
eight    O
times    O
the    O
density    O
at    O
less    O
cost    O
.    O

They    O
are    O
becoming    O
very    O
common    O
on    O
FPGA    B-ComputerCircuit103084420
-    O
such    O
programmable    O
logic    O
devices    O
being    O
especially    O
well    O
fitted    O
for    O
parallel    O
data    O
processing    O
algorithms    O
.    O

Due    O
to    O
Litecoin    O
's    O
use    O
of    O
the    O
scrypt    O
algorithm    O
,    O
FPGA    B-ComputerCircuit103084420
and    O
ASIC    O
devices    O
made    O
for    O
mining    O
Litecoin    O
are    O
more    O
complicated    O
to    O
create    O
and    O
more    O
expensive    O
to    O
produce    O
than    O
they    O
are    O
for    O
Bitcoin    O
,    O
which    O
uses    O
SHA-256    O
.    O

The    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6509    I-ComputerCircuit103084420
,    O
an    O
enhanced    O
version    O
of    O
the    O
popular    O
6502    B-ComputerCircuit103084420
microprocessor    O
,    O
was    O
capable    O
of    O
addressing    O
up    O
to    O
1    O
megabyte    O
of    O
RAM    O
via    O
bank    O
switching    O
.    O

In    O
1997    O
,    O
about    O
55%    O
of    O
all    O
CPUs    O
sold    O
in    O
the    O
world    O
are    O
8-bit    O
microcontroller    B-ComputerCircuit103084420
,    O
over    O
two    O
billion    O
of    O
which    O
were    O
sold    O
.    O

It    O
is    O
sometimes    O
integrated    O
with    O
simulated    O
peripheral    O
circuits    O
such    O
as    O
timers    O
,    O
interrupts    O
,    O
serial    O
ports    O
,    O
general    O
I    O
/    O
O    O
ports    O
,    O
etc    O
.    O
to    O
mimic    O
the    O
behavior    O
of    O
a    O
microcontroller    B-ComputerCircuit103084420

The    O
9S08    O
(    O
68HCS08    O
or    O
S08    O
for    O
short    O
)    O
is    O
a    O
8-bit    O
microcontroller    B-ComputerCircuit103084420
(    O
µC    O
)    O
family    O
originally    O
from    O
Motorola    O
,    O
now    O
produced    O
by    O
Freescale    O
Semiconductor    O
,    O
descended    O
from    O
the    O
Motorola    O
6800    O
microprocessor    O
.    O

The    O
interface    O
allows    O
application    O
development    O
with    O
any    O
microcontroller    B-ComputerCircuit103084420
and    O
tool    O
-    O
chain    O
.    O

Microcontrollers    B-ComputerCircuit103084420
are    O
characterized    O
by    O
having    O
small    O
amounts    O
of    O
program    O
(    O
flash    O
memory    O
)    O
and    O
data    O
(    O
SRAM    O
)    O
memory    O
,    O
and    O
take    O
advantage    O
of    O
the    O
Harvard    O
architecture    O
to    O
speed    O
processing    O
by    O
concurrent    O
instruction    O
and    O
data    O
access    O
.    O

The    O
ESP8266    O
is    O
a    O
low    O
-    O
cost    O
Wi    O
-    O
Fi    O
chip    O
with    O
full    O
TCP    O
/    O
IP    O
stack    O
and    O
MCU    B-ComputerCircuit103084420
(microcontroller    I-ComputerCircuit103084420
unit)    I-ComputerCircuit103084420
capability    O
produced    O
by    O
Shanghai    O
-    O
based    O
Chinese    O
manufacturer    O
,    O
Espressif    O
Systems    O
.    O

The    O
successor    O
to    O
these    O
microcontroller    B-ComputerCircuit103084420
chips    O
is    O
the    O
ESP32    O
.    O

MCU    B-ComputerCircuit103084420
(Microcontroller    I-ComputerCircuit103084420
Unit)    I-ComputerCircuit103084420

A    O
microcontroller    B-ComputerCircuit103084420
.    O

The    O
Intel    O
MCS-96    O
is    O
a    O
family    O
of    O
microcontrollers    B-ComputerCircuit103084420
(    O
MCU    O
)    O
commonly    O
used    O
in    O
embedded    O
systems    O
.    O

The    O
Intel    O
809x/839x/879x    O
ICs    O
are    O
12    O
MHz    O
,    O
16    O
bit    O
microcontrollers    B-ComputerCircuit103084420
.    O

The    O
Intel    O
MCS-296    O
is    O
a    O
family    O
of    O
microcontrollers    B-ComputerCircuit103084420
(    O
MCU    O
)    O
,    O
an    O
improved    O
version    O
of    O
the    O
Intel    O
MCS-96    O
,    O
while    O
remaining    O
compatible    O
.    O

"    O
Basic    O
Atom    O
"    O
refers    O
to    O
a    O
line    O
of    O
self    O
-    O
contained    O
microcontroller    B-ComputerCircuit103084420
from    O
Basic    O
Micro    O
.    O

These    O
devices    O
can    O
be    O
sorted    O
into    O
three    O
categories    O
:    O
Microcontroller    B-ComputerCircuit103084420
,    O
Flash    O
Memory    O
,    O
Programmable    B-ComputerCircuit103084420
Logic    I-ComputerCircuit103084420
Devices    I-ComputerCircuit103084420
.    O

Specialised    O
programmers    O
-    O
Products    O
specialised    O
for    O
programming    O
specific    O
programmable    O
devices    O
groups    O
(    O
families    O
)    O
:    O
EPROM    B-ComputerCircuit103084420
,    O
EEPROM    B-ComputerCircuit103084420
,    O
MCU    B-ComputerCircuit103084420
,    O
Flash    O
,    O
etc    O
.    O

use    O
ASCII    O
characters    O
in    O
its    O
data    O
protocol    O
,    O
differential    O
signaling    O
in    O
the    O
bus    O
system    O
,    O
where    O
the    O
communication    O
consists    O
of    O
an    O
active    O
long    O
-    O
distance    O
technology    O
based    O
on    O
system    O
logic    O
where    O
handling    O
of    O
the    O
communication    O
is    O
done    O
automatically    O
by    O
the    O
microcontroller    B-ComputerCircuit103084420
and    O
its    O
internal    O
embedded    O
Real    O
-    O
time    O
operating    O
system    O
(    O
RTOS    O
)    O
and    O
software    O
.    O

The    O
Infineon    O
XC800    O
family    O
is    O
an    O
8-bit    O
microcontroller    B-ComputerCircuit103084420
family    O
,    O
first    O
introduced    O
in    O
2005    O
,    O
with    O
a    O
dual    O
cycle    O
optimized    O
8051    O
"    O
E    O
-    O
Warp    O
"    O
core    O
.    O

DAVE    O
Bench    O
is    O
a    O
free    O
development    O
tool    O
chain    O
from    O
Infineon    O
for    O
the    O
development    O
of    O
application    O
codes    O
based    O
on    O
XC800    O
microcontroller    B-ComputerCircuit103084420
.    O

A    O
ceibo    O
emulator    O
is    O
an    O
in    O
-    O
circuit    O
emulators    O
for    O
microcontrollers    B-ComputerCircuit103084420
and    O
microprocessors    O
.    O

Microcontroller    B-ComputerCircuit103084420

Copter    O
,    O
Plane    O
,    O
Rover    O
or    O
Sub    O
software    O
runs    O
on    O
a    O
wide    O
variety    O
of    O
embedded    O
hardware    O
(    O
including    O
full    O
blown    O
Linux    O
computers    O
)    O
,    O
typically    O
consisting    O
of    O
one    O
or    O
more    O
microcontroller    B-ComputerCircuit103084420
or    O
microprocessor    O
connected    O
to    O
peripheral    O
sensors    O
used    O
for    O
navigation    O
.    O

The    O
ATmega328    O
is    O
a    O
single    O
-    O
chip    O
microcontroller    B-ComputerCircuit103084420
created    O
by    O
Atmel    O
in    O
the    O
megaAVR    O
family    O
.    O

I    O
/    O
O    O
MCU    B-ComputerCircuit103084420
:    O
Fujitsu    O
MB8843    O
@    O
1.54    O
MHz    O
&    O
Fujitsu    O
MB8844    O
@    O
1.54    O
MHz    O

Charlieplexing    O
is    O
a    O
technique    O
for    O
driving    O
a    O
multiplexed    O
display    O
in    O
which    O
relatively    O
few    O
I/O    B-ComputerCircuit103084420
pins    I-ComputerCircuit103084420
on    O
a    O
microcontroller    B-ComputerCircuit103084420
are    O
used    O
e.g.    O
to    O
drive    O
an    O
array    O
of    O
LEDs    O
.    O

It    O
is    O
aimed    O
to    O
be    O
used    O
with    O
low    O
-    O
power    O
and    O
memory    O
constrained    O
Internet    O
of    O
Things    O
(    O
IoT    O
)    O
devices    O
,    O
which    O
are    O
usually    O
built    O
from    O
different    O
MCU    B-ComputerCircuit103084420
platforms    O
.    O

a    O
microcontroller    B-ComputerCircuit103084420
,    O
in    O
some    O
versions    O
;    O
a    O
microprocessor    O
or    O
field    B-ComputerCircuit103084420
programmable    I-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
array    I-ComputerCircuit103084420
(    O
FPGA    O
)    O
,    O
which    O
processes    O
the    O
information    O
and    O
acts    O
on    O
the    O
interface    O
between    O
the    O
GPS    O
;    O

The    O
products    O
concerned    O
contain    O
at    O
least    O
one    O
microprocessor    O
or    O
microcontroller    B-ComputerCircuit103084420
,    O
as    O
well    O
as    O
couplers    O
(    O
for    O
I    O
/    O
O    O
)    O
.    O

It    O
has    O
been    O
published    O
by    O
T&L    O
Publications    O
since    O
1980    O
and    O
leans    O
heavily    O
toward    O
microcontroller    B-ComputerCircuit103084420
and    O
digital    O
electronics    O
projects    O
.    O

The    O
chip    O
footprint    O
contains    O
more    O
complex    O
and    O
lower    O
powered    O
microcontrollers    B-ComputerCircuit103084420
.    O

The    O
main    O
components    O
of    O
a    O
sensor    O
node    O
are    O
a    O
microcontroller    B-ComputerCircuit103084420
,    O
transceiver    O
,    O
external    O
memory    O
,    O
power    O
source    O
and    O
one    O
or    O
more    O
sensors    O
.    O

While    O
the    O
most    O
common    O
controller    O
is    O
a    O
microcontroller    B-ComputerCircuit103084420
,    O
other    O
alternatives    O
that    O
can    O
be    O
used    O
as    O
a    O
controller    O
are    O
:    O
a    O
general    O
purpose    O
desktop    O
microprocessor    O
,    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processors    I-ComputerCircuit103084420
,    O
FPGAs    B-ComputerCircuit103084420
and    O
ASICs    O
.    O

These    O
digital    O
ICs    O
,    O
typically    O
microprocessors    O
,    O
DSPs    B-ComputerCircuit103084420
,    O
and    O
microcontroller    B-ComputerCircuit103084420
,    O
work    O
using    O
boolean    O
algebra    O
to    O
process    O
"    O
one    O
"    O
and    O
"    O
zero    O
"    O
signals    O
.    O

The    O
die    B-ComputerCircuit103084420
from    O
an    O
Intel    O
8742    B-ComputerCircuit103084420
,    O
an    O
8-bit    O
microcontroller    B-ComputerCircuit103084420
that    O
includes    O
a    O
CPU    O
running    O
at    O
12    O
MHz    O
,    O
128    O
bytes    O
of    O
RAM    O
,    O
2048    O
bytes    O
of    O
EPROM    B-ComputerCircuit103084420
,    O
and    O
I    O
/    O
O    O
in    O
the    O
same    O
chip    O
.    O

The    O
Intel    O
80186    O
,    O
also    O
known    O
as    O
the    O
iAPX    O
186    O
,    O
or    O
just    O
186    O
,    O
is    O
a    O
microprocessor    O
and    O
microcontroller    B-ComputerCircuit103084420
introduced    O
in    O
1982    O
.    O

The    O
80186    O
series    O
was    O
generally    O
intended    O
for    O
embedded    O
systems    O
,    O
as    O
microcontroller    B-ComputerCircuit103084420
with    O
external    O
memory    O
.    O

The    O
80188    O
series    O
was    O
generally    O
intended    O
for    O
embedded    O
systems    O
,    O
as    O
microcontroller    B-ComputerCircuit103084420
with    O
external    O
memory    O
.    O

AVR    O
is    O
a    O
family    O
of    O
microcontroller    B-ComputerCircuit103084420
developed    O
by    O
Atmel    O
beginning    O
in    O
1996    O
.    O

Although    O
the    O
MCUs    B-ComputerCircuit103084420
are    O
8-bit    O
,    O
each    O
instruction    O
takes    O
one    O
or    O
two    O
16-bit    O
words    O
.    O

a    O
microcontroller    B-ComputerCircuit103084420
,    O
microprocessor    O
or    O
digital    B-ComputerCircuit103084420
signal    I-ComputerCircuit103084420
processor    I-ComputerCircuit103084420
(    O
DSP    O
)    O
core    O
–    O
multiprocessor    O
SoCs    O
(    O
MPSoC    O
)    O
having    O
more    O
than    O
one    O
processor    O
core    O

A    O
SoC    O
consists    O
of    O
both    O
the    O
hardware    O
,    O
described    O
above    O
,    O
and    O
the    O
software    O
controlling    O
the    O
microcontroller    B-ComputerCircuit103084420
,    O
microprocessor    O
or    O
DSP    O
cores    O
,    O
peripherals    O
and    O
interfaces    O
.    O

microcontroller    B-ComputerCircuit103084420

One    O
of    O
its    O
drawbacks    O
when    O
compared    O
with    O
other    O
hashing    O
algorithms    O
designed    O
for    O
8-bit    O
processors    O
is    O
the    O
suggested    O
256    O
byte    O
lookup    O
table    O
,    O
which    O
can    O
be    O
prohibitively    O
large    O
for    O
a    O
small    O
microcontroller    B-ComputerCircuit103084420
with    O
a    O
program    O
memory    O
size    O
on    O
the    O
order    O
of    O
hundreds    O
of    O
bytes    O
.    O

On    O
microcontrollers    B-ComputerCircuit103084420
,    O
however    O
,    O
SLIP    O
is    O
still    O
the    O
preferred    O
way    O
of    O
encapsulating    O
IP    O
packets    O
due    O
to    O
its    O
very    O
small    O
overhead    O
.    O

It    O
is    O
implemented    O
by    O
microcontroller    B-ComputerCircuit103084420
and    O
microprocessors    O
for    O
embedded    O
systems    O
.    O

Besides    O
encryption    O
,    O
arcade    O
games    O
were    O
usually    O
protected    O
with    O
custom    O
microcontroller    B-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
(    O
MCUs    O
)    O
that    O
implemented    O
a    O
part    O
of    O
the    O
game    O
logic    O
or    O
some    O
other    O
important    O
functions    O
.    O

It    O
works    O
by    O
means    O
of    O
a    O
microcontroller    B-ComputerCircuit103084420
that    O
is    O
programmed    O
to    O
interpret    O
MIDI    O
data    O
,    O
and    O
output    O
a    O
corresponding    O
Pulse    O
-    O
width    O
modulation    O
(    O
PWM    O
)    O
signal    O
.    O

It    O
was    O
essentially    O
a    O
microcontroller    B-ComputerCircuit103084420
with    O
256    O
bytes    O
of    O
on    O
-    O
chip    O
RAM    O
,    O
2    O
K    O
ROM    O
and    O
other    O
peripheral    O
circuitry    O
,    O
still    O
based    O
on    O
Elektronika    O
NC    O
instruction    O
set    O
,    O
but    O
compatible    O
with    O
a    O
Soviet    O
clone    O
of    O
DEC    O
's    O
Q    O
-    O
Bus    O
that    O
was    O
already    O
adopted    O
as    O
an    O
industry    O
standard    O
—    O
a    O
first    O
sign    O
of    O
things    O
to    O
come    O
.    O

All    O
CPUs    O
in    O
the    O
family    O
were    O
single    O
-    O
chip    O
16-bit    O
microprocessors    O
based    O
on    O
Electronika    O
NC    O
microarchitecture    O
,    O
however    O
only    O
the    O
first    O
one    O
,    O
the    O
K1801VE1    O
microcontroller    B-ComputerCircuit103084420
,    O
used    O
the    O
Electronica    O
NC    O
instruction    O
set    O
.    O

Microcontroller    B-ComputerCircuit103084420

Microcontroller    B-ComputerCircuit103084420
.    O

The    O
MSP430    O
is    O
a    O
mixed    O
-    O
signal    O
microcontroller    B-ComputerCircuit103084420
family    O
from    O
Texas    O
Instruments    O
.    O

Today    O
,    O
many    O
programmable    O
electronic    O
devices    O
are    O
commonly    O
categorized    O
as    O
Flash    O
Memory    O
,    O
Microcontroller    B-ComputerCircuit103084420
and    O
Programmable    O
Logic    O
Devices    O
.    O

There    O
is    O
a    O
subset    O
of    O
the    O
protocol    O
(    O
Level    O
I    O
)    O
that    O
is    O
very    O
much    O
tailored    O
to    O
the    O
CAN    O
bus    O
and    O
resource    O
restricted    O
microcontroller    B-ComputerCircuit103084420
.    O

The    O
Freescale    O
68HC11    O
is    O
an    O
example    O
of    O
a    O
popular    O
HCMOS    O
microcontroller    B-ComputerCircuit103084420
.    O

ACS    O
provided    O
ACOS3    O
Microcontroller    B-ComputerCircuit103084420
Smart    O
Cards    O
to    O
identify    O
around    O
4,000    O
guests    O
,    O
and    O
ACR88    O
Handheld    O
PIN    O
-    O
Pad    O
Readers    O
to    O
read    O
the    O
smart    O
cards    O
.    O

A    O
ready    O
-    O
to    O
-    O
use    O
module    O
is    O
a    O
complete    O
system    O
with    O
a    O
transceiver    O
,    O
and    O
optionally    O
an    O
MCU    B-ComputerCircuit103084420
and    O
antenna    O
on    O
a    O
printed    O
circuit    O
board    O
.    O

The    O
Renesas    O
Electronics    O
V850    O
is    O
a    O
32-bit    O
RISC    O
CPU    O
core    O
architecture    O
for    O
embedded    O
microcontrollers    B-ComputerCircuit103084420
originally    O
developed    O
and    O
manufactured    O
by    O
NEC    O
,    O
succeeded    O
by    O
V850    O
variants    O
named    O
V850ES    O
,    O
V850E    O
,    O
and    O
V850E2    O
which    O
run    O
uClinux    O
.    O

This    O
holds    O
true    O
for    O
platforms    O
as    O
diverse    O
as    O
1990s    O
SunOS    O
4    O
Unix    O
,    O
Microsoft    O
MS    O
-    O
DOS    O
,    O
modern    O
Linux    O
,    O
and    O
Microchip    O
MCC18    O
for    O
embedded    O
8-bit    O
PIC    O
microcontroller    B-ComputerCircuit103084420
.    O

Most    O
of    O
their    O
keyboards    O
are    O
based    O
on    O
the    O
8048    B-ComputerCircuit103084420
microcontroller    B-ComputerCircuit103084420
to    O
communicate    O
to    O
the    O
computer    O
.    O

CSH    O
currently    O
has    O
two    O
drink    O
machines    O
and    O
a    O
snack    O
machine    O
,    O
all    O
of    O
them    O
using    O
Tiny    O
Internet    O
Interface    O
microcontroller    B-ComputerCircuit103084420
to    O
interface    O
with    O
the    O
network    O
.    O

The    O
Infineon    O
XC2000    O
family    O
is    O
a    O
16-bit    O
microcontroller    B-ComputerCircuit103084420
that    O
can    O
be    O
found    O
in    O
automotive    O
applications    O
including    O
transmissions    O
,    O
hybrid    O
applications    O
,    O
driver    O
assistant    O
systems    O
and    O
engine    O
management    O
.    O

The    O
Central    O
Processing    O
Unit    O
(    O
CPU    O
)    O
of    O
the    O
XC2000    O
microcontroller    B-ComputerCircuit103084420
family    O
is    O
principally    O
fetching    O
and    O
decoding    O
instructions    O
,    O
to    O
supply    O
,    O
perform    O
operations    O
and    O
store    O
calculated    O
result    O
on    O
the    O
operands    O
for    O
the    O
arithmetic    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
(    O
ALU    O
)    O
and    O
the    O
MAC    O
unit    O
.    O

Radiation    O
hardened    O
die    B-ComputerCircuit103084420
of    O
the    O
1886VE10    O
microcontroller    B-ComputerCircuit103084420
prior    O
to    O
metalization    O
etching    O
.    O

Radiation    O
hardened    O
die    B-ComputerCircuit103084420
of    O
the    O
1886VE10    O
microcontroller    B-ComputerCircuit103084420
after    O
a    O
metalization    O
etching    O
process    O
has    O
been    O
used    O
.    O

The    O
DS80C390    O
is    O
a    O
microcontroller    B-ComputerCircuit103084420
whose    O
architecture    O
is    O
derived    O
from    O
that    O
of    O
the    O
Intel    O
8051    O
processor    O
series    O
,    O
introduced    O
by    O
Dallas    O
Semiconductor    O
(    O
now    O
part    O
of    O
Maxim    O
Integrated    O
Products    O
)    O
.    O

Comparators    O
are    O
used    O
in    O
central    O
processing    O
unit    O
s    O
(    O
CPUs    O
)    O
and    O
microcontroller    B-ComputerCircuit103084420
(    O
MCUs    O
)    O
.    O

Many    O
microcontroller    B-ComputerCircuit103084420
have    O
analog    O
comparators    O
on    O
some    O
of    O
their    O
inputs    O
that    O
can    O
be    O
read    O
or    O
trigger    O
an    O
interrupt    O
.    O

Firmware    O
,    O
the    O
software    O
required    O
by    O
the    O
onboard    O
microcontroller    B-ComputerCircuit103084420
that    O
accompany    O
some    O
hardware    O
,    O
is    O
generally    O
not    O
considered    O
to    O
be    O
a    O
binary    O
blob    O
.    O

C167    O
family    O
is    O
a    O
16-bit    O
microcontroller    B-ComputerCircuit103084420
architecture    O
from    O
Infineon    O

As    O
in    O
the    O
block    O
diagram    O
,    O
the    O
meter    O
has    O
a    O
power    O
supply    O
,    O
a    O
metering    O
engine    O
,    O
a    O
processing    O
and    O
communication    O
engine    O
(    O
i.e.    O
a    O
microcontroller    B-ComputerCircuit103084420
)    O
,    O
and    O
other    O
add    O
-    O
on    O
modules    O
such    O
as    O
RTC    O
,    O
LCD    O
,    O
communication    O
ports    O
/    O
modules    O
and    O
so    O
on    O
.    O

A    O
microcontroller    B-ComputerCircuit103084420
version    O
of    O
the    O
Freescale    O
ColdFire    O
(    O
part    O
of    O
the    O
Motorola    O
68000    O
series    O
)    O

The    O
COP8    O
microcontroller    O
from    O
National    O
Semiconductor    O
is    O
an    O
8    O
bit    O
CISC    O
core    O
microcontroller    B-ComputerCircuit103084420
,    O
whose    O
main    O
features    O
are    O
:    O

The    O
architectures    O
are    O
designed    O
according    O
to    O
reduced    O
instruction    O
set    O
computing    O
principles    O
,    O
and    O
are    O
mainly    O
used    O
in    O
microcontroller    B-ComputerCircuit103084420
.    O

McASP    O
is    O
an    O
acronym    O
for    O
Multichannel    O
Audio    O
Serial    O
Port    O
,    O
a    O
communication    O
peripheral    O
found    O
in    O
Texas    O
Instruments    O
family    O
of    O
digital    O
signal    O
processors    O
(    O
DSPs    B-ComputerCircuit103084420
)    O
and    O
Microcontroller    O
Units    O
(    O
MCU    B-ComputerCircuit103084420
)    O
.    O

Freescale    O
focuses    O
on    O
its    O
microprocessor    O
and    O
microcontroller    B-ComputerCircuit103084420
.    O

The    O
PowerPC    O
5000    O
family    O
is    O
a    O
series    O
of    O
Power    O
Architecture    O
microprocessors    O
from    O
Freescale    O
(    O
previously    O
Motorola    O
)    O
and    O
STMicroelectronics    O
designed    O
for    O
automotive    O
and    O
industrial    O
microcontroller    B-ComputerCircuit103084420
and    O
system    B-ComputerCircuit103084420
on    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
(    O
SoC    O
)    O
use    O
.    O

Bob    O
Pease    O
,    O
designer    O
of    O
the    O
LM331    O
and    O
LM337    B-ComputerCircuit103084420
among    O
others    O

LM317T    B-ComputerCircuit103084420
,    O
adjustable    O
linear    O
voltage    O
regulator    O

This    O
is    O
called    O
a    O
diode-OR    B-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
,    O
designed    O
to    O
prevent    O
backflow    O
of    O
current    O
to    O
the    O
supplying    O
device    O
.    O

A    O
shift    B-ComputerCircuit103084420
register    I-ComputerCircuit103084420
lookup    I-ComputerCircuit103084420
table    I-ComputerCircuit103084420
,    O
also    O
shift    B-ComputerCircuit103084420
register    I-ComputerCircuit103084420
LUT    I-ComputerCircuit103084420
or    O
SRL    B-ComputerCircuit103084420
,    O
refers    O
to    O
a    O
component    O
in    O
digital    O
circuitry    O
.    O

The    O
BC548    B-ComputerCircuit103084420
is    O
an    O
example    O
of    O
the    O
modern    O
low    O
-    O
cost    O
member    O
of    O
this    O
family    O
,    O
still    O
in    O
a    O
through    O
-    O
hole    O
package    O
,    O
while    O
the    O
BC848    O
is    O
the    O
Surface-mount    B-ComputerCircuit103084420
version    O
.    O

BC548    B-ComputerCircuit103084420

As    O
there    O
exist    O
polynomial    O
-    O
time    O
algorithms    O
to    O
convert    O
any    O
Boolean    O
expression    O
to    O
conjunctive    O
normal    O
form    O
such    O
as    O
Tseitin's    B-ComputerCircuit103084420
algorithm    I-ComputerCircuit103084420
,    O
posing    O
SAT    O
problems    O
in    O
CNF    O
does    O
not    O
change    O
their    O
computational    O
difficulty    O
.    O

There    O
are    O
also    O
longer    O
-    O
term    O
concerns    O
:    O
various    O
adverse    O
device    O
-    O
level    O
effects    O
such    O
as    O
hot    B-ComputerCircuit103084420
carrier    I-ComputerCircuit103084420
injection    I-ComputerCircuit103084420
and    O
electromigration    O
occur    O
more    O
rapidly    O
at    O
higher    O
voltages    O
,    O
decreasing    O
the    O
lifespan    O
of    O
overvolted    O
components    O
.    O

The    O
third    O
generation    O
label    O
encompasses    O
multiple    O
technologies    O
,    O
though    O
it    O
includes    O
non    O
-    O
semiconductor    O
technologies    O
(    O
including    O
polymers    O
and    O
biomimetics    O
)    O
,    O
quantum    O
dot    O
,    O
tandem    O
/    O
multi    O
-    O
junction    O
cells    O
,    O
intermediate    O
band    O
solar    O
cell    O
,    O
hot-carrier    B-ComputerCircuit103084420
cell    I-ComputerCircuit103084420
,    O
photon    O
upconversion    O
and    O
downconversion    O
technologies    O
,    O
and    O
solar    O
thermal    O
technologies    O
,    O
such    O
as    O
thermophotonics    O
,    O
which    O
is    O
one    O
technology    O
identified    O
by    O
Green    O
as    O
being    O
third    O
generation    O
.    O

For    O
extremely    O
small    O
scale    O
devices    O
,    O
where    O
the    O
high    O
-    O
field    O
regions    O
may    O
be    O
comparable    O
or    O
smaller    O
than    O
the    O
average    O
mean    O
free    O
path    O
of    O
the    O
charge    O
carrier    O
,    O
one    O
can    O
observe    O
velocity    O
overshoot    O
,    O
or    O
hot    B-ComputerCircuit103084420
electron    I-ComputerCircuit103084420
effects    O
which    O
has    O
become    O
more    O
important    O
as    O
the    O
transistor    O
geometries    O
continually    O
decrease    O
to    O
enable    O
design    O
of    O
faster    O
,    O
larger    O
and    O
more    O
dense    O
integrated    O
circuits    O
.    O

A    O
low-dropout    B-ComputerCircuit103084420
or    O
LDO    B-ComputerCircuit103084420
regulator    O
is    O
a    O
DC    O
linear    O
voltage    O
regulator    O
that    O
can    O
regulate    O
the    O
output    O
voltage    O
even    O
when    O
the    O
supply    O
voltage    O
is    O
very    O
close    O
to    O
the    O
output    O
voltage    O
.    O

Low    B-ComputerCircuit103084420
drop-out    I-ComputerCircuit103084420
(    O
LDO    O
)    O
constant    O
current    O
regulators    O
also    O
allow    O
the    O
total    O
LED    O
voltage    O
to    O
be    O
a    O
higher    O
fraction    O
of    O
the    O
power    O
supply    O
voltage    O
.    O

His    O
other    O
projects    O
include    O
"    O
Gemini    O
"    O
and    O
"    O
Gemini2    O
"    O
,    O
open    O
source    O
programs    O
for    O
graph    O
isomorphism    O
used    O
for    O
netlist    O
comparison    O
in    O
layout    B-ComputerCircuit103084420
versus    I-ComputerCircuit103084420
schematic    I-ComputerCircuit103084420
IC    O
verification    O
.    O

It    O
included    O
a    O
design    O
-    O
rule    O
checker    O
,    O
an    O
electrical    O
rule    O
checker    O
,    O
and    O
a    O
layout-versus-schematic    B-ComputerCircuit103084420
consistency    O
checker    O
among    O
other    O
programs    O
.    O

However    O
,    O
since    O
SRAM    O
has    O
high    O
leakage    O
power    O
and    O
low    O
density    O
,    O
die-stacked    B-ComputerCircuit103084420
DRAM    O
has    O
recently    O
been    O
used    O
for    O
designing    O
multi    O
-    O
megabyte    O
sized    O
processor    O
caches    O
.    O

3DS    B-ComputerCircuit103084420
(die    I-ComputerCircuit103084420
stacking)    I-ComputerCircuit103084420
,    O
a    O
computer    O
memory    O
technology    O

various    O
approaches    O
to    O
stacking    O
several    O
layers    O
of    O
transistors    O
to    O
make    O
a    O
three-dimensional    B-ComputerCircuit103084420
integrated    I-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
,    O
such    O
as    O
through-silicon    B-ComputerCircuit103084420
via    I-ComputerCircuit103084420
,    O
"    O
monolithic    O
3D    O
"    O
,    O
stacked    O
wire    O
bonding    O
,    O
etc    O
.    O

A    O
three-dimensional    B-ComputerCircuit103084420
integrated    I-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
(    O
3D    O
-    O
IC    O
)    O
has    O
two    O
or    O
more    O
layers    O
of    O
active    O
electronic    O
components    O
that    O
are    O
integrated    O
both    O
vertically    O
and    O
horizontally    O
into    O
a    O
single    O
circuit    O
.    O

The    O
computer    O
featured    O
two    O
radiation-hardened    B-ComputerCircuit103084420
IBM    O
RAD6000s    O
,    O
a    O
25    O
megahertz    O
main    O
processor    O
,    O
and    O
a    O
10    O
MHz    O
fault    O
protection    O
processor    O
.    O

This    O
processor    O
is    O
a    O
radiation-hardened    B-ComputerCircuit103084420
version    O
of    O
a    O
PowerPC    O
750    O
or    O
G3    O
processor    O
with    O
a    O
specially    O
built    O
motherboard    O
.    O

Computers    O
:    O
The    O
two    O
identical    O
on    O
-    O
board    O
rover    O
computers    O
,    O
called    O
"    O
Rover    O
Compute    O
Element    O
"    O
(    O
RCE    O
)    O
,    O
contain    O
radiation-hardened    B-ComputerCircuit103084420
memory    O
to    O
tolerate    O
the    O
extreme    O
radiation    O
from    O
space    O
and    O
to    O
safeguard    O
against    O
power    O
-    O
off    O
cycles    O
.    O

There    O
are    O
many    O
desired    O
properties    O
of    O
scintillators    O
,    O
such    O
as    O
high    O
density    O
,    O
fast    O
operation    O
speed    O
,    O
low    O
cost    O
,    O
radiation    B-ComputerCircuit103084420
hardness    I-ComputerCircuit103084420
,    O
production    O
capability    O
and    O
durability    O
of    O
operational    O
parameters    O
.    O

Devices    O
intended    O
for    O
high    O
radiation    O
environments    O
such    O
as    O
the    O
nuclear    O
industry    O
and    O
extra    O
atmospheric    O
(    O
space    O
)    O
applications    O
may    O
be    O
made    O
"radiation    B-ComputerCircuit103084420
hard"    I-ComputerCircuit103084420
to    O
resist    O
such    O
effects    O
through    O
design    O
,    O
material    O
selection    O
,    O
and    O
fabrication    O
methods    O
.    O

Radiation    B-ComputerCircuit103084420
hardening    I-ComputerCircuit103084420

Aeroflex    O
consisted    O
of    O
Aeroflex    O
Microelectronic    O
Solutions    O
(    O
AMS    O
)    O
,    O
a    O
fabless    O
manufacturer    O
of    O
rad-hard    B-ComputerCircuit103084420
and    O
high    O
reliability    O
semiconductor    O
devices    O
,    O
and    O
Aeroflex    O
Test    O
Solutions    O
(    O
ATS    O
)    O
,    O
which    O
produced    O
electronic    O
test    O
equipment    O
.    O

The    O
RAD750    O
is    O
a    O
radiation-hardened    B-ComputerCircuit103084420
single    O
board    O
computer    O
manufactured    O
by    O
BAE    O
Systems    O
Electronics    O
,    O
Intelligence    O
&    O
Support    O
.    O

Tunnel    O
diodes    O
are    O
also    O
more    O
resistant    B-ComputerCircuit103084420
to    I-ComputerCircuit103084420
ionizing    I-ComputerCircuit103084420
radiation    I-ComputerCircuit103084420
than    O
other    O
diodes    O
.    O

Radiation    B-ComputerCircuit103084420
hardening    I-ComputerCircuit103084420
is    O
the    O
act    O
of    O
making    O
electronic    O
components    O
and    O
systems    O
resistant    O
to    O
damage    O
or    O
malfunctions    O
caused    O
by    O
ionizing    O
radiation    O
(    O
particle    O
radiation    O
and    O
high    O
-    O
energy    O
electromagnetic    O
radiation    O
)    O
,    O
such    O
as    O
those    O
encountered    O
in    O
outer    O
space    O
and    O
high    O
-    O
altitude    O
flight    O
,    O
around    O
nuclear    O
reactors    O
and    O
particle    O
accelerators    O
,    O
or    O
during    O
nuclear    O
accidents    O
or    O
nuclear    O
warfare    O
.    O

For    O
flexibility    O
,    O
commercial    O
off    O
-    O
the    O
-    O
shelf    O
parts    O
and    O
system    O
-    O
wide    O
"    O
radiation    O
-    O
tolerant    O
"    O
design    O
are    O
used    O
instead    O
of    O
rad-hardened    B-ComputerCircuit103084420
parts    O
.    O

The    O
RHPPC    O
is    O
a    O
radiation    B-ComputerCircuit103084420
hardened    I-ComputerCircuit103084420
processor    O
based    O
on    O
PowerPC    O
603e    O
technology    O
licensed    O
from    O
Motorola    O
(    O
now    O
Freescale    O
)    O
and    O
manufactured    O
by    O
Honeywell    O
.    O

Hymenobacter    O
kanuolensis    O
is    O
a    O
Gram    O
-    O
negative    O
,    O
rod    O
-    O
shaped    O
,    O
radiation-resistant    B-ComputerCircuit103084420
and    O
non    O
-    O
motile    O
bacterium    O
from    O
the    O
genus    O
of    O
Hymenobacter    O
which    O
has    O
been    O
isolated    O
from    O
soil    O
from    O
the    O
Qinghai    O
-    O
Tibet    O
Plateau    O
in    O
Tibet    O
in    O
China    O
.    O

Harris    O
Corporation    O
–    O
sold    O
rad-hard    B-ComputerCircuit103084420
versions    O
of    O
8086    O
and    O
80286    O
;    O
product    O
line    O
discontinued    O
.    O

Computer    B-ComputerCircuit103084420
module    I-ComputerCircuit103084420
,    O
an    O
early    O
packaging    O
technique    O
that    O
combined    O
several    O
electronic    O
components    O
to    O
produce    O
a    O
single    O
logic    O
element    O

A    O
Bioamplifier    O
is    O
an    O
electrophysiological    O
device    O
,    O
a    O
variation    O
of    O
the    O
instrumentation    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420
,    O
used    O
to    O
gather    O
and    O
increase    O
the    O
signal    O
integrity    O
of    O
physiologic    O
electrical    O
activity    O
for    O
output    O
to    O
various    O
sources    O
.    O

The    O
electrical    O
signal    O
output    O
is    O
typically    O
in    O
the    O
order    O
of    O
a    O
few    O
millivolts    O
and    O
usually    O
requires    O
amplification    O
by    O
an    O
instrumentation    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420
before    O
it    O
can    O
be    O
used    O
.    O

Instrumentation    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420

A    O
digital    B-ComputerCircuit103084420
clock    I-ComputerCircuit103084420
manager    I-ComputerCircuit103084420
(    O
DCM    O
)    O
is    O
an    O
electronic    O
component    O
available    O
on    O
some    O
FPGA    B-ComputerCircuit103084420
(    O
notably    O
ones    O
produced    O
by    O
Xilinx    O
)    O
.    O

Jeffrey    O
Ullman    O
,    O
"    O
Computational    O
Aspects    O
of    O
VLSI    B-ComputerCircuit103084420
"    O
,    O
Computer    O
Science    O
Press    O
,    O
1984    O
,    O
—    O
Chapter    O
9    O
:    O
"    O
Algorithms    O
for    O
VLSI    O
Design    O
Tools    O
"    O
describes    O
algorithms    O
for    O
polygon    O
operations    O
involved    O
in    O
electronic    O
design    O
automation    O
(    O
design    O
rule    O
checking    O
,    O
circuit    B-ComputerCircuit103084420
extraction    I-ComputerCircuit103084420
,    O
placement    O
and    O
routing    O
)    O
.    O

They    O
are    O
known    O
for    O
being    O
slower    O
but    O
more    O
accurate    O
than    O
the    O
layout    B-ComputerCircuit103084420
extraction    I-ComputerCircuit103084420
above    O
.    O

Even    O
though    O
slightly    O
smaller    O
(    O
144×77×13    O
mm    O
,    O
170    O
g    O
)    O
than    O
the    O
original    O
HP-42S    O
(    O
148×80×15    O
mm    O
,    O
170    O
g    O
)    O
,    O
the    O
calculator    O
comes    O
with    O
an    O
additional    O
top    O
row    O
of    O
keys    O
for    O
soft    O
menus    O
,    O
a    O
keyboard    O
layout    O
supporting    O
direct    O
alpha    O
character    O
input    O
,    O
a    O
much    O
larger    O
high    O
-    O
contrast    O
display    O
(    O
Sharp    O
low    O
power    O
transflective    O
memory    O
LCD    O
with    O
a    O
resolution    O
of    O
400×240    O
,    O
protected    O
by    O
Gorilla    O
Glass    O
)    O
showing    O
all    O
four    O
stack    O
levels    O
at    O
once    O
,    O
ca    O
.    O
77    O
KB    O
usable    O
RAM    O
,    O
a    O
beeper    O
,    O
a    O
callable    O
real-time    B-ComputerCircuit103084420
clock    I-ComputerCircuit103084420
as    O
well    O
as    O
an    O
infrared    O
port    O
for    O
HP    O
82240A    O
/    O
HP    O
82240B    O
printer    O
support    O
and    O
an    O
USB    O
interface    O
(    O
with    O
Micro    O
-    O
USB    O
plug    O
)    O
emulating    O
a    O
FAT16-formatted    O
USB    O
mass    O
storage    O
device    O
for    O
easy    O
program    O
transfer    O
and    O
state    O
backup    O
/    O
transfer    O
as    O
well    O
as    O
for    O
firmware    O
updates    O
.    O

Business    O
features    O
included    O
a    O
real-time    B-ComputerCircuit103084420
clock    I-ComputerCircuit103084420
and    O
calendar    O
,    O
as    O
well    O
as    O
functions    O
such    O
as    O
time    O
value    O
of    O
money    O
calculations    O
.    O

The    O
SPARCstation    O
1    O
uses    O
an    O
M48T02    O
battery    O
-    O
backed    O
RTC    B-ComputerCircuit103084420
with    O
RAM    O
chip    O
which    O
handles    O
the    O
real    O
time    O
clock    O
and    O
boot    O
parameter    O
storage    O
.    O

The    O
IBM    O
PC    O
AT    O
added    O
a    O
second    O
,    O
slave    O
8259    O
PIC    O
(    O
at    O
I    O
/    O
O    O
address    O
)    O
,    O
a    O
second    O
8237    O
DMA    O
controller    O
for    O
16-bit    O
DMA    O
(    O
at    O
I    O
/    O
O    O
address    O
)    O
,    O
a    O
DMA    O
address    O
register    O
(    O
implemented    O
with    O
a    O
74LS612    O
IC    O
)    O
(    O
at    O
I    O
/    O
O    O
address    O
)    O
,    O
and    O
a    O
Motorola    O
MC146818    O
real-time    B-ComputerCircuit103084420
clock    I-ComputerCircuit103084420
(    O
RTC    O
)    O
with    O
nonvolatile    B-ComputerCircuit103084420
memory    I-ComputerCircuit103084420
(    O
NVRAM    O
)    O
used    O
for    O
system    O
configuration    O
(    O
replacing    O
the    O
DIP    O
switches    O
and    O
jumpers    O
used    O
for    O
this    O
purpose    O
in    O
PC    O
and    O
PC    O
/    O
XT    O
models    O
(    O
at    O
I    O
/    O
O    O
address    O
)    O
.    O

Raven    O
peripherals    O
resemble    O
the    O
Butterfly    O
:    O
piezo    O
speaker    O
,    O
DataFlash    O
(    O
bigger    O
)    O
,    O
external    O
EEPROM    O
,    O
sensors    O
,    O
32    O
kHz    O
crystal    O
for    O
RTC    B-ComputerCircuit103084420
,    O
and    O
so    O
on    O
.    O

Plugging    O
into    O
the    O
extension    O
port    O
on    O
the    O
underside    O
of    O
the    O
console    O
,    O
it    O
allows    O
the    O
Nintendo    O
64    O
to    O
use    O
proprietary    O
64    O
MB    O
magnetic    O
disks    O
for    O
expanded    O
and    O
rewritable    O
data    O
storage    O
,    O
a    O
real-time    B-ComputerCircuit103084420
clock    I-ComputerCircuit103084420
for    O
persistent    O
game    O
world    O
design    O
,    O
and    O
a    O
standard    O
font    O
and    O
audio    O
library    O
for    O
further    O
storage    O
efficiency    O
.    O

Nintendo    O
designed    O
the    O
64DD    O
as    O
an    O
enabling    O
technology    O
for    O
the    O
development    O
of    O
new    O
genres    O
of    O
games    O
,    O
which    O
was    O
principally    O
accomplished    O
by    O
its    O
three    O
main    O
design    O
features    O
:    O
its    O
dual    O
storage    O
strategy    O
of    O
cartridges    O
and    O
disks    O
;    O
its    O
new    O
real-time    B-ComputerCircuit103084420
clock    I-ComputerCircuit103084420
(    O
RTC    O
)    O
;    O
and    O
its    O
Internet    O
connectivity    O
.    O

Its    O
publicized    O
four    O
-    O
year    O
development    O
was    O
fundamentally    O
enabled    O
by    O
the    O
realtime    B-ComputerCircuit103084420
clock    I-ComputerCircuit103084420
and    O
mass    O
writability    O
,    O
where    O
Miyamoto    O
explained    O
,    O
"    O
We    O
're    O
doing    O
it    O
on    O
the    O
64DD    O
because    O
I    O
wanted    O
to    O
make    O
a    O
clock    O
function    O
,    O
such    O
that    O
even    O
if    O
the    O
power    O
is    O
cut    O
,    O
[    O
the    O
game    O
]    O
can    O
still    O
raise    O
the    O
creature    O
"    O
and    O
with    O
optionally    O
purchasable    O
enhancement    O
data    O
;    O
A    O
subset    O
of    O
creature    O
maintenance    O
functionality    O
is    O
made    O
portable    O
on    O
the    O
Game    O
Boy    O
via    O
the    O
Transfer    O
Pak    O
,    O
to    O
be    O
synchronized    O
back    O
to    O
the    O
64DD    O
disk    O
.    O

Handling    O
the    O
ports    O
,    O
the    O
keyboard    O
and    O
a    O
real-time    B-ComputerCircuit103084420
clock    I-ComputerCircuit103084420
was    O
a    O
dedicated    O
Intelligent    O
Keyboard    O
(    O
ikbd    O
)    O
controller    O
.    O

Amiga    O
501    O
with    O
512    O
KB    O
RAM    O
and    O
real-time    B-ComputerCircuit103084420
clock    I-ComputerCircuit103084420

On    O
a    O
modern    O
meter    O
most    O
if    O
not    O
all    O
of    O
this    O
will    O
be    O
implemented    O
inside    O
the    O
microprocessor    O
,    O
such    O
as    O
the    O
real    O
-    O
time    O
clock    O
(    O
RTC    B-ComputerCircuit103084420
)    O
,    O
LCD    O
controller    O
,    O
temperature    O
sensor    O
,    O
memory    O
and    O
analog    O
to    O
digital    O
converters    O
.    O

As    O
such    O
,    O
data    O
loggers    O
typically    O
employ    O
built    O
-    O
in    O
real-time    B-ComputerCircuit103084420
clock    I-ComputerCircuit103084420
whose    O
published    O
drift    O
can    O
be    O
an    O
important    O
consideration    O
when    O
choosing    O
between    O
data    O
loggers    O
.    O

Integrated    O
RTC    B-ComputerCircuit103084420

The    O
6532    B-ComputerCircuit103084420
RAM-I/O-Timer    I-ComputerCircuit103084420
(    O
RIOT    B-ComputerCircuit103084420
)    O
was    O
an    O
integrated    O
circuit    O
made    O
by    O
MOS    O
Technology    O
,    O
as    O
well    O
as    O
second    O
sources    O
such    O
as    O
Rockwell    O
.    O

As    O
part    O
of    O
this    O
effort    O
,    O
Joe    O
Decuir    O
began    O
development    O
of    O
an    O
I    O
/    O
O    O
system    O
based    O
primarily    O
on    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6532    I-ComputerCircuit103084420
,    O
which    O
included    O
8-bit    O
I    O
/    O
O    O
ports    O
as    O
well    O
as    O
the    O
hardware    O
needed    O
to    O
control    O
memory    O
refresh    O
and    O
similar    O
housekeeping    O
tasks    O
.    O

The    O
faster    O
models    O
(    O
not    O
the    O
300    O
MHz    O
model    O
)    O
use    O
the    O
new    O
copper-based    B-ComputerCircuit103084420
PowerPC    O
G3    O
CPUs    O
made    O
by    O
IBM    O
,    O
which    O
use    O
about    O
25%    O
of    O
the    O
power    O
of    O
the    O
Motorola    O
versions    O
clock    O
for    O
clock    O
.    O

Copper    B-ComputerCircuit103084420
interconnect    I-ComputerCircuit103084420
where    O
copper    O
wiring    O
replaces    O
aluminium    O
for    O
interconnects    O
.    O

Common    O
metals    O
are    O
copper    B-ComputerCircuit103084420
interconnect    I-ComputerCircuit103084420
and    O
aluminum    O
interconnect    O
.    O

For    O
instance    O
,    O
a    O
layer    O
of    O
barrier    O
metal    O
must    O
surround    O
every    O
copper    O
interconnection    O
in    O
modern    O
copper-based    B-ComputerCircuit103084420
chips    I-ComputerCircuit103084420
,    O
to    O
prevent    O
diffusion    O
of    O
copper    O
into    O
surrounding    O
materials    O
.    O

Gate    B-ComputerCircuit103084420
equivalent    I-ComputerCircuit103084420

Interposer    B-ComputerCircuit103084420
,    O
an    O
electrical    O
interface    O

The    O
die    O
may    O
be    O
mounted    O
on    O
an    O
interposer    B-ComputerCircuit103084420
upon    O
which    O
pads    O
or    O
balls    O
are    O
formed    O
,    O
like    O
with    O
flip    O
chip    O
ball    O
grid    O
array    O
(    O
BGA    O
)    O
packaging    O
,    O
or    O
the    O
pads    O
may    O
be    O
etched    O
or    O
printed    O
directly    O
onto    O
the    O
silicon    O
wafer    O
,    O
resulting    O
in    O
a    O
package    O
very    O
close    O
to    O
the    O
size    O
of    O
the    O
silicon    O
die    O
:    O
such    O
a    O
package    O
is    O
called    O
a    O
wafer    O
-    O
level    O
package    O
(    O
WLP    O
)    O
or    O
a    O
wafer    O
-    O
level    O
chip    O
-    O
scale    O
package    O
(    O
WL    O
-    O
CSP    O
)    O
.    O

AND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

AND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

AND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

AND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

AND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

AND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

AND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

AND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

AND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

A    O
Boolean    O
circuit    O
with    O
input    O
bits    O
is    O
a    O
directed    O
acyclic    O
graph    O
in    O
which    O
every    O
node    O
(    O
usually    O
called    O
"    O
gates    O
"    O
in    O
this    O
context    O
)    O
is    O
either    O
an    O
input    O
node    O
of    O
in    O
-    O
degree    O
0    O
labeled    O
by    O
one    O
of    O
the    O
input    O
bits    O
,    O
an    O
AND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
,    O
an    O
OR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
,    O
or    O
a    O
NOT    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
.    O

The    O
interaction    O
between    O
these    O
sets    O
of    O
neurons    O
creates    O
a    O
biological    O
AND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
.    O

AND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

AND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

computer    O
only    O
requires    O
an    O
AND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
.    O

The    O
4-bit    O
wide    O
ALU    O
can    O
perform    O
all    O
the    O
traditional    O
add    O
/    O
subtract    O
/    O
decrement    O
operations    O
with    O
or    O
without    O
carry    O
,    O
as    O
well    O
as    O
AND    B-ComputerCircuit103084420
/    O
NAND    O
,    O
OR    B-ComputerCircuit103084420
/    O
NOR    O
,    O
XOR    O
,    O
and    O
shift    O
.    O

So    O
the    O
equality    O
condition    O
of    O
A    O
and    O
B    O
can    O
be    O
implemented    O
using    O
the    O
AND    B-ComputerCircuit103084420
operation    O
as    O

Designers    O
now    O
must    O
simulate    O
across    O
multiple    O
fabrication    O
process    B-ComputerCircuit103084420
corners    I-ComputerCircuit103084420
before    O
a    O
chip    O
is    O
certified    O
ready    O
for    O
production    O
,    O
or    O
use    O
system    O
-    O
level    O
techniques    O
for    O
dealing    O
with    O
effects    O
of    O
variation    O
.    O

Analogue    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420

This    O
wired    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
connection    I-ComputerCircuit103084420
has    O
several    O
uses    O
.    O

NOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

NOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

NOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

NOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

NOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

It    O
used    O
wire    O
wrap    O
circuit    O
boards    O
whose    O
only    O
logic    O
elements    O
were    O
three    O
-    O
input    O
NOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
.    O

The    O
flip-flop    B-ComputerCircuit103084420
has    O
many    O
different    O
implementations    O
,    O
its    O
storage    O
element    O
is    O
usually    O
a    O
Latch    O
consisting    O
of    O
a    O
NAND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
loop    O
or    O
a    O
NOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
loop    O
with    O
additional    O
gates    O
used    O
to    O
implement    O
clocking    O
.    O

If    O
no    O
specific    O
NOT    O
gates    O
are    O
available    O
,    O
one    O
can    O
be    O
made    O
from    O
NAND    B-ComputerCircuit103084420
or    O
NOR    B-ComputerCircuit103084420
gates    O
,    O
because    O
NAND    O
and    O
NOR    O
gates    O
are    O
considered    O
the    O
"    O
universal    O
gates    O
"    O
,    O
meaning    O
that    O
they    O
can    O
be    O
used    O
to    O
make    O
all    O
the    O
others    O
.    O

NOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

If    O
no    O
specific    O
NOT    O
gates    O
are    O
available    O
,    O
one    O
can    O
be    O
made    O
from    O
NAND    B-ComputerCircuit103084420
or    O
NOR    B-ComputerCircuit103084420
gates    O
,    O
because    O
NAND    O
and    O
NOR    O
gates    O
are    O
considered    O
the    O
"    O
universal    O
gates    O
"    O
,    O
meaning    O
that    O
they    O
can    O
be    O
used    O
to    O
make    O
all    O
the    O
others    O
.    O

NOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

This    O
phenomenon    O
is    O
known    O
as    O
´    O
latchup    B-ComputerCircuit103084420
´    O
,    O
which    O
can    O
lead    O
to    O
device    O
destruction    O
.    O

Electrostatic    O
discharge    O
(    O
ESD    O
)    O
and    O
Latch-up    B-ComputerCircuit103084420
(    O
LU    O
)    O

The    O
ionization    O
effects    O
are    O
usually    O
transient    O
,    O
creating    O
glitches    O
and    O
soft    O
errors    O
,    O
but    O
can    O
lead    O
to    O
destruction    O
of    O
the    O
device    O
if    O
they    O
trigger    O
other    O
damage    O
mechanisms    O
(    O
e.g.    O
a    O
latchup    B-ComputerCircuit103084420
)    O
.    O

A    O
1988    B-ComputerCircuit103084420
shortage    I-ComputerCircuit103084420
of    I-ComputerCircuit103084420
DRAM    I-ComputerCircuit103084420
and    I-ComputerCircuit103084420
ROM    I-ComputerCircuit103084420
chips    I-ComputerCircuit103084420
also    O
reportedly    O
caused    O
Nintendo    O
to    O
only    O
permit    O
25%    O
of    O
publishers    O
'    O
requests    O
for    O
cartridges    O
.    O

The    O
Invention    B-ComputerCircuit103084420
of    I-ComputerCircuit103084420
the    I-ComputerCircuit103084420
integrated    I-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
by    O
Jack    O
Kilby    O
and    O
Robert    O
Noyce    O
solved    O
this    O
problem    O
by    O
making    O
all    O
the    O
components    O
and    O
the    O
chip    O
out    O
of    O
the    O
same    O
block    O
(    O
monolith    O
)    O
of    O
semiconductor    O
material    O
.    O

The    O
Serial    O
Pro    O
utilized    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6551    I-ComputerCircuit103084420
ACIA    I-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
and    O
offered    O
serial    O
baud    O
rates    O
from    O
50    O
bit    O
/    O
s    O
to    O
19,200    O
bit    O
/    O
s    O
.    O

The    O
Super    O
Serial    O
Card    O
was    O
released    O
in    O
1981    O
and    O
utilizes    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6551    I-ComputerCircuit103084420
serial    O
communications    O
chip    O
.    O

The    O
two    O
-    O
input    O
version    O
implements    O
logical    B-ComputerCircuit103084420
equality    I-ComputerCircuit103084420
,    O
behaving    O
according    O
to    O
the    O
truth    O
table    O
to    O
the    O
right    O
.    O

The    O
two    O
-    O
input    O
version    O
implements    O
logical    B-ComputerCircuit103084420
equality    I-ComputerCircuit103084420
,    O
behaving    O
according    O
to    O
the    O
truth    O
table    O
to    O
the    O
right    O
.    O

Another    O
term    O
for    O
this    O
logical    O
connective    O
is    O
exclusive    B-ComputerCircuit103084420
nor    I-ComputerCircuit103084420
.    O

Logical    B-ComputerCircuit103084420
equality    I-ComputerCircuit103084420

The    O
Fujitsu    O
FR    O
,    O
FR    O
-    O
V    O
and    O
ARM    O
architecture    O
microprocessors    O
are    O
widely    O
used    O
,    O
additionally    O
in    O
ASICs    O
and    O
Application-specific    B-ComputerCircuit103084420
standard    I-ComputerCircuit103084420
product    I-ComputerCircuit103084420
(    O
ASSP    O
)    O
like    O
the    O
Milbeaut    O
with    O
customer    O
variants    O
named    O
Nikon    O
Expeed    O
.    O

Some    O
ASSP    B-ComputerCircuit103084420
using    O
the    O
AVR    O
core    O
do    O
support    O
external    O
program    O
memory    O
.    O

Programmable    B-ComputerCircuit103084420
array    I-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
(    O
PAL    O
)    O

Programmable    B-ComputerCircuit103084420
array    I-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
(    O
PAL    O
)    O

They    O
were    O
also    O
used    O
as    O
to    O
permit    O
programming    O
of    O
Programmable    B-ComputerCircuit103084420
Array    I-ComputerCircuit103084420
Logic    I-ComputerCircuit103084420
.    O

A    O
game    O
usually    O
consists    O
of    O
multiple    O
ROM    O
and    O
PAL    B-ComputerCircuit103084420
images    O
;    O
these    O
are    O
collectively    O
stored    O
inside    O
a    O
single    O
ZIP    O
file    O
,    O
constituting    O
a    O
ROM    O
set    O
.    O

In    O
the    O
field    O
of    O
computer    O
hardware    O
,    O
the    O
term    O
programmer    B-ComputerCircuit103084420
,    O
chip    B-ComputerCircuit103084420
programmer    I-ComputerCircuit103084420
or    O
device    B-ComputerCircuit103084420
programmer    I-ComputerCircuit103084420
refers    O
to    O
an    O
electronic    O
equipment    O
that    O
configures    O
programmable    O
non    O
-    O
volatile    O
integrated    O
circuits    O
(    O
called    O
programmable    O
devices    O
)    O
such    O
as    O
EPROM    B-ComputerCircuit103084420
,    O
EEPROM    B-ComputerCircuit103084420
,    O
Flashes    O
,    O
eMMC    O
,    O
MRAM    B-ComputerCircuit103084420
,    O
FRAM    O
,    O
NV    O
RAM    O
,    O
PALs    B-ComputerCircuit103084420
,    O
FPGAs    B-ComputerCircuit103084420
or    O
programmable    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
circuits    O
...    O

The    O
cache    O
control    O
logic    O
was    O
implemented    O
with    O
fifteen    O
devices    O
,    O
mostly    O
consisting    O
of    O
programmable    B-ComputerCircuit103084420
array    I-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
(    O
PAL    O
)    O
devices    O
.    O

Data    O
Applications    O
International    O
(    O
DAI    O
)    O
was    O
a    O
company    O
from    O
the    O
end    O
of    O
the    O
70s    O
to    O
the    O
early    O
80s    O
based    O
at    O
Dreve    O
de    O
Renards    O
6    O
,    O
Brussels    O
that    O
was    O
specialized    O
in    O
creating    O
"    O
Real    O
World    O
Cards    O
"    O
,    O
computer    O
peripheral    O
cards    O
based    O
on    O
their    O
own    O
propriety    O
DCEbus    O
,    O
which    O
in    O
essence    O
consists    O
of    O
three    O
groups    O
of    O
eight    O
I    O
/    O
O    O
lines    O
(    O
coming    O
from    O
an    O
Intel    B-ComputerCircuit103084420
8255    I-ComputerCircuit103084420
)    O
.    O

On    O
expansion    O
cards    O
,    O
the    O
Intel    B-ComputerCircuit103084420
8255    I-ComputerCircuit103084420
programmable    O
peripheral    O
interface    O
(    O
PPI    O
)    O
(    O
at    O
I    O
/    O
O    O
addresses    O
is    O
used    O
for    O
parallel    O
I    O
/    O
O    O
controls    O
the    O
printer    O
,    O
and    O
the    O
8250    O
universal    O
asynchronous    O
receiver    O
/    O
transmitter    O
(    O
UART    O
)    O
(    O
at    O
I    O
/    O
O    O
address    O
or    O
)    O
controls    O
the    O
serial    O
communication    O
at    O
the    O
(    O
pseudo-    O
)    O
RS-232    O
port    O
.    O

8255    B-ComputerCircuit103084420
–    O
Programmable    O
peripheral    O
interface    O

Intel    B-ComputerCircuit103084420
8255    I-ComputerCircuit103084420
:    O
programmable    O
peripheral    O
interface    O
,    O
3x    O
8-bit    O
I    O
/    O
O    O
pins    O
used    O
for    O
printer    O
connection    O
etc    O
.    O

Thermal    B-ComputerCircuit103084420
simulations    I-ComputerCircuit103084420
for    I-ComputerCircuit103084420
Integrated    I-ComputerCircuit103084420
Circuits    I-ComputerCircuit103084420

High    B-ComputerCircuit103084420
Com    I-ComputerCircuit103084420
(    O
analog    O
noise    O
reduction    O
competitor    O
)    O

The    O
name    O
"    O
CX    O
"    O
was    O
derived    O
from    O
"    O
Compatible    B-ComputerCircuit103084420
eXpansion,"    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
feature    I-ComputerCircuit103084420
of    I-ComputerCircuit103084420
the    I-ComputerCircuit103084420
technique.    I-ComputerCircuit103084420
The    I-ComputerCircuit103084420
CX    I-ComputerCircuit103084420
integrated    I-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
U2141B    I-ComputerCircuit103084420
was    O
developed    O
by    O
AEG    O
-    O
Telefunken    O
,    O
Germany    O
,    O
in    O
1982    O
,    O
by    O
the    O
same    O
team    O
who    O
also    O
designed    O
the    O
High    B-ComputerCircuit103084420
Com    I-ComputerCircuit103084420
noise    O
reduction    O
system    O
,    O
a    O
broadband    O
compander    O
with    O
typically    O
up    O
to    O
20    O
dB    O
of    O
noise    O
reduction    O
(    O
and    O
more    O
)    O
.    O

ULN2003A    B-ComputerCircuit103084420
(    O
stepper    O
motor    O
)    O
driver    O
IC    O

Maspar    O
uses    O
a    O
full    B-ComputerCircuit103084420
custom    I-ComputerCircuit103084420
CMOS    O
chip    O
,    O
the    O
MP-2    O
PE    O
,    O
designed    O
in    O
-    O
house    O
,    O
and    O
fabricated    O
by    O
various    O
vendors    O
such    O
as    O
HP    O
or    O
TI    O
.    O

Full    B-ComputerCircuit103084420
custom    I-ComputerCircuit103084420

Toshiba    B-ComputerCircuit103084420
TLCS    I-ComputerCircuit103084420

Since    O
its    O
founding    O
in    O
1991    O
,    O
the    O
company    O
has    O
been    O
oriented    O
towards    O
developing    O
and    O
manufacturing    O
developer    O
tools    O
like    O
device    B-ComputerCircuit103084420
programmer    I-ComputerCircuit103084420
,    O
emulators    O
,    O
simulators    O
and    O
logic    O
analyzers    O
.    O

Xeltek    O
is    O
an    O
American    O
developer    O
and    O
manufacturer    O
of    O
device    B-ComputerCircuit103084420
programming    I-ComputerCircuit103084420
systems    O
for    O
programmable    B-ComputerCircuit103084420
integrated    I-ComputerCircuit103084420
circuits    I-ComputerCircuit103084420
,    O
headquartered    O
in    O
Silicon    O
Valley    O
,    O
California    O
.    O

Programmer    B-ComputerCircuit103084420
(hardware)    I-ComputerCircuit103084420
,    O
a    O
physical    O
device    O
that    O
configures    O
electronic    O
circuits    O

In    O
the    O
field    O
of    O
computer    O
hardware    O
,    O
the    O
term    O
programmer    B-ComputerCircuit103084420
,    O
chip    B-ComputerCircuit103084420
programmer    I-ComputerCircuit103084420
or    O
device    B-ComputerCircuit103084420
programmer    I-ComputerCircuit103084420
refers    O
to    O
an    O
electronic    O
equipment    O
that    O
configures    O
programmable    O
non    O
-    O
volatile    O
integrated    O
circuits    O
(    O
called    O
programmable    O
devices    O
)    O
such    O
as    O
EPROM    B-ComputerCircuit103084420
,    O
EEPROM    B-ComputerCircuit103084420
,    O
Flashes    O
,    O
eMMC    O
,    O
MRAM    B-ComputerCircuit103084420
,    O
FRAM    O
,    O
NV    O
RAM    O
,    O
PALs    B-ComputerCircuit103084420
,    O
FPGAs    B-ComputerCircuit103084420
or    O
programmable    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
circuits    O
...    O

He    O
was    O
the    O
inventor    O
of    O
the    O
Muller    B-ComputerCircuit103084420
C-element    I-ComputerCircuit103084420
(    O
or    O
Muller    O
C    O
-    O
gate    O
)    O
,    O
a    O
device    O
used    O
to    O
implement    O
asynchronous    O
circuitry    O
in    O
electronic    O
computers    O
.    O

Muller    B-ComputerCircuit103084420
C-element    I-ComputerCircuit103084420

CX    B-ComputerCircuit103084420
is    O
a    O
noise    O
reduction    O
system    O
for    O
recorded    O
analog    O
audio    O
.    O

The    O
name    O
"    O
CX    O
"    O
was    O
derived    O
from    O
"    O
Compatible    B-ComputerCircuit103084420
eXpansion,"    I-ComputerCircuit103084420
a    I-ComputerCircuit103084420
feature    I-ComputerCircuit103084420
of    I-ComputerCircuit103084420
the    I-ComputerCircuit103084420
technique.    I-ComputerCircuit103084420
The    I-ComputerCircuit103084420
CX    I-ComputerCircuit103084420
integrated    I-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
U2141B    I-ComputerCircuit103084420
was    O
developed    O
by    O
AEG    O
-    O
Telefunken    O
,    O
Germany    O
,    O
in    O
1982    O
,    O
by    O
the    O
same    O
team    O
who    O
also    O
designed    O
the    O
High    B-ComputerCircuit103084420
Com    I-ComputerCircuit103084420
noise    O
reduction    O
system    O
,    O
a    O
broadband    O
compander    O
with    O
typically    O
up    O
to    O
20    O
dB    O
of    O
noise    O
reduction    O
(    O
and    O
more    O
)    O
.    O

System    B-ComputerCircuit103084420
Management    I-ComputerCircuit103084420
Controller    I-ComputerCircuit103084420
,    O
on    O
Apple    O
computers    O

A    O
separate    O
category    O
may    O
be    O
Programmable    O
SoC    O
(    O
PSoC    B-ComputerCircuit103084420
)    O
,    O
where    O
some    O
of    O
the    O
internal    O
elements    O
are    O
not    O
predefined    O
and    O
can    O
be    O
programmable    O
in    O
a    O
manner    O
analogous    O
to    O
the    O
FPGA    O
or    O
CPLD    O
.    O

PSoC    B-ComputerCircuit103084420

Based    O
on    O
the    O
AMD    O
K10    B-ComputerCircuit103084420
microarchitecture    I-ComputerCircuit103084420

Based    O
on    O
the    O
AMD    O
K10    B-ComputerCircuit103084420
microarchitecture    I-ComputerCircuit103084420

AMD    B-ComputerCircuit103084420
K10    I-ComputerCircuit103084420

AMD    B-ComputerCircuit103084420
10h    I-ComputerCircuit103084420

It    O
featured    O
K10    B-ComputerCircuit103084420
CPU    O
cores    O
and    O
a    O
Radeon    O
HD    O
6000-series    O
GPU    O
on    O
the    O
same    O
die    O
on    O
the    O
FM1    O
socket    O
.    O

"    O
Stars    O
"    O
AMD    B-ComputerCircuit103084420
K10    I-ComputerCircuit103084420

Since    O
the    O
family    B-ComputerCircuit103084420
10h    I-ComputerCircuit103084420
(    O
Barcelona    O
/    O
Phenom    O
)    O
,    O
AMD    O
chips    O
feature    O
a    O
constant    O
TSC    O
,    O
which    O
can    O
be    O
driven    O
either    O
by    O
the    O
HyperTransport    O
speed    O
or    O
the    O
highest    O
P    O
state    O
.    O

The    O
Sun    O
Fire    O
X4540    O
supports    O
two    O
quad-    O
or    O
six    O
-    O
core    O
AMD    B-ComputerCircuit103084420
K10    I-ComputerCircuit103084420
(    O
Barcelona    O
)    O
processors    O
and    O
up    O
to    O
128    O
GB    O
RAM    O
.    O

After    O
graduation    O
Sage    O
started    O
his    O
academic    O
career    O
in    O
the    O
early    O
1960s    O
as    O
Associate    O
Professor    O
at    O
the    O
University    O
of    O
Arizona    O
,    O
where    O
he    O
among    O
other    O
things    O
did    O
research    O
on    O
the    O
electronic    O
simulation    O
of    O
biological    O
clocks    O
,    O
and    O
bistable    B-ComputerCircuit103084420
circuit    I-ComputerCircuit103084420
.    O

simple    O
to    O
implement    O
in    O
hardware    O
;    O
only    O
common    O
digital    O
blocks    O
such    O
as    O
accumulators    O
,    O
adders    O
,    O
and    O
D    B-ComputerCircuit103084420
flip-flop    I-ComputerCircuit103084420
are    O
required    O

Flip-flop    B-ComputerCircuit103084420
circuit    O
,    O
which    O
became    O
the    O
basis    O
of    O
electronic    O
memory    O
(    O
Random    O
-    O
access    O
memory    O
)    O
in    O
computers    O
-    O
William    O
Eccles    O
and    O
F.    O
W.    O
Jordan    O

Synchronizing    O
a    O
single    O
bit    O
signal    O
to    O
a    O
clock    O
domain    O
with    O
a    O
higher    O
frequency    O
can    O
be    O
accomplished    O
by    O
registering    O
the    O
signal    O
through    O
a    O
flip-flop    B-ComputerCircuit103084420
that    O
is    O
clocked    O
by    O
the    O
source    O
domain    O
,    O
thus    O
holding    O
the    O
signal    O
long    O
enough    O
to    O
be    O
detected    O
by    O
the    O
higher    O
frequency    O
clocked    O
destination    O
domain    O
.    O

To    O
avoid    O
issues    O
with    O
meta    O
-    O
stability    O
in    O
the    O
destination    O
domain    O
,    O
a    O
minimum    O
of    O
2    O
stages    O
of    O
re    O
-    O
synchronization    O
flip-flops    B-ComputerCircuit103084420
are    O
included    O
in    O
the    O
destination    O
domain    O
.    O

Memory    O
circuits    O
in    O
the    O
form    O
of    O
latch    B-ComputerCircuit103084420
can    O
also    O
be    O
created    O
by    O
having    O
a    O
relay    O
contact    O
complete    O
the    O
circuit    O
of    O
its    O
own    O
coil    O
when    O
operated    O
.    O

Flip-flop    B-ComputerCircuit103084420
(electronics)    I-ComputerCircuit103084420
,    O
a    O
digital    O
electronic    O
circuit    O
memory    O
element    O

With    O
the    O
advent    O
of    O
integrated    O
circuits    O
in    O
the    O
1960s    O
,    O
both    O
ROM    O
and    O
its    O
mutable    O
counterpart    O
static    O
RAM    O
were    O
implemented    O
as    O
arrays    O
of    O
transistors    O
in    O
silicon    O
chips    O
;    O
however    O
,    O
a    O
ROM    O
memory    O
cell    O
could    O
be    O
implemented    O
using    O
fewer    O
transistors    O
than    O
an    O
SRAM    O
memory    O
cell    O
,    O
since    O
the    O
latter    O
needs    O
a    O
latch    B-ComputerCircuit103084420
(    O
comprising    O
5    O
-    O
20    O
transistors    O
)    O
to    O
retain    O
its    O
contents    O
,    O
while    O
a    O
ROM    O
cell    O
might    O
consist    O
of    O
the    O
absence    O
(    O
logical    O
0    O
)    O
or    O
presence    O
(    O
logical    O
1    O
)    O
of    O
one    O
transistor    O
connecting    O
a    O
bit    O
line    O
to    O
a    O
word    O
line    O
.    O

This    O
use    O
of    O
the    O
drum    O
rather    O
than    O
flip-flops    B-ComputerCircuit103084420
for    O
the    O
registers    O
helped    O
to    O
reduce    O
vacuum    O
tube    O
count    O
.    O

The    O
other    O
part    O
is    O
a    O
flash    O
controller    O
on    O
an    O
ATA    O
connector    O
,    O
with    O
similar    O
latch    B-ComputerCircuit103084420
/    O
socket    O
ejectors    O
as    O
SO    O
-    O
DIMM    O
sockets    O
.    O

In    O
the    O
structural    O
view    O
,    O
this    O
is    O
displayed    O
with    O
gates    O
and    O
flip-flops    B-ComputerCircuit103084420
.    O

Transparent    B-ComputerCircuit103084420
latch    I-ComputerCircuit103084420

The    O
SRAM    O
,    O
static    O
ram    O
memory    O
cell    O
is    O
a    O
type    O
of    O
flip-flop    B-ComputerCircuit103084420
circuit    O
,    O
usually    O
implemented    O
using    O
FETs    O
.    O

The    O
flip-flop    B-ComputerCircuit103084420
has    O
many    O
different    O
implementations    O
,    O
its    O
storage    O
element    O
is    O
usually    O
a    O
Latch    O
consisting    O
of    O
a    O
NAND    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
loop    O
or    O
a    O
NOR    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
loop    O
with    O
additional    O
gates    O
used    O
to    O
implement    O
clocking    O
.    O

Flip-flop    B-ComputerCircuit103084420
(electronics)    I-ComputerCircuit103084420

The    O
original    O
counters    O
used    O
the    O
"    O
Eccles    O
-    O
Jordan    O
divider    O
"    O
circuit    O
,    O
today    O
known    O
as    O
a    O
flip    B-ComputerCircuit103084420
flop    I-ComputerCircuit103084420
.    O

Digital    O
integrated    O
circuits    O
can    O
contain    O
anywhere    O
from    O
one    O
to    O
billions    O
of    O
logic    O
gates    O
,    O
flip-flops    B-ComputerCircuit103084420
,    O
multiplexers    O
,    O
and    O
other    O
circuits    O
in    O
a    O
few    O
square    O
millimeters    O
.    O

The    O
counter    O
used    O
gas    O
-    O
filled    O
Thyratron    O
tubes    O
which    O
are    O
bi-stable    B-ComputerCircuit103084420
devices    O
.    O

Flip-flops    B-ComputerCircuit103084420

Retiming    O
is    O
the    O
technique    O
of    O
moving    O
the    O
structural    O
location    O
of    O
latches    B-ComputerCircuit103084420
or    O
registers    O
in    O
a    O
digital    O
circuit    O
to    O
improve    O
its    O
performance    O
,    O
area    O
,    O
and/or    O
power    O
characteristics    O
in    O
such    O
a    O
way    O
that    O
preserves    O
its    O
functional    O
behavior    O
at    O
its    O
outputs    O
.    O

Serial    O
binary    O
addition    O
is    O
done    O
by    O
a    O
flip-flop    B-ComputerCircuit103084420
and    O
a    O
full    O
adder    O
.    O

Delay    O
line    O
memory    O
was    O
far    O
less    O
expensive    O
and    O
far    O
more    O
reliable    O
per    O
bit    O
than    O
flip-flop    B-ComputerCircuit103084420
made    O
from    O
tubes    O
,    O
and    O
yet    O
far    O
faster    O
than    O
a    O
latching    O
relay    O
.    O

The    O
high    O
radiation    O
flux    O
creates    O
photocurrents    O
in    O
the    O
entire    O
body    O
of    O
the    O
semiconductor    O
,    O
causing    O
transistors    O
to    O
randomly    O
open    O
,    O
changing    O
logical    O
states    O
of    O
flip-flops    B-ComputerCircuit103084420
and    O
memory    O
cells    O
.    O

Notably    O
,    O
Stephen    O
Wolfram    O
built    O
on    O
Meredith    O
's    O
work    O
to    O
produce    O
the    O
shortest    O
known    O
single    O
axiom    B-ComputerCircuit103084420
equivalent    I-ComputerCircuit103084420
to    O
the    O
axioms    O
of    O
propositional    O
calculus    O
.    O

However    O
,    O
if    O
the    O
memory    O
refresh    O
controller    O
is    O
embedded    O
along    O
with    O
the    O
eDRAM    O
memory    O
,    O
the    O
remainder    O
of    O
the    O
ASIC    O
can    O
treat    O
the    O
memory    O
like    O
a    O
simple    O
SRAM    O
type    O
such    O
as    O
in    O
1T-SRAM    B-ComputerCircuit103084420
.    O

An    O
embedded    O
variant    O
of    O
PSRAM    O
is    O
sold    O
by    O
MoSys    O
under    O
the    O
name    O
1T-SRAM    B-ComputerCircuit103084420
.    O

Substrate    B-ComputerCircuit103084420
coupling    I-ComputerCircuit103084420

The    O
74181    B-ComputerCircuit103084420
is    O
a    O
bit    O
slice    O
arithmetic    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
(    O
ALU    O
)    O
,    O
implemented    O
as    O
a    O
7400    O
series    O
TTL    B-ComputerCircuit103084420
integrated    O
circuit    O
.    O

:    O
A    O
very    O
small    O
machine    O
with    O
a    O
6-bit    O
wide    O
"    O
mill    O
"    O
(    O
arithmetic    B-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
)    O
.    O

They    O
were    O
performed    O
by    O
a    O
dedicated    O
unit    O
in    O
the    O
80286    O
,    O
while    O
the    O
older    O
8086    O
had    O
to    O
do    O
effective    O
address    O
computation    O
using    O
its    O
general    O
ALU    B-ComputerCircuit103084420
,    O
consuming    O
several    O
extra    O
clock    O
cycles    O
in    O
many    O
cases    O
.    O

However    O
,    O
the    O
full    O
(    O
instead    O
of    O
partial    O
)    O
16-bit    O
architecture    O
with    O
a    O
full    O
width    O
ALU    B-ComputerCircuit103084420
meant    O
that    O
16-bit    O
arithmetic    O
instructions    O
could    O
now    O
be    O
performed    O
with    O
a    O
single    O
ALU    O
cycle    O
(    O
instead    O
of    O
two    O
,    O
via    O
internal    O
carry    O
,    O
as    O
in    O
the    O
8080    O
and    O
8085    O
)    O
,    O
speeding    O
up    O
such    O
instructions    O
considerably    O
.    O

Meanwhile    O
,    O
the    O
mov    O
"    O
reg    O
,    O
reg    O
"    O
and    O
ALU    B-ComputerCircuit103084420
"    O
reg    O
,    O
reg    O
"    O
instructions    O
,    O
taking    O
two    O
and    O
three    O
cycles    O
respectively    O
,    O
yielded    O
an    O
"    O
absolute    O
peak    O
"    O
performance    O
of    O
between    O
1/3    O
and    O
1/2    O
MIPS    O
per    O
MHz    O
,    O
that    O
is    O
,    O
somewhere    O
in    O
the    O
range    O
3–5    O
MIPS    O
at    O
10    O
MHz    O
.    O

For    O
example    O
,    O
a    O
divide    O
-    O
by    O
-    O
zero    O
exception    O
will    O
be    O
thrown    O
if    O
the    O
processor    O
's    O
arithmetic    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
is    O
commanded    O
to    O
divide    O
a    O
number    O
by    O
zero    O
as    O
this    O
instruction    O
is    O
an    O
error    O
and    O
impossible    O
.    O

The    O
arithmetic    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
(    O
ALU    O
)    O
was    O
designed    O
at    O
the    O
department    O
of    O
microelectronics    O
of    O
the    O
UAP    O
.    O

The    O
execution    O
resources    O
consisted    O
of    O
two    O
arithmetic    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
(    O
ALUs    O
)    O
,    O
a    O
load    O
and    O
store    O
unit    O
and    O
two    O
floating    O
-    O
point    O
units    O
.    O

They    O
also    O
had    O
the    O
advantage    O
of    O
programmers    O
not    O
having    O
to    O
learn    O
binary    O
or    O
octal    O
arithmetic    O
as    O
the    O
instruction    O
set    O
was    O
pure    O
decimal    O
and    O
the    O
arithmetic    B-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
had    O
no    O
binary    O
mode    O
,    O
only    O
decimal    O
or    O
pounds    O
,    O
shillings    O
and    O
pence    O
.    O

conventional    O
arithmetic    B-ComputerCircuit103084420
circuits    I-ComputerCircuit103084420
where    O
the    O
most    O

Produces    O
conditional    O
flags    O
implicitly    O
through    O
most    O
integer    O
ALU    B-ComputerCircuit103084420
instructions    O
.    O

It    O
contains    O
three    O
major    O
execution    O
units    O
,    O
a    O
fixed-point    B-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
(    O
FXU    O
)    O
,    O
a    O
branch    O
unit    O
(    O
BPU    O
)    O
and    O
a    O
floating    O
point    O
unit    O
(    O
FPU    O
)    O
.    O

The    O
POWER1    O
consists    O
of    O
an    O
instruction    O
-    O
cache    O
unit    O
(    O
ICU    O
)    O
,    O
a    O
fixed-point    B-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
(    O
FXU    O
)    O
,    O
a    O
floating    O
point    O
unit    O
(    O
FPU    O
)    O
,    O
a    O
number    O
of    O
data    O
-    O
cache    O
units    O
(    O
DCU    O
)    O
,    O
a    O
storage    O
-    O
control    O
unit    O
(    O
SCU    O
)    O
and    O
an    O
I    O
/    O
O    O
unit    O
.    O

Parts    O
of    O
the    O
machine    O
were    O
up    O
and    O
running    O
quickly    O
,    O
with    O
the    O
math    O
and    O
logic    O
units    O
(    O
the    O
arithmetic    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
in    O
modern    O
terminology    O
)    O
running    O
by    O
the    O
autumn    O
of    O
1950    O
.    O

The    O
2005    O
presented    O
FR1000    O
uses    O
a    O
core    O
with    O
8-way    O
256-bit    O
VLIW    O
(    O
MIMD    O
)    O
filling    O
its    O
superpipeline    O
as    O
well    O
as    O
a    O
4-unit    O
superscalar    O
architecture    O
(    O
Integer    B-ComputerCircuit103084420
(ALU)    I-ComputerCircuit103084420
,    O
Floating    O
-    O
point-    O
and    O
two    O
media    O
-    O
processor    O
-    O
units    O
)    O
,    O
further    O
increasing    O
its    O
peak    O
performance    O
of    O
each    O
core    O
to    O
up    O
to    O
28    O
instructions    O
per    O
clock    O
cycle    O
.    O

The    O
included    O
4-way    O
vector    O
processor    O
units    O
are    O
a    O
32-bit    O
integer    O
arithmetic    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
and    O
floating    O
point    O
unit    O
as    O
well    O
as    O
a    O
16-bit    O
media    O
-    O
processor    O
,    O
which    O
can    O
process    O
up    O
to    O
twice    O
the    O
operations    O
in    O
parallel    O
.    O

For    O
instance    O
,    O
a    O
modern    O
CPU    O
typically    O
has    O
two    O
or    O
three    O
functional    O
units    O
dedicated    O
to    O
processing    O
integer    O
data    O
and    O
logic    O
instructions    O
,    O
known    O
as    O
ALU    B-ComputerCircuit103084420
,    O
while    O
other    O
units    O
handle    O
floating    O
-    O
point    O
numbers    O
,    O
the    O
FPUs    O
,    O
or    O
multimedia    O
data    O
,    O
SIMD    O
.    O

Each    O
core    O
has    O
six    O
RISC    O
-    O
like    O
execution    O
units    O
,    O
including    O
two    O
integer    B-ComputerCircuit103084420
units    I-ComputerCircuit103084420
,    O
two    O
load    O
-    O
store    O
units    O
,    O
one    O
binary    O
floating    O
point    O
unit    O
and    O
one    O
decimal    O
floating    O
point    O
unit    O
.    O

The    O
Central    O
Processing    O
Unit    O
(    O
CPU    O
)    O
of    O
the    O
XC2000    O
microcontroller    B-ComputerCircuit103084420
family    O
is    O
principally    O
fetching    O
and    O
decoding    O
instructions    O
,    O
to    O
supply    O
,    O
perform    O
operations    O
and    O
store    O
calculated    O
result    O
on    O
the    O
operands    O
for    O
the    O
arithmetic    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
(    O
ALU    O
)    O
and    O
the    O
MAC    O
unit    O
.    O

This    O
is    O
expected    O
to    O
be    O
more    O
convenient    O
for    O
software    O
implementations    O
using    O
a    O
binary    O
ALU    B-ComputerCircuit103084420
.    O

The    O
RHPPC    O
processor    O
is    O
a    O
superscalar    O
machine    O
with    O
five    O
execution    O
units    O
:    O
system    O
register    O
unit    O
,    O
integer    B-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
,    O
load    O
/    O
store    O
unit    O
,    O
floating    O
point    O
unit    O
,    O
and    O
branch    O
processing    O
unit    O
.    O

Simpler    O
processors    O
store    O
the    O
stack    O
pointer    O
in    O
a    O
regular    O
hardware    O
register    O
and    O
use    O
the    O
arithmetic    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
(    O
ALU    O
)    O
to    O
manipulate    O
its    O
value    O
.    O

lane    O
has    O
a    O
set    O
of    O
VLIW    O
ALU    B-ComputerCircuit103084420
and    O
distributed    O
operand    O
register    O
files    O
(    O
ORF    O
)    O

The    O
74181    B-ComputerCircuit103084420
is    O
a    O
bit    O
slice    O
arithmetic    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
(    O
ALU    O
)    O
,    O
implemented    O
as    O
a    O
7400    O
series    O
TTL    B-ComputerCircuit103084420
integrated    O
circuit    O
.    O

Although    O
the    O
74181    O
is    O
only    O
an    O
ALU    B-ComputerCircuit103084420
and    O
not    O
a    O
complete    O
microprocessor    O
,    O
it    O
greatly    O
simplified    O
the    O
development    O
and    O
manufacture    O
of    O
computers    O
and    O
other    O
devices    O
that    O
required    O
high    O
speed    O
computation    O
during    O
the    O
late    O
1960s    O
through    O
the    O
early    O
1980s    O
,    O
and    O
is    O
still    O
referenced    O
as    O
a    O
"    O
classic    O
"    O
ALU    O
design    O
.    O

Arithmetic    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
unit    I-ComputerCircuit103084420

In    O
the    O
Bonnell    O
microarchitecture    O
,    O
internal    O
micro    O
-    O
ops    O
can    O
contain    O
both    O
a    O
memory    O
load    O
and    O
a    O
memory    O
store    O
in    O
connection    O
with    O
an    O
ALU    B-ComputerCircuit103084420
operation    O
,    O
thus    O
being    O
more    O
similar    O
to    O
the    O
x86    O
level    O
and    O
more    O
powerful    O
than    O
the    O
micro    O
-    O
ops    O
used    O
in    O
previous    O
designs    O
.    O

The    O
arithmetic    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
functions    I-ComputerCircuit103084420
were    O
fully    O
electronic    O
,    O
implemented    O
with    O
vacuum    O
tubes    O
.    O

While    O
all    O
CPU    O
in    O
the    O
68000    O
family    O
have    O
a    O
32-bit    O
ISA    O
design    O
(    O
programmer    O
uses    O
and    O
sees    O
a    O
32-bit    O
model    O
)    O
,    O
the    O
MC68000    O
used    O
in    O
the    O
most    O
popular    O
models    O
is    O
a    O
16-bit    O
(    O
or    O
16/32-bit    O
)    O
processor    O
because    O
its    O
ALU    B-ComputerCircuit103084420
operates    O
in    O
16-bit    O
(    O
32-bit    O
operations    O
require    O
additional    O
clock    O
cycles    O
,    O
consuming    O
more    O
time    O
)    O
.    O

Arithmetic    B-ComputerCircuit103084420
unit    I-ComputerCircuit103084420
contains    O
:    O

RNS    O
have    O
applications    O
in    O
the    O
field    O
of    O
digital    O
computer    B-ComputerCircuit103084420
arithmetic    I-ComputerCircuit103084420
.    O

A    O
field-programmable    B-ComputerCircuit103084420
object    I-ComputerCircuit103084420
array    I-ComputerCircuit103084420
(    O
FPOA    B-ComputerCircuit103084420
)    O
is    O
a    O
class    O
of    O
programmable    O
logic    O
device    O
designed    O
to    O
be    O
modified    O
or    O
programmed    O
after    O
manufacturing    O
.    O

Placing    B-ComputerCircuit103084420
the    O
components    O
comes    O
first    O
,    O
then    O
routing    O
the    O
connections    O
between    O
the    O
components    O
.    O

The    O
synthesis    O
results    O
are    O
then    O
used    O
by    O
placement    B-ComputerCircuit103084420
and    O
routing    O
tools    O
to    O
create    O
a    O
physical    O
layout    O
.    O

Its    O
input    O
is    O
a    O
BLIF    O
circuit    O
,    O
which    O
it    O
packs    O
,    O
places    B-ComputerCircuit103084420
and    O
routes    O
on    O
an    O
input    O
FPGA    O
architecture    O
.    O

Layout    B-ComputerCircuit103084420
–    O
usually    O
schematic    O
-    O
driven    O
layout    O
,    O
like    O
Layout    O
in    O
Orcad    O
by    O
Cadence    O
,    O
ARES    O
in    O
Proteus    O

The    O
6529    B-ComputerCircuit103084420
Single    I-ComputerCircuit103084420
Port    I-ComputerCircuit103084420
Interface    I-ComputerCircuit103084420
(SPI    I-ComputerCircuit103084420
aka    I-ComputerCircuit103084420
PIO)    I-ComputerCircuit103084420
was    O
an    O
integrated    O
circuit    O
made    O
by    O
MOS    O
Technology    O
.    O

Sound    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
:    O
Namco    O
WSG    O
(    O
Waveform    O
Sound    O
Generator    O
)    O

Sound    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
:    O
Uses    O
the    O
same    O
custom    O
three    O
-    O
channel    O
WSG    O
(    O
Waveform    O
Sound    O
Generator    O
)    O
as    O
the    O
Namco    O
Pac    O
-    O
Man    O
hardware    O
.    O

Sound    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
:    O

Sound    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
:    O
A    O
Namco    O
custom    O
eight    O
-    O
channel    O
four    O
-    O
bit    O
WSG    O
(    O
Waveform    O
Sound    O
Generator    O
)    O
.    O

Sound    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
:    O
Namco    O
custom    O
8-channel    O
WSG    O
(    O
Waveform    O
Sound    O
Generator    O
)    O

Sound    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
:    O
Custom    O
eight    O
-    O
channel    O
programmable    O
4-bit    O
WSG    O
(    O
Waveform    O
Sound    O
Generator    O
)    O

The    O
program    O
routines    O
used    O
to    O
play    O
the    O
Yamaha    B-ComputerCircuit103084420
YM2149    I-ComputerCircuit103084420
(    O
soundchip    B-ComputerCircuit103084420
in    O
the    O
Atari    O
1040STF    O
)    O
were    O
all    O
coded    O
and    O
optimized    O
in    O
Motorola    O
68000    O
Assembler    O
language    O
by    O
Benjamin    O
Gerard    O
,    O
born    O
1973    O
,    O
his    O
brother    O
.    O

The    O
Philips    O
SAA1099    O
sound    O
generator    O
was    O
a    O
6-voice    O
sound    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
used    O
by    O
some    O
1980s    O
devices    O
,    O
notably    O
:    O

Sound    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420

Three    O
-    O
channel    O
sound    O
,    O
with    O
one    O
noise    O
generator    O
,    O
audio    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
:    O
General    B-ComputerCircuit103084420
Instrument    I-ComputerCircuit103084420
AY-3-8914    I-ComputerCircuit103084420
(    O
AY-3-8914A/AY-3-8916    B-ComputerCircuit103084420
Intellivision    O
II    O
)    O

These    O
included    O
commands    O
to    O
ease    O
the    O
coding    O
of    O
sprites    O
,    O
high    O
-    O
resolution    O
and    O
multicolour    O
graphics    O
,    O
and    O
sound    B-ComputerCircuit103084420
.    O

Several    O
commercial    O
synthesizers    O
based    O
on    O
the    O
Alles    O
design    O
were    O
released    O
during    O
the    O
1980s    O
,    O
including    O
the    O
Atari    B-ComputerCircuit103084420
AMY    I-ComputerCircuit103084420
sound    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
.    O

DMA    O
sound    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
with    O
2-channels    O
stereo    O
8-bit    O
PCM    O
sound    O
at    O
6.25/12.5/25/50    O
kHz    O
and    O
stereo    O
RCA    O
audio    O
-    O
out    O
jacks    O
(    O
using    O
enhancements    O
to    O
the    O
Shifter    O
video    O
chip    O
to    O
support    O
audio    O
shifting    O
)    O

The    O
CPC    O
uses    O
the    O
General    B-ComputerCircuit103084420
Instrument    I-ComputerCircuit103084420
AY-3-8912    I-ComputerCircuit103084420
sound    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
,    O
providing    O
three    O
channels    O
,    O
each    O
configurable    O
to    O
generate    O
square    O
waves    O
,    O
white    O
noise    O
or    O
both    O
.    O

For    O
sound    O
,    O
it    O
employs    O
one    O
Z80C    O
at    O
4.608    O
MHz    O
,    O
two    O
General    B-ComputerCircuit103084420
Instrument    I-ComputerCircuit103084420
AY-3-8910    I-ComputerCircuit103084420
sound    B-ComputerCircuit103084420
chip    I-ComputerCircuit103084420
at    O
1.536    O
MHz    O
for    O
PSG    O
music    O
,    O
and    O
one    O
Oki    O
MSM5205    O
at    O
384    O
kHz    O
for    O
ADPCM    O
samples    O
at    O
12-bit    O
depth    O
and    O
32.088    O
kHz    O
sampling    O
rate    O
.    O

Molecular    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
gate    I-ComputerCircuit103084420

Synthetic    O
molecular    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
have    O
been    O
demonstrated    O
on    O
a    O
conceptual    O
level    O
.    O

This    O
machine    O
was    O
followed    O
in    O
1991    O
by    O
the    O
Macintosh    O
Classic    O
II    O
,    O
which    O
,    O
despite    O
the    O
same    O
processor    O
and    O
clock    O
speed    O
,    O
was    O
only    O
60%    O
as    O
fast    O
as    O
the    O
SE/30    O
due    O
to    O
its    O
16-bit    O
data    O
path    O
,    O
supported    O
no    O
more    O
than    O
10    O
MB    O
of    O
memory    O
,    O
lacked    O
an    O
internal    O
expansion    O
slot    O
,    O
and    O
made    O
the    O
Motorola    B-ComputerCircuit103084420
68882    I-ComputerCircuit103084420
FPU    I-ComputerCircuit103084420
an    O
optional    O
upgrade    O
.    O

With    O
three    O
expansion    O
slots    O
,    O
the    O
IIci    O
improved    O
upon    O
the    O
IIcx    O
's    O
16    O
MHz    O
Motorola    O
68030    O
CPU    O
and    O
68882    B-ComputerCircuit103084420
FPU    O
,    O
replacing    O
them    O
with    O
25    O
MHz    O
versions    O
of    O
these    O
chips    O
.    O

Also    O
,    O
floating    O
point    O
intermediates    O
are    O
64    O
bits    O
and    O
not    O
80    O
bits    O
as    O
in    O
the    O
68881    B-ComputerCircuit103084420
and    I-ComputerCircuit103084420
68882    I-ComputerCircuit103084420
coprocessors    O
.    O

In    O
1986    O
the    O
company    O
shipped    O
the    O
"    O
HyperDrive    O
2000    O
"    O
,    O
a    O
20    O
MB    O
internal    O
hard    O
disk    O
that    O
also    O
included    O
a    O
Motorola    B-ComputerCircuit103084420
68881    I-ComputerCircuit103084420
floating    O
-    O
point    O
unit    O
,    O
but    O
the    O
speed    O
advantage    O
of    O
the    O
HyperDrive    O
had    O
been    O
negated    O
on    O
the    O
new    O
Macintosh    O
Plus    O
computers    O
by    O
Apple    O
's    O
inclusion    O
of    O
an    O
external    O
SCSI    O
port    O
.    O

The    O
last    O
STE    O
machine    O
,    O
the    O
"    O
Mega    O
STE    O
"    O
,    O
is    O
an    O
STE    O
in    O
a    O
grey    O
Atari    O
TT    O
case    O
that    O
had    O
a    O
switchable    O
16    O
MHz    O
,    O
dual    O
-    O
bus    O
design    O
(    O
16-bit    O
external    O
,    O
32-bit    O
internal    O
)    O
,    O
optional    O
Motorola    B-ComputerCircuit103084420
68881    I-ComputerCircuit103084420
FPU    O
,    O
built    O
-    O
in    O
3½-inch    O
floppy    O
disk    O
drive    O
,    O
VME    O
expansion    O
slot    O
,    O
a    O
network    O
port    O
(    O
very    O
similar    O
to    O
that    O
used    O
by    O
Apple    O
's    O
LocalTalk    O
)    O
and    O
an    O
optional    O
built    O
-    O
in    O
3½    O
"    O
hard    O
drive    O
.    O

Noise    B-ComputerCircuit103084420
margin    I-ComputerCircuit103084420
-    O
12    O
dB    O
or    O
higher    O
,    O
for    O
both    O
downstream    O
and    O
upstream    O

In    O
electrical    O
engineering    O
,    O
noise    B-ComputerCircuit103084420
margin    I-ComputerCircuit103084420
is    O
the    O
amount    O
by    O
which    O
a    O
signal    O
exceeds    O
the    O
minimum    O
amount    O
for    O
proper    O
operation    O
.    O

Designated    O
the    O
Super    B-ComputerCircuit103084420
CCD    I-ComputerCircuit103084420
SR    O
,    O
it    O
is    O
unique    O
in    O
two    O
ways    O
.    O

The    O
sensors    O
implementing    O
the    O
phase    O
-    O
detection    O
AF    O
in    O
this    O
camera    O
are    O
integrated    O
into    O
the    O
camera    O
's    O
Super    B-ComputerCircuit103084420
CCD    I-ComputerCircuit103084420
EXR    O
.    O

It    O
has    O
a    O
Super    B-ComputerCircuit103084420
CCD    I-ComputerCircuit103084420
23×15.5    O
mm    O
image    O
sensor    O
of    O
the    O
same    O
configuration    O
as    O
its    O
predecessor    O
,    O
with    O
6.17    O
million    O
low    O
sensitivity    O
pixels    O
and    O
6.17    O
million    O
high    O
sensitivity    O
pixels    O
to    O
give    O
a    O
high    O
dynamic    O
range    O
,    O
and    O
a    O
boost    O
to    O
3200    O
ISO    O
.    O

A    O
variant    O
of    O
the    O
MOS    B-ComputerCircuit103084420
6510    I-ComputerCircuit103084420
CPU    O
.    O

A    O
variation    O
of    O
the    O
6502    O
,    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6510    I-ComputerCircuit103084420
was    O
used    O
in    O
the    O
Commodore    O
64    O
and    O
yet    O
another    O
variant    O
,    O
the    O
8502    O
,    O
powered    O
the    O
Commodore    O
128    O
.    O

In    O
addition    O
,    O
the    O
entire    O
BBS    O
program    O
was    O
written    O
in    O
6510    B-ComputerCircuit103084420
assembly    O
code    O
,    O
further    O
improving    O
both    O
speed    O
and    O
memory    O
efficiency    O
.    O

Several    O
more    O
books    O
followed    O
,    O
including    O
"    O
Machine    O
Language    O
Programming    O
for    O
the    O
Commodore    O
64    O
and    O
Other    O
Commodore    O
Computers    O
''    O
,    O
a    O
leading    O
reference    O
on    O
6510    B-ComputerCircuit103084420
programming    O
which    O
went    O
through    O
several    O
editions    O
.    O

An    O
open    B-ComputerCircuit103084420
collector    I-ComputerCircuit103084420
is    O
a    O
common    O
type    O
of    O
output    O
found    O
on    O
many    O
integrated    O
circuits    O
(    O
IC    O
)    O
,    O
which    O
behaves    O
like    O
a    O
switch    O
that    O
is    O
either    O
connected    O
to    O
ground    O
or    O
disconnected    O
.    O

The    O
bus    O
is    O
an    O
open-collector    B-ComputerCircuit103084420
line    O
,    O
somewhat    O
like    O
I²C    O
,    O
passively    O
pulled    O
up    O
to    O
+    O
3.3    O
V    O
,    O
and    O
pulled    O
down    O
to    O
transmit    O
a    O
bit    O
.    O

This    O
type    O
of    O
connection    O
is    O
also    O
referred    O
to    O
as    O
open    B-ComputerCircuit103084420
collector    I-ComputerCircuit103084420
.    O

Open    B-ComputerCircuit103084420
collector    I-ComputerCircuit103084420

Instead    O
of    O
an    O
emitter    O
follower    O
topology    O
,    O
low    O
-    O
dropout    O
regulators    O
use    O
open    B-ComputerCircuit103084420
collector    I-ComputerCircuit103084420
or    I-ComputerCircuit103084420
open    I-ComputerCircuit103084420
drain    I-ComputerCircuit103084420
topology    O
.    O

Some    O
meters    O
have    O
an    O
open    B-ComputerCircuit103084420
collector    I-ComputerCircuit103084420
or    O
IR    O
LED    O
output    O
that    O
give    O
32    O
-    O
100    O
ms    O
pulses    O
for    O
each    O
metered    O
amount    O
of    O
electrical    O
energy    O
,    O
usually    O
1000    O
-    O
10000    O
pulses    O
per    O
kWh    O
.    O

Test    B-ComputerCircuit103084420
compression    I-ComputerCircuit103084420
is    O
a    O
technique    O
used    O
to    O
reduce    O
the    O
time    O
and    O
cost    O
of    O
testing    O
integrated    O
circuits    O
.    O

Synplicity    O
Inc.    O
was    O
a    O
supplier    O
of    O
software    O
solutions    O
for    O
design    O
of    O
programmable    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
devices    I-ComputerCircuit103084420
(    O
FPGAs    B-ComputerCircuit103084420
,    O
PLDs    B-ComputerCircuit103084420
and    O
CPLDs    B-ComputerCircuit103084420
)    O
used    O
for    O
communications    O
,    O
military    O
/    O
aerospace    O
,    O
consumer    O
,    O
semiconductor    O
,    O
computer    O
and    O
other    O
electronic    O
systems    O
.    O

A    O
complex    B-ComputerCircuit103084420
programmable    I-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
device    I-ComputerCircuit103084420
(    O
CPLD    B-ComputerCircuit103084420
)    O
is    O
a    O
programmable    B-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
device    I-ComputerCircuit103084420
with    O
complexity    O
between    O
that    O
of    O
PAL    B-ComputerCircuit103084420
and    O
FPGA    B-ComputerCircuit103084420
,    O
and    O
architectural    O
features    O
of    O
both    O
.    O

Complex    B-ComputerCircuit103084420
programmable    I-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
device    I-ComputerCircuit103084420
(    O
CPLD    O
)    O

But    O
the    O
interface    O
is    O
based    O
on    O
a    O
reprogrammable    O
CPLD    B-ComputerCircuit103084420
chip    O
,    O
so    O
the    O
access    O
method    O
can    O
be    O
re    O
-    O
programmed    O
to    O
suit    O
the    O
application    O
;    O
for    O
most    O
applications    O
the    O
chosen    O
method    O
is    O
optimal    O
for    O
speed    O
(    O
for    O
the    O
64kB    O
segment    O
)    O
and    O
utility    O
.    O

Complex    B-ComputerCircuit103084420
programmable    I-ComputerCircuit103084420
logic    I-ComputerCircuit103084420
device    I-ComputerCircuit103084420
(    O
CPLD    O
)    O

It    O
was    O
based    O
on    O
a    O
CPLD    B-ComputerCircuit103084420
logic    O
IC    O
and    O
worked    O
by    O
manipulating    O
CPU    O
instructions    O
on    O
-    O
the    O
-    O
fly    O
,    O
fooling    O
the    O
phone    O
that    O
a    O
wrong    O
unlock    O
code    O
was    O
accepted    O
like    O
a    O
correct    O
one    O
.    O

"    O
Moondust    O
"    O
was    O
programmed    O
in    O
6502    B-ComputerCircuit103084420
assembly    I-ComputerCircuit103084420
in    O
1982    O
,    O
and    O
is    O
considered    O
the    O
first    O
art    O
video    O
game    O
.    O

During    O
this    O
period    O
,    O
Tektronix    O
acquired    O
what    O
were    O
sold    O
as    O
the    O
8000    O
and    O
8002    O
Microprocessor    O
Development    O
System    O
(    O
MDS    O
)    O
,    O
the    O
8000    O
being    O
a    O
software    O
development    O
system    O
running    O
editors    O
and    O
cross    O
-    O
compilers    O
with    O
twin    O
floppy    O
disk    O
storage    O
,    O
while    O
the    O
8002    O
could    O
be    O
fitted    O
with    O
real    O
-    O
time    O
emulators    O
for    O
several    O
processors    O
including    O
the    O
8080    O
,    O
Z80    O
and    O
6502    B-ComputerCircuit103084420
.    O

In    O
the    O
beginning    O
all    O
the    O
programs    O
were    O
written    O
for    O
the    O
6502    B-ComputerCircuit103084420
microprocessor    I-ComputerCircuit103084420
,    O
but    O
as    O
the    O
Apple    O
II    O
family    O
developed    O
,    O
this    O
expanded    O
to    O
the    O
65C02    B-ComputerCircuit103084420
,    O
65802    B-ComputerCircuit103084420
,    O
and    O
65816    B-ComputerCircuit103084420
.    O

Turbo    O
Assembler    O
,    O
'    O
'    O
Omikron    O
's    O
"    O
Commodore    O
64-based    O
6502    B-ComputerCircuit103084420
assembler    O

SWEET16    O
runs    O
at    O
about    O
one    O
-    O
tenth    O
the    O
speed    O
of    O
the    O
equivalent    O
native    O
6502    B-ComputerCircuit103084420
code    O
.    O

It    O
generated    O
instructions    O
for    O
a    O
pseudo    O
-    O
machine    O
that    O
was    O
implemented    O
as    O
an    O
interpreter    O
on    O
a    O
Digital    O
Group    O
computer    O
based    O
on    O
the    O
6502    B-ComputerCircuit103084420
microprocessor    O
.    O

The    O
original    O
game    O
engine    O
was    O
written    O
in    O
6502    B-ComputerCircuit103084420
assembly    O
language    O
.    O

"    O
Tank    O
Battalion    O
"    O
(    O
1980    O
)    O
-    O
uses    O
a    O
modified    O
version    O
of    O
this    O
hardware    O
,    O
although    O
some    O
sites    O
state    O
it    O
uses    O
its    O
own    O
unique    O
hardware    O
and    O
CPU    O
(    O
a    O
MOS    B-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
,    O
running    O
at    O
1    O
MHz    O
)    O

East    O
Coast    O
Micro    O
Products    O
offered    O
hardware    O
to    O
interface    O
6502    B-ComputerCircuit103084420
computers    O
such    O
as    O
the    O
Commodore    O
64    O
and    O
Apple    O
IIe    O
with    O
the    O
Speak    O
&    O
Spell    O
.    O

Illegal    O
opcodes    O
were    O
common    O
on    O
older    O
CPUs    O
designed    O
during    O
the    O
1970s    O
,    O
such    O
as    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
,    O
Intel    O
8086    O
,    O
and    O
the    O
Zilog    O
Z80    O
.    O

For    O
its    O
central    O
processing    O
unit    O
(    O
CPU    O
)    O
,    O
the    O
NES    O
uses    O
an    O
8-bit    O
microprocessor    O
produced    O
by    O
Ricoh    O
based    O
on    O
a    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
core    O
.    O

Known    O
as    O
the    O
"    O
Proton    O
"    O
,    O
it    O
included    O
better    O
graphics    O
and    O
a    O
faster    O
2    O
MHz    O
MOS    O
Technology    O
6502    B-ComputerCircuit103084420
central    O
processing    O
unit    O
.    O

A    O
feature    O
that    O
the    O
Micro    O
shared    O
with    O
other    O
6502    B-ComputerCircuit103084420
computer    I-ComputerCircuit103084420
such    O
as    O
the    O
Apple    O
and    O
the    O
early    O
Commodore    O
models    O
was    O
that    O
the    O
RAM    O
was    O
clocked    O
twice    O
as    O
fast    O
as    O
the    O
CPU    O
,    O
with    O
alternating    O
access    O
given    O
to    O
the    O
CPU    O
and    O
the    O
video    O
display    O
controller    O
.    O

Motorola    O
released    O
the    O
competing    O
6800    O
in    O
August    O
1974    O
,    O
and    O
the    O
similar    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
in    O
1975    O
(    O
both    O
designed    O
largely    O
by    O
the    O
same    O
people    O
)    O
.    O

After    O
creating    O
the    O
SubLogic    O
Company    O
,    O
Artwick    O
took    O
his    O
thesis    O
one    O
step    O
further    O
by    O
developing    O
the    O
first    O
flight    O
simulator    O
program    O
for    O
the    O
Apple    O
II    O
which    O
was    O
based    O
on    O
the    O
6502    B-ComputerCircuit103084420
microprocessor    O
.    O

Before    O
the    O
IBM    O
PC    O
was    O
introduced    O
,    O
the    O
personal    O
computer    O
market    O
was    O
dominated    O
by    O
systems    O
using    O
the    O
6502    B-ComputerCircuit103084420
and    O
Z80    O
8-bit    O
microprocessors    O
,    O
such    O
as    O
the    O
TRS    O
80    O
,    O
Commodore    O
PET    O
and    O
Apple    O
II    O
series    O
,    O
which    O
used    O
proprietary    O
operating    O
systems    O
,    O
and    O
by    O
computers    O
running    O
CP    O
/    O
M.    O
After    O
IBM    O
introduced    O
the    O
IBM    O
PC    O
,    O
it    O
was    O
not    O
until    O
1984    O
that    O
IBM    O
PC    O
and    O
clones    O
became    O
the    O
dominant    O
computers    O
.    O

Steven    O
Judd    O
implemented    O
this    O
for    O
the    O
6502    B-ComputerCircuit103084420
.    O

most    O
development    O
for    O
the    O
Atari    O
2600    O
was    O
done    O
in    O
6502    B-ComputerCircuit103084420
assembly    O
language    O
.    O

As    O
the    O
2600    O
uses    O
the    O
6507    O
,    O
a    O
variant    O
of    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
chip    O
,    O
as    O
its    O
CPU    O
,    O
most    O
homebrews    O
released    O
are    O
written    O
in    O
6502    O
assembly    O
language    O
.    O

Shortly    O
after    O
the    O
launch    O
of    O
the    O
8080    O
,    O
the    O
Motorola    O
6800    O
competing    O
design    O
was    O
introduced    O
,    O
and    O
after    O
that    O
,    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
variation    O
of    O
the    O
6800    O
.    O

Other    O
well    O
known    O
8-bit    O
microprocessors    O
that    O
emerged    O
during    O
these    O
years    O
are    O
Motorola    O
6800    O
(    O
1974    O
)    O
,    O
General    O
Instrument    O
PIC16X    O
(    O
1975    O
)    O
,    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
(    O
1975    O
)    O
,    O
Zilog    O
Z80    O
(    O
1976    O
)    O
,    O
and    O
Motorola    O
6809    O
(    O
1978    O
)    O
.    O

On    O
the    O
other    O
hand    O
,    O
being    O
more    O
regular    O
than    O
the    O
rather    O
minimalistic    O
but    O
ubiquitous    O
8-bit    O
microprocessors    O
such    O
as    O
the    O
6502    B-ComputerCircuit103084420
,    O
6800    O
,    O
6809    O
,    O
8085    O
,    O
MCS-48    B-ComputerCircuit103084420
,    O
8051    O
,    O
and    O
other    O
contemporary    O
accumulator    O
based    O
machines    O
,    O
it    O
is    O
significantly    O
easier    O
to    O
construct    O
an    O
efficient    O
code    O
generator    O
for    O
the    O
8086    O
architecture    O
.    O

Some    O
of    O
IBM    O
's    O
engineers    O
and    O
other    O
employees    O
wanted    O
to    O
use    O
the    O
IBM    O
801    O
processor    O
,    O
some    O
would    O
have    O
preferred    O
the    O
new    O
Motorola    O
68000    O
,    O
while    O
others    O
argued    O
for    O
a    O
small    O
and    O
simple    O
microprocessor    O
,    O
such    O
as    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
or    O
Zilog    O
Z80    O
,    O
which    O
had    O
been    O
used    O
in    O
earlier    O
personal    O
computers    O
.    O

The    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
and    O
Zilog    O
Z80    O
microprocessors    O
,    O
used    O
in    O
many    O
home    O
computers    O
of    O
the    O
early    O
1980s    O

The    O
Keyboard    O
Component    O
added    O
an    O
8-bit    O
6502    B-ComputerCircuit103084420
processor    O
making    O
the    O
Intellivision    O
a    O
dual    O
processor    O
computer    O
.    O

It    O
had    O
16    O
K    O
10-bit    O
shared    O
RAM    O
that    O
could    O
load    O
and    O
execute    O
both    O
Intellivision    O
CP1610    O
and    O
6502    B-ComputerCircuit103084420
program    O
code    O
from    O
tape    O
;    O
a    O
large    O
amount    O
as    O
typical    O
cartridges    O
of    O
the    O
day    O
were    O
4K.    O
The    O
cassettes    O
have    O
two    O
tracks    O
of    O
digital    O
data    O
and    O
two    O
tracks    O
of    O
analog    O
audio    O
completely    O
controlled    O
by    O
the    O
computer    O
.    O

6502    B-ComputerCircuit103084420
CPU    O
,    O
16    O
K    O
x    O
10-bit    O
SRAM    O
,    O
40x24    O
text    O
overlay    O
,    O
tape    O
-    O
drive    O
,    O
microphone    O
input    O
,    O
two    O
expansion    O
ports    O

While    O
ostensibly    O
very    O
similar    O
to    O
"    O
Breakout    O
"    O
–    O
the    O
layout    O
,    O
sound    O
,    O
and    O
general    O
behavior    O
of    O
the    O
game    O
is    O
identical    O
–    O
"    O
Super    O
Breakout    O
"    O
is    O
a    O
microprocessor    O
based    O
game    O
instead    O
of    O
discrete    O
logic    O
,    O
programmed    O
by    O
"    O
Asteroids    O
"    O
programmer    O
Ed    O
Logg    O
using    O
an    O
early    O
MOS    B-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
chip    O
.    O

However    O
,    O
no    O
source    O
code    O
was    O
available    O
as    O
the    O
game    O
had    O
been    O
coded    O
in    O
6502    B-ComputerCircuit103084420
assembler    O
directly    O
into    O
the    O
C64    O
's    O
monitor    O
program    O
.    O

Lazer    O
's    O
Interactive    O
Symbolic    O
Assembler    O
(    O
Lisa    O
)    O
is    O
an    O
interactive    O
MOS    B-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
assembler    O
for    O
Apple    O
II    O
computers    O
written    O
by    O
Randall    O
Hyde    O
in    O
the    O
late    O
1970s    O
.    O

Different    O
models    O
used    O
different    O
8-bit    O
,    O
16-bit    O
and    O
32-bit    O
processors    O
,    O
including    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
,    O
Motorola    O
68HC05    O
,    O
Motorola    O
68000    O
and    O
others    O
.    O

A    O
simple    O
example    O
of    O
a    O
bitfield    O
status    O
register    O
is    O
included    O
in    O
the    O
design    O
of    O
the    O
eight    O
-    O
bit    O
6502    B-ComputerCircuit103084420
processor    O
.    O

A    O
version    O
of    O
Microsoft    O
BASIC    O
for    O
the    O
MOS    B-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
had    O
been    O
licensed    O
for    O
this    O
purpose    O
,    O
but    O
the    O
task    O
of    O
retrofitting    O
the    O
code    O
into    O
an    O
8k    O
cartridge    O
proved    O
too    O
difficult    O
.    O

Development    O
of    O
the    O
2600    O
was    O
strictly    O
a    O
paper    O
project    O
until    O
September    O
1975    O
,    O
when    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
processor    O
was    O
released    O
.    O

Miner    O
wanted    O
to    O
start    O
work    O
with    O
the    O
new    O
Motorola    O
68000    O
,    O
but    O
management    O
was    O
only    O
interested    O
in    O
another    O
6502    B-ComputerCircuit103084420
based    O
system    O
.    O

CPU    O
:    O
MOS    O
Technology    O
6502A    B-ComputerCircuit103084420

In    O
1976    O
,    O
Microsoft    O
had    O
developed    O
Microsoft    O
BASIC    O
,    O
a    O
BASIC    O
interpreter    O
for    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
,    O
but    O
at    O
the    O
time    O
there    O
was    O
no    O
production    O
computer    O
that    O
used    O
it    O
.    O

The    O
first    O
Apple    O
II    O
computers    O
went    O
on    O
sale    O
on    O
June    O
10    O
,    O
1977    O
with    O
a    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
(    O
later    O
Synertek    O
)    O
microprocessor    O
running    O
at    O
1.023    O
MHz    O
,    O
4    O
KB    O
of    O
RAM    O
,    O
an    O
audio    O
cassette    O
interface    O
for    O
loading    O
programs    O
and    O
storing    O
data    O
,    O
and    O
the    O
Integer    O
BASIC    O
programming    O
language    O
built    O
into    O
the    O
ROMs    O
.    O

The    O
first    O
computers    O
went    O
on    O
sale    O
on    O
June    O
10    O
,    O
1977    O
with    O
a    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
microprocessor    O
running    O
at    O
1.023    O
MHz    O
,    O
two    O
game    O
paddles    O
(    O
no    O
longer    O
bundled    O
as    O
of    O
1980    O
because    O
they    O
violated    O
FCC    O
regulations    O
)    O
,    O
4    O
kB    O
of    O
RAM    O
,    O
an    O
audio    O
cassette    O
interface    O
for    O
loading    O
programs    O
and    O
storing    O
data    O
,    O
and    O
the    O
Integer    O
BASIC    O
programming    O
language    O
built    O
into    O
the    O
ROMs    O
.    O

LoaD    O
Accumulator    O
,    O
an    O
opcode    O
from    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6502    I-ComputerCircuit103084420
instruction    O
set    O

Typical    O
reconfigurable    B-ComputerCircuit103084420
devices    I-ComputerCircuit103084420
are    O
field-programmable    B-ComputerCircuit103084420
gate    I-ComputerCircuit103084420
array    I-ComputerCircuit103084420
(    O
for    O
digital    O
designs    O
)    O
or    O
field-programmable    B-ComputerCircuit103084420
analog    I-ComputerCircuit103084420
array    I-ComputerCircuit103084420
(    O
for    O
analog    O
designs    O
)    O
.    O

A    O
Pulse    B-ComputerCircuit103084420
transition    I-ComputerCircuit103084420
detector    I-ComputerCircuit103084420
is    O
used    O
in    O
flip    B-ComputerCircuit103084420
flops    I-ComputerCircuit103084420
in    O
order    O
to    O
achieve    O
edge    O
triggering    O
in    O
the    O
circuit    O
.    O

CPU    O
:    O
2.3    O
GHz    O
dual    O
-    O
core    O
64-bit    O
Nvidia    O
Tegra    O
K1    O
"    O
Denver    B-ComputerCircuit103084420
"    O

:    O
Elmore    B-ComputerCircuit103084420
delay    I-ComputerCircuit103084420
is    O
a    O
simple    O
approximation    O
,    O
often    O
used    O
where    O
speed    O
of    O
calculation    O
is    O
important    O
but    O
the    O
delay    O
through    O
the    O
wire    O
itself    O
can    O
not    O
be    O
ignored    O
.    O

Conversely    O
,    O
the    O
LM386    B-ComputerCircuit103084420
audio    O
amplifier    O
may    O
be    O
used    O
to    O
drive    O
a    O
small    O
speaker    O
.    O

The    O
die    O
was    O
fabricated    B-ComputerCircuit103084420
in    O
Digital    O
's    O
fifth    O
-    O
generation    O
complementary    O
metal    O
–    O
oxide    O
–    O
semiconductor    O
(    O
CMOS    O
)    O
process    O
,    O
CMOS-5    O
,    O
a    O
0.50    O
µm    O
process    O
with    O
four    O
levels    O
of    O
aluminium    O
interconnect    O
.    O

It    O
was    O
fabricated    O
in    O
a    O
0.35    O
µm    O
complementary    O
metal    O
–    O
oxide    O
–    O
semiconductor    O
(    O
CMOS    O
)    O
process    B-ComputerCircuit103084420
with    O
six    O
levels    O
of    O
interconnect    O
.    O

It    O
was    O
fabricated    O
by    O
International    O
Business    O
Machines    O
(    O
IBM    O
)    O
in    O
their    O
0.18    O
µm    O
,    O
seven    O
-    O
level    O
copper    B-ComputerCircuit103084420
complementary    O
metal    O
–    O
oxide    O
–    O
semiconductor    O
(    O
CMOS    O
)    O
process    B-ComputerCircuit103084420
.    O

The    O
primary    O
limitations    O
on    O
this    O
method    O
are    O
the    O
cost    O
of    O
chip    B-ComputerCircuit103084420
design    I-ComputerCircuit103084420
,    O
IC    B-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
,    O
floor    O
space    O
,    O
electric    O
power    O
and    O
thermal    O
dissipation    O
.    O

Multibeam    O
is    O
an    O
American    O
corporation    O
that    O
engages    O
in    O
the    O
design    O
of    O
semiconductor    O
processing    O
equipment    O
used    O
in    O
the    O
fabrication    B-ComputerCircuit103084420
of    I-ComputerCircuit103084420
integrated    I-ComputerCircuit103084420
circuits    I-ComputerCircuit103084420
.    O

Direct    O
Deposition    O
/    O
Etch    O
(    O
DDE    O
)    O
can    O
be    O
used    O
in    O
chip    B-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
or    O
wafer    O
defect    O
repair    O
.    O

Meanwhile    O
,    O
in    O
the    O
laptop    O
market    O
,    O
Trident    O
was    O
an    O
early    O
pioneer    O
of    O
embedded    O
DRAM    O
,    O
a    O
semiconductor    B-ComputerCircuit103084420
manufacturing    I-ComputerCircuit103084420
technique    O
which    O
combines    O
a    O
graphics    O
-    O
controller    O
and    O
framebuffer    O
memory    O
on    O
a    O
single    O
chip    O
.    O

The    O
monocrystalline    O
form    O
is    O
used    O
in    O
the    O
semiconductor    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
since    O
grain    O
boundaries    O
would    O
bring    O
discontinuities    O
and    O
favor    O
imperfections    O
in    O
the    O
microstructure    O
of    O
silicon    O
,    O
such    O
as    O
impurities    O
and    O
crystallographic    O
defects    O
,    O
which    O
can    O
have    O
significant    O
effects    O
on    O
the    O
local    O
electronic    O
properties    O
of    O
the    O
material    O
.    O

This    O
reduces    O
the    O
fabrication    B-ComputerCircuit103084420
cost    O
of    O
the    O
devices    O
.    O

advanced    O
semiconductor    B-ComputerCircuit103084420
manufacturing    I-ComputerCircuit103084420
,    O
especially    O
for    O
high    O
density    O
DRAM    B-ComputerCircuit103084420
memories    O
,    O
through    O
plasma    O
etching    O
or    O
other    O
plasma    O
processing    O
technologies    O
,    O

Although    O
this    O
appears    O
a    O
challenging    O
problem    O
given    O
current    O
resources    O
,    O
many    O
tools    O
will    O
be    O
available    O
to    O
help    O
future    O
researchers    O
:    O
Moore    O
's    O
Law    O
predicts    O
further    O
increases    O
in    O
computer    O
power    O
,    O
semiconductor    B-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
techniques    O
continue    O
to    O
approach    O
the    O
nanoscale    O
,    O
and    O
researchers    O
grow    O
ever    O
more    O
skilled    O
at    O
using    O
proteins    O
,    O
ribosomes    O
and    O
DNA    O
to    O
perform    O
novel    O
chemistry    O
.    O

MEMS    O
became    O
practical    O
once    O
they    O
could    O
be    O
fabricated    O
using    O
modified    O
semiconductor    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
technologies    O
,    O
normally    O
used    O
to    O
make    O
electronics    O
.    O

The    O
fabrication    O
of    O
MEMS    O
evolved    O
from    O
the    O
process    O
technology    O
in    O
semiconductor    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
,    O
i.e.    O
the    O
basic    O
techniques    O
are    O
deposition    O
of    O
material    O
layers    O
,    O
patterning    O
by    O
photolithography    O
and    O
etching    O
to    O
produce    O
the    O
required    O
shapes    O
.    O

The    O
act    O
of    O
shrinking    O
a    O
die    B-ComputerCircuit103084420
is    O
to    O
create    O
a    O
somewhat    O
identical    O
circuit    O
using    O
a    O
more    O
advanced    O
fabrication    B-ComputerCircuit103084420
process    O
,    O
usually    O
involving    O
an    O
advance    O
of    O
lithographic    O
node    B-ComputerCircuit103084420
.    O

Semiconductor    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420

The    O
main    O
advantage    O
of    O
HEBT    O
architecture    O
,    O
compared    O
to    O
the    O
HBT    O
is    O
a    O
simplified    O
fabrication    B-ComputerCircuit103084420
process    I-ComputerCircuit103084420
for    O
the    O
emitter    O
–    O
base    O
junction    O
.    O

The    O
1.5    O
µm    O
process    O
is    O
the    O
level    O
of    O
semiconductor    B-ComputerCircuit103084420
process    I-ComputerCircuit103084420
technology    I-ComputerCircuit103084420
that    O
was    O
reached    O
around    O
1982    O
by    O
leading    O
semiconductor    O
companies    O
such    O
as    O
Intel    O
and    O
IBM    O
.    O

Semiconductor    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420

Atomic    O
layer    O
etching    O
is    O
an    O
emerging    O
technique    O
in    O
semiconductor    B-ComputerCircuit103084420
manufacture    I-ComputerCircuit103084420
,    O
in    O
which    O
a    O
sequence    O
alternating    O
between    O
self    O
-    O
limiting    O
chemical    O
modification    O
steps    O
which    O
affect    O
only    O
the    O
top    O
atomic    O
layers    O
of    O
the    O
wafer    O
,    O
and    O
etching    O
steps    O
which    O
remove    O
only    O
the    O
chemically    O
-    O
modified    O
areas    O
,    O
allows    O
the    O
removal    O
of    O
individual    O
atomic    O
layers    O
.    O

Variants    O
of    O
the    O
8088    O
with    O
more    O
than    O
5    O
MHz    O
maximal    O
clock    O
frequency    O
include    O
the    O
8088    O
-    O
2    O
,    O
which    O
was    O
fabricated    B-ComputerCircuit103084420
using    O
Intel    O
's    O
new    O
enhanced    O
nMOS    O
process    O
called    O
HMOS    O
and    O
specified    O
for    O
a    O
maximal    O
frequency    O
of    O
8    O
MHz    O
.    O

ICs    O
were    O
made    O
possible    O
by    O
experimental    O
discoveries    O
showing    O
that    O
semiconductor    O
devices    O
could    O
perform    O
the    O
functions    O
of    O
vacuum    O
tubes    O
,    O
and    O
by    O
mid-20th    O
-    O
century    O
technology    O
advancements    O
in    O
semiconductor    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
.    O

Ion    O
implantation    O
is    O
used    O
in    O
semiconductor    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
and    O
in    O
metal    O
finishing    O
,    O
as    O
well    O
as    O
in    O
materials    O
science    O
research    O
.    O

Semiconductor    B-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
facilities    O
are    O
highly    O
automated    O
,    O
but    O
residue    O
of    O
hazardous    O
elements    O
in    O
machines    O
can    O
be    O
encountered    O
during    O
servicing    O
and    O
in    O
vacuum    O
pump    O
hardware    O
.    O

Cyrix    O
had    O
always    O
been    O
a    O
fabless    O
company    O
:    O
Cyrix    O
designed    O
and    O
sold    O
their    O
own    O
chips    O
,    O
but    O
contracted    O
the    O
actual    O
semiconductor    B-ComputerCircuit103084420
manufacturing    I-ComputerCircuit103084420
to    O
an    O
outside    O
foundry    O
.    O

National    O
Semiconductor    O
was    O
an    O
American    O
semiconductor    B-ComputerCircuit103084420
manufacturer    I-ComputerCircuit103084420
which    O
specialized    O
in    O
analog    O
devices    O
and    O
subsystems    O
,    O
formerly    O
with    O
headquarters    O
in    O
Santa    O
Clara    O
,    O
California    O
,    O
United    O
States    O
.    O

Extremely    O
low    O
ASIC    O
fabrication    B-ComputerCircuit103084420
costs    O
now    O
that    O
the    O
patents    O
are    O
expiring    O
(    O
around    O
for    O
a    O
J2    O
dual    O
core    O
core    O
on    O
TSMC    O
's    O
180    O
nm    O
process    O
)    O
.    O

Some    O
users    O
are    O
foundry    O
operators    O
,    O
who    O
operate    O
the    O
semiconductor    B-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
facilities    O
,    O
or    O
"    O
fabs    O
"    O
,    O
and    O
design    O
-    O
service    O
companies    O
who    O
use    O
EDA    O
software    O
to    O
evaluate    O
an    O
incoming    O
design    O
for    O
manufacturing    O
readiness    O
.    O

;    O
Stealth    O
dicing    O
of    O
silicon    O
wafers    O
:    O
The    O
separation    O
of    O
microelectronic    O
chips    O
as    O
prepared    O
in    O
semiconductor    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
from    O
silicon    O
wafers    O
may    O
be    O
performed    O
by    O
the    O
so    O
-    O
called    O
stealth    O
dicing    O
process    O
,    O
which    O
operates    O
with    O
a    O
pulsed    O
Nd    O
:    O
YAG    O
laser    O
,    O
the    O
wavelength    O
of    O
which    O
(    O
1064    O
nm    O
)    O
is    O
well    O
adopted    O
to    O
the    O
electronic    O
band    O
gap    O
of    O
silicon    O
(    O
1.11    O
eV    O
or    O
1117    O
nm    O
)    O
.    O

The    O
POWER1    O
is    O
a    O
multi    O
-    O
chip    O
CPU    O
developed    O
and    O
fabricated    B-ComputerCircuit103084420
by    O
IBM    O
that    O
implemented    O
the    O
POWER    O
instruction    O
set    O
architecture    O
(    O
ISA    O
)    O
.    O

These    O
upgraded    O
versions    O
were    O
clocked    O
higher    O
than    O
the    O
original    O
POWER1    O
,    O
made    O
possible    O
by    O
improved    O
semiconductor    B-ComputerCircuit103084420
processes    I-ComputerCircuit103084420
.    O

The    O
front    O
-    O
end    O
-    O
of    O
-    O
line    O
(    O
FEOL    O
)    O
is    O
the    O
first    O
portion    O
of    O
IC    B-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
where    O
the    O
individual    O
devices    O
(    O
transistors    O
,    O
capacitors    O
,    O
resistors    O
,    O
etc    O
.    O
)    O
are    O
patterned    O
in    O
the    O
semiconductor    O
.    O

The    O
back    O
end    O
of    O
line    O
(    O
BEOL    O
)    O
is    O
the    O
second    O
portion    O
of    O
IC    B-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
where    O
the    O
individual    O
devices    O
(    O
transistors    O
,    O
capacitors    O
,    O
resistors    O
,    O
etc    O
.    O
)    O

The    O
chip    O
measures    O
597.24    O
mm2    O
and    O
consists    O
of    O
2.75    O
billion    O
transistors    O
fabricated    O
in    O
IBM    O
's    O
32    O
nm    O
CMOS    O
silicon    O
on    O
insulator    O
fabrication    B-ComputerCircuit103084420
process    I-ComputerCircuit103084420
,    O
supporting    O
speeds    O
of    O
5.5    O
GHz    O
,    O
the    O
highest    O
clock    O
speed    O
CPU    O
ever    O
produced    O
for    O
commercial    O
sale    O
.    O

Die    O
preparation    O
is    O
a    O
step    O
of    O
semiconductor    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
during    O
which    O
a    O
wafer    O
is    O
prepared    O
for    O
IC    O
packaging    O
and    O
IC    O
testing    O
.    O

Wafer    O
mounting    O
is    O
a    O
step    O
that    O
is    O
performed    O
during    O
the    O
die    B-ComputerCircuit103084420
preparation    O
of    O
a    O
wafer    O
as    O
part    O
of    O
the    O
process    O
of    O
semiconductor    B-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
.    O

In    O
August    O
2013    O
,    O
Crossbar    O
emerged    O
from    O
stealth    O
mode    O
and    O
announced    O
the    O
development    O
of    O
a    O
memory    O
array    O
at    O
a    O
commercial    O
semiconductor    B-ComputerCircuit103084420
device    I-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
facility    O
.    O

The    O
RHPPC    O
processor    O
is    O
fabricated    B-ComputerCircuit103084420
with    O
Honeywell    O
’s    O
SOI    O
-    O
V    O
0.35    O
µm    O
,    O
four    O
level    O
metal    O
process    O
.    O

Semiconductor    B-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
facilities    O
were    O
built    O
in    O
the    O
US    O
at    O
Colorado    O
Springs    O
,    O
Colorado    O
and    O
in    O
the    O
UK    O
at    O
Newport    O
,    O
South    O
Wales    O
.    O

Silicon    O
drift    O
detectors    O
(    O
SDDs    O
)    O
,    O
produced    O
by    O
conventional    O
semiconductor    B-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
,    O
now    O
provide    O
a    O
cost    O
-    O
effective    O
and    O
high    O
resolving    O
power    O
radiation    O
measurement    O
.    O

MOS    B-ComputerCircuit103084420
8564/8566    I-ComputerCircuit103084420
VIC-II    I-ComputerCircuit103084420
E    I-ComputerCircuit103084420
(    O
NTSC    O
/    O
PAL    O
)    O
for    O
40-column    O
composite    O
video    O
(    O
a    O
TV    O
set    O
can    O
be    O
used    O
instead    O
of    O
a    O
monitor    O
if    O
desired    O
)    O

Various    O
effects    O
are    O
achieved    O
in    O
demos    O
,    O
most    O
of    O
them    O
due    O
to    O
undocumented    O
side    O
-    O
effects    O
pertaining    O
to    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
VIC-II    I-ComputerCircuit103084420
chip    O
.    O

This    O
is    O
due    O
to    O
a    O
technical    O
limitation    O
of    O
the    O
Commodore    O
64    O
's    O
VIC-II    B-ComputerCircuit103084420
display    O
chip    O
.    O

The    O
VIC-II    B-ComputerCircuit103084420
chip    O
,    O
also    O
found    O
in    O
the    O
Commodore    O
64    O
,    O
was    O
mapped    O
directly    O
into    O
main    O
memory—    O

GRAPHICS    O
–    O
reserved    O
variable    O
that    O
always    O
equals    O
$    O
D000    O
(    O
the    O
VIC-II    B-ComputerCircuit103084420
chip    O
's    O
base    O
address    O
)    O

CPU    O
:    O
1.19    O
MHz    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6507    I-ComputerCircuit103084420

CPU    O
:    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
6507    I-ComputerCircuit103084420
@    O
1.19    O
MHz    O

Therefore    O
,    O
to    O
reduce    O
the    O
number    O
of    O
chips    O
required    O
,    O
it    O
included    O
features    O
such    O
as    O
clock    B-ComputerCircuit103084420
generator    I-ComputerCircuit103084420
,    O
interrupt    O
controller    O
,    O
timers    O
,    O
wait    O
state    O
generator    O
,    O
DMA    O
channels    O
,    O
and    O
external    O
chip    O
select    O
lines    O
.    O

Synthesized    O
function    O
and    O
clock    B-ComputerCircuit103084420
generators    O

They    O
rely    O
on    O
the    O
accuracy    O
of    O
a    O
clock    B-ComputerCircuit103084420
generator    I-ComputerCircuit103084420
usually    O
built    O
into    O
a    O
hardware    O
device    O
that    O
runs    O
the    O
software    O
.    O

:    O
The    O
Hudson    B-ComputerCircuit103084420
Soft    I-ComputerCircuit103084420
HuC6280    I-ComputerCircuit103084420
is    O
a    O
modified    O
65C02    B-ComputerCircuit103084420
with    O
an    O
effective    O
clock    O
rate    O
of    O
1.79    O
or    O
7.16    O
MHz    O
(    O
switchable    O
by    O
software    O
)    O
.    O

Hudson    B-ComputerCircuit103084420
Soft    I-ComputerCircuit103084420
HuC6280A    I-ComputerCircuit103084420
(    O
based    O
on    O
8-bit    O
65SC02    B-ComputerCircuit103084420
MHz    O
(    O
0.77    O
MIPS    O
)    O
or    O
7.16    O
MHz    O
(    O
3.08    O
MIPS    O
)    O

For    O
example    O
,    O
a    O
number    O
of    O
older    O
Apple    O
II    O
games    O
do    O
not    O
work    O
correctly    O
on    O
the    O
newer    O
Apple    O
IIc    O
,    O
because    O
the    O
latter    O
uses    O
a    O
newer    O
CPU    O
revision    O
—    O
65C02    B-ComputerCircuit103084420
—    O
that    O
does    O
away    O
with    O
illegal    O
opcodes    O
.    O

Another    O
,    O
less    O
common    O
way    O
of    O
handling    O
illegal    O
instructions    O
is    O
by    O
defining    O
them    O
to    O
do    O
nothing    O
except    O
taking    O
up    O
time    O
and    O
space    O
(    O
equivalent    O
to    O
the    O
CPU    O
's    O
official    O
NOP    O
instruction    O
)    O
;    O
this    O
method    O
is    O
used    O
by    O
the    O
TMS9900    O
and    O
65C02    B-ComputerCircuit103084420
processor    O
,    O
among    O
others    O
.    O

Hudson    B-ComputerCircuit103084420
Soft    I-ComputerCircuit103084420
HuC6280A    I-ComputerCircuit103084420
(    O
based    O
on    O
8-bit    O
65SC02    B-ComputerCircuit103084420
MHz    O
(    O
0.77    O
MIPS    O
)    O
or    O
7.16    O
MHz    O
(    O
3.08    O
MIPS    O
)    O

The    O
Western    O
Design    O
Center    O
,    O
Inc    O
(    O
WDC    O
)    O
introduced    O
the    O
CMOS    O
WDC    B-ComputerCircuit103084420
65C02    I-ComputerCircuit103084420
in    O
1982    O
and    O
licensed    O
the    O
design    O
to    O
several    O
firms    O
.    O

The    O
Western    O
Design    O
Center    O
(    O
WDC    O
)    O
introduced    O
the    O
CMOS    O
65816    B-ComputerCircuit103084420
16-bit    O
upgrade    O
of    O
the    O
WDC    O
CMOS    O
65C02    B-ComputerCircuit103084420
in    O
1984    O
.    O

The    O
Apple    O
IIc    O
was    O
the    O
first    O
Apple    O
II    O
to    O
use    O
the    O
65C02    B-ComputerCircuit103084420
low    O
-    O
power    O
variant    O
of    O
the    O
6502    O
processor    O
,    O
and    O
featured    O
a    O
built    O
-    O
in    O
5.25-inch    O
floppy    O
drive    O
and    O
128    O
kB    O
RAM    O
,    O
with    O
a    O
built    O
-    O
in    O
disk    O
controller    O
that    O
could    O
control    O
external    O
drives    O
,    O
composite    O
video    O
(    O
NTSC    O
or    O
PAL    O
)    O
,    O
serial    O
interfaces    O
for    O
modem    O
and    O
printer    O
,    O
and    O
a    O
port    O
usable    O
by    O
either    O
a    O
joystick    O
or    O
mouse    O
.    O

Before    O
the    O
advent    O
of    O
microelectronics    O
,    O
simple    O
relaxation    O
oscillators    O
often    O
used    O
a    O
negative    O
resistance    O
device    O
with    O
hysteresis    O
such    O
as    O
a    O
thyratron    O
tube    O
,    O
neon    O
lamp    O
,    O
or    O
unijunction    O
transistor    O
,    O
however    O
today    O
they    O
are    O
more    O
often    O
built    O
with    O
dedicated    O
integrated    O
circuits    O
such    O
as    O
the    O
555    B-ComputerCircuit103084420
timer    I-ComputerCircuit103084420
chip    O
.    O

A    O
similar    O
relaxation    O
oscillator    O
can    O
be    O
built    O
with    O
a    O
555    B-ComputerCircuit103084420
timer    I-ComputerCircuit103084420
IC    I-ComputerCircuit103084420
(    O
acting    O
in    O
astable    O
mode    O
)    O
that    O
takes    O
the    O
place    O
of    O
the    O
neon    O
bulb    O
above    O
.    O

Hans    O
R.    O
Camenzind    O
(    O
1934–2012    O
)    O
,    O
inventor    O
of    O
the    O
555    B-ComputerCircuit103084420
timer    I-ComputerCircuit103084420
IC    I-ComputerCircuit103084420

Silicon    O
Valley    O
-    O
based    O
Signetics    O
,    O
the    O
"    O
first    O
company    O
in    O
the    O
world    O
established    O
expressly    O
to    O
make    O
and    O
sell    O
integrated    O
circuits    O
"    O
and    O
inventor    O
of    O
the    O
555    B-ComputerCircuit103084420
timer    I-ComputerCircuit103084420
IC    I-ComputerCircuit103084420
,    O
was    O
acquired    O
by    O
Philips    O
in    O
1975    O
.    O

Interconnect    B-ComputerCircuit103084420
bottleneck    I-ComputerCircuit103084420

Interconnect    B-ComputerCircuit103084420
bottleneck    I-ComputerCircuit103084420

The    O
'    O
microchip    B-ComputerCircuit103084420
revolution    I-ComputerCircuit103084420
'    O
of    O
the    O
1980s    O
had    O
convinced    O
both    O
Indira    O
Gandhi    O
and    O
her    O
successor    O
Rajiv    O
Gandhi    O
that    O
electronics    O
and    O
telecommunications    O
were    O
vital    O
to    O
India    O
's    O
growth    O
and    O
development    O
.    O

Electromagnetic    B-ComputerCircuit103084420
field    I-ComputerCircuit103084420
solver    I-ComputerCircuit103084420
,    O
or    O
just    O
field    B-ComputerCircuit103084420
solvers    I-ComputerCircuit103084420
,    O
solve    O
Maxwell    O
's    O
equations    O
directly    O
for    O
cases    O
of    O
interest    O
in    O
IC    O
and    O
PCB    O
design    O
.    O

Thus    O
measuring    O
leakage    O
,    O
or    O
Iddq    B-ComputerCircuit103084420
testing    I-ComputerCircuit103084420
,    O
is    O
a    O
quick    O
,    O
inexpensive    O
method    O
for    O
finding    O
defective    O
chips    O
.    O

Developers    O
can    O
add    O
these    O
chips    O
to    O
their    O
games    O
,    O
such    O
as    O
the    O
Konami    O
VRC6    O
,    O
Konami    O
VRC7    O
,    O
Sunsoft    O
5B    O
,    O
Namco    O
163    O
,    O
and    O
two    O
more    O
by    O
Nintendo    O
itself    O
:    O
the    O
Nintendo    O
FDS    O
wave    O
generator    O
(    O
a    O
modified    O
Ricoh    O
RP2C33    O
chip    O
with    O
"    O
single    O
-    O
cycle    O
wave    O
table    O
-    O
lookup    O
sound    O
"    O
support    O
)    O
,    O
and    O
the    O
Nintendo    O
Memory    B-ComputerCircuit103084420
Management    I-ComputerCircuit103084420
Controller    I-ComputerCircuit103084420
5    O
(    O
MMC5    O
)    O
.    O

Memory    B-ComputerCircuit103084420
management    I-ComputerCircuit103084420
controller    I-ComputerCircuit103084420
,    O
a    O
chip    O
that    O
handles    O
bank    O
switching    O
on    O
certain    O
NES    O
cartridges    O
,    O
or    O
the    O
part    O
of    O
an    O
emulator    O
that    O
emulates    O
a    O
Memory    O
Management    O
Controller    O

Some    O
later    O
cartridges    O
incorporated    O
MMC    B-ComputerCircuit103084420
circuitry    O
(    O
most    O
prominently    O
Nintendo    O
's    O
MMC3    O
chip    O
)    O
that    O
kept    O
track    O
of    O
the    O
PPU    O
's    O
address    O
and    O
data    O
lines    O
and    O
generated    O
raster    O
interrupts    O
.    O

Logic    B-ComputerCircuit103084420
built-in    I-ComputerCircuit103084420
self-test    I-ComputerCircuit103084420

Later    O
,    O
the    O
filters    O
were    O
redesigned    O
to    O
use    O
off    O
-    O
the    O
-    O
shelf    O
LM13600    O
OTA    B-ComputerCircuit103084420
.    O

A    O
compressor    O
board    O
based    O
on    O
the    O
CA3080    O
transconductance    B-ComputerCircuit103084420
amplifier    I-ComputerCircuit103084420
was    O
added    O
to    O
the    O
record    O
circuit    O
of    O
both    O
the    O
EP-3    O
and    O
EP-4    O
models    O
for    O
a    O
short    O
while    O
after    O
the    O
EP-4    O
model    O
was    O
introduced    O
and    O
then    O
the    O
compressor    O
board    O
was    O
dropped    O
from    O
both    O
the    O
EP-3    O
and    O
EP-4    O
models    O
.    O

A    O
PLL    B-ComputerCircuit103084420
multibit    I-ComputerCircuit103084420
or    O
multibit    B-ComputerCircuit103084420
PLL    I-ComputerCircuit103084420
is    O
a    O
phase    O
-    O
locked    O
loop    O
(    O
PLL    O
)    O
which    O
achieves    O
improved    O
performance    O
compared    O
to    O
a    O
unibit    O
PLL    O
by    O
using    O
more    O
bits    O
.    O

June    O
2001    O
,    O
acquired    O
CMD    O
Technology    O
Inc.    O
,    O
a    O
provider    O
of    O
SCSI    O
and    O
Fibre    O
Channel    O
storage    O
controllers    O
for    O
the    O
UNIX    O
,    O
Open    O
Systems    O
and    O
PC    O
markets    O
as    O
well    O
as    O
a    O
supplier    O
of    O
IDE    O
/    O
Ultra    O
ATA    O
semiconductors    O
(    O
including    O
CMD064x    B-ComputerCircuit103084420
chips    O
)    O
for    O
the    O
PC    O
and    O
embedded    O
markets    O
.    O

Since    O
2004    O
,    O
most    O
major    O
manufacturers    O
have    O
shipped    O
systems    O
that    O
have    O
included    O
Trusted    B-ComputerCircuit103084420
Platform    I-ComputerCircuit103084420
Module    I-ComputerCircuit103084420
,    O
with    O
associated    O
BIOS    O
support    O
.    O

Trusted    B-ComputerCircuit103084420
Platform    I-ComputerCircuit103084420
Module    I-ComputerCircuit103084420

Trusted    B-ComputerCircuit103084420
Platform    I-ComputerCircuit103084420
Module    I-ComputerCircuit103084420

In    O
October    O
2017    O
,    O
it    O
was    O
reported    O
that    O
a    O
code    O
library    O
developed    O
by    O
Infineon    O
,    O
which    O
had    O
been    O
in    O
widespread    O
use    O
in    O
security    O
products    O
such    O
as    O
smartcards    O
and    O
TPM    B-ComputerCircuit103084420
,    O
had    O
a    O
flaw    O
(    O
later    O
dubbed    O
the    O
ROCA    O
vulnerability    O
)    O
that    O
allowed    O
private    O
keys    O
to    O
be    O
inferred    O
from    O
public    O
keys    O
.    O

FIDO    O
's    O
aim    O
is    O
that    O
its    O
specifications    O
will    O
support    O
a    O
full    O
range    O
of    O
authentication    O
technologies    O
,    O
including    O
biometrics    O
such    O
as    O
fingerprint    O
and    O
iris    O
scanners    O
,    O
voice    O
and    O
facial    O
recognition    O
,    O
as    O
well    O
as    O
existing    O
solutions    O
and    O
communications    O
standards    O
,    O
such    O
as    O
Trusted    B-ComputerCircuit103084420
Platform    I-ComputerCircuit103084420
Module    I-ComputerCircuit103084420
(    O
TPM    O
)    O
,    O
USB    O
security    O
tokens    O
,    O
embedded    O
Secure    O
Elements    O
(    O
eSE    O
)    O
,    O
smart    O
cards    O
,    O
and    O
near    O
field    O
communication    O
(    O
NFC    O
)    O
.    O

Trusted    B-ComputerCircuit103084420
platform    I-ComputerCircuit103084420
module    I-ComputerCircuit103084420

The    O
firm    O
uses    O
Trusted    B-ComputerCircuit103084420
Platform    I-ComputerCircuit103084420
Module    I-ComputerCircuit103084420
(    O
TPM    O
)    O
chips    O
and    O
Intel    O
Trusted    O
Execution    O
Technology    O
(    O
Intel    O
TXT    O
)    O
to    O
provide    O
remote    O
server    O
attestation    O
.    O

Over    O
the    O
years    O
his    O
group    O
has    O
developed    O
technologies    O
such    O
as    O
campus    O
-    O
wide    O
white    O
space    O
networking    O
,    O
wireless    O
zero    O
-    O
configuration    O
,    O
Native    O
Wi    O
-    O
Fi    O
,    O
Virtual    O
Wi    O
-    O
Fi    O
,    O
firmware    O
TPM    B-ComputerCircuit103084420
,    O
and    O
the    O
Xbox    O
wireless    O
controller    O
protocol    O
.    O

WoA    O
devices    O
would    O
use    O
UEFI    O
firmware    O
,    O
and    O
have    O
a    O
software    O
-    O
based    O
Trusted    B-ComputerCircuit103084420
Platform    I-ComputerCircuit103084420
Module    I-ComputerCircuit103084420
to    O
support    O
device    O
encryption    O
and    O
UEFI    O
Secure    O
Boot    O
.    O

Intel    O
TXT    O
uses    O
a    O
Trusted    B-ComputerCircuit103084420
Platform    I-ComputerCircuit103084420
Module    I-ComputerCircuit103084420
(    O
TPM    O
)    O
and    O
cryptographic    O
techniques    O
to    O
provide    O
measurements    O
of    O
software    O
and    O
platform    O
components    O
so    O
that    O
system    O
software    O
as    O
well    O
as    O
local    O
and    O
remote    O
management    O
applications    O
may    O
use    O
those    O
measurements    O
to    O
make    O
trust    O
decisions    O
.    O

The    O
Trusted    B-ComputerCircuit103084420
Platform    I-ComputerCircuit103084420
Module    I-ComputerCircuit103084420
(    O
TPM    O
)    O
as    O
specified    O
by    O
the    O
TCG    O
provides    O
many    O
security    O
functions    O
including    O
special    O
registers    O
(    O
called    O
Platform    O
Configuration    O
Registers    O
–    O
PCRs    O
)    O
which    O
hold    O
various    O
measurements    O
in    O
a    O
shielded    O
location    O
in    O
a    O
manner    O
that    O
prevents    O
spoofing    O
.    O

NCR    B-ComputerCircuit103084420
5380    I-ComputerCircuit103084420
"    O
SCSI    O
Controller    O
"    O
—    O
8-bit    O
asynchronous    O
transfers    O
up    O
to    O
4    O
MB    O
/    O
s    O
.    O

This    O
may    O
be    O
a    O
bit    O
pattern    O
that    O
was    O
sampled    O
on    O
a    O
set    O
of    O
general    O
purpose    O
digital    O
I    O
/    O
O    O
pins    O
,    O
or    O
it    O
may    O
be    O
reading    O
data    O
from    O
some    O
physical    B-ComputerCircuit103084420
layer    I-ComputerCircuit103084420
(PHY)    I-ComputerCircuit103084420
.    O

In    O
addition    O
,    O
the    O
future    O
work    O
will    O
seek    O
to    O
harmonize    O
efforts    O
with    O
the    O
MIPI    O
's    O
PHY    B-ComputerCircuit103084420
and    O
UniPro    O
working    O
groups    O
.    O

Ethernet    B-ComputerCircuit103084420
PHY    I-ComputerCircuit103084420

Since    O
2014    O
a    O
full    O
family    O
of    O
PHY    B-ComputerCircuit103084420
transceivers    I-ComputerCircuit103084420
are    O
available    O
in    O
the    O
market    O
enabling    O
the    O
design    O
and    O
manufacturing    O
of    O
home    O
networking    O
equipment    O
truly    O
delivering    O
Gigabit    O
speeds    O
into    O
the    O
home    O
.    O

PHY    B-ComputerCircuit103084420
Layer    I-ComputerCircuit103084420
(    O
Layer    O
1    O
)    O

Note    O
that    O
SB450    O
have    O
not    O
implemented    O
any    O
network    O
and    O
Gigabit    O
Ethernet    O
PHY    B-ComputerCircuit103084420
.    O

Its    O
project    O
,    O
formally    O
called    O
as    O
"    O
Standard    O
for    O
Wireless    O
Regional    O
Area    O
Networks    O
(    O
WRAN    O
)    O
-    O
Specific    O
requirements    O
-    O
Part    O
22    O
:    O
Cognitive    O
Wireless    O
RAN    O
Medium    O
Access    O
Control    O
(    O
MAC    O
)    O
and    O
Physical    O
Layer    O
(    O
PHY    B-ComputerCircuit103084420
)    O
Specifications    O
:    O
Policies    O
and    O
procedures    O
for    O
operation    O
in    O
the    O
TV    O
Bands    O
"    O
focused    O
on    O
constructing    O
a    O
consistent    O
,    O
national    O
fixed    O
point    O
-    O
to    O
-    O
multipoint    O
WRAN    O
that    O
will    O
use    O
UHF    O
/    O
VHF    O
TV    O
bands    O
between    O
54    O
and    O
862    O
MHz    O
.    O

Physical    B-ComputerCircuit103084420
layer    I-ComputerCircuit103084420
transceiver    I-ComputerCircuit103084420
circuitry    I-ComputerCircuit103084420
(    O
PHY    O
for    O
short    O
)    O
is    O
required    O
to    O
connect    O
the    O
Ethernet    O
MAC    O
to    O
the    O
physical    O
medium    O
.    O

All    O
IGP    O
northbridges    O
are    O
pin-compatible    B-ComputerCircuit103084420
to    O
each    O
other    O
and    O
even    O
predecessors    O
(    O
690    O
series    O
)    O
,    O
to    O
lower    O
the    O
product    O
cost    O
for    O
each    O
PCB    O
redesign    O
due    O
to    O
pin    O
incompatibility    O
and    O
maximize    O
the    O
product    O
lineup    O
.    O

For    O
instance    O
,    O
the    O
NEC    O
V20    O
was    O
a    O
pin-compatible    B-ComputerCircuit103084420
and    O
slightly    O
faster    O
(    O
at    O
the    O
same    O
clock    O
frequency    O
)    O
variant    O
of    O
the    O
8088    O
,    O
designed    O
and    O
manufactured    O
by    O
NEC    O
.    O

The    O
IntelDX4    O
microprocessor    O
is    O
mostly    O
pin-compatible    B-ComputerCircuit103084420
with    O
the    O
80486    O
,    O
but    O
requires    O
a    O
lower    O
3.3V    O
supply    O
.    O

The    O
serial    O
port    O
is    O
an    O
8250    O
or    O
a    O
derivative    O
(    O
such    O
as    O
the    O
16450    O
or    O
16550    B-ComputerCircuit103084420
)    O
,    O
mapped    O
to    O
eight    O
consecutive    O
IO    O
addresses    O
and    O
one    O
interrupt    O
request    O
line    O
.    O

However    O
,    O
many    O
of    O
the    O
PS/2    O
's    O
innovations    O
,    O
such    O
as    O
the    O
16550    B-ComputerCircuit103084420
UART    I-ComputerCircuit103084420
(    O
serial    O
port    O
)    O
,    O
1.44    O
MB    O
3.5-inch    O
floppy    O
disk    O
format    O
,    O
72-pin    O
SIMMs    O
,    O
the    O
PS/2    O
keyboard    O
and    O
mouse    O
ports    O
,    O
and    O
the    O
VGA    O
video    O
standard    O
,    O
went    O
on    O
to    O
become    O
standards    O
in    O
the    O
broader    O
PC    O
market    O
.    O

I    O
/    O
O    O
was    O
provided    O
by    O
two    O
MC6821    O
Peripheral    B-ComputerCircuit103084420
Interface    I-ComputerCircuit103084420
Adapter    I-ComputerCircuit103084420
(    O
PIAs    O
)    O
.    O

Other    O
comparable    O
microprocessor    O
I    O
/    O
O    O
chips    O
are    O
the    O
2655    O
Programmable    O
Peripheral    O
Interface    O
from    O
the    O
Signetics    O
2650    O
family    O
,    O
the    O
Motorola    B-ComputerCircuit103084420
6820    I-ComputerCircuit103084420
PIA    I-ComputerCircuit103084420
(    O
Peripheral    O
Interface    O
Adapter    O
)    O
from    O
the    O
Motorola    O
6800    O
family    O
and    O
the    O
Western    O
Design    O
Center    O
WDC    O
65C21    O
.    O

For    O
joystick    O
inputs    O
,    O
Port    O
A    O
was    O
read    O
by    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
CIA    I-ComputerCircuit103084420
,    O
while    O
Port    O
B    O
was    O
connected    O
to    O
Parallel    O
Port    O
B    O
on    O
the    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
PIA    I-ComputerCircuit103084420
.    O

Heat    B-ComputerCircuit103084420
generation    I-ComputerCircuit103084420
in    I-ComputerCircuit103084420
integrated    I-ComputerCircuit103084420
circuits    I-ComputerCircuit103084420

Generally    O
,    O
C    O
-    O
elements    O
with    O
different    O
timing    O
assumptions    O
can    O
be    O
built    O
on    O
AND-OR-Invert    B-ComputerCircuit103084420
(    O
AOI    O
)    O
or    O
its    O
dual    O
,    O
OR    O
-    O
AND    O
-    O
Invert    O
(    O
OAI    O
)    O
gate    O
and    O
inverter    O
.    O

Hydrofluoric    O
acid    O
is    O
considered    O
one    O
of    O
the    O
more    O
dangerous    O
acids    O
in    O
the    O
cleanroom    B-ComputerCircuit103084420
.    O

The    O
institute    O
operates    O
an    O
industry    O
-    O
compatible    O
clean    B-ComputerCircuit103084420
room    I-ComputerCircuit103084420
facility    O
including    O
MOVPE    O
on    O
wafers    O
from    O
2    O
"    O
to    O
6    O
"    O
and    O
a    O
process    O
line    O
for    O
wafers    O
from    O
2    O
"    O
to    O
4    O
"    O
.    O

Due    O
to    O
being    O
single    O
-    O
use    O
only    O
,    O
larger    O
than    O
their    O
MEMS    O
counterparts    O
,    O
and    O
the    O
requirement    O
of    O
clean    B-ComputerCircuit103084420
room    I-ComputerCircuit103084420
facilities    O
,    O
high    O
material    O
and    O
processing    O
costs    O
make    O
silicon    O
-    O
based    O
bio    O
-    O
MEMS    O
less    O
economically    O
attractive    O
.    O

The    O
cleanroom    B-ComputerCircuit103084420
being    O
for    O
microchip    O
production    O
and    O
the    O
dirty    O
area    O
for    O
all    O
others    O
services    O
in    O
the    O
building    O
.    O

Hot    O
cells    O
are    O
generally    O
placed    O
in    O
clean    B-ComputerCircuit103084420
rooms    I-ComputerCircuit103084420
with    O
an    O
air    O
classification    O
ranging    O
from    O
D    O
to    O
B    O
(    O
C    O
is    O
the    O
most    O
common    O
)    O
.    O

SAOCOM    O
1A    O
at    O
the    O
clean    B-ComputerCircuit103084420
room    I-ComputerCircuit103084420
of    O
INVAP    O
in    O
March    O
2016    O
.    O

SRF    O
requires    O
chemical    O
facilities    O
for    O
harsh    O
cavity    O
treatments    O
,    O
a    O
low    O
-    O
particulate    O
cleanroom    B-ComputerCircuit103084420
for    O
high    O
-    O
pressure    O
water    O
rinsing    O
and    O
assembly    O
of    O
components    O
,    O
and    O
complex    O
engineering    O
for    O
the    O
cryomodule    O
vessel    O
and    O
cryogenics    O
.    O

Wang    O
Laboratories    O
:    O
Created    O
the    O
first    O
clean    B-ComputerCircuit103084420
room    I-ComputerCircuit103084420
protocols    O
for    O
software    O
,    O
which    O
later    O
became    O
an    O
industry    O
standard    O
to    O
prevent    O
IP    O
infringement    O
.    O

Manufacturing    O
of    O
KhalifaSat    O
is    O
currently    O
under    O
progress    O
in    O
the    O
clean    B-ComputerCircuit103084420
room    I-ComputerCircuit103084420
at    O
MBRSC    O
Headquarters    O
in    O
Dubai    O
.    O

The    O
facility    O
includes    O
a    O
clean    B-ComputerCircuit103084420
room    I-ComputerCircuit103084420
which    O
has    O
been    O
manufactured    O
to    O
ensure    O
smooth    O
execution    O
of    O
all    O
satellite    O
manufacturing    O
projects    O
and    O
development    O
of    O
the    O
Hope    O
Probe    O
.    O

More    O
recently    O
,    O
the    O
university    O
has    O
notably    O
invested    O
in    O
the    O
research    O
of    O
nanotechnology    O
,    O
operating    O
the    O
largest    O
cleanroom    B-ComputerCircuit103084420
facility    O
in    O
Northern    O
Europe    O
and    O
one    O
of    O
the    O
largest    O
microscopy    O
clusters    O
in    O
Europe    O
.    O

Depending    O
on    O
their    O
specialization    O
,    O
they    O
can    O
attend    O
classes    O
in    O
its    O
300    O
m2    O
(    O
3200    O
ft2    O
)    O
clean    B-ComputerCircuit103084420
room    I-ComputerCircuit103084420
.    O

Manufacturers    O
moved    O
to    O
smaller    O
design    O
rules    O
and    O
cleaner    B-ComputerCircuit103084420
fabrication    I-ComputerCircuit103084420
facilities    I-ComputerCircuit103084420
,    O
so    O
that    O
they    O
could    O
make    O
chips    O
with    O
more    O
transistors    O
and    O
maintain    O
adequate    O
yield    O
.    O

Lockheed    O
Martin    O
,    O
who    O
built    O
the    O
lander    O
,    O
had    O
kept    O
the    O
nearly    O
complete    O
lander    O
in    O
an    O
environmentally    O
controlled    O
clean    B-ComputerCircuit103084420
room    I-ComputerCircuit103084420
from    O
2001    O
until    O
the    O
mission    O
was    O
funded    O
by    O
the    O
NASA    O
Scout    O
Program    O
.    O

Researchers    O
used    O
customary    O
swabbing    O
techniques    O
to    O
detect    O
and    O
collect    O
the    O
bacteria    O
from    O
cleanrooms    B-ComputerCircuit103084420
where    O
the    O
spacecraft    O
were    O
put    O
together    O
in    O
the    O
Jet    O
Propulsion    O
Laboratory    O
.    O

At    O
a    O
time    O
when    O
many    O
computers    O
still    O
were    O
kept    O
in    O
clean    B-ComputerCircuit103084420
room    I-ComputerCircuit103084420
,    O
PCC    O
was    O
taking    O
them    O
to    O
libraries    O
,    O
grade    O
schools    O
and    O
elder    O
communities    O
.    O

It    O
can    O
accommodate    O
individual    O
research    O
and    O
laboratory    O
facilities    O
up    O
to    O
,    O
complete    O
with    O
clean    B-ComputerCircuit103084420
room    I-ComputerCircuit103084420
and    O
wet    O
labs    O
.    O

The    O
NEST    O
group    O
is    O
housed    O
in    O
an    O
integrated    O
suite    O
of    O
staff    O
offices    O
,    O
general    O
-    O
purpose    O
laboratory    O
space    O
and    O
class    O
100/1000    O
cleanroom    B-ComputerCircuit103084420
and    O
is    O
a    O
founder    O
member    O
of    O
the    O
Manchester    O
Centre    O
for    O
Mesoscience    O
and    O
Nanotechnology    O
where    O
the    O
ground    O
-    O
breaking    O
,    O
Nobel    O
Prize    O
–    O
winning    O
work    O
on    O
Graphene    O
by    O
Andre    O
Geim    O
and    O
Konstantin    O
Novoselov    O
was    O
undertaken    O
.    O

CNSE    O
in    O
Albany    O
,    O
New    O
York    O
,    O
USA    O
,    O
and    O
the    O
Israeli    O
Industry    O
Center    O
for    O
Research    O
&    O
Development    O
(    O
MATIMOP    O
)    O
,    O
in    O
Israel    O
,    O
on    O
behalf    O
of    O
the    O
Office    O
of    O
the    O
Chief    O
Scientist    O
(    O
OCS    O
)    O
in    O
the    O
Ministry    O
of    O
Industry    O
,    O
Trade    O
and    O
Labor    O
;    O
and    O
the    O
Israel    O
National    O
Nanotechnology    O
Initiative    O
(    O
INNI    O
)    O
will    O
create    O
a    O
new    O
R&D    O
collaboration    O
platform    O
in    O
the    O
field    O
of    O
Nanoscale    O
Technologies    O
offering    O
access    O
to    O
CNSE    O
’s    O
resources    O
,    O
services    O
,    O
and    O
know    O
-    O
how    O
while    O
enhancing    O
collaboration    O
with    O
US    O
and    O
international    O
entities    O
in    O
the    O
fields    O
that    O
include    O
sub    O
systems    O
,    O
sensors    O
,    O
and    O
accessories    O
for    O
the    O
nano    O
-    O
level    O
clean    B-ComputerCircuit103084420
rooms    I-ComputerCircuit103084420
;    O
simulation    O
,    O
modeling    O
tools    O
,    O
and    O
methodologies    O
;    O
CMOS    O
nano    O
-    O
level    O
design    O
tools    O
,    O
methods    O
,    O
and    O
testing    O
;    O
advanced    O
CMOS    O
,    O
3Di    O
and    O
post    O
-    O
CMOS    O
devices    O
,    O
architectures    O
,    O
and    O
applications    O
;    O
and    O
photonics    O
.    O

HEPA    O
purifiers    O
,    O
which    O
filter    O
all    O
the    O
air    O
going    O
into    O
a    O
clean    B-ComputerCircuit103084420
room    I-ComputerCircuit103084420
,    O
must    O
be    O
arranged    O
so    O
that    O
no    O
air    O
bypasses    O
the    O
HEPA    O
filter    O
.    O

In    O
September    O
2013    O
,    O
UFP    O
Technologies    O
spent    O
approximately    O
$    O
550,000    O
to    O
build    O
its    O
sixth    O
clean    B-ComputerCircuit103084420
room    I-ComputerCircuit103084420
,    O
aiming    O
to    O
expand    O
further    O
into    O
the    O
medical    O
device    O
field    O
.    O

Compounding    O
Aseptic    O
Containment    O
Isolator    O
(    O
CACI    O
)    O
,    O
an    O
item    O
used    O
in    O
a    O
cleanroom    B-ComputerCircuit103084420
to    O
minimize    O
airborne    O
toxins    O
from    O
entering    O
the    O
laboratory    O
environment    O
.    O

Service    O
costs    O
at    O
data    O
recovery    O
labs    O
are    O
usually    O
dependent    O
on    O
type    O
of    O
damage    O
and    O
type    O
of    O
storage    O
medium    O
,    O
as    O
well    O
as    O
the    O
required    O
security    O
or    O
cleanroom    B-ComputerCircuit103084420
procedures    O
.    O

Louis    O
Fyne    O
,    O
(    O
John    O
Goodman    O
,    O
in    O
one    O
of    O
his    O
first    O
major    O
film    O
roles    O
)    O
,    O
a    O
country    O
-    O
western    O
-    O
singing    O
clean    B-ComputerCircuit103084420
room    I-ComputerCircuit103084420
technician    O
at    O
Varicorp    O
who    O
is    O
unlucky    O
in    O
love    O

In    O
March    O
1971    O
,    O
an    O
operating    O
theater    O
at    O
St.    O
Luke    O
's    O
was    O
converted    O
to    O
a    O
clean    B-ComputerCircuit103084420
room    I-ComputerCircuit103084420
.    O

When    O
Philips    O
sold    O
the    O
campus    O
,    O
opening    O
it    O
to    O
other    O
tenants    O
,    O
the    O
facilities    O
such    O
as    O
laboratories    O
,    O
cleanrooms    B-ComputerCircuit103084420
,    O
test    O
facilities    O
were    O
opened    O
up    O
to    O
other    O
residents    O
.    O

The    O
MOS    B-ComputerCircuit103084420
Technology    I-ComputerCircuit103084420
8568    I-ComputerCircuit103084420
Video    I-ComputerCircuit103084420
Display    I-ComputerCircuit103084420
Controller    I-ComputerCircuit103084420
(VDC)    I-ComputerCircuit103084420
was    O
the    O
graphics    O
processor    O
responsible    O
for    O
the    O
80    O
column    O
or    O
RGBI    O
display    O
on    O
[    O
[    O
Commodore    O
128#128D    O
;    O
RGB    O
graphics|D[CR    O
]    O
]    O
]    O
models    O
of    O
the    O
Commodore    O
128    O
personal    O
computer    O
.    O

Mead    B-ComputerCircuit103084420
&    I-ComputerCircuit103084420
Conway    I-ComputerCircuit103084420
revolution    I-ComputerCircuit103084420
–    O

The    O
Mead    B-ComputerCircuit103084420
&    I-ComputerCircuit103084420
Conway    I-ComputerCircuit103084420
revolution    I-ComputerCircuit103084420
was    O
a    O
very    O
-    O
large    O
-    O
scale    O
integration    O
(    O
VLSI    B-ComputerCircuit103084420
)    O
design    O
revolution    O
which    O
resulted    O
in    O
a    O
worldwide    O
restructuring    O
of    O
academic    O
education    O
,    O
and    O
was    O
paramount    O
for    O
the    O
development    O
of    O
industries    O
based    O
on    O
the    O
application    O
of    O
microelectronics    O
.    O

They    O
have    O
also    O
been    O
successfully    O
adapted    O
to    O
the    O
65C02    B-ComputerCircuit103084420
and    O
65C816    B-ComputerCircuit103084420
buses    O
.    O

In    O
the    O
beginning    O
all    O
the    O
programs    O
were    O
written    O
for    O
the    O
6502    B-ComputerCircuit103084420
microprocessor    I-ComputerCircuit103084420
,    O
but    O
as    O
the    O
Apple    O
II    O
family    O
developed    O
,    O
this    O
expanded    O
to    O
the    O
65C02    B-ComputerCircuit103084420
,    O
65802    B-ComputerCircuit103084420
,    O
and    O
65816    B-ComputerCircuit103084420
.    O

Nintendo    O
custom    O
Ricoh    B-ComputerCircuit103084420
5A22    I-ComputerCircuit103084420
(    O
based    O
on    O
16-bit    O
65C816    B-ComputerCircuit103084420
MHz    O
(    O
3.55    O
MHz    O
PAL    O
)    O
(    O
1.5    O
MIPS    O
)    O

The    O
Western    O
Design    O
Center    O
(    O
WDC    O
)    O
introduced    O
the    O
CMOS    O
65816    B-ComputerCircuit103084420
16-bit    O
upgrade    O
of    O
the    O
WDC    O
CMOS    O
65C02    B-ComputerCircuit103084420
in    O
1984    O
.    O

"    O
Another    O
World    O
"    O
is    O
the    O
only    O
game    O
directly    O
ported    O
from    O
the    O
Super    O
NES    O
to    O
the    O
Apple    O
IIGS    O
,    O
which    O
has    O
the    O
same    O
65C816    B-ComputerCircuit103084420
microprocessor    O
.    O

A    O
radical    O
departure    O
from    O
the    O
existing    O
Apple    O
II    O
line    O
,    O
the    O
IIGS    O
featured    O
a    O
true    O
16-bit    O
microprocessor    O
,    O
the    O
65C816    B-ComputerCircuit103084420
,    O
operating    O
at    O
with    O
24-bit    O
addressing    O
,    O
allowing    O
expansion    O
up    O
to    O
8    O
MB    O
of    O
RAM    O
without    O
the    O
bank    O
-    O
switching    O
hassles    O
of    O
the    O
earlier    O
machines    O
(    O
RAM    O
cards    O
with    O
more    O
than    O
4    O
MB    O
were    O
never    O
directly    O
supported    O
by    O
Apple    O
)    O
.    O

prescalable    O
8-bit    O
and    O
16-bit    O
timers    O
(    O
may    O
be    O
used    O
as    O
Programmable    B-ComputerCircuit103084420
Interval    I-ComputerCircuit103084420
Timer    I-ComputerCircuit103084420
)    O

It    O
incorporated    O
128    O
bytes    O
of    O
static    O
RAM    O
,    O
two    O
bidirectional    O
8-bit    O
digital    O
input    O
/    O
output    O
ports    O
,    O
and    O
a    O
Programmable    B-ComputerCircuit103084420
interval    I-ComputerCircuit103084420
timer    I-ComputerCircuit103084420
.    O

Programmable    O
timers    B-ComputerCircuit103084420

The    O
1978    O
release    O
of    O
the    O
Programmable    B-ComputerCircuit103084420
interval    I-ComputerCircuit103084420
timer    I-ComputerCircuit103084420
by    O
Intel    O
was    O
significant    O
.    O

Two    O
interval    B-ComputerCircuit103084420
timer    I-ComputerCircuit103084420

8253    B-ComputerCircuit103084420
–    O
Programmable    B-ComputerCircuit103084420
interval    I-ComputerCircuit103084420
timer    I-ComputerCircuit103084420


