#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].cout[0] (adder)                             0.026     7.022
$mul~1583-add1-20[1].cin[0] (adder)                              0.018     7.041
$mul~1583-add1-20[1].cout[0] (adder)                             0.026     7.066
$mul~1583-add1-21[1].cin[0] (adder)                              0.000     7.066
$mul~1583-add1-21[1].cout[0] (adder)                             0.026     7.092
$mul~1583-add1-22[1].cin[0] (adder)                              0.000     7.092
$mul~1583-add1-22[1].cout[0] (adder)                             0.026     7.118
$mul~1583-add1-23[1].cin[0] (adder)                              0.000     7.118
$mul~1583-add1-23[1].cout[0] (adder)                             0.026     7.143
$mul~1583-add1-24[1].cin[0] (adder)                              0.000     7.143
$mul~1583-add1-24[1].cout[0] (adder)                             0.026     7.169
$mul~1583-add1-25[1].cin[0] (adder)                              0.000     7.169
$mul~1583-add1-25[1].cout[0] (adder)                             0.026     7.194
$mul~1583-add1-26[1].cin[0] (adder)                              0.000     7.194
$mul~1583-add1-26[1].cout[0] (adder)                             0.026     7.220
$mul~1583-add1-27[1].cin[0] (adder)                              0.000     7.220
$mul~1583-add1-27[1].cout[0] (adder)                             0.026     7.245
$mul~1583-add1-28[1].cin[0] (adder)                              0.000     7.245
$mul~1583-add1-28[1].cout[0] (adder)                             0.026     7.271
$mul~1583-add1-29[1].cin[0] (adder)                              0.000     7.271
$mul~1583-add1-29[1].cout[0] (adder)                             0.026     7.297
$mul~1583-add1-30[1].cin[0] (adder)                              0.000     7.297
$mul~1583-add1-30[1].cout[0] (adder)                             0.026     7.322
$mul~1583-add1-31[1].cin[0] (adder)                              0.000     7.322
$mul~1583-add1-31[1].cout[0] (adder)                             0.026     7.348
$mul~1583-add1-32[1].cin[0] (adder)                              0.000     7.348
$mul~1583-add1-32[1].sumout[0] (adder)                           0.035     7.383
n27585.in[1] (.names)                                            1.389     8.772
n27585.out[0] (.names)                                           0.153     8.925
$dffe~1582^Q~58.D[0] (.latch)                                    0.019     8.944
data arrival time                                                          8.944

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~58.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.944
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.921


#Path 2
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~54.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].cout[0] (adder)                             0.026     7.022
$mul~1583-add1-20[1].cin[0] (adder)                              0.018     7.041
$mul~1583-add1-20[1].cout[0] (adder)                             0.026     7.066
$mul~1583-add1-21[1].cin[0] (adder)                              0.000     7.066
$mul~1583-add1-21[1].cout[0] (adder)                             0.026     7.092
$mul~1583-add1-22[1].cin[0] (adder)                              0.000     7.092
$mul~1583-add1-22[1].cout[0] (adder)                             0.026     7.118
$mul~1583-add1-23[1].cin[0] (adder)                              0.000     7.118
$mul~1583-add1-23[1].cout[0] (adder)                             0.026     7.143
$mul~1583-add1-24[1].cin[0] (adder)                              0.000     7.143
$mul~1583-add1-24[1].cout[0] (adder)                             0.026     7.169
$mul~1583-add1-25[1].cin[0] (adder)                              0.000     7.169
$mul~1583-add1-25[1].cout[0] (adder)                             0.026     7.194
$mul~1583-add1-26[1].cin[0] (adder)                              0.000     7.194
$mul~1583-add1-26[1].cout[0] (adder)                             0.026     7.220
$mul~1583-add1-27[1].cin[0] (adder)                              0.000     7.220
$mul~1583-add1-27[1].cout[0] (adder)                             0.026     7.245
$mul~1583-add1-28[1].cin[0] (adder)                              0.000     7.245
$mul~1583-add1-28[1].sumout[0] (adder)                           0.035     7.281
n27565.in[1] (.names)                                            1.389     8.670
n27565.out[0] (.names)                                           0.153     8.823
$dffe~1582^Q~54.D[0] (.latch)                                    0.019     8.842
data arrival time                                                          8.842

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~54.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.842
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.819


#Path 3
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~60.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].cout[0] (adder)                             0.026     7.022
$mul~1583-add1-20[1].cin[0] (adder)                              0.018     7.041
$mul~1583-add1-20[1].cout[0] (adder)                             0.026     7.066
$mul~1583-add1-21[1].cin[0] (adder)                              0.000     7.066
$mul~1583-add1-21[1].cout[0] (adder)                             0.026     7.092
$mul~1583-add1-22[1].cin[0] (adder)                              0.000     7.092
$mul~1583-add1-22[1].cout[0] (adder)                             0.026     7.118
$mul~1583-add1-23[1].cin[0] (adder)                              0.000     7.118
$mul~1583-add1-23[1].cout[0] (adder)                             0.026     7.143
$mul~1583-add1-24[1].cin[0] (adder)                              0.000     7.143
$mul~1583-add1-24[1].cout[0] (adder)                             0.026     7.169
$mul~1583-add1-25[1].cin[0] (adder)                              0.000     7.169
$mul~1583-add1-25[1].cout[0] (adder)                             0.026     7.194
$mul~1583-add1-26[1].cin[0] (adder)                              0.000     7.194
$mul~1583-add1-26[1].cout[0] (adder)                             0.026     7.220
$mul~1583-add1-27[1].cin[0] (adder)                              0.000     7.220
$mul~1583-add1-27[1].cout[0] (adder)                             0.026     7.245
$mul~1583-add1-28[1].cin[0] (adder)                              0.000     7.245
$mul~1583-add1-28[1].cout[0] (adder)                             0.026     7.271
$mul~1583-add1-29[1].cin[0] (adder)                              0.000     7.271
$mul~1583-add1-29[1].cout[0] (adder)                             0.026     7.297
$mul~1583-add1-30[1].cin[0] (adder)                              0.000     7.297
$mul~1583-add1-30[1].cout[0] (adder)                             0.026     7.322
$mul~1583-add1-31[1].cin[0] (adder)                              0.000     7.322
$mul~1583-add1-31[1].cout[0] (adder)                             0.026     7.348
$mul~1583-add1-32[1].cin[0] (adder)                              0.000     7.348
$mul~1583-add1-32[1].cout[0] (adder)                             0.026     7.373
$mul~1583-add1-33[1].cin[0] (adder)                              0.000     7.373
$mul~1583-add1-33[1].cout[0] (adder)                             0.026     7.399
$mul~1583-add1-34[1].cin[0] (adder)                              0.000     7.399
$mul~1583-add1-34[1].sumout[0] (adder)                           0.035     7.434
n27595.in[1] (.names)                                            1.181     8.615
n27595.out[0] (.names)                                           0.153     8.769
$dffe~1582^Q~60.D[0] (.latch)                                    0.019     8.788
data arrival time                                                          8.788

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~60.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.788
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.764


#Path 4
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~51.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].cout[0] (adder)                             0.026     7.022
$mul~1583-add1-20[1].cin[0] (adder)                              0.018     7.041
$mul~1583-add1-20[1].cout[0] (adder)                             0.026     7.066
$mul~1583-add1-21[1].cin[0] (adder)                              0.000     7.066
$mul~1583-add1-21[1].cout[0] (adder)                             0.026     7.092
$mul~1583-add1-22[1].cin[0] (adder)                              0.000     7.092
$mul~1583-add1-22[1].cout[0] (adder)                             0.026     7.118
$mul~1583-add1-23[1].cin[0] (adder)                              0.000     7.118
$mul~1583-add1-23[1].cout[0] (adder)                             0.026     7.143
$mul~1583-add1-24[1].cin[0] (adder)                              0.000     7.143
$mul~1583-add1-24[1].cout[0] (adder)                             0.026     7.169
$mul~1583-add1-25[1].cin[0] (adder)                              0.000     7.169
$mul~1583-add1-25[1].sumout[0] (adder)                           0.035     7.204
n27550.in[1] (.names)                                            1.389     8.593
n27550.out[0] (.names)                                           0.153     8.746
$dffe~1582^Q~51.D[0] (.latch)                                    0.019     8.765
data arrival time                                                          8.765

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~51.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.765
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.742


#Path 5
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].cout[0] (adder)                             0.026     7.022
$mul~1583-add1-20[1].cin[0] (adder)                              0.018     7.041
$mul~1583-add1-20[1].cout[0] (adder)                             0.026     7.066
$mul~1583-add1-21[1].cin[0] (adder)                              0.000     7.066
$mul~1583-add1-21[1].cout[0] (adder)                             0.026     7.092
$mul~1583-add1-22[1].cin[0] (adder)                              0.000     7.092
$mul~1583-add1-22[1].cout[0] (adder)                             0.026     7.118
$mul~1583-add1-23[1].cin[0] (adder)                              0.000     7.118
$mul~1583-add1-23[1].cout[0] (adder)                             0.026     7.143
$mul~1583-add1-24[1].cin[0] (adder)                              0.000     7.143
$mul~1583-add1-24[1].cout[0] (adder)                             0.026     7.169
$mul~1583-add1-25[1].cin[0] (adder)                              0.000     7.169
$mul~1583-add1-25[1].cout[0] (adder)                             0.026     7.194
$mul~1583-add1-26[1].cin[0] (adder)                              0.000     7.194
$mul~1583-add1-26[1].cout[0] (adder)                             0.026     7.220
$mul~1583-add1-27[1].cin[0] (adder)                              0.000     7.220
$mul~1583-add1-27[1].cout[0] (adder)                             0.026     7.245
$mul~1583-add1-28[1].cin[0] (adder)                              0.000     7.245
$mul~1583-add1-28[1].cout[0] (adder)                             0.026     7.271
$mul~1583-add1-29[1].cin[0] (adder)                              0.000     7.271
$mul~1583-add1-29[1].cout[0] (adder)                             0.026     7.297
$mul~1583-add1-30[1].cin[0] (adder)                              0.000     7.297
$mul~1583-add1-30[1].cout[0] (adder)                             0.026     7.322
$mul~1583-add1-31[1].cin[0] (adder)                              0.000     7.322
$mul~1583-add1-31[1].cout[0] (adder)                             0.026     7.348
$mul~1583-add1-32[1].cin[0] (adder)                              0.000     7.348
$mul~1583-add1-32[1].cout[0] (adder)                             0.026     7.373
$mul~1583-add1-33[1].cin[0] (adder)                              0.000     7.373
$mul~1583-add1-33[1].sumout[0] (adder)                           0.035     7.409
n27590.in[1] (.names)                                            1.181     8.590
n27590.out[0] (.names)                                           0.153     8.743
$dffe~1582^Q~59.D[0] (.latch)                                    0.019     8.762
data arrival time                                                          8.762

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~59.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.762
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.739


#Path 6
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~55.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].cout[0] (adder)                             0.026     7.022
$mul~1583-add1-20[1].cin[0] (adder)                              0.018     7.041
$mul~1583-add1-20[1].cout[0] (adder)                             0.026     7.066
$mul~1583-add1-21[1].cin[0] (adder)                              0.000     7.066
$mul~1583-add1-21[1].cout[0] (adder)                             0.026     7.092
$mul~1583-add1-22[1].cin[0] (adder)                              0.000     7.092
$mul~1583-add1-22[1].cout[0] (adder)                             0.026     7.118
$mul~1583-add1-23[1].cin[0] (adder)                              0.000     7.118
$mul~1583-add1-23[1].cout[0] (adder)                             0.026     7.143
$mul~1583-add1-24[1].cin[0] (adder)                              0.000     7.143
$mul~1583-add1-24[1].cout[0] (adder)                             0.026     7.169
$mul~1583-add1-25[1].cin[0] (adder)                              0.000     7.169
$mul~1583-add1-25[1].cout[0] (adder)                             0.026     7.194
$mul~1583-add1-26[1].cin[0] (adder)                              0.000     7.194
$mul~1583-add1-26[1].cout[0] (adder)                             0.026     7.220
$mul~1583-add1-27[1].cin[0] (adder)                              0.000     7.220
$mul~1583-add1-27[1].cout[0] (adder)                             0.026     7.245
$mul~1583-add1-28[1].cin[0] (adder)                              0.000     7.245
$mul~1583-add1-28[1].cout[0] (adder)                             0.026     7.271
$mul~1583-add1-29[1].cin[0] (adder)                              0.000     7.271
$mul~1583-add1-29[1].sumout[0] (adder)                           0.035     7.306
n27570.in[1] (.names)                                            1.181     8.488
n27570.out[0] (.names)                                           0.153     8.641
$dffe~1582^Q~55.D[0] (.latch)                                    0.019     8.660
data arrival time                                                          8.660

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~55.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.636


#Path 7
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~61.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].cout[0] (adder)                             0.026     7.022
$mul~1583-add1-20[1].cin[0] (adder)                              0.018     7.041
$mul~1583-add1-20[1].cout[0] (adder)                             0.026     7.066
$mul~1583-add1-21[1].cin[0] (adder)                              0.000     7.066
$mul~1583-add1-21[1].cout[0] (adder)                             0.026     7.092
$mul~1583-add1-22[1].cin[0] (adder)                              0.000     7.092
$mul~1583-add1-22[1].cout[0] (adder)                             0.026     7.118
$mul~1583-add1-23[1].cin[0] (adder)                              0.000     7.118
$mul~1583-add1-23[1].cout[0] (adder)                             0.026     7.143
$mul~1583-add1-24[1].cin[0] (adder)                              0.000     7.143
$mul~1583-add1-24[1].cout[0] (adder)                             0.026     7.169
$mul~1583-add1-25[1].cin[0] (adder)                              0.000     7.169
$mul~1583-add1-25[1].cout[0] (adder)                             0.026     7.194
$mul~1583-add1-26[1].cin[0] (adder)                              0.000     7.194
$mul~1583-add1-26[1].cout[0] (adder)                             0.026     7.220
$mul~1583-add1-27[1].cin[0] (adder)                              0.000     7.220
$mul~1583-add1-27[1].cout[0] (adder)                             0.026     7.245
$mul~1583-add1-28[1].cin[0] (adder)                              0.000     7.245
$mul~1583-add1-28[1].cout[0] (adder)                             0.026     7.271
$mul~1583-add1-29[1].cin[0] (adder)                              0.000     7.271
$mul~1583-add1-29[1].cout[0] (adder)                             0.026     7.297
$mul~1583-add1-30[1].cin[0] (adder)                              0.000     7.297
$mul~1583-add1-30[1].cout[0] (adder)                             0.026     7.322
$mul~1583-add1-31[1].cin[0] (adder)                              0.000     7.322
$mul~1583-add1-31[1].cout[0] (adder)                             0.026     7.348
$mul~1583-add1-32[1].cin[0] (adder)                              0.000     7.348
$mul~1583-add1-32[1].cout[0] (adder)                             0.026     7.373
$mul~1583-add1-33[1].cin[0] (adder)                              0.000     7.373
$mul~1583-add1-33[1].cout[0] (adder)                             0.026     7.399
$mul~1583-add1-34[1].cin[0] (adder)                              0.000     7.399
$mul~1583-add1-34[1].cout[0] (adder)                             0.026     7.424
$mul~1583-add1-35[1].cin[0] (adder)                              0.000     7.424
$mul~1583-add1-35[1].sumout[0] (adder)                           0.035     7.460
n27600.in[1] (.names)                                            0.973     8.433
n27600.out[0] (.names)                                           0.153     8.586
$dffe~1582^Q~61.D[0] (.latch)                                    0.019     8.605
data arrival time                                                          8.605

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~61.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.605
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.582


#Path 8
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~52.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].cout[0] (adder)                             0.026     7.022
$mul~1583-add1-20[1].cin[0] (adder)                              0.018     7.041
$mul~1583-add1-20[1].cout[0] (adder)                             0.026     7.066
$mul~1583-add1-21[1].cin[0] (adder)                              0.000     7.066
$mul~1583-add1-21[1].cout[0] (adder)                             0.026     7.092
$mul~1583-add1-22[1].cin[0] (adder)                              0.000     7.092
$mul~1583-add1-22[1].cout[0] (adder)                             0.026     7.118
$mul~1583-add1-23[1].cin[0] (adder)                              0.000     7.118
$mul~1583-add1-23[1].cout[0] (adder)                             0.026     7.143
$mul~1583-add1-24[1].cin[0] (adder)                              0.000     7.143
$mul~1583-add1-24[1].cout[0] (adder)                             0.026     7.169
$mul~1583-add1-25[1].cin[0] (adder)                              0.000     7.169
$mul~1583-add1-25[1].cout[0] (adder)                             0.026     7.194
$mul~1583-add1-26[1].cin[0] (adder)                              0.000     7.194
$mul~1583-add1-26[1].sumout[0] (adder)                           0.035     7.230
n27555.in[1] (.names)                                            1.181     8.411
n27555.out[0] (.names)                                           0.153     8.564
$dffe~1582^Q~52.D[0] (.latch)                                    0.019     8.583
data arrival time                                                          8.583

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~52.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.583
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.560


#Path 9
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~56.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].cout[0] (adder)                             0.026     7.022
$mul~1583-add1-20[1].cin[0] (adder)                              0.018     7.041
$mul~1583-add1-20[1].cout[0] (adder)                             0.026     7.066
$mul~1583-add1-21[1].cin[0] (adder)                              0.000     7.066
$mul~1583-add1-21[1].cout[0] (adder)                             0.026     7.092
$mul~1583-add1-22[1].cin[0] (adder)                              0.000     7.092
$mul~1583-add1-22[1].cout[0] (adder)                             0.026     7.118
$mul~1583-add1-23[1].cin[0] (adder)                              0.000     7.118
$mul~1583-add1-23[1].cout[0] (adder)                             0.026     7.143
$mul~1583-add1-24[1].cin[0] (adder)                              0.000     7.143
$mul~1583-add1-24[1].cout[0] (adder)                             0.026     7.169
$mul~1583-add1-25[1].cin[0] (adder)                              0.000     7.169
$mul~1583-add1-25[1].cout[0] (adder)                             0.026     7.194
$mul~1583-add1-26[1].cin[0] (adder)                              0.000     7.194
$mul~1583-add1-26[1].cout[0] (adder)                             0.026     7.220
$mul~1583-add1-27[1].cin[0] (adder)                              0.000     7.220
$mul~1583-add1-27[1].cout[0] (adder)                             0.026     7.245
$mul~1583-add1-28[1].cin[0] (adder)                              0.000     7.245
$mul~1583-add1-28[1].cout[0] (adder)                             0.026     7.271
$mul~1583-add1-29[1].cin[0] (adder)                              0.000     7.271
$mul~1583-add1-29[1].cout[0] (adder)                             0.026     7.297
$mul~1583-add1-30[1].cin[0] (adder)                              0.000     7.297
$mul~1583-add1-30[1].sumout[0] (adder)                           0.035     7.332
n27575.in[1] (.names)                                            0.973     8.305
n27575.out[0] (.names)                                           0.153     8.458
$dffe~1582^Q~56.D[0] (.latch)                                    0.019     8.477
data arrival time                                                          8.477

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~56.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.477
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.454


#Path 10
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~53.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].cout[0] (adder)                             0.026     7.022
$mul~1583-add1-20[1].cin[0] (adder)                              0.018     7.041
$mul~1583-add1-20[1].cout[0] (adder)                             0.026     7.066
$mul~1583-add1-21[1].cin[0] (adder)                              0.000     7.066
$mul~1583-add1-21[1].cout[0] (adder)                             0.026     7.092
$mul~1583-add1-22[1].cin[0] (adder)                              0.000     7.092
$mul~1583-add1-22[1].cout[0] (adder)                             0.026     7.118
$mul~1583-add1-23[1].cin[0] (adder)                              0.000     7.118
$mul~1583-add1-23[1].cout[0] (adder)                             0.026     7.143
$mul~1583-add1-24[1].cin[0] (adder)                              0.000     7.143
$mul~1583-add1-24[1].cout[0] (adder)                             0.026     7.169
$mul~1583-add1-25[1].cin[0] (adder)                              0.000     7.169
$mul~1583-add1-25[1].cout[0] (adder)                             0.026     7.194
$mul~1583-add1-26[1].cin[0] (adder)                              0.000     7.194
$mul~1583-add1-26[1].cout[0] (adder)                             0.026     7.220
$mul~1583-add1-27[1].cin[0] (adder)                              0.000     7.220
$mul~1583-add1-27[1].sumout[0] (adder)                           0.035     7.255
n27560.in[1] (.names)                                            0.973     8.229
n27560.out[0] (.names)                                           0.153     8.382
$dffe~1582^Q~53.D[0] (.latch)                                    0.019     8.401
data arrival time                                                          8.401

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~53.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.401
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.377


#Path 11
Startpoint: lo07795.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1602^Q~45.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07795.clk[0] (.latch)                                          0.042     0.042
lo07795.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1603-2[0].a[2] (multiply)                                   1.940     2.043
$mul~1603-2[0].out[12] (multiply)                                2.140     4.183
$mul~1603-add0-13[1].a[0] (adder)                                1.168     5.351
$mul~1603-add0-13[1].cout[0] (adder)                             0.049     5.400
$mul~1603-add0-14[1].cin[0] (adder)                              0.000     5.400
$mul~1603-add0-14[1].cout[0] (adder)                             0.026     5.426
$mul~1603-add0-15[1].cin[0] (adder)                              0.000     5.426
$mul~1603-add0-15[1].cout[0] (adder)                             0.026     5.451
$mul~1603-add0-16[1].cin[0] (adder)                              0.000     5.451
$mul~1603-add0-16[1].cout[0] (adder)                             0.026     5.477
$mul~1603-add0-17[1].cin[0] (adder)                              0.000     5.477
$mul~1603-add0-17[1].cout[0] (adder)                             0.026     5.502
$mul~1603-add0-18[1].cin[0] (adder)                              0.000     5.502
$mul~1603-add0-18[1].cout[0] (adder)                             0.026     5.528
$mul~1603-add0-19[1].cin[0] (adder)                              0.000     5.528
$mul~1603-add0-19[1].sumout[0] (adder)                           0.035     5.564
$mul~1603-add1-19[1].a[0] (adder)                                1.000     6.563
$mul~1603-add1-19[1].sumout[0] (adder)                           0.069     6.632
n29098.in[1] (.names)                                            1.494     8.126
n29098.out[0] (.names)                                           0.153     8.280
$dffe~1602^Q~45.D[0] (.latch)                                    0.019     8.299
data arrival time                                                          8.299

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1602^Q~45.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.299
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.275


#Path 12
Startpoint: lo07795.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1602^Q~44.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07795.clk[0] (.latch)                                          0.042     0.042
lo07795.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1603-2[0].a[2] (multiply)                                   1.940     2.043
$mul~1603-2[0].out[12] (multiply)                                2.140     4.183
$mul~1603-add0-13[1].a[0] (adder)                                1.168     5.351
$mul~1603-add0-13[1].cout[0] (adder)                             0.049     5.400
$mul~1603-add0-14[1].cin[0] (adder)                              0.000     5.400
$mul~1603-add0-14[1].cout[0] (adder)                             0.026     5.426
$mul~1603-add0-15[1].cin[0] (adder)                              0.000     5.426
$mul~1603-add0-15[1].cout[0] (adder)                             0.026     5.451
$mul~1603-add0-16[1].cin[0] (adder)                              0.000     5.451
$mul~1603-add0-16[1].cout[0] (adder)                             0.026     5.477
$mul~1603-add0-17[1].cin[0] (adder)                              0.000     5.477
$mul~1603-add0-17[1].cout[0] (adder)                             0.026     5.502
$mul~1603-add0-18[1].cin[0] (adder)                              0.000     5.502
$mul~1603-add0-18[1].sumout[0] (adder)                           0.035     5.538
$mul~1603-add1-18[1].a[0] (adder)                                0.792     6.330
$mul~1603-add1-18[1].sumout[0] (adder)                           0.069     6.399
n29093.in[1] (.names)                                            1.702     8.101
n29093.out[0] (.names)                                           0.153     8.254
$dffe~1602^Q~44.D[0] (.latch)                                    0.019     8.273
data arrival time                                                          8.273

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1602^Q~44.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.273
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.249


#Path 13
Startpoint: lo04863.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1588^Q~49.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo04863.clk[0] (.latch)                                          0.042     0.042
lo04863.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1589-2[0].a[2] (multiply)                                   1.730     1.833
$mul~1589-2[0].out[2] (multiply)                                 2.140     3.973
$mul~1589-add0-3[1].a[0] (adder)                                 1.168     5.141
$mul~1589-add0-3[1].cout[0] (adder)                              0.049     5.190
$mul~1589-add0-4[1].cin[0] (adder)                               0.000     5.190
$mul~1589-add0-4[1].cout[0] (adder)                              0.026     5.216
$mul~1589-add0-5[1].cin[0] (adder)                               0.000     5.216
$mul~1589-add0-5[1].cout[0] (adder)                              0.026     5.241
$mul~1589-add0-6[1].cin[0] (adder)                               0.000     5.241
$mul~1589-add0-6[1].cout[0] (adder)                              0.026     5.267
$mul~1589-add0-7[1].cin[0] (adder)                               0.000     5.267
$mul~1589-add0-7[1].cout[0] (adder)                              0.026     5.292
$mul~1589-add0-8[1].cin[0] (adder)                               0.000     5.292
$mul~1589-add0-8[1].cout[0] (adder)                              0.026     5.318
$mul~1589-add0-9[1].cin[0] (adder)                               0.000     5.318
$mul~1589-add0-9[1].cout[0] (adder)                              0.026     5.344
$mul~1589-add0-10[1].cin[0] (adder)                              0.000     5.344
$mul~1589-add0-10[1].cout[0] (adder)                             0.026     5.369
$mul~1589-add0-11[1].cin[0] (adder)                              0.000     5.369
$mul~1589-add0-11[1].cout[0] (adder)                             0.026     5.395
$mul~1589-add0-12[1].cin[0] (adder)                              0.000     5.395
$mul~1589-add0-12[1].cout[0] (adder)                             0.026     5.420
$mul~1589-add0-13[1].cin[0] (adder)                              0.000     5.420
$mul~1589-add0-13[1].cout[0] (adder)                             0.026     5.446
$mul~1589-add0-14[1].cin[0] (adder)                              0.000     5.446
$mul~1589-add0-14[1].cout[0] (adder)                             0.026     5.471
$mul~1589-add0-15[1].cin[0] (adder)                              0.000     5.471
$mul~1589-add0-15[1].cout[0] (adder)                             0.026     5.497
$mul~1589-add0-16[1].cin[0] (adder)                              0.000     5.497
$mul~1589-add0-16[1].sumout[0] (adder)                           0.035     5.532
$mul~1589-add1-16[1].a[0] (adder)                                1.000     6.532
$mul~1589-add1-16[1].cout[0] (adder)                             0.049     6.582
$mul~1589-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1589-add1-17[1].cout[0] (adder)                             0.026     6.607
$mul~1589-add1-18[1].cin[0] (adder)                              0.000     6.607
$mul~1589-add1-18[1].cout[0] (adder)                             0.026     6.633
$mul~1589-add1-19[1].cin[0] (adder)                              0.000     6.633
$mul~1589-add1-19[1].cout[0] (adder)                             0.026     6.658
$mul~1589-add1-20[1].cin[0] (adder)                              0.018     6.677
$mul~1589-add1-20[1].cout[0] (adder)                             0.026     6.702
$mul~1589-add1-21[1].cin[0] (adder)                              0.000     6.702
$mul~1589-add1-21[1].cout[0] (adder)                             0.026     6.728
$mul~1589-add1-22[1].cin[0] (adder)                              0.000     6.728
$mul~1589-add1-22[1].cout[0] (adder)                             0.026     6.754
$mul~1589-add1-23[1].cin[0] (adder)                              0.000     6.754
$mul~1589-add1-23[1].sumout[0] (adder)                           0.035     6.789
n53774.in[1] (.names)                                            1.284     8.073
n53774.out[0] (.names)                                           0.153     8.226
$dffe~1588^Q~49.D[0] (.latch)                                    0.019     8.245
data arrival time                                                          8.245

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1588^Q~49.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.245
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.222


#Path 14
Startpoint: lo07795.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1602^Q~43.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07795.clk[0] (.latch)                                          0.042     0.042
lo07795.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1603-2[0].a[2] (multiply)                                   1.940     2.043
$mul~1603-2[0].out[4] (multiply)                                 2.140     4.183
$mul~1603-add0-5[1].a[0] (adder)                                 0.960     5.143
$mul~1603-add0-5[1].sumout[0] (adder)                            0.069     5.212
$mul~1603-add1-5[1].a[0] (adder)                                 0.792     6.004
$mul~1603-add1-5[1].cout[0] (adder)                              0.049     6.053
$mul~1603-add1-6[1].cin[0] (adder)                               0.000     6.053
$mul~1603-add1-6[1].cout[0] (adder)                              0.026     6.079
$mul~1603-add1-7[1].cin[0] (adder)                               0.000     6.079
$mul~1603-add1-7[1].cout[0] (adder)                              0.026     6.104
$mul~1603-add1-8[1].cin[0] (adder)                               0.000     6.104
$mul~1603-add1-8[1].cout[0] (adder)                              0.026     6.130
$mul~1603-add1-9[1].cin[0] (adder)                               0.000     6.130
$mul~1603-add1-9[1].cout[0] (adder)                              0.026     6.155
$mul~1603-add1-10[1].cin[0] (adder)                              0.000     6.155
$mul~1603-add1-10[1].cout[0] (adder)                             0.026     6.181
$mul~1603-add1-11[1].cin[0] (adder)                              0.000     6.181
$mul~1603-add1-11[1].cout[0] (adder)                             0.026     6.207
$mul~1603-add1-12[1].cin[0] (adder)                              0.000     6.207
$mul~1603-add1-12[1].cout[0] (adder)                             0.026     6.232
$mul~1603-add1-13[1].cin[0] (adder)                              0.000     6.232
$mul~1603-add1-13[1].cout[0] (adder)                             0.026     6.258
$mul~1603-add1-14[1].cin[0] (adder)                              0.000     6.258
$mul~1603-add1-14[1].cout[0] (adder)                             0.026     6.283
$mul~1603-add1-15[1].cin[0] (adder)                              0.000     6.283
$mul~1603-add1-15[1].cout[0] (adder)                             0.026     6.309
$mul~1603-add1-16[1].cin[0] (adder)                              0.000     6.309
$mul~1603-add1-16[1].cout[0] (adder)                             0.026     6.334
$mul~1603-add1-17[1].cin[0] (adder)                              0.000     6.334
$mul~1603-add1-17[1].sumout[0] (adder)                           0.035     6.370
n29088.in[1] (.names)                                            1.702     8.072
n29088.out[0] (.names)                                           0.153     8.225
$dffe~1602^Q~43.D[0] (.latch)                                    0.019     8.244
data arrival time                                                          8.244

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1602^Q~43.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.244
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.220


#Path 15
Startpoint: lo01920.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1594^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01920.clk[0] (.latch)                                          0.042     0.042
lo01920.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1595-1[0].a[25] (multiply)                                  1.627     1.730
$mul~1595-1[0].out[0] (multiply)                                 2.140     3.870
$mul~1595-add0-1[1].b[0] (adder)                                 0.960     4.830
$mul~1595-add0-1[1].cout[0] (adder)                              0.049     4.879
$mul~1595-add0-2[1].cin[0] (adder)                               0.000     4.879
$mul~1595-add0-2[1].cout[0] (adder)                              0.026     4.905
$mul~1595-add0-3[1].cin[0] (adder)                               0.000     4.905
$mul~1595-add0-3[1].cout[0] (adder)                              0.026     4.931
$mul~1595-add0-4[1].cin[0] (adder)                               0.000     4.931
$mul~1595-add0-4[1].cout[0] (adder)                              0.026     4.956
$mul~1595-add0-5[1].cin[0] (adder)                               0.000     4.956
$mul~1595-add0-5[1].cout[0] (adder)                              0.026     4.982
$mul~1595-add0-6[1].cin[0] (adder)                               0.000     4.982
$mul~1595-add0-6[1].cout[0] (adder)                              0.026     5.007
$mul~1595-add0-7[1].cin[0] (adder)                               0.000     5.007
$mul~1595-add0-7[1].cout[0] (adder)                              0.026     5.033
$mul~1595-add0-8[1].cin[0] (adder)                               0.000     5.033
$mul~1595-add0-8[1].cout[0] (adder)                              0.026     5.058
$mul~1595-add0-9[1].cin[0] (adder)                               0.000     5.058
$mul~1595-add0-9[1].cout[0] (adder)                              0.026     5.084
$mul~1595-add0-10[1].cin[0] (adder)                              0.000     5.084
$mul~1595-add0-10[1].cout[0] (adder)                             0.026     5.109
$mul~1595-add0-11[1].cin[0] (adder)                              0.000     5.109
$mul~1595-add0-11[1].sumout[0] (adder)                           0.035     5.145
$mul~1595-add1-11[1].a[0] (adder)                                1.208     6.353
$mul~1595-add1-11[1].cout[0] (adder)                             0.049     6.402
$mul~1595-add1-12[1].cin[0] (adder)                              0.000     6.402
$mul~1595-add1-12[1].cout[0] (adder)                             0.026     6.428
$mul~1595-add1-13[1].cin[0] (adder)                              0.000     6.428
$mul~1595-add1-13[1].cout[0] (adder)                             0.026     6.453
$mul~1595-add1-14[1].cin[0] (adder)                              0.000     6.453
$mul~1595-add1-14[1].cout[0] (adder)                             0.026     6.479
$mul~1595-add1-15[1].cin[0] (adder)                              0.000     6.479
$mul~1595-add1-15[1].cout[0] (adder)                             0.026     6.504
$mul~1595-add1-16[1].cin[0] (adder)                              0.000     6.504
$mul~1595-add1-16[1].cout[0] (adder)                             0.026     6.530
$mul~1595-add1-17[1].cin[0] (adder)                              0.000     6.530
$mul~1595-add1-17[1].cout[0] (adder)                             0.026     6.556
$mul~1595-add1-18[1].cin[0] (adder)                              0.000     6.556
$mul~1595-add1-18[1].cout[0] (adder)                             0.026     6.581
$mul~1595-add1-19[1].cin[0] (adder)                              0.000     6.581
$mul~1595-add1-19[1].cout[0] (adder)                             0.026     6.607
$mul~1595-add1-20[1].cin[0] (adder)                              0.018     6.625
$mul~1595-add1-20[1].cout[0] (adder)                             0.026     6.651
$mul~1595-add1-21[1].cin[0] (adder)                              0.000     6.651
$mul~1595-add1-21[1].cout[0] (adder)                             0.026     6.676
$mul~1595-add1-22[1].cin[0] (adder)                              0.000     6.676
$mul~1595-add1-22[1].cout[0] (adder)                             0.026     6.702
$mul~1595-add1-23[1].cin[0] (adder)                              0.000     6.702
$mul~1595-add1-23[1].cout[0] (adder)                             0.026     6.727
$mul~1595-add1-24[1].cin[0] (adder)                              0.000     6.727
$mul~1595-add1-24[1].cout[0] (adder)                             0.026     6.753
$mul~1595-add1-25[1].cin[0] (adder)                              0.000     6.753
$mul~1595-add1-25[1].cout[0] (adder)                             0.026     6.778
$mul~1595-add1-26[1].cin[0] (adder)                              0.000     6.778
$mul~1595-add1-26[1].cout[0] (adder)                             0.026     6.804
$mul~1595-add1-27[1].cin[0] (adder)                              0.000     6.804
$mul~1595-add1-27[1].cout[0] (adder)                             0.026     6.830
$mul~1595-add1-28[1].cin[0] (adder)                              0.000     6.830
$mul~1595-add1-28[1].cout[0] (adder)                             0.026     6.855
$mul~1595-add1-29[1].cin[0] (adder)                              0.000     6.855
$mul~1595-add1-29[1].cout[0] (adder)                             0.026     6.881
$mul~1595-add1-30[1].cin[0] (adder)                              0.000     6.881
$mul~1595-add1-30[1].cout[0] (adder)                             0.026     6.906
$mul~1595-add1-31[1].cin[0] (adder)                              0.000     6.906
$mul~1595-add1-31[1].cout[0] (adder)                             0.026     6.932
$mul~1595-add1-32[1].cin[0] (adder)                              0.000     6.932
$mul~1595-add1-32[1].cout[0] (adder)                             0.026     6.957
$mul~1595-add1-33[1].cin[0] (adder)                              0.000     6.957
$mul~1595-add1-33[1].sumout[0] (adder)                           0.035     6.993
n33933.in[1] (.names)                                            1.076     8.069
n33933.out[0] (.names)                                           0.153     8.222
$dffe~1594^Q~59.D[0] (.latch)                                    0.019     8.241
data arrival time                                                          8.241

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1594^Q~59.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.241
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.218


#Path 16
Startpoint: lo04863.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1588^Q~48.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo04863.clk[0] (.latch)                                          0.042     0.042
lo04863.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1589-2[0].a[2] (multiply)                                   1.730     1.833
$mul~1589-2[0].out[2] (multiply)                                 2.140     3.973
$mul~1589-add0-3[1].a[0] (adder)                                 1.168     5.141
$mul~1589-add0-3[1].cout[0] (adder)                              0.049     5.190
$mul~1589-add0-4[1].cin[0] (adder)                               0.000     5.190
$mul~1589-add0-4[1].cout[0] (adder)                              0.026     5.216
$mul~1589-add0-5[1].cin[0] (adder)                               0.000     5.216
$mul~1589-add0-5[1].cout[0] (adder)                              0.026     5.241
$mul~1589-add0-6[1].cin[0] (adder)                               0.000     5.241
$mul~1589-add0-6[1].cout[0] (adder)                              0.026     5.267
$mul~1589-add0-7[1].cin[0] (adder)                               0.000     5.267
$mul~1589-add0-7[1].cout[0] (adder)                              0.026     5.292
$mul~1589-add0-8[1].cin[0] (adder)                               0.000     5.292
$mul~1589-add0-8[1].cout[0] (adder)                              0.026     5.318
$mul~1589-add0-9[1].cin[0] (adder)                               0.000     5.318
$mul~1589-add0-9[1].cout[0] (adder)                              0.026     5.344
$mul~1589-add0-10[1].cin[0] (adder)                              0.000     5.344
$mul~1589-add0-10[1].cout[0] (adder)                             0.026     5.369
$mul~1589-add0-11[1].cin[0] (adder)                              0.000     5.369
$mul~1589-add0-11[1].cout[0] (adder)                             0.026     5.395
$mul~1589-add0-12[1].cin[0] (adder)                              0.000     5.395
$mul~1589-add0-12[1].cout[0] (adder)                             0.026     5.420
$mul~1589-add0-13[1].cin[0] (adder)                              0.000     5.420
$mul~1589-add0-13[1].cout[0] (adder)                             0.026     5.446
$mul~1589-add0-14[1].cin[0] (adder)                              0.000     5.446
$mul~1589-add0-14[1].cout[0] (adder)                             0.026     5.471
$mul~1589-add0-15[1].cin[0] (adder)                              0.000     5.471
$mul~1589-add0-15[1].cout[0] (adder)                             0.026     5.497
$mul~1589-add0-16[1].cin[0] (adder)                              0.000     5.497
$mul~1589-add0-16[1].sumout[0] (adder)                           0.035     5.532
$mul~1589-add1-16[1].a[0] (adder)                                1.000     6.532
$mul~1589-add1-16[1].cout[0] (adder)                             0.049     6.582
$mul~1589-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1589-add1-17[1].cout[0] (adder)                             0.026     6.607
$mul~1589-add1-18[1].cin[0] (adder)                              0.000     6.607
$mul~1589-add1-18[1].cout[0] (adder)                             0.026     6.633
$mul~1589-add1-19[1].cin[0] (adder)                              0.000     6.633
$mul~1589-add1-19[1].cout[0] (adder)                             0.026     6.658
$mul~1589-add1-20[1].cin[0] (adder)                              0.018     6.677
$mul~1589-add1-20[1].cout[0] (adder)                             0.026     6.702
$mul~1589-add1-21[1].cin[0] (adder)                              0.000     6.702
$mul~1589-add1-21[1].cout[0] (adder)                             0.026     6.728
$mul~1589-add1-22[1].cin[0] (adder)                              0.000     6.728
$mul~1589-add1-22[1].sumout[0] (adder)                           0.035     6.763
n53769.in[1] (.names)                                            1.284     8.048
n53769.out[0] (.names)                                           0.153     8.201
$dffe~1588^Q~48.D[0] (.latch)                                    0.019     8.220
data arrival time                                                          8.220

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1588^Q~48.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.220
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.196


#Path 17
Startpoint: lo01920.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1594^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01920.clk[0] (.latch)                                          0.042     0.042
lo01920.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1595-1[0].a[25] (multiply)                                  1.627     1.730
$mul~1595-1[0].out[0] (multiply)                                 2.140     3.870
$mul~1595-add0-1[1].b[0] (adder)                                 0.960     4.830
$mul~1595-add0-1[1].cout[0] (adder)                              0.049     4.879
$mul~1595-add0-2[1].cin[0] (adder)                               0.000     4.879
$mul~1595-add0-2[1].cout[0] (adder)                              0.026     4.905
$mul~1595-add0-3[1].cin[0] (adder)                               0.000     4.905
$mul~1595-add0-3[1].cout[0] (adder)                              0.026     4.931
$mul~1595-add0-4[1].cin[0] (adder)                               0.000     4.931
$mul~1595-add0-4[1].cout[0] (adder)                              0.026     4.956
$mul~1595-add0-5[1].cin[0] (adder)                               0.000     4.956
$mul~1595-add0-5[1].cout[0] (adder)                              0.026     4.982
$mul~1595-add0-6[1].cin[0] (adder)                               0.000     4.982
$mul~1595-add0-6[1].cout[0] (adder)                              0.026     5.007
$mul~1595-add0-7[1].cin[0] (adder)                               0.000     5.007
$mul~1595-add0-7[1].cout[0] (adder)                              0.026     5.033
$mul~1595-add0-8[1].cin[0] (adder)                               0.000     5.033
$mul~1595-add0-8[1].cout[0] (adder)                              0.026     5.058
$mul~1595-add0-9[1].cin[0] (adder)                               0.000     5.058
$mul~1595-add0-9[1].cout[0] (adder)                              0.026     5.084
$mul~1595-add0-10[1].cin[0] (adder)                              0.000     5.084
$mul~1595-add0-10[1].cout[0] (adder)                             0.026     5.109
$mul~1595-add0-11[1].cin[0] (adder)                              0.000     5.109
$mul~1595-add0-11[1].sumout[0] (adder)                           0.035     5.145
$mul~1595-add1-11[1].a[0] (adder)                                1.208     6.353
$mul~1595-add1-11[1].cout[0] (adder)                             0.049     6.402
$mul~1595-add1-12[1].cin[0] (adder)                              0.000     6.402
$mul~1595-add1-12[1].cout[0] (adder)                             0.026     6.428
$mul~1595-add1-13[1].cin[0] (adder)                              0.000     6.428
$mul~1595-add1-13[1].cout[0] (adder)                             0.026     6.453
$mul~1595-add1-14[1].cin[0] (adder)                              0.000     6.453
$mul~1595-add1-14[1].cout[0] (adder)                             0.026     6.479
$mul~1595-add1-15[1].cin[0] (adder)                              0.000     6.479
$mul~1595-add1-15[1].cout[0] (adder)                             0.026     6.504
$mul~1595-add1-16[1].cin[0] (adder)                              0.000     6.504
$mul~1595-add1-16[1].cout[0] (adder)                             0.026     6.530
$mul~1595-add1-17[1].cin[0] (adder)                              0.000     6.530
$mul~1595-add1-17[1].cout[0] (adder)                             0.026     6.556
$mul~1595-add1-18[1].cin[0] (adder)                              0.000     6.556
$mul~1595-add1-18[1].cout[0] (adder)                             0.026     6.581
$mul~1595-add1-19[1].cin[0] (adder)                              0.000     6.581
$mul~1595-add1-19[1].cout[0] (adder)                             0.026     6.607
$mul~1595-add1-20[1].cin[0] (adder)                              0.018     6.625
$mul~1595-add1-20[1].cout[0] (adder)                             0.026     6.651
$mul~1595-add1-21[1].cin[0] (adder)                              0.000     6.651
$mul~1595-add1-21[1].cout[0] (adder)                             0.026     6.676
$mul~1595-add1-22[1].cin[0] (adder)                              0.000     6.676
$mul~1595-add1-22[1].cout[0] (adder)                             0.026     6.702
$mul~1595-add1-23[1].cin[0] (adder)                              0.000     6.702
$mul~1595-add1-23[1].cout[0] (adder)                             0.026     6.727
$mul~1595-add1-24[1].cin[0] (adder)                              0.000     6.727
$mul~1595-add1-24[1].cout[0] (adder)                             0.026     6.753
$mul~1595-add1-25[1].cin[0] (adder)                              0.000     6.753
$mul~1595-add1-25[1].cout[0] (adder)                             0.026     6.778
$mul~1595-add1-26[1].cin[0] (adder)                              0.000     6.778
$mul~1595-add1-26[1].cout[0] (adder)                             0.026     6.804
$mul~1595-add1-27[1].cin[0] (adder)                              0.000     6.804
$mul~1595-add1-27[1].cout[0] (adder)                             0.026     6.830
$mul~1595-add1-28[1].cin[0] (adder)                              0.000     6.830
$mul~1595-add1-28[1].cout[0] (adder)                             0.026     6.855
$mul~1595-add1-29[1].cin[0] (adder)                              0.000     6.855
$mul~1595-add1-29[1].cout[0] (adder)                             0.026     6.881
$mul~1595-add1-30[1].cin[0] (adder)                              0.000     6.881
$mul~1595-add1-30[1].cout[0] (adder)                             0.026     6.906
$mul~1595-add1-31[1].cin[0] (adder)                              0.000     6.906
$mul~1595-add1-31[1].cout[0] (adder)                             0.026     6.932
$mul~1595-add1-32[1].cin[0] (adder)                              0.000     6.932
$mul~1595-add1-32[1].sumout[0] (adder)                           0.035     6.967
n33928.in[1] (.names)                                            1.076     8.043
n33928.out[0] (.names)                                           0.153     8.197
$dffe~1594^Q~58.D[0] (.latch)                                    0.019     8.216
data arrival time                                                          8.216

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1594^Q~58.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.216
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.192


#Path 18
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~57.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].cout[0] (adder)                             0.026     7.022
$mul~1583-add1-20[1].cin[0] (adder)                              0.018     7.041
$mul~1583-add1-20[1].cout[0] (adder)                             0.026     7.066
$mul~1583-add1-21[1].cin[0] (adder)                              0.000     7.066
$mul~1583-add1-21[1].cout[0] (adder)                             0.026     7.092
$mul~1583-add1-22[1].cin[0] (adder)                              0.000     7.092
$mul~1583-add1-22[1].cout[0] (adder)                             0.026     7.118
$mul~1583-add1-23[1].cin[0] (adder)                              0.000     7.118
$mul~1583-add1-23[1].cout[0] (adder)                             0.026     7.143
$mul~1583-add1-24[1].cin[0] (adder)                              0.000     7.143
$mul~1583-add1-24[1].cout[0] (adder)                             0.026     7.169
$mul~1583-add1-25[1].cin[0] (adder)                              0.000     7.169
$mul~1583-add1-25[1].cout[0] (adder)                             0.026     7.194
$mul~1583-add1-26[1].cin[0] (adder)                              0.000     7.194
$mul~1583-add1-26[1].cout[0] (adder)                             0.026     7.220
$mul~1583-add1-27[1].cin[0] (adder)                              0.000     7.220
$mul~1583-add1-27[1].cout[0] (adder)                             0.026     7.245
$mul~1583-add1-28[1].cin[0] (adder)                              0.000     7.245
$mul~1583-add1-28[1].cout[0] (adder)                             0.026     7.271
$mul~1583-add1-29[1].cin[0] (adder)                              0.000     7.271
$mul~1583-add1-29[1].cout[0] (adder)                             0.026     7.297
$mul~1583-add1-30[1].cin[0] (adder)                              0.000     7.297
$mul~1583-add1-30[1].cout[0] (adder)                             0.026     7.322
$mul~1583-add1-31[1].cin[0] (adder)                              0.000     7.322
$mul~1583-add1-31[1].sumout[0] (adder)                           0.035     7.358
n27580.in[1] (.names)                                            0.660     8.018
n27580.out[0] (.names)                                           0.153     8.171
$dffe~1582^Q~57.D[0] (.latch)                                    0.019     8.190
data arrival time                                                          8.190

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~57.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.190
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.167


#Path 19
Startpoint: lo02451.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1598^Q~49.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo02451.clk[0] (.latch)                                          0.042     0.042
lo02451.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1599-2[0].a[2] (multiply)                                   1.732     1.835
$mul~1599-2[0].out[2] (multiply)                                 2.140     3.975
$mul~1599-add0-3[1].a[0] (adder)                                 0.960     4.935
$mul~1599-add0-3[1].cout[0] (adder)                              0.049     4.984
$mul~1599-add0-4[1].cin[0] (adder)                               0.000     4.984
$mul~1599-add0-4[1].cout[0] (adder)                              0.026     5.010
$mul~1599-add0-5[1].cin[0] (adder)                               0.000     5.010
$mul~1599-add0-5[1].cout[0] (adder)                              0.026     5.036
$mul~1599-add0-6[1].cin[0] (adder)                               0.000     5.036
$mul~1599-add0-6[1].cout[0] (adder)                              0.026     5.061
$mul~1599-add0-7[1].cin[0] (adder)                               0.000     5.061
$mul~1599-add0-7[1].sumout[0] (adder)                            0.035     5.097
$mul~1599-add1-7[1].a[0] (adder)                                 1.000     6.097
$mul~1599-add1-7[1].cout[0] (adder)                              0.049     6.146
$mul~1599-add1-8[1].cin[0] (adder)                               0.000     6.146
$mul~1599-add1-8[1].cout[0] (adder)                              0.026     6.171
$mul~1599-add1-9[1].cin[0] (adder)                               0.000     6.171
$mul~1599-add1-9[1].cout[0] (adder)                              0.026     6.197
$mul~1599-add1-10[1].cin[0] (adder)                              0.000     6.197
$mul~1599-add1-10[1].cout[0] (adder)                             0.026     6.223
$mul~1599-add1-11[1].cin[0] (adder)                              0.000     6.223
$mul~1599-add1-11[1].cout[0] (adder)                             0.026     6.248
$mul~1599-add1-12[1].cin[0] (adder)                              0.000     6.248
$mul~1599-add1-12[1].cout[0] (adder)                             0.026     6.274
$mul~1599-add1-13[1].cin[0] (adder)                              0.000     6.274
$mul~1599-add1-13[1].cout[0] (adder)                             0.026     6.299
$mul~1599-add1-14[1].cin[0] (adder)                              0.000     6.299
$mul~1599-add1-14[1].cout[0] (adder)                             0.026     6.325
$mul~1599-add1-15[1].cin[0] (adder)                              0.000     6.325
$mul~1599-add1-15[1].cout[0] (adder)                             0.026     6.350
$mul~1599-add1-16[1].cin[0] (adder)                              0.000     6.350
$mul~1599-add1-16[1].cout[0] (adder)                             0.026     6.376
$mul~1599-add1-17[1].cin[0] (adder)                              0.000     6.376
$mul~1599-add1-17[1].cout[0] (adder)                             0.026     6.401
$mul~1599-add1-18[1].cin[0] (adder)                              0.000     6.401
$mul~1599-add1-18[1].cout[0] (adder)                             0.026     6.427
$mul~1599-add1-19[1].cin[0] (adder)                              0.000     6.427
$mul~1599-add1-19[1].cout[0] (adder)                             0.026     6.453
$mul~1599-add1-20[1].cin[0] (adder)                              0.018     6.471
$mul~1599-add1-20[1].cout[0] (adder)                             0.026     6.497
$mul~1599-add1-21[1].cin[0] (adder)                              0.000     6.497
$mul~1599-add1-21[1].cout[0] (adder)                             0.026     6.522
$mul~1599-add1-22[1].cin[0] (adder)                              0.000     6.522
$mul~1599-add1-22[1].cout[0] (adder)                             0.026     6.548
$mul~1599-add1-23[1].cin[0] (adder)                              0.000     6.548
$mul~1599-add1-23[1].sumout[0] (adder)                           0.035     6.583
n36907.in[1] (.names)                                            1.389     7.972
n36907.out[0] (.names)                                           0.153     8.126
$dffe~1598^Q~49.D[0] (.latch)                                    0.019     8.145
data arrival time                                                          8.145

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1598^Q~49.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.145
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.121


#Path 20
Startpoint: lo01895.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1596^Q~49.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01895.clk[0] (.latch)                                          0.042     0.042
lo01895.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1597-2[0].b[0] (multiply)                                   1.835     1.938
$mul~1597-2[0].out[2] (multiply)                                 2.140     4.078
$mul~1597-add0-3[1].a[0] (adder)                                 0.960     5.038
$mul~1597-add0-3[1].cout[0] (adder)                              0.049     5.087
$mul~1597-add0-4[1].cin[0] (adder)                               0.000     5.087
$mul~1597-add0-4[1].cout[0] (adder)                              0.026     5.113
$mul~1597-add0-5[1].cin[0] (adder)                               0.000     5.113
$mul~1597-add0-5[1].cout[0] (adder)                              0.026     5.138
$mul~1597-add0-6[1].cin[0] (adder)                               0.000     5.138
$mul~1597-add0-6[1].cout[0] (adder)                              0.026     5.164
$mul~1597-add0-7[1].cin[0] (adder)                               0.000     5.164
$mul~1597-add0-7[1].cout[0] (adder)                              0.026     5.190
$mul~1597-add0-8[1].cin[0] (adder)                               0.000     5.190
$mul~1597-add0-8[1].cout[0] (adder)                              0.026     5.215
$mul~1597-add0-9[1].cin[0] (adder)                               0.000     5.215
$mul~1597-add0-9[1].cout[0] (adder)                              0.026     5.241
$mul~1597-add0-10[1].cin[0] (adder)                              0.000     5.241
$mul~1597-add0-10[1].cout[0] (adder)                             0.026     5.266
$mul~1597-add0-11[1].cin[0] (adder)                              0.000     5.266
$mul~1597-add0-11[1].cout[0] (adder)                             0.026     5.292
$mul~1597-add0-12[1].cin[0] (adder)                              0.000     5.292
$mul~1597-add0-12[1].sumout[0] (adder)                           0.035     5.327
$mul~1597-add1-12[1].a[0] (adder)                                1.000     6.327
$mul~1597-add1-12[1].cout[0] (adder)                             0.049     6.377
$mul~1597-add1-13[1].cin[0] (adder)                              0.000     6.377
$mul~1597-add1-13[1].cout[0] (adder)                             0.026     6.402
$mul~1597-add1-14[1].cin[0] (adder)                              0.000     6.402
$mul~1597-add1-14[1].cout[0] (adder)                             0.026     6.428
$mul~1597-add1-15[1].cin[0] (adder)                              0.000     6.428
$mul~1597-add1-15[1].cout[0] (adder)                             0.026     6.453
$mul~1597-add1-16[1].cin[0] (adder)                              0.000     6.453
$mul~1597-add1-16[1].cout[0] (adder)                             0.026     6.479
$mul~1597-add1-17[1].cin[0] (adder)                              0.000     6.479
$mul~1597-add1-17[1].cout[0] (adder)                             0.026     6.504
$mul~1597-add1-18[1].cin[0] (adder)                              0.000     6.504
$mul~1597-add1-18[1].cout[0] (adder)                             0.026     6.530
$mul~1597-add1-19[1].cin[0] (adder)                              0.000     6.530
$mul~1597-add1-19[1].cout[0] (adder)                             0.026     6.556
$mul~1597-add1-20[1].cin[0] (adder)                              0.018     6.574
$mul~1597-add1-20[1].cout[0] (adder)                             0.026     6.600
$mul~1597-add1-21[1].cin[0] (adder)                              0.000     6.600
$mul~1597-add1-21[1].cout[0] (adder)                             0.026     6.625
$mul~1597-add1-22[1].cin[0] (adder)                              0.000     6.625
$mul~1597-add1-22[1].cout[0] (adder)                             0.026     6.651
$mul~1597-add1-23[1].cin[0] (adder)                              0.000     6.651
$mul~1597-add1-23[1].sumout[0] (adder)                           0.035     6.686
n25415.in[1] (.names)                                            1.284     7.970
n25415.out[0] (.names)                                           0.153     8.123
$dffe~1596^Q~49.D[0] (.latch)                                    0.019     8.142
data arrival time                                                          8.142

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1596^Q~49.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.142
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.119


#Path 21
Startpoint: lo01920.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1594^Q~55.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01920.clk[0] (.latch)                                          0.042     0.042
lo01920.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1595-1[0].a[25] (multiply)                                  1.627     1.730
$mul~1595-1[0].out[0] (multiply)                                 2.140     3.870
$mul~1595-add0-1[1].b[0] (adder)                                 0.960     4.830
$mul~1595-add0-1[1].cout[0] (adder)                              0.049     4.879
$mul~1595-add0-2[1].cin[0] (adder)                               0.000     4.879
$mul~1595-add0-2[1].cout[0] (adder)                              0.026     4.905
$mul~1595-add0-3[1].cin[0] (adder)                               0.000     4.905
$mul~1595-add0-3[1].cout[0] (adder)                              0.026     4.931
$mul~1595-add0-4[1].cin[0] (adder)                               0.000     4.931
$mul~1595-add0-4[1].cout[0] (adder)                              0.026     4.956
$mul~1595-add0-5[1].cin[0] (adder)                               0.000     4.956
$mul~1595-add0-5[1].cout[0] (adder)                              0.026     4.982
$mul~1595-add0-6[1].cin[0] (adder)                               0.000     4.982
$mul~1595-add0-6[1].cout[0] (adder)                              0.026     5.007
$mul~1595-add0-7[1].cin[0] (adder)                               0.000     5.007
$mul~1595-add0-7[1].cout[0] (adder)                              0.026     5.033
$mul~1595-add0-8[1].cin[0] (adder)                               0.000     5.033
$mul~1595-add0-8[1].cout[0] (adder)                              0.026     5.058
$mul~1595-add0-9[1].cin[0] (adder)                               0.000     5.058
$mul~1595-add0-9[1].cout[0] (adder)                              0.026     5.084
$mul~1595-add0-10[1].cin[0] (adder)                              0.000     5.084
$mul~1595-add0-10[1].cout[0] (adder)                             0.026     5.109
$mul~1595-add0-11[1].cin[0] (adder)                              0.000     5.109
$mul~1595-add0-11[1].sumout[0] (adder)                           0.035     5.145
$mul~1595-add1-11[1].a[0] (adder)                                1.208     6.353
$mul~1595-add1-11[1].cout[0] (adder)                             0.049     6.402
$mul~1595-add1-12[1].cin[0] (adder)                              0.000     6.402
$mul~1595-add1-12[1].cout[0] (adder)                             0.026     6.428
$mul~1595-add1-13[1].cin[0] (adder)                              0.000     6.428
$mul~1595-add1-13[1].cout[0] (adder)                             0.026     6.453
$mul~1595-add1-14[1].cin[0] (adder)                              0.000     6.453
$mul~1595-add1-14[1].cout[0] (adder)                             0.026     6.479
$mul~1595-add1-15[1].cin[0] (adder)                              0.000     6.479
$mul~1595-add1-15[1].cout[0] (adder)                             0.026     6.504
$mul~1595-add1-16[1].cin[0] (adder)                              0.000     6.504
$mul~1595-add1-16[1].cout[0] (adder)                             0.026     6.530
$mul~1595-add1-17[1].cin[0] (adder)                              0.000     6.530
$mul~1595-add1-17[1].cout[0] (adder)                             0.026     6.556
$mul~1595-add1-18[1].cin[0] (adder)                              0.000     6.556
$mul~1595-add1-18[1].cout[0] (adder)                             0.026     6.581
$mul~1595-add1-19[1].cin[0] (adder)                              0.000     6.581
$mul~1595-add1-19[1].cout[0] (adder)                             0.026     6.607
$mul~1595-add1-20[1].cin[0] (adder)                              0.018     6.625
$mul~1595-add1-20[1].cout[0] (adder)                             0.026     6.651
$mul~1595-add1-21[1].cin[0] (adder)                              0.000     6.651
$mul~1595-add1-21[1].cout[0] (adder)                             0.026     6.676
$mul~1595-add1-22[1].cin[0] (adder)                              0.000     6.676
$mul~1595-add1-22[1].cout[0] (adder)                             0.026     6.702
$mul~1595-add1-23[1].cin[0] (adder)                              0.000     6.702
$mul~1595-add1-23[1].cout[0] (adder)                             0.026     6.727
$mul~1595-add1-24[1].cin[0] (adder)                              0.000     6.727
$mul~1595-add1-24[1].cout[0] (adder)                             0.026     6.753
$mul~1595-add1-25[1].cin[0] (adder)                              0.000     6.753
$mul~1595-add1-25[1].cout[0] (adder)                             0.026     6.778
$mul~1595-add1-26[1].cin[0] (adder)                              0.000     6.778
$mul~1595-add1-26[1].cout[0] (adder)                             0.026     6.804
$mul~1595-add1-27[1].cin[0] (adder)                              0.000     6.804
$mul~1595-add1-27[1].cout[0] (adder)                             0.026     6.830
$mul~1595-add1-28[1].cin[0] (adder)                              0.000     6.830
$mul~1595-add1-28[1].cout[0] (adder)                             0.026     6.855
$mul~1595-add1-29[1].cin[0] (adder)                              0.000     6.855
$mul~1595-add1-29[1].sumout[0] (adder)                           0.035     6.891
n33913.in[1] (.names)                                            1.076     7.967
n33913.out[0] (.names)                                           0.153     8.120
$dffe~1594^Q~55.D[0] (.latch)                                    0.019     8.139
data arrival time                                                          8.139

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1594^Q~55.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.139
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.115


#Path 22
Startpoint: lo01895.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1596^Q~48.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01895.clk[0] (.latch)                                          0.042     0.042
lo01895.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1597-2[0].b[0] (multiply)                                   1.835     1.938
$mul~1597-2[0].out[2] (multiply)                                 2.140     4.078
$mul~1597-add0-3[1].a[0] (adder)                                 0.960     5.038
$mul~1597-add0-3[1].cout[0] (adder)                              0.049     5.087
$mul~1597-add0-4[1].cin[0] (adder)                               0.000     5.087
$mul~1597-add0-4[1].cout[0] (adder)                              0.026     5.113
$mul~1597-add0-5[1].cin[0] (adder)                               0.000     5.113
$mul~1597-add0-5[1].cout[0] (adder)                              0.026     5.138
$mul~1597-add0-6[1].cin[0] (adder)                               0.000     5.138
$mul~1597-add0-6[1].cout[0] (adder)                              0.026     5.164
$mul~1597-add0-7[1].cin[0] (adder)                               0.000     5.164
$mul~1597-add0-7[1].cout[0] (adder)                              0.026     5.190
$mul~1597-add0-8[1].cin[0] (adder)                               0.000     5.190
$mul~1597-add0-8[1].cout[0] (adder)                              0.026     5.215
$mul~1597-add0-9[1].cin[0] (adder)                               0.000     5.215
$mul~1597-add0-9[1].cout[0] (adder)                              0.026     5.241
$mul~1597-add0-10[1].cin[0] (adder)                              0.000     5.241
$mul~1597-add0-10[1].cout[0] (adder)                             0.026     5.266
$mul~1597-add0-11[1].cin[0] (adder)                              0.000     5.266
$mul~1597-add0-11[1].cout[0] (adder)                             0.026     5.292
$mul~1597-add0-12[1].cin[0] (adder)                              0.000     5.292
$mul~1597-add0-12[1].sumout[0] (adder)                           0.035     5.327
$mul~1597-add1-12[1].a[0] (adder)                                1.000     6.327
$mul~1597-add1-12[1].cout[0] (adder)                             0.049     6.377
$mul~1597-add1-13[1].cin[0] (adder)                              0.000     6.377
$mul~1597-add1-13[1].cout[0] (adder)                             0.026     6.402
$mul~1597-add1-14[1].cin[0] (adder)                              0.000     6.402
$mul~1597-add1-14[1].cout[0] (adder)                             0.026     6.428
$mul~1597-add1-15[1].cin[0] (adder)                              0.000     6.428
$mul~1597-add1-15[1].cout[0] (adder)                             0.026     6.453
$mul~1597-add1-16[1].cin[0] (adder)                              0.000     6.453
$mul~1597-add1-16[1].cout[0] (adder)                             0.026     6.479
$mul~1597-add1-17[1].cin[0] (adder)                              0.000     6.479
$mul~1597-add1-17[1].cout[0] (adder)                             0.026     6.504
$mul~1597-add1-18[1].cin[0] (adder)                              0.000     6.504
$mul~1597-add1-18[1].cout[0] (adder)                             0.026     6.530
$mul~1597-add1-19[1].cin[0] (adder)                              0.000     6.530
$mul~1597-add1-19[1].cout[0] (adder)                             0.026     6.556
$mul~1597-add1-20[1].cin[0] (adder)                              0.018     6.574
$mul~1597-add1-20[1].cout[0] (adder)                             0.026     6.600
$mul~1597-add1-21[1].cin[0] (adder)                              0.000     6.600
$mul~1597-add1-21[1].cout[0] (adder)                             0.026     6.625
$mul~1597-add1-22[1].cin[0] (adder)                              0.000     6.625
$mul~1597-add1-22[1].sumout[0] (adder)                           0.035     6.661
n25410.in[1] (.names)                                            1.284     7.945
n25410.out[0] (.names)                                           0.153     8.098
$dffe~1596^Q~48.D[0] (.latch)                                    0.019     8.117
data arrival time                                                          8.117

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1596^Q~48.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.093


#Path 23
Startpoint: lo01920.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1594^Q~54.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01920.clk[0] (.latch)                                          0.042     0.042
lo01920.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1595-1[0].a[25] (multiply)                                  1.627     1.730
$mul~1595-1[0].out[0] (multiply)                                 2.140     3.870
$mul~1595-add0-1[1].b[0] (adder)                                 0.960     4.830
$mul~1595-add0-1[1].cout[0] (adder)                              0.049     4.879
$mul~1595-add0-2[1].cin[0] (adder)                               0.000     4.879
$mul~1595-add0-2[1].cout[0] (adder)                              0.026     4.905
$mul~1595-add0-3[1].cin[0] (adder)                               0.000     4.905
$mul~1595-add0-3[1].cout[0] (adder)                              0.026     4.931
$mul~1595-add0-4[1].cin[0] (adder)                               0.000     4.931
$mul~1595-add0-4[1].cout[0] (adder)                              0.026     4.956
$mul~1595-add0-5[1].cin[0] (adder)                               0.000     4.956
$mul~1595-add0-5[1].cout[0] (adder)                              0.026     4.982
$mul~1595-add0-6[1].cin[0] (adder)                               0.000     4.982
$mul~1595-add0-6[1].cout[0] (adder)                              0.026     5.007
$mul~1595-add0-7[1].cin[0] (adder)                               0.000     5.007
$mul~1595-add0-7[1].cout[0] (adder)                              0.026     5.033
$mul~1595-add0-8[1].cin[0] (adder)                               0.000     5.033
$mul~1595-add0-8[1].cout[0] (adder)                              0.026     5.058
$mul~1595-add0-9[1].cin[0] (adder)                               0.000     5.058
$mul~1595-add0-9[1].cout[0] (adder)                              0.026     5.084
$mul~1595-add0-10[1].cin[0] (adder)                              0.000     5.084
$mul~1595-add0-10[1].cout[0] (adder)                             0.026     5.109
$mul~1595-add0-11[1].cin[0] (adder)                              0.000     5.109
$mul~1595-add0-11[1].sumout[0] (adder)                           0.035     5.145
$mul~1595-add1-11[1].a[0] (adder)                                1.208     6.353
$mul~1595-add1-11[1].cout[0] (adder)                             0.049     6.402
$mul~1595-add1-12[1].cin[0] (adder)                              0.000     6.402
$mul~1595-add1-12[1].cout[0] (adder)                             0.026     6.428
$mul~1595-add1-13[1].cin[0] (adder)                              0.000     6.428
$mul~1595-add1-13[1].cout[0] (adder)                             0.026     6.453
$mul~1595-add1-14[1].cin[0] (adder)                              0.000     6.453
$mul~1595-add1-14[1].cout[0] (adder)                             0.026     6.479
$mul~1595-add1-15[1].cin[0] (adder)                              0.000     6.479
$mul~1595-add1-15[1].cout[0] (adder)                             0.026     6.504
$mul~1595-add1-16[1].cin[0] (adder)                              0.000     6.504
$mul~1595-add1-16[1].cout[0] (adder)                             0.026     6.530
$mul~1595-add1-17[1].cin[0] (adder)                              0.000     6.530
$mul~1595-add1-17[1].cout[0] (adder)                             0.026     6.556
$mul~1595-add1-18[1].cin[0] (adder)                              0.000     6.556
$mul~1595-add1-18[1].cout[0] (adder)                             0.026     6.581
$mul~1595-add1-19[1].cin[0] (adder)                              0.000     6.581
$mul~1595-add1-19[1].cout[0] (adder)                             0.026     6.607
$mul~1595-add1-20[1].cin[0] (adder)                              0.018     6.625
$mul~1595-add1-20[1].cout[0] (adder)                             0.026     6.651
$mul~1595-add1-21[1].cin[0] (adder)                              0.000     6.651
$mul~1595-add1-21[1].cout[0] (adder)                             0.026     6.676
$mul~1595-add1-22[1].cin[0] (adder)                              0.000     6.676
$mul~1595-add1-22[1].cout[0] (adder)                             0.026     6.702
$mul~1595-add1-23[1].cin[0] (adder)                              0.000     6.702
$mul~1595-add1-23[1].cout[0] (adder)                             0.026     6.727
$mul~1595-add1-24[1].cin[0] (adder)                              0.000     6.727
$mul~1595-add1-24[1].cout[0] (adder)                             0.026     6.753
$mul~1595-add1-25[1].cin[0] (adder)                              0.000     6.753
$mul~1595-add1-25[1].cout[0] (adder)                             0.026     6.778
$mul~1595-add1-26[1].cin[0] (adder)                              0.000     6.778
$mul~1595-add1-26[1].cout[0] (adder)                             0.026     6.804
$mul~1595-add1-27[1].cin[0] (adder)                              0.000     6.804
$mul~1595-add1-27[1].cout[0] (adder)                             0.026     6.830
$mul~1595-add1-28[1].cin[0] (adder)                              0.000     6.830
$mul~1595-add1-28[1].sumout[0] (adder)                           0.035     6.865
n33908.in[1] (.names)                                            1.076     7.941
n33908.out[0] (.names)                                           0.153     8.094
$dffe~1594^Q~54.D[0] (.latch)                                    0.019     8.113
data arrival time                                                          8.113

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1594^Q~54.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.113
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.090


#Path 24
Startpoint: lo07861.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1584^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07861.clk[0] (.latch)                                          0.042     0.042
lo07861.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1585-2[0].a[4] (multiply)                                   1.522     1.625
$mul~1585-2[0].out[2] (multiply)                                 2.140     3.765
$mul~1585-add0-3[1].a[0] (adder)                                 1.168     4.933
$mul~1585-add0-3[1].cout[0] (adder)                              0.049     4.982
$mul~1585-add0-4[1].cin[0] (adder)                               0.000     4.982
$mul~1585-add0-4[1].cout[0] (adder)                              0.026     5.008
$mul~1585-add0-5[1].cin[0] (adder)                               0.000     5.008
$mul~1585-add0-5[1].cout[0] (adder)                              0.026     5.033
$mul~1585-add0-6[1].cin[0] (adder)                               0.000     5.033
$mul~1585-add0-6[1].cout[0] (adder)                              0.026     5.059
$mul~1585-add0-7[1].cin[0] (adder)                               0.000     5.059
$mul~1585-add0-7[1].cout[0] (adder)                              0.026     5.085
$mul~1585-add0-8[1].cin[0] (adder)                               0.000     5.085
$mul~1585-add0-8[1].cout[0] (adder)                              0.026     5.110
$mul~1585-add0-9[1].cin[0] (adder)                               0.000     5.110
$mul~1585-add0-9[1].sumout[0] (adder)                            0.035     5.146
$mul~1585-add1-9[1].a[0] (adder)                                 1.208     6.353
$mul~1585-add1-9[1].cout[0] (adder)                              0.049     6.403
$mul~1585-add1-10[1].cin[0] (adder)                              0.000     6.403
$mul~1585-add1-10[1].cout[0] (adder)                             0.026     6.428
$mul~1585-add1-11[1].cin[0] (adder)                              0.000     6.428
$mul~1585-add1-11[1].cout[0] (adder)                             0.026     6.454
$mul~1585-add1-12[1].cin[0] (adder)                              0.000     6.454
$mul~1585-add1-12[1].cout[0] (adder)                             0.026     6.479
$mul~1585-add1-13[1].cin[0] (adder)                              0.000     6.479
$mul~1585-add1-13[1].cout[0] (adder)                             0.026     6.505
$mul~1585-add1-14[1].cin[0] (adder)                              0.000     6.505
$mul~1585-add1-14[1].cout[0] (adder)                             0.026     6.531
$mul~1585-add1-15[1].cin[0] (adder)                              0.000     6.531
$mul~1585-add1-15[1].cout[0] (adder)                             0.026     6.556
$mul~1585-add1-16[1].cin[0] (adder)                              0.000     6.556
$mul~1585-add1-16[1].cout[0] (adder)                             0.026     6.582
$mul~1585-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1585-add1-17[1].cout[0] (adder)                             0.026     6.607
$mul~1585-add1-18[1].cin[0] (adder)                              0.000     6.607
$mul~1585-add1-18[1].cout[0] (adder)                             0.026     6.633
$mul~1585-add1-19[1].cin[0] (adder)                              0.000     6.633
$mul~1585-add1-19[1].cout[0] (adder)                             0.026     6.658
$mul~1585-add1-20[1].cin[0] (adder)                              0.018     6.677
$mul~1585-add1-20[1].cout[0] (adder)                             0.026     6.702
$mul~1585-add1-21[1].cin[0] (adder)                              0.000     6.702
$mul~1585-add1-21[1].cout[0] (adder)                             0.026     6.728
$mul~1585-add1-22[1].cin[0] (adder)                              0.000     6.728
$mul~1585-add1-22[1].cout[0] (adder)                             0.026     6.754
$mul~1585-add1-23[1].cin[0] (adder)                              0.000     6.754
$mul~1585-add1-23[1].cout[0] (adder)                             0.026     6.779
$mul~1585-add1-24[1].cin[0] (adder)                              0.000     6.779
$mul~1585-add1-24[1].cout[0] (adder)                             0.026     6.805
$mul~1585-add1-25[1].cin[0] (adder)                              0.000     6.805
$mul~1585-add1-25[1].cout[0] (adder)                             0.026     6.830
$mul~1585-add1-26[1].cin[0] (adder)                              0.000     6.830
$mul~1585-add1-26[1].cout[0] (adder)                             0.026     6.856
$mul~1585-add1-27[1].cin[0] (adder)                              0.000     6.856
$mul~1585-add1-27[1].cout[0] (adder)                             0.026     6.881
$mul~1585-add1-28[1].cin[0] (adder)                              0.000     6.881
$mul~1585-add1-28[1].cout[0] (adder)                             0.026     6.907
$mul~1585-add1-29[1].cin[0] (adder)                              0.000     6.907
$mul~1585-add1-29[1].cout[0] (adder)                             0.026     6.932
$mul~1585-add1-30[1].cin[0] (adder)                              0.000     6.932
$mul~1585-add1-30[1].cout[0] (adder)                             0.026     6.958
$mul~1585-add1-31[1].cin[0] (adder)                              0.000     6.958
$mul~1585-add1-31[1].cout[0] (adder)                             0.026     6.984
$mul~1585-add1-32[1].cin[0] (adder)                              0.000     6.984
$mul~1585-add1-32[1].cout[0] (adder)                             0.026     7.009
$mul~1585-add1-33[1].cin[0] (adder)                              0.000     7.009
$mul~1585-add1-33[1].sumout[0] (adder)                           0.035     7.045
n42579.in[1] (.names)                                            0.868     7.913
n42579.out[0] (.names)                                           0.153     8.066
$dffe~1584^Q~59.D[0] (.latch)                                    0.019     8.085
data arrival time                                                          8.085

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1584^Q~59.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.085
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.062


#Path 25
Startpoint: lo01920.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1594^Q~61.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01920.clk[0] (.latch)                                          0.042     0.042
lo01920.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1595-1[0].a[25] (multiply)                                  1.627     1.730
$mul~1595-1[0].out[0] (multiply)                                 2.140     3.870
$mul~1595-add0-1[1].b[0] (adder)                                 0.960     4.830
$mul~1595-add0-1[1].cout[0] (adder)                              0.049     4.879
$mul~1595-add0-2[1].cin[0] (adder)                               0.000     4.879
$mul~1595-add0-2[1].cout[0] (adder)                              0.026     4.905
$mul~1595-add0-3[1].cin[0] (adder)                               0.000     4.905
$mul~1595-add0-3[1].cout[0] (adder)                              0.026     4.931
$mul~1595-add0-4[1].cin[0] (adder)                               0.000     4.931
$mul~1595-add0-4[1].cout[0] (adder)                              0.026     4.956
$mul~1595-add0-5[1].cin[0] (adder)                               0.000     4.956
$mul~1595-add0-5[1].cout[0] (adder)                              0.026     4.982
$mul~1595-add0-6[1].cin[0] (adder)                               0.000     4.982
$mul~1595-add0-6[1].cout[0] (adder)                              0.026     5.007
$mul~1595-add0-7[1].cin[0] (adder)                               0.000     5.007
$mul~1595-add0-7[1].cout[0] (adder)                              0.026     5.033
$mul~1595-add0-8[1].cin[0] (adder)                               0.000     5.033
$mul~1595-add0-8[1].cout[0] (adder)                              0.026     5.058
$mul~1595-add0-9[1].cin[0] (adder)                               0.000     5.058
$mul~1595-add0-9[1].cout[0] (adder)                              0.026     5.084
$mul~1595-add0-10[1].cin[0] (adder)                              0.000     5.084
$mul~1595-add0-10[1].cout[0] (adder)                             0.026     5.109
$mul~1595-add0-11[1].cin[0] (adder)                              0.000     5.109
$mul~1595-add0-11[1].sumout[0] (adder)                           0.035     5.145
$mul~1595-add1-11[1].a[0] (adder)                                1.208     6.353
$mul~1595-add1-11[1].cout[0] (adder)                             0.049     6.402
$mul~1595-add1-12[1].cin[0] (adder)                              0.000     6.402
$mul~1595-add1-12[1].cout[0] (adder)                             0.026     6.428
$mul~1595-add1-13[1].cin[0] (adder)                              0.000     6.428
$mul~1595-add1-13[1].cout[0] (adder)                             0.026     6.453
$mul~1595-add1-14[1].cin[0] (adder)                              0.000     6.453
$mul~1595-add1-14[1].cout[0] (adder)                             0.026     6.479
$mul~1595-add1-15[1].cin[0] (adder)                              0.000     6.479
$mul~1595-add1-15[1].cout[0] (adder)                             0.026     6.504
$mul~1595-add1-16[1].cin[0] (adder)                              0.000     6.504
$mul~1595-add1-16[1].cout[0] (adder)                             0.026     6.530
$mul~1595-add1-17[1].cin[0] (adder)                              0.000     6.530
$mul~1595-add1-17[1].cout[0] (adder)                             0.026     6.556
$mul~1595-add1-18[1].cin[0] (adder)                              0.000     6.556
$mul~1595-add1-18[1].cout[0] (adder)                             0.026     6.581
$mul~1595-add1-19[1].cin[0] (adder)                              0.000     6.581
$mul~1595-add1-19[1].cout[0] (adder)                             0.026     6.607
$mul~1595-add1-20[1].cin[0] (adder)                              0.018     6.625
$mul~1595-add1-20[1].cout[0] (adder)                             0.026     6.651
$mul~1595-add1-21[1].cin[0] (adder)                              0.000     6.651
$mul~1595-add1-21[1].cout[0] (adder)                             0.026     6.676
$mul~1595-add1-22[1].cin[0] (adder)                              0.000     6.676
$mul~1595-add1-22[1].cout[0] (adder)                             0.026     6.702
$mul~1595-add1-23[1].cin[0] (adder)                              0.000     6.702
$mul~1595-add1-23[1].cout[0] (adder)                             0.026     6.727
$mul~1595-add1-24[1].cin[0] (adder)                              0.000     6.727
$mul~1595-add1-24[1].cout[0] (adder)                             0.026     6.753
$mul~1595-add1-25[1].cin[0] (adder)                              0.000     6.753
$mul~1595-add1-25[1].cout[0] (adder)                             0.026     6.778
$mul~1595-add1-26[1].cin[0] (adder)                              0.000     6.778
$mul~1595-add1-26[1].cout[0] (adder)                             0.026     6.804
$mul~1595-add1-27[1].cin[0] (adder)                              0.000     6.804
$mul~1595-add1-27[1].cout[0] (adder)                             0.026     6.830
$mul~1595-add1-28[1].cin[0] (adder)                              0.000     6.830
$mul~1595-add1-28[1].cout[0] (adder)                             0.026     6.855
$mul~1595-add1-29[1].cin[0] (adder)                              0.000     6.855
$mul~1595-add1-29[1].cout[0] (adder)                             0.026     6.881
$mul~1595-add1-30[1].cin[0] (adder)                              0.000     6.881
$mul~1595-add1-30[1].cout[0] (adder)                             0.026     6.906
$mul~1595-add1-31[1].cin[0] (adder)                              0.000     6.906
$mul~1595-add1-31[1].cout[0] (adder)                             0.026     6.932
$mul~1595-add1-32[1].cin[0] (adder)                              0.000     6.932
$mul~1595-add1-32[1].cout[0] (adder)                             0.026     6.957
$mul~1595-add1-33[1].cin[0] (adder)                              0.000     6.957
$mul~1595-add1-33[1].cout[0] (adder)                             0.026     6.983
$mul~1595-add1-34[1].cin[0] (adder)                              0.000     6.983
$mul~1595-add1-34[1].cout[0] (adder)                             0.026     7.009
$mul~1595-add1-35[1].cin[0] (adder)                              0.000     7.009
$mul~1595-add1-35[1].sumout[0] (adder)                           0.035     7.044
n33943.in[1] (.names)                                            0.868     7.912
n33943.out[0] (.names)                                           0.153     8.065
$dffe~1594^Q~61.D[0] (.latch)                                    0.019     8.084
data arrival time                                                          8.084

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1594^Q~61.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.084
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.061


#Path 26
Startpoint: lo04863.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1588^Q~43.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo04863.clk[0] (.latch)                                          0.042     0.042
lo04863.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1589-2[0].a[2] (multiply)                                   1.730     1.833
$mul~1589-2[0].out[2] (multiply)                                 2.140     3.973
$mul~1589-add0-3[1].a[0] (adder)                                 1.168     5.141
$mul~1589-add0-3[1].cout[0] (adder)                              0.049     5.190
$mul~1589-add0-4[1].cin[0] (adder)                               0.000     5.190
$mul~1589-add0-4[1].cout[0] (adder)                              0.026     5.216
$mul~1589-add0-5[1].cin[0] (adder)                               0.000     5.216
$mul~1589-add0-5[1].cout[0] (adder)                              0.026     5.241
$mul~1589-add0-6[1].cin[0] (adder)                               0.000     5.241
$mul~1589-add0-6[1].cout[0] (adder)                              0.026     5.267
$mul~1589-add0-7[1].cin[0] (adder)                               0.000     5.267
$mul~1589-add0-7[1].cout[0] (adder)                              0.026     5.292
$mul~1589-add0-8[1].cin[0] (adder)                               0.000     5.292
$mul~1589-add0-8[1].cout[0] (adder)                              0.026     5.318
$mul~1589-add0-9[1].cin[0] (adder)                               0.000     5.318
$mul~1589-add0-9[1].cout[0] (adder)                              0.026     5.344
$mul~1589-add0-10[1].cin[0] (adder)                              0.000     5.344
$mul~1589-add0-10[1].cout[0] (adder)                             0.026     5.369
$mul~1589-add0-11[1].cin[0] (adder)                              0.000     5.369
$mul~1589-add0-11[1].cout[0] (adder)                             0.026     5.395
$mul~1589-add0-12[1].cin[0] (adder)                              0.000     5.395
$mul~1589-add0-12[1].cout[0] (adder)                             0.026     5.420
$mul~1589-add0-13[1].cin[0] (adder)                              0.000     5.420
$mul~1589-add0-13[1].cout[0] (adder)                             0.026     5.446
$mul~1589-add0-14[1].cin[0] (adder)                              0.000     5.446
$mul~1589-add0-14[1].cout[0] (adder)                             0.026     5.471
$mul~1589-add0-15[1].cin[0] (adder)                              0.000     5.471
$mul~1589-add0-15[1].cout[0] (adder)                             0.026     5.497
$mul~1589-add0-16[1].cin[0] (adder)                              0.000     5.497
$mul~1589-add0-16[1].sumout[0] (adder)                           0.035     5.532
$mul~1589-add1-16[1].a[0] (adder)                                1.000     6.532
$mul~1589-add1-16[1].cout[0] (adder)                             0.049     6.582
$mul~1589-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1589-add1-17[1].sumout[0] (adder)                           0.035     6.617
n53744.in[1] (.names)                                            1.286     7.903
n53744.out[0] (.names)                                           0.153     8.057
$dffe~1588^Q~43.D[0] (.latch)                                    0.019     8.076
data arrival time                                                          8.076

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1588^Q~43.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.076
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.052


#Path 27
Startpoint: lo07861.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1584^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07861.clk[0] (.latch)                                          0.042     0.042
lo07861.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1585-2[0].a[4] (multiply)                                   1.522     1.625
$mul~1585-2[0].out[2] (multiply)                                 2.140     3.765
$mul~1585-add0-3[1].a[0] (adder)                                 1.168     4.933
$mul~1585-add0-3[1].cout[0] (adder)                              0.049     4.982
$mul~1585-add0-4[1].cin[0] (adder)                               0.000     4.982
$mul~1585-add0-4[1].cout[0] (adder)                              0.026     5.008
$mul~1585-add0-5[1].cin[0] (adder)                               0.000     5.008
$mul~1585-add0-5[1].cout[0] (adder)                              0.026     5.033
$mul~1585-add0-6[1].cin[0] (adder)                               0.000     5.033
$mul~1585-add0-6[1].cout[0] (adder)                              0.026     5.059
$mul~1585-add0-7[1].cin[0] (adder)                               0.000     5.059
$mul~1585-add0-7[1].cout[0] (adder)                              0.026     5.085
$mul~1585-add0-8[1].cin[0] (adder)                               0.000     5.085
$mul~1585-add0-8[1].cout[0] (adder)                              0.026     5.110
$mul~1585-add0-9[1].cin[0] (adder)                               0.000     5.110
$mul~1585-add0-9[1].sumout[0] (adder)                            0.035     5.146
$mul~1585-add1-9[1].a[0] (adder)                                 1.208     6.353
$mul~1585-add1-9[1].cout[0] (adder)                              0.049     6.403
$mul~1585-add1-10[1].cin[0] (adder)                              0.000     6.403
$mul~1585-add1-10[1].cout[0] (adder)                             0.026     6.428
$mul~1585-add1-11[1].cin[0] (adder)                              0.000     6.428
$mul~1585-add1-11[1].cout[0] (adder)                             0.026     6.454
$mul~1585-add1-12[1].cin[0] (adder)                              0.000     6.454
$mul~1585-add1-12[1].cout[0] (adder)                             0.026     6.479
$mul~1585-add1-13[1].cin[0] (adder)                              0.000     6.479
$mul~1585-add1-13[1].cout[0] (adder)                             0.026     6.505
$mul~1585-add1-14[1].cin[0] (adder)                              0.000     6.505
$mul~1585-add1-14[1].cout[0] (adder)                             0.026     6.531
$mul~1585-add1-15[1].cin[0] (adder)                              0.000     6.531
$mul~1585-add1-15[1].cout[0] (adder)                             0.026     6.556
$mul~1585-add1-16[1].cin[0] (adder)                              0.000     6.556
$mul~1585-add1-16[1].cout[0] (adder)                             0.026     6.582
$mul~1585-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1585-add1-17[1].cout[0] (adder)                             0.026     6.607
$mul~1585-add1-18[1].cin[0] (adder)                              0.000     6.607
$mul~1585-add1-18[1].cout[0] (adder)                             0.026     6.633
$mul~1585-add1-19[1].cin[0] (adder)                              0.000     6.633
$mul~1585-add1-19[1].cout[0] (adder)                             0.026     6.658
$mul~1585-add1-20[1].cin[0] (adder)                              0.018     6.677
$mul~1585-add1-20[1].cout[0] (adder)                             0.026     6.702
$mul~1585-add1-21[1].cin[0] (adder)                              0.000     6.702
$mul~1585-add1-21[1].cout[0] (adder)                             0.026     6.728
$mul~1585-add1-22[1].cin[0] (adder)                              0.000     6.728
$mul~1585-add1-22[1].cout[0] (adder)                             0.026     6.754
$mul~1585-add1-23[1].cin[0] (adder)                              0.000     6.754
$mul~1585-add1-23[1].cout[0] (adder)                             0.026     6.779
$mul~1585-add1-24[1].cin[0] (adder)                              0.000     6.779
$mul~1585-add1-24[1].cout[0] (adder)                             0.026     6.805
$mul~1585-add1-25[1].cin[0] (adder)                              0.000     6.805
$mul~1585-add1-25[1].cout[0] (adder)                             0.026     6.830
$mul~1585-add1-26[1].cin[0] (adder)                              0.000     6.830
$mul~1585-add1-26[1].cout[0] (adder)                             0.026     6.856
$mul~1585-add1-27[1].cin[0] (adder)                              0.000     6.856
$mul~1585-add1-27[1].cout[0] (adder)                             0.026     6.881
$mul~1585-add1-28[1].cin[0] (adder)                              0.000     6.881
$mul~1585-add1-28[1].cout[0] (adder)                             0.026     6.907
$mul~1585-add1-29[1].cin[0] (adder)                              0.000     6.907
$mul~1585-add1-29[1].cout[0] (adder)                             0.026     6.932
$mul~1585-add1-30[1].cin[0] (adder)                              0.000     6.932
$mul~1585-add1-30[1].cout[0] (adder)                             0.026     6.958
$mul~1585-add1-31[1].cin[0] (adder)                              0.000     6.958
$mul~1585-add1-31[1].cout[0] (adder)                             0.026     6.984
$mul~1585-add1-32[1].cin[0] (adder)                              0.000     6.984
$mul~1585-add1-32[1].sumout[0] (adder)                           0.035     7.019
n42574.in[1] (.names)                                            0.868     7.887
n42574.out[0] (.names)                                           0.153     8.041
$dffe~1584^Q~58.D[0] (.latch)                                    0.019     8.060
data arrival time                                                          8.060

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1584^Q~58.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.060
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.036


#Path 28
Startpoint: lo01920.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1594^Q~60.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01920.clk[0] (.latch)                                          0.042     0.042
lo01920.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1595-1[0].a[25] (multiply)                                  1.627     1.730
$mul~1595-1[0].out[0] (multiply)                                 2.140     3.870
$mul~1595-add0-1[1].b[0] (adder)                                 0.960     4.830
$mul~1595-add0-1[1].cout[0] (adder)                              0.049     4.879
$mul~1595-add0-2[1].cin[0] (adder)                               0.000     4.879
$mul~1595-add0-2[1].cout[0] (adder)                              0.026     4.905
$mul~1595-add0-3[1].cin[0] (adder)                               0.000     4.905
$mul~1595-add0-3[1].cout[0] (adder)                              0.026     4.931
$mul~1595-add0-4[1].cin[0] (adder)                               0.000     4.931
$mul~1595-add0-4[1].cout[0] (adder)                              0.026     4.956
$mul~1595-add0-5[1].cin[0] (adder)                               0.000     4.956
$mul~1595-add0-5[1].cout[0] (adder)                              0.026     4.982
$mul~1595-add0-6[1].cin[0] (adder)                               0.000     4.982
$mul~1595-add0-6[1].cout[0] (adder)                              0.026     5.007
$mul~1595-add0-7[1].cin[0] (adder)                               0.000     5.007
$mul~1595-add0-7[1].cout[0] (adder)                              0.026     5.033
$mul~1595-add0-8[1].cin[0] (adder)                               0.000     5.033
$mul~1595-add0-8[1].cout[0] (adder)                              0.026     5.058
$mul~1595-add0-9[1].cin[0] (adder)                               0.000     5.058
$mul~1595-add0-9[1].cout[0] (adder)                              0.026     5.084
$mul~1595-add0-10[1].cin[0] (adder)                              0.000     5.084
$mul~1595-add0-10[1].cout[0] (adder)                             0.026     5.109
$mul~1595-add0-11[1].cin[0] (adder)                              0.000     5.109
$mul~1595-add0-11[1].sumout[0] (adder)                           0.035     5.145
$mul~1595-add1-11[1].a[0] (adder)                                1.208     6.353
$mul~1595-add1-11[1].cout[0] (adder)                             0.049     6.402
$mul~1595-add1-12[1].cin[0] (adder)                              0.000     6.402
$mul~1595-add1-12[1].cout[0] (adder)                             0.026     6.428
$mul~1595-add1-13[1].cin[0] (adder)                              0.000     6.428
$mul~1595-add1-13[1].cout[0] (adder)                             0.026     6.453
$mul~1595-add1-14[1].cin[0] (adder)                              0.000     6.453
$mul~1595-add1-14[1].cout[0] (adder)                             0.026     6.479
$mul~1595-add1-15[1].cin[0] (adder)                              0.000     6.479
$mul~1595-add1-15[1].cout[0] (adder)                             0.026     6.504
$mul~1595-add1-16[1].cin[0] (adder)                              0.000     6.504
$mul~1595-add1-16[1].cout[0] (adder)                             0.026     6.530
$mul~1595-add1-17[1].cin[0] (adder)                              0.000     6.530
$mul~1595-add1-17[1].cout[0] (adder)                             0.026     6.556
$mul~1595-add1-18[1].cin[0] (adder)                              0.000     6.556
$mul~1595-add1-18[1].cout[0] (adder)                             0.026     6.581
$mul~1595-add1-19[1].cin[0] (adder)                              0.000     6.581
$mul~1595-add1-19[1].cout[0] (adder)                             0.026     6.607
$mul~1595-add1-20[1].cin[0] (adder)                              0.018     6.625
$mul~1595-add1-20[1].cout[0] (adder)                             0.026     6.651
$mul~1595-add1-21[1].cin[0] (adder)                              0.000     6.651
$mul~1595-add1-21[1].cout[0] (adder)                             0.026     6.676
$mul~1595-add1-22[1].cin[0] (adder)                              0.000     6.676
$mul~1595-add1-22[1].cout[0] (adder)                             0.026     6.702
$mul~1595-add1-23[1].cin[0] (adder)                              0.000     6.702
$mul~1595-add1-23[1].cout[0] (adder)                             0.026     6.727
$mul~1595-add1-24[1].cin[0] (adder)                              0.000     6.727
$mul~1595-add1-24[1].cout[0] (adder)                             0.026     6.753
$mul~1595-add1-25[1].cin[0] (adder)                              0.000     6.753
$mul~1595-add1-25[1].cout[0] (adder)                             0.026     6.778
$mul~1595-add1-26[1].cin[0] (adder)                              0.000     6.778
$mul~1595-add1-26[1].cout[0] (adder)                             0.026     6.804
$mul~1595-add1-27[1].cin[0] (adder)                              0.000     6.804
$mul~1595-add1-27[1].cout[0] (adder)                             0.026     6.830
$mul~1595-add1-28[1].cin[0] (adder)                              0.000     6.830
$mul~1595-add1-28[1].cout[0] (adder)                             0.026     6.855
$mul~1595-add1-29[1].cin[0] (adder)                              0.000     6.855
$mul~1595-add1-29[1].cout[0] (adder)                             0.026     6.881
$mul~1595-add1-30[1].cin[0] (adder)                              0.000     6.881
$mul~1595-add1-30[1].cout[0] (adder)                             0.026     6.906
$mul~1595-add1-31[1].cin[0] (adder)                              0.000     6.906
$mul~1595-add1-31[1].cout[0] (adder)                             0.026     6.932
$mul~1595-add1-32[1].cin[0] (adder)                              0.000     6.932
$mul~1595-add1-32[1].cout[0] (adder)                             0.026     6.957
$mul~1595-add1-33[1].cin[0] (adder)                              0.000     6.957
$mul~1595-add1-33[1].cout[0] (adder)                             0.026     6.983
$mul~1595-add1-34[1].cin[0] (adder)                              0.000     6.983
$mul~1595-add1-34[1].sumout[0] (adder)                           0.035     7.018
n33938.in[1] (.names)                                            0.868     7.887
n33938.out[0] (.names)                                           0.153     8.040
$dffe~1594^Q~60.D[0] (.latch)                                    0.019     8.059
data arrival time                                                          8.059

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1594^Q~60.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.059
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.035


#Path 29
Startpoint: lo04862.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1590^Q~49.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo04862.clk[0] (.latch)                                          0.042     0.042
lo04862.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1591-2[0].a[1] (multiply)                                   1.524     1.627
$mul~1591-2[0].out[2] (multiply)                                 2.140     3.767
$mul~1591-add0-3[1].a[0] (adder)                                 1.168     4.935
$mul~1591-add0-3[1].cout[0] (adder)                              0.049     4.984
$mul~1591-add0-4[1].cin[0] (adder)                               0.000     4.984
$mul~1591-add0-4[1].cout[0] (adder)                              0.026     5.010
$mul~1591-add0-5[1].cin[0] (adder)                               0.000     5.010
$mul~1591-add0-5[1].cout[0] (adder)                              0.026     5.036
$mul~1591-add0-6[1].cin[0] (adder)                               0.000     5.036
$mul~1591-add0-6[1].cout[0] (adder)                              0.026     5.061
$mul~1591-add0-7[1].cin[0] (adder)                               0.000     5.061
$mul~1591-add0-7[1].sumout[0] (adder)                            0.035     5.097
$mul~1591-add1-7[1].a[0] (adder)                                 1.208     6.304
$mul~1591-add1-7[1].cout[0] (adder)                              0.049     6.354
$mul~1591-add1-8[1].cin[0] (adder)                               0.000     6.354
$mul~1591-add1-8[1].cout[0] (adder)                              0.026     6.379
$mul~1591-add1-9[1].cin[0] (adder)                               0.000     6.379
$mul~1591-add1-9[1].cout[0] (adder)                              0.026     6.405
$mul~1591-add1-10[1].cin[0] (adder)                              0.000     6.405
$mul~1591-add1-10[1].cout[0] (adder)                             0.026     6.430
$mul~1591-add1-11[1].cin[0] (adder)                              0.000     6.430
$mul~1591-add1-11[1].cout[0] (adder)                             0.026     6.456
$mul~1591-add1-12[1].cin[0] (adder)                              0.000     6.456
$mul~1591-add1-12[1].cout[0] (adder)                             0.026     6.482
$mul~1591-add1-13[1].cin[0] (adder)                              0.000     6.482
$mul~1591-add1-13[1].cout[0] (adder)                             0.026     6.507
$mul~1591-add1-14[1].cin[0] (adder)                              0.000     6.507
$mul~1591-add1-14[1].cout[0] (adder)                             0.026     6.533
$mul~1591-add1-15[1].cin[0] (adder)                              0.000     6.533
$mul~1591-add1-15[1].cout[0] (adder)                             0.026     6.558
$mul~1591-add1-16[1].cin[0] (adder)                              0.000     6.558
$mul~1591-add1-16[1].cout[0] (adder)                             0.026     6.584
$mul~1591-add1-17[1].cin[0] (adder)                              0.000     6.584
$mul~1591-add1-17[1].cout[0] (adder)                             0.026     6.609
$mul~1591-add1-18[1].cin[0] (adder)                              0.000     6.609
$mul~1591-add1-18[1].cout[0] (adder)                             0.026     6.635
$mul~1591-add1-19[1].cin[0] (adder)                              0.000     6.635
$mul~1591-add1-19[1].cout[0] (adder)                             0.026     6.661
$mul~1591-add1-20[1].cin[0] (adder)                              0.018     6.679
$mul~1591-add1-20[1].cout[0] (adder)                             0.026     6.705
$mul~1591-add1-21[1].cin[0] (adder)                              0.000     6.705
$mul~1591-add1-21[1].cout[0] (adder)                             0.026     6.730
$mul~1591-add1-22[1].cin[0] (adder)                              0.000     6.730
$mul~1591-add1-22[1].cout[0] (adder)                             0.026     6.756
$mul~1591-add1-23[1].cin[0] (adder)                              0.000     6.756
$mul~1591-add1-23[1].sumout[0] (adder)                           0.035     6.791
n57589.in[1] (.names)                                            1.076     7.867
n57589.out[0] (.names)                                           0.153     8.021
$dffe~1590^Q~49.D[0] (.latch)                                    0.019     8.040
data arrival time                                                          8.040

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1590^Q~49.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.040
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.016


#Path 30
Startpoint: lo07861.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1584^Q~49.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07861.clk[0] (.latch)                                          0.042     0.042
lo07861.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1585-2[0].a[4] (multiply)                                   1.522     1.625
$mul~1585-2[0].out[2] (multiply)                                 2.140     3.765
$mul~1585-add0-3[1].a[0] (adder)                                 1.168     4.933
$mul~1585-add0-3[1].cout[0] (adder)                              0.049     4.982
$mul~1585-add0-4[1].cin[0] (adder)                               0.000     4.982
$mul~1585-add0-4[1].cout[0] (adder)                              0.026     5.008
$mul~1585-add0-5[1].cin[0] (adder)                               0.000     5.008
$mul~1585-add0-5[1].cout[0] (adder)                              0.026     5.033
$mul~1585-add0-6[1].cin[0] (adder)                               0.000     5.033
$mul~1585-add0-6[1].cout[0] (adder)                              0.026     5.059
$mul~1585-add0-7[1].cin[0] (adder)                               0.000     5.059
$mul~1585-add0-7[1].cout[0] (adder)                              0.026     5.085
$mul~1585-add0-8[1].cin[0] (adder)                               0.000     5.085
$mul~1585-add0-8[1].cout[0] (adder)                              0.026     5.110
$mul~1585-add0-9[1].cin[0] (adder)                               0.000     5.110
$mul~1585-add0-9[1].sumout[0] (adder)                            0.035     5.146
$mul~1585-add1-9[1].a[0] (adder)                                 1.208     6.353
$mul~1585-add1-9[1].cout[0] (adder)                              0.049     6.403
$mul~1585-add1-10[1].cin[0] (adder)                              0.000     6.403
$mul~1585-add1-10[1].cout[0] (adder)                             0.026     6.428
$mul~1585-add1-11[1].cin[0] (adder)                              0.000     6.428
$mul~1585-add1-11[1].cout[0] (adder)                             0.026     6.454
$mul~1585-add1-12[1].cin[0] (adder)                              0.000     6.454
$mul~1585-add1-12[1].cout[0] (adder)                             0.026     6.479
$mul~1585-add1-13[1].cin[0] (adder)                              0.000     6.479
$mul~1585-add1-13[1].cout[0] (adder)                             0.026     6.505
$mul~1585-add1-14[1].cin[0] (adder)                              0.000     6.505
$mul~1585-add1-14[1].cout[0] (adder)                             0.026     6.531
$mul~1585-add1-15[1].cin[0] (adder)                              0.000     6.531
$mul~1585-add1-15[1].cout[0] (adder)                             0.026     6.556
$mul~1585-add1-16[1].cin[0] (adder)                              0.000     6.556
$mul~1585-add1-16[1].cout[0] (adder)                             0.026     6.582
$mul~1585-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1585-add1-17[1].cout[0] (adder)                             0.026     6.607
$mul~1585-add1-18[1].cin[0] (adder)                              0.000     6.607
$mul~1585-add1-18[1].cout[0] (adder)                             0.026     6.633
$mul~1585-add1-19[1].cin[0] (adder)                              0.000     6.633
$mul~1585-add1-19[1].cout[0] (adder)                             0.026     6.658
$mul~1585-add1-20[1].cin[0] (adder)                              0.018     6.677
$mul~1585-add1-20[1].cout[0] (adder)                             0.026     6.702
$mul~1585-add1-21[1].cin[0] (adder)                              0.000     6.702
$mul~1585-add1-21[1].cout[0] (adder)                             0.026     6.728
$mul~1585-add1-22[1].cin[0] (adder)                              0.000     6.728
$mul~1585-add1-22[1].cout[0] (adder)                             0.026     6.754
$mul~1585-add1-23[1].cin[0] (adder)                              0.000     6.754
$mul~1585-add1-23[1].sumout[0] (adder)                           0.035     6.789
n42529.in[1] (.names)                                            1.076     7.865
n42529.out[0] (.names)                                           0.153     8.018
$dffe~1584^Q~49.D[0] (.latch)                                    0.019     8.037
data arrival time                                                          8.037

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1584^Q~49.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.037
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.014


#Path 31
Startpoint: lo01920.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1594^Q~51.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01920.clk[0] (.latch)                                          0.042     0.042
lo01920.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1595-1[0].a[25] (multiply)                                  1.627     1.730
$mul~1595-1[0].out[0] (multiply)                                 2.140     3.870
$mul~1595-add0-1[1].b[0] (adder)                                 0.960     4.830
$mul~1595-add0-1[1].cout[0] (adder)                              0.049     4.879
$mul~1595-add0-2[1].cin[0] (adder)                               0.000     4.879
$mul~1595-add0-2[1].cout[0] (adder)                              0.026     4.905
$mul~1595-add0-3[1].cin[0] (adder)                               0.000     4.905
$mul~1595-add0-3[1].cout[0] (adder)                              0.026     4.931
$mul~1595-add0-4[1].cin[0] (adder)                               0.000     4.931
$mul~1595-add0-4[1].cout[0] (adder)                              0.026     4.956
$mul~1595-add0-5[1].cin[0] (adder)                               0.000     4.956
$mul~1595-add0-5[1].cout[0] (adder)                              0.026     4.982
$mul~1595-add0-6[1].cin[0] (adder)                               0.000     4.982
$mul~1595-add0-6[1].cout[0] (adder)                              0.026     5.007
$mul~1595-add0-7[1].cin[0] (adder)                               0.000     5.007
$mul~1595-add0-7[1].cout[0] (adder)                              0.026     5.033
$mul~1595-add0-8[1].cin[0] (adder)                               0.000     5.033
$mul~1595-add0-8[1].cout[0] (adder)                              0.026     5.058
$mul~1595-add0-9[1].cin[0] (adder)                               0.000     5.058
$mul~1595-add0-9[1].cout[0] (adder)                              0.026     5.084
$mul~1595-add0-10[1].cin[0] (adder)                              0.000     5.084
$mul~1595-add0-10[1].cout[0] (adder)                             0.026     5.109
$mul~1595-add0-11[1].cin[0] (adder)                              0.000     5.109
$mul~1595-add0-11[1].sumout[0] (adder)                           0.035     5.145
$mul~1595-add1-11[1].a[0] (adder)                                1.208     6.353
$mul~1595-add1-11[1].cout[0] (adder)                             0.049     6.402
$mul~1595-add1-12[1].cin[0] (adder)                              0.000     6.402
$mul~1595-add1-12[1].cout[0] (adder)                             0.026     6.428
$mul~1595-add1-13[1].cin[0] (adder)                              0.000     6.428
$mul~1595-add1-13[1].cout[0] (adder)                             0.026     6.453
$mul~1595-add1-14[1].cin[0] (adder)                              0.000     6.453
$mul~1595-add1-14[1].cout[0] (adder)                             0.026     6.479
$mul~1595-add1-15[1].cin[0] (adder)                              0.000     6.479
$mul~1595-add1-15[1].cout[0] (adder)                             0.026     6.504
$mul~1595-add1-16[1].cin[0] (adder)                              0.000     6.504
$mul~1595-add1-16[1].cout[0] (adder)                             0.026     6.530
$mul~1595-add1-17[1].cin[0] (adder)                              0.000     6.530
$mul~1595-add1-17[1].cout[0] (adder)                             0.026     6.556
$mul~1595-add1-18[1].cin[0] (adder)                              0.000     6.556
$mul~1595-add1-18[1].cout[0] (adder)                             0.026     6.581
$mul~1595-add1-19[1].cin[0] (adder)                              0.000     6.581
$mul~1595-add1-19[1].cout[0] (adder)                             0.026     6.607
$mul~1595-add1-20[1].cin[0] (adder)                              0.018     6.625
$mul~1595-add1-20[1].cout[0] (adder)                             0.026     6.651
$mul~1595-add1-21[1].cin[0] (adder)                              0.000     6.651
$mul~1595-add1-21[1].cout[0] (adder)                             0.026     6.676
$mul~1595-add1-22[1].cin[0] (adder)                              0.000     6.676
$mul~1595-add1-22[1].cout[0] (adder)                             0.026     6.702
$mul~1595-add1-23[1].cin[0] (adder)                              0.000     6.702
$mul~1595-add1-23[1].cout[0] (adder)                             0.026     6.727
$mul~1595-add1-24[1].cin[0] (adder)                              0.000     6.727
$mul~1595-add1-24[1].cout[0] (adder)                             0.026     6.753
$mul~1595-add1-25[1].cin[0] (adder)                              0.000     6.753
$mul~1595-add1-25[1].sumout[0] (adder)                           0.035     6.788
n33893.in[1] (.names)                                            1.076     7.865
n33893.out[0] (.names)                                           0.153     8.018
$dffe~1594^Q~51.D[0] (.latch)                                    0.019     8.037
data arrival time                                                          8.037

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1594^Q~51.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.037
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.013


#Path 32
Startpoint: lo04862.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1590^Q~48.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo04862.clk[0] (.latch)                                          0.042     0.042
lo04862.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1591-2[0].a[1] (multiply)                                   1.524     1.627
$mul~1591-2[0].out[2] (multiply)                                 2.140     3.767
$mul~1591-add0-3[1].a[0] (adder)                                 1.168     4.935
$mul~1591-add0-3[1].cout[0] (adder)                              0.049     4.984
$mul~1591-add0-4[1].cin[0] (adder)                               0.000     4.984
$mul~1591-add0-4[1].cout[0] (adder)                              0.026     5.010
$mul~1591-add0-5[1].cin[0] (adder)                               0.000     5.010
$mul~1591-add0-5[1].cout[0] (adder)                              0.026     5.036
$mul~1591-add0-6[1].cin[0] (adder)                               0.000     5.036
$mul~1591-add0-6[1].cout[0] (adder)                              0.026     5.061
$mul~1591-add0-7[1].cin[0] (adder)                               0.000     5.061
$mul~1591-add0-7[1].sumout[0] (adder)                            0.035     5.097
$mul~1591-add1-7[1].a[0] (adder)                                 1.208     6.304
$mul~1591-add1-7[1].cout[0] (adder)                              0.049     6.354
$mul~1591-add1-8[1].cin[0] (adder)                               0.000     6.354
$mul~1591-add1-8[1].cout[0] (adder)                              0.026     6.379
$mul~1591-add1-9[1].cin[0] (adder)                               0.000     6.379
$mul~1591-add1-9[1].cout[0] (adder)                              0.026     6.405
$mul~1591-add1-10[1].cin[0] (adder)                              0.000     6.405
$mul~1591-add1-10[1].cout[0] (adder)                             0.026     6.430
$mul~1591-add1-11[1].cin[0] (adder)                              0.000     6.430
$mul~1591-add1-11[1].cout[0] (adder)                             0.026     6.456
$mul~1591-add1-12[1].cin[0] (adder)                              0.000     6.456
$mul~1591-add1-12[1].cout[0] (adder)                             0.026     6.482
$mul~1591-add1-13[1].cin[0] (adder)                              0.000     6.482
$mul~1591-add1-13[1].cout[0] (adder)                             0.026     6.507
$mul~1591-add1-14[1].cin[0] (adder)                              0.000     6.507
$mul~1591-add1-14[1].cout[0] (adder)                             0.026     6.533
$mul~1591-add1-15[1].cin[0] (adder)                              0.000     6.533
$mul~1591-add1-15[1].cout[0] (adder)                             0.026     6.558
$mul~1591-add1-16[1].cin[0] (adder)                              0.000     6.558
$mul~1591-add1-16[1].cout[0] (adder)                             0.026     6.584
$mul~1591-add1-17[1].cin[0] (adder)                              0.000     6.584
$mul~1591-add1-17[1].cout[0] (adder)                             0.026     6.609
$mul~1591-add1-18[1].cin[0] (adder)                              0.000     6.609
$mul~1591-add1-18[1].cout[0] (adder)                             0.026     6.635
$mul~1591-add1-19[1].cin[0] (adder)                              0.000     6.635
$mul~1591-add1-19[1].cout[0] (adder)                             0.026     6.661
$mul~1591-add1-20[1].cin[0] (adder)                              0.018     6.679
$mul~1591-add1-20[1].cout[0] (adder)                             0.026     6.705
$mul~1591-add1-21[1].cin[0] (adder)                              0.000     6.705
$mul~1591-add1-21[1].cout[0] (adder)                             0.026     6.730
$mul~1591-add1-22[1].cin[0] (adder)                              0.000     6.730
$mul~1591-add1-22[1].sumout[0] (adder)                           0.035     6.766
n57584.in[1] (.names)                                            1.076     7.842
n57584.out[0] (.names)                                           0.153     7.995
$dffe~1590^Q~48.D[0] (.latch)                                    0.019     8.014
data arrival time                                                          8.014

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1590^Q~48.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.014
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.990


#Path 33
Startpoint: lo07795.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1602^Q~42.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07795.clk[0] (.latch)                                          0.042     0.042
lo07795.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1603-2[0].a[2] (multiply)                                   1.940     2.043
$mul~1603-2[0].out[4] (multiply)                                 2.140     4.183
$mul~1603-add0-5[1].a[0] (adder)                                 0.960     5.143
$mul~1603-add0-5[1].sumout[0] (adder)                            0.069     5.212
$mul~1603-add1-5[1].a[0] (adder)                                 0.792     6.004
$mul~1603-add1-5[1].cout[0] (adder)                              0.049     6.053
$mul~1603-add1-6[1].cin[0] (adder)                               0.000     6.053
$mul~1603-add1-6[1].cout[0] (adder)                              0.026     6.079
$mul~1603-add1-7[1].cin[0] (adder)                               0.000     6.079
$mul~1603-add1-7[1].cout[0] (adder)                              0.026     6.104
$mul~1603-add1-8[1].cin[0] (adder)                               0.000     6.104
$mul~1603-add1-8[1].cout[0] (adder)                              0.026     6.130
$mul~1603-add1-9[1].cin[0] (adder)                               0.000     6.130
$mul~1603-add1-9[1].cout[0] (adder)                              0.026     6.155
$mul~1603-add1-10[1].cin[0] (adder)                              0.000     6.155
$mul~1603-add1-10[1].cout[0] (adder)                             0.026     6.181
$mul~1603-add1-11[1].cin[0] (adder)                              0.000     6.181
$mul~1603-add1-11[1].cout[0] (adder)                             0.026     6.207
$mul~1603-add1-12[1].cin[0] (adder)                              0.000     6.207
$mul~1603-add1-12[1].cout[0] (adder)                             0.026     6.232
$mul~1603-add1-13[1].cin[0] (adder)                              0.000     6.232
$mul~1603-add1-13[1].cout[0] (adder)                             0.026     6.258
$mul~1603-add1-14[1].cin[0] (adder)                              0.000     6.258
$mul~1603-add1-14[1].cout[0] (adder)                             0.026     6.283
$mul~1603-add1-15[1].cin[0] (adder)                              0.000     6.283
$mul~1603-add1-15[1].cout[0] (adder)                             0.026     6.309
$mul~1603-add1-16[1].cin[0] (adder)                              0.000     6.309
$mul~1603-add1-16[1].sumout[0] (adder)                           0.035     6.344
n29083.in[1] (.names)                                            1.494     7.838
n29083.out[0] (.names)                                           0.153     7.992
$dffe~1602^Q~42.D[0] (.latch)                                    0.019     8.011
data arrival time                                                          8.011

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1602^Q~42.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.011
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.987


#Path 34
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~42.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].sumout[0] (adder)                           0.035     6.956
n27505.in[1] (.names)                                            0.868     7.824
n27505.out[0] (.names)                                           0.153     7.977
$dffe~1582^Q~42.D[0] (.latch)                                    0.019     7.996
data arrival time                                                          7.996

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~42.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.973


#Path 35
Startpoint: lo04863.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1588^Q~44.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo04863.clk[0] (.latch)                                          0.042     0.042
lo04863.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1589-2[0].a[2] (multiply)                                   1.730     1.833
$mul~1589-2[0].out[2] (multiply)                                 2.140     3.973
$mul~1589-add0-3[1].a[0] (adder)                                 1.168     5.141
$mul~1589-add0-3[1].cout[0] (adder)                              0.049     5.190
$mul~1589-add0-4[1].cin[0] (adder)                               0.000     5.190
$mul~1589-add0-4[1].cout[0] (adder)                              0.026     5.216
$mul~1589-add0-5[1].cin[0] (adder)                               0.000     5.216
$mul~1589-add0-5[1].cout[0] (adder)                              0.026     5.241
$mul~1589-add0-6[1].cin[0] (adder)                               0.000     5.241
$mul~1589-add0-6[1].cout[0] (adder)                              0.026     5.267
$mul~1589-add0-7[1].cin[0] (adder)                               0.000     5.267
$mul~1589-add0-7[1].cout[0] (adder)                              0.026     5.292
$mul~1589-add0-8[1].cin[0] (adder)                               0.000     5.292
$mul~1589-add0-8[1].cout[0] (adder)                              0.026     5.318
$mul~1589-add0-9[1].cin[0] (adder)                               0.000     5.318
$mul~1589-add0-9[1].cout[0] (adder)                              0.026     5.344
$mul~1589-add0-10[1].cin[0] (adder)                              0.000     5.344
$mul~1589-add0-10[1].cout[0] (adder)                             0.026     5.369
$mul~1589-add0-11[1].cin[0] (adder)                              0.000     5.369
$mul~1589-add0-11[1].cout[0] (adder)                             0.026     5.395
$mul~1589-add0-12[1].cin[0] (adder)                              0.000     5.395
$mul~1589-add0-12[1].cout[0] (adder)                             0.026     5.420
$mul~1589-add0-13[1].cin[0] (adder)                              0.000     5.420
$mul~1589-add0-13[1].cout[0] (adder)                             0.026     5.446
$mul~1589-add0-14[1].cin[0] (adder)                              0.000     5.446
$mul~1589-add0-14[1].cout[0] (adder)                             0.026     5.471
$mul~1589-add0-15[1].cin[0] (adder)                              0.000     5.471
$mul~1589-add0-15[1].cout[0] (adder)                             0.026     5.497
$mul~1589-add0-16[1].cin[0] (adder)                              0.000     5.497
$mul~1589-add0-16[1].sumout[0] (adder)                           0.035     5.532
$mul~1589-add1-16[1].a[0] (adder)                                1.000     6.532
$mul~1589-add1-16[1].cout[0] (adder)                             0.049     6.582
$mul~1589-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1589-add1-17[1].cout[0] (adder)                             0.026     6.607
$mul~1589-add1-18[1].cin[0] (adder)                              0.000     6.607
$mul~1589-add1-18[1].sumout[0] (adder)                           0.035     6.643
n53749.in[1] (.names)                                            1.181     7.824
n53749.out[0] (.names)                                           0.153     7.977
$dffe~1588^Q~44.D[0] (.latch)                                    0.019     7.996
data arrival time                                                          7.996

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1588^Q~44.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.973


#Path 36
Startpoint: lo01895.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1596^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01895.clk[0] (.latch)                                          0.042     0.042
lo01895.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1597-2[0].b[0] (multiply)                                   1.835     1.938
$mul~1597-2[0].out[2] (multiply)                                 2.140     4.078
$mul~1597-add0-3[1].a[0] (adder)                                 0.960     5.038
$mul~1597-add0-3[1].cout[0] (adder)                              0.049     5.087
$mul~1597-add0-4[1].cin[0] (adder)                               0.000     5.087
$mul~1597-add0-4[1].cout[0] (adder)                              0.026     5.113
$mul~1597-add0-5[1].cin[0] (adder)                               0.000     5.113
$mul~1597-add0-5[1].cout[0] (adder)                              0.026     5.138
$mul~1597-add0-6[1].cin[0] (adder)                               0.000     5.138
$mul~1597-add0-6[1].cout[0] (adder)                              0.026     5.164
$mul~1597-add0-7[1].cin[0] (adder)                               0.000     5.164
$mul~1597-add0-7[1].cout[0] (adder)                              0.026     5.190
$mul~1597-add0-8[1].cin[0] (adder)                               0.000     5.190
$mul~1597-add0-8[1].cout[0] (adder)                              0.026     5.215
$mul~1597-add0-9[1].cin[0] (adder)                               0.000     5.215
$mul~1597-add0-9[1].cout[0] (adder)                              0.026     5.241
$mul~1597-add0-10[1].cin[0] (adder)                              0.000     5.241
$mul~1597-add0-10[1].cout[0] (adder)                             0.026     5.266
$mul~1597-add0-11[1].cin[0] (adder)                              0.000     5.266
$mul~1597-add0-11[1].cout[0] (adder)                             0.026     5.292
$mul~1597-add0-12[1].cin[0] (adder)                              0.000     5.292
$mul~1597-add0-12[1].cout[0] (adder)                             0.026     5.317
$mul~1597-add0-13[1].cin[0] (adder)                              0.000     5.317
$mul~1597-add0-13[1].cout[0] (adder)                             0.026     5.343
$mul~1597-add0-14[1].cin[0] (adder)                              0.000     5.343
$mul~1597-add0-14[1].cout[0] (adder)                             0.026     5.369
$mul~1597-add0-15[1].cin[0] (adder)                              0.000     5.369
$mul~1597-add0-15[1].cout[0] (adder)                             0.026     5.394
$mul~1597-add0-16[1].cin[0] (adder)                              0.000     5.394
$mul~1597-add0-16[1].cout[0] (adder)                             0.026     5.420
$mul~1597-add0-17[1].cin[0] (adder)                              0.000     5.420
$mul~1597-add0-17[1].cout[0] (adder)                             0.026     5.445
$mul~1597-add0-18[1].cin[0] (adder)                              0.000     5.445
$mul~1597-add0-18[1].cout[0] (adder)                             0.026     5.471
$mul~1597-add0-19[1].cin[0] (adder)                              0.000     5.471
$mul~1597-add0-19[1].cout[0] (adder)                             0.026     5.496
$mul~1597-add0-20[1].cin[0] (adder)                              0.018     5.515
$mul~1597-add0-20[1].cout[0] (adder)                             0.026     5.540
$mul~1597-add0-21[1].cin[0] (adder)                              0.000     5.540
$mul~1597-add0-21[1].cout[0] (adder)                             0.026     5.566
$mul~1597-add0-22[1].cin[0] (adder)                              0.000     5.566
$mul~1597-add0-22[1].cout[0] (adder)                             0.026     5.591
$mul~1597-add0-23[1].cin[0] (adder)                              0.000     5.591
$mul~1597-add0-23[1].cout[0] (adder)                             0.026     5.617
$mul~1597-add0-24[1].cin[0] (adder)                              0.000     5.617
$mul~1597-add0-24[1].cout[0] (adder)                             0.026     5.643
$mul~1597-add0-25[1].cin[0] (adder)                              0.000     5.643
$mul~1597-add0-25[1].cout[0] (adder)                             0.026     5.668
$mul~1597-add0-26[1].cin[0] (adder)                              0.000     5.668
$mul~1597-add0-26[1].cout[0] (adder)                             0.026     5.694
$mul~1597-add0-27[1].cin[0] (adder)                              0.000     5.694
$mul~1597-add0-27[1].cout[0] (adder)                             0.026     5.719
$mul~1597-add0-28[1].cin[0] (adder)                              0.000     5.719
$mul~1597-add0-28[1].cout[0] (adder)                             0.026     5.745
$mul~1597-add0-29[1].cin[0] (adder)                              0.000     5.745
$mul~1597-add0-29[1].cout[0] (adder)                             0.026     5.770
$mul~1597-add0-30[1].cin[0] (adder)                              0.000     5.770
$mul~1597-add0-30[1].cout[0] (adder)                             0.026     5.796
$mul~1597-add0-31[1].cin[0] (adder)                              0.000     5.796
$mul~1597-add0-31[1].cout[0] (adder)                             0.026     5.821
$mul~1597-add0-32[1].cin[0] (adder)                              0.000     5.821
$mul~1597-add0-32[1].cout[0] (adder)                             0.026     5.847
$mul~1597-add0-33[1].cin[0] (adder)                              0.000     5.847
$mul~1597-add0-33[1].sumout[0] (adder)                           0.035     5.883
$mul~1597-add1-33[1].a[0] (adder)                                1.000     6.883
$mul~1597-add1-33[1].sumout[0] (adder)                           0.069     6.951
n25465.in[1] (.names)                                            0.868     7.819
n25465.out[0] (.names)                                           0.153     7.973
$dffe~1596^Q~59.D[0] (.latch)                                    0.019     7.992
data arrival time                                                          7.992

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1596^Q~59.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.992
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.968


#Path 37
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~49.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].cout[0] (adder)                             0.026     7.022
$mul~1583-add1-20[1].cin[0] (adder)                              0.018     7.041
$mul~1583-add1-20[1].cout[0] (adder)                             0.026     7.066
$mul~1583-add1-21[1].cin[0] (adder)                              0.000     7.066
$mul~1583-add1-21[1].cout[0] (adder)                             0.026     7.092
$mul~1583-add1-22[1].cin[0] (adder)                              0.000     7.092
$mul~1583-add1-22[1].cout[0] (adder)                             0.026     7.118
$mul~1583-add1-23[1].cin[0] (adder)                              0.000     7.118
$mul~1583-add1-23[1].sumout[0] (adder)                           0.035     7.153
n27540.in[1] (.names)                                            0.660     7.813
n27540.out[0] (.names)                                           0.153     7.967
$dffe~1582^Q~49.D[0] (.latch)                                    0.019     7.986
data arrival time                                                          7.986

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~49.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.986
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.962


#Path 38
Startpoint: lo01920.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1594^Q~57.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01920.clk[0] (.latch)                                          0.042     0.042
lo01920.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1595-1[0].a[25] (multiply)                                  1.627     1.730
$mul~1595-1[0].out[0] (multiply)                                 2.140     3.870
$mul~1595-add0-1[1].b[0] (adder)                                 0.960     4.830
$mul~1595-add0-1[1].cout[0] (adder)                              0.049     4.879
$mul~1595-add0-2[1].cin[0] (adder)                               0.000     4.879
$mul~1595-add0-2[1].cout[0] (adder)                              0.026     4.905
$mul~1595-add0-3[1].cin[0] (adder)                               0.000     4.905
$mul~1595-add0-3[1].cout[0] (adder)                              0.026     4.931
$mul~1595-add0-4[1].cin[0] (adder)                               0.000     4.931
$mul~1595-add0-4[1].cout[0] (adder)                              0.026     4.956
$mul~1595-add0-5[1].cin[0] (adder)                               0.000     4.956
$mul~1595-add0-5[1].cout[0] (adder)                              0.026     4.982
$mul~1595-add0-6[1].cin[0] (adder)                               0.000     4.982
$mul~1595-add0-6[1].cout[0] (adder)                              0.026     5.007
$mul~1595-add0-7[1].cin[0] (adder)                               0.000     5.007
$mul~1595-add0-7[1].cout[0] (adder)                              0.026     5.033
$mul~1595-add0-8[1].cin[0] (adder)                               0.000     5.033
$mul~1595-add0-8[1].cout[0] (adder)                              0.026     5.058
$mul~1595-add0-9[1].cin[0] (adder)                               0.000     5.058
$mul~1595-add0-9[1].cout[0] (adder)                              0.026     5.084
$mul~1595-add0-10[1].cin[0] (adder)                              0.000     5.084
$mul~1595-add0-10[1].cout[0] (adder)                             0.026     5.109
$mul~1595-add0-11[1].cin[0] (adder)                              0.000     5.109
$mul~1595-add0-11[1].sumout[0] (adder)                           0.035     5.145
$mul~1595-add1-11[1].a[0] (adder)                                1.208     6.353
$mul~1595-add1-11[1].cout[0] (adder)                             0.049     6.402
$mul~1595-add1-12[1].cin[0] (adder)                              0.000     6.402
$mul~1595-add1-12[1].cout[0] (adder)                             0.026     6.428
$mul~1595-add1-13[1].cin[0] (adder)                              0.000     6.428
$mul~1595-add1-13[1].cout[0] (adder)                             0.026     6.453
$mul~1595-add1-14[1].cin[0] (adder)                              0.000     6.453
$mul~1595-add1-14[1].cout[0] (adder)                             0.026     6.479
$mul~1595-add1-15[1].cin[0] (adder)                              0.000     6.479
$mul~1595-add1-15[1].cout[0] (adder)                             0.026     6.504
$mul~1595-add1-16[1].cin[0] (adder)                              0.000     6.504
$mul~1595-add1-16[1].cout[0] (adder)                             0.026     6.530
$mul~1595-add1-17[1].cin[0] (adder)                              0.000     6.530
$mul~1595-add1-17[1].cout[0] (adder)                             0.026     6.556
$mul~1595-add1-18[1].cin[0] (adder)                              0.000     6.556
$mul~1595-add1-18[1].cout[0] (adder)                             0.026     6.581
$mul~1595-add1-19[1].cin[0] (adder)                              0.000     6.581
$mul~1595-add1-19[1].cout[0] (adder)                             0.026     6.607
$mul~1595-add1-20[1].cin[0] (adder)                              0.018     6.625
$mul~1595-add1-20[1].cout[0] (adder)                             0.026     6.651
$mul~1595-add1-21[1].cin[0] (adder)                              0.000     6.651
$mul~1595-add1-21[1].cout[0] (adder)                             0.026     6.676
$mul~1595-add1-22[1].cin[0] (adder)                              0.000     6.676
$mul~1595-add1-22[1].cout[0] (adder)                             0.026     6.702
$mul~1595-add1-23[1].cin[0] (adder)                              0.000     6.702
$mul~1595-add1-23[1].cout[0] (adder)                             0.026     6.727
$mul~1595-add1-24[1].cin[0] (adder)                              0.000     6.727
$mul~1595-add1-24[1].cout[0] (adder)                             0.026     6.753
$mul~1595-add1-25[1].cin[0] (adder)                              0.000     6.753
$mul~1595-add1-25[1].cout[0] (adder)                             0.026     6.778
$mul~1595-add1-26[1].cin[0] (adder)                              0.000     6.778
$mul~1595-add1-26[1].cout[0] (adder)                             0.026     6.804
$mul~1595-add1-27[1].cin[0] (adder)                              0.000     6.804
$mul~1595-add1-27[1].cout[0] (adder)                             0.026     6.830
$mul~1595-add1-28[1].cin[0] (adder)                              0.000     6.830
$mul~1595-add1-28[1].cout[0] (adder)                             0.026     6.855
$mul~1595-add1-29[1].cin[0] (adder)                              0.000     6.855
$mul~1595-add1-29[1].cout[0] (adder)                             0.026     6.881
$mul~1595-add1-30[1].cin[0] (adder)                              0.000     6.881
$mul~1595-add1-30[1].cout[0] (adder)                             0.026     6.906
$mul~1595-add1-31[1].cin[0] (adder)                              0.000     6.906
$mul~1595-add1-31[1].sumout[0] (adder)                           0.035     6.942
n33923.in[1] (.names)                                            0.868     7.810
n33923.out[0] (.names)                                           0.153     7.963
$dffe~1594^Q~57.D[0] (.latch)                                    0.019     7.982
data arrival time                                                          7.982

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1594^Q~57.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.982
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.959


#Path 39
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~48.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].cout[0] (adder)                             0.026     7.022
$mul~1583-add1-20[1].cin[0] (adder)                              0.018     7.041
$mul~1583-add1-20[1].cout[0] (adder)                             0.026     7.066
$mul~1583-add1-21[1].cin[0] (adder)                              0.000     7.066
$mul~1583-add1-21[1].cout[0] (adder)                             0.026     7.092
$mul~1583-add1-22[1].cin[0] (adder)                              0.000     7.092
$mul~1583-add1-22[1].sumout[0] (adder)                           0.035     7.127
n27535.in[1] (.names)                                            0.660     7.788
n27535.out[0] (.names)                                           0.153     7.941
$dffe~1582^Q~48.D[0] (.latch)                                    0.019     7.960
data arrival time                                                          7.960

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~48.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.960
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.937


#Path 40
Startpoint: lo04863.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1588^Q~54.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo04863.clk[0] (.latch)                                          0.042     0.042
lo04863.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1589-2[0].a[2] (multiply)                                   1.730     1.833
$mul~1589-2[0].out[2] (multiply)                                 2.140     3.973
$mul~1589-add0-3[1].a[0] (adder)                                 1.168     5.141
$mul~1589-add0-3[1].cout[0] (adder)                              0.049     5.190
$mul~1589-add0-4[1].cin[0] (adder)                               0.000     5.190
$mul~1589-add0-4[1].cout[0] (adder)                              0.026     5.216
$mul~1589-add0-5[1].cin[0] (adder)                               0.000     5.216
$mul~1589-add0-5[1].cout[0] (adder)                              0.026     5.241
$mul~1589-add0-6[1].cin[0] (adder)                               0.000     5.241
$mul~1589-add0-6[1].cout[0] (adder)                              0.026     5.267
$mul~1589-add0-7[1].cin[0] (adder)                               0.000     5.267
$mul~1589-add0-7[1].cout[0] (adder)                              0.026     5.292
$mul~1589-add0-8[1].cin[0] (adder)                               0.000     5.292
$mul~1589-add0-8[1].cout[0] (adder)                              0.026     5.318
$mul~1589-add0-9[1].cin[0] (adder)                               0.000     5.318
$mul~1589-add0-9[1].cout[0] (adder)                              0.026     5.344
$mul~1589-add0-10[1].cin[0] (adder)                              0.000     5.344
$mul~1589-add0-10[1].cout[0] (adder)                             0.026     5.369
$mul~1589-add0-11[1].cin[0] (adder)                              0.000     5.369
$mul~1589-add0-11[1].cout[0] (adder)                             0.026     5.395
$mul~1589-add0-12[1].cin[0] (adder)                              0.000     5.395
$mul~1589-add0-12[1].cout[0] (adder)                             0.026     5.420
$mul~1589-add0-13[1].cin[0] (adder)                              0.000     5.420
$mul~1589-add0-13[1].cout[0] (adder)                             0.026     5.446
$mul~1589-add0-14[1].cin[0] (adder)                              0.000     5.446
$mul~1589-add0-14[1].cout[0] (adder)                             0.026     5.471
$mul~1589-add0-15[1].cin[0] (adder)                              0.000     5.471
$mul~1589-add0-15[1].cout[0] (adder)                             0.026     5.497
$mul~1589-add0-16[1].cin[0] (adder)                              0.000     5.497
$mul~1589-add0-16[1].sumout[0] (adder)                           0.035     5.532
$mul~1589-add1-16[1].a[0] (adder)                                1.000     6.532
$mul~1589-add1-16[1].cout[0] (adder)                             0.049     6.582
$mul~1589-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1589-add1-17[1].cout[0] (adder)                             0.026     6.607
$mul~1589-add1-18[1].cin[0] (adder)                              0.000     6.607
$mul~1589-add1-18[1].cout[0] (adder)                             0.026     6.633
$mul~1589-add1-19[1].cin[0] (adder)                              0.000     6.633
$mul~1589-add1-19[1].cout[0] (adder)                             0.026     6.658
$mul~1589-add1-20[1].cin[0] (adder)                              0.018     6.677
$mul~1589-add1-20[1].cout[0] (adder)                             0.026     6.702
$mul~1589-add1-21[1].cin[0] (adder)                              0.000     6.702
$mul~1589-add1-21[1].cout[0] (adder)                             0.026     6.728
$mul~1589-add1-22[1].cin[0] (adder)                              0.000     6.728
$mul~1589-add1-22[1].cout[0] (adder)                             0.026     6.754
$mul~1589-add1-23[1].cin[0] (adder)                              0.000     6.754
$mul~1589-add1-23[1].cout[0] (adder)                             0.026     6.779
$mul~1589-add1-24[1].cin[0] (adder)                              0.000     6.779
$mul~1589-add1-24[1].cout[0] (adder)                             0.026     6.805
$mul~1589-add1-25[1].cin[0] (adder)                              0.000     6.805
$mul~1589-add1-25[1].cout[0] (adder)                             0.026     6.830
$mul~1589-add1-26[1].cin[0] (adder)                              0.000     6.830
$mul~1589-add1-26[1].cout[0] (adder)                             0.026     6.856
$mul~1589-add1-27[1].cin[0] (adder)                              0.000     6.856
$mul~1589-add1-27[1].cout[0] (adder)                             0.026     6.881
$mul~1589-add1-28[1].cin[0] (adder)                              0.000     6.881
$mul~1589-add1-28[1].sumout[0] (adder)                           0.035     6.917
n53799.in[1] (.names)                                            0.868     7.785
n53799.out[0] (.names)                                           0.153     7.938
$dffe~1588^Q~54.D[0] (.latch)                                    0.019     7.957
data arrival time                                                          7.957

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1588^Q~54.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.957
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.934


#Path 41
Startpoint: lo01895.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1596^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01895.clk[0] (.latch)                                          0.042     0.042
lo01895.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1597-2[0].b[0] (multiply)                                   1.835     1.938
$mul~1597-2[0].out[2] (multiply)                                 2.140     4.078
$mul~1597-add0-3[1].a[0] (adder)                                 0.960     5.038
$mul~1597-add0-3[1].cout[0] (adder)                              0.049     5.087
$mul~1597-add0-4[1].cin[0] (adder)                               0.000     5.087
$mul~1597-add0-4[1].cout[0] (adder)                              0.026     5.113
$mul~1597-add0-5[1].cin[0] (adder)                               0.000     5.113
$mul~1597-add0-5[1].cout[0] (adder)                              0.026     5.138
$mul~1597-add0-6[1].cin[0] (adder)                               0.000     5.138
$mul~1597-add0-6[1].cout[0] (adder)                              0.026     5.164
$mul~1597-add0-7[1].cin[0] (adder)                               0.000     5.164
$mul~1597-add0-7[1].cout[0] (adder)                              0.026     5.190
$mul~1597-add0-8[1].cin[0] (adder)                               0.000     5.190
$mul~1597-add0-8[1].cout[0] (adder)                              0.026     5.215
$mul~1597-add0-9[1].cin[0] (adder)                               0.000     5.215
$mul~1597-add0-9[1].cout[0] (adder)                              0.026     5.241
$mul~1597-add0-10[1].cin[0] (adder)                              0.000     5.241
$mul~1597-add0-10[1].cout[0] (adder)                             0.026     5.266
$mul~1597-add0-11[1].cin[0] (adder)                              0.000     5.266
$mul~1597-add0-11[1].cout[0] (adder)                             0.026     5.292
$mul~1597-add0-12[1].cin[0] (adder)                              0.000     5.292
$mul~1597-add0-12[1].sumout[0] (adder)                           0.035     5.327
$mul~1597-add1-12[1].a[0] (adder)                                1.000     6.327
$mul~1597-add1-12[1].cout[0] (adder)                             0.049     6.377
$mul~1597-add1-13[1].cin[0] (adder)                              0.000     6.377
$mul~1597-add1-13[1].cout[0] (adder)                             0.026     6.402
$mul~1597-add1-14[1].cin[0] (adder)                              0.000     6.402
$mul~1597-add1-14[1].cout[0] (adder)                             0.026     6.428
$mul~1597-add1-15[1].cin[0] (adder)                              0.000     6.428
$mul~1597-add1-15[1].cout[0] (adder)                             0.026     6.453
$mul~1597-add1-16[1].cin[0] (adder)                              0.000     6.453
$mul~1597-add1-16[1].cout[0] (adder)                             0.026     6.479
$mul~1597-add1-17[1].cin[0] (adder)                              0.000     6.479
$mul~1597-add1-17[1].cout[0] (adder)                             0.026     6.504
$mul~1597-add1-18[1].cin[0] (adder)                              0.000     6.504
$mul~1597-add1-18[1].cout[0] (adder)                             0.026     6.530
$mul~1597-add1-19[1].cin[0] (adder)                              0.000     6.530
$mul~1597-add1-19[1].cout[0] (adder)                             0.026     6.556
$mul~1597-add1-20[1].cin[0] (adder)                              0.018     6.574
$mul~1597-add1-20[1].cout[0] (adder)                             0.026     6.600
$mul~1597-add1-21[1].cin[0] (adder)                              0.000     6.600
$mul~1597-add1-21[1].cout[0] (adder)                             0.026     6.625
$mul~1597-add1-22[1].cin[0] (adder)                              0.000     6.625
$mul~1597-add1-22[1].cout[0] (adder)                             0.026     6.651
$mul~1597-add1-23[1].cin[0] (adder)                              0.000     6.651
$mul~1597-add1-23[1].cout[0] (adder)                             0.026     6.676
$mul~1597-add1-24[1].cin[0] (adder)                              0.000     6.676
$mul~1597-add1-24[1].cout[0] (adder)                             0.026     6.702
$mul~1597-add1-25[1].cin[0] (adder)                              0.000     6.702
$mul~1597-add1-25[1].cout[0] (adder)                             0.026     6.727
$mul~1597-add1-26[1].cin[0] (adder)                              0.000     6.727
$mul~1597-add1-26[1].cout[0] (adder)                             0.026     6.753
$mul~1597-add1-27[1].cin[0] (adder)                              0.000     6.753
$mul~1597-add1-27[1].cout[0] (adder)                             0.026     6.778
$mul~1597-add1-28[1].cin[0] (adder)                              0.000     6.778
$mul~1597-add1-28[1].cout[0] (adder)                             0.026     6.804
$mul~1597-add1-29[1].cin[0] (adder)                              0.000     6.804
$mul~1597-add1-29[1].cout[0] (adder)                             0.026     6.830
$mul~1597-add1-30[1].cin[0] (adder)                              0.000     6.830
$mul~1597-add1-30[1].cout[0] (adder)                             0.026     6.855
$mul~1597-add1-31[1].cin[0] (adder)                              0.000     6.855
$mul~1597-add1-31[1].cout[0] (adder)                             0.026     6.881
$mul~1597-add1-32[1].cin[0] (adder)                              0.000     6.881
$mul~1597-add1-32[1].sumout[0] (adder)                           0.035     6.916
n25460.in[1] (.names)                                            0.868     7.784
n25460.out[0] (.names)                                           0.153     7.938
$dffe~1596^Q~58.D[0] (.latch)                                    0.019     7.957
data arrival time                                                          7.957

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1596^Q~58.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.957
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.933


#Path 42
Startpoint: lo01920.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1594^Q~56.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01920.clk[0] (.latch)                                          0.042     0.042
lo01920.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1595-1[0].a[25] (multiply)                                  1.627     1.730
$mul~1595-1[0].out[0] (multiply)                                 2.140     3.870
$mul~1595-add0-1[1].b[0] (adder)                                 0.960     4.830
$mul~1595-add0-1[1].cout[0] (adder)                              0.049     4.879
$mul~1595-add0-2[1].cin[0] (adder)                               0.000     4.879
$mul~1595-add0-2[1].cout[0] (adder)                              0.026     4.905
$mul~1595-add0-3[1].cin[0] (adder)                               0.000     4.905
$mul~1595-add0-3[1].cout[0] (adder)                              0.026     4.931
$mul~1595-add0-4[1].cin[0] (adder)                               0.000     4.931
$mul~1595-add0-4[1].cout[0] (adder)                              0.026     4.956
$mul~1595-add0-5[1].cin[0] (adder)                               0.000     4.956
$mul~1595-add0-5[1].cout[0] (adder)                              0.026     4.982
$mul~1595-add0-6[1].cin[0] (adder)                               0.000     4.982
$mul~1595-add0-6[1].cout[0] (adder)                              0.026     5.007
$mul~1595-add0-7[1].cin[0] (adder)                               0.000     5.007
$mul~1595-add0-7[1].cout[0] (adder)                              0.026     5.033
$mul~1595-add0-8[1].cin[0] (adder)                               0.000     5.033
$mul~1595-add0-8[1].cout[0] (adder)                              0.026     5.058
$mul~1595-add0-9[1].cin[0] (adder)                               0.000     5.058
$mul~1595-add0-9[1].cout[0] (adder)                              0.026     5.084
$mul~1595-add0-10[1].cin[0] (adder)                              0.000     5.084
$mul~1595-add0-10[1].cout[0] (adder)                             0.026     5.109
$mul~1595-add0-11[1].cin[0] (adder)                              0.000     5.109
$mul~1595-add0-11[1].sumout[0] (adder)                           0.035     5.145
$mul~1595-add1-11[1].a[0] (adder)                                1.208     6.353
$mul~1595-add1-11[1].cout[0] (adder)                             0.049     6.402
$mul~1595-add1-12[1].cin[0] (adder)                              0.000     6.402
$mul~1595-add1-12[1].cout[0] (adder)                             0.026     6.428
$mul~1595-add1-13[1].cin[0] (adder)                              0.000     6.428
$mul~1595-add1-13[1].cout[0] (adder)                             0.026     6.453
$mul~1595-add1-14[1].cin[0] (adder)                              0.000     6.453
$mul~1595-add1-14[1].cout[0] (adder)                             0.026     6.479
$mul~1595-add1-15[1].cin[0] (adder)                              0.000     6.479
$mul~1595-add1-15[1].cout[0] (adder)                             0.026     6.504
$mul~1595-add1-16[1].cin[0] (adder)                              0.000     6.504
$mul~1595-add1-16[1].cout[0] (adder)                             0.026     6.530
$mul~1595-add1-17[1].cin[0] (adder)                              0.000     6.530
$mul~1595-add1-17[1].cout[0] (adder)                             0.026     6.556
$mul~1595-add1-18[1].cin[0] (adder)                              0.000     6.556
$mul~1595-add1-18[1].cout[0] (adder)                             0.026     6.581
$mul~1595-add1-19[1].cin[0] (adder)                              0.000     6.581
$mul~1595-add1-19[1].cout[0] (adder)                             0.026     6.607
$mul~1595-add1-20[1].cin[0] (adder)                              0.018     6.625
$mul~1595-add1-20[1].cout[0] (adder)                             0.026     6.651
$mul~1595-add1-21[1].cin[0] (adder)                              0.000     6.651
$mul~1595-add1-21[1].cout[0] (adder)                             0.026     6.676
$mul~1595-add1-22[1].cin[0] (adder)                              0.000     6.676
$mul~1595-add1-22[1].cout[0] (adder)                             0.026     6.702
$mul~1595-add1-23[1].cin[0] (adder)                              0.000     6.702
$mul~1595-add1-23[1].cout[0] (adder)                             0.026     6.727
$mul~1595-add1-24[1].cin[0] (adder)                              0.000     6.727
$mul~1595-add1-24[1].cout[0] (adder)                             0.026     6.753
$mul~1595-add1-25[1].cin[0] (adder)                              0.000     6.753
$mul~1595-add1-25[1].cout[0] (adder)                             0.026     6.778
$mul~1595-add1-26[1].cin[0] (adder)                              0.000     6.778
$mul~1595-add1-26[1].cout[0] (adder)                             0.026     6.804
$mul~1595-add1-27[1].cin[0] (adder)                              0.000     6.804
$mul~1595-add1-27[1].cout[0] (adder)                             0.026     6.830
$mul~1595-add1-28[1].cin[0] (adder)                              0.000     6.830
$mul~1595-add1-28[1].cout[0] (adder)                             0.026     6.855
$mul~1595-add1-29[1].cin[0] (adder)                              0.000     6.855
$mul~1595-add1-29[1].cout[0] (adder)                             0.026     6.881
$mul~1595-add1-30[1].cin[0] (adder)                              0.000     6.881
$mul~1595-add1-30[1].sumout[0] (adder)                           0.035     6.916
n33918.in[1] (.names)                                            0.868     7.784
n33918.out[0] (.names)                                           0.153     7.938
$dffe~1594^Q~56.D[0] (.latch)                                    0.019     7.957
data arrival time                                                          7.957

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1594^Q~56.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.957
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.933


#Path 43
Startpoint: lo04863.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1588^Q~42.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo04863.clk[0] (.latch)                                          0.042     0.042
lo04863.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1589-2[0].a[2] (multiply)                                   1.730     1.833
$mul~1589-2[0].out[2] (multiply)                                 2.140     3.973
$mul~1589-add0-3[1].a[0] (adder)                                 1.168     5.141
$mul~1589-add0-3[1].cout[0] (adder)                              0.049     5.190
$mul~1589-add0-4[1].cin[0] (adder)                               0.000     5.190
$mul~1589-add0-4[1].cout[0] (adder)                              0.026     5.216
$mul~1589-add0-5[1].cin[0] (adder)                               0.000     5.216
$mul~1589-add0-5[1].cout[0] (adder)                              0.026     5.241
$mul~1589-add0-6[1].cin[0] (adder)                               0.000     5.241
$mul~1589-add0-6[1].cout[0] (adder)                              0.026     5.267
$mul~1589-add0-7[1].cin[0] (adder)                               0.000     5.267
$mul~1589-add0-7[1].cout[0] (adder)                              0.026     5.292
$mul~1589-add0-8[1].cin[0] (adder)                               0.000     5.292
$mul~1589-add0-8[1].cout[0] (adder)                              0.026     5.318
$mul~1589-add0-9[1].cin[0] (adder)                               0.000     5.318
$mul~1589-add0-9[1].cout[0] (adder)                              0.026     5.344
$mul~1589-add0-10[1].cin[0] (adder)                              0.000     5.344
$mul~1589-add0-10[1].cout[0] (adder)                             0.026     5.369
$mul~1589-add0-11[1].cin[0] (adder)                              0.000     5.369
$mul~1589-add0-11[1].cout[0] (adder)                             0.026     5.395
$mul~1589-add0-12[1].cin[0] (adder)                              0.000     5.395
$mul~1589-add0-12[1].cout[0] (adder)                             0.026     5.420
$mul~1589-add0-13[1].cin[0] (adder)                              0.000     5.420
$mul~1589-add0-13[1].cout[0] (adder)                             0.026     5.446
$mul~1589-add0-14[1].cin[0] (adder)                              0.000     5.446
$mul~1589-add0-14[1].cout[0] (adder)                             0.026     5.471
$mul~1589-add0-15[1].cin[0] (adder)                              0.000     5.471
$mul~1589-add0-15[1].cout[0] (adder)                             0.026     5.497
$mul~1589-add0-16[1].cin[0] (adder)                              0.000     5.497
$mul~1589-add0-16[1].sumout[0] (adder)                           0.035     5.532
$mul~1589-add1-16[1].a[0] (adder)                                1.000     6.532
$mul~1589-add1-16[1].sumout[0] (adder)                           0.069     6.601
n53739.in[1] (.names)                                            1.181     7.782
n53739.out[0] (.names)                                           0.153     7.936
$dffe~1588^Q~42.D[0] (.latch)                                    0.019     7.955
data arrival time                                                          7.955

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1588^Q~42.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.931


#Path 44
Startpoint: lo01920.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1594^Q~44.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01920.clk[0] (.latch)                                          0.042     0.042
lo01920.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1595-1[0].a[25] (multiply)                                  1.627     1.730
$mul~1595-1[0].out[0] (multiply)                                 2.140     3.870
$mul~1595-add0-1[1].b[0] (adder)                                 0.960     4.830
$mul~1595-add0-1[1].cout[0] (adder)                              0.049     4.879
$mul~1595-add0-2[1].cin[0] (adder)                               0.000     4.879
$mul~1595-add0-2[1].cout[0] (adder)                              0.026     4.905
$mul~1595-add0-3[1].cin[0] (adder)                               0.000     4.905
$mul~1595-add0-3[1].cout[0] (adder)                              0.026     4.931
$mul~1595-add0-4[1].cin[0] (adder)                               0.000     4.931
$mul~1595-add0-4[1].cout[0] (adder)                              0.026     4.956
$mul~1595-add0-5[1].cin[0] (adder)                               0.000     4.956
$mul~1595-add0-5[1].cout[0] (adder)                              0.026     4.982
$mul~1595-add0-6[1].cin[0] (adder)                               0.000     4.982
$mul~1595-add0-6[1].cout[0] (adder)                              0.026     5.007
$mul~1595-add0-7[1].cin[0] (adder)                               0.000     5.007
$mul~1595-add0-7[1].cout[0] (adder)                              0.026     5.033
$mul~1595-add0-8[1].cin[0] (adder)                               0.000     5.033
$mul~1595-add0-8[1].cout[0] (adder)                              0.026     5.058
$mul~1595-add0-9[1].cin[0] (adder)                               0.000     5.058
$mul~1595-add0-9[1].cout[0] (adder)                              0.026     5.084
$mul~1595-add0-10[1].cin[0] (adder)                              0.000     5.084
$mul~1595-add0-10[1].cout[0] (adder)                             0.026     5.109
$mul~1595-add0-11[1].cin[0] (adder)                              0.000     5.109
$mul~1595-add0-11[1].sumout[0] (adder)                           0.035     5.145
$mul~1595-add1-11[1].a[0] (adder)                                1.208     6.353
$mul~1595-add1-11[1].cout[0] (adder)                             0.049     6.402
$mul~1595-add1-12[1].cin[0] (adder)                              0.000     6.402
$mul~1595-add1-12[1].cout[0] (adder)                             0.026     6.428
$mul~1595-add1-13[1].cin[0] (adder)                              0.000     6.428
$mul~1595-add1-13[1].cout[0] (adder)                             0.026     6.453
$mul~1595-add1-14[1].cin[0] (adder)                              0.000     6.453
$mul~1595-add1-14[1].cout[0] (adder)                             0.026     6.479
$mul~1595-add1-15[1].cin[0] (adder)                              0.000     6.479
$mul~1595-add1-15[1].cout[0] (adder)                             0.026     6.504
$mul~1595-add1-16[1].cin[0] (adder)                              0.000     6.504
$mul~1595-add1-16[1].cout[0] (adder)                             0.026     6.530
$mul~1595-add1-17[1].cin[0] (adder)                              0.000     6.530
$mul~1595-add1-17[1].cout[0] (adder)                             0.026     6.556
$mul~1595-add1-18[1].cin[0] (adder)                              0.000     6.556
$mul~1595-add1-18[1].sumout[0] (adder)                           0.035     6.591
n33858.in[1] (.names)                                            1.181     7.772
n33858.out[0] (.names)                                           0.153     7.925
$dffe~1594^Q~44.D[0] (.latch)                                    0.019     7.944
data arrival time                                                          7.944

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1594^Q~44.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.944
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.921


#Path 45
Startpoint: lo07861.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1584^Q~61.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07861.clk[0] (.latch)                                          0.042     0.042
lo07861.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1585-2[0].a[4] (multiply)                                   1.522     1.625
$mul~1585-2[0].out[2] (multiply)                                 2.140     3.765
$mul~1585-add0-3[1].a[0] (adder)                                 1.168     4.933
$mul~1585-add0-3[1].cout[0] (adder)                              0.049     4.982
$mul~1585-add0-4[1].cin[0] (adder)                               0.000     4.982
$mul~1585-add0-4[1].cout[0] (adder)                              0.026     5.008
$mul~1585-add0-5[1].cin[0] (adder)                               0.000     5.008
$mul~1585-add0-5[1].cout[0] (adder)                              0.026     5.033
$mul~1585-add0-6[1].cin[0] (adder)                               0.000     5.033
$mul~1585-add0-6[1].cout[0] (adder)                              0.026     5.059
$mul~1585-add0-7[1].cin[0] (adder)                               0.000     5.059
$mul~1585-add0-7[1].cout[0] (adder)                              0.026     5.085
$mul~1585-add0-8[1].cin[0] (adder)                               0.000     5.085
$mul~1585-add0-8[1].cout[0] (adder)                              0.026     5.110
$mul~1585-add0-9[1].cin[0] (adder)                               0.000     5.110
$mul~1585-add0-9[1].sumout[0] (adder)                            0.035     5.146
$mul~1585-add1-9[1].a[0] (adder)                                 1.208     6.353
$mul~1585-add1-9[1].cout[0] (adder)                              0.049     6.403
$mul~1585-add1-10[1].cin[0] (adder)                              0.000     6.403
$mul~1585-add1-10[1].cout[0] (adder)                             0.026     6.428
$mul~1585-add1-11[1].cin[0] (adder)                              0.000     6.428
$mul~1585-add1-11[1].cout[0] (adder)                             0.026     6.454
$mul~1585-add1-12[1].cin[0] (adder)                              0.000     6.454
$mul~1585-add1-12[1].cout[0] (adder)                             0.026     6.479
$mul~1585-add1-13[1].cin[0] (adder)                              0.000     6.479
$mul~1585-add1-13[1].cout[0] (adder)                             0.026     6.505
$mul~1585-add1-14[1].cin[0] (adder)                              0.000     6.505
$mul~1585-add1-14[1].cout[0] (adder)                             0.026     6.531
$mul~1585-add1-15[1].cin[0] (adder)                              0.000     6.531
$mul~1585-add1-15[1].cout[0] (adder)                             0.026     6.556
$mul~1585-add1-16[1].cin[0] (adder)                              0.000     6.556
$mul~1585-add1-16[1].cout[0] (adder)                             0.026     6.582
$mul~1585-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1585-add1-17[1].cout[0] (adder)                             0.026     6.607
$mul~1585-add1-18[1].cin[0] (adder)                              0.000     6.607
$mul~1585-add1-18[1].cout[0] (adder)                             0.026     6.633
$mul~1585-add1-19[1].cin[0] (adder)                              0.000     6.633
$mul~1585-add1-19[1].cout[0] (adder)                             0.026     6.658
$mul~1585-add1-20[1].cin[0] (adder)                              0.018     6.677
$mul~1585-add1-20[1].cout[0] (adder)                             0.026     6.702
$mul~1585-add1-21[1].cin[0] (adder)                              0.000     6.702
$mul~1585-add1-21[1].cout[0] (adder)                             0.026     6.728
$mul~1585-add1-22[1].cin[0] (adder)                              0.000     6.728
$mul~1585-add1-22[1].cout[0] (adder)                             0.026     6.754
$mul~1585-add1-23[1].cin[0] (adder)                              0.000     6.754
$mul~1585-add1-23[1].cout[0] (adder)                             0.026     6.779
$mul~1585-add1-24[1].cin[0] (adder)                              0.000     6.779
$mul~1585-add1-24[1].cout[0] (adder)                             0.026     6.805
$mul~1585-add1-25[1].cin[0] (adder)                              0.000     6.805
$mul~1585-add1-25[1].cout[0] (adder)                             0.026     6.830
$mul~1585-add1-26[1].cin[0] (adder)                              0.000     6.830
$mul~1585-add1-26[1].cout[0] (adder)                             0.026     6.856
$mul~1585-add1-27[1].cin[0] (adder)                              0.000     6.856
$mul~1585-add1-27[1].cout[0] (adder)                             0.026     6.881
$mul~1585-add1-28[1].cin[0] (adder)                              0.000     6.881
$mul~1585-add1-28[1].cout[0] (adder)                             0.026     6.907
$mul~1585-add1-29[1].cin[0] (adder)                              0.000     6.907
$mul~1585-add1-29[1].cout[0] (adder)                             0.026     6.932
$mul~1585-add1-30[1].cin[0] (adder)                              0.000     6.932
$mul~1585-add1-30[1].cout[0] (adder)                             0.026     6.958
$mul~1585-add1-31[1].cin[0] (adder)                              0.000     6.958
$mul~1585-add1-31[1].cout[0] (adder)                             0.026     6.984
$mul~1585-add1-32[1].cin[0] (adder)                              0.000     6.984
$mul~1585-add1-32[1].cout[0] (adder)                             0.026     7.009
$mul~1585-add1-33[1].cin[0] (adder)                              0.000     7.009
$mul~1585-add1-33[1].cout[0] (adder)                             0.026     7.035
$mul~1585-add1-34[1].cin[0] (adder)                              0.000     7.035
$mul~1585-add1-34[1].cout[0] (adder)                             0.026     7.060
$mul~1585-add1-35[1].cin[0] (adder)                              0.000     7.060
$mul~1585-add1-35[1].sumout[0] (adder)                           0.035     7.096
n42589.in[1] (.names)                                            0.660     7.756
n42589.out[0] (.names)                                           0.153     7.909
$dffe~1584^Q~61.D[0] (.latch)                                    0.019     7.928
data arrival time                                                          7.928

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1584^Q~61.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.928
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.905


#Path 46
Startpoint: lo01895.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1596^Q~45.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01895.clk[0] (.latch)                                          0.042     0.042
lo01895.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1597-2[0].b[0] (multiply)                                   1.835     1.938
$mul~1597-2[0].out[2] (multiply)                                 2.140     4.078
$mul~1597-add0-3[1].a[0] (adder)                                 0.960     5.038
$mul~1597-add0-3[1].cout[0] (adder)                              0.049     5.087
$mul~1597-add0-4[1].cin[0] (adder)                               0.000     5.087
$mul~1597-add0-4[1].cout[0] (adder)                              0.026     5.113
$mul~1597-add0-5[1].cin[0] (adder)                               0.000     5.113
$mul~1597-add0-5[1].cout[0] (adder)                              0.026     5.138
$mul~1597-add0-6[1].cin[0] (adder)                               0.000     5.138
$mul~1597-add0-6[1].cout[0] (adder)                              0.026     5.164
$mul~1597-add0-7[1].cin[0] (adder)                               0.000     5.164
$mul~1597-add0-7[1].cout[0] (adder)                              0.026     5.190
$mul~1597-add0-8[1].cin[0] (adder)                               0.000     5.190
$mul~1597-add0-8[1].cout[0] (adder)                              0.026     5.215
$mul~1597-add0-9[1].cin[0] (adder)                               0.000     5.215
$mul~1597-add0-9[1].cout[0] (adder)                              0.026     5.241
$mul~1597-add0-10[1].cin[0] (adder)                              0.000     5.241
$mul~1597-add0-10[1].cout[0] (adder)                             0.026     5.266
$mul~1597-add0-11[1].cin[0] (adder)                              0.000     5.266
$mul~1597-add0-11[1].cout[0] (adder)                             0.026     5.292
$mul~1597-add0-12[1].cin[0] (adder)                              0.000     5.292
$mul~1597-add0-12[1].sumout[0] (adder)                           0.035     5.327
$mul~1597-add1-12[1].a[0] (adder)                                1.000     6.327
$mul~1597-add1-12[1].cout[0] (adder)                             0.049     6.377
$mul~1597-add1-13[1].cin[0] (adder)                              0.000     6.377
$mul~1597-add1-13[1].cout[0] (adder)                             0.026     6.402
$mul~1597-add1-14[1].cin[0] (adder)                              0.000     6.402
$mul~1597-add1-14[1].cout[0] (adder)                             0.026     6.428
$mul~1597-add1-15[1].cin[0] (adder)                              0.000     6.428
$mul~1597-add1-15[1].cout[0] (adder)                             0.026     6.453
$mul~1597-add1-16[1].cin[0] (adder)                              0.000     6.453
$mul~1597-add1-16[1].cout[0] (adder)                             0.026     6.479
$mul~1597-add1-17[1].cin[0] (adder)                              0.000     6.479
$mul~1597-add1-17[1].cout[0] (adder)                             0.026     6.504
$mul~1597-add1-18[1].cin[0] (adder)                              0.000     6.504
$mul~1597-add1-18[1].cout[0] (adder)                             0.026     6.530
$mul~1597-add1-19[1].cin[0] (adder)                              0.000     6.530
$mul~1597-add1-19[1].sumout[0] (adder)                           0.035     6.565
n25395.in[1] (.names)                                            1.181     7.747
n25395.out[0] (.names)                                           0.153     7.900
$dffe~1596^Q~45.D[0] (.latch)                                    0.019     7.919
data arrival time                                                          7.919

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1596^Q~45.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.919
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.895


#Path 47
Startpoint: lo02451.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1598^Q~48.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo02451.clk[0] (.latch)                                          0.042     0.042
lo02451.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1599-2[0].a[2] (multiply)                                   1.732     1.835
$mul~1599-2[0].out[2] (multiply)                                 2.140     3.975
$mul~1599-add0-3[1].a[0] (adder)                                 0.960     4.935
$mul~1599-add0-3[1].cout[0] (adder)                              0.049     4.984
$mul~1599-add0-4[1].cin[0] (adder)                               0.000     4.984
$mul~1599-add0-4[1].cout[0] (adder)                              0.026     5.010
$mul~1599-add0-5[1].cin[0] (adder)                               0.000     5.010
$mul~1599-add0-5[1].cout[0] (adder)                              0.026     5.036
$mul~1599-add0-6[1].cin[0] (adder)                               0.000     5.036
$mul~1599-add0-6[1].cout[0] (adder)                              0.026     5.061
$mul~1599-add0-7[1].cin[0] (adder)                               0.000     5.061
$mul~1599-add0-7[1].sumout[0] (adder)                            0.035     5.097
$mul~1599-add1-7[1].a[0] (adder)                                 1.000     6.097
$mul~1599-add1-7[1].cout[0] (adder)                              0.049     6.146
$mul~1599-add1-8[1].cin[0] (adder)                               0.000     6.146
$mul~1599-add1-8[1].cout[0] (adder)                              0.026     6.171
$mul~1599-add1-9[1].cin[0] (adder)                               0.000     6.171
$mul~1599-add1-9[1].cout[0] (adder)                              0.026     6.197
$mul~1599-add1-10[1].cin[0] (adder)                              0.000     6.197
$mul~1599-add1-10[1].cout[0] (adder)                             0.026     6.223
$mul~1599-add1-11[1].cin[0] (adder)                              0.000     6.223
$mul~1599-add1-11[1].cout[0] (adder)                             0.026     6.248
$mul~1599-add1-12[1].cin[0] (adder)                              0.000     6.248
$mul~1599-add1-12[1].cout[0] (adder)                             0.026     6.274
$mul~1599-add1-13[1].cin[0] (adder)                              0.000     6.274
$mul~1599-add1-13[1].cout[0] (adder)                             0.026     6.299
$mul~1599-add1-14[1].cin[0] (adder)                              0.000     6.299
$mul~1599-add1-14[1].cout[0] (adder)                             0.026     6.325
$mul~1599-add1-15[1].cin[0] (adder)                              0.000     6.325
$mul~1599-add1-15[1].cout[0] (adder)                             0.026     6.350
$mul~1599-add1-16[1].cin[0] (adder)                              0.000     6.350
$mul~1599-add1-16[1].cout[0] (adder)                             0.026     6.376
$mul~1599-add1-17[1].cin[0] (adder)                              0.000     6.376
$mul~1599-add1-17[1].cout[0] (adder)                             0.026     6.401
$mul~1599-add1-18[1].cin[0] (adder)                              0.000     6.401
$mul~1599-add1-18[1].cout[0] (adder)                             0.026     6.427
$mul~1599-add1-19[1].cin[0] (adder)                              0.000     6.427
$mul~1599-add1-19[1].cout[0] (adder)                             0.026     6.453
$mul~1599-add1-20[1].cin[0] (adder)                              0.018     6.471
$mul~1599-add1-20[1].cout[0] (adder)                             0.026     6.497
$mul~1599-add1-21[1].cin[0] (adder)                              0.000     6.497
$mul~1599-add1-21[1].cout[0] (adder)                             0.026     6.522
$mul~1599-add1-22[1].cin[0] (adder)                              0.000     6.522
$mul~1599-add1-22[1].sumout[0] (adder)                           0.035     6.558
n36902.in[1] (.names)                                            1.181     7.739
n36902.out[0] (.names)                                           0.153     7.892
$dffe~1598^Q~48.D[0] (.latch)                                    0.019     7.911
data arrival time                                                          7.911

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1598^Q~48.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.911
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.888


#Path 48
Startpoint: lo07861.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1584^Q~48.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07861.clk[0] (.latch)                                          0.042     0.042
lo07861.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1585-2[0].a[4] (multiply)                                   1.522     1.625
$mul~1585-2[0].out[2] (multiply)                                 2.140     3.765
$mul~1585-add0-3[1].a[0] (adder)                                 1.168     4.933
$mul~1585-add0-3[1].cout[0] (adder)                              0.049     4.982
$mul~1585-add0-4[1].cin[0] (adder)                               0.000     4.982
$mul~1585-add0-4[1].cout[0] (adder)                              0.026     5.008
$mul~1585-add0-5[1].cin[0] (adder)                               0.000     5.008
$mul~1585-add0-5[1].cout[0] (adder)                              0.026     5.033
$mul~1585-add0-6[1].cin[0] (adder)                               0.000     5.033
$mul~1585-add0-6[1].cout[0] (adder)                              0.026     5.059
$mul~1585-add0-7[1].cin[0] (adder)                               0.000     5.059
$mul~1585-add0-7[1].cout[0] (adder)                              0.026     5.085
$mul~1585-add0-8[1].cin[0] (adder)                               0.000     5.085
$mul~1585-add0-8[1].cout[0] (adder)                              0.026     5.110
$mul~1585-add0-9[1].cin[0] (adder)                               0.000     5.110
$mul~1585-add0-9[1].sumout[0] (adder)                            0.035     5.146
$mul~1585-add1-9[1].a[0] (adder)                                 1.208     6.353
$mul~1585-add1-9[1].cout[0] (adder)                              0.049     6.403
$mul~1585-add1-10[1].cin[0] (adder)                              0.000     6.403
$mul~1585-add1-10[1].cout[0] (adder)                             0.026     6.428
$mul~1585-add1-11[1].cin[0] (adder)                              0.000     6.428
$mul~1585-add1-11[1].cout[0] (adder)                             0.026     6.454
$mul~1585-add1-12[1].cin[0] (adder)                              0.000     6.454
$mul~1585-add1-12[1].cout[0] (adder)                             0.026     6.479
$mul~1585-add1-13[1].cin[0] (adder)                              0.000     6.479
$mul~1585-add1-13[1].cout[0] (adder)                             0.026     6.505
$mul~1585-add1-14[1].cin[0] (adder)                              0.000     6.505
$mul~1585-add1-14[1].cout[0] (adder)                             0.026     6.531
$mul~1585-add1-15[1].cin[0] (adder)                              0.000     6.531
$mul~1585-add1-15[1].cout[0] (adder)                             0.026     6.556
$mul~1585-add1-16[1].cin[0] (adder)                              0.000     6.556
$mul~1585-add1-16[1].cout[0] (adder)                             0.026     6.582
$mul~1585-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1585-add1-17[1].cout[0] (adder)                             0.026     6.607
$mul~1585-add1-18[1].cin[0] (adder)                              0.000     6.607
$mul~1585-add1-18[1].cout[0] (adder)                             0.026     6.633
$mul~1585-add1-19[1].cin[0] (adder)                              0.000     6.633
$mul~1585-add1-19[1].cout[0] (adder)                             0.026     6.658
$mul~1585-add1-20[1].cin[0] (adder)                              0.018     6.677
$mul~1585-add1-20[1].cout[0] (adder)                             0.026     6.702
$mul~1585-add1-21[1].cin[0] (adder)                              0.000     6.702
$mul~1585-add1-21[1].cout[0] (adder)                             0.026     6.728
$mul~1585-add1-22[1].cin[0] (adder)                              0.000     6.728
$mul~1585-add1-22[1].sumout[0] (adder)                           0.035     6.763
n42524.in[1] (.names)                                            0.973     7.737
n42524.out[0] (.names)                                           0.153     7.890
$dffe~1584^Q~48.D[0] (.latch)                                    0.019     7.909
data arrival time                                                          7.909

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1584^Q~48.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.885


#Path 49
Startpoint: lo02451.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1600^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo02451.clk[0] (.latch)                                          0.042     0.042
lo02451.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1601-2[0].a[2] (multiply)                                   1.732     1.835
$mul~1601-2[0].out[1] (multiply)                                 2.140     3.975
$mul~1601-add0-2[1].a[0] (adder)                                 1.168     5.143
$mul~1601-add0-2[1].cout[0] (adder)                              0.049     5.192
$mul~1601-add0-3[1].cin[0] (adder)                               0.000     5.192
$mul~1601-add0-3[1].cout[0] (adder)                              0.026     5.218
$mul~1601-add0-4[1].cin[0] (adder)                               0.000     5.218
$mul~1601-add0-4[1].cout[0] (adder)                              0.026     5.243
$mul~1601-add0-5[1].cin[0] (adder)                               0.000     5.243
$mul~1601-add0-5[1].cout[0] (adder)                              0.026     5.269
$mul~1601-add0-6[1].cin[0] (adder)                               0.000     5.269
$mul~1601-add0-6[1].cout[0] (adder)                              0.026     5.295
$mul~1601-add0-7[1].cin[0] (adder)                               0.000     5.295
$mul~1601-add0-7[1].cout[0] (adder)                              0.026     5.320
$mul~1601-add0-8[1].cin[0] (adder)                               0.000     5.320
$mul~1601-add0-8[1].cout[0] (adder)                              0.026     5.346
$mul~1601-add0-9[1].cin[0] (adder)                               0.000     5.346
$mul~1601-add0-9[1].cout[0] (adder)                              0.026     5.371
$mul~1601-add0-10[1].cin[0] (adder)                              0.000     5.371
$mul~1601-add0-10[1].cout[0] (adder)                             0.026     5.397
$mul~1601-add0-11[1].cin[0] (adder)                              0.000     5.397
$mul~1601-add0-11[1].sumout[0] (adder)                           0.035     5.432
$mul~1601-add1-11[1].a[0] (adder)                                1.000     6.432
$mul~1601-add1-11[1].cout[0] (adder)                             0.049     6.482
$mul~1601-add1-12[1].cin[0] (adder)                              0.000     6.482
$mul~1601-add1-12[1].cout[0] (adder)                             0.026     6.507
$mul~1601-add1-13[1].cin[0] (adder)                              0.000     6.507
$mul~1601-add1-13[1].cout[0] (adder)                             0.026     6.533
$mul~1601-add1-14[1].cin[0] (adder)                              0.000     6.533
$mul~1601-add1-14[1].cout[0] (adder)                             0.026     6.558
$mul~1601-add1-15[1].cin[0] (adder)                              0.000     6.558
$mul~1601-add1-15[1].cout[0] (adder)                             0.026     6.584
$mul~1601-add1-16[1].cin[0] (adder)                              0.000     6.584
$mul~1601-add1-16[1].cout[0] (adder)                             0.026     6.609
$mul~1601-add1-17[1].cin[0] (adder)                              0.000     6.609
$mul~1601-add1-17[1].cout[0] (adder)                             0.026     6.635
$mul~1601-add1-18[1].cin[0] (adder)                              0.000     6.635
$mul~1601-add1-18[1].cout[0] (adder)                             0.026     6.661
$mul~1601-add1-19[1].cin[0] (adder)                              0.000     6.661
$mul~1601-add1-19[1].cout[0] (adder)                             0.026     6.686
$mul~1601-add1-20[1].cin[0] (adder)                              0.018     6.705
$mul~1601-add1-20[1].cout[0] (adder)                             0.026     6.730
$mul~1601-add1-21[1].cin[0] (adder)                              0.000     6.730
$mul~1601-add1-21[1].cout[0] (adder)                             0.026     6.756
$mul~1601-add1-22[1].cin[0] (adder)                              0.000     6.756
$mul~1601-add1-22[1].cout[0] (adder)                             0.026     6.781
$mul~1601-add1-23[1].cin[0] (adder)                              0.000     6.781
$mul~1601-add1-23[1].cout[0] (adder)                             0.026     6.807
$mul~1601-add1-24[1].cin[0] (adder)                              0.000     6.807
$mul~1601-add1-24[1].cout[0] (adder)                             0.026     6.832
$mul~1601-add1-25[1].cin[0] (adder)                              0.000     6.832
$mul~1601-add1-25[1].cout[0] (adder)                             0.026     6.858
$mul~1601-add1-26[1].cin[0] (adder)                              0.000     6.858
$mul~1601-add1-26[1].cout[0] (adder)                             0.026     6.883
$mul~1601-add1-27[1].cin[0] (adder)                              0.000     6.883
$mul~1601-add1-27[1].cout[0] (adder)                             0.026     6.909
$mul~1601-add1-28[1].cin[0] (adder)                              0.000     6.909
$mul~1601-add1-28[1].cout[0] (adder)                             0.026     6.935
$mul~1601-add1-29[1].cin[0] (adder)                              0.000     6.935
$mul~1601-add1-29[1].cout[0] (adder)                             0.026     6.960
$mul~1601-add1-30[1].cin[0] (adder)                              0.000     6.960
$mul~1601-add1-30[1].cout[0] (adder)                             0.026     6.986
$mul~1601-add1-31[1].cin[0] (adder)                              0.000     6.986
$mul~1601-add1-31[1].cout[0] (adder)                             0.026     7.011
$mul~1601-add1-32[1].cin[0] (adder)                              0.000     7.011
$mul~1601-add1-32[1].cout[0] (adder)                             0.026     7.037
$mul~1601-add1-33[1].cin[0] (adder)                              0.000     7.037
$mul~1601-add1-33[1].sumout[0] (adder)                           0.035     7.072
n41284.in[1] (.names)                                            0.660     7.733
n41284.out[0] (.names)                                           0.153     7.886
$dffe~1600^Q~59.D[0] (.latch)                                    0.019     7.905
data arrival time                                                          7.905

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1600^Q~59.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.905
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.881


#Path 50
Startpoint: lo07861.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1584^Q~60.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07861.clk[0] (.latch)                                          0.042     0.042
lo07861.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1585-2[0].a[4] (multiply)                                   1.522     1.625
$mul~1585-2[0].out[2] (multiply)                                 2.140     3.765
$mul~1585-add0-3[1].a[0] (adder)                                 1.168     4.933
$mul~1585-add0-3[1].cout[0] (adder)                              0.049     4.982
$mul~1585-add0-4[1].cin[0] (adder)                               0.000     4.982
$mul~1585-add0-4[1].cout[0] (adder)                              0.026     5.008
$mul~1585-add0-5[1].cin[0] (adder)                               0.000     5.008
$mul~1585-add0-5[1].cout[0] (adder)                              0.026     5.033
$mul~1585-add0-6[1].cin[0] (adder)                               0.000     5.033
$mul~1585-add0-6[1].cout[0] (adder)                              0.026     5.059
$mul~1585-add0-7[1].cin[0] (adder)                               0.000     5.059
$mul~1585-add0-7[1].cout[0] (adder)                              0.026     5.085
$mul~1585-add0-8[1].cin[0] (adder)                               0.000     5.085
$mul~1585-add0-8[1].cout[0] (adder)                              0.026     5.110
$mul~1585-add0-9[1].cin[0] (adder)                               0.000     5.110
$mul~1585-add0-9[1].sumout[0] (adder)                            0.035     5.146
$mul~1585-add1-9[1].a[0] (adder)                                 1.208     6.353
$mul~1585-add1-9[1].cout[0] (adder)                              0.049     6.403
$mul~1585-add1-10[1].cin[0] (adder)                              0.000     6.403
$mul~1585-add1-10[1].cout[0] (adder)                             0.026     6.428
$mul~1585-add1-11[1].cin[0] (adder)                              0.000     6.428
$mul~1585-add1-11[1].cout[0] (adder)                             0.026     6.454
$mul~1585-add1-12[1].cin[0] (adder)                              0.000     6.454
$mul~1585-add1-12[1].cout[0] (adder)                             0.026     6.479
$mul~1585-add1-13[1].cin[0] (adder)                              0.000     6.479
$mul~1585-add1-13[1].cout[0] (adder)                             0.026     6.505
$mul~1585-add1-14[1].cin[0] (adder)                              0.000     6.505
$mul~1585-add1-14[1].cout[0] (adder)                             0.026     6.531
$mul~1585-add1-15[1].cin[0] (adder)                              0.000     6.531
$mul~1585-add1-15[1].cout[0] (adder)                             0.026     6.556
$mul~1585-add1-16[1].cin[0] (adder)                              0.000     6.556
$mul~1585-add1-16[1].cout[0] (adder)                             0.026     6.582
$mul~1585-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1585-add1-17[1].cout[0] (adder)                             0.026     6.607
$mul~1585-add1-18[1].cin[0] (adder)                              0.000     6.607
$mul~1585-add1-18[1].cout[0] (adder)                             0.026     6.633
$mul~1585-add1-19[1].cin[0] (adder)                              0.000     6.633
$mul~1585-add1-19[1].cout[0] (adder)                             0.026     6.658
$mul~1585-add1-20[1].cin[0] (adder)                              0.018     6.677
$mul~1585-add1-20[1].cout[0] (adder)                             0.026     6.702
$mul~1585-add1-21[1].cin[0] (adder)                              0.000     6.702
$mul~1585-add1-21[1].cout[0] (adder)                             0.026     6.728
$mul~1585-add1-22[1].cin[0] (adder)                              0.000     6.728
$mul~1585-add1-22[1].cout[0] (adder)                             0.026     6.754
$mul~1585-add1-23[1].cin[0] (adder)                              0.000     6.754
$mul~1585-add1-23[1].cout[0] (adder)                             0.026     6.779
$mul~1585-add1-24[1].cin[0] (adder)                              0.000     6.779
$mul~1585-add1-24[1].cout[0] (adder)                             0.026     6.805
$mul~1585-add1-25[1].cin[0] (adder)                              0.000     6.805
$mul~1585-add1-25[1].cout[0] (adder)                             0.026     6.830
$mul~1585-add1-26[1].cin[0] (adder)                              0.000     6.830
$mul~1585-add1-26[1].cout[0] (adder)                             0.026     6.856
$mul~1585-add1-27[1].cin[0] (adder)                              0.000     6.856
$mul~1585-add1-27[1].cout[0] (adder)                             0.026     6.881
$mul~1585-add1-28[1].cin[0] (adder)                              0.000     6.881
$mul~1585-add1-28[1].cout[0] (adder)                             0.026     6.907
$mul~1585-add1-29[1].cin[0] (adder)                              0.000     6.907
$mul~1585-add1-29[1].cout[0] (adder)                             0.026     6.932
$mul~1585-add1-30[1].cin[0] (adder)                              0.000     6.932
$mul~1585-add1-30[1].cout[0] (adder)                             0.026     6.958
$mul~1585-add1-31[1].cin[0] (adder)                              0.000     6.958
$mul~1585-add1-31[1].cout[0] (adder)                             0.026     6.984
$mul~1585-add1-32[1].cin[0] (adder)                              0.000     6.984
$mul~1585-add1-32[1].cout[0] (adder)                             0.026     7.009
$mul~1585-add1-33[1].cin[0] (adder)                              0.000     7.009
$mul~1585-add1-33[1].cout[0] (adder)                             0.026     7.035
$mul~1585-add1-34[1].cin[0] (adder)                              0.000     7.035
$mul~1585-add1-34[1].sumout[0] (adder)                           0.035     7.070
n42584.in[1] (.names)                                            0.660     7.731
n42584.out[0] (.names)                                           0.153     7.884
$dffe~1584^Q~60.D[0] (.latch)                                    0.019     7.903
data arrival time                                                          7.903

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1584^Q~60.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.903
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.879


#Path 51
Startpoint: lo01895.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1596^Q~44.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01895.clk[0] (.latch)                                          0.042     0.042
lo01895.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1597-2[0].b[0] (multiply)                                   1.835     1.938
$mul~1597-2[0].out[2] (multiply)                                 2.140     4.078
$mul~1597-add0-3[1].a[0] (adder)                                 0.960     5.038
$mul~1597-add0-3[1].cout[0] (adder)                              0.049     5.087
$mul~1597-add0-4[1].cin[0] (adder)                               0.000     5.087
$mul~1597-add0-4[1].cout[0] (adder)                              0.026     5.113
$mul~1597-add0-5[1].cin[0] (adder)                               0.000     5.113
$mul~1597-add0-5[1].cout[0] (adder)                              0.026     5.138
$mul~1597-add0-6[1].cin[0] (adder)                               0.000     5.138
$mul~1597-add0-6[1].cout[0] (adder)                              0.026     5.164
$mul~1597-add0-7[1].cin[0] (adder)                               0.000     5.164
$mul~1597-add0-7[1].cout[0] (adder)                              0.026     5.190
$mul~1597-add0-8[1].cin[0] (adder)                               0.000     5.190
$mul~1597-add0-8[1].cout[0] (adder)                              0.026     5.215
$mul~1597-add0-9[1].cin[0] (adder)                               0.000     5.215
$mul~1597-add0-9[1].cout[0] (adder)                              0.026     5.241
$mul~1597-add0-10[1].cin[0] (adder)                              0.000     5.241
$mul~1597-add0-10[1].cout[0] (adder)                             0.026     5.266
$mul~1597-add0-11[1].cin[0] (adder)                              0.000     5.266
$mul~1597-add0-11[1].cout[0] (adder)                             0.026     5.292
$mul~1597-add0-12[1].cin[0] (adder)                              0.000     5.292
$mul~1597-add0-12[1].sumout[0] (adder)                           0.035     5.327
$mul~1597-add1-12[1].a[0] (adder)                                1.000     6.327
$mul~1597-add1-12[1].cout[0] (adder)                             0.049     6.377
$mul~1597-add1-13[1].cin[0] (adder)                              0.000     6.377
$mul~1597-add1-13[1].cout[0] (adder)                             0.026     6.402
$mul~1597-add1-14[1].cin[0] (adder)                              0.000     6.402
$mul~1597-add1-14[1].cout[0] (adder)                             0.026     6.428
$mul~1597-add1-15[1].cin[0] (adder)                              0.000     6.428
$mul~1597-add1-15[1].cout[0] (adder)                             0.026     6.453
$mul~1597-add1-16[1].cin[0] (adder)                              0.000     6.453
$mul~1597-add1-16[1].cout[0] (adder)                             0.026     6.479
$mul~1597-add1-17[1].cin[0] (adder)                              0.000     6.479
$mul~1597-add1-17[1].cout[0] (adder)                             0.026     6.504
$mul~1597-add1-18[1].cin[0] (adder)                              0.000     6.504
$mul~1597-add1-18[1].sumout[0] (adder)                           0.035     6.540
n25390.in[1] (.names)                                            1.181     7.721
n25390.out[0] (.names)                                           0.153     7.874
$dffe~1596^Q~44.D[0] (.latch)                                    0.019     7.893
data arrival time                                                          7.893

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1596^Q~44.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.893
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.870


#Path 52
Startpoint: lo07861.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1584^Q~51.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07861.clk[0] (.latch)                                          0.042     0.042
lo07861.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1585-2[0].a[4] (multiply)                                   1.522     1.625
$mul~1585-2[0].out[2] (multiply)                                 2.140     3.765
$mul~1585-add0-3[1].a[0] (adder)                                 1.168     4.933
$mul~1585-add0-3[1].cout[0] (adder)                              0.049     4.982
$mul~1585-add0-4[1].cin[0] (adder)                               0.000     4.982
$mul~1585-add0-4[1].cout[0] (adder)                              0.026     5.008
$mul~1585-add0-5[1].cin[0] (adder)                               0.000     5.008
$mul~1585-add0-5[1].cout[0] (adder)                              0.026     5.033
$mul~1585-add0-6[1].cin[0] (adder)                               0.000     5.033
$mul~1585-add0-6[1].cout[0] (adder)                              0.026     5.059
$mul~1585-add0-7[1].cin[0] (adder)                               0.000     5.059
$mul~1585-add0-7[1].cout[0] (adder)                              0.026     5.085
$mul~1585-add0-8[1].cin[0] (adder)                               0.000     5.085
$mul~1585-add0-8[1].cout[0] (adder)                              0.026     5.110
$mul~1585-add0-9[1].cin[0] (adder)                               0.000     5.110
$mul~1585-add0-9[1].sumout[0] (adder)                            0.035     5.146
$mul~1585-add1-9[1].a[0] (adder)                                 1.208     6.353
$mul~1585-add1-9[1].cout[0] (adder)                              0.049     6.403
$mul~1585-add1-10[1].cin[0] (adder)                              0.000     6.403
$mul~1585-add1-10[1].cout[0] (adder)                             0.026     6.428
$mul~1585-add1-11[1].cin[0] (adder)                              0.000     6.428
$mul~1585-add1-11[1].cout[0] (adder)                             0.026     6.454
$mul~1585-add1-12[1].cin[0] (adder)                              0.000     6.454
$mul~1585-add1-12[1].cout[0] (adder)                             0.026     6.479
$mul~1585-add1-13[1].cin[0] (adder)                              0.000     6.479
$mul~1585-add1-13[1].cout[0] (adder)                             0.026     6.505
$mul~1585-add1-14[1].cin[0] (adder)                              0.000     6.505
$mul~1585-add1-14[1].cout[0] (adder)                             0.026     6.531
$mul~1585-add1-15[1].cin[0] (adder)                              0.000     6.531
$mul~1585-add1-15[1].cout[0] (adder)                             0.026     6.556
$mul~1585-add1-16[1].cin[0] (adder)                              0.000     6.556
$mul~1585-add1-16[1].cout[0] (adder)                             0.026     6.582
$mul~1585-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1585-add1-17[1].cout[0] (adder)                             0.026     6.607
$mul~1585-add1-18[1].cin[0] (adder)                              0.000     6.607
$mul~1585-add1-18[1].cout[0] (adder)                             0.026     6.633
$mul~1585-add1-19[1].cin[0] (adder)                              0.000     6.633
$mul~1585-add1-19[1].cout[0] (adder)                             0.026     6.658
$mul~1585-add1-20[1].cin[0] (adder)                              0.018     6.677
$mul~1585-add1-20[1].cout[0] (adder)                             0.026     6.702
$mul~1585-add1-21[1].cin[0] (adder)                              0.000     6.702
$mul~1585-add1-21[1].cout[0] (adder)                             0.026     6.728
$mul~1585-add1-22[1].cin[0] (adder)                              0.000     6.728
$mul~1585-add1-22[1].cout[0] (adder)                             0.026     6.754
$mul~1585-add1-23[1].cin[0] (adder)                              0.000     6.754
$mul~1585-add1-23[1].cout[0] (adder)                             0.026     6.779
$mul~1585-add1-24[1].cin[0] (adder)                              0.000     6.779
$mul~1585-add1-24[1].cout[0] (adder)                             0.026     6.805
$mul~1585-add1-25[1].cin[0] (adder)                              0.000     6.805
$mul~1585-add1-25[1].sumout[0] (adder)                           0.035     6.840
n42539.in[1] (.names)                                            0.868     7.708
n42539.out[0] (.names)                                           0.153     7.862
$dffe~1584^Q~51.D[0] (.latch)                                    0.019     7.881
data arrival time                                                          7.881

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1584^Q~51.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.881
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.857


#Path 53
Startpoint: lo01920.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1594^Q~53.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01920.clk[0] (.latch)                                          0.042     0.042
lo01920.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1595-1[0].a[25] (multiply)                                  1.627     1.730
$mul~1595-1[0].out[0] (multiply)                                 2.140     3.870
$mul~1595-add0-1[1].b[0] (adder)                                 0.960     4.830
$mul~1595-add0-1[1].cout[0] (adder)                              0.049     4.879
$mul~1595-add0-2[1].cin[0] (adder)                               0.000     4.879
$mul~1595-add0-2[1].cout[0] (adder)                              0.026     4.905
$mul~1595-add0-3[1].cin[0] (adder)                               0.000     4.905
$mul~1595-add0-3[1].cout[0] (adder)                              0.026     4.931
$mul~1595-add0-4[1].cin[0] (adder)                               0.000     4.931
$mul~1595-add0-4[1].cout[0] (adder)                              0.026     4.956
$mul~1595-add0-5[1].cin[0] (adder)                               0.000     4.956
$mul~1595-add0-5[1].cout[0] (adder)                              0.026     4.982
$mul~1595-add0-6[1].cin[0] (adder)                               0.000     4.982
$mul~1595-add0-6[1].cout[0] (adder)                              0.026     5.007
$mul~1595-add0-7[1].cin[0] (adder)                               0.000     5.007
$mul~1595-add0-7[1].cout[0] (adder)                              0.026     5.033
$mul~1595-add0-8[1].cin[0] (adder)                               0.000     5.033
$mul~1595-add0-8[1].cout[0] (adder)                              0.026     5.058
$mul~1595-add0-9[1].cin[0] (adder)                               0.000     5.058
$mul~1595-add0-9[1].cout[0] (adder)                              0.026     5.084
$mul~1595-add0-10[1].cin[0] (adder)                              0.000     5.084
$mul~1595-add0-10[1].cout[0] (adder)                             0.026     5.109
$mul~1595-add0-11[1].cin[0] (adder)                              0.000     5.109
$mul~1595-add0-11[1].sumout[0] (adder)                           0.035     5.145
$mul~1595-add1-11[1].a[0] (adder)                                1.208     6.353
$mul~1595-add1-11[1].cout[0] (adder)                             0.049     6.402
$mul~1595-add1-12[1].cin[0] (adder)                              0.000     6.402
$mul~1595-add1-12[1].cout[0] (adder)                             0.026     6.428
$mul~1595-add1-13[1].cin[0] (adder)                              0.000     6.428
$mul~1595-add1-13[1].cout[0] (adder)                             0.026     6.453
$mul~1595-add1-14[1].cin[0] (adder)                              0.000     6.453
$mul~1595-add1-14[1].cout[0] (adder)                             0.026     6.479
$mul~1595-add1-15[1].cin[0] (adder)                              0.000     6.479
$mul~1595-add1-15[1].cout[0] (adder)                             0.026     6.504
$mul~1595-add1-16[1].cin[0] (adder)                              0.000     6.504
$mul~1595-add1-16[1].cout[0] (adder)                             0.026     6.530
$mul~1595-add1-17[1].cin[0] (adder)                              0.000     6.530
$mul~1595-add1-17[1].cout[0] (adder)                             0.026     6.556
$mul~1595-add1-18[1].cin[0] (adder)                              0.000     6.556
$mul~1595-add1-18[1].cout[0] (adder)                             0.026     6.581
$mul~1595-add1-19[1].cin[0] (adder)                              0.000     6.581
$mul~1595-add1-19[1].cout[0] (adder)                             0.026     6.607
$mul~1595-add1-20[1].cin[0] (adder)                              0.018     6.625
$mul~1595-add1-20[1].cout[0] (adder)                             0.026     6.651
$mul~1595-add1-21[1].cin[0] (adder)                              0.000     6.651
$mul~1595-add1-21[1].cout[0] (adder)                             0.026     6.676
$mul~1595-add1-22[1].cin[0] (adder)                              0.000     6.676
$mul~1595-add1-22[1].cout[0] (adder)                             0.026     6.702
$mul~1595-add1-23[1].cin[0] (adder)                              0.000     6.702
$mul~1595-add1-23[1].cout[0] (adder)                             0.026     6.727
$mul~1595-add1-24[1].cin[0] (adder)                              0.000     6.727
$mul~1595-add1-24[1].cout[0] (adder)                             0.026     6.753
$mul~1595-add1-25[1].cin[0] (adder)                              0.000     6.753
$mul~1595-add1-25[1].cout[0] (adder)                             0.026     6.778
$mul~1595-add1-26[1].cin[0] (adder)                              0.000     6.778
$mul~1595-add1-26[1].cout[0] (adder)                             0.026     6.804
$mul~1595-add1-27[1].cin[0] (adder)                              0.000     6.804
$mul~1595-add1-27[1].sumout[0] (adder)                           0.035     6.839
n33903.in[1] (.names)                                            0.868     7.708
n33903.out[0] (.names)                                           0.153     7.861
$dffe~1594^Q~53.D[0] (.latch)                                    0.019     7.880
data arrival time                                                          7.880

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1594^Q~53.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.880
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.856


#Path 54
Startpoint: lo04862.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1590^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo04862.clk[0] (.latch)                                          0.042     0.042
lo04862.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1591-2[0].a[1] (multiply)                                   1.524     1.627
$mul~1591-2[0].out[2] (multiply)                                 2.140     3.767
$mul~1591-add0-3[1].a[0] (adder)                                 1.168     4.935
$mul~1591-add0-3[1].cout[0] (adder)                              0.049     4.984
$mul~1591-add0-4[1].cin[0] (adder)                               0.000     4.984
$mul~1591-add0-4[1].cout[0] (adder)                              0.026     5.010
$mul~1591-add0-5[1].cin[0] (adder)                               0.000     5.010
$mul~1591-add0-5[1].cout[0] (adder)                              0.026     5.036
$mul~1591-add0-6[1].cin[0] (adder)                               0.000     5.036
$mul~1591-add0-6[1].cout[0] (adder)                              0.026     5.061
$mul~1591-add0-7[1].cin[0] (adder)                               0.000     5.061
$mul~1591-add0-7[1].sumout[0] (adder)                            0.035     5.097
$mul~1591-add1-7[1].a[0] (adder)                                 1.208     6.304
$mul~1591-add1-7[1].cout[0] (adder)                              0.049     6.354
$mul~1591-add1-8[1].cin[0] (adder)                               0.000     6.354
$mul~1591-add1-8[1].cout[0] (adder)                              0.026     6.379
$mul~1591-add1-9[1].cin[0] (adder)                               0.000     6.379
$mul~1591-add1-9[1].cout[0] (adder)                              0.026     6.405
$mul~1591-add1-10[1].cin[0] (adder)                              0.000     6.405
$mul~1591-add1-10[1].cout[0] (adder)                             0.026     6.430
$mul~1591-add1-11[1].cin[0] (adder)                              0.000     6.430
$mul~1591-add1-11[1].cout[0] (adder)                             0.026     6.456
$mul~1591-add1-12[1].cin[0] (adder)                              0.000     6.456
$mul~1591-add1-12[1].cout[0] (adder)                             0.026     6.482
$mul~1591-add1-13[1].cin[0] (adder)                              0.000     6.482
$mul~1591-add1-13[1].cout[0] (adder)                             0.026     6.507
$mul~1591-add1-14[1].cin[0] (adder)                              0.000     6.507
$mul~1591-add1-14[1].cout[0] (adder)                             0.026     6.533
$mul~1591-add1-15[1].cin[0] (adder)                              0.000     6.533
$mul~1591-add1-15[1].cout[0] (adder)                             0.026     6.558
$mul~1591-add1-16[1].cin[0] (adder)                              0.000     6.558
$mul~1591-add1-16[1].cout[0] (adder)                             0.026     6.584
$mul~1591-add1-17[1].cin[0] (adder)                              0.000     6.584
$mul~1591-add1-17[1].cout[0] (adder)                             0.026     6.609
$mul~1591-add1-18[1].cin[0] (adder)                              0.000     6.609
$mul~1591-add1-18[1].cout[0] (adder)                             0.026     6.635
$mul~1591-add1-19[1].cin[0] (adder)                              0.000     6.635
$mul~1591-add1-19[1].cout[0] (adder)                             0.026     6.661
$mul~1591-add1-20[1].cin[0] (adder)                              0.018     6.679
$mul~1591-add1-20[1].cout[0] (adder)                             0.026     6.705
$mul~1591-add1-21[1].cin[0] (adder)                              0.000     6.705
$mul~1591-add1-21[1].cout[0] (adder)                             0.026     6.730
$mul~1591-add1-22[1].cin[0] (adder)                              0.000     6.730
$mul~1591-add1-22[1].cout[0] (adder)                             0.026     6.756
$mul~1591-add1-23[1].cin[0] (adder)                              0.000     6.756
$mul~1591-add1-23[1].cout[0] (adder)                             0.026     6.781
$mul~1591-add1-24[1].cin[0] (adder)                              0.000     6.781
$mul~1591-add1-24[1].cout[0] (adder)                             0.026     6.807
$mul~1591-add1-25[1].cin[0] (adder)                              0.000     6.807
$mul~1591-add1-25[1].cout[0] (adder)                             0.026     6.832
$mul~1591-add1-26[1].cin[0] (adder)                              0.000     6.832
$mul~1591-add1-26[1].cout[0] (adder)                             0.026     6.858
$mul~1591-add1-27[1].cin[0] (adder)                              0.000     6.858
$mul~1591-add1-27[1].cout[0] (adder)                             0.026     6.883
$mul~1591-add1-28[1].cin[0] (adder)                              0.000     6.883
$mul~1591-add1-28[1].cout[0] (adder)                             0.026     6.909
$mul~1591-add1-29[1].cin[0] (adder)                              0.000     6.909
$mul~1591-add1-29[1].cout[0] (adder)                             0.026     6.935
$mul~1591-add1-30[1].cin[0] (adder)                              0.000     6.935
$mul~1591-add1-30[1].cout[0] (adder)                             0.026     6.960
$mul~1591-add1-31[1].cin[0] (adder)                              0.000     6.960
$mul~1591-add1-31[1].cout[0] (adder)                             0.026     6.986
$mul~1591-add1-32[1].cin[0] (adder)                              0.000     6.986
$mul~1591-add1-32[1].cout[0] (adder)                             0.026     7.011
$mul~1591-add1-33[1].cin[0] (adder)                              0.000     7.011
$mul~1591-add1-33[1].sumout[0] (adder)                           0.035     7.047
n57639.in[1] (.names)                                            0.660     7.707
n57639.out[0] (.names)                                           0.153     7.860
$dffe~1590^Q~59.D[0] (.latch)                                    0.019     7.879
data arrival time                                                          7.879

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1590^Q~59.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.879
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.856


#Path 55
Startpoint: lo02451.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1600^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo02451.clk[0] (.latch)                                          0.042     0.042
lo02451.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1601-2[0].a[2] (multiply)                                   1.732     1.835
$mul~1601-2[0].out[1] (multiply)                                 2.140     3.975
$mul~1601-add0-2[1].a[0] (adder)                                 1.168     5.143
$mul~1601-add0-2[1].cout[0] (adder)                              0.049     5.192
$mul~1601-add0-3[1].cin[0] (adder)                               0.000     5.192
$mul~1601-add0-3[1].cout[0] (adder)                              0.026     5.218
$mul~1601-add0-4[1].cin[0] (adder)                               0.000     5.218
$mul~1601-add0-4[1].cout[0] (adder)                              0.026     5.243
$mul~1601-add0-5[1].cin[0] (adder)                               0.000     5.243
$mul~1601-add0-5[1].cout[0] (adder)                              0.026     5.269
$mul~1601-add0-6[1].cin[0] (adder)                               0.000     5.269
$mul~1601-add0-6[1].cout[0] (adder)                              0.026     5.295
$mul~1601-add0-7[1].cin[0] (adder)                               0.000     5.295
$mul~1601-add0-7[1].cout[0] (adder)                              0.026     5.320
$mul~1601-add0-8[1].cin[0] (adder)                               0.000     5.320
$mul~1601-add0-8[1].cout[0] (adder)                              0.026     5.346
$mul~1601-add0-9[1].cin[0] (adder)                               0.000     5.346
$mul~1601-add0-9[1].cout[0] (adder)                              0.026     5.371
$mul~1601-add0-10[1].cin[0] (adder)                              0.000     5.371
$mul~1601-add0-10[1].cout[0] (adder)                             0.026     5.397
$mul~1601-add0-11[1].cin[0] (adder)                              0.000     5.397
$mul~1601-add0-11[1].sumout[0] (adder)                           0.035     5.432
$mul~1601-add1-11[1].a[0] (adder)                                1.000     6.432
$mul~1601-add1-11[1].cout[0] (adder)                             0.049     6.482
$mul~1601-add1-12[1].cin[0] (adder)                              0.000     6.482
$mul~1601-add1-12[1].cout[0] (adder)                             0.026     6.507
$mul~1601-add1-13[1].cin[0] (adder)                              0.000     6.507
$mul~1601-add1-13[1].cout[0] (adder)                             0.026     6.533
$mul~1601-add1-14[1].cin[0] (adder)                              0.000     6.533
$mul~1601-add1-14[1].cout[0] (adder)                             0.026     6.558
$mul~1601-add1-15[1].cin[0] (adder)                              0.000     6.558
$mul~1601-add1-15[1].cout[0] (adder)                             0.026     6.584
$mul~1601-add1-16[1].cin[0] (adder)                              0.000     6.584
$mul~1601-add1-16[1].cout[0] (adder)                             0.026     6.609
$mul~1601-add1-17[1].cin[0] (adder)                              0.000     6.609
$mul~1601-add1-17[1].cout[0] (adder)                             0.026     6.635
$mul~1601-add1-18[1].cin[0] (adder)                              0.000     6.635
$mul~1601-add1-18[1].cout[0] (adder)                             0.026     6.661
$mul~1601-add1-19[1].cin[0] (adder)                              0.000     6.661
$mul~1601-add1-19[1].cout[0] (adder)                             0.026     6.686
$mul~1601-add1-20[1].cin[0] (adder)                              0.018     6.705
$mul~1601-add1-20[1].cout[0] (adder)                             0.026     6.730
$mul~1601-add1-21[1].cin[0] (adder)                              0.000     6.730
$mul~1601-add1-21[1].cout[0] (adder)                             0.026     6.756
$mul~1601-add1-22[1].cin[0] (adder)                              0.000     6.756
$mul~1601-add1-22[1].cout[0] (adder)                             0.026     6.781
$mul~1601-add1-23[1].cin[0] (adder)                              0.000     6.781
$mul~1601-add1-23[1].cout[0] (adder)                             0.026     6.807
$mul~1601-add1-24[1].cin[0] (adder)                              0.000     6.807
$mul~1601-add1-24[1].cout[0] (adder)                             0.026     6.832
$mul~1601-add1-25[1].cin[0] (adder)                              0.000     6.832
$mul~1601-add1-25[1].cout[0] (adder)                             0.026     6.858
$mul~1601-add1-26[1].cin[0] (adder)                              0.000     6.858
$mul~1601-add1-26[1].cout[0] (adder)                             0.026     6.883
$mul~1601-add1-27[1].cin[0] (adder)                              0.000     6.883
$mul~1601-add1-27[1].cout[0] (adder)                             0.026     6.909
$mul~1601-add1-28[1].cin[0] (adder)                              0.000     6.909
$mul~1601-add1-28[1].cout[0] (adder)                             0.026     6.935
$mul~1601-add1-29[1].cin[0] (adder)                              0.000     6.935
$mul~1601-add1-29[1].cout[0] (adder)                             0.026     6.960
$mul~1601-add1-30[1].cin[0] (adder)                              0.000     6.960
$mul~1601-add1-30[1].cout[0] (adder)                             0.026     6.986
$mul~1601-add1-31[1].cin[0] (adder)                              0.000     6.986
$mul~1601-add1-31[1].cout[0] (adder)                             0.026     7.011
$mul~1601-add1-32[1].cin[0] (adder)                              0.000     7.011
$mul~1601-add1-32[1].sumout[0] (adder)                           0.035     7.047
n41279.in[1] (.names)                                            0.660     7.707
n41279.out[0] (.names)                                           0.153     7.860
$dffe~1600^Q~58.D[0] (.latch)                                    0.019     7.879
data arrival time                                                          7.879

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1600^Q~58.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.879
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.856


#Path 56
Startpoint: lo02451.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1598^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo02451.clk[0] (.latch)                                          0.042     0.042
lo02451.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1599-2[0].a[2] (multiply)                                   1.732     1.835
$mul~1599-2[0].out[2] (multiply)                                 2.140     3.975
$mul~1599-add0-3[1].a[0] (adder)                                 0.960     4.935
$mul~1599-add0-3[1].cout[0] (adder)                              0.049     4.984
$mul~1599-add0-4[1].cin[0] (adder)                               0.000     4.984
$mul~1599-add0-4[1].cout[0] (adder)                              0.026     5.010
$mul~1599-add0-5[1].cin[0] (adder)                               0.000     5.010
$mul~1599-add0-5[1].cout[0] (adder)                              0.026     5.036
$mul~1599-add0-6[1].cin[0] (adder)                               0.000     5.036
$mul~1599-add0-6[1].cout[0] (adder)                              0.026     5.061
$mul~1599-add0-7[1].cin[0] (adder)                               0.000     5.061
$mul~1599-add0-7[1].sumout[0] (adder)                            0.035     5.097
$mul~1599-add1-7[1].a[0] (adder)                                 1.000     6.097
$mul~1599-add1-7[1].cout[0] (adder)                              0.049     6.146
$mul~1599-add1-8[1].cin[0] (adder)                               0.000     6.146
$mul~1599-add1-8[1].cout[0] (adder)                              0.026     6.171
$mul~1599-add1-9[1].cin[0] (adder)                               0.000     6.171
$mul~1599-add1-9[1].cout[0] (adder)                              0.026     6.197
$mul~1599-add1-10[1].cin[0] (adder)                              0.000     6.197
$mul~1599-add1-10[1].cout[0] (adder)                             0.026     6.223
$mul~1599-add1-11[1].cin[0] (adder)                              0.000     6.223
$mul~1599-add1-11[1].cout[0] (adder)                             0.026     6.248
$mul~1599-add1-12[1].cin[0] (adder)                              0.000     6.248
$mul~1599-add1-12[1].cout[0] (adder)                             0.026     6.274
$mul~1599-add1-13[1].cin[0] (adder)                              0.000     6.274
$mul~1599-add1-13[1].cout[0] (adder)                             0.026     6.299
$mul~1599-add1-14[1].cin[0] (adder)                              0.000     6.299
$mul~1599-add1-14[1].cout[0] (adder)                             0.026     6.325
$mul~1599-add1-15[1].cin[0] (adder)                              0.000     6.325
$mul~1599-add1-15[1].cout[0] (adder)                             0.026     6.350
$mul~1599-add1-16[1].cin[0] (adder)                              0.000     6.350
$mul~1599-add1-16[1].cout[0] (adder)                             0.026     6.376
$mul~1599-add1-17[1].cin[0] (adder)                              0.000     6.376
$mul~1599-add1-17[1].cout[0] (adder)                             0.026     6.401
$mul~1599-add1-18[1].cin[0] (adder)                              0.000     6.401
$mul~1599-add1-18[1].cout[0] (adder)                             0.026     6.427
$mul~1599-add1-19[1].cin[0] (adder)                              0.000     6.427
$mul~1599-add1-19[1].cout[0] (adder)                             0.026     6.453
$mul~1599-add1-20[1].cin[0] (adder)                              0.018     6.471
$mul~1599-add1-20[1].cout[0] (adder)                             0.026     6.497
$mul~1599-add1-21[1].cin[0] (adder)                              0.000     6.497
$mul~1599-add1-21[1].cout[0] (adder)                             0.026     6.522
$mul~1599-add1-22[1].cin[0] (adder)                              0.000     6.522
$mul~1599-add1-22[1].cout[0] (adder)                             0.026     6.548
$mul~1599-add1-23[1].cin[0] (adder)                              0.000     6.548
$mul~1599-add1-23[1].cout[0] (adder)                             0.026     6.573
$mul~1599-add1-24[1].cin[0] (adder)                              0.000     6.573
$mul~1599-add1-24[1].cout[0] (adder)                             0.026     6.599
$mul~1599-add1-25[1].cin[0] (adder)                              0.000     6.599
$mul~1599-add1-25[1].cout[0] (adder)                             0.026     6.624
$mul~1599-add1-26[1].cin[0] (adder)                              0.000     6.624
$mul~1599-add1-26[1].cout[0] (adder)                             0.026     6.650
$mul~1599-add1-27[1].cin[0] (adder)                              0.000     6.650
$mul~1599-add1-27[1].cout[0] (adder)                             0.026     6.676
$mul~1599-add1-28[1].cin[0] (adder)                              0.000     6.676
$mul~1599-add1-28[1].cout[0] (adder)                             0.026     6.701
$mul~1599-add1-29[1].cin[0] (adder)                              0.000     6.701
$mul~1599-add1-29[1].cout[0] (adder)                             0.026     6.727
$mul~1599-add1-30[1].cin[0] (adder)                              0.000     6.727
$mul~1599-add1-30[1].cout[0] (adder)                             0.026     6.752
$mul~1599-add1-31[1].cin[0] (adder)                              0.000     6.752
$mul~1599-add1-31[1].cout[0] (adder)                             0.026     6.778
$mul~1599-add1-32[1].cin[0] (adder)                              0.000     6.778
$mul~1599-add1-32[1].cout[0] (adder)                             0.026     6.803
$mul~1599-add1-33[1].cin[0] (adder)                              0.000     6.803
$mul~1599-add1-33[1].sumout[0] (adder)                           0.035     6.839
n36957.in[1] (.names)                                            0.868     7.707
n36957.out[0] (.names)                                           0.153     7.860
$dffe~1598^Q~59.D[0] (.latch)                                    0.019     7.879
data arrival time                                                          7.879

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1598^Q~59.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.879
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.856


#Path 57
Startpoint: lo02451.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1598^Q~43.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo02451.clk[0] (.latch)                                          0.042     0.042
lo02451.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1599-2[0].a[2] (multiply)                                   1.732     1.835
$mul~1599-2[0].out[2] (multiply)                                 2.140     3.975
$mul~1599-add0-3[1].a[0] (adder)                                 0.960     4.935
$mul~1599-add0-3[1].cout[0] (adder)                              0.049     4.984
$mul~1599-add0-4[1].cin[0] (adder)                               0.000     4.984
$mul~1599-add0-4[1].cout[0] (adder)                              0.026     5.010
$mul~1599-add0-5[1].cin[0] (adder)                               0.000     5.010
$mul~1599-add0-5[1].cout[0] (adder)                              0.026     5.036
$mul~1599-add0-6[1].cin[0] (adder)                               0.000     5.036
$mul~1599-add0-6[1].cout[0] (adder)                              0.026     5.061
$mul~1599-add0-7[1].cin[0] (adder)                               0.000     5.061
$mul~1599-add0-7[1].sumout[0] (adder)                            0.035     5.097
$mul~1599-add1-7[1].a[0] (adder)                                 1.000     6.097
$mul~1599-add1-7[1].cout[0] (adder)                              0.049     6.146
$mul~1599-add1-8[1].cin[0] (adder)                               0.000     6.146
$mul~1599-add1-8[1].cout[0] (adder)                              0.026     6.171
$mul~1599-add1-9[1].cin[0] (adder)                               0.000     6.171
$mul~1599-add1-9[1].cout[0] (adder)                              0.026     6.197
$mul~1599-add1-10[1].cin[0] (adder)                              0.000     6.197
$mul~1599-add1-10[1].cout[0] (adder)                             0.026     6.223
$mul~1599-add1-11[1].cin[0] (adder)                              0.000     6.223
$mul~1599-add1-11[1].cout[0] (adder)                             0.026     6.248
$mul~1599-add1-12[1].cin[0] (adder)                              0.000     6.248
$mul~1599-add1-12[1].cout[0] (adder)                             0.026     6.274
$mul~1599-add1-13[1].cin[0] (adder)                              0.000     6.274
$mul~1599-add1-13[1].cout[0] (adder)                             0.026     6.299
$mul~1599-add1-14[1].cin[0] (adder)                              0.000     6.299
$mul~1599-add1-14[1].cout[0] (adder)                             0.026     6.325
$mul~1599-add1-15[1].cin[0] (adder)                              0.000     6.325
$mul~1599-add1-15[1].cout[0] (adder)                             0.026     6.350
$mul~1599-add1-16[1].cin[0] (adder)                              0.000     6.350
$mul~1599-add1-16[1].cout[0] (adder)                             0.026     6.376
$mul~1599-add1-17[1].cin[0] (adder)                              0.000     6.376
$mul~1599-add1-17[1].sumout[0] (adder)                           0.035     6.411
n36877.in[1] (.names)                                            1.284     7.695
n36877.out[0] (.names)                                           0.153     7.849
$dffe~1598^Q~43.D[0] (.latch)                                    0.019     7.868
data arrival time                                                          7.868

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1598^Q~43.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.868
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.844


#Path 58
Startpoint: lo01920.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1594^Q~45.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01920.clk[0] (.latch)                                          0.042     0.042
lo01920.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1595-1[0].a[25] (multiply)                                  1.627     1.730
$mul~1595-1[0].out[0] (multiply)                                 2.140     3.870
$mul~1595-add0-1[1].b[0] (adder)                                 0.960     4.830
$mul~1595-add0-1[1].cout[0] (adder)                              0.049     4.879
$mul~1595-add0-2[1].cin[0] (adder)                               0.000     4.879
$mul~1595-add0-2[1].cout[0] (adder)                              0.026     4.905
$mul~1595-add0-3[1].cin[0] (adder)                               0.000     4.905
$mul~1595-add0-3[1].cout[0] (adder)                              0.026     4.931
$mul~1595-add0-4[1].cin[0] (adder)                               0.000     4.931
$mul~1595-add0-4[1].cout[0] (adder)                              0.026     4.956
$mul~1595-add0-5[1].cin[0] (adder)                               0.000     4.956
$mul~1595-add0-5[1].cout[0] (adder)                              0.026     4.982
$mul~1595-add0-6[1].cin[0] (adder)                               0.000     4.982
$mul~1595-add0-6[1].cout[0] (adder)                              0.026     5.007
$mul~1595-add0-7[1].cin[0] (adder)                               0.000     5.007
$mul~1595-add0-7[1].cout[0] (adder)                              0.026     5.033
$mul~1595-add0-8[1].cin[0] (adder)                               0.000     5.033
$mul~1595-add0-8[1].cout[0] (adder)                              0.026     5.058
$mul~1595-add0-9[1].cin[0] (adder)                               0.000     5.058
$mul~1595-add0-9[1].cout[0] (adder)                              0.026     5.084
$mul~1595-add0-10[1].cin[0] (adder)                              0.000     5.084
$mul~1595-add0-10[1].cout[0] (adder)                             0.026     5.109
$mul~1595-add0-11[1].cin[0] (adder)                              0.000     5.109
$mul~1595-add0-11[1].sumout[0] (adder)                           0.035     5.145
$mul~1595-add1-11[1].a[0] (adder)                                1.208     6.353
$mul~1595-add1-11[1].cout[0] (adder)                             0.049     6.402
$mul~1595-add1-12[1].cin[0] (adder)                              0.000     6.402
$mul~1595-add1-12[1].cout[0] (adder)                             0.026     6.428
$mul~1595-add1-13[1].cin[0] (adder)                              0.000     6.428
$mul~1595-add1-13[1].cout[0] (adder)                             0.026     6.453
$mul~1595-add1-14[1].cin[0] (adder)                              0.000     6.453
$mul~1595-add1-14[1].cout[0] (adder)                             0.026     6.479
$mul~1595-add1-15[1].cin[0] (adder)                              0.000     6.479
$mul~1595-add1-15[1].cout[0] (adder)                             0.026     6.504
$mul~1595-add1-16[1].cin[0] (adder)                              0.000     6.504
$mul~1595-add1-16[1].cout[0] (adder)                             0.026     6.530
$mul~1595-add1-17[1].cin[0] (adder)                              0.000     6.530
$mul~1595-add1-17[1].cout[0] (adder)                             0.026     6.556
$mul~1595-add1-18[1].cin[0] (adder)                              0.000     6.556
$mul~1595-add1-18[1].cout[0] (adder)                             0.026     6.581
$mul~1595-add1-19[1].cin[0] (adder)                              0.000     6.581
$mul~1595-add1-19[1].sumout[0] (adder)                           0.035     6.617
n33863.in[1] (.names)                                            1.076     7.693
n33863.out[0] (.names)                                           0.153     7.846
$dffe~1594^Q~45.D[0] (.latch)                                    0.019     7.865
data arrival time                                                          7.865

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1594^Q~45.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.841


#Path 59
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~45.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].sumout[0] (adder)                           0.035     7.032
n27520.in[1] (.names)                                            0.660     7.693
n27520.out[0] (.names)                                           0.153     7.846
$dffe~1582^Q~45.D[0] (.latch)                                    0.019     7.865
data arrival time                                                          7.865

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~45.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.841


#Path 60
Startpoint: lo01920.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1594^Q~52.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01920.clk[0] (.latch)                                          0.042     0.042
lo01920.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1595-1[0].a[25] (multiply)                                  1.627     1.730
$mul~1595-1[0].out[0] (multiply)                                 2.140     3.870
$mul~1595-add0-1[1].b[0] (adder)                                 0.960     4.830
$mul~1595-add0-1[1].cout[0] (adder)                              0.049     4.879
$mul~1595-add0-2[1].cin[0] (adder)                               0.000     4.879
$mul~1595-add0-2[1].cout[0] (adder)                              0.026     4.905
$mul~1595-add0-3[1].cin[0] (adder)                               0.000     4.905
$mul~1595-add0-3[1].cout[0] (adder)                              0.026     4.931
$mul~1595-add0-4[1].cin[0] (adder)                               0.000     4.931
$mul~1595-add0-4[1].cout[0] (adder)                              0.026     4.956
$mul~1595-add0-5[1].cin[0] (adder)                               0.000     4.956
$mul~1595-add0-5[1].cout[0] (adder)                              0.026     4.982
$mul~1595-add0-6[1].cin[0] (adder)                               0.000     4.982
$mul~1595-add0-6[1].cout[0] (adder)                              0.026     5.007
$mul~1595-add0-7[1].cin[0] (adder)                               0.000     5.007
$mul~1595-add0-7[1].cout[0] (adder)                              0.026     5.033
$mul~1595-add0-8[1].cin[0] (adder)                               0.000     5.033
$mul~1595-add0-8[1].cout[0] (adder)                              0.026     5.058
$mul~1595-add0-9[1].cin[0] (adder)                               0.000     5.058
$mul~1595-add0-9[1].cout[0] (adder)                              0.026     5.084
$mul~1595-add0-10[1].cin[0] (adder)                              0.000     5.084
$mul~1595-add0-10[1].cout[0] (adder)                             0.026     5.109
$mul~1595-add0-11[1].cin[0] (adder)                              0.000     5.109
$mul~1595-add0-11[1].sumout[0] (adder)                           0.035     5.145
$mul~1595-add1-11[1].a[0] (adder)                                1.208     6.353
$mul~1595-add1-11[1].cout[0] (adder)                             0.049     6.402
$mul~1595-add1-12[1].cin[0] (adder)                              0.000     6.402
$mul~1595-add1-12[1].cout[0] (adder)                             0.026     6.428
$mul~1595-add1-13[1].cin[0] (adder)                              0.000     6.428
$mul~1595-add1-13[1].cout[0] (adder)                             0.026     6.453
$mul~1595-add1-14[1].cin[0] (adder)                              0.000     6.453
$mul~1595-add1-14[1].cout[0] (adder)                             0.026     6.479
$mul~1595-add1-15[1].cin[0] (adder)                              0.000     6.479
$mul~1595-add1-15[1].cout[0] (adder)                             0.026     6.504
$mul~1595-add1-16[1].cin[0] (adder)                              0.000     6.504
$mul~1595-add1-16[1].cout[0] (adder)                             0.026     6.530
$mul~1595-add1-17[1].cin[0] (adder)                              0.000     6.530
$mul~1595-add1-17[1].cout[0] (adder)                             0.026     6.556
$mul~1595-add1-18[1].cin[0] (adder)                              0.000     6.556
$mul~1595-add1-18[1].cout[0] (adder)                             0.026     6.581
$mul~1595-add1-19[1].cin[0] (adder)                              0.000     6.581
$mul~1595-add1-19[1].cout[0] (adder)                             0.026     6.607
$mul~1595-add1-20[1].cin[0] (adder)                              0.018     6.625
$mul~1595-add1-20[1].cout[0] (adder)                             0.026     6.651
$mul~1595-add1-21[1].cin[0] (adder)                              0.000     6.651
$mul~1595-add1-21[1].cout[0] (adder)                             0.026     6.676
$mul~1595-add1-22[1].cin[0] (adder)                              0.000     6.676
$mul~1595-add1-22[1].cout[0] (adder)                             0.026     6.702
$mul~1595-add1-23[1].cin[0] (adder)                              0.000     6.702
$mul~1595-add1-23[1].cout[0] (adder)                             0.026     6.727
$mul~1595-add1-24[1].cin[0] (adder)                              0.000     6.727
$mul~1595-add1-24[1].cout[0] (adder)                             0.026     6.753
$mul~1595-add1-25[1].cin[0] (adder)                              0.000     6.753
$mul~1595-add1-25[1].cout[0] (adder)                             0.026     6.778
$mul~1595-add1-26[1].cin[0] (adder)                              0.000     6.778
$mul~1595-add1-26[1].sumout[0] (adder)                           0.035     6.814
n33898.in[1] (.names)                                            0.868     7.682
n33898.out[0] (.names)                                           0.153     7.835
$dffe~1594^Q~52.D[0] (.latch)                                    0.019     7.854
data arrival time                                                          7.854

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1594^Q~52.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.854
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.831


#Path 61
Startpoint: lo04862.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1590^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo04862.clk[0] (.latch)                                          0.042     0.042
lo04862.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1591-2[0].a[1] (multiply)                                   1.524     1.627
$mul~1591-2[0].out[2] (multiply)                                 2.140     3.767
$mul~1591-add0-3[1].a[0] (adder)                                 1.168     4.935
$mul~1591-add0-3[1].cout[0] (adder)                              0.049     4.984
$mul~1591-add0-4[1].cin[0] (adder)                               0.000     4.984
$mul~1591-add0-4[1].cout[0] (adder)                              0.026     5.010
$mul~1591-add0-5[1].cin[0] (adder)                               0.000     5.010
$mul~1591-add0-5[1].cout[0] (adder)                              0.026     5.036
$mul~1591-add0-6[1].cin[0] (adder)                               0.000     5.036
$mul~1591-add0-6[1].cout[0] (adder)                              0.026     5.061
$mul~1591-add0-7[1].cin[0] (adder)                               0.000     5.061
$mul~1591-add0-7[1].sumout[0] (adder)                            0.035     5.097
$mul~1591-add1-7[1].a[0] (adder)                                 1.208     6.304
$mul~1591-add1-7[1].cout[0] (adder)                              0.049     6.354
$mul~1591-add1-8[1].cin[0] (adder)                               0.000     6.354
$mul~1591-add1-8[1].cout[0] (adder)                              0.026     6.379
$mul~1591-add1-9[1].cin[0] (adder)                               0.000     6.379
$mul~1591-add1-9[1].cout[0] (adder)                              0.026     6.405
$mul~1591-add1-10[1].cin[0] (adder)                              0.000     6.405
$mul~1591-add1-10[1].cout[0] (adder)                             0.026     6.430
$mul~1591-add1-11[1].cin[0] (adder)                              0.000     6.430
$mul~1591-add1-11[1].cout[0] (adder)                             0.026     6.456
$mul~1591-add1-12[1].cin[0] (adder)                              0.000     6.456
$mul~1591-add1-12[1].cout[0] (adder)                             0.026     6.482
$mul~1591-add1-13[1].cin[0] (adder)                              0.000     6.482
$mul~1591-add1-13[1].cout[0] (adder)                             0.026     6.507
$mul~1591-add1-14[1].cin[0] (adder)                              0.000     6.507
$mul~1591-add1-14[1].cout[0] (adder)                             0.026     6.533
$mul~1591-add1-15[1].cin[0] (adder)                              0.000     6.533
$mul~1591-add1-15[1].cout[0] (adder)                             0.026     6.558
$mul~1591-add1-16[1].cin[0] (adder)                              0.000     6.558
$mul~1591-add1-16[1].cout[0] (adder)                             0.026     6.584
$mul~1591-add1-17[1].cin[0] (adder)                              0.000     6.584
$mul~1591-add1-17[1].cout[0] (adder)                             0.026     6.609
$mul~1591-add1-18[1].cin[0] (adder)                              0.000     6.609
$mul~1591-add1-18[1].cout[0] (adder)                             0.026     6.635
$mul~1591-add1-19[1].cin[0] (adder)                              0.000     6.635
$mul~1591-add1-19[1].cout[0] (adder)                             0.026     6.661
$mul~1591-add1-20[1].cin[0] (adder)                              0.018     6.679
$mul~1591-add1-20[1].cout[0] (adder)                             0.026     6.705
$mul~1591-add1-21[1].cin[0] (adder)                              0.000     6.705
$mul~1591-add1-21[1].cout[0] (adder)                             0.026     6.730
$mul~1591-add1-22[1].cin[0] (adder)                              0.000     6.730
$mul~1591-add1-22[1].cout[0] (adder)                             0.026     6.756
$mul~1591-add1-23[1].cin[0] (adder)                              0.000     6.756
$mul~1591-add1-23[1].cout[0] (adder)                             0.026     6.781
$mul~1591-add1-24[1].cin[0] (adder)                              0.000     6.781
$mul~1591-add1-24[1].cout[0] (adder)                             0.026     6.807
$mul~1591-add1-25[1].cin[0] (adder)                              0.000     6.807
$mul~1591-add1-25[1].cout[0] (adder)                             0.026     6.832
$mul~1591-add1-26[1].cin[0] (adder)                              0.000     6.832
$mul~1591-add1-26[1].cout[0] (adder)                             0.026     6.858
$mul~1591-add1-27[1].cin[0] (adder)                              0.000     6.858
$mul~1591-add1-27[1].cout[0] (adder)                             0.026     6.883
$mul~1591-add1-28[1].cin[0] (adder)                              0.000     6.883
$mul~1591-add1-28[1].cout[0] (adder)                             0.026     6.909
$mul~1591-add1-29[1].cin[0] (adder)                              0.000     6.909
$mul~1591-add1-29[1].cout[0] (adder)                             0.026     6.935
$mul~1591-add1-30[1].cin[0] (adder)                              0.000     6.935
$mul~1591-add1-30[1].cout[0] (adder)                             0.026     6.960
$mul~1591-add1-31[1].cin[0] (adder)                              0.000     6.960
$mul~1591-add1-31[1].cout[0] (adder)                             0.026     6.986
$mul~1591-add1-32[1].cin[0] (adder)                              0.000     6.986
$mul~1591-add1-32[1].sumout[0] (adder)                           0.035     7.021
n57634.in[1] (.names)                                            0.660     7.682
n57634.out[0] (.names)                                           0.153     7.835
$dffe~1590^Q~58.D[0] (.latch)                                    0.019     7.854
data arrival time                                                          7.854

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1590^Q~58.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.854
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.830


#Path 62
Startpoint: lo02451.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1598^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo02451.clk[0] (.latch)                                          0.042     0.042
lo02451.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1599-2[0].a[2] (multiply)                                   1.732     1.835
$mul~1599-2[0].out[2] (multiply)                                 2.140     3.975
$mul~1599-add0-3[1].a[0] (adder)                                 0.960     4.935
$mul~1599-add0-3[1].cout[0] (adder)                              0.049     4.984
$mul~1599-add0-4[1].cin[0] (adder)                               0.000     4.984
$mul~1599-add0-4[1].cout[0] (adder)                              0.026     5.010
$mul~1599-add0-5[1].cin[0] (adder)                               0.000     5.010
$mul~1599-add0-5[1].cout[0] (adder)                              0.026     5.036
$mul~1599-add0-6[1].cin[0] (adder)                               0.000     5.036
$mul~1599-add0-6[1].cout[0] (adder)                              0.026     5.061
$mul~1599-add0-7[1].cin[0] (adder)                               0.000     5.061
$mul~1599-add0-7[1].sumout[0] (adder)                            0.035     5.097
$mul~1599-add1-7[1].a[0] (adder)                                 1.000     6.097
$mul~1599-add1-7[1].cout[0] (adder)                              0.049     6.146
$mul~1599-add1-8[1].cin[0] (adder)                               0.000     6.146
$mul~1599-add1-8[1].cout[0] (adder)                              0.026     6.171
$mul~1599-add1-9[1].cin[0] (adder)                               0.000     6.171
$mul~1599-add1-9[1].cout[0] (adder)                              0.026     6.197
$mul~1599-add1-10[1].cin[0] (adder)                              0.000     6.197
$mul~1599-add1-10[1].cout[0] (adder)                             0.026     6.223
$mul~1599-add1-11[1].cin[0] (adder)                              0.000     6.223
$mul~1599-add1-11[1].cout[0] (adder)                             0.026     6.248
$mul~1599-add1-12[1].cin[0] (adder)                              0.000     6.248
$mul~1599-add1-12[1].cout[0] (adder)                             0.026     6.274
$mul~1599-add1-13[1].cin[0] (adder)                              0.000     6.274
$mul~1599-add1-13[1].cout[0] (adder)                             0.026     6.299
$mul~1599-add1-14[1].cin[0] (adder)                              0.000     6.299
$mul~1599-add1-14[1].cout[0] (adder)                             0.026     6.325
$mul~1599-add1-15[1].cin[0] (adder)                              0.000     6.325
$mul~1599-add1-15[1].cout[0] (adder)                             0.026     6.350
$mul~1599-add1-16[1].cin[0] (adder)                              0.000     6.350
$mul~1599-add1-16[1].cout[0] (adder)                             0.026     6.376
$mul~1599-add1-17[1].cin[0] (adder)                              0.000     6.376
$mul~1599-add1-17[1].cout[0] (adder)                             0.026     6.401
$mul~1599-add1-18[1].cin[0] (adder)                              0.000     6.401
$mul~1599-add1-18[1].cout[0] (adder)                             0.026     6.427
$mul~1599-add1-19[1].cin[0] (adder)                              0.000     6.427
$mul~1599-add1-19[1].cout[0] (adder)                             0.026     6.453
$mul~1599-add1-20[1].cin[0] (adder)                              0.018     6.471
$mul~1599-add1-20[1].cout[0] (adder)                             0.026     6.497
$mul~1599-add1-21[1].cin[0] (adder)                              0.000     6.497
$mul~1599-add1-21[1].cout[0] (adder)                             0.026     6.522
$mul~1599-add1-22[1].cin[0] (adder)                              0.000     6.522
$mul~1599-add1-22[1].cout[0] (adder)                             0.026     6.548
$mul~1599-add1-23[1].cin[0] (adder)                              0.000     6.548
$mul~1599-add1-23[1].cout[0] (adder)                             0.026     6.573
$mul~1599-add1-24[1].cin[0] (adder)                              0.000     6.573
$mul~1599-add1-24[1].cout[0] (adder)                             0.026     6.599
$mul~1599-add1-25[1].cin[0] (adder)                              0.000     6.599
$mul~1599-add1-25[1].cout[0] (adder)                             0.026     6.624
$mul~1599-add1-26[1].cin[0] (adder)                              0.000     6.624
$mul~1599-add1-26[1].cout[0] (adder)                             0.026     6.650
$mul~1599-add1-27[1].cin[0] (adder)                              0.000     6.650
$mul~1599-add1-27[1].cout[0] (adder)                             0.026     6.676
$mul~1599-add1-28[1].cin[0] (adder)                              0.000     6.676
$mul~1599-add1-28[1].cout[0] (adder)                             0.026     6.701
$mul~1599-add1-29[1].cin[0] (adder)                              0.000     6.701
$mul~1599-add1-29[1].cout[0] (adder)                             0.026     6.727
$mul~1599-add1-30[1].cin[0] (adder)                              0.000     6.727
$mul~1599-add1-30[1].cout[0] (adder)                             0.026     6.752
$mul~1599-add1-31[1].cin[0] (adder)                              0.000     6.752
$mul~1599-add1-31[1].cout[0] (adder)                             0.026     6.778
$mul~1599-add1-32[1].cin[0] (adder)                              0.000     6.778
$mul~1599-add1-32[1].sumout[0] (adder)                           0.035     6.813
n36952.in[1] (.names)                                            0.868     7.682
n36952.out[0] (.names)                                           0.153     7.835
$dffe~1598^Q~58.D[0] (.latch)                                    0.019     7.854
data arrival time                                                          7.854

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1598^Q~58.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.854
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.830


#Path 63
Startpoint: lo02451.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1598^Q~42.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo02451.clk[0] (.latch)                                          0.042     0.042
lo02451.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1599-2[0].a[2] (multiply)                                   1.732     1.835
$mul~1599-2[0].out[2] (multiply)                                 2.140     3.975
$mul~1599-add0-3[1].a[0] (adder)                                 0.960     4.935
$mul~1599-add0-3[1].cout[0] (adder)                              0.049     4.984
$mul~1599-add0-4[1].cin[0] (adder)                               0.000     4.984
$mul~1599-add0-4[1].cout[0] (adder)                              0.026     5.010
$mul~1599-add0-5[1].cin[0] (adder)                               0.000     5.010
$mul~1599-add0-5[1].cout[0] (adder)                              0.026     5.036
$mul~1599-add0-6[1].cin[0] (adder)                               0.000     5.036
$mul~1599-add0-6[1].cout[0] (adder)                              0.026     5.061
$mul~1599-add0-7[1].cin[0] (adder)                               0.000     5.061
$mul~1599-add0-7[1].sumout[0] (adder)                            0.035     5.097
$mul~1599-add1-7[1].a[0] (adder)                                 1.000     6.097
$mul~1599-add1-7[1].cout[0] (adder)                              0.049     6.146
$mul~1599-add1-8[1].cin[0] (adder)                               0.000     6.146
$mul~1599-add1-8[1].cout[0] (adder)                              0.026     6.171
$mul~1599-add1-9[1].cin[0] (adder)                               0.000     6.171
$mul~1599-add1-9[1].cout[0] (adder)                              0.026     6.197
$mul~1599-add1-10[1].cin[0] (adder)                              0.000     6.197
$mul~1599-add1-10[1].cout[0] (adder)                             0.026     6.223
$mul~1599-add1-11[1].cin[0] (adder)                              0.000     6.223
$mul~1599-add1-11[1].cout[0] (adder)                             0.026     6.248
$mul~1599-add1-12[1].cin[0] (adder)                              0.000     6.248
$mul~1599-add1-12[1].cout[0] (adder)                             0.026     6.274
$mul~1599-add1-13[1].cin[0] (adder)                              0.000     6.274
$mul~1599-add1-13[1].cout[0] (adder)                             0.026     6.299
$mul~1599-add1-14[1].cin[0] (adder)                              0.000     6.299
$mul~1599-add1-14[1].cout[0] (adder)                             0.026     6.325
$mul~1599-add1-15[1].cin[0] (adder)                              0.000     6.325
$mul~1599-add1-15[1].cout[0] (adder)                             0.026     6.350
$mul~1599-add1-16[1].cin[0] (adder)                              0.000     6.350
$mul~1599-add1-16[1].sumout[0] (adder)                           0.035     6.386
n36872.in[1] (.names)                                            1.284     7.670
n36872.out[0] (.names)                                           0.153     7.823
$dffe~1598^Q~42.D[0] (.latch)                                    0.019     7.842
data arrival time                                                          7.842

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1598^Q~42.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.842
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.819


#Path 64
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~44.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].sumout[0] (adder)                           0.035     7.007
n27515.in[1] (.names)                                            0.660     7.667
n27515.out[0] (.names)                                           0.153     7.820
$dffe~1582^Q~44.D[0] (.latch)                                    0.019     7.839
data arrival time                                                          7.839

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~44.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.839
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.816


#Path 65
Startpoint: lo09958.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1580^Q~44.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo09958.clk[0] (.latch)                                          0.042     0.042
lo09958.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1581-2[0].b[21] (multiply)                                  1.209     1.312
$mul~1581-2[0].out[0] (multiply)                                 2.140     3.452
$mul~1581-add0-1[1].a[0] (adder)                                 1.376     4.828
$mul~1581-add0-1[1].cout[0] (adder)                              0.049     4.877
$mul~1581-add0-2[1].cin[0] (adder)                               0.000     4.877
$mul~1581-add0-2[1].cout[0] (adder)                              0.026     4.903
$mul~1581-add0-3[1].cin[0] (adder)                               0.000     4.903
$mul~1581-add0-3[1].cout[0] (adder)                              0.026     4.928
$mul~1581-add0-4[1].cin[0] (adder)                               0.000     4.928
$mul~1581-add0-4[1].cout[0] (adder)                              0.026     4.954
$mul~1581-add0-5[1].cin[0] (adder)                               0.000     4.954
$mul~1581-add0-5[1].cout[0] (adder)                              0.026     4.980
$mul~1581-add0-6[1].cin[0] (adder)                               0.000     4.980
$mul~1581-add0-6[1].cout[0] (adder)                              0.026     5.005
$mul~1581-add0-7[1].cin[0] (adder)                               0.000     5.005
$mul~1581-add0-7[1].cout[0] (adder)                              0.026     5.031
$mul~1581-add0-8[1].cin[0] (adder)                               0.000     5.031
$mul~1581-add0-8[1].cout[0] (adder)                              0.026     5.056
$mul~1581-add0-9[1].cin[0] (adder)                               0.000     5.056
$mul~1581-add0-9[1].cout[0] (adder)                              0.026     5.082
$mul~1581-add0-10[1].cin[0] (adder)                              0.000     5.082
$mul~1581-add0-10[1].cout[0] (adder)                             0.026     5.107
$mul~1581-add0-11[1].cin[0] (adder)                              0.000     5.107
$mul~1581-add0-11[1].sumout[0] (adder)                           0.035     5.143
$mul~1581-add1-11[1].a[0] (adder)                                1.000     6.143
$mul~1581-add1-11[1].cout[0] (adder)                             0.049     6.192
$mul~1581-add1-12[1].cin[0] (adder)                              0.000     6.192
$mul~1581-add1-12[1].cout[0] (adder)                             0.026     6.218
$mul~1581-add1-13[1].cin[0] (adder)                              0.000     6.218
$mul~1581-add1-13[1].cout[0] (adder)                             0.026     6.243
$mul~1581-add1-14[1].cin[0] (adder)                              0.000     6.243
$mul~1581-add1-14[1].cout[0] (adder)                             0.026     6.269
$mul~1581-add1-15[1].cin[0] (adder)                              0.000     6.269
$mul~1581-add1-15[1].cout[0] (adder)                             0.026     6.294
$mul~1581-add1-16[1].cin[0] (adder)                              0.000     6.294
$mul~1581-add1-16[1].cout[0] (adder)                             0.026     6.320
$mul~1581-add1-17[1].cin[0] (adder)                              0.000     6.320
$mul~1581-add1-17[1].cout[0] (adder)                             0.026     6.346
$mul~1581-add1-18[1].cin[0] (adder)                              0.000     6.346
$mul~1581-add1-18[1].sumout[0] (adder)                           0.035     6.381
n48814.in[1] (.names)                                            1.284     7.665
n48814.out[0] (.names)                                           0.153     7.818
$dffe~1580^Q~44.D[0] (.latch)                                    0.019     7.837
data arrival time                                                          7.837

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1580^Q~44.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.837
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.814


#Path 66
Startpoint: lo07795.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1602^Q~51.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07795.clk[0] (.latch)                                          0.042     0.042
lo07795.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1603-2[0].a[2] (multiply)                                   1.940     2.043
$mul~1603-2[0].out[12] (multiply)                                2.140     4.183
$mul~1603-add0-13[1].a[0] (adder)                                1.168     5.351
$mul~1603-add0-13[1].cout[0] (adder)                             0.049     5.400
$mul~1603-add0-14[1].cin[0] (adder)                              0.000     5.400
$mul~1603-add0-14[1].cout[0] (adder)                             0.026     5.426
$mul~1603-add0-15[1].cin[0] (adder)                              0.000     5.426
$mul~1603-add0-15[1].cout[0] (adder)                             0.026     5.451
$mul~1603-add0-16[1].cin[0] (adder)                              0.000     5.451
$mul~1603-add0-16[1].cout[0] (adder)                             0.026     5.477
$mul~1603-add0-17[1].cin[0] (adder)                              0.000     5.477
$mul~1603-add0-17[1].cout[0] (adder)                             0.026     5.502
$mul~1603-add0-18[1].cin[0] (adder)                              0.000     5.502
$mul~1603-add0-18[1].cout[0] (adder)                             0.026     5.528
$mul~1603-add0-19[1].cin[0] (adder)                              0.000     5.528
$mul~1603-add0-19[1].sumout[0] (adder)                           0.035     5.564
$mul~1603-add1-19[1].a[0] (adder)                                1.000     6.563
$mul~1603-add1-19[1].cout[0] (adder)                             0.049     6.613
$mul~1603-add1-20[1].cin[0] (adder)                              0.018     6.631
$mul~1603-add1-20[1].cout[0] (adder)                             0.026     6.657
$mul~1603-add1-21[1].cin[0] (adder)                              0.000     6.657
$mul~1603-add1-21[1].cout[0] (adder)                             0.026     6.682
$mul~1603-add1-22[1].cin[0] (adder)                              0.000     6.682
$mul~1603-add1-22[1].cout[0] (adder)                             0.026     6.708
$mul~1603-add1-23[1].cin[0] (adder)                              0.000     6.708
$mul~1603-add1-23[1].cout[0] (adder)                             0.026     6.734
$mul~1603-add1-24[1].cin[0] (adder)                              0.000     6.734
$mul~1603-add1-24[1].cout[0] (adder)                             0.026     6.759
$mul~1603-add1-25[1].cin[0] (adder)                              0.000     6.759
$mul~1603-add1-25[1].sumout[0] (adder)                           0.035     6.795
n29128.in[1] (.names)                                            0.868     7.663
n29128.out[0] (.names)                                           0.153     7.816
$dffe~1602^Q~51.D[0] (.latch)                                    0.019     7.835
data arrival time                                                          7.835

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1602^Q~51.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.835
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.812


#Path 67
Startpoint: lo07795.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1602^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07795.clk[0] (.latch)                                          0.042     0.042
lo07795.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1603-2[0].a[2] (multiply)                                   1.940     2.043
$mul~1603-2[0].out[12] (multiply)                                2.140     4.183
$mul~1603-add0-13[1].a[0] (adder)                                1.168     5.351
$mul~1603-add0-13[1].cout[0] (adder)                             0.049     5.400
$mul~1603-add0-14[1].cin[0] (adder)                              0.000     5.400
$mul~1603-add0-14[1].cout[0] (adder)                             0.026     5.426
$mul~1603-add0-15[1].cin[0] (adder)                              0.000     5.426
$mul~1603-add0-15[1].cout[0] (adder)                             0.026     5.451
$mul~1603-add0-16[1].cin[0] (adder)                              0.000     5.451
$mul~1603-add0-16[1].cout[0] (adder)                             0.026     5.477
$mul~1603-add0-17[1].cin[0] (adder)                              0.000     5.477
$mul~1603-add0-17[1].cout[0] (adder)                             0.026     5.502
$mul~1603-add0-18[1].cin[0] (adder)                              0.000     5.502
$mul~1603-add0-18[1].cout[0] (adder)                             0.026     5.528
$mul~1603-add0-19[1].cin[0] (adder)                              0.000     5.528
$mul~1603-add0-19[1].sumout[0] (adder)                           0.035     5.564
$mul~1603-add1-19[1].a[0] (adder)                                1.000     6.563
$mul~1603-add1-19[1].cout[0] (adder)                             0.049     6.613
$mul~1603-add1-20[1].cin[0] (adder)                              0.018     6.631
$mul~1603-add1-20[1].cout[0] (adder)                             0.026     6.657
$mul~1603-add1-21[1].cin[0] (adder)                              0.000     6.657
$mul~1603-add1-21[1].cout[0] (adder)                             0.026     6.682
$mul~1603-add1-22[1].cin[0] (adder)                              0.000     6.682
$mul~1603-add1-22[1].cout[0] (adder)                             0.026     6.708
$mul~1603-add1-23[1].cin[0] (adder)                              0.000     6.708
$mul~1603-add1-23[1].cout[0] (adder)                             0.026     6.734
$mul~1603-add1-24[1].cin[0] (adder)                              0.000     6.734
$mul~1603-add1-24[1].cout[0] (adder)                             0.026     6.759
$mul~1603-add1-25[1].cin[0] (adder)                              0.000     6.759
$mul~1603-add1-25[1].cout[0] (adder)                             0.026     6.785
$mul~1603-add1-26[1].cin[0] (adder)                              0.000     6.785
$mul~1603-add1-26[1].cout[0] (adder)                             0.026     6.810
$mul~1603-add1-27[1].cin[0] (adder)                              0.000     6.810
$mul~1603-add1-27[1].cout[0] (adder)                             0.026     6.836
$mul~1603-add1-28[1].cin[0] (adder)                              0.000     6.836
$mul~1603-add1-28[1].cout[0] (adder)                             0.026     6.861
$mul~1603-add1-29[1].cin[0] (adder)                              0.000     6.861
$mul~1603-add1-29[1].cout[0] (adder)                             0.026     6.887
$mul~1603-add1-30[1].cin[0] (adder)                              0.000     6.887
$mul~1603-add1-30[1].cout[0] (adder)                             0.026     6.912
$mul~1603-add1-31[1].cin[0] (adder)                              0.000     6.912
$mul~1603-add1-31[1].cout[0] (adder)                             0.026     6.938
$mul~1603-add1-32[1].cin[0] (adder)                              0.000     6.938
$mul~1603-add1-32[1].cout[0] (adder)                             0.026     6.964
$mul~1603-add1-33[1].cin[0] (adder)                              0.000     6.964
$mul~1603-add1-33[1].sumout[0] (adder)                           0.035     6.999
n29168.in[1] (.names)                                            0.660     7.659
n29168.out[0] (.names)                                           0.153     7.813
$dffe~1602^Q~59.D[0] (.latch)                                    0.019     7.832
data arrival time                                                          7.832

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1602^Q~59.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.832
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.808


#Path 68
Startpoint: lo07861.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1584^Q~57.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07861.clk[0] (.latch)                                          0.042     0.042
lo07861.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1585-2[0].a[4] (multiply)                                   1.522     1.625
$mul~1585-2[0].out[2] (multiply)                                 2.140     3.765
$mul~1585-add0-3[1].a[0] (adder)                                 1.168     4.933
$mul~1585-add0-3[1].cout[0] (adder)                              0.049     4.982
$mul~1585-add0-4[1].cin[0] (adder)                               0.000     4.982
$mul~1585-add0-4[1].cout[0] (adder)                              0.026     5.008
$mul~1585-add0-5[1].cin[0] (adder)                               0.000     5.008
$mul~1585-add0-5[1].cout[0] (adder)                              0.026     5.033
$mul~1585-add0-6[1].cin[0] (adder)                               0.000     5.033
$mul~1585-add0-6[1].cout[0] (adder)                              0.026     5.059
$mul~1585-add0-7[1].cin[0] (adder)                               0.000     5.059
$mul~1585-add0-7[1].cout[0] (adder)                              0.026     5.085
$mul~1585-add0-8[1].cin[0] (adder)                               0.000     5.085
$mul~1585-add0-8[1].cout[0] (adder)                              0.026     5.110
$mul~1585-add0-9[1].cin[0] (adder)                               0.000     5.110
$mul~1585-add0-9[1].sumout[0] (adder)                            0.035     5.146
$mul~1585-add1-9[1].a[0] (adder)                                 1.208     6.353
$mul~1585-add1-9[1].cout[0] (adder)                              0.049     6.403
$mul~1585-add1-10[1].cin[0] (adder)                              0.000     6.403
$mul~1585-add1-10[1].cout[0] (adder)                             0.026     6.428
$mul~1585-add1-11[1].cin[0] (adder)                              0.000     6.428
$mul~1585-add1-11[1].cout[0] (adder)                             0.026     6.454
$mul~1585-add1-12[1].cin[0] (adder)                              0.000     6.454
$mul~1585-add1-12[1].cout[0] (adder)                             0.026     6.479
$mul~1585-add1-13[1].cin[0] (adder)                              0.000     6.479
$mul~1585-add1-13[1].cout[0] (adder)                             0.026     6.505
$mul~1585-add1-14[1].cin[0] (adder)                              0.000     6.505
$mul~1585-add1-14[1].cout[0] (adder)                             0.026     6.531
$mul~1585-add1-15[1].cin[0] (adder)                              0.000     6.531
$mul~1585-add1-15[1].cout[0] (adder)                             0.026     6.556
$mul~1585-add1-16[1].cin[0] (adder)                              0.000     6.556
$mul~1585-add1-16[1].cout[0] (adder)                             0.026     6.582
$mul~1585-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1585-add1-17[1].cout[0] (adder)                             0.026     6.607
$mul~1585-add1-18[1].cin[0] (adder)                              0.000     6.607
$mul~1585-add1-18[1].cout[0] (adder)                             0.026     6.633
$mul~1585-add1-19[1].cin[0] (adder)                              0.000     6.633
$mul~1585-add1-19[1].cout[0] (adder)                             0.026     6.658
$mul~1585-add1-20[1].cin[0] (adder)                              0.018     6.677
$mul~1585-add1-20[1].cout[0] (adder)                             0.026     6.702
$mul~1585-add1-21[1].cin[0] (adder)                              0.000     6.702
$mul~1585-add1-21[1].cout[0] (adder)                             0.026     6.728
$mul~1585-add1-22[1].cin[0] (adder)                              0.000     6.728
$mul~1585-add1-22[1].cout[0] (adder)                             0.026     6.754
$mul~1585-add1-23[1].cin[0] (adder)                              0.000     6.754
$mul~1585-add1-23[1].cout[0] (adder)                             0.026     6.779
$mul~1585-add1-24[1].cin[0] (adder)                              0.000     6.779
$mul~1585-add1-24[1].cout[0] (adder)                             0.026     6.805
$mul~1585-add1-25[1].cin[0] (adder)                              0.000     6.805
$mul~1585-add1-25[1].cout[0] (adder)                             0.026     6.830
$mul~1585-add1-26[1].cin[0] (adder)                              0.000     6.830
$mul~1585-add1-26[1].cout[0] (adder)                             0.026     6.856
$mul~1585-add1-27[1].cin[0] (adder)                              0.000     6.856
$mul~1585-add1-27[1].cout[0] (adder)                             0.026     6.881
$mul~1585-add1-28[1].cin[0] (adder)                              0.000     6.881
$mul~1585-add1-28[1].cout[0] (adder)                             0.026     6.907
$mul~1585-add1-29[1].cin[0] (adder)                              0.000     6.907
$mul~1585-add1-29[1].cout[0] (adder)                             0.026     6.932
$mul~1585-add1-30[1].cin[0] (adder)                              0.000     6.932
$mul~1585-add1-30[1].cout[0] (adder)                             0.026     6.958
$mul~1585-add1-31[1].cin[0] (adder)                              0.000     6.958
$mul~1585-add1-31[1].sumout[0] (adder)                           0.035     6.994
n42569.in[1] (.names)                                            0.660     7.654
n42569.out[0] (.names)                                           0.153     7.807
$dffe~1584^Q~57.D[0] (.latch)                                    0.019     7.826
data arrival time                                                          7.826

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1584^Q~57.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.826
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.803


#Path 69
Startpoint: lo01895.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1596^Q~61.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01895.clk[0] (.latch)                                          0.042     0.042
lo01895.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1597-2[0].b[0] (multiply)                                   1.835     1.938
$mul~1597-2[0].out[2] (multiply)                                 2.140     4.078
$mul~1597-add0-3[1].a[0] (adder)                                 0.960     5.038
$mul~1597-add0-3[1].cout[0] (adder)                              0.049     5.087
$mul~1597-add0-4[1].cin[0] (adder)                               0.000     5.087
$mul~1597-add0-4[1].cout[0] (adder)                              0.026     5.113
$mul~1597-add0-5[1].cin[0] (adder)                               0.000     5.113
$mul~1597-add0-5[1].cout[0] (adder)                              0.026     5.138
$mul~1597-add0-6[1].cin[0] (adder)                               0.000     5.138
$mul~1597-add0-6[1].cout[0] (adder)                              0.026     5.164
$mul~1597-add0-7[1].cin[0] (adder)                               0.000     5.164
$mul~1597-add0-7[1].cout[0] (adder)                              0.026     5.190
$mul~1597-add0-8[1].cin[0] (adder)                               0.000     5.190
$mul~1597-add0-8[1].cout[0] (adder)                              0.026     5.215
$mul~1597-add0-9[1].cin[0] (adder)                               0.000     5.215
$mul~1597-add0-9[1].cout[0] (adder)                              0.026     5.241
$mul~1597-add0-10[1].cin[0] (adder)                              0.000     5.241
$mul~1597-add0-10[1].cout[0] (adder)                             0.026     5.266
$mul~1597-add0-11[1].cin[0] (adder)                              0.000     5.266
$mul~1597-add0-11[1].cout[0] (adder)                             0.026     5.292
$mul~1597-add0-12[1].cin[0] (adder)                              0.000     5.292
$mul~1597-add0-12[1].sumout[0] (adder)                           0.035     5.327
$mul~1597-add1-12[1].a[0] (adder)                                1.000     6.327
$mul~1597-add1-12[1].cout[0] (adder)                             0.049     6.377
$mul~1597-add1-13[1].cin[0] (adder)                              0.000     6.377
$mul~1597-add1-13[1].cout[0] (adder)                             0.026     6.402
$mul~1597-add1-14[1].cin[0] (adder)                              0.000     6.402
$mul~1597-add1-14[1].cout[0] (adder)                             0.026     6.428
$mul~1597-add1-15[1].cin[0] (adder)                              0.000     6.428
$mul~1597-add1-15[1].cout[0] (adder)                             0.026     6.453
$mul~1597-add1-16[1].cin[0] (adder)                              0.000     6.453
$mul~1597-add1-16[1].cout[0] (adder)                             0.026     6.479
$mul~1597-add1-17[1].cin[0] (adder)                              0.000     6.479
$mul~1597-add1-17[1].cout[0] (adder)                             0.026     6.504
$mul~1597-add1-18[1].cin[0] (adder)                              0.000     6.504
$mul~1597-add1-18[1].cout[0] (adder)                             0.026     6.530
$mul~1597-add1-19[1].cin[0] (adder)                              0.000     6.530
$mul~1597-add1-19[1].cout[0] (adder)                             0.026     6.556
$mul~1597-add1-20[1].cin[0] (adder)                              0.018     6.574
$mul~1597-add1-20[1].cout[0] (adder)                             0.026     6.600
$mul~1597-add1-21[1].cin[0] (adder)                              0.000     6.600
$mul~1597-add1-21[1].cout[0] (adder)                             0.026     6.625
$mul~1597-add1-22[1].cin[0] (adder)                              0.000     6.625
$mul~1597-add1-22[1].cout[0] (adder)                             0.026     6.651
$mul~1597-add1-23[1].cin[0] (adder)                              0.000     6.651
$mul~1597-add1-23[1].cout[0] (adder)                             0.026     6.676
$mul~1597-add1-24[1].cin[0] (adder)                              0.000     6.676
$mul~1597-add1-24[1].cout[0] (adder)                             0.026     6.702
$mul~1597-add1-25[1].cin[0] (adder)                              0.000     6.702
$mul~1597-add1-25[1].cout[0] (adder)                             0.026     6.727
$mul~1597-add1-26[1].cin[0] (adder)                              0.000     6.727
$mul~1597-add1-26[1].cout[0] (adder)                             0.026     6.753
$mul~1597-add1-27[1].cin[0] (adder)                              0.000     6.753
$mul~1597-add1-27[1].cout[0] (adder)                             0.026     6.778
$mul~1597-add1-28[1].cin[0] (adder)                              0.000     6.778
$mul~1597-add1-28[1].cout[0] (adder)                             0.026     6.804
$mul~1597-add1-29[1].cin[0] (adder)                              0.000     6.804
$mul~1597-add1-29[1].cout[0] (adder)                             0.026     6.830
$mul~1597-add1-30[1].cin[0] (adder)                              0.000     6.830
$mul~1597-add1-30[1].cout[0] (adder)                             0.026     6.855
$mul~1597-add1-31[1].cin[0] (adder)                              0.000     6.855
$mul~1597-add1-31[1].cout[0] (adder)                             0.026     6.881
$mul~1597-add1-32[1].cin[0] (adder)                              0.000     6.881
$mul~1597-add1-32[1].cout[0] (adder)                             0.026     6.906
$mul~1597-add1-33[1].cin[0] (adder)                              0.000     6.906
$mul~1597-add1-33[1].cout[0] (adder)                             0.026     6.932
$mul~1597-add1-34[1].cin[0] (adder)                              0.000     6.932
$mul~1597-add1-34[1].cout[0] (adder)                             0.026     6.957
$mul~1597-add1-35[1].cin[0] (adder)                              0.000     6.957
$mul~1597-add1-35[1].sumout[0] (adder)                           0.035     6.993
n25475.in[1] (.names)                                            0.660     7.653
n25475.out[0] (.names)                                           0.153     7.806
$dffe~1596^Q~61.D[0] (.latch)                                    0.019     7.825
data arrival time                                                          7.825

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1596^Q~61.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.825
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.802


#Path 70
Startpoint: lo04863.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1588^Q~45.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo04863.clk[0] (.latch)                                          0.042     0.042
lo04863.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1589-2[0].a[2] (multiply)                                   1.730     1.833
$mul~1589-2[0].out[2] (multiply)                                 2.140     3.973
$mul~1589-add0-3[1].a[0] (adder)                                 1.168     5.141
$mul~1589-add0-3[1].cout[0] (adder)                              0.049     5.190
$mul~1589-add0-4[1].cin[0] (adder)                               0.000     5.190
$mul~1589-add0-4[1].cout[0] (adder)                              0.026     5.216
$mul~1589-add0-5[1].cin[0] (adder)                               0.000     5.216
$mul~1589-add0-5[1].cout[0] (adder)                              0.026     5.241
$mul~1589-add0-6[1].cin[0] (adder)                               0.000     5.241
$mul~1589-add0-6[1].cout[0] (adder)                              0.026     5.267
$mul~1589-add0-7[1].cin[0] (adder)                               0.000     5.267
$mul~1589-add0-7[1].cout[0] (adder)                              0.026     5.292
$mul~1589-add0-8[1].cin[0] (adder)                               0.000     5.292
$mul~1589-add0-8[1].cout[0] (adder)                              0.026     5.318
$mul~1589-add0-9[1].cin[0] (adder)                               0.000     5.318
$mul~1589-add0-9[1].cout[0] (adder)                              0.026     5.344
$mul~1589-add0-10[1].cin[0] (adder)                              0.000     5.344
$mul~1589-add0-10[1].cout[0] (adder)                             0.026     5.369
$mul~1589-add0-11[1].cin[0] (adder)                              0.000     5.369
$mul~1589-add0-11[1].cout[0] (adder)                             0.026     5.395
$mul~1589-add0-12[1].cin[0] (adder)                              0.000     5.395
$mul~1589-add0-12[1].cout[0] (adder)                             0.026     5.420
$mul~1589-add0-13[1].cin[0] (adder)                              0.000     5.420
$mul~1589-add0-13[1].cout[0] (adder)                             0.026     5.446
$mul~1589-add0-14[1].cin[0] (adder)                              0.000     5.446
$mul~1589-add0-14[1].cout[0] (adder)                             0.026     5.471
$mul~1589-add0-15[1].cin[0] (adder)                              0.000     5.471
$mul~1589-add0-15[1].cout[0] (adder)                             0.026     5.497
$mul~1589-add0-16[1].cin[0] (adder)                              0.000     5.497
$mul~1589-add0-16[1].sumout[0] (adder)                           0.035     5.532
$mul~1589-add1-16[1].a[0] (adder)                                1.000     6.532
$mul~1589-add1-16[1].cout[0] (adder)                             0.049     6.582
$mul~1589-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1589-add1-17[1].cout[0] (adder)                             0.026     6.607
$mul~1589-add1-18[1].cin[0] (adder)                              0.000     6.607
$mul~1589-add1-18[1].cout[0] (adder)                             0.026     6.633
$mul~1589-add1-19[1].cin[0] (adder)                              0.000     6.633
$mul~1589-add1-19[1].sumout[0] (adder)                           0.035     6.668
n53754.in[1] (.names)                                            0.973     7.642
n53754.out[0] (.names)                                           0.153     7.795
$dffe~1588^Q~45.D[0] (.latch)                                    0.019     7.814
data arrival time                                                          7.814

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1588^Q~45.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.814
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.790


#Path 71
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~43.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].sumout[0] (adder)                           0.035     6.981
n27510.in[1] (.names)                                            0.660     7.642
n27510.out[0] (.names)                                           0.153     7.795
$dffe~1582^Q~43.D[0] (.latch)                                    0.019     7.814
data arrival time                                                          7.814

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~43.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.814
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.790


#Path 72
Startpoint: lo07795.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1602^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07795.clk[0] (.latch)                                          0.042     0.042
lo07795.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1603-2[0].a[2] (multiply)                                   1.940     2.043
$mul~1603-2[0].out[12] (multiply)                                2.140     4.183
$mul~1603-add0-13[1].a[0] (adder)                                1.168     5.351
$mul~1603-add0-13[1].cout[0] (adder)                             0.049     5.400
$mul~1603-add0-14[1].cin[0] (adder)                              0.000     5.400
$mul~1603-add0-14[1].cout[0] (adder)                             0.026     5.426
$mul~1603-add0-15[1].cin[0] (adder)                              0.000     5.426
$mul~1603-add0-15[1].cout[0] (adder)                             0.026     5.451
$mul~1603-add0-16[1].cin[0] (adder)                              0.000     5.451
$mul~1603-add0-16[1].cout[0] (adder)                             0.026     5.477
$mul~1603-add0-17[1].cin[0] (adder)                              0.000     5.477
$mul~1603-add0-17[1].cout[0] (adder)                             0.026     5.502
$mul~1603-add0-18[1].cin[0] (adder)                              0.000     5.502
$mul~1603-add0-18[1].cout[0] (adder)                             0.026     5.528
$mul~1603-add0-19[1].cin[0] (adder)                              0.000     5.528
$mul~1603-add0-19[1].sumout[0] (adder)                           0.035     5.564
$mul~1603-add1-19[1].a[0] (adder)                                1.000     6.563
$mul~1603-add1-19[1].cout[0] (adder)                             0.049     6.613
$mul~1603-add1-20[1].cin[0] (adder)                              0.018     6.631
$mul~1603-add1-20[1].cout[0] (adder)                             0.026     6.657
$mul~1603-add1-21[1].cin[0] (adder)                              0.000     6.657
$mul~1603-add1-21[1].cout[0] (adder)                             0.026     6.682
$mul~1603-add1-22[1].cin[0] (adder)                              0.000     6.682
$mul~1603-add1-22[1].cout[0] (adder)                             0.026     6.708
$mul~1603-add1-23[1].cin[0] (adder)                              0.000     6.708
$mul~1603-add1-23[1].cout[0] (adder)                             0.026     6.734
$mul~1603-add1-24[1].cin[0] (adder)                              0.000     6.734
$mul~1603-add1-24[1].cout[0] (adder)                             0.026     6.759
$mul~1603-add1-25[1].cin[0] (adder)                              0.000     6.759
$mul~1603-add1-25[1].cout[0] (adder)                             0.026     6.785
$mul~1603-add1-26[1].cin[0] (adder)                              0.000     6.785
$mul~1603-add1-26[1].cout[0] (adder)                             0.026     6.810
$mul~1603-add1-27[1].cin[0] (adder)                              0.000     6.810
$mul~1603-add1-27[1].cout[0] (adder)                             0.026     6.836
$mul~1603-add1-28[1].cin[0] (adder)                              0.000     6.836
$mul~1603-add1-28[1].cout[0] (adder)                             0.026     6.861
$mul~1603-add1-29[1].cin[0] (adder)                              0.000     6.861
$mul~1603-add1-29[1].cout[0] (adder)                             0.026     6.887
$mul~1603-add1-30[1].cin[0] (adder)                              0.000     6.887
$mul~1603-add1-30[1].cout[0] (adder)                             0.026     6.912
$mul~1603-add1-31[1].cin[0] (adder)                              0.000     6.912
$mul~1603-add1-31[1].cout[0] (adder)                             0.026     6.938
$mul~1603-add1-32[1].cin[0] (adder)                              0.000     6.938
$mul~1603-add1-32[1].sumout[0] (adder)                           0.035     6.973
n29163.in[1] (.names)                                            0.660     7.634
n29163.out[0] (.names)                                           0.153     7.787
$dffe~1602^Q~58.D[0] (.latch)                                    0.019     7.806
data arrival time                                                          7.806

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1602^Q~58.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.806
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.783


#Path 73
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~50.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].cout[0] (adder)                             0.026     7.022
$mul~1583-add1-20[1].cin[0] (adder)                              0.018     7.041
$mul~1583-add1-20[1].cout[0] (adder)                             0.026     7.066
$mul~1583-add1-21[1].cin[0] (adder)                              0.000     7.066
$mul~1583-add1-21[1].cout[0] (adder)                             0.026     7.092
$mul~1583-add1-22[1].cin[0] (adder)                              0.000     7.092
$mul~1583-add1-22[1].cout[0] (adder)                             0.026     7.118
$mul~1583-add1-23[1].cin[0] (adder)                              0.000     7.118
$mul~1583-add1-23[1].cout[0] (adder)                             0.026     7.143
$mul~1583-add1-24[1].cin[0] (adder)                              0.000     7.143
$mul~1583-add1-24[1].sumout[0] (adder)                           0.035     7.179
n27545.in[1] (.names)                                            0.452     7.631
n27545.out[0] (.names)                                           0.153     7.784
$dffe~1582^Q~50.D[0] (.latch)                                    0.019     7.803
data arrival time                                                          7.803

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~50.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.803
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.780


#Path 74
Startpoint: lo02451.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1600^Q~55.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo02451.clk[0] (.latch)                                          0.042     0.042
lo02451.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1601-2[0].a[2] (multiply)                                   1.732     1.835
$mul~1601-2[0].out[1] (multiply)                                 2.140     3.975
$mul~1601-add0-2[1].a[0] (adder)                                 1.168     5.143
$mul~1601-add0-2[1].cout[0] (adder)                              0.049     5.192
$mul~1601-add0-3[1].cin[0] (adder)                               0.000     5.192
$mul~1601-add0-3[1].cout[0] (adder)                              0.026     5.218
$mul~1601-add0-4[1].cin[0] (adder)                               0.000     5.218
$mul~1601-add0-4[1].cout[0] (adder)                              0.026     5.243
$mul~1601-add0-5[1].cin[0] (adder)                               0.000     5.243
$mul~1601-add0-5[1].cout[0] (adder)                              0.026     5.269
$mul~1601-add0-6[1].cin[0] (adder)                               0.000     5.269
$mul~1601-add0-6[1].cout[0] (adder)                              0.026     5.295
$mul~1601-add0-7[1].cin[0] (adder)                               0.000     5.295
$mul~1601-add0-7[1].cout[0] (adder)                              0.026     5.320
$mul~1601-add0-8[1].cin[0] (adder)                               0.000     5.320
$mul~1601-add0-8[1].cout[0] (adder)                              0.026     5.346
$mul~1601-add0-9[1].cin[0] (adder)                               0.000     5.346
$mul~1601-add0-9[1].cout[0] (adder)                              0.026     5.371
$mul~1601-add0-10[1].cin[0] (adder)                              0.000     5.371
$mul~1601-add0-10[1].cout[0] (adder)                             0.026     5.397
$mul~1601-add0-11[1].cin[0] (adder)                              0.000     5.397
$mul~1601-add0-11[1].sumout[0] (adder)                           0.035     5.432
$mul~1601-add1-11[1].a[0] (adder)                                1.000     6.432
$mul~1601-add1-11[1].cout[0] (adder)                             0.049     6.482
$mul~1601-add1-12[1].cin[0] (adder)                              0.000     6.482
$mul~1601-add1-12[1].cout[0] (adder)                             0.026     6.507
$mul~1601-add1-13[1].cin[0] (adder)                              0.000     6.507
$mul~1601-add1-13[1].cout[0] (adder)                             0.026     6.533
$mul~1601-add1-14[1].cin[0] (adder)                              0.000     6.533
$mul~1601-add1-14[1].cout[0] (adder)                             0.026     6.558
$mul~1601-add1-15[1].cin[0] (adder)                              0.000     6.558
$mul~1601-add1-15[1].cout[0] (adder)                             0.026     6.584
$mul~1601-add1-16[1].cin[0] (adder)                              0.000     6.584
$mul~1601-add1-16[1].cout[0] (adder)                             0.026     6.609
$mul~1601-add1-17[1].cin[0] (adder)                              0.000     6.609
$mul~1601-add1-17[1].cout[0] (adder)                             0.026     6.635
$mul~1601-add1-18[1].cin[0] (adder)                              0.000     6.635
$mul~1601-add1-18[1].cout[0] (adder)                             0.026     6.661
$mul~1601-add1-19[1].cin[0] (adder)                              0.000     6.661
$mul~1601-add1-19[1].cout[0] (adder)                             0.026     6.686
$mul~1601-add1-20[1].cin[0] (adder)                              0.018     6.705
$mul~1601-add1-20[1].cout[0] (adder)                             0.026     6.730
$mul~1601-add1-21[1].cin[0] (adder)                              0.000     6.730
$mul~1601-add1-21[1].cout[0] (adder)                             0.026     6.756
$mul~1601-add1-22[1].cin[0] (adder)                              0.000     6.756
$mul~1601-add1-22[1].cout[0] (adder)                             0.026     6.781
$mul~1601-add1-23[1].cin[0] (adder)                              0.000     6.781
$mul~1601-add1-23[1].cout[0] (adder)                             0.026     6.807
$mul~1601-add1-24[1].cin[0] (adder)                              0.000     6.807
$mul~1601-add1-24[1].cout[0] (adder)                             0.026     6.832
$mul~1601-add1-25[1].cin[0] (adder)                              0.000     6.832
$mul~1601-add1-25[1].cout[0] (adder)                             0.026     6.858
$mul~1601-add1-26[1].cin[0] (adder)                              0.000     6.858
$mul~1601-add1-26[1].cout[0] (adder)                             0.026     6.883
$mul~1601-add1-27[1].cin[0] (adder)                              0.000     6.883
$mul~1601-add1-27[1].cout[0] (adder)                             0.026     6.909
$mul~1601-add1-28[1].cin[0] (adder)                              0.000     6.909
$mul~1601-add1-28[1].cout[0] (adder)                             0.026     6.935
$mul~1601-add1-29[1].cin[0] (adder)                              0.000     6.935
$mul~1601-add1-29[1].sumout[0] (adder)                           0.035     6.970
n41264.in[1] (.names)                                            0.660     7.630
n41264.out[0] (.names)                                           0.153     7.784
$dffe~1600^Q~55.D[0] (.latch)                                    0.019     7.803
data arrival time                                                          7.803

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1600^Q~55.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.803
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.779


#Path 75
Startpoint: lo07861.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1584^Q~56.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07861.clk[0] (.latch)                                          0.042     0.042
lo07861.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1585-2[0].a[4] (multiply)                                   1.522     1.625
$mul~1585-2[0].out[2] (multiply)                                 2.140     3.765
$mul~1585-add0-3[1].a[0] (adder)                                 1.168     4.933
$mul~1585-add0-3[1].cout[0] (adder)                              0.049     4.982
$mul~1585-add0-4[1].cin[0] (adder)                               0.000     4.982
$mul~1585-add0-4[1].cout[0] (adder)                              0.026     5.008
$mul~1585-add0-5[1].cin[0] (adder)                               0.000     5.008
$mul~1585-add0-5[1].cout[0] (adder)                              0.026     5.033
$mul~1585-add0-6[1].cin[0] (adder)                               0.000     5.033
$mul~1585-add0-6[1].cout[0] (adder)                              0.026     5.059
$mul~1585-add0-7[1].cin[0] (adder)                               0.000     5.059
$mul~1585-add0-7[1].cout[0] (adder)                              0.026     5.085
$mul~1585-add0-8[1].cin[0] (adder)                               0.000     5.085
$mul~1585-add0-8[1].cout[0] (adder)                              0.026     5.110
$mul~1585-add0-9[1].cin[0] (adder)                               0.000     5.110
$mul~1585-add0-9[1].sumout[0] (adder)                            0.035     5.146
$mul~1585-add1-9[1].a[0] (adder)                                 1.208     6.353
$mul~1585-add1-9[1].cout[0] (adder)                              0.049     6.403
$mul~1585-add1-10[1].cin[0] (adder)                              0.000     6.403
$mul~1585-add1-10[1].cout[0] (adder)                             0.026     6.428
$mul~1585-add1-11[1].cin[0] (adder)                              0.000     6.428
$mul~1585-add1-11[1].cout[0] (adder)                             0.026     6.454
$mul~1585-add1-12[1].cin[0] (adder)                              0.000     6.454
$mul~1585-add1-12[1].cout[0] (adder)                             0.026     6.479
$mul~1585-add1-13[1].cin[0] (adder)                              0.000     6.479
$mul~1585-add1-13[1].cout[0] (adder)                             0.026     6.505
$mul~1585-add1-14[1].cin[0] (adder)                              0.000     6.505
$mul~1585-add1-14[1].cout[0] (adder)                             0.026     6.531
$mul~1585-add1-15[1].cin[0] (adder)                              0.000     6.531
$mul~1585-add1-15[1].cout[0] (adder)                             0.026     6.556
$mul~1585-add1-16[1].cin[0] (adder)                              0.000     6.556
$mul~1585-add1-16[1].cout[0] (adder)                             0.026     6.582
$mul~1585-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1585-add1-17[1].cout[0] (adder)                             0.026     6.607
$mul~1585-add1-18[1].cin[0] (adder)                              0.000     6.607
$mul~1585-add1-18[1].cout[0] (adder)                             0.026     6.633
$mul~1585-add1-19[1].cin[0] (adder)                              0.000     6.633
$mul~1585-add1-19[1].cout[0] (adder)                             0.026     6.658
$mul~1585-add1-20[1].cin[0] (adder)                              0.018     6.677
$mul~1585-add1-20[1].cout[0] (adder)                             0.026     6.702
$mul~1585-add1-21[1].cin[0] (adder)                              0.000     6.702
$mul~1585-add1-21[1].cout[0] (adder)                             0.026     6.728
$mul~1585-add1-22[1].cin[0] (adder)                              0.000     6.728
$mul~1585-add1-22[1].cout[0] (adder)                             0.026     6.754
$mul~1585-add1-23[1].cin[0] (adder)                              0.000     6.754
$mul~1585-add1-23[1].cout[0] (adder)                             0.026     6.779
$mul~1585-add1-24[1].cin[0] (adder)                              0.000     6.779
$mul~1585-add1-24[1].cout[0] (adder)                             0.026     6.805
$mul~1585-add1-25[1].cin[0] (adder)                              0.000     6.805
$mul~1585-add1-25[1].cout[0] (adder)                             0.026     6.830
$mul~1585-add1-26[1].cin[0] (adder)                              0.000     6.830
$mul~1585-add1-26[1].cout[0] (adder)                             0.026     6.856
$mul~1585-add1-27[1].cin[0] (adder)                              0.000     6.856
$mul~1585-add1-27[1].cout[0] (adder)                             0.026     6.881
$mul~1585-add1-28[1].cin[0] (adder)                              0.000     6.881
$mul~1585-add1-28[1].cout[0] (adder)                             0.026     6.907
$mul~1585-add1-29[1].cin[0] (adder)                              0.000     6.907
$mul~1585-add1-29[1].cout[0] (adder)                             0.026     6.932
$mul~1585-add1-30[1].cin[0] (adder)                              0.000     6.932
$mul~1585-add1-30[1].sumout[0] (adder)                           0.035     6.968
n42564.in[1] (.names)                                            0.660     7.628
n42564.out[0] (.names)                                           0.153     7.782
$dffe~1584^Q~56.D[0] (.latch)                                    0.019     7.801
data arrival time                                                          7.801

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1584^Q~56.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.801
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.777


#Path 76
Startpoint: lo01895.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1596^Q~60.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01895.clk[0] (.latch)                                          0.042     0.042
lo01895.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1597-2[0].b[0] (multiply)                                   1.835     1.938
$mul~1597-2[0].out[2] (multiply)                                 2.140     4.078
$mul~1597-add0-3[1].a[0] (adder)                                 0.960     5.038
$mul~1597-add0-3[1].cout[0] (adder)                              0.049     5.087
$mul~1597-add0-4[1].cin[0] (adder)                               0.000     5.087
$mul~1597-add0-4[1].cout[0] (adder)                              0.026     5.113
$mul~1597-add0-5[1].cin[0] (adder)                               0.000     5.113
$mul~1597-add0-5[1].cout[0] (adder)                              0.026     5.138
$mul~1597-add0-6[1].cin[0] (adder)                               0.000     5.138
$mul~1597-add0-6[1].cout[0] (adder)                              0.026     5.164
$mul~1597-add0-7[1].cin[0] (adder)                               0.000     5.164
$mul~1597-add0-7[1].cout[0] (adder)                              0.026     5.190
$mul~1597-add0-8[1].cin[0] (adder)                               0.000     5.190
$mul~1597-add0-8[1].cout[0] (adder)                              0.026     5.215
$mul~1597-add0-9[1].cin[0] (adder)                               0.000     5.215
$mul~1597-add0-9[1].cout[0] (adder)                              0.026     5.241
$mul~1597-add0-10[1].cin[0] (adder)                              0.000     5.241
$mul~1597-add0-10[1].cout[0] (adder)                             0.026     5.266
$mul~1597-add0-11[1].cin[0] (adder)                              0.000     5.266
$mul~1597-add0-11[1].cout[0] (adder)                             0.026     5.292
$mul~1597-add0-12[1].cin[0] (adder)                              0.000     5.292
$mul~1597-add0-12[1].sumout[0] (adder)                           0.035     5.327
$mul~1597-add1-12[1].a[0] (adder)                                1.000     6.327
$mul~1597-add1-12[1].cout[0] (adder)                             0.049     6.377
$mul~1597-add1-13[1].cin[0] (adder)                              0.000     6.377
$mul~1597-add1-13[1].cout[0] (adder)                             0.026     6.402
$mul~1597-add1-14[1].cin[0] (adder)                              0.000     6.402
$mul~1597-add1-14[1].cout[0] (adder)                             0.026     6.428
$mul~1597-add1-15[1].cin[0] (adder)                              0.000     6.428
$mul~1597-add1-15[1].cout[0] (adder)                             0.026     6.453
$mul~1597-add1-16[1].cin[0] (adder)                              0.000     6.453
$mul~1597-add1-16[1].cout[0] (adder)                             0.026     6.479
$mul~1597-add1-17[1].cin[0] (adder)                              0.000     6.479
$mul~1597-add1-17[1].cout[0] (adder)                             0.026     6.504
$mul~1597-add1-18[1].cin[0] (adder)                              0.000     6.504
$mul~1597-add1-18[1].cout[0] (adder)                             0.026     6.530
$mul~1597-add1-19[1].cin[0] (adder)                              0.000     6.530
$mul~1597-add1-19[1].cout[0] (adder)                             0.026     6.556
$mul~1597-add1-20[1].cin[0] (adder)                              0.018     6.574
$mul~1597-add1-20[1].cout[0] (adder)                             0.026     6.600
$mul~1597-add1-21[1].cin[0] (adder)                              0.000     6.600
$mul~1597-add1-21[1].cout[0] (adder)                             0.026     6.625
$mul~1597-add1-22[1].cin[0] (adder)                              0.000     6.625
$mul~1597-add1-22[1].cout[0] (adder)                             0.026     6.651
$mul~1597-add1-23[1].cin[0] (adder)                              0.000     6.651
$mul~1597-add1-23[1].cout[0] (adder)                             0.026     6.676
$mul~1597-add1-24[1].cin[0] (adder)                              0.000     6.676
$mul~1597-add1-24[1].cout[0] (adder)                             0.026     6.702
$mul~1597-add1-25[1].cin[0] (adder)                              0.000     6.702
$mul~1597-add1-25[1].cout[0] (adder)                             0.026     6.727
$mul~1597-add1-26[1].cin[0] (adder)                              0.000     6.727
$mul~1597-add1-26[1].cout[0] (adder)                             0.026     6.753
$mul~1597-add1-27[1].cin[0] (adder)                              0.000     6.753
$mul~1597-add1-27[1].cout[0] (adder)                             0.026     6.778
$mul~1597-add1-28[1].cin[0] (adder)                              0.000     6.778
$mul~1597-add1-28[1].cout[0] (adder)                             0.026     6.804
$mul~1597-add1-29[1].cin[0] (adder)                              0.000     6.804
$mul~1597-add1-29[1].cout[0] (adder)                             0.026     6.830
$mul~1597-add1-30[1].cin[0] (adder)                              0.000     6.830
$mul~1597-add1-30[1].cout[0] (adder)                             0.026     6.855
$mul~1597-add1-31[1].cin[0] (adder)                              0.000     6.855
$mul~1597-add1-31[1].cout[0] (adder)                             0.026     6.881
$mul~1597-add1-32[1].cin[0] (adder)                              0.000     6.881
$mul~1597-add1-32[1].cout[0] (adder)                             0.026     6.906
$mul~1597-add1-33[1].cin[0] (adder)                              0.000     6.906
$mul~1597-add1-33[1].cout[0] (adder)                             0.026     6.932
$mul~1597-add1-34[1].cin[0] (adder)                              0.000     6.932
$mul~1597-add1-34[1].sumout[0] (adder)                           0.035     6.967
n25470.in[1] (.names)                                            0.660     7.628
n25470.out[0] (.names)                                           0.153     7.781
$dffe~1596^Q~60.D[0] (.latch)                                    0.019     7.800
data arrival time                                                          7.800

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1596^Q~60.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.800
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.776


#Path 77
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~63.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].cout[0] (adder)                             0.026     7.022
$mul~1583-add1-20[1].cin[0] (adder)                              0.018     7.041
$mul~1583-add1-20[1].cout[0] (adder)                             0.026     7.066
$mul~1583-add1-21[1].cin[0] (adder)                              0.000     7.066
$mul~1583-add1-21[1].cout[0] (adder)                             0.026     7.092
$mul~1583-add1-22[1].cin[0] (adder)                              0.000     7.092
$mul~1583-add1-22[1].cout[0] (adder)                             0.026     7.118
$mul~1583-add1-23[1].cin[0] (adder)                              0.000     7.118
$mul~1583-add1-23[1].cout[0] (adder)                             0.026     7.143
$mul~1583-add1-24[1].cin[0] (adder)                              0.000     7.143
$mul~1583-add1-24[1].cout[0] (adder)                             0.026     7.169
$mul~1583-add1-25[1].cin[0] (adder)                              0.000     7.169
$mul~1583-add1-25[1].cout[0] (adder)                             0.026     7.194
$mul~1583-add1-26[1].cin[0] (adder)                              0.000     7.194
$mul~1583-add1-26[1].cout[0] (adder)                             0.026     7.220
$mul~1583-add1-27[1].cin[0] (adder)                              0.000     7.220
$mul~1583-add1-27[1].cout[0] (adder)                             0.026     7.245
$mul~1583-add1-28[1].cin[0] (adder)                              0.000     7.245
$mul~1583-add1-28[1].cout[0] (adder)                             0.026     7.271
$mul~1583-add1-29[1].cin[0] (adder)                              0.000     7.271
$mul~1583-add1-29[1].cout[0] (adder)                             0.026     7.297
$mul~1583-add1-30[1].cin[0] (adder)                              0.000     7.297
$mul~1583-add1-30[1].cout[0] (adder)                             0.026     7.322
$mul~1583-add1-31[1].cin[0] (adder)                              0.000     7.322
$mul~1583-add1-31[1].cout[0] (adder)                             0.026     7.348
$mul~1583-add1-32[1].cin[0] (adder)                              0.000     7.348
$mul~1583-add1-32[1].cout[0] (adder)                             0.026     7.373
$mul~1583-add1-33[1].cin[0] (adder)                              0.000     7.373
$mul~1583-add1-33[1].cout[0] (adder)                             0.026     7.399
$mul~1583-add1-34[1].cin[0] (adder)                              0.000     7.399
$mul~1583-add1-34[1].cout[0] (adder)                             0.026     7.424
$mul~1583-add1-35[1].cin[0] (adder)                              0.000     7.424
$mul~1583-add1-35[1].cout[0] (adder)                             0.026     7.450
$mul~1583-add1-36[1].cin[0] (adder)                              0.000     7.450
$mul~1583-add1-36[1].cout[0] (adder)                             0.026     7.475
$mul~1583-add1-37[1].cin[0] (adder)                              0.000     7.475
$mul~1583-add1-37[1].sumout[0] (adder)                           0.035     7.511
n27610.in[1] (.names)                                            0.115     7.625
n27610.out[0] (.names)                                           0.153     7.779
$dffe~1582^Q~63.D[0] (.latch)                                    0.019     7.798
data arrival time                                                          7.798

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~63.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.798
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.774


#Path 78
Startpoint: lo01895.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1596^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01895.clk[0] (.latch)                                          0.042     0.042
lo01895.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1597-2[0].b[0] (multiply)                                   1.835     1.938
$mul~1597-2[0].out[0] (multiply)                                 2.140     4.078
$mul~1597-add0-1[1].a[0] (adder)                                 0.752     4.830
$mul~1597-add0-1[1].sumout[0] (adder)                            0.069     4.899
$mul~1597-add1-1[1].a[0] (adder)                                 0.792     5.691
$mul~1597-add1-1[1].cout[0] (adder)                              0.049     5.740
$mul~1597-add1-2[1].cin[0] (adder)                               0.000     5.740
$mul~1597-add1-2[1].cout[0] (adder)                              0.026     5.766
$mul~1597-add1-3[1].cin[0] (adder)                               0.000     5.766
$mul~1597-add1-3[1].sumout[0] (adder)                            0.035     5.801
n25315.in[1] (.names)                                            1.807     7.608
n25315.out[0] (.names)                                           0.153     7.762
$dffe~1596^Q~29.D[0] (.latch)                                    0.019     7.780
data arrival time                                                          7.780

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1596^Q~29.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.780
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.757


#Path 79
Startpoint: lo01920.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1594^Q~49.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01920.clk[0] (.latch)                                          0.042     0.042
lo01920.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1595-1[0].a[25] (multiply)                                  1.627     1.730
$mul~1595-1[0].out[0] (multiply)                                 2.140     3.870
$mul~1595-add0-1[1].b[0] (adder)                                 0.960     4.830
$mul~1595-add0-1[1].cout[0] (adder)                              0.049     4.879
$mul~1595-add0-2[1].cin[0] (adder)                               0.000     4.879
$mul~1595-add0-2[1].cout[0] (adder)                              0.026     4.905
$mul~1595-add0-3[1].cin[0] (adder)                               0.000     4.905
$mul~1595-add0-3[1].cout[0] (adder)                              0.026     4.931
$mul~1595-add0-4[1].cin[0] (adder)                               0.000     4.931
$mul~1595-add0-4[1].cout[0] (adder)                              0.026     4.956
$mul~1595-add0-5[1].cin[0] (adder)                               0.000     4.956
$mul~1595-add0-5[1].cout[0] (adder)                              0.026     4.982
$mul~1595-add0-6[1].cin[0] (adder)                               0.000     4.982
$mul~1595-add0-6[1].cout[0] (adder)                              0.026     5.007
$mul~1595-add0-7[1].cin[0] (adder)                               0.000     5.007
$mul~1595-add0-7[1].cout[0] (adder)                              0.026     5.033
$mul~1595-add0-8[1].cin[0] (adder)                               0.000     5.033
$mul~1595-add0-8[1].cout[0] (adder)                              0.026     5.058
$mul~1595-add0-9[1].cin[0] (adder)                               0.000     5.058
$mul~1595-add0-9[1].cout[0] (adder)                              0.026     5.084
$mul~1595-add0-10[1].cin[0] (adder)                              0.000     5.084
$mul~1595-add0-10[1].cout[0] (adder)                             0.026     5.109
$mul~1595-add0-11[1].cin[0] (adder)                              0.000     5.109
$mul~1595-add0-11[1].sumout[0] (adder)                           0.035     5.145
$mul~1595-add1-11[1].a[0] (adder)                                1.208     6.353
$mul~1595-add1-11[1].cout[0] (adder)                             0.049     6.402
$mul~1595-add1-12[1].cin[0] (adder)                              0.000     6.402
$mul~1595-add1-12[1].cout[0] (adder)                             0.026     6.428
$mul~1595-add1-13[1].cin[0] (adder)                              0.000     6.428
$mul~1595-add1-13[1].cout[0] (adder)                             0.026     6.453
$mul~1595-add1-14[1].cin[0] (adder)                              0.000     6.453
$mul~1595-add1-14[1].cout[0] (adder)                             0.026     6.479
$mul~1595-add1-15[1].cin[0] (adder)                              0.000     6.479
$mul~1595-add1-15[1].cout[0] (adder)                             0.026     6.504
$mul~1595-add1-16[1].cin[0] (adder)                              0.000     6.504
$mul~1595-add1-16[1].cout[0] (adder)                             0.026     6.530
$mul~1595-add1-17[1].cin[0] (adder)                              0.000     6.530
$mul~1595-add1-17[1].cout[0] (adder)                             0.026     6.556
$mul~1595-add1-18[1].cin[0] (adder)                              0.000     6.556
$mul~1595-add1-18[1].cout[0] (adder)                             0.026     6.581
$mul~1595-add1-19[1].cin[0] (adder)                              0.000     6.581
$mul~1595-add1-19[1].cout[0] (adder)                             0.026     6.607
$mul~1595-add1-20[1].cin[0] (adder)                              0.018     6.625
$mul~1595-add1-20[1].cout[0] (adder)                             0.026     6.651
$mul~1595-add1-21[1].cin[0] (adder)                              0.000     6.651
$mul~1595-add1-21[1].cout[0] (adder)                             0.026     6.676
$mul~1595-add1-22[1].cin[0] (adder)                              0.000     6.676
$mul~1595-add1-22[1].cout[0] (adder)                             0.026     6.702
$mul~1595-add1-23[1].cin[0] (adder)                              0.000     6.702
$mul~1595-add1-23[1].sumout[0] (adder)                           0.035     6.737
n33883.in[1] (.names)                                            0.868     7.606
n33883.out[0] (.names)                                           0.153     7.759
$dffe~1594^Q~49.D[0] (.latch)                                    0.019     7.778
data arrival time                                                          7.778

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1594^Q~49.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.778
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.754


#Path 80
Startpoint: lo01895.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1596^Q~51.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01895.clk[0] (.latch)                                          0.042     0.042
lo01895.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1597-2[0].b[0] (multiply)                                   1.835     1.938
$mul~1597-2[0].out[2] (multiply)                                 2.140     4.078
$mul~1597-add0-3[1].a[0] (adder)                                 0.960     5.038
$mul~1597-add0-3[1].cout[0] (adder)                              0.049     5.087
$mul~1597-add0-4[1].cin[0] (adder)                               0.000     5.087
$mul~1597-add0-4[1].cout[0] (adder)                              0.026     5.113
$mul~1597-add0-5[1].cin[0] (adder)                               0.000     5.113
$mul~1597-add0-5[1].cout[0] (adder)                              0.026     5.138
$mul~1597-add0-6[1].cin[0] (adder)                               0.000     5.138
$mul~1597-add0-6[1].cout[0] (adder)                              0.026     5.164
$mul~1597-add0-7[1].cin[0] (adder)                               0.000     5.164
$mul~1597-add0-7[1].cout[0] (adder)                              0.026     5.190
$mul~1597-add0-8[1].cin[0] (adder)                               0.000     5.190
$mul~1597-add0-8[1].cout[0] (adder)                              0.026     5.215
$mul~1597-add0-9[1].cin[0] (adder)                               0.000     5.215
$mul~1597-add0-9[1].cout[0] (adder)                              0.026     5.241
$mul~1597-add0-10[1].cin[0] (adder)                              0.000     5.241
$mul~1597-add0-10[1].cout[0] (adder)                             0.026     5.266
$mul~1597-add0-11[1].cin[0] (adder)                              0.000     5.266
$mul~1597-add0-11[1].cout[0] (adder)                             0.026     5.292
$mul~1597-add0-12[1].cin[0] (adder)                              0.000     5.292
$mul~1597-add0-12[1].sumout[0] (adder)                           0.035     5.327
$mul~1597-add1-12[1].a[0] (adder)                                1.000     6.327
$mul~1597-add1-12[1].cout[0] (adder)                             0.049     6.377
$mul~1597-add1-13[1].cin[0] (adder)                              0.000     6.377
$mul~1597-add1-13[1].cout[0] (adder)                             0.026     6.402
$mul~1597-add1-14[1].cin[0] (adder)                              0.000     6.402
$mul~1597-add1-14[1].cout[0] (adder)                             0.026     6.428
$mul~1597-add1-15[1].cin[0] (adder)                              0.000     6.428
$mul~1597-add1-15[1].cout[0] (adder)                             0.026     6.453
$mul~1597-add1-16[1].cin[0] (adder)                              0.000     6.453
$mul~1597-add1-16[1].cout[0] (adder)                             0.026     6.479
$mul~1597-add1-17[1].cin[0] (adder)                              0.000     6.479
$mul~1597-add1-17[1].cout[0] (adder)                             0.026     6.504
$mul~1597-add1-18[1].cin[0] (adder)                              0.000     6.504
$mul~1597-add1-18[1].cout[0] (adder)                             0.026     6.530
$mul~1597-add1-19[1].cin[0] (adder)                              0.000     6.530
$mul~1597-add1-19[1].cout[0] (adder)                             0.026     6.556
$mul~1597-add1-20[1].cin[0] (adder)                              0.018     6.574
$mul~1597-add1-20[1].cout[0] (adder)                             0.026     6.600
$mul~1597-add1-21[1].cin[0] (adder)                              0.000     6.600
$mul~1597-add1-21[1].cout[0] (adder)                             0.026     6.625
$mul~1597-add1-22[1].cin[0] (adder)                              0.000     6.625
$mul~1597-add1-22[1].cout[0] (adder)                             0.026     6.651
$mul~1597-add1-23[1].cin[0] (adder)                              0.000     6.651
$mul~1597-add1-23[1].cout[0] (adder)                             0.026     6.676
$mul~1597-add1-24[1].cin[0] (adder)                              0.000     6.676
$mul~1597-add1-24[1].cout[0] (adder)                             0.026     6.702
$mul~1597-add1-25[1].cin[0] (adder)                              0.000     6.702
$mul~1597-add1-25[1].sumout[0] (adder)                           0.035     6.737
n25425.in[1] (.names)                                            0.868     7.606
n25425.out[0] (.names)                                           0.153     7.759
$dffe~1596^Q~51.D[0] (.latch)                                    0.019     7.778
data arrival time                                                          7.778

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1596^Q~51.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.778
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.754


#Path 81
Startpoint: lo04862.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1590^Q~55.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo04862.clk[0] (.latch)                                          0.042     0.042
lo04862.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1591-2[0].a[1] (multiply)                                   1.524     1.627
$mul~1591-2[0].out[2] (multiply)                                 2.140     3.767
$mul~1591-add0-3[1].a[0] (adder)                                 1.168     4.935
$mul~1591-add0-3[1].cout[0] (adder)                              0.049     4.984
$mul~1591-add0-4[1].cin[0] (adder)                               0.000     4.984
$mul~1591-add0-4[1].cout[0] (adder)                              0.026     5.010
$mul~1591-add0-5[1].cin[0] (adder)                               0.000     5.010
$mul~1591-add0-5[1].cout[0] (adder)                              0.026     5.036
$mul~1591-add0-6[1].cin[0] (adder)                               0.000     5.036
$mul~1591-add0-6[1].cout[0] (adder)                              0.026     5.061
$mul~1591-add0-7[1].cin[0] (adder)                               0.000     5.061
$mul~1591-add0-7[1].sumout[0] (adder)                            0.035     5.097
$mul~1591-add1-7[1].a[0] (adder)                                 1.208     6.304
$mul~1591-add1-7[1].cout[0] (adder)                              0.049     6.354
$mul~1591-add1-8[1].cin[0] (adder)                               0.000     6.354
$mul~1591-add1-8[1].cout[0] (adder)                              0.026     6.379
$mul~1591-add1-9[1].cin[0] (adder)                               0.000     6.379
$mul~1591-add1-9[1].cout[0] (adder)                              0.026     6.405
$mul~1591-add1-10[1].cin[0] (adder)                              0.000     6.405
$mul~1591-add1-10[1].cout[0] (adder)                             0.026     6.430
$mul~1591-add1-11[1].cin[0] (adder)                              0.000     6.430
$mul~1591-add1-11[1].cout[0] (adder)                             0.026     6.456
$mul~1591-add1-12[1].cin[0] (adder)                              0.000     6.456
$mul~1591-add1-12[1].cout[0] (adder)                             0.026     6.482
$mul~1591-add1-13[1].cin[0] (adder)                              0.000     6.482
$mul~1591-add1-13[1].cout[0] (adder)                             0.026     6.507
$mul~1591-add1-14[1].cin[0] (adder)                              0.000     6.507
$mul~1591-add1-14[1].cout[0] (adder)                             0.026     6.533
$mul~1591-add1-15[1].cin[0] (adder)                              0.000     6.533
$mul~1591-add1-15[1].cout[0] (adder)                             0.026     6.558
$mul~1591-add1-16[1].cin[0] (adder)                              0.000     6.558
$mul~1591-add1-16[1].cout[0] (adder)                             0.026     6.584
$mul~1591-add1-17[1].cin[0] (adder)                              0.000     6.584
$mul~1591-add1-17[1].cout[0] (adder)                             0.026     6.609
$mul~1591-add1-18[1].cin[0] (adder)                              0.000     6.609
$mul~1591-add1-18[1].cout[0] (adder)                             0.026     6.635
$mul~1591-add1-19[1].cin[0] (adder)                              0.000     6.635
$mul~1591-add1-19[1].cout[0] (adder)                             0.026     6.661
$mul~1591-add1-20[1].cin[0] (adder)                              0.018     6.679
$mul~1591-add1-20[1].cout[0] (adder)                             0.026     6.705
$mul~1591-add1-21[1].cin[0] (adder)                              0.000     6.705
$mul~1591-add1-21[1].cout[0] (adder)                             0.026     6.730
$mul~1591-add1-22[1].cin[0] (adder)                              0.000     6.730
$mul~1591-add1-22[1].cout[0] (adder)                             0.026     6.756
$mul~1591-add1-23[1].cin[0] (adder)                              0.000     6.756
$mul~1591-add1-23[1].cout[0] (adder)                             0.026     6.781
$mul~1591-add1-24[1].cin[0] (adder)                              0.000     6.781
$mul~1591-add1-24[1].cout[0] (adder)                             0.026     6.807
$mul~1591-add1-25[1].cin[0] (adder)                              0.000     6.807
$mul~1591-add1-25[1].cout[0] (adder)                             0.026     6.832
$mul~1591-add1-26[1].cin[0] (adder)                              0.000     6.832
$mul~1591-add1-26[1].cout[0] (adder)                             0.026     6.858
$mul~1591-add1-27[1].cin[0] (adder)                              0.000     6.858
$mul~1591-add1-27[1].cout[0] (adder)                             0.026     6.883
$mul~1591-add1-28[1].cin[0] (adder)                              0.000     6.883
$mul~1591-add1-28[1].cout[0] (adder)                             0.026     6.909
$mul~1591-add1-29[1].cin[0] (adder)                              0.000     6.909
$mul~1591-add1-29[1].sumout[0] (adder)                           0.035     6.944
n57619.in[1] (.names)                                            0.660     7.605
n57619.out[0] (.names)                                           0.153     7.758
$dffe~1590^Q~55.D[0] (.latch)                                    0.019     7.777
data arrival time                                                          7.777

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1590^Q~55.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.777
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.754


#Path 82
Startpoint: lo02451.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1600^Q~54.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo02451.clk[0] (.latch)                                          0.042     0.042
lo02451.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1601-2[0].a[2] (multiply)                                   1.732     1.835
$mul~1601-2[0].out[1] (multiply)                                 2.140     3.975
$mul~1601-add0-2[1].a[0] (adder)                                 1.168     5.143
$mul~1601-add0-2[1].cout[0] (adder)                              0.049     5.192
$mul~1601-add0-3[1].cin[0] (adder)                               0.000     5.192
$mul~1601-add0-3[1].cout[0] (adder)                              0.026     5.218
$mul~1601-add0-4[1].cin[0] (adder)                               0.000     5.218
$mul~1601-add0-4[1].cout[0] (adder)                              0.026     5.243
$mul~1601-add0-5[1].cin[0] (adder)                               0.000     5.243
$mul~1601-add0-5[1].cout[0] (adder)                              0.026     5.269
$mul~1601-add0-6[1].cin[0] (adder)                               0.000     5.269
$mul~1601-add0-6[1].cout[0] (adder)                              0.026     5.295
$mul~1601-add0-7[1].cin[0] (adder)                               0.000     5.295
$mul~1601-add0-7[1].cout[0] (adder)                              0.026     5.320
$mul~1601-add0-8[1].cin[0] (adder)                               0.000     5.320
$mul~1601-add0-8[1].cout[0] (adder)                              0.026     5.346
$mul~1601-add0-9[1].cin[0] (adder)                               0.000     5.346
$mul~1601-add0-9[1].cout[0] (adder)                              0.026     5.371
$mul~1601-add0-10[1].cin[0] (adder)                              0.000     5.371
$mul~1601-add0-10[1].cout[0] (adder)                             0.026     5.397
$mul~1601-add0-11[1].cin[0] (adder)                              0.000     5.397
$mul~1601-add0-11[1].sumout[0] (adder)                           0.035     5.432
$mul~1601-add1-11[1].a[0] (adder)                                1.000     6.432
$mul~1601-add1-11[1].cout[0] (adder)                             0.049     6.482
$mul~1601-add1-12[1].cin[0] (adder)                              0.000     6.482
$mul~1601-add1-12[1].cout[0] (adder)                             0.026     6.507
$mul~1601-add1-13[1].cin[0] (adder)                              0.000     6.507
$mul~1601-add1-13[1].cout[0] (adder)                             0.026     6.533
$mul~1601-add1-14[1].cin[0] (adder)                              0.000     6.533
$mul~1601-add1-14[1].cout[0] (adder)                             0.026     6.558
$mul~1601-add1-15[1].cin[0] (adder)                              0.000     6.558
$mul~1601-add1-15[1].cout[0] (adder)                             0.026     6.584
$mul~1601-add1-16[1].cin[0] (adder)                              0.000     6.584
$mul~1601-add1-16[1].cout[0] (adder)                             0.026     6.609
$mul~1601-add1-17[1].cin[0] (adder)                              0.000     6.609
$mul~1601-add1-17[1].cout[0] (adder)                             0.026     6.635
$mul~1601-add1-18[1].cin[0] (adder)                              0.000     6.635
$mul~1601-add1-18[1].cout[0] (adder)                             0.026     6.661
$mul~1601-add1-19[1].cin[0] (adder)                              0.000     6.661
$mul~1601-add1-19[1].cout[0] (adder)                             0.026     6.686
$mul~1601-add1-20[1].cin[0] (adder)                              0.018     6.705
$mul~1601-add1-20[1].cout[0] (adder)                             0.026     6.730
$mul~1601-add1-21[1].cin[0] (adder)                              0.000     6.730
$mul~1601-add1-21[1].cout[0] (adder)                             0.026     6.756
$mul~1601-add1-22[1].cin[0] (adder)                              0.000     6.756
$mul~1601-add1-22[1].cout[0] (adder)                             0.026     6.781
$mul~1601-add1-23[1].cin[0] (adder)                              0.000     6.781
$mul~1601-add1-23[1].cout[0] (adder)                             0.026     6.807
$mul~1601-add1-24[1].cin[0] (adder)                              0.000     6.807
$mul~1601-add1-24[1].cout[0] (adder)                             0.026     6.832
$mul~1601-add1-25[1].cin[0] (adder)                              0.000     6.832
$mul~1601-add1-25[1].cout[0] (adder)                             0.026     6.858
$mul~1601-add1-26[1].cin[0] (adder)                              0.000     6.858
$mul~1601-add1-26[1].cout[0] (adder)                             0.026     6.883
$mul~1601-add1-27[1].cin[0] (adder)                              0.000     6.883
$mul~1601-add1-27[1].cout[0] (adder)                             0.026     6.909
$mul~1601-add1-28[1].cin[0] (adder)                              0.000     6.909
$mul~1601-add1-28[1].sumout[0] (adder)                           0.035     6.944
n41259.in[1] (.names)                                            0.660     7.605
n41259.out[0] (.names)                                           0.153     7.758
$dffe~1600^Q~54.D[0] (.latch)                                    0.019     7.777
data arrival time                                                          7.777

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1600^Q~54.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.777
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.754


#Path 83
Startpoint: lo04863.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1588^Q~55.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo04863.clk[0] (.latch)                                          0.042     0.042
lo04863.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1589-2[0].a[2] (multiply)                                   1.730     1.833
$mul~1589-2[0].out[2] (multiply)                                 2.140     3.973
$mul~1589-add0-3[1].a[0] (adder)                                 1.168     5.141
$mul~1589-add0-3[1].cout[0] (adder)                              0.049     5.190
$mul~1589-add0-4[1].cin[0] (adder)                               0.000     5.190
$mul~1589-add0-4[1].cout[0] (adder)                              0.026     5.216
$mul~1589-add0-5[1].cin[0] (adder)                               0.000     5.216
$mul~1589-add0-5[1].cout[0] (adder)                              0.026     5.241
$mul~1589-add0-6[1].cin[0] (adder)                               0.000     5.241
$mul~1589-add0-6[1].cout[0] (adder)                              0.026     5.267
$mul~1589-add0-7[1].cin[0] (adder)                               0.000     5.267
$mul~1589-add0-7[1].cout[0] (adder)                              0.026     5.292
$mul~1589-add0-8[1].cin[0] (adder)                               0.000     5.292
$mul~1589-add0-8[1].cout[0] (adder)                              0.026     5.318
$mul~1589-add0-9[1].cin[0] (adder)                               0.000     5.318
$mul~1589-add0-9[1].cout[0] (adder)                              0.026     5.344
$mul~1589-add0-10[1].cin[0] (adder)                              0.000     5.344
$mul~1589-add0-10[1].cout[0] (adder)                             0.026     5.369
$mul~1589-add0-11[1].cin[0] (adder)                              0.000     5.369
$mul~1589-add0-11[1].cout[0] (adder)                             0.026     5.395
$mul~1589-add0-12[1].cin[0] (adder)                              0.000     5.395
$mul~1589-add0-12[1].cout[0] (adder)                             0.026     5.420
$mul~1589-add0-13[1].cin[0] (adder)                              0.000     5.420
$mul~1589-add0-13[1].cout[0] (adder)                             0.026     5.446
$mul~1589-add0-14[1].cin[0] (adder)                              0.000     5.446
$mul~1589-add0-14[1].cout[0] (adder)                             0.026     5.471
$mul~1589-add0-15[1].cin[0] (adder)                              0.000     5.471
$mul~1589-add0-15[1].cout[0] (adder)                             0.026     5.497
$mul~1589-add0-16[1].cin[0] (adder)                              0.000     5.497
$mul~1589-add0-16[1].sumout[0] (adder)                           0.035     5.532
$mul~1589-add1-16[1].a[0] (adder)                                1.000     6.532
$mul~1589-add1-16[1].cout[0] (adder)                             0.049     6.582
$mul~1589-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1589-add1-17[1].cout[0] (adder)                             0.026     6.607
$mul~1589-add1-18[1].cin[0] (adder)                              0.000     6.607
$mul~1589-add1-18[1].cout[0] (adder)                             0.026     6.633
$mul~1589-add1-19[1].cin[0] (adder)                              0.000     6.633
$mul~1589-add1-19[1].cout[0] (adder)                             0.026     6.658
$mul~1589-add1-20[1].cin[0] (adder)                              0.018     6.677
$mul~1589-add1-20[1].cout[0] (adder)                             0.026     6.702
$mul~1589-add1-21[1].cin[0] (adder)                              0.000     6.702
$mul~1589-add1-21[1].cout[0] (adder)                             0.026     6.728
$mul~1589-add1-22[1].cin[0] (adder)                              0.000     6.728
$mul~1589-add1-22[1].cout[0] (adder)                             0.026     6.754
$mul~1589-add1-23[1].cin[0] (adder)                              0.000     6.754
$mul~1589-add1-23[1].cout[0] (adder)                             0.026     6.779
$mul~1589-add1-24[1].cin[0] (adder)                              0.000     6.779
$mul~1589-add1-24[1].cout[0] (adder)                             0.026     6.805
$mul~1589-add1-25[1].cin[0] (adder)                              0.000     6.805
$mul~1589-add1-25[1].cout[0] (adder)                             0.026     6.830
$mul~1589-add1-26[1].cin[0] (adder)                              0.000     6.830
$mul~1589-add1-26[1].cout[0] (adder)                             0.026     6.856
$mul~1589-add1-27[1].cin[0] (adder)                              0.000     6.856
$mul~1589-add1-27[1].cout[0] (adder)                             0.026     6.881
$mul~1589-add1-28[1].cin[0] (adder)                              0.000     6.881
$mul~1589-add1-28[1].cout[0] (adder)                             0.026     6.907
$mul~1589-add1-29[1].cin[0] (adder)                              0.000     6.907
$mul~1589-add1-29[1].sumout[0] (adder)                           0.035     6.942
n53804.in[1] (.names)                                            0.660     7.603
n53804.out[0] (.names)                                           0.153     7.756
$dffe~1588^Q~55.D[0] (.latch)                                    0.019     7.775
data arrival time                                                          7.775

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1588^Q~55.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.775
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.751


#Path 84
Startpoint: lo07861.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1584^Q~55.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07861.clk[0] (.latch)                                          0.042     0.042
lo07861.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1585-2[0].a[4] (multiply)                                   1.522     1.625
$mul~1585-2[0].out[2] (multiply)                                 2.140     3.765
$mul~1585-add0-3[1].a[0] (adder)                                 1.168     4.933
$mul~1585-add0-3[1].cout[0] (adder)                              0.049     4.982
$mul~1585-add0-4[1].cin[0] (adder)                               0.000     4.982
$mul~1585-add0-4[1].cout[0] (adder)                              0.026     5.008
$mul~1585-add0-5[1].cin[0] (adder)                               0.000     5.008
$mul~1585-add0-5[1].cout[0] (adder)                              0.026     5.033
$mul~1585-add0-6[1].cin[0] (adder)                               0.000     5.033
$mul~1585-add0-6[1].cout[0] (adder)                              0.026     5.059
$mul~1585-add0-7[1].cin[0] (adder)                               0.000     5.059
$mul~1585-add0-7[1].cout[0] (adder)                              0.026     5.085
$mul~1585-add0-8[1].cin[0] (adder)                               0.000     5.085
$mul~1585-add0-8[1].cout[0] (adder)                              0.026     5.110
$mul~1585-add0-9[1].cin[0] (adder)                               0.000     5.110
$mul~1585-add0-9[1].sumout[0] (adder)                            0.035     5.146
$mul~1585-add1-9[1].a[0] (adder)                                 1.208     6.353
$mul~1585-add1-9[1].cout[0] (adder)                              0.049     6.403
$mul~1585-add1-10[1].cin[0] (adder)                              0.000     6.403
$mul~1585-add1-10[1].cout[0] (adder)                             0.026     6.428
$mul~1585-add1-11[1].cin[0] (adder)                              0.000     6.428
$mul~1585-add1-11[1].cout[0] (adder)                             0.026     6.454
$mul~1585-add1-12[1].cin[0] (adder)                              0.000     6.454
$mul~1585-add1-12[1].cout[0] (adder)                             0.026     6.479
$mul~1585-add1-13[1].cin[0] (adder)                              0.000     6.479
$mul~1585-add1-13[1].cout[0] (adder)                             0.026     6.505
$mul~1585-add1-14[1].cin[0] (adder)                              0.000     6.505
$mul~1585-add1-14[1].cout[0] (adder)                             0.026     6.531
$mul~1585-add1-15[1].cin[0] (adder)                              0.000     6.531
$mul~1585-add1-15[1].cout[0] (adder)                             0.026     6.556
$mul~1585-add1-16[1].cin[0] (adder)                              0.000     6.556
$mul~1585-add1-16[1].cout[0] (adder)                             0.026     6.582
$mul~1585-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1585-add1-17[1].cout[0] (adder)                             0.026     6.607
$mul~1585-add1-18[1].cin[0] (adder)                              0.000     6.607
$mul~1585-add1-18[1].cout[0] (adder)                             0.026     6.633
$mul~1585-add1-19[1].cin[0] (adder)                              0.000     6.633
$mul~1585-add1-19[1].cout[0] (adder)                             0.026     6.658
$mul~1585-add1-20[1].cin[0] (adder)                              0.018     6.677
$mul~1585-add1-20[1].cout[0] (adder)                             0.026     6.702
$mul~1585-add1-21[1].cin[0] (adder)                              0.000     6.702
$mul~1585-add1-21[1].cout[0] (adder)                             0.026     6.728
$mul~1585-add1-22[1].cin[0] (adder)                              0.000     6.728
$mul~1585-add1-22[1].cout[0] (adder)                             0.026     6.754
$mul~1585-add1-23[1].cin[0] (adder)                              0.000     6.754
$mul~1585-add1-23[1].cout[0] (adder)                             0.026     6.779
$mul~1585-add1-24[1].cin[0] (adder)                              0.000     6.779
$mul~1585-add1-24[1].cout[0] (adder)                             0.026     6.805
$mul~1585-add1-25[1].cin[0] (adder)                              0.000     6.805
$mul~1585-add1-25[1].cout[0] (adder)                             0.026     6.830
$mul~1585-add1-26[1].cin[0] (adder)                              0.000     6.830
$mul~1585-add1-26[1].cout[0] (adder)                             0.026     6.856
$mul~1585-add1-27[1].cin[0] (adder)                              0.000     6.856
$mul~1585-add1-27[1].cout[0] (adder)                             0.026     6.881
$mul~1585-add1-28[1].cin[0] (adder)                              0.000     6.881
$mul~1585-add1-28[1].cout[0] (adder)                             0.026     6.907
$mul~1585-add1-29[1].cin[0] (adder)                              0.000     6.907
$mul~1585-add1-29[1].sumout[0] (adder)                           0.035     6.942
n42559.in[1] (.names)                                            0.660     7.603
n42559.out[0] (.names)                                           0.153     7.756
$dffe~1584^Q~55.D[0] (.latch)                                    0.019     7.775
data arrival time                                                          7.775

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1584^Q~55.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.775
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.751


#Path 85
Startpoint: lo09958.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1580^Q~57.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo09958.clk[0] (.latch)                                          0.042     0.042
lo09958.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1581-2[0].b[21] (multiply)                                  1.209     1.312
$mul~1581-2[0].out[0] (multiply)                                 2.140     3.452
$mul~1581-add0-1[1].a[0] (adder)                                 1.376     4.828
$mul~1581-add0-1[1].cout[0] (adder)                              0.049     4.877
$mul~1581-add0-2[1].cin[0] (adder)                               0.000     4.877
$mul~1581-add0-2[1].cout[0] (adder)                              0.026     4.903
$mul~1581-add0-3[1].cin[0] (adder)                               0.000     4.903
$mul~1581-add0-3[1].cout[0] (adder)                              0.026     4.928
$mul~1581-add0-4[1].cin[0] (adder)                               0.000     4.928
$mul~1581-add0-4[1].cout[0] (adder)                              0.026     4.954
$mul~1581-add0-5[1].cin[0] (adder)                               0.000     4.954
$mul~1581-add0-5[1].cout[0] (adder)                              0.026     4.980
$mul~1581-add0-6[1].cin[0] (adder)                               0.000     4.980
$mul~1581-add0-6[1].cout[0] (adder)                              0.026     5.005
$mul~1581-add0-7[1].cin[0] (adder)                               0.000     5.005
$mul~1581-add0-7[1].cout[0] (adder)                              0.026     5.031
$mul~1581-add0-8[1].cin[0] (adder)                               0.000     5.031
$mul~1581-add0-8[1].cout[0] (adder)                              0.026     5.056
$mul~1581-add0-9[1].cin[0] (adder)                               0.000     5.056
$mul~1581-add0-9[1].cout[0] (adder)                              0.026     5.082
$mul~1581-add0-10[1].cin[0] (adder)                              0.000     5.082
$mul~1581-add0-10[1].cout[0] (adder)                             0.026     5.107
$mul~1581-add0-11[1].cin[0] (adder)                              0.000     5.107
$mul~1581-add0-11[1].sumout[0] (adder)                           0.035     5.143
$mul~1581-add1-11[1].a[0] (adder)                                1.000     6.143
$mul~1581-add1-11[1].cout[0] (adder)                             0.049     6.192
$mul~1581-add1-12[1].cin[0] (adder)                              0.000     6.192
$mul~1581-add1-12[1].cout[0] (adder)                             0.026     6.218
$mul~1581-add1-13[1].cin[0] (adder)                              0.000     6.218
$mul~1581-add1-13[1].cout[0] (adder)                             0.026     6.243
$mul~1581-add1-14[1].cin[0] (adder)                              0.000     6.243
$mul~1581-add1-14[1].cout[0] (adder)                             0.026     6.269
$mul~1581-add1-15[1].cin[0] (adder)                              0.000     6.269
$mul~1581-add1-15[1].cout[0] (adder)                             0.026     6.294
$mul~1581-add1-16[1].cin[0] (adder)                              0.000     6.294
$mul~1581-add1-16[1].cout[0] (adder)                             0.026     6.320
$mul~1581-add1-17[1].cin[0] (adder)                              0.000     6.320
$mul~1581-add1-17[1].cout[0] (adder)                             0.026     6.346
$mul~1581-add1-18[1].cin[0] (adder)                              0.000     6.346
$mul~1581-add1-18[1].cout[0] (adder)                             0.026     6.371
$mul~1581-add1-19[1].cin[0] (adder)                              0.000     6.371
$mul~1581-add1-19[1].cout[0] (adder)                             0.026     6.397
$mul~1581-add1-20[1].cin[0] (adder)                              0.018     6.415
$mul~1581-add1-20[1].cout[0] (adder)                             0.026     6.441
$mul~1581-add1-21[1].cin[0] (adder)                              0.000     6.441
$mul~1581-add1-21[1].cout[0] (adder)                             0.026     6.466
$mul~1581-add1-22[1].cin[0] (adder)                              0.000     6.466
$mul~1581-add1-22[1].cout[0] (adder)                             0.026     6.492
$mul~1581-add1-23[1].cin[0] (adder)                              0.000     6.492
$mul~1581-add1-23[1].cout[0] (adder)                             0.026     6.517
$mul~1581-add1-24[1].cin[0] (adder)                              0.000     6.517
$mul~1581-add1-24[1].cout[0] (adder)                             0.026     6.543
$mul~1581-add1-25[1].cin[0] (adder)                              0.000     6.543
$mul~1581-add1-25[1].cout[0] (adder)                             0.026     6.568
$mul~1581-add1-26[1].cin[0] (adder)                              0.000     6.568
$mul~1581-add1-26[1].cout[0] (adder)                             0.026     6.594
$mul~1581-add1-27[1].cin[0] (adder)                              0.000     6.594
$mul~1581-add1-27[1].cout[0] (adder)                             0.026     6.620
$mul~1581-add1-28[1].cin[0] (adder)                              0.000     6.620
$mul~1581-add1-28[1].cout[0] (adder)                             0.026     6.645
$mul~1581-add1-29[1].cin[0] (adder)                              0.000     6.645
$mul~1581-add1-29[1].cout[0] (adder)                             0.026     6.671
$mul~1581-add1-30[1].cin[0] (adder)                              0.000     6.671
$mul~1581-add1-30[1].cout[0] (adder)                             0.026     6.696
$mul~1581-add1-31[1].cin[0] (adder)                              0.000     6.696
$mul~1581-add1-31[1].sumout[0] (adder)                           0.035     6.732
n48879.in[1] (.names)                                            0.868     7.600
n48879.out[0] (.names)                                           0.153     7.753
$dffe~1580^Q~57.D[0] (.latch)                                    0.019     7.772
data arrival time                                                          7.772

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1580^Q~57.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.772
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.749


#Path 86
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~62.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].cout[0] (adder)                             0.026     7.022
$mul~1583-add1-20[1].cin[0] (adder)                              0.018     7.041
$mul~1583-add1-20[1].cout[0] (adder)                             0.026     7.066
$mul~1583-add1-21[1].cin[0] (adder)                              0.000     7.066
$mul~1583-add1-21[1].cout[0] (adder)                             0.026     7.092
$mul~1583-add1-22[1].cin[0] (adder)                              0.000     7.092
$mul~1583-add1-22[1].cout[0] (adder)                             0.026     7.118
$mul~1583-add1-23[1].cin[0] (adder)                              0.000     7.118
$mul~1583-add1-23[1].cout[0] (adder)                             0.026     7.143
$mul~1583-add1-24[1].cin[0] (adder)                              0.000     7.143
$mul~1583-add1-24[1].cout[0] (adder)                             0.026     7.169
$mul~1583-add1-25[1].cin[0] (adder)                              0.000     7.169
$mul~1583-add1-25[1].cout[0] (adder)                             0.026     7.194
$mul~1583-add1-26[1].cin[0] (adder)                              0.000     7.194
$mul~1583-add1-26[1].cout[0] (adder)                             0.026     7.220
$mul~1583-add1-27[1].cin[0] (adder)                              0.000     7.220
$mul~1583-add1-27[1].cout[0] (adder)                             0.026     7.245
$mul~1583-add1-28[1].cin[0] (adder)                              0.000     7.245
$mul~1583-add1-28[1].cout[0] (adder)                             0.026     7.271
$mul~1583-add1-29[1].cin[0] (adder)                              0.000     7.271
$mul~1583-add1-29[1].cout[0] (adder)                             0.026     7.297
$mul~1583-add1-30[1].cin[0] (adder)                              0.000     7.297
$mul~1583-add1-30[1].cout[0] (adder)                             0.026     7.322
$mul~1583-add1-31[1].cin[0] (adder)                              0.000     7.322
$mul~1583-add1-31[1].cout[0] (adder)                             0.026     7.348
$mul~1583-add1-32[1].cin[0] (adder)                              0.000     7.348
$mul~1583-add1-32[1].cout[0] (adder)                             0.026     7.373
$mul~1583-add1-33[1].cin[0] (adder)                              0.000     7.373
$mul~1583-add1-33[1].cout[0] (adder)                             0.026     7.399
$mul~1583-add1-34[1].cin[0] (adder)                              0.000     7.399
$mul~1583-add1-34[1].cout[0] (adder)                             0.026     7.424
$mul~1583-add1-35[1].cin[0] (adder)                              0.000     7.424
$mul~1583-add1-35[1].cout[0] (adder)                             0.026     7.450
$mul~1583-add1-36[1].cin[0] (adder)                              0.000     7.450
$mul~1583-add1-36[1].sumout[0] (adder)                           0.035     7.485
n27605.in[1] (.names)                                            0.115     7.600
n27605.out[0] (.names)                                           0.153     7.753
$dffe~1582^Q~62.D[0] (.latch)                                    0.019     7.772
data arrival time                                                          7.772

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~62.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.772
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.749


#Path 87
Startpoint: lo04863.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1588^Q~39.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo04863.clk[0] (.latch)                                          0.042     0.042
lo04863.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1589-2[0].a[2] (multiply)                                   1.730     1.833
$mul~1589-2[0].out[2] (multiply)                                 2.140     3.973
$mul~1589-add0-3[1].a[0] (adder)                                 1.168     5.141
$mul~1589-add0-3[1].cout[0] (adder)                              0.049     5.190
$mul~1589-add0-4[1].cin[0] (adder)                               0.000     5.190
$mul~1589-add0-4[1].cout[0] (adder)                              0.026     5.216
$mul~1589-add0-5[1].cin[0] (adder)                               0.000     5.216
$mul~1589-add0-5[1].cout[0] (adder)                              0.026     5.241
$mul~1589-add0-6[1].cin[0] (adder)                               0.000     5.241
$mul~1589-add0-6[1].cout[0] (adder)                              0.026     5.267
$mul~1589-add0-7[1].cin[0] (adder)                               0.000     5.267
$mul~1589-add0-7[1].cout[0] (adder)                              0.026     5.292
$mul~1589-add0-8[1].cin[0] (adder)                               0.000     5.292
$mul~1589-add0-8[1].sumout[0] (adder)                            0.035     5.328
$mul~1589-add1-8[1].a[0] (adder)                                 0.792     6.120
$mul~1589-add1-8[1].cout[0] (adder)                              0.049     6.169
$mul~1589-add1-9[1].cin[0] (adder)                               0.000     6.169
$mul~1589-add1-9[1].cout[0] (adder)                              0.026     6.195
$mul~1589-add1-10[1].cin[0] (adder)                              0.000     6.195
$mul~1589-add1-10[1].cout[0] (adder)                             0.026     6.220
$mul~1589-add1-11[1].cin[0] (adder)                              0.000     6.220
$mul~1589-add1-11[1].cout[0] (adder)                             0.026     6.246
$mul~1589-add1-12[1].cin[0] (adder)                              0.000     6.246
$mul~1589-add1-12[1].cout[0] (adder)                             0.026     6.272
$mul~1589-add1-13[1].cin[0] (adder)                              0.000     6.272
$mul~1589-add1-13[1].sumout[0] (adder)                           0.035     6.307
n53724.in[1] (.names)                                            1.284     7.591
n53724.out[0] (.names)                                           0.153     7.744
$dffe~1588^Q~39.D[0] (.latch)                                    0.019     7.763
data arrival time                                                          7.763

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1588^Q~39.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.763
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.740


#Path 88
Startpoint: lo09580.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1592^Q~44.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo09580.clk[0] (.latch)                                          0.042     0.042
lo09580.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1593-1[0].b[0] (multiply)                                   1.522     1.625
$mul~1593-1[0].out[7] (multiply)                                 2.140     3.765
$mul~1593-add0-8[1].b[0] (adder)                                 0.960     4.725
$mul~1593-add0-8[1].cout[0] (adder)                              0.049     4.774
$mul~1593-add0-9[1].cin[0] (adder)                               0.000     4.774
$mul~1593-add0-9[1].cout[0] (adder)                              0.026     4.800
$mul~1593-add0-10[1].cin[0] (adder)                              0.000     4.800
$mul~1593-add0-10[1].cout[0] (adder)                             0.026     4.826
$mul~1593-add0-11[1].cin[0] (adder)                              0.000     4.826
$mul~1593-add0-11[1].sumout[0] (adder)                           0.035     4.861
$mul~1593-add1-11[1].a[0] (adder)                                1.000     5.861
$mul~1593-add1-11[1].cout[0] (adder)                             0.049     5.910
$mul~1593-add1-12[1].cin[0] (adder)                              0.000     5.910
$mul~1593-add1-12[1].cout[0] (adder)                             0.026     5.936
$mul~1593-add1-13[1].cin[0] (adder)                              0.000     5.936
$mul~1593-add1-13[1].cout[0] (adder)                             0.026     5.961
$mul~1593-add1-14[1].cin[0] (adder)                              0.000     5.961
$mul~1593-add1-14[1].cout[0] (adder)                             0.026     5.987
$mul~1593-add1-15[1].cin[0] (adder)                              0.000     5.987
$mul~1593-add1-15[1].cout[0] (adder)                             0.026     6.013
$mul~1593-add1-16[1].cin[0] (adder)                              0.000     6.013
$mul~1593-add1-16[1].cout[0] (adder)                             0.026     6.038
$mul~1593-add1-17[1].cin[0] (adder)                              0.000     6.038
$mul~1593-add1-17[1].cout[0] (adder)                             0.026     6.064
$mul~1593-add1-18[1].cin[0] (adder)                              0.000     6.064
$mul~1593-add1-18[1].sumout[0] (adder)                           0.035     6.099
n60259.in[1] (.names)                                            1.492     7.591
n60259.out[0] (.names)                                           0.153     7.744
$dffe~1592^Q~44.D[0] (.latch)                                    0.019     7.763
data arrival time                                                          7.763

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1592^Q~44.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.763
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.740


#Path 89
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~41.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].sumout[0] (adder)                           0.035     6.930
n27500.in[1] (.names)                                            0.660     7.590
n27500.out[0] (.names)                                           0.153     7.744
$dffe~1582^Q~41.D[0] (.latch)                                    0.019     7.763
data arrival time                                                          7.763

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~41.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.763
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.739


#Path 90
Startpoint: lo09958.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1580^Q~45.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo09958.clk[0] (.latch)                                          0.042     0.042
lo09958.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1581-2[0].b[21] (multiply)                                  1.209     1.312
$mul~1581-2[0].out[0] (multiply)                                 2.140     3.452
$mul~1581-add0-1[1].a[0] (adder)                                 1.376     4.828
$mul~1581-add0-1[1].cout[0] (adder)                              0.049     4.877
$mul~1581-add0-2[1].cin[0] (adder)                               0.000     4.877
$mul~1581-add0-2[1].cout[0] (adder)                              0.026     4.903
$mul~1581-add0-3[1].cin[0] (adder)                               0.000     4.903
$mul~1581-add0-3[1].cout[0] (adder)                              0.026     4.928
$mul~1581-add0-4[1].cin[0] (adder)                               0.000     4.928
$mul~1581-add0-4[1].cout[0] (adder)                              0.026     4.954
$mul~1581-add0-5[1].cin[0] (adder)                               0.000     4.954
$mul~1581-add0-5[1].cout[0] (adder)                              0.026     4.980
$mul~1581-add0-6[1].cin[0] (adder)                               0.000     4.980
$mul~1581-add0-6[1].cout[0] (adder)                              0.026     5.005
$mul~1581-add0-7[1].cin[0] (adder)                               0.000     5.005
$mul~1581-add0-7[1].cout[0] (adder)                              0.026     5.031
$mul~1581-add0-8[1].cin[0] (adder)                               0.000     5.031
$mul~1581-add0-8[1].cout[0] (adder)                              0.026     5.056
$mul~1581-add0-9[1].cin[0] (adder)                               0.000     5.056
$mul~1581-add0-9[1].cout[0] (adder)                              0.026     5.082
$mul~1581-add0-10[1].cin[0] (adder)                              0.000     5.082
$mul~1581-add0-10[1].cout[0] (adder)                             0.026     5.107
$mul~1581-add0-11[1].cin[0] (adder)                              0.000     5.107
$mul~1581-add0-11[1].sumout[0] (adder)                           0.035     5.143
$mul~1581-add1-11[1].a[0] (adder)                                1.000     6.143
$mul~1581-add1-11[1].cout[0] (adder)                             0.049     6.192
$mul~1581-add1-12[1].cin[0] (adder)                              0.000     6.192
$mul~1581-add1-12[1].cout[0] (adder)                             0.026     6.218
$mul~1581-add1-13[1].cin[0] (adder)                              0.000     6.218
$mul~1581-add1-13[1].cout[0] (adder)                             0.026     6.243
$mul~1581-add1-14[1].cin[0] (adder)                              0.000     6.243
$mul~1581-add1-14[1].cout[0] (adder)                             0.026     6.269
$mul~1581-add1-15[1].cin[0] (adder)                              0.000     6.269
$mul~1581-add1-15[1].cout[0] (adder)                             0.026     6.294
$mul~1581-add1-16[1].cin[0] (adder)                              0.000     6.294
$mul~1581-add1-16[1].cout[0] (adder)                             0.026     6.320
$mul~1581-add1-17[1].cin[0] (adder)                              0.000     6.320
$mul~1581-add1-17[1].cout[0] (adder)                             0.026     6.346
$mul~1581-add1-18[1].cin[0] (adder)                              0.000     6.346
$mul~1581-add1-18[1].cout[0] (adder)                             0.026     6.371
$mul~1581-add1-19[1].cin[0] (adder)                              0.000     6.371
$mul~1581-add1-19[1].sumout[0] (adder)                           0.035     6.407
n48819.in[1] (.names)                                            1.181     7.588
n48819.out[0] (.names)                                           0.153     7.741
$dffe~1580^Q~45.D[0] (.latch)                                    0.019     7.760
data arrival time                                                          7.760

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1580^Q~45.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.760
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.736


#Path 91
Startpoint: lo01920.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1594^Q~48.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo01920.clk[0] (.latch)                                          0.042     0.042
lo01920.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1595-1[0].a[25] (multiply)                                  1.627     1.730
$mul~1595-1[0].out[0] (multiply)                                 2.140     3.870
$mul~1595-add0-1[1].b[0] (adder)                                 0.960     4.830
$mul~1595-add0-1[1].cout[0] (adder)                              0.049     4.879
$mul~1595-add0-2[1].cin[0] (adder)                               0.000     4.879
$mul~1595-add0-2[1].cout[0] (adder)                              0.026     4.905
$mul~1595-add0-3[1].cin[0] (adder)                               0.000     4.905
$mul~1595-add0-3[1].cout[0] (adder)                              0.026     4.931
$mul~1595-add0-4[1].cin[0] (adder)                               0.000     4.931
$mul~1595-add0-4[1].cout[0] (adder)                              0.026     4.956
$mul~1595-add0-5[1].cin[0] (adder)                               0.000     4.956
$mul~1595-add0-5[1].cout[0] (adder)                              0.026     4.982
$mul~1595-add0-6[1].cin[0] (adder)                               0.000     4.982
$mul~1595-add0-6[1].cout[0] (adder)                              0.026     5.007
$mul~1595-add0-7[1].cin[0] (adder)                               0.000     5.007
$mul~1595-add0-7[1].cout[0] (adder)                              0.026     5.033
$mul~1595-add0-8[1].cin[0] (adder)                               0.000     5.033
$mul~1595-add0-8[1].cout[0] (adder)                              0.026     5.058
$mul~1595-add0-9[1].cin[0] (adder)                               0.000     5.058
$mul~1595-add0-9[1].cout[0] (adder)                              0.026     5.084
$mul~1595-add0-10[1].cin[0] (adder)                              0.000     5.084
$mul~1595-add0-10[1].cout[0] (adder)                             0.026     5.109
$mul~1595-add0-11[1].cin[0] (adder)                              0.000     5.109
$mul~1595-add0-11[1].sumout[0] (adder)                           0.035     5.145
$mul~1595-add1-11[1].a[0] (adder)                                1.208     6.353
$mul~1595-add1-11[1].cout[0] (adder)                             0.049     6.402
$mul~1595-add1-12[1].cin[0] (adder)                              0.000     6.402
$mul~1595-add1-12[1].cout[0] (adder)                             0.026     6.428
$mul~1595-add1-13[1].cin[0] (adder)                              0.000     6.428
$mul~1595-add1-13[1].cout[0] (adder)                             0.026     6.453
$mul~1595-add1-14[1].cin[0] (adder)                              0.000     6.453
$mul~1595-add1-14[1].cout[0] (adder)                             0.026     6.479
$mul~1595-add1-15[1].cin[0] (adder)                              0.000     6.479
$mul~1595-add1-15[1].cout[0] (adder)                             0.026     6.504
$mul~1595-add1-16[1].cin[0] (adder)                              0.000     6.504
$mul~1595-add1-16[1].cout[0] (adder)                             0.026     6.530
$mul~1595-add1-17[1].cin[0] (adder)                              0.000     6.530
$mul~1595-add1-17[1].cout[0] (adder)                             0.026     6.556
$mul~1595-add1-18[1].cin[0] (adder)                              0.000     6.556
$mul~1595-add1-18[1].cout[0] (adder)                             0.026     6.581
$mul~1595-add1-19[1].cin[0] (adder)                              0.000     6.581
$mul~1595-add1-19[1].cout[0] (adder)                             0.026     6.607
$mul~1595-add1-20[1].cin[0] (adder)                              0.018     6.625
$mul~1595-add1-20[1].cout[0] (adder)                             0.026     6.651
$mul~1595-add1-21[1].cin[0] (adder)                              0.000     6.651
$mul~1595-add1-21[1].cout[0] (adder)                             0.026     6.676
$mul~1595-add1-22[1].cin[0] (adder)                              0.000     6.676
$mul~1595-add1-22[1].sumout[0] (adder)                           0.035     6.712
n33878.in[1] (.names)                                            0.868     7.580
n33878.out[0] (.names)                                           0.153     7.733
$dffe~1594^Q~48.D[0] (.latch)                                    0.019     7.752
data arrival time                                                          7.752

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1594^Q~48.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.752
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.729


#Path 92
Startpoint: lo04862.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1590^Q~54.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo04862.clk[0] (.latch)                                          0.042     0.042
lo04862.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1591-2[0].a[1] (multiply)                                   1.524     1.627
$mul~1591-2[0].out[2] (multiply)                                 2.140     3.767
$mul~1591-add0-3[1].a[0] (adder)                                 1.168     4.935
$mul~1591-add0-3[1].cout[0] (adder)                              0.049     4.984
$mul~1591-add0-4[1].cin[0] (adder)                               0.000     4.984
$mul~1591-add0-4[1].cout[0] (adder)                              0.026     5.010
$mul~1591-add0-5[1].cin[0] (adder)                               0.000     5.010
$mul~1591-add0-5[1].cout[0] (adder)                              0.026     5.036
$mul~1591-add0-6[1].cin[0] (adder)                               0.000     5.036
$mul~1591-add0-6[1].cout[0] (adder)                              0.026     5.061
$mul~1591-add0-7[1].cin[0] (adder)                               0.000     5.061
$mul~1591-add0-7[1].sumout[0] (adder)                            0.035     5.097
$mul~1591-add1-7[1].a[0] (adder)                                 1.208     6.304
$mul~1591-add1-7[1].cout[0] (adder)                              0.049     6.354
$mul~1591-add1-8[1].cin[0] (adder)                               0.000     6.354
$mul~1591-add1-8[1].cout[0] (adder)                              0.026     6.379
$mul~1591-add1-9[1].cin[0] (adder)                               0.000     6.379
$mul~1591-add1-9[1].cout[0] (adder)                              0.026     6.405
$mul~1591-add1-10[1].cin[0] (adder)                              0.000     6.405
$mul~1591-add1-10[1].cout[0] (adder)                             0.026     6.430
$mul~1591-add1-11[1].cin[0] (adder)                              0.000     6.430
$mul~1591-add1-11[1].cout[0] (adder)                             0.026     6.456
$mul~1591-add1-12[1].cin[0] (adder)                              0.000     6.456
$mul~1591-add1-12[1].cout[0] (adder)                             0.026     6.482
$mul~1591-add1-13[1].cin[0] (adder)                              0.000     6.482
$mul~1591-add1-13[1].cout[0] (adder)                             0.026     6.507
$mul~1591-add1-14[1].cin[0] (adder)                              0.000     6.507
$mul~1591-add1-14[1].cout[0] (adder)                             0.026     6.533
$mul~1591-add1-15[1].cin[0] (adder)                              0.000     6.533
$mul~1591-add1-15[1].cout[0] (adder)                             0.026     6.558
$mul~1591-add1-16[1].cin[0] (adder)                              0.000     6.558
$mul~1591-add1-16[1].cout[0] (adder)                             0.026     6.584
$mul~1591-add1-17[1].cin[0] (adder)                              0.000     6.584
$mul~1591-add1-17[1].cout[0] (adder)                             0.026     6.609
$mul~1591-add1-18[1].cin[0] (adder)                              0.000     6.609
$mul~1591-add1-18[1].cout[0] (adder)                             0.026     6.635
$mul~1591-add1-19[1].cin[0] (adder)                              0.000     6.635
$mul~1591-add1-19[1].cout[0] (adder)                             0.026     6.661
$mul~1591-add1-20[1].cin[0] (adder)                              0.018     6.679
$mul~1591-add1-20[1].cout[0] (adder)                             0.026     6.705
$mul~1591-add1-21[1].cin[0] (adder)                              0.000     6.705
$mul~1591-add1-21[1].cout[0] (adder)                             0.026     6.730
$mul~1591-add1-22[1].cin[0] (adder)                              0.000     6.730
$mul~1591-add1-22[1].cout[0] (adder)                             0.026     6.756
$mul~1591-add1-23[1].cin[0] (adder)                              0.000     6.756
$mul~1591-add1-23[1].cout[0] (adder)                             0.026     6.781
$mul~1591-add1-24[1].cin[0] (adder)                              0.000     6.781
$mul~1591-add1-24[1].cout[0] (adder)                             0.026     6.807
$mul~1591-add1-25[1].cin[0] (adder)                              0.000     6.807
$mul~1591-add1-25[1].cout[0] (adder)                             0.026     6.832
$mul~1591-add1-26[1].cin[0] (adder)                              0.000     6.832
$mul~1591-add1-26[1].cout[0] (adder)                             0.026     6.858
$mul~1591-add1-27[1].cin[0] (adder)                              0.000     6.858
$mul~1591-add1-27[1].cout[0] (adder)                             0.026     6.883
$mul~1591-add1-28[1].cin[0] (adder)                              0.000     6.883
$mul~1591-add1-28[1].sumout[0] (adder)                           0.035     6.919
n57614.in[1] (.names)                                            0.660     7.579
n57614.out[0] (.names)                                           0.153     7.733
$dffe~1590^Q~54.D[0] (.latch)                                    0.019     7.752
data arrival time                                                          7.752

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1590^Q~54.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.752
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.728


#Path 93
Startpoint: lo09958.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1580^Q~48.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo09958.clk[0] (.latch)                                          0.042     0.042
lo09958.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1581-2[0].b[21] (multiply)                                  1.209     1.312
$mul~1581-2[0].out[0] (multiply)                                 2.140     3.452
$mul~1581-add0-1[1].a[0] (adder)                                 1.376     4.828
$mul~1581-add0-1[1].cout[0] (adder)                              0.049     4.877
$mul~1581-add0-2[1].cin[0] (adder)                               0.000     4.877
$mul~1581-add0-2[1].cout[0] (adder)                              0.026     4.903
$mul~1581-add0-3[1].cin[0] (adder)                               0.000     4.903
$mul~1581-add0-3[1].cout[0] (adder)                              0.026     4.928
$mul~1581-add0-4[1].cin[0] (adder)                               0.000     4.928
$mul~1581-add0-4[1].cout[0] (adder)                              0.026     4.954
$mul~1581-add0-5[1].cin[0] (adder)                               0.000     4.954
$mul~1581-add0-5[1].cout[0] (adder)                              0.026     4.980
$mul~1581-add0-6[1].cin[0] (adder)                               0.000     4.980
$mul~1581-add0-6[1].cout[0] (adder)                              0.026     5.005
$mul~1581-add0-7[1].cin[0] (adder)                               0.000     5.005
$mul~1581-add0-7[1].cout[0] (adder)                              0.026     5.031
$mul~1581-add0-8[1].cin[0] (adder)                               0.000     5.031
$mul~1581-add0-8[1].cout[0] (adder)                              0.026     5.056
$mul~1581-add0-9[1].cin[0] (adder)                               0.000     5.056
$mul~1581-add0-9[1].cout[0] (adder)                              0.026     5.082
$mul~1581-add0-10[1].cin[0] (adder)                              0.000     5.082
$mul~1581-add0-10[1].cout[0] (adder)                             0.026     5.107
$mul~1581-add0-11[1].cin[0] (adder)                              0.000     5.107
$mul~1581-add0-11[1].sumout[0] (adder)                           0.035     5.143
$mul~1581-add1-11[1].a[0] (adder)                                1.000     6.143
$mul~1581-add1-11[1].cout[0] (adder)                             0.049     6.192
$mul~1581-add1-12[1].cin[0] (adder)                              0.000     6.192
$mul~1581-add1-12[1].cout[0] (adder)                             0.026     6.218
$mul~1581-add1-13[1].cin[0] (adder)                              0.000     6.218
$mul~1581-add1-13[1].cout[0] (adder)                             0.026     6.243
$mul~1581-add1-14[1].cin[0] (adder)                              0.000     6.243
$mul~1581-add1-14[1].cout[0] (adder)                             0.026     6.269
$mul~1581-add1-15[1].cin[0] (adder)                              0.000     6.269
$mul~1581-add1-15[1].cout[0] (adder)                             0.026     6.294
$mul~1581-add1-16[1].cin[0] (adder)                              0.000     6.294
$mul~1581-add1-16[1].cout[0] (adder)                             0.026     6.320
$mul~1581-add1-17[1].cin[0] (adder)                              0.000     6.320
$mul~1581-add1-17[1].cout[0] (adder)                             0.026     6.346
$mul~1581-add1-18[1].cin[0] (adder)                              0.000     6.346
$mul~1581-add1-18[1].cout[0] (adder)                             0.026     6.371
$mul~1581-add1-19[1].cin[0] (adder)                              0.000     6.371
$mul~1581-add1-19[1].cout[0] (adder)                             0.026     6.397
$mul~1581-add1-20[1].cin[0] (adder)                              0.018     6.415
$mul~1581-add1-20[1].cout[0] (adder)                             0.026     6.441
$mul~1581-add1-21[1].cin[0] (adder)                              0.000     6.441
$mul~1581-add1-21[1].cout[0] (adder)                             0.026     6.466
$mul~1581-add1-22[1].cin[0] (adder)                              0.000     6.466
$mul~1581-add1-22[1].sumout[0] (adder)                           0.035     6.502
n48834.in[1] (.names)                                            1.076     7.578
n48834.out[0] (.names)                                           0.153     7.731
$dffe~1580^Q~48.D[0] (.latch)                                    0.019     7.750
data arrival time                                                          7.750

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1580^Q~48.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.750
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.727


#Path 94
Startpoint: lo07861.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1584^Q~54.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07861.clk[0] (.latch)                                          0.042     0.042
lo07861.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1585-2[0].a[4] (multiply)                                   1.522     1.625
$mul~1585-2[0].out[2] (multiply)                                 2.140     3.765
$mul~1585-add0-3[1].a[0] (adder)                                 1.168     4.933
$mul~1585-add0-3[1].cout[0] (adder)                              0.049     4.982
$mul~1585-add0-4[1].cin[0] (adder)                               0.000     4.982
$mul~1585-add0-4[1].cout[0] (adder)                              0.026     5.008
$mul~1585-add0-5[1].cin[0] (adder)                               0.000     5.008
$mul~1585-add0-5[1].cout[0] (adder)                              0.026     5.033
$mul~1585-add0-6[1].cin[0] (adder)                               0.000     5.033
$mul~1585-add0-6[1].cout[0] (adder)                              0.026     5.059
$mul~1585-add0-7[1].cin[0] (adder)                               0.000     5.059
$mul~1585-add0-7[1].cout[0] (adder)                              0.026     5.085
$mul~1585-add0-8[1].cin[0] (adder)                               0.000     5.085
$mul~1585-add0-8[1].cout[0] (adder)                              0.026     5.110
$mul~1585-add0-9[1].cin[0] (adder)                               0.000     5.110
$mul~1585-add0-9[1].sumout[0] (adder)                            0.035     5.146
$mul~1585-add1-9[1].a[0] (adder)                                 1.208     6.353
$mul~1585-add1-9[1].cout[0] (adder)                              0.049     6.403
$mul~1585-add1-10[1].cin[0] (adder)                              0.000     6.403
$mul~1585-add1-10[1].cout[0] (adder)                             0.026     6.428
$mul~1585-add1-11[1].cin[0] (adder)                              0.000     6.428
$mul~1585-add1-11[1].cout[0] (adder)                             0.026     6.454
$mul~1585-add1-12[1].cin[0] (adder)                              0.000     6.454
$mul~1585-add1-12[1].cout[0] (adder)                             0.026     6.479
$mul~1585-add1-13[1].cin[0] (adder)                              0.000     6.479
$mul~1585-add1-13[1].cout[0] (adder)                             0.026     6.505
$mul~1585-add1-14[1].cin[0] (adder)                              0.000     6.505
$mul~1585-add1-14[1].cout[0] (adder)                             0.026     6.531
$mul~1585-add1-15[1].cin[0] (adder)                              0.000     6.531
$mul~1585-add1-15[1].cout[0] (adder)                             0.026     6.556
$mul~1585-add1-16[1].cin[0] (adder)                              0.000     6.556
$mul~1585-add1-16[1].cout[0] (adder)                             0.026     6.582
$mul~1585-add1-17[1].cin[0] (adder)                              0.000     6.582
$mul~1585-add1-17[1].cout[0] (adder)                             0.026     6.607
$mul~1585-add1-18[1].cin[0] (adder)                              0.000     6.607
$mul~1585-add1-18[1].cout[0] (adder)                             0.026     6.633
$mul~1585-add1-19[1].cin[0] (adder)                              0.000     6.633
$mul~1585-add1-19[1].cout[0] (adder)                             0.026     6.658
$mul~1585-add1-20[1].cin[0] (adder)                              0.018     6.677
$mul~1585-add1-20[1].cout[0] (adder)                             0.026     6.702
$mul~1585-add1-21[1].cin[0] (adder)                              0.000     6.702
$mul~1585-add1-21[1].cout[0] (adder)                             0.026     6.728
$mul~1585-add1-22[1].cin[0] (adder)                              0.000     6.728
$mul~1585-add1-22[1].cout[0] (adder)                             0.026     6.754
$mul~1585-add1-23[1].cin[0] (adder)                              0.000     6.754
$mul~1585-add1-23[1].cout[0] (adder)                             0.026     6.779
$mul~1585-add1-24[1].cin[0] (adder)                              0.000     6.779
$mul~1585-add1-24[1].cout[0] (adder)                             0.026     6.805
$mul~1585-add1-25[1].cin[0] (adder)                              0.000     6.805
$mul~1585-add1-25[1].cout[0] (adder)                             0.026     6.830
$mul~1585-add1-26[1].cin[0] (adder)                              0.000     6.830
$mul~1585-add1-26[1].cout[0] (adder)                             0.026     6.856
$mul~1585-add1-27[1].cin[0] (adder)                              0.000     6.856
$mul~1585-add1-27[1].cout[0] (adder)                             0.026     6.881
$mul~1585-add1-28[1].cin[0] (adder)                              0.000     6.881
$mul~1585-add1-28[1].sumout[0] (adder)                           0.035     6.917
n42554.in[1] (.names)                                            0.660     7.577
n42554.out[0] (.names)                                           0.153     7.730
$dffe~1584^Q~54.D[0] (.latch)                                    0.019     7.749
data arrival time                                                          7.749

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1584^Q~54.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.749
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.726


#Path 95
Startpoint: lo02451.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1600^Q~61.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo02451.clk[0] (.latch)                                          0.042     0.042
lo02451.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1601-2[0].a[2] (multiply)                                   1.732     1.835
$mul~1601-2[0].out[1] (multiply)                                 2.140     3.975
$mul~1601-add0-2[1].a[0] (adder)                                 1.168     5.143
$mul~1601-add0-2[1].cout[0] (adder)                              0.049     5.192
$mul~1601-add0-3[1].cin[0] (adder)                               0.000     5.192
$mul~1601-add0-3[1].cout[0] (adder)                              0.026     5.218
$mul~1601-add0-4[1].cin[0] (adder)                               0.000     5.218
$mul~1601-add0-4[1].cout[0] (adder)                              0.026     5.243
$mul~1601-add0-5[1].cin[0] (adder)                               0.000     5.243
$mul~1601-add0-5[1].cout[0] (adder)                              0.026     5.269
$mul~1601-add0-6[1].cin[0] (adder)                               0.000     5.269
$mul~1601-add0-6[1].cout[0] (adder)                              0.026     5.295
$mul~1601-add0-7[1].cin[0] (adder)                               0.000     5.295
$mul~1601-add0-7[1].cout[0] (adder)                              0.026     5.320
$mul~1601-add0-8[1].cin[0] (adder)                               0.000     5.320
$mul~1601-add0-8[1].cout[0] (adder)                              0.026     5.346
$mul~1601-add0-9[1].cin[0] (adder)                               0.000     5.346
$mul~1601-add0-9[1].cout[0] (adder)                              0.026     5.371
$mul~1601-add0-10[1].cin[0] (adder)                              0.000     5.371
$mul~1601-add0-10[1].cout[0] (adder)                             0.026     5.397
$mul~1601-add0-11[1].cin[0] (adder)                              0.000     5.397
$mul~1601-add0-11[1].sumout[0] (adder)                           0.035     5.432
$mul~1601-add1-11[1].a[0] (adder)                                1.000     6.432
$mul~1601-add1-11[1].cout[0] (adder)                             0.049     6.482
$mul~1601-add1-12[1].cin[0] (adder)                              0.000     6.482
$mul~1601-add1-12[1].cout[0] (adder)                             0.026     6.507
$mul~1601-add1-13[1].cin[0] (adder)                              0.000     6.507
$mul~1601-add1-13[1].cout[0] (adder)                             0.026     6.533
$mul~1601-add1-14[1].cin[0] (adder)                              0.000     6.533
$mul~1601-add1-14[1].cout[0] (adder)                             0.026     6.558
$mul~1601-add1-15[1].cin[0] (adder)                              0.000     6.558
$mul~1601-add1-15[1].cout[0] (adder)                             0.026     6.584
$mul~1601-add1-16[1].cin[0] (adder)                              0.000     6.584
$mul~1601-add1-16[1].cout[0] (adder)                             0.026     6.609
$mul~1601-add1-17[1].cin[0] (adder)                              0.000     6.609
$mul~1601-add1-17[1].cout[0] (adder)                             0.026     6.635
$mul~1601-add1-18[1].cin[0] (adder)                              0.000     6.635
$mul~1601-add1-18[1].cout[0] (adder)                             0.026     6.661
$mul~1601-add1-19[1].cin[0] (adder)                              0.000     6.661
$mul~1601-add1-19[1].cout[0] (adder)                             0.026     6.686
$mul~1601-add1-20[1].cin[0] (adder)                              0.018     6.705
$mul~1601-add1-20[1].cout[0] (adder)                             0.026     6.730
$mul~1601-add1-21[1].cin[0] (adder)                              0.000     6.730
$mul~1601-add1-21[1].cout[0] (adder)                             0.026     6.756
$mul~1601-add1-22[1].cin[0] (adder)                              0.000     6.756
$mul~1601-add1-22[1].cout[0] (adder)                             0.026     6.781
$mul~1601-add1-23[1].cin[0] (adder)                              0.000     6.781
$mul~1601-add1-23[1].cout[0] (adder)                             0.026     6.807
$mul~1601-add1-24[1].cin[0] (adder)                              0.000     6.807
$mul~1601-add1-24[1].cout[0] (adder)                             0.026     6.832
$mul~1601-add1-25[1].cin[0] (adder)                              0.000     6.832
$mul~1601-add1-25[1].cout[0] (adder)                             0.026     6.858
$mul~1601-add1-26[1].cin[0] (adder)                              0.000     6.858
$mul~1601-add1-26[1].cout[0] (adder)                             0.026     6.883
$mul~1601-add1-27[1].cin[0] (adder)                              0.000     6.883
$mul~1601-add1-27[1].cout[0] (adder)                             0.026     6.909
$mul~1601-add1-28[1].cin[0] (adder)                              0.000     6.909
$mul~1601-add1-28[1].cout[0] (adder)                             0.026     6.935
$mul~1601-add1-29[1].cin[0] (adder)                              0.000     6.935
$mul~1601-add1-29[1].cout[0] (adder)                             0.026     6.960
$mul~1601-add1-30[1].cin[0] (adder)                              0.000     6.960
$mul~1601-add1-30[1].cout[0] (adder)                             0.026     6.986
$mul~1601-add1-31[1].cin[0] (adder)                              0.000     6.986
$mul~1601-add1-31[1].cout[0] (adder)                             0.026     7.011
$mul~1601-add1-32[1].cin[0] (adder)                              0.000     7.011
$mul~1601-add1-32[1].cout[0] (adder)                             0.026     7.037
$mul~1601-add1-33[1].cin[0] (adder)                              0.000     7.037
$mul~1601-add1-33[1].cout[0] (adder)                             0.026     7.062
$mul~1601-add1-34[1].cin[0] (adder)                              0.000     7.062
$mul~1601-add1-34[1].cout[0] (adder)                             0.026     7.088
$mul~1601-add1-35[1].cin[0] (adder)                              0.000     7.088
$mul~1601-add1-35[1].sumout[0] (adder)                           0.035     7.123
n41294.in[1] (.names)                                            0.452     7.576
n41294.out[0] (.names)                                           0.153     7.729
$dffe~1600^Q~61.D[0] (.latch)                                    0.019     7.748
data arrival time                                                          7.748

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1600^Q~61.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.748
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.725


#Path 96
Startpoint: lo09958.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1580^Q~56.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo09958.clk[0] (.latch)                                          0.042     0.042
lo09958.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1581-2[0].b[21] (multiply)                                  1.209     1.312
$mul~1581-2[0].out[0] (multiply)                                 2.140     3.452
$mul~1581-add0-1[1].a[0] (adder)                                 1.376     4.828
$mul~1581-add0-1[1].cout[0] (adder)                              0.049     4.877
$mul~1581-add0-2[1].cin[0] (adder)                               0.000     4.877
$mul~1581-add0-2[1].cout[0] (adder)                              0.026     4.903
$mul~1581-add0-3[1].cin[0] (adder)                               0.000     4.903
$mul~1581-add0-3[1].cout[0] (adder)                              0.026     4.928
$mul~1581-add0-4[1].cin[0] (adder)                               0.000     4.928
$mul~1581-add0-4[1].cout[0] (adder)                              0.026     4.954
$mul~1581-add0-5[1].cin[0] (adder)                               0.000     4.954
$mul~1581-add0-5[1].cout[0] (adder)                              0.026     4.980
$mul~1581-add0-6[1].cin[0] (adder)                               0.000     4.980
$mul~1581-add0-6[1].cout[0] (adder)                              0.026     5.005
$mul~1581-add0-7[1].cin[0] (adder)                               0.000     5.005
$mul~1581-add0-7[1].cout[0] (adder)                              0.026     5.031
$mul~1581-add0-8[1].cin[0] (adder)                               0.000     5.031
$mul~1581-add0-8[1].cout[0] (adder)                              0.026     5.056
$mul~1581-add0-9[1].cin[0] (adder)                               0.000     5.056
$mul~1581-add0-9[1].cout[0] (adder)                              0.026     5.082
$mul~1581-add0-10[1].cin[0] (adder)                              0.000     5.082
$mul~1581-add0-10[1].cout[0] (adder)                             0.026     5.107
$mul~1581-add0-11[1].cin[0] (adder)                              0.000     5.107
$mul~1581-add0-11[1].sumout[0] (adder)                           0.035     5.143
$mul~1581-add1-11[1].a[0] (adder)                                1.000     6.143
$mul~1581-add1-11[1].cout[0] (adder)                             0.049     6.192
$mul~1581-add1-12[1].cin[0] (adder)                              0.000     6.192
$mul~1581-add1-12[1].cout[0] (adder)                             0.026     6.218
$mul~1581-add1-13[1].cin[0] (adder)                              0.000     6.218
$mul~1581-add1-13[1].cout[0] (adder)                             0.026     6.243
$mul~1581-add1-14[1].cin[0] (adder)                              0.000     6.243
$mul~1581-add1-14[1].cout[0] (adder)                             0.026     6.269
$mul~1581-add1-15[1].cin[0] (adder)                              0.000     6.269
$mul~1581-add1-15[1].cout[0] (adder)                             0.026     6.294
$mul~1581-add1-16[1].cin[0] (adder)                              0.000     6.294
$mul~1581-add1-16[1].cout[0] (adder)                             0.026     6.320
$mul~1581-add1-17[1].cin[0] (adder)                              0.000     6.320
$mul~1581-add1-17[1].cout[0] (adder)                             0.026     6.346
$mul~1581-add1-18[1].cin[0] (adder)                              0.000     6.346
$mul~1581-add1-18[1].cout[0] (adder)                             0.026     6.371
$mul~1581-add1-19[1].cin[0] (adder)                              0.000     6.371
$mul~1581-add1-19[1].cout[0] (adder)                             0.026     6.397
$mul~1581-add1-20[1].cin[0] (adder)                              0.018     6.415
$mul~1581-add1-20[1].cout[0] (adder)                             0.026     6.441
$mul~1581-add1-21[1].cin[0] (adder)                              0.000     6.441
$mul~1581-add1-21[1].cout[0] (adder)                             0.026     6.466
$mul~1581-add1-22[1].cin[0] (adder)                              0.000     6.466
$mul~1581-add1-22[1].cout[0] (adder)                             0.026     6.492
$mul~1581-add1-23[1].cin[0] (adder)                              0.000     6.492
$mul~1581-add1-23[1].cout[0] (adder)                             0.026     6.517
$mul~1581-add1-24[1].cin[0] (adder)                              0.000     6.517
$mul~1581-add1-24[1].cout[0] (adder)                             0.026     6.543
$mul~1581-add1-25[1].cin[0] (adder)                              0.000     6.543
$mul~1581-add1-25[1].cout[0] (adder)                             0.026     6.568
$mul~1581-add1-26[1].cin[0] (adder)                              0.000     6.568
$mul~1581-add1-26[1].cout[0] (adder)                             0.026     6.594
$mul~1581-add1-27[1].cin[0] (adder)                              0.000     6.594
$mul~1581-add1-27[1].cout[0] (adder)                             0.026     6.620
$mul~1581-add1-28[1].cin[0] (adder)                              0.000     6.620
$mul~1581-add1-28[1].cout[0] (adder)                             0.026     6.645
$mul~1581-add1-29[1].cin[0] (adder)                              0.000     6.645
$mul~1581-add1-29[1].cout[0] (adder)                             0.026     6.671
$mul~1581-add1-30[1].cin[0] (adder)                              0.000     6.671
$mul~1581-add1-30[1].sumout[0] (adder)                           0.035     6.706
n48874.in[1] (.names)                                            0.868     7.574
n48874.out[0] (.names)                                           0.153     7.728
$dffe~1580^Q~56.D[0] (.latch)                                    0.019     7.747
data arrival time                                                          7.747

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1580^Q~56.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.723


#Path 97
Startpoint: lo04863.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1588^Q~38.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo04863.clk[0] (.latch)                                          0.042     0.042
lo04863.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1589-2[0].a[2] (multiply)                                   1.730     1.833
$mul~1589-2[0].out[2] (multiply)                                 2.140     3.973
$mul~1589-add0-3[1].a[0] (adder)                                 1.168     5.141
$mul~1589-add0-3[1].cout[0] (adder)                              0.049     5.190
$mul~1589-add0-4[1].cin[0] (adder)                               0.000     5.190
$mul~1589-add0-4[1].cout[0] (adder)                              0.026     5.216
$mul~1589-add0-5[1].cin[0] (adder)                               0.000     5.216
$mul~1589-add0-5[1].cout[0] (adder)                              0.026     5.241
$mul~1589-add0-6[1].cin[0] (adder)                               0.000     5.241
$mul~1589-add0-6[1].cout[0] (adder)                              0.026     5.267
$mul~1589-add0-7[1].cin[0] (adder)                               0.000     5.267
$mul~1589-add0-7[1].cout[0] (adder)                              0.026     5.292
$mul~1589-add0-8[1].cin[0] (adder)                               0.000     5.292
$mul~1589-add0-8[1].sumout[0] (adder)                            0.035     5.328
$mul~1589-add1-8[1].a[0] (adder)                                 0.792     6.120
$mul~1589-add1-8[1].cout[0] (adder)                              0.049     6.169
$mul~1589-add1-9[1].cin[0] (adder)                               0.000     6.169
$mul~1589-add1-9[1].cout[0] (adder)                              0.026     6.195
$mul~1589-add1-10[1].cin[0] (adder)                              0.000     6.195
$mul~1589-add1-10[1].cout[0] (adder)                             0.026     6.220
$mul~1589-add1-11[1].cin[0] (adder)                              0.000     6.220
$mul~1589-add1-11[1].cout[0] (adder)                             0.026     6.246
$mul~1589-add1-12[1].cin[0] (adder)                              0.000     6.246
$mul~1589-add1-12[1].sumout[0] (adder)                           0.035     6.281
n53719.in[1] (.names)                                            1.284     7.566
n53719.out[0] (.names)                                           0.153     7.719
$dffe~1588^Q~38.D[0] (.latch)                                    0.019     7.738
data arrival time                                                          7.738

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1588^Q~38.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.738
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.714


#Path 98
Startpoint: lo02451.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1600^Q~45.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo02451.clk[0] (.latch)                                          0.042     0.042
lo02451.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1601-2[0].a[2] (multiply)                                   1.732     1.835
$mul~1601-2[0].out[1] (multiply)                                 2.140     3.975
$mul~1601-add0-2[1].a[0] (adder)                                 1.168     5.143
$mul~1601-add0-2[1].cout[0] (adder)                              0.049     5.192
$mul~1601-add0-3[1].cin[0] (adder)                               0.000     5.192
$mul~1601-add0-3[1].cout[0] (adder)                              0.026     5.218
$mul~1601-add0-4[1].cin[0] (adder)                               0.000     5.218
$mul~1601-add0-4[1].cout[0] (adder)                              0.026     5.243
$mul~1601-add0-5[1].cin[0] (adder)                               0.000     5.243
$mul~1601-add0-5[1].cout[0] (adder)                              0.026     5.269
$mul~1601-add0-6[1].cin[0] (adder)                               0.000     5.269
$mul~1601-add0-6[1].cout[0] (adder)                              0.026     5.295
$mul~1601-add0-7[1].cin[0] (adder)                               0.000     5.295
$mul~1601-add0-7[1].cout[0] (adder)                              0.026     5.320
$mul~1601-add0-8[1].cin[0] (adder)                               0.000     5.320
$mul~1601-add0-8[1].cout[0] (adder)                              0.026     5.346
$mul~1601-add0-9[1].cin[0] (adder)                               0.000     5.346
$mul~1601-add0-9[1].cout[0] (adder)                              0.026     5.371
$mul~1601-add0-10[1].cin[0] (adder)                              0.000     5.371
$mul~1601-add0-10[1].cout[0] (adder)                             0.026     5.397
$mul~1601-add0-11[1].cin[0] (adder)                              0.000     5.397
$mul~1601-add0-11[1].sumout[0] (adder)                           0.035     5.432
$mul~1601-add1-11[1].a[0] (adder)                                1.000     6.432
$mul~1601-add1-11[1].cout[0] (adder)                             0.049     6.482
$mul~1601-add1-12[1].cin[0] (adder)                              0.000     6.482
$mul~1601-add1-12[1].cout[0] (adder)                             0.026     6.507
$mul~1601-add1-13[1].cin[0] (adder)                              0.000     6.507
$mul~1601-add1-13[1].cout[0] (adder)                             0.026     6.533
$mul~1601-add1-14[1].cin[0] (adder)                              0.000     6.533
$mul~1601-add1-14[1].cout[0] (adder)                             0.026     6.558
$mul~1601-add1-15[1].cin[0] (adder)                              0.000     6.558
$mul~1601-add1-15[1].cout[0] (adder)                             0.026     6.584
$mul~1601-add1-16[1].cin[0] (adder)                              0.000     6.584
$mul~1601-add1-16[1].cout[0] (adder)                             0.026     6.609
$mul~1601-add1-17[1].cin[0] (adder)                              0.000     6.609
$mul~1601-add1-17[1].cout[0] (adder)                             0.026     6.635
$mul~1601-add1-18[1].cin[0] (adder)                              0.000     6.635
$mul~1601-add1-18[1].cout[0] (adder)                             0.026     6.661
$mul~1601-add1-19[1].cin[0] (adder)                              0.000     6.661
$mul~1601-add1-19[1].sumout[0] (adder)                           0.035     6.696
n41214.in[1] (.names)                                            0.868     7.564
n41214.out[0] (.names)                                           0.153     7.718
$dffe~1600^Q~45.D[0] (.latch)                                    0.019     7.736
data arrival time                                                          7.736

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1600^Q~45.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.736
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.713


#Path 99
Startpoint: lo07795.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1602^Q~55.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07795.clk[0] (.latch)                                          0.042     0.042
lo07795.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1603-2[0].a[2] (multiply)                                   1.940     2.043
$mul~1603-2[0].out[12] (multiply)                                2.140     4.183
$mul~1603-add0-13[1].a[0] (adder)                                1.168     5.351
$mul~1603-add0-13[1].cout[0] (adder)                             0.049     5.400
$mul~1603-add0-14[1].cin[0] (adder)                              0.000     5.400
$mul~1603-add0-14[1].cout[0] (adder)                             0.026     5.426
$mul~1603-add0-15[1].cin[0] (adder)                              0.000     5.426
$mul~1603-add0-15[1].cout[0] (adder)                             0.026     5.451
$mul~1603-add0-16[1].cin[0] (adder)                              0.000     5.451
$mul~1603-add0-16[1].cout[0] (adder)                             0.026     5.477
$mul~1603-add0-17[1].cin[0] (adder)                              0.000     5.477
$mul~1603-add0-17[1].cout[0] (adder)                             0.026     5.502
$mul~1603-add0-18[1].cin[0] (adder)                              0.000     5.502
$mul~1603-add0-18[1].cout[0] (adder)                             0.026     5.528
$mul~1603-add0-19[1].cin[0] (adder)                              0.000     5.528
$mul~1603-add0-19[1].sumout[0] (adder)                           0.035     5.564
$mul~1603-add1-19[1].a[0] (adder)                                1.000     6.563
$mul~1603-add1-19[1].cout[0] (adder)                             0.049     6.613
$mul~1603-add1-20[1].cin[0] (adder)                              0.018     6.631
$mul~1603-add1-20[1].cout[0] (adder)                             0.026     6.657
$mul~1603-add1-21[1].cin[0] (adder)                              0.000     6.657
$mul~1603-add1-21[1].cout[0] (adder)                             0.026     6.682
$mul~1603-add1-22[1].cin[0] (adder)                              0.000     6.682
$mul~1603-add1-22[1].cout[0] (adder)                             0.026     6.708
$mul~1603-add1-23[1].cin[0] (adder)                              0.000     6.708
$mul~1603-add1-23[1].cout[0] (adder)                             0.026     6.734
$mul~1603-add1-24[1].cin[0] (adder)                              0.000     6.734
$mul~1603-add1-24[1].cout[0] (adder)                             0.026     6.759
$mul~1603-add1-25[1].cin[0] (adder)                              0.000     6.759
$mul~1603-add1-25[1].cout[0] (adder)                             0.026     6.785
$mul~1603-add1-26[1].cin[0] (adder)                              0.000     6.785
$mul~1603-add1-26[1].cout[0] (adder)                             0.026     6.810
$mul~1603-add1-27[1].cin[0] (adder)                              0.000     6.810
$mul~1603-add1-27[1].cout[0] (adder)                             0.026     6.836
$mul~1603-add1-28[1].cin[0] (adder)                              0.000     6.836
$mul~1603-add1-28[1].cout[0] (adder)                             0.026     6.861
$mul~1603-add1-29[1].cin[0] (adder)                              0.000     6.861
$mul~1603-add1-29[1].sumout[0] (adder)                           0.035     6.897
n29148.in[1] (.names)                                            0.660     7.557
n29148.out[0] (.names)                                           0.153     7.710
$dffe~1602^Q~55.D[0] (.latch)                                    0.019     7.729
data arrival time                                                          7.729

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1602^Q~55.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.729
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.706


#Path 100
Startpoint: lo07829.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1582^Q~47.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo07829.clk[0] (.latch)                                          0.042     0.042
lo07829.Q[0] (.latch) [clock-to-output]                          0.060     0.103
$mul~1583-2[0].a[4] (multiply)                                   2.043     2.146
$mul~1583-2[0].out[0] (multiply)                                 2.140     4.286
$mul~1583-add0-1[1].a[0] (adder)                                 0.960     5.246
$mul~1583-add0-1[1].cout[0] (adder)                              0.049     5.295
$mul~1583-add0-2[1].cin[0] (adder)                               0.000     5.295
$mul~1583-add0-2[1].cout[0] (adder)                              0.026     5.321
$mul~1583-add0-3[1].cin[0] (adder)                               0.000     5.321
$mul~1583-add0-3[1].cout[0] (adder)                              0.026     5.346
$mul~1583-add0-4[1].cin[0] (adder)                               0.000     5.346
$mul~1583-add0-4[1].cout[0] (adder)                              0.026     5.372
$mul~1583-add0-5[1].cin[0] (adder)                               0.000     5.372
$mul~1583-add0-5[1].cout[0] (adder)                              0.026     5.397
$mul~1583-add0-6[1].cin[0] (adder)                               0.000     5.397
$mul~1583-add0-6[1].cout[0] (adder)                              0.026     5.423
$mul~1583-add0-7[1].cin[0] (adder)                               0.000     5.423
$mul~1583-add0-7[1].cout[0] (adder)                              0.026     5.449
$mul~1583-add0-8[1].cin[0] (adder)                               0.000     5.449
$mul~1583-add0-8[1].cout[0] (adder)                              0.026     5.474
$mul~1583-add0-9[1].cin[0] (adder)                               0.000     5.474
$mul~1583-add0-9[1].cout[0] (adder)                              0.026     5.500
$mul~1583-add0-10[1].cin[0] (adder)                              0.000     5.500
$mul~1583-add0-10[1].cout[0] (adder)                             0.026     5.525
$mul~1583-add0-11[1].cin[0] (adder)                              0.000     5.525
$mul~1583-add0-11[1].cout[0] (adder)                             0.026     5.551
$mul~1583-add0-12[1].cin[0] (adder)                              0.000     5.551
$mul~1583-add0-12[1].sumout[0] (adder)                           0.035     5.586
$mul~1583-add1-12[1].a[0] (adder)                                1.208     6.794
$mul~1583-add1-12[1].cout[0] (adder)                             0.049     6.844
$mul~1583-add1-13[1].cin[0] (adder)                              0.000     6.844
$mul~1583-add1-13[1].cout[0] (adder)                             0.026     6.869
$mul~1583-add1-14[1].cin[0] (adder)                              0.000     6.869
$mul~1583-add1-14[1].cout[0] (adder)                             0.026     6.895
$mul~1583-add1-15[1].cin[0] (adder)                              0.000     6.895
$mul~1583-add1-15[1].cout[0] (adder)                             0.026     6.920
$mul~1583-add1-16[1].cin[0] (adder)                              0.000     6.920
$mul~1583-add1-16[1].cout[0] (adder)                             0.026     6.946
$mul~1583-add1-17[1].cin[0] (adder)                              0.000     6.946
$mul~1583-add1-17[1].cout[0] (adder)                             0.026     6.971
$mul~1583-add1-18[1].cin[0] (adder)                              0.000     6.971
$mul~1583-add1-18[1].cout[0] (adder)                             0.026     6.997
$mul~1583-add1-19[1].cin[0] (adder)                              0.000     6.997
$mul~1583-add1-19[1].cout[0] (adder)                             0.026     7.022
$mul~1583-add1-20[1].cin[0] (adder)                              0.018     7.041
$mul~1583-add1-20[1].cout[0] (adder)                             0.026     7.066
$mul~1583-add1-21[1].cin[0] (adder)                              0.000     7.066
$mul~1583-add1-21[1].sumout[0] (adder)                           0.035     7.102
n27530.in[1] (.names)                                            0.452     7.554
n27530.out[0] (.names)                                           0.153     7.708
$dffe~1582^Q~47.D[0] (.latch)                                    0.019     7.727
data arrival time                                                          7.727

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1582^Q~47.clk[0] (.latch)                                  0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.727
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.703


#End of timing report
