/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [9:0] _03_;
  wire [17:0] _04_;
  wire [13:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [19:0] celloutsig_0_38z;
  wire celloutsig_0_41z;
  wire [4:0] celloutsig_0_44z;
  wire [2:0] celloutsig_0_47z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [8:0] _06_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 9'h000;
    else _06_ <= { celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_34z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_30z };
  assign { _03_[9:6], _03_[4:0] } = _06_;
  assign celloutsig_0_18z = in_data[54] ? in_data[72] : celloutsig_0_1z;
  assign celloutsig_0_32z = celloutsig_0_21z ? celloutsig_0_14z : _00_;
  assign celloutsig_0_12z = celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_5z;
  assign celloutsig_0_25z = celloutsig_0_23z ? celloutsig_0_22z : celloutsig_0_9z;
  assign celloutsig_0_37z = celloutsig_0_13z | celloutsig_0_14z;
  assign celloutsig_1_0z = in_data[136] | in_data[162];
  assign celloutsig_1_10z = celloutsig_1_5z[3] | celloutsig_1_5z[8];
  assign celloutsig_1_18z = celloutsig_1_4z | celloutsig_1_1z;
  assign celloutsig_1_19z = celloutsig_1_6z | celloutsig_1_10z;
  assign celloutsig_0_2z = celloutsig_0_0z | celloutsig_0_1z;
  assign celloutsig_0_22z = celloutsig_0_17z | celloutsig_0_16z;
  assign celloutsig_1_6z = celloutsig_1_1z ^ celloutsig_1_5z[6];
  assign celloutsig_0_19z = celloutsig_0_4z[2] ^ celloutsig_0_0z;
  assign celloutsig_0_29z = celloutsig_0_13z ^ celloutsig_0_17z;
  reg [17:0] _21_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 18'h00000;
    else _21_ <= { in_data[37:22], celloutsig_0_7z, celloutsig_0_1z };
  assign { _04_[17:9], _01_, _04_[7:0] } = _21_;
  reg [13:0] _22_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _22_ <= 14'h0000;
    else _22_ <= { _04_[13:9], _01_, _04_[7:0] };
  assign { _05_[13:6], _00_, _05_[4], _02_, _05_[2:0] } = _22_;
  assign celloutsig_0_0z = in_data[86:67] > in_data[29:10];
  assign celloutsig_0_34z = { celloutsig_0_4z, celloutsig_0_4z } > { celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_0_41z = { celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_37z, _03_[9:6], 1'h0, _03_[4:0] } > { _04_[15:12], celloutsig_0_4z, celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_25z };
  assign celloutsig_0_53z = celloutsig_0_38z[16:7] > { celloutsig_0_11z[6:2], celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_21z, 1'h0 };
  assign celloutsig_1_1z = { in_data[135:131], celloutsig_1_0z, celloutsig_1_0z } > { in_data[178:174], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_4z[2:1], celloutsig_0_0z } > { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_9z = celloutsig_0_4z[3:1] > celloutsig_0_4z[3:1];
  assign celloutsig_0_10z = { _04_[6:1], celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_5z } > { _04_[13:9], _01_, _04_[7:5] };
  assign celloutsig_0_1z = in_data[11:8] > in_data[35:32];
  assign celloutsig_0_14z = { celloutsig_0_12z, celloutsig_0_10z, 1'h0, celloutsig_0_4z, celloutsig_0_2z } > { in_data[31:25], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_15z = in_data[38:20] > { _04_[13:9], _01_, _04_[7:6], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_17z = celloutsig_0_11z[2:0] > celloutsig_0_4z[4:2];
  assign celloutsig_0_20z = { celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_2z } > { celloutsig_0_4z[5:4], 1'h0 };
  assign celloutsig_0_23z = celloutsig_0_4z > _04_[7:2];
  assign celloutsig_0_30z = { celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_17z } > { celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_5z };
  assign celloutsig_0_47z = { _04_[9], _01_, _04_[7] } % { 1'h1, celloutsig_0_28z, celloutsig_0_28z };
  assign celloutsig_1_2z = { in_data[136:127], celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[132:122] };
  assign celloutsig_0_5z = { celloutsig_0_4z[5:4], celloutsig_0_4z, celloutsig_0_0z } !== { in_data[68:62], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_9z } !== { celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_21z = celloutsig_0_11z[5:3] !== { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_24z = { celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_2z } !== { celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_0_44z = ~ { celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_41z, celloutsig_0_20z, celloutsig_0_2z };
  assign celloutsig_0_54z = ^ { celloutsig_0_14z, celloutsig_0_44z, celloutsig_0_10z, celloutsig_0_41z, celloutsig_0_47z, celloutsig_0_30z, celloutsig_0_41z, celloutsig_0_47z, celloutsig_0_24z };
  assign celloutsig_1_4z = ^ { in_data[144:133], celloutsig_1_0z };
  assign celloutsig_0_13z = ^ { celloutsig_0_4z[5:2], celloutsig_0_5z };
  assign celloutsig_0_27z = ^ { _04_[9], _01_, _04_[7] };
  assign celloutsig_0_28z = ^ { _05_[4], _02_, _05_[2], celloutsig_0_27z, celloutsig_0_21z };
  assign celloutsig_0_4z = in_data[89:84] <<< { in_data[83:80], celloutsig_0_2z, celloutsig_0_18z };
  assign celloutsig_1_5z = celloutsig_1_2z[11:2] <<< { in_data[137:129], celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_4z[5:4], 2'h0, celloutsig_0_1z, celloutsig_0_5z, 1'h0, celloutsig_0_1z } <<< { _04_[12:9], _01_, _04_[7:6], celloutsig_0_18z };
  assign { celloutsig_0_38z[6], celloutsig_0_38z[8], celloutsig_0_38z[3], celloutsig_0_38z[7], celloutsig_0_38z[19:10], celloutsig_0_38z[0], celloutsig_0_38z[9], celloutsig_0_38z[2:1], celloutsig_0_38z[4] } = ~ { celloutsig_0_34z, celloutsig_0_32z, celloutsig_0_30z, celloutsig_0_28z, _05_[9:6], _00_, _05_[4], _02_, _05_[2:1], celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_1z };
  assign _03_[5] = 1'h0;
  assign _04_[8] = _01_;
  assign { _05_[5], _05_[3] } = { _00_, _02_ };
  assign celloutsig_0_38z[5] = celloutsig_0_38z[6];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
