C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\c_ver.exe  -osyn  Z:\fpga_vision\xorfi_demo\synthesis\synwork\top_comp.srs  -top  top  -prodtype  synplify_pro  -nram -fixsmult -divnmod   -I Z:\fpga_vision\xorfi_demo\synthesis\  -I C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib   -v2001  -devicelib  C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\proasic\igloo.v  -encrypt  -pro  -dmgen  Z:\fpga_vision\xorfi_demo\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work Z:\fpga_vision\xorfi_demo\hdl\data_rate.v -lib work Z:\fpga_vision\xorfi_demo\hdl\main_clock.v -lib work Z:\fpga_vision\xorfi_demo\hdl\modulator.v -lib work Z:\fpga_vision\xorfi_demo\smartgen\pll_core\pll_core.v -lib work Z:\fpga_vision\xorfi_demo\hdl\ten_mhz_clock.v -lib work Z:\fpga_vision\xorfi_demo\hdl\two_mhz_clock.v -lib work Z:\fpga_vision\xorfi_demo\component\work\top\top.v  -log  Z:\fpga_vision\xorfi_demo\synthesis\synlog\top_compiler.srr 
rc:0 success:1
Z:\fpga_vision\xorfi_demo\synthesis\synwork\top_comp.srs|o|1478893489|17973
C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\proasic\igloo.v|i|1412951262|50704
Z:\fpga_vision\xorfi_demo\hdl\data_rate.v|i|1468534554|4562
Z:\fpga_vision\xorfi_demo\hdl\main_clock.v|i|1461607335|1151
Z:\fpga_vision\xorfi_demo\hdl\modulator.v|i|1469220982|1709
Z:\fpga_vision\xorfi_demo\smartgen\pll_core\pll_core.v|i|1460244479|2720
Z:\fpga_vision\xorfi_demo\hdl\ten_mhz_clock.v|i|1463087550|1152
Z:\fpga_vision\xorfi_demo\hdl\two_mhz_clock.v|i|1468530213|1153
Z:\fpga_vision\xorfi_demo\component\work\top\top.v|i|1478893479|5830
Z:\fpga_vision\xorfi_demo\synthesis\synlog\top_compiler.srr|o|1478893489|4504
C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin64\c_ver.exe|i|1412907378|5845504
C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\c_ver.exe|i|1412907176|2306560
