
board1_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018104  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000058c  080182e8  080182e8  000192e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018874  08018874  0001a200  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08018874  08018874  00019874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801887c  0801887c  0001a200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801887c  0801887c  0001987c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08018880  08018880  00019880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  08018884  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000782c  20000200  08018a84  0001a200  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007a2c  08018a84  0001aa2c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001a200  2**0
                  CONTENTS, READONLY
 12 .debug_info   000345b8  00000000  00000000  0001a230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000072a1  00000000  00000000  0004e7e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002758  00000000  00000000  00055a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001e19  00000000  00000000  000581e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002fb89  00000000  00000000  0005a001  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00030fb4  00000000  00000000  00089b8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012594d  00000000  00000000  000bab3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e048b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b2c8  00000000  00000000  001e04d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001eb798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000200 	.word	0x20000200
 80001fc:	00000000 	.word	0x00000000
 8000200:	080182cc 	.word	0x080182cc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000204 	.word	0x20000204
 800021c:	080182cc 	.word	0x080182cc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <Board1_enter_internal_Normal>:
static void Board1_Normal(void);
static void Board1_Init_Data(void);

/* Function for Chart: '<Root>/Board1' */
static void Board1_enter_internal_Normal(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  Board1_DW.is_active_Supervisor = 1U;
 8000f28:	4b2e      	ldr	r3, [pc, #184]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
  Board1_DW.is_Supervisor = Board1_IN_Waiting_to_start;
 8000f30:	4b2c      	ldr	r3, [pc, #176]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f32:	220e      	movs	r2, #14
 8000f34:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  Board1_DW.is_active_Global_state_compute = 1U;
 8000f38:	4b2a      	ldr	r3, [pc, #168]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
  Board1_DW.is_active_Moving_obstacle = 1U;
 8000f40:	4b28      	ldr	r3, [pc, #160]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
  Board1_DW.is_active_No_obstacle = 1U;
 8000f48:	4b26      	ldr	r3, [pc, #152]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board1_DW.is_No_obstacle = Board1_IN_No_movements;
 8000f50:	4b24      	ldr	r3, [pc, #144]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f52:	2201      	movs	r2, #1
 8000f54:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board1_DW.moving_from_left = false;
 8000f58:	4b22      	ldr	r3, [pc, #136]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
  Board1_DW.moving_from_right = false;
 8000f60:	4b20      	ldr	r3, [pc, #128]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
  Board1_DW.is_active_Obstacle_from_left = 1U;
 8000f68:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 8000f70:	4b1c      	ldr	r3, [pc, #112]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f72:	2203      	movs	r2, #3
 8000f74:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board1_DW.is_active_Obstacle_from_right = 1U;
 8000f78:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 8000f80:	4b18      	ldr	r3, [pc, #96]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f82:	2203      	movs	r2, #3
 8000f84:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board1_DW.is_active_Battery_temperature_m = 1U;
 8000f88:	4b16      	ldr	r3, [pc, #88]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board1_DW.is_active_Normal_velocity = 1U;
 8000f90:	4b14      	ldr	r3, [pc, #80]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f92:	2201      	movs	r2, #1
 8000f94:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board1_DW.is_Normal_velocity = Board1_IN_No_limitation;
 8000f98:	4b12      	ldr	r3, [pc, #72]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board1_DW.limit_velocity = false;
 8000fa0:	4b10      	ldr	r3, [pc, #64]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
  Board1_DW.is_active_Battery_manager = 1U;
 8000fa8:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000faa:	2201      	movs	r2, #1
 8000fac:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board1_DW.is_Battery_manager = Board1_IN_Normal;
 8000fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000fb2:	2202      	movs	r2, #2
 8000fb4:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board1_DW.is_active_Temperature_manager = 1U;
 8000fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000fba:	2201      	movs	r2, #1
 8000fbc:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board1_DW.is_Temperature_manager = Board1_IN_Normal_k;
 8000fc0:	4b08      	ldr	r3, [pc, #32]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000fc2:	2203      	movs	r2, #3
 8000fc4:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board1_DW.is_active_Combo = 1U;
 8000fc8:	4b06      	ldr	r3, [pc, #24]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board1_DW.is_Combo = Board1_IN_Waiting_combo;
 8000fd0:	4b04      	ldr	r3, [pc, #16]	@ (8000fe4 <Board1_enter_internal_Normal+0xc0>)
 8000fd2:	2207      	movs	r2, #7
 8000fd4:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	2000021c 	.word	0x2000021c

08000fe8 <Board1_isSessionhigh>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isSessionhigh(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  return IO_Read_Session();
 8000fec:	f005 ff98 	bl	8006f20 <IO_Read_Session>
 8000ff0:	4603      	mov	r3, r0
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <Board1_Check_Timeout_Us>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Check_Timeout_Us(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b082      	sub	sp, #8
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
 8000ffe:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_us(b_start_time, b_min_elapsed_time);
 8001000:	6839      	ldr	r1, [r7, #0]
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f005 ffec 	bl	8006fe0 <Time_Check_Elapsed_us>
 8001008:	4603      	mov	r3, r0
}
 800100a:	4618      	mov	r0, r3
 800100c:	3708      	adds	r7, #8
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}

08001012 <Board1_Abort_Communication>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Abort_Communication(void)
{
 8001012:	b580      	push	{r7, lr}
 8001014:	af00      	add	r7, sp, #0
  UART_Stop_DMA();
 8001016:	f005 fde9 	bl	8006bec <UART_Stop_DMA>
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}

0800101e <Board1_setSTalk>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_setSTalk(void)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	af00      	add	r7, sp, #0
  IO_Set_SlaveTalk();
 8001022:	f005 ff8f 	bl	8006f44 <IO_Set_SlaveTalk>
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}

0800102a <Board1_Send_Ping>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Ping(void)
{
 800102a:	b580      	push	{r7, lr}
 800102c:	af00      	add	r7, sp, #0
  UART_Send_Ping();
 800102e:	f005 fe77 	bl	8006d20 <UART_Send_Ping>
}
 8001032:	bf00      	nop
 8001034:	bd80      	pop	{r7, pc}

08001036 <Board1_Get_Timestamp>:

/* Function for Chart: '<Root>/Board1' */
static uint32_T Board1_Get_Timestamp(void)
{
 8001036:	b580      	push	{r7, lr}
 8001038:	af00      	add	r7, sp, #0
  return Time_Get_Tick();
 800103a:	f005 ffc5 	bl	8006fc8 <Time_Get_Tick>
 800103e:	4603      	mov	r3, r0
}
 8001040:	4618      	mov	r0, r3
 8001042:	bd80      	pop	{r7, pc}

08001044 <Board1_Is_Rx_Finished>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rx_Finished(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  return UART_Is_Rx_Complete();
 8001048:	f005 fdbc 	bl	8006bc4 <UART_Is_Rx_Complete>
 800104c:	4603      	mov	r3, r0
}
 800104e:	4618      	mov	r0, r3
 8001050:	bd80      	pop	{r7, pc}
	...

08001054 <Board1_Verify_Ping>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_Ping(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  return UART_Check_Ping(Board1_DW.receivedPing);
 8001058:	4b04      	ldr	r3, [pc, #16]	@ (800106c <Board1_Verify_Ping+0x18>)
 800105a:	f893 30f6 	ldrb.w	r3, [r3, #246]	@ 0xf6
 800105e:	4618      	mov	r0, r3
 8001060:	f005 feb6 	bl	8006dd0 <UART_Check_Ping>
 8001064:	4603      	mov	r3, r0
}
 8001066:	4618      	mov	r0, r3
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	2000021c 	.word	0x2000021c

08001070 <Board1_Wait_Ping>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Ping(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  UART_Wait_Ping(&Board1_DW.receivedPing);
 8001074:	4802      	ldr	r0, [pc, #8]	@ (8001080 <Board1_Wait_Ping+0x10>)
 8001076:	f005 fe99 	bl	8006dac <UART_Wait_Ping>
}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	20000312 	.word	0x20000312

08001084 <Board1_resetSTalk>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_resetSTalk(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  IO_Reset_SlaveTalk();
 8001088:	f005 ff68 	bl	8006f5c <IO_Reset_SlaveTalk>
}
 800108c:	bf00      	nop
 800108e:	bd80      	pop	{r7, pc}

08001090 <Board1_isMTalkhigh>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isMTalkhigh(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  return IO_Read_MasterTalk();
 8001094:	f005 ff6e 	bl	8006f74 <IO_Read_MasterTalk>
 8001098:	4603      	mov	r3, r0
}
 800109a:	4618      	mov	r0, r3
 800109c:	bd80      	pop	{r7, pc}

0800109e <Board1_Is_Tx_Finished>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Tx_Finished(void)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	af00      	add	r7, sp, #0
  return UART_Is_Tx_Complete();
 80010a2:	f005 fd7b 	bl	8006b9c <UART_Is_Tx_Complete>
 80010a6:	4603      	mov	r3, r0
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	bd80      	pop	{r7, pc}

080010ac <Board1_stop_motors>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_stop_motors(boolean_T degraded)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
  OS_Enter_Critical();
 80010b6:	f005 ffcd 	bl	8007054 <OS_Enter_Critical>

  /* Outport: '<Root>/output' */
  /* Inport: '<Root>/battery_voltage' */
  Board1_Y.output.rif_FA = 0.0F;
 80010ba:	4b32      	ldr	r3, [pc, #200]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010bc:	f04f 0200 	mov.w	r2, #0
 80010c0:	601a      	str	r2, [r3, #0]
  Board1_Y.output.rif_FB = 0.0F;
 80010c2:	4b30      	ldr	r3, [pc, #192]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010c4:	f04f 0200 	mov.w	r2, #0
 80010c8:	605a      	str	r2, [r3, #4]
  Board1_Y.output.rif_BA = 0.0F;
 80010ca:	4b2e      	ldr	r3, [pc, #184]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010cc:	f04f 0200 	mov.w	r2, #0
 80010d0:	609a      	str	r2, [r3, #8]
  Board1_Y.output.rif_BB = 0.0F;
 80010d2:	4b2c      	ldr	r3, [pc, #176]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010d4:	f04f 0200 	mov.w	r2, #0
 80010d8:	60da      	str	r2, [r3, #12]
  Board1_Y.output.brk_mode = EMERGENCY;
 80010da:	4b2a      	ldr	r3, [pc, #168]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010dc:	2202      	movs	r2, #2
 80010de:	741a      	strb	r2, [r3, #16]
  Board1_Y.output.relay = false;
 80010e0:	4b28      	ldr	r3, [pc, #160]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	759a      	strb	r2, [r3, #22]
  Board1_Y.output.mux = false;
 80010e6:	4b27      	ldr	r3, [pc, #156]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	75da      	strb	r2, [r3, #23]
  if (Board1_DW.working_status == MOTOR_ERROR_WORKING) {
 80010ec:	4b26      	ldr	r3, [pc, #152]	@ (8001188 <Board1_stop_motors+0xdc>)
 80010ee:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 80010f2:	2b02      	cmp	r3, #2
 80010f4:	d10c      	bne.n	8001110 <Board1_stop_motors+0x64>
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = BLINKING_RED_SLOW;
 80010f6:	4b23      	ldr	r3, [pc, #140]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010f8:	2205      	movs	r2, #5
 80010fa:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = BLINKING_RED_SLOW;
 80010fc:	4b21      	ldr	r3, [pc, #132]	@ (8001184 <Board1_stop_motors+0xd8>)
 80010fe:	2205      	movs	r2, #5
 8001100:	749a      	strb	r2, [r3, #18]
    Board1_Y.output.rear_led = EMERGENCY_LIGHTS;
 8001102:	4b20      	ldr	r3, [pc, #128]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001104:	2207      	movs	r2, #7
 8001106:	74da      	strb	r2, [r3, #19]
    Board1_Y.output.rear_sign = SIGN_RED;
 8001108:	4b1e      	ldr	r3, [pc, #120]	@ (8001184 <Board1_stop_motors+0xd8>)
 800110a:	2204      	movs	r2, #4
 800110c:	751a      	strb	r2, [r3, #20]
 800110e:	e032      	b.n	8001176 <Board1_stop_motors+0xca>
  } else if (Board1_U.battery_voltage < Board1_CRITICAL_VOLTAGE) {
 8001110:	4b1e      	ldr	r3, [pc, #120]	@ (800118c <Board1_stop_motors+0xe0>)
 8001112:	edd3 7a01 	vldr	s15, [r3, #4]
 8001116:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 800111a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800111e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001122:	d50c      	bpl.n	800113e <Board1_stop_motors+0x92>
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = OFF;
 8001124:	4b17      	ldr	r3, [pc, #92]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001126:	2200      	movs	r2, #0
 8001128:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = OFF;
 800112a:	4b16      	ldr	r3, [pc, #88]	@ (8001184 <Board1_stop_motors+0xd8>)
 800112c:	2200      	movs	r2, #0
 800112e:	749a      	strb	r2, [r3, #18]
    Board1_Y.output.rear_sign = SIGN_OFF;
 8001130:	4b14      	ldr	r3, [pc, #80]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001132:	2200      	movs	r2, #0
 8001134:	751a      	strb	r2, [r3, #20]
    Board1_Y.output.rear_led = IDLE;
 8001136:	4b13      	ldr	r3, [pc, #76]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001138:	2200      	movs	r2, #0
 800113a:	74da      	strb	r2, [r3, #19]
 800113c:	e01b      	b.n	8001176 <Board1_stop_motors+0xca>
  } else if (degraded) {
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d00c      	beq.n	800115e <Board1_stop_motors+0xb2>
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = OFF;
 8001144:	4b0f      	ldr	r3, [pc, #60]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001146:	2200      	movs	r2, #0
 8001148:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = OFF;
 800114a:	4b0e      	ldr	r3, [pc, #56]	@ (8001184 <Board1_stop_motors+0xd8>)
 800114c:	2200      	movs	r2, #0
 800114e:	749a      	strb	r2, [r3, #18]
    Board1_Y.output.rear_led = DEGRADED_LIGHTS;
 8001150:	4b0c      	ldr	r3, [pc, #48]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001152:	2208      	movs	r2, #8
 8001154:	74da      	strb	r2, [r3, #19]
    Board1_Y.output.rear_sign = SIGN_YELLOW;
 8001156:	4b0b      	ldr	r3, [pc, #44]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001158:	2205      	movs	r2, #5
 800115a:	751a      	strb	r2, [r3, #20]
 800115c:	e00b      	b.n	8001176 <Board1_stop_motors+0xca>
  } else {
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = RED;
 800115e:	4b09      	ldr	r3, [pc, #36]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001160:	2202      	movs	r2, #2
 8001162:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = RED;
 8001164:	4b07      	ldr	r3, [pc, #28]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001166:	2202      	movs	r2, #2
 8001168:	749a      	strb	r2, [r3, #18]
    Board1_Y.output.rear_led = BRAKING_LIGHTS;
 800116a:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <Board1_stop_motors+0xd8>)
 800116c:	2202      	movs	r2, #2
 800116e:	74da      	strb	r2, [r3, #19]
    Board1_Y.output.rear_sign = SIGN_RED;
 8001170:	4b04      	ldr	r3, [pc, #16]	@ (8001184 <Board1_stop_motors+0xd8>)
 8001172:	2204      	movs	r2, #4
 8001174:	751a      	strb	r2, [r3, #20]
  }

  OS_Exit_Critical();
 8001176:	f005 ff73 	bl	8007060 <OS_Exit_Critical>

  /* End of Inport: '<Root>/battery_voltage' */
}
 800117a:	bf00      	nop
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	20000370 	.word	0x20000370
 8001188:	2000021c 	.word	0x2000021c
 800118c:	2000035c 	.word	0x2000035c

08001190 <Board1_Send_Decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Decision(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  UART_Send_Decision(&Board1_DW.decision);
 8001194:	4802      	ldr	r0, [pc, #8]	@ (80011a0 <Board1_Send_Decision+0x10>)
 8001196:	f005 fd93 	bl	8006cc0 <UART_Send_Decision>
}
 800119a:	bf00      	nop
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	200002a4 	.word	0x200002a4

080011a4 <Board1_exit_internal_Normal>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_exit_internal_Normal(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  Board1_DW.is_Combo = Board1_IN_NO_ACTIVE_CHILD;
 80011a8:	4b28      	ldr	r3, [pc, #160]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
  Board1_DW.is_active_Combo = 0U;
 80011b0:	4b26      	ldr	r3, [pc, #152]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board1_DW.is_Temperature_manager = Board1_IN_NO_ACTIVE_CHILD;
 80011b8:	4b24      	ldr	r3, [pc, #144]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board1_DW.is_active_Temperature_manager = 0U;
 80011c0:	4b22      	ldr	r3, [pc, #136]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board1_DW.is_Battery_manager = Board1_IN_NO_ACTIVE_CHILD;
 80011c8:	4b20      	ldr	r3, [pc, #128]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board1_DW.is_active_Battery_manager = 0U;
 80011d0:	4b1e      	ldr	r3, [pc, #120]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board1_DW.is_Normal_velocity = Board1_IN_NO_ACTIVE_CHILD;
 80011d8:	4b1c      	ldr	r3, [pc, #112]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011da:	2200      	movs	r2, #0
 80011dc:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board1_DW.is_active_Normal_velocity = 0U;
 80011e0:	4b1a      	ldr	r3, [pc, #104]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board1_DW.is_active_Battery_temperature_m = 0U;
 80011e8:	4b18      	ldr	r3, [pc, #96]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board1_DW.is_Obstacle_from_right = Board1_IN_NO_ACTIVE_CHILD;
 80011f0:	4b16      	ldr	r3, [pc, #88]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board1_DW.is_active_Obstacle_from_right = 0U;
 80011f8:	4b14      	ldr	r3, [pc, #80]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board1_DW.is_Obstacle_from_left = Board1_IN_NO_ACTIVE_CHILD;
 8001200:	4b12      	ldr	r3, [pc, #72]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 8001202:	2200      	movs	r2, #0
 8001204:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board1_DW.is_active_Obstacle_from_left = 0U;
 8001208:	4b10      	ldr	r3, [pc, #64]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 800120a:	2200      	movs	r2, #0
 800120c:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board1_DW.is_No_obstacle = Board1_IN_NO_ACTIVE_CHILD;
 8001210:	4b0e      	ldr	r3, [pc, #56]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 8001212:	2200      	movs	r2, #0
 8001214:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board1_DW.is_active_No_obstacle = 0U;
 8001218:	4b0c      	ldr	r3, [pc, #48]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 800121a:	2200      	movs	r2, #0
 800121c:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board1_DW.is_active_Moving_obstacle = 0U;
 8001220:	4b0a      	ldr	r3, [pc, #40]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 8001222:	2200      	movs	r2, #0
 8001224:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
  Board1_DW.is_active_Global_state_compute = 0U;
 8001228:	4b08      	ldr	r3, [pc, #32]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 800122a:	2200      	movs	r2, #0
 800122c:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
  Board1_DW.is_Supervisor = Board1_IN_NO_ACTIVE_CHILD;
 8001230:	4b06      	ldr	r3, [pc, #24]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 8001232:	2200      	movs	r2, #0
 8001234:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  Board1_DW.is_active_Supervisor = 0U;
 8001238:	4b04      	ldr	r3, [pc, #16]	@ (800124c <Board1_exit_internal_Normal+0xa8>)
 800123a:	2200      	movs	r2, #0
 800123c:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
}
 8001240:	bf00      	nop
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	2000021c 	.word	0x2000021c

08001250 <Board1_Write_Output>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Write_Output(void)
{
 8001250:	b5b0      	push	{r4, r5, r7, lr}
 8001252:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 8001254:	f005 fefe 	bl	8007054 <OS_Enter_Critical>

  /* Outport: '<Root>/output' */
  Board1_Y.output = Board1_DW.decision;
 8001258:	4a07      	ldr	r2, [pc, #28]	@ (8001278 <Board1_Write_Output+0x28>)
 800125a:	4b08      	ldr	r3, [pc, #32]	@ (800127c <Board1_Write_Output+0x2c>)
 800125c:	4615      	mov	r5, r2
 800125e:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 8001262:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001264:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001266:	e894 0003 	ldmia.w	r4, {r0, r1}
 800126a:	e885 0003 	stmia.w	r5, {r0, r1}
  OS_Exit_Critical();
 800126e:	f005 fef7 	bl	8007060 <OS_Exit_Critical>
}
 8001272:	bf00      	nop
 8001274:	bdb0      	pop	{r4, r5, r7, pc}
 8001276:	bf00      	nop
 8001278:	20000370 	.word	0x20000370
 800127c:	2000021c 	.word	0x2000021c

08001280 <Board1_Decision_transmitted>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Decision_transmitted(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
  boolean_T b;
  boolean_T d_p;
  b = !Board1_isSessionhigh();
 8001286:	f7ff feaf 	bl	8000fe8 <Board1_isSessionhigh>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	bf0c      	ite	eq
 8001290:	2301      	moveq	r3, #1
 8001292:	2300      	movne	r3, #0
 8001294:	b2db      	uxtb	r3, r3
 8001296:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	2b00      	cmp	r3, #0
 800129c:	f000 80de 	beq.w	800145c <Board1_Decision_transmitted+0x1dc>
    b = false;
 80012a0:	2300      	movs	r3, #0
 80012a2:	71fb      	strb	r3, [r7, #7]
    if (Board1_DW.decision.mux == Board1_DW.receivedDecisionPacket.decision.mux)
 80012a4:	4b89      	ldr	r3, [pc, #548]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80012a6:	f893 209f 	ldrb.w	r2, [r3, #159]	@ 0x9f
 80012aa:	4b88      	ldr	r3, [pc, #544]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80012ac:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
 80012b0:	429a      	cmp	r2, r3
 80012b2:	f040 80b0 	bne.w	8001416 <Board1_Decision_transmitted+0x196>
    {
      if (Board1_DW.decision.relay ==
 80012b6:	4b85      	ldr	r3, [pc, #532]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80012b8:	f893 209e 	ldrb.w	r2, [r3, #158]	@ 0x9e
          Board1_DW.receivedDecisionPacket.decision.relay) {
 80012bc:	4b83      	ldr	r3, [pc, #524]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80012be:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
      if (Board1_DW.decision.relay ==
 80012c2:	429a      	cmp	r2, r3
 80012c4:	f040 80a4 	bne.w	8001410 <Board1_Decision_transmitted+0x190>
        d_p = false;
 80012c8:	2300      	movs	r3, #0
 80012ca:	71bb      	strb	r3, [r7, #6]
        if ((int32_T)Board1_DW.decision.mode == (int32_T)
 80012cc:	4b7f      	ldr	r3, [pc, #508]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80012ce:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
            Board1_DW.receivedDecisionPacket.decision.mode) {
 80012d2:	4b7e      	ldr	r3, [pc, #504]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80012d4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
        if ((int32_T)Board1_DW.decision.mode == (int32_T)
 80012d8:	429a      	cmp	r2, r3
 80012da:	d101      	bne.n	80012e0 <Board1_Decision_transmitted+0x60>
          d_p = true;
 80012dc:	2301      	movs	r3, #1
 80012de:	71bb      	strb	r3, [r7, #6]
        }

        if (d_p) {
 80012e0:	79bb      	ldrb	r3, [r7, #6]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	f000 8091 	beq.w	800140a <Board1_Decision_transmitted+0x18a>
          d_p = false;
 80012e8:	2300      	movs	r3, #0
 80012ea:	71bb      	strb	r3, [r7, #6]
          if ((int32_T)Board1_DW.decision.rear_sign == (int32_T)
 80012ec:	4b77      	ldr	r3, [pc, #476]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80012ee:	f893 209c 	ldrb.w	r2, [r3, #156]	@ 0x9c
              Board1_DW.receivedDecisionPacket.decision.rear_sign) {
 80012f2:	4b76      	ldr	r3, [pc, #472]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80012f4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
          if ((int32_T)Board1_DW.decision.rear_sign == (int32_T)
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d101      	bne.n	8001300 <Board1_Decision_transmitted+0x80>
            d_p = true;
 80012fc:	2301      	movs	r3, #1
 80012fe:	71bb      	strb	r3, [r7, #6]
          }

          if (d_p) {
 8001300:	79bb      	ldrb	r3, [r7, #6]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d07e      	beq.n	8001404 <Board1_Decision_transmitted+0x184>
            d_p = false;
 8001306:	2300      	movs	r3, #0
 8001308:	71bb      	strb	r3, [r7, #6]
            if ((int32_T)Board1_DW.decision.rear_led == (int32_T)
 800130a:	4b70      	ldr	r3, [pc, #448]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800130c:	f893 209b 	ldrb.w	r2, [r3, #155]	@ 0x9b
                Board1_DW.receivedDecisionPacket.decision.rear_led) {
 8001310:	4b6e      	ldr	r3, [pc, #440]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001312:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
            if ((int32_T)Board1_DW.decision.rear_led == (int32_T)
 8001316:	429a      	cmp	r2, r3
 8001318:	d101      	bne.n	800131e <Board1_Decision_transmitted+0x9e>
              d_p = true;
 800131a:	2301      	movs	r3, #1
 800131c:	71bb      	strb	r3, [r7, #6]
            }

            if (d_p) {
 800131e:	79bb      	ldrb	r3, [r7, #6]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d06c      	beq.n	80013fe <Board1_Decision_transmitted+0x17e>
              d_p = false;
 8001324:	2300      	movs	r3, #0
 8001326:	71bb      	strb	r3, [r7, #6]
              if ((int32_T)Board1_DW.decision.led_B == (int32_T)
 8001328:	4b68      	ldr	r3, [pc, #416]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800132a:	f893 209a 	ldrb.w	r2, [r3, #154]	@ 0x9a
                  Board1_DW.receivedDecisionPacket.decision.led_B) {
 800132e:	4b67      	ldr	r3, [pc, #412]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001330:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
              if ((int32_T)Board1_DW.decision.led_B == (int32_T)
 8001334:	429a      	cmp	r2, r3
 8001336:	d101      	bne.n	800133c <Board1_Decision_transmitted+0xbc>
                d_p = true;
 8001338:	2301      	movs	r3, #1
 800133a:	71bb      	strb	r3, [r7, #6]
              }

              if (d_p) {
 800133c:	79bb      	ldrb	r3, [r7, #6]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d05a      	beq.n	80013f8 <Board1_Decision_transmitted+0x178>
                d_p = false;
 8001342:	2300      	movs	r3, #0
 8001344:	71bb      	strb	r3, [r7, #6]
                if ((int32_T)Board1_DW.decision.led_A == (int32_T)
 8001346:	4b61      	ldr	r3, [pc, #388]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001348:	f893 2099 	ldrb.w	r2, [r3, #153]	@ 0x99
                    Board1_DW.receivedDecisionPacket.decision.led_A) {
 800134c:	4b5f      	ldr	r3, [pc, #380]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800134e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
                if ((int32_T)Board1_DW.decision.led_A == (int32_T)
 8001352:	429a      	cmp	r2, r3
 8001354:	d101      	bne.n	800135a <Board1_Decision_transmitted+0xda>
                  d_p = true;
 8001356:	2301      	movs	r3, #1
 8001358:	71bb      	strb	r3, [r7, #6]
                }

                if (d_p) {
 800135a:	79bb      	ldrb	r3, [r7, #6]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d048      	beq.n	80013f2 <Board1_Decision_transmitted+0x172>
                  d_p = false;
 8001360:	2300      	movs	r3, #0
 8001362:	71bb      	strb	r3, [r7, #6]
                  if ((int32_T)Board1_DW.decision.brk_mode == (int32_T)
 8001364:	4b59      	ldr	r3, [pc, #356]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001366:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
                      Board1_DW.receivedDecisionPacket.decision.brk_mode) {
 800136a:	4b58      	ldr	r3, [pc, #352]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800136c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
                  if ((int32_T)Board1_DW.decision.brk_mode == (int32_T)
 8001370:	429a      	cmp	r2, r3
 8001372:	d101      	bne.n	8001378 <Board1_Decision_transmitted+0xf8>
                    d_p = true;
 8001374:	2301      	movs	r3, #1
 8001376:	71bb      	strb	r3, [r7, #6]
                  }

                  if (d_p) {
 8001378:	79bb      	ldrb	r3, [r7, #6]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d036      	beq.n	80013ec <Board1_Decision_transmitted+0x16c>
                    if (Board1_DW.decision.rif_BB ==
 800137e:	4b53      	ldr	r3, [pc, #332]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001380:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
                        Board1_DW.receivedDecisionPacket.decision.rif_BB) {
 8001384:	4b51      	ldr	r3, [pc, #324]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001386:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
                    if (Board1_DW.decision.rif_BB ==
 800138a:	eeb4 7a67 	vcmp.f32	s14, s15
 800138e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001392:	d128      	bne.n	80013e6 <Board1_Decision_transmitted+0x166>
                      if (Board1_DW.decision.rif_BA ==
 8001394:	4b4d      	ldr	r3, [pc, #308]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001396:	ed93 7a24 	vldr	s14, [r3, #144]	@ 0x90
                          Board1_DW.receivedDecisionPacket.decision.rif_BA) {
 800139a:	4b4c      	ldr	r3, [pc, #304]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800139c:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
                      if (Board1_DW.decision.rif_BA ==
 80013a0:	eeb4 7a67 	vcmp.f32	s14, s15
 80013a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a8:	d11a      	bne.n	80013e0 <Board1_Decision_transmitted+0x160>
                        d_p = ((Board1_DW.decision.rif_FB ==
 80013aa:	4b48      	ldr	r3, [pc, #288]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80013ac:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
                                Board1_DW.receivedDecisionPacket.decision.rif_FB)
 80013b0:	4b46      	ldr	r3, [pc, #280]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80013b2:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
                               && (Board1_DW.decision.rif_FA ==
 80013b6:	eeb4 7a67 	vcmp.f32	s14, s15
 80013ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013be:	d10c      	bne.n	80013da <Board1_Decision_transmitted+0x15a>
 80013c0:	4b42      	ldr	r3, [pc, #264]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80013c2:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
                                   Board1_DW.receivedDecisionPacket.decision.rif_FA));
 80013c6:	4b41      	ldr	r3, [pc, #260]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80013c8:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
                               && (Board1_DW.decision.rif_FA ==
 80013cc:	eeb4 7a67 	vcmp.f32	s14, s15
 80013d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d4:	d101      	bne.n	80013da <Board1_Decision_transmitted+0x15a>
 80013d6:	2301      	movs	r3, #1
 80013d8:	e000      	b.n	80013dc <Board1_Decision_transmitted+0x15c>
 80013da:	2300      	movs	r3, #0
                        d_p = ((Board1_DW.decision.rif_FB ==
 80013dc:	71bb      	strb	r3, [r7, #6]
 80013de:	e01c      	b.n	800141a <Board1_Decision_transmitted+0x19a>
                      } else {
                        d_p = false;
 80013e0:	2300      	movs	r3, #0
 80013e2:	71bb      	strb	r3, [r7, #6]
 80013e4:	e019      	b.n	800141a <Board1_Decision_transmitted+0x19a>
                      }
                    } else {
                      d_p = false;
 80013e6:	2300      	movs	r3, #0
 80013e8:	71bb      	strb	r3, [r7, #6]
 80013ea:	e016      	b.n	800141a <Board1_Decision_transmitted+0x19a>
                    }
                  } else {
                    d_p = false;
 80013ec:	2300      	movs	r3, #0
 80013ee:	71bb      	strb	r3, [r7, #6]
 80013f0:	e013      	b.n	800141a <Board1_Decision_transmitted+0x19a>
                  }
                } else {
                  d_p = false;
 80013f2:	2300      	movs	r3, #0
 80013f4:	71bb      	strb	r3, [r7, #6]
 80013f6:	e010      	b.n	800141a <Board1_Decision_transmitted+0x19a>
                }
              } else {
                d_p = false;
 80013f8:	2300      	movs	r3, #0
 80013fa:	71bb      	strb	r3, [r7, #6]
 80013fc:	e00d      	b.n	800141a <Board1_Decision_transmitted+0x19a>
              }
            } else {
              d_p = false;
 80013fe:	2300      	movs	r3, #0
 8001400:	71bb      	strb	r3, [r7, #6]
 8001402:	e00a      	b.n	800141a <Board1_Decision_transmitted+0x19a>
            }
          } else {
            d_p = false;
 8001404:	2300      	movs	r3, #0
 8001406:	71bb      	strb	r3, [r7, #6]
 8001408:	e007      	b.n	800141a <Board1_Decision_transmitted+0x19a>
          }
        } else {
          d_p = false;
 800140a:	2300      	movs	r3, #0
 800140c:	71bb      	strb	r3, [r7, #6]
 800140e:	e004      	b.n	800141a <Board1_Decision_transmitted+0x19a>
        }
      } else {
        d_p = false;
 8001410:	2300      	movs	r3, #0
 8001412:	71bb      	strb	r3, [r7, #6]
 8001414:	e001      	b.n	800141a <Board1_Decision_transmitted+0x19a>
      }
    } else {
      d_p = false;
 8001416:	2300      	movs	r3, #0
 8001418:	71bb      	strb	r3, [r7, #6]
    }

    if (d_p) {
 800141a:	79bb      	ldrb	r3, [r7, #6]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <Board1_Decision_transmitted+0x1a4>
      b = true;
 8001420:	2301      	movs	r3, #1
 8001422:	71fb      	strb	r3, [r7, #7]
    }

    if (b) {
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d006      	beq.n	8001438 <Board1_Decision_transmitted+0x1b8>
      Board1_DW.is_Supervisor = Board1_IN_Same_decision;
 800142a:	4b28      	ldr	r3, [pc, #160]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800142c:	220a      	movs	r2, #10
 800142e:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      Board1_Write_Output();
 8001432:	f7ff ff0d 	bl	8001250 <Board1_Write_Output>
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
  }
}
 8001436:	e045      	b.n	80014c4 <Board1_Decision_transmitted+0x244>
      Board1_exit_internal_Normal();
 8001438:	f7ff feb4 	bl	80011a4 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 800143c:	f7ff fde9 	bl	8001012 <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Single_Board;
 8001440:	4b22      	ldr	r3, [pc, #136]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001442:	2203      	movs	r2, #3
 8001444:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
      Board1_resetSTalk();
 8001448:	f7ff fe1c 	bl	8001084 <Board1_resetSTalk>
      Board1_DW.is_Single_Board = Board1_IN_Other_board_failure;
 800144c:	4b1f      	ldr	r3, [pc, #124]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800144e:	2201      	movs	r2, #1
 8001450:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      Board1_stop_motors(false);
 8001454:	2000      	movs	r0, #0
 8001456:	f7ff fe29 	bl	80010ac <Board1_stop_motors>
}
 800145a:	e033      	b.n	80014c4 <Board1_Decision_transmitted+0x244>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 800145c:	4b1b      	ldr	r3, [pc, #108]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800145e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001462:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff fdc5 	bl	8000ff6 <Board1_Check_Timeout_Us>
 800146c:	4603      	mov	r3, r0
 800146e:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d026      	beq.n	80014c4 <Board1_Decision_transmitted+0x244>
      if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 8001476:	4b15      	ldr	r3, [pc, #84]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001478:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 800147c:	2b00      	cmp	r3, #0
 800147e:	d110      	bne.n	80014a2 <Board1_Decision_transmitted+0x222>
        Board1_DW.retransmitted = 1U;
 8001480:	4b12      	ldr	r3, [pc, #72]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 8001482:	2201      	movs	r2, #1
 8001484:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
 8001488:	4b10      	ldr	r3, [pc, #64]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800148a:	220b      	movs	r2, #11
 800148c:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_Send_Decision();
 8001490:	f7ff fe7e 	bl	8001190 <Board1_Send_Decision>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8001494:	f7ff fdcf 	bl	8001036 <Board1_Get_Timestamp>
 8001498:	4603      	mov	r3, r0
 800149a:	4a0c      	ldr	r2, [pc, #48]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 800149c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
}
 80014a0:	e010      	b.n	80014c4 <Board1_Decision_transmitted+0x244>
        Board1_stop_motors(true);
 80014a2:	2001      	movs	r0, #1
 80014a4:	f7ff fe02 	bl	80010ac <Board1_stop_motors>
        Board1_exit_internal_Normal();
 80014a8:	f7ff fe7c 	bl	80011a4 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 80014ac:	f7ff fdb1 	bl	8001012 <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 80014b0:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80014b2:	2201      	movs	r2, #1
 80014b4:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
        Board1_setSTalk();
 80014b8:	f7ff fdb1 	bl	800101e <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 80014bc:	4b03      	ldr	r3, [pc, #12]	@ (80014cc <Board1_Decision_transmitted+0x24c>)
 80014be:	2202      	movs	r2, #2
 80014c0:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
}
 80014c4:	bf00      	nop
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	2000021c 	.word	0x2000021c

080014d0 <Board1_Send_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Global_State(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  UART_Send_GlobalState(&Board1_DW.global_state);
 80014d4:	4802      	ldr	r0, [pc, #8]	@ (80014e0 <Board1_Send_Global_State+0x10>)
 80014d6:	f005 fbc3 	bl	8006c60 <UART_Send_GlobalState>
}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	20000254 	.word	0x20000254

080014e4 <Board1_isequal_o>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isequal_o(MOVING_OBSTACLE_TYPE varargin_1,
  MOVING_OBSTACLE_TYPE varargin_2)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b085      	sub	sp, #20
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4603      	mov	r3, r0
 80014ec:	460a      	mov	r2, r1
 80014ee:	71fb      	strb	r3, [r7, #7]
 80014f0:	4613      	mov	r3, r2
 80014f2:	71bb      	strb	r3, [r7, #6]
  boolean_T p;
  p = false;
 80014f4:	2300      	movs	r3, #0
 80014f6:	73fb      	strb	r3, [r7, #15]
  if ((int32_T)varargin_1 == (int32_T)varargin_2) {
 80014f8:	79fa      	ldrb	r2, [r7, #7]
 80014fa:	79bb      	ldrb	r3, [r7, #6]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d101      	bne.n	8001504 <Board1_isequal_o+0x20>
    p = true;
 8001500:	2301      	movs	r3, #1
 8001502:	73fb      	strb	r3, [r7, #15]
  }

  return p;
 8001504:	7bfb      	ldrb	r3, [r7, #15]
}
 8001506:	4618      	mov	r0, r3
 8001508:	3714      	adds	r7, #20
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <Board1_isequal>:
  boolean_T varargin_1_limit_vel, int8_T varargin_1_change_vel, boolean_T
  varargin_1_obs_detection, const StateBusB1 varargin_2_stateB1, const
  StateBusB2 varargin_2_stateB2, MOVING_OBSTACLE_TYPE varargin_2_mov_obs,
  boolean_T varargin_2_spc_retro, boolean_T varargin_2_limit_vel, int8_T
  varargin_2_change_vel, boolean_T varargin_2_obs_detection)
{
 8001512:	b590      	push	{r4, r7, lr}
 8001514:	b087      	sub	sp, #28
 8001516:	af00      	add	r7, sp, #0
 8001518:	ed87 0a03 	vstr	s0, [r7, #12]
 800151c:	edc7 0a02 	vstr	s1, [r7, #8]
 8001520:	4604      	mov	r4, r0
 8001522:	4608      	mov	r0, r1
 8001524:	4611      	mov	r1, r2
 8001526:	461a      	mov	r2, r3
 8001528:	4623      	mov	r3, r4
 800152a:	80fb      	strh	r3, [r7, #6]
 800152c:	4603      	mov	r3, r0
 800152e:	80bb      	strh	r3, [r7, #4]
 8001530:	460b      	mov	r3, r1
 8001532:	807b      	strh	r3, [r7, #2]
 8001534:	4613      	mov	r3, r2
 8001536:	803b      	strh	r3, [r7, #0]
  boolean_T e_p;
  boolean_T p;
  p = false;
 8001538:	2300      	movs	r3, #0
 800153a:	75bb      	strb	r3, [r7, #22]
  if (varargin_1_obs_detection == varargin_2_obs_detection) {
 800153c:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 8001540:	f897 30a0 	ldrb.w	r3, [r7, #160]	@ 0xa0
 8001544:	429a      	cmp	r2, r3
 8001546:	f040 8118 	bne.w	800177a <Board1_isequal+0x268>
    if (varargin_1_change_vel == varargin_2_change_vel) {
 800154a:	f997 205c 	ldrsb.w	r2, [r7, #92]	@ 0x5c
 800154e:	f997 309c 	ldrsb.w	r3, [r7, #156]	@ 0x9c
 8001552:	429a      	cmp	r2, r3
 8001554:	f040 810e 	bne.w	8001774 <Board1_isequal+0x262>
      if (varargin_1_limit_vel == varargin_2_limit_vel) {
 8001558:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 800155c:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8001560:	429a      	cmp	r2, r3
 8001562:	f040 8104 	bne.w	800176e <Board1_isequal+0x25c>
        if (varargin_1_spc_retro == varargin_2_spc_retro) {
 8001566:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800156a:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 800156e:	429a      	cmp	r2, r3
 8001570:	f040 80fa 	bne.w	8001768 <Board1_isequal+0x256>
          if (Board1_isequal_o(varargin_1_mov_obs, varargin_2_mov_obs)) {
 8001574:	f897 2090 	ldrb.w	r2, [r7, #144]	@ 0x90
 8001578:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800157c:	4611      	mov	r1, r2
 800157e:	4618      	mov	r0, r3
 8001580:	f7ff ffb0 	bl	80014e4 <Board1_isequal_o>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	f000 80eb 	beq.w	8001762 <Board1_isequal+0x250>
            if (varargin_1_stateB2.gyroError == varargin_2_stateB2.gyroError) {
 800158c:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8001590:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8001594:	429a      	cmp	r2, r3
 8001596:	d17d      	bne.n	8001694 <Board1_isequal+0x182>
              if (varargin_1_stateB2.controllerError ==
 8001598:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
                  varargin_2_stateB2.controllerError) {
 800159c:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
              if (varargin_1_stateB2.controllerError ==
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d174      	bne.n	800168e <Board1_isequal+0x17c>
                if (varargin_1_stateB2.controller_battery ==
 80015a4:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
                    varargin_2_stateB2.controller_battery) {
 80015a8:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
                if (varargin_1_stateB2.controller_battery ==
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d16b      	bne.n	8001688 <Board1_isequal+0x176>
                  if (varargin_1_stateB2.l_stick_button ==
 80015b0:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
                      varargin_2_stateB2.l_stick_button) {
 80015b4:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
                  if (varargin_1_stateB2.l_stick_button ==
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d162      	bne.n	8001682 <Board1_isequal+0x170>
                    if (varargin_1_stateB2.r_stick_button ==
 80015bc:	f897 204a 	ldrb.w	r2, [r7, #74]	@ 0x4a
                        varargin_2_stateB2.r_stick_button) {
 80015c0:	f897 308a 	ldrb.w	r3, [r7, #138]	@ 0x8a
                    if (varargin_1_stateB2.r_stick_button ==
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d159      	bne.n	800167c <Board1_isequal+0x16a>
                      if (varargin_1_stateB2.button4 ==
 80015c8:	f897 2049 	ldrb.w	r2, [r7, #73]	@ 0x49
                          varargin_2_stateB2.button4) {
 80015cc:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
                      if (varargin_1_stateB2.button4 ==
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d150      	bne.n	8001676 <Board1_isequal+0x164>
                        if (varargin_1_stateB2.button3 ==
 80015d4:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
                            varargin_2_stateB2.button3) {
 80015d8:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
                        if (varargin_1_stateB2.button3 ==
 80015dc:	429a      	cmp	r2, r3
 80015de:	d147      	bne.n	8001670 <Board1_isequal+0x15e>
                          if (varargin_1_stateB2.button2 ==
 80015e0:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
                              varargin_2_stateB2.button2) {
 80015e4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
                          if (varargin_1_stateB2.button2 ==
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d13e      	bne.n	800166a <Board1_isequal+0x158>
                            if (varargin_1_stateB2.button1 ==
 80015ec:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
                                varargin_2_stateB2.button1) {
 80015f0:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
                            if (varargin_1_stateB2.button1 ==
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d135      	bne.n	8001664 <Board1_isequal+0x152>
                              if (varargin_1_stateB2.controller_x ==
 80015f8:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
                                  varargin_2_stateB2.controller_x) {
 80015fc:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
                              if (varargin_1_stateB2.controller_x ==
 8001600:	429a      	cmp	r2, r3
 8001602:	d12c      	bne.n	800165e <Board1_isequal+0x14c>
                                if (varargin_1_stateB2.controller_y ==
 8001604:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
                                    varargin_2_stateB2.controller_y) {
 8001608:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
                                if (varargin_1_stateB2.controller_y ==
 800160c:	429a      	cmp	r2, r3
 800160e:	d123      	bne.n	8001658 <Board1_isequal+0x146>
                                  if (varargin_1_stateB2.sonar3 ==
 8001610:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
                                      varargin_2_stateB2.sonar3) {
 8001614:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
                                  if (varargin_1_stateB2.sonar3 ==
 8001618:	429a      	cmp	r2, r3
 800161a:	d11a      	bne.n	8001652 <Board1_isequal+0x140>
                                    if (varargin_1_stateB2.sonar2 ==
 800161c:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
                                        varargin_2_stateB2.sonar2) {
 800161e:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
                                    if (varargin_1_stateB2.sonar2 ==
 8001622:	429a      	cmp	r2, r3
 8001624:	d112      	bne.n	800164c <Board1_isequal+0x13a>
                                      e_p = ((varargin_1_stateB2.sonar1 ==
 8001626:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
                                              varargin_2_stateB2.sonar1) &&
 8001628:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 800162c:	429a      	cmp	r2, r3
 800162e:	d10a      	bne.n	8001646 <Board1_isequal+0x134>
                                             (varargin_1_stateB2.gyroYaw ==
 8001630:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
                                              varargin_2_stateB2.gyroYaw));
 8001634:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
                                              varargin_2_stateB2.sonar1) &&
 8001638:	eeb4 7a67 	vcmp.f32	s14, s15
 800163c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001640:	d101      	bne.n	8001646 <Board1_isequal+0x134>
 8001642:	2301      	movs	r3, #1
 8001644:	e000      	b.n	8001648 <Board1_isequal+0x136>
 8001646:	2300      	movs	r3, #0
                                      e_p = ((varargin_1_stateB2.sonar1 ==
 8001648:	75fb      	strb	r3, [r7, #23]
 800164a:	e025      	b.n	8001698 <Board1_isequal+0x186>
                                    } else {
                                      e_p = false;
 800164c:	2300      	movs	r3, #0
 800164e:	75fb      	strb	r3, [r7, #23]
 8001650:	e022      	b.n	8001698 <Board1_isequal+0x186>
                                    }
                                  } else {
                                    e_p = false;
 8001652:	2300      	movs	r3, #0
 8001654:	75fb      	strb	r3, [r7, #23]
 8001656:	e01f      	b.n	8001698 <Board1_isequal+0x186>
                                  }
                                } else {
                                  e_p = false;
 8001658:	2300      	movs	r3, #0
 800165a:	75fb      	strb	r3, [r7, #23]
 800165c:	e01c      	b.n	8001698 <Board1_isequal+0x186>
                                }
                              } else {
                                e_p = false;
 800165e:	2300      	movs	r3, #0
 8001660:	75fb      	strb	r3, [r7, #23]
 8001662:	e019      	b.n	8001698 <Board1_isequal+0x186>
                              }
                            } else {
                              e_p = false;
 8001664:	2300      	movs	r3, #0
 8001666:	75fb      	strb	r3, [r7, #23]
 8001668:	e016      	b.n	8001698 <Board1_isequal+0x186>
                            }
                          } else {
                            e_p = false;
 800166a:	2300      	movs	r3, #0
 800166c:	75fb      	strb	r3, [r7, #23]
 800166e:	e013      	b.n	8001698 <Board1_isequal+0x186>
                          }
                        } else {
                          e_p = false;
 8001670:	2300      	movs	r3, #0
 8001672:	75fb      	strb	r3, [r7, #23]
 8001674:	e010      	b.n	8001698 <Board1_isequal+0x186>
                        }
                      } else {
                        e_p = false;
 8001676:	2300      	movs	r3, #0
 8001678:	75fb      	strb	r3, [r7, #23]
 800167a:	e00d      	b.n	8001698 <Board1_isequal+0x186>
                      }
                    } else {
                      e_p = false;
 800167c:	2300      	movs	r3, #0
 800167e:	75fb      	strb	r3, [r7, #23]
 8001680:	e00a      	b.n	8001698 <Board1_isequal+0x186>
                    }
                  } else {
                    e_p = false;
 8001682:	2300      	movs	r3, #0
 8001684:	75fb      	strb	r3, [r7, #23]
 8001686:	e007      	b.n	8001698 <Board1_isequal+0x186>
                  }
                } else {
                  e_p = false;
 8001688:	2300      	movs	r3, #0
 800168a:	75fb      	strb	r3, [r7, #23]
 800168c:	e004      	b.n	8001698 <Board1_isequal+0x186>
                }
              } else {
                e_p = false;
 800168e:	2300      	movs	r3, #0
 8001690:	75fb      	strb	r3, [r7, #23]
 8001692:	e001      	b.n	8001698 <Board1_isequal+0x186>
              }
            } else {
              e_p = false;
 8001694:	2300      	movs	r3, #0
 8001696:	75fb      	strb	r3, [r7, #23]
            }

            if (e_p) {
 8001698:	7dfb      	ldrb	r3, [r7, #23]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d05e      	beq.n	800175c <Board1_isequal+0x24a>
              if (varargin_1_stateB1_motorError_1 ==
                  varargin_2_stateB1.motorError_BB) {
 800169e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
              if (varargin_1_stateB1_motorError_1 ==
 80016a2:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d155      	bne.n	8001756 <Board1_isequal+0x244>
                if (varargin_1_stateB1_motorError_B ==
                    varargin_2_stateB1.motorError_BA) {
 80016aa:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
                if (varargin_1_stateB1_motorError_B ==
 80016ae:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d14c      	bne.n	8001750 <Board1_isequal+0x23e>
                  if (varargin_1_stateB1_motorError_0 ==
                      varargin_2_stateB1.motorError_FB) {
 80016b6:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
                  if (varargin_1_stateB1_motorError_0 ==
 80016ba:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80016be:	429a      	cmp	r2, r3
 80016c0:	d143      	bne.n	800174a <Board1_isequal+0x238>
                    if (varargin_1_stateB1_motorError_F ==
                        varargin_2_stateB1.motorError_FA) {
 80016c2:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
                    if (varargin_1_stateB1_motorError_F ==
 80016c6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d13a      	bne.n	8001744 <Board1_isequal+0x232>
                      if (varargin_1_stateB1_velocity_BB ==
                          varargin_2_stateB1.velocity_BB) {
 80016ce:	f9b7 3072 	ldrsh.w	r3, [r7, #114]	@ 0x72
                      if (varargin_1_stateB1_velocity_BB ==
 80016d2:	f9b7 2000 	ldrsh.w	r2, [r7]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d131      	bne.n	800173e <Board1_isequal+0x22c>
                        if (varargin_1_stateB1_velocity_BA ==
                            varargin_2_stateB1.velocity_BA) {
 80016da:	f9b7 3070 	ldrsh.w	r3, [r7, #112]	@ 0x70
                        if (varargin_1_stateB1_velocity_BA ==
 80016de:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d128      	bne.n	8001738 <Board1_isequal+0x226>
                          if (varargin_1_stateB1_velocity_FB ==
                              varargin_2_stateB1.velocity_FB) {
 80016e6:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
                          if (varargin_1_stateB1_velocity_FB ==
 80016ea:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d11f      	bne.n	8001732 <Board1_isequal+0x220>
                            if (varargin_1_stateB1_velocity_FA ==
                                varargin_2_stateB1.velocity_FA) {
 80016f2:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
                            if (varargin_1_stateB1_velocity_FA ==
 80016f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d116      	bne.n	800172c <Board1_isequal+0x21a>
                              e_p = ((varargin_1_stateB1_temperature ==
                                      varargin_2_stateB1.temperature) &&
 80016fe:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001702:	ed97 7a02 	vldr	s14, [r7, #8]
 8001706:	eeb4 7a67 	vcmp.f32	s14, s15
 800170a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800170e:	d10a      	bne.n	8001726 <Board1_isequal+0x214>
                                     (varargin_1_stateB1_battery_volt ==
                                      varargin_2_stateB1.battery_voltage));
 8001710:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
                                      varargin_2_stateB1.temperature) &&
 8001714:	ed97 7a03 	vldr	s14, [r7, #12]
 8001718:	eeb4 7a67 	vcmp.f32	s14, s15
 800171c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001720:	d101      	bne.n	8001726 <Board1_isequal+0x214>
 8001722:	2301      	movs	r3, #1
 8001724:	e000      	b.n	8001728 <Board1_isequal+0x216>
 8001726:	2300      	movs	r3, #0
                              e_p = ((varargin_1_stateB1_temperature ==
 8001728:	75fb      	strb	r3, [r7, #23]
 800172a:	e028      	b.n	800177e <Board1_isequal+0x26c>
                            } else {
                              e_p = false;
 800172c:	2300      	movs	r3, #0
 800172e:	75fb      	strb	r3, [r7, #23]
 8001730:	e025      	b.n	800177e <Board1_isequal+0x26c>
                            }
                          } else {
                            e_p = false;
 8001732:	2300      	movs	r3, #0
 8001734:	75fb      	strb	r3, [r7, #23]
 8001736:	e022      	b.n	800177e <Board1_isequal+0x26c>
                          }
                        } else {
                          e_p = false;
 8001738:	2300      	movs	r3, #0
 800173a:	75fb      	strb	r3, [r7, #23]
 800173c:	e01f      	b.n	800177e <Board1_isequal+0x26c>
                        }
                      } else {
                        e_p = false;
 800173e:	2300      	movs	r3, #0
 8001740:	75fb      	strb	r3, [r7, #23]
 8001742:	e01c      	b.n	800177e <Board1_isequal+0x26c>
                      }
                    } else {
                      e_p = false;
 8001744:	2300      	movs	r3, #0
 8001746:	75fb      	strb	r3, [r7, #23]
 8001748:	e019      	b.n	800177e <Board1_isequal+0x26c>
                    }
                  } else {
                    e_p = false;
 800174a:	2300      	movs	r3, #0
 800174c:	75fb      	strb	r3, [r7, #23]
 800174e:	e016      	b.n	800177e <Board1_isequal+0x26c>
                  }
                } else {
                  e_p = false;
 8001750:	2300      	movs	r3, #0
 8001752:	75fb      	strb	r3, [r7, #23]
 8001754:	e013      	b.n	800177e <Board1_isequal+0x26c>
                }
              } else {
                e_p = false;
 8001756:	2300      	movs	r3, #0
 8001758:	75fb      	strb	r3, [r7, #23]
 800175a:	e010      	b.n	800177e <Board1_isequal+0x26c>
              }
            } else {
              e_p = false;
 800175c:	2300      	movs	r3, #0
 800175e:	75fb      	strb	r3, [r7, #23]
 8001760:	e00d      	b.n	800177e <Board1_isequal+0x26c>
            }
          } else {
            e_p = false;
 8001762:	2300      	movs	r3, #0
 8001764:	75fb      	strb	r3, [r7, #23]
 8001766:	e00a      	b.n	800177e <Board1_isequal+0x26c>
          }
        } else {
          e_p = false;
 8001768:	2300      	movs	r3, #0
 800176a:	75fb      	strb	r3, [r7, #23]
 800176c:	e007      	b.n	800177e <Board1_isequal+0x26c>
        }
      } else {
        e_p = false;
 800176e:	2300      	movs	r3, #0
 8001770:	75fb      	strb	r3, [r7, #23]
 8001772:	e004      	b.n	800177e <Board1_isequal+0x26c>
      }
    } else {
      e_p = false;
 8001774:	2300      	movs	r3, #0
 8001776:	75fb      	strb	r3, [r7, #23]
 8001778:	e001      	b.n	800177e <Board1_isequal+0x26c>
    }
  } else {
    e_p = false;
 800177a:	2300      	movs	r3, #0
 800177c:	75fb      	strb	r3, [r7, #23]
  }

  if (e_p) {
 800177e:	7dfb      	ldrb	r3, [r7, #23]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <Board1_isequal+0x276>
    p = true;
 8001784:	2301      	movs	r3, #1
 8001786:	75bb      	strb	r3, [r7, #22]
  }

  return p;
 8001788:	7dbb      	ldrb	r3, [r7, #22]
}
 800178a:	4618      	mov	r0, r3
 800178c:	371c      	adds	r7, #28
 800178e:	46bd      	mov	sp, r7
 8001790:	bd90      	pop	{r4, r7, pc}
	...

08001794 <Board1_Wait_Decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Decision(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  UART_Wait_Decision(&Board1_DW.receivedDecisionPacket);
 8001798:	4802      	ldr	r0, [pc, #8]	@ (80017a4 <Board1_Wait_Decision+0x10>)
 800179a:	f005 faf5 	bl	8006d88 <UART_Wait_Decision>
}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20000288 	.word	0x20000288

080017a8 <Global_Local_state_transmitted>:

/* Function for Chart: '<Root>/Board1' */
static void Global_Local_state_transmitted(void)
{
 80017a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80017ac:	b0ab      	sub	sp, #172	@ 0xac
 80017ae:	af20      	add	r7, sp, #128	@ 0x80
  boolean_T b;
  b = Board1_isMTalkhigh();
 80017b0:	f7ff fc6e 	bl	8001090 <Board1_isMTalkhigh>
 80017b4:	4603      	mov	r3, r0
 80017b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (b) {
 80017ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017be:	2b00      	cmp	r3, #0
 80017c0:	f000 80a3 	beq.w	800190a <Global_Local_state_transmitted+0x162>
    if (Board1_isequal(Board1_DW.global_state.stateB1.battery_voltage,
 80017c4:	4b6e      	ldr	r3, [pc, #440]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017c6:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80017ca:	4b6d      	ldr	r3, [pc, #436]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017cc:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 80017d0:	4b6b      	ldr	r3, [pc, #428]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017d2:	f9b3 c040 	ldrsh.w	ip, [r3, #64]	@ 0x40
 80017d6:	4b6a      	ldr	r3, [pc, #424]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017d8:	f9b3 e042 	ldrsh.w	lr, [r3, #66]	@ 0x42
 80017dc:	4b68      	ldr	r3, [pc, #416]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017de:	f9b3 8044 	ldrsh.w	r8, [r3, #68]	@ 0x44
 80017e2:	4b67      	ldr	r3, [pc, #412]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017e4:	f9b3 9046 	ldrsh.w	r9, [r3, #70]	@ 0x46
 80017e8:	4b65      	ldr	r3, [pc, #404]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017ea:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80017ee:	61fb      	str	r3, [r7, #28]
 80017f0:	4b63      	ldr	r3, [pc, #396]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017f2:	f893 2049 	ldrb.w	r2, [r3, #73]	@ 0x49
 80017f6:	61ba      	str	r2, [r7, #24]
 80017f8:	4b61      	ldr	r3, [pc, #388]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80017fa:	f893 104a 	ldrb.w	r1, [r3, #74]	@ 0x4a
 80017fe:	6179      	str	r1, [r7, #20]
 8001800:	4b5f      	ldr	r3, [pc, #380]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001802:	f893 004b 	ldrb.w	r0, [r3, #75]	@ 0x4b
 8001806:	6138      	str	r0, [r7, #16]
 8001808:	4b5d      	ldr	r3, [pc, #372]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 800180a:	f893 6064 	ldrb.w	r6, [r3, #100]	@ 0x64
 800180e:	4b5c      	ldr	r3, [pc, #368]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001810:	f893 4065 	ldrb.w	r4, [r3, #101]	@ 0x65
 8001814:	60fc      	str	r4, [r7, #12]
 8001816:	4b5a      	ldr	r3, [pc, #360]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001818:	f893 5066 	ldrb.w	r5, [r3, #102]	@ 0x66
 800181c:	60bd      	str	r5, [r7, #8]
 800181e:	4b58      	ldr	r3, [pc, #352]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001820:	f993 3067 	ldrsb.w	r3, [r3, #103]	@ 0x67
 8001824:	607b      	str	r3, [r7, #4]
 8001826:	4b56      	ldr	r3, [pc, #344]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001828:	f893 2068 	ldrb.w	r2, [r3, #104]	@ 0x68
 800182c:	603a      	str	r2, [r7, #0]
 800182e:	4b54      	ldr	r3, [pc, #336]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001830:	f893 402c 	ldrb.w	r4, [r3, #44]	@ 0x2c
 8001834:	4b52      	ldr	r3, [pc, #328]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001836:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
 800183a:	4b51      	ldr	r3, [pc, #324]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 800183c:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8001840:	4b4f      	ldr	r3, [pc, #316]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001842:	f993 202f 	ldrsb.w	r2, [r3, #47]	@ 0x2f
 8001846:	4b4e      	ldr	r3, [pc, #312]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001848:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800184c:	931e      	str	r3, [sp, #120]	@ 0x78
 800184e:	921d      	str	r2, [sp, #116]	@ 0x74
 8001850:	911c      	str	r1, [sp, #112]	@ 0x70
 8001852:	901b      	str	r0, [sp, #108]	@ 0x6c
 8001854:	941a      	str	r4, [sp, #104]	@ 0x68
 8001856:	4b4a      	ldr	r3, [pc, #296]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001858:	ad14      	add	r5, sp, #80	@ 0x50
 800185a:	f103 0414 	add.w	r4, r3, #20
 800185e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001860:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001862:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001866:	e885 0003 	stmia.w	r5, {r0, r1}
 800186a:	4b45      	ldr	r3, [pc, #276]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 800186c:	ad0f      	add	r5, sp, #60	@ 0x3c
 800186e:	461c      	mov	r4, r3
 8001870:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001872:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001874:	6823      	ldr	r3, [r4, #0]
 8001876:	602b      	str	r3, [r5, #0]
 8001878:	683a      	ldr	r2, [r7, #0]
 800187a:	920e      	str	r2, [sp, #56]	@ 0x38
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	930d      	str	r3, [sp, #52]	@ 0x34
 8001880:	68bd      	ldr	r5, [r7, #8]
 8001882:	950c      	str	r5, [sp, #48]	@ 0x30
 8001884:	68fc      	ldr	r4, [r7, #12]
 8001886:	940b      	str	r4, [sp, #44]	@ 0x2c
 8001888:	960a      	str	r6, [sp, #40]	@ 0x28
 800188a:	4b3d      	ldr	r3, [pc, #244]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 800188c:	ad04      	add	r5, sp, #16
 800188e:	f103 044c 	add.w	r4, r3, #76	@ 0x4c
 8001892:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001894:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001896:	e894 0003 	ldmia.w	r4, {r0, r1}
 800189a:	e885 0003 	stmia.w	r5, {r0, r1}
 800189e:	6938      	ldr	r0, [r7, #16]
 80018a0:	9003      	str	r0, [sp, #12]
 80018a2:	6979      	ldr	r1, [r7, #20]
 80018a4:	9102      	str	r1, [sp, #8]
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	9201      	str	r2, [sp, #4]
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	9300      	str	r3, [sp, #0]
 80018ae:	464b      	mov	r3, r9
 80018b0:	4642      	mov	r2, r8
 80018b2:	4671      	mov	r1, lr
 80018b4:	4660      	mov	r0, ip
 80018b6:	eef0 0a47 	vmov.f32	s1, s14
 80018ba:	eeb0 0a67 	vmov.f32	s0, s15
 80018be:	f7ff fe28 	bl	8001512 <Board1_isequal>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d00e      	beq.n	80018e6 <Global_Local_state_transmitted+0x13e>
                       Board1_DW.receivedGlobalStatePacket.global_state.spc_retro,
                       Board1_DW.receivedGlobalStatePacket.global_state.limit_vel,
                       Board1_DW.receivedGlobalStatePacket.global_state.change_vel,
                       Board1_DW.receivedGlobalStatePacket.global_state.obs_detection))
    {
      Board1_DW.is_Supervisor = Board1_IN_Receive_decision;
 80018c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80018ca:	2206      	movs	r2, #6
 80018cc:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      Board1_Wait_Decision();
 80018d0:	f7ff ff60 	bl	8001794 <Board1_Wait_Decision>
      Board1_resetSTalk();
 80018d4:	f7ff fbd6 	bl	8001084 <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 80018d8:	f7ff fbad 	bl	8001036 <Board1_Get_Timestamp>
 80018dc:	4603      	mov	r3, r0
 80018de:	4a28      	ldr	r2, [pc, #160]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80018e0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
  }
}
 80018e4:	e047      	b.n	8001976 <Global_Local_state_transmitted+0x1ce>
      Board1_exit_internal_Normal();
 80018e6:	f7ff fc5d 	bl	80011a4 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 80018ea:	f7ff fb92 	bl	8001012 <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Single_Board;
 80018ee:	4b24      	ldr	r3, [pc, #144]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80018f0:	2203      	movs	r2, #3
 80018f2:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
      Board1_resetSTalk();
 80018f6:	f7ff fbc5 	bl	8001084 <Board1_resetSTalk>
      Board1_DW.is_Single_Board = Board1_IN_Other_board_failure;
 80018fa:	4b21      	ldr	r3, [pc, #132]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 80018fc:	2201      	movs	r2, #1
 80018fe:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      Board1_stop_motors(false);
 8001902:	2000      	movs	r0, #0
 8001904:	f7ff fbd2 	bl	80010ac <Board1_stop_motors>
}
 8001908:	e035      	b.n	8001976 <Global_Local_state_transmitted+0x1ce>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 800190a:	4b1d      	ldr	r3, [pc, #116]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 800190c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001910:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff fb6e 	bl	8000ff6 <Board1_Check_Timeout_Us>
 800191a:	4603      	mov	r3, r0
 800191c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (b) {
 8001920:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001924:	2b00      	cmp	r3, #0
 8001926:	d026      	beq.n	8001976 <Global_Local_state_transmitted+0x1ce>
      if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 8001928:	4b15      	ldr	r3, [pc, #84]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 800192a:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 800192e:	2b00      	cmp	r3, #0
 8001930:	d110      	bne.n	8001954 <Global_Local_state_transmitted+0x1ac>
        Board1_DW.retransmitted = 1U;
 8001932:	4b13      	ldr	r3, [pc, #76]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001934:	2201      	movs	r2, #1
 8001936:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
 800193a:	4b11      	ldr	r3, [pc, #68]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 800193c:	220c      	movs	r2, #12
 800193e:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_Send_Global_State();
 8001942:	f7ff fdc5 	bl	80014d0 <Board1_Send_Global_State>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8001946:	f7ff fb76 	bl	8001036 <Board1_Get_Timestamp>
 800194a:	4603      	mov	r3, r0
 800194c:	4a0c      	ldr	r2, [pc, #48]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 800194e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
}
 8001952:	e010      	b.n	8001976 <Global_Local_state_transmitted+0x1ce>
        Board1_stop_motors(true);
 8001954:	2001      	movs	r0, #1
 8001956:	f7ff fba9 	bl	80010ac <Board1_stop_motors>
        Board1_exit_internal_Normal();
 800195a:	f7ff fc23 	bl	80011a4 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 800195e:	f7ff fb58 	bl	8001012 <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 8001962:	4b07      	ldr	r3, [pc, #28]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001964:	2201      	movs	r2, #1
 8001966:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
        Board1_setSTalk();
 800196a:	f7ff fb58 	bl	800101e <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 800196e:	4b04      	ldr	r3, [pc, #16]	@ (8001980 <Global_Local_state_transmitted+0x1d8>)
 8001970:	2202      	movs	r2, #2
 8001972:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
}
 8001976:	bf00      	nop
 8001978:	372c      	adds	r7, #44	@ 0x2c
 800197a:	46bd      	mov	sp, r7
 800197c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001980:	2000021c 	.word	0x2000021c

08001984 <Board1_Send_Local_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Local_State(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  UART_Send_Local_State(&Board1_DW.state);
 8001988:	4802      	ldr	r0, [pc, #8]	@ (8001994 <Board1_Send_Local_State+0x10>)
 800198a:	f005 f939 	bl	8006c00 <UART_Send_Local_State>
}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	200002d8 	.word	0x200002d8

08001998 <Board1_Wait_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Global_State(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  UART_Wait_GlobalState(&Board1_DW.receivedGlobalStatePacket);
 800199c:	4802      	ldr	r0, [pc, #8]	@ (80019a8 <Board1_Wait_Global_State+0x10>)
 800199e:	f005 f9e1 	bl	8006d64 <UART_Wait_GlobalState>
}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	2000021c 	.word	0x2000021c

080019ac <Board_Verify_Decision_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board_Verify_Decision_Integrity(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  return CRC_Check_Decision(&Board1_DW.receivedDecisionPacket);
 80019b0:	4802      	ldr	r0, [pc, #8]	@ (80019bc <Board_Verify_Decision_Integrity+0x10>)
 80019b2:	f005 fa83 	bl	8006ebc <CRC_Check_Decision>
 80019b6:	4603      	mov	r3, r0
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	20000288 	.word	0x20000288

080019c0 <Board1_Critical_Voltage>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Critical_Voltage(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  return Board1_DW.global_state.stateB1.battery_voltage <=
 80019c4:	4b08      	ldr	r3, [pc, #32]	@ (80019e8 <Board1_Critical_Voltage+0x28>)
 80019c6:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80019ca:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 80019ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d6:	bf94      	ite	ls
 80019d8:	2301      	movls	r3, #1
 80019da:	2300      	movhi	r3, #0
 80019dc:	b2db      	uxtb	r3, r3
    Board1_CRITICAL_VOLTAGE;
}
 80019de:	4618      	mov	r0, r3
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr
 80019e8:	2000021c 	.word	0x2000021c

080019ec <Board1_Motor_Error>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Motor_Error(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  return Board1_DW.global_state.stateB1.motorError_FA ||
 80019f0:	4b18      	ldr	r3, [pc, #96]	@ (8001a54 <Board1_Motor_Error+0x68>)
 80019f2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
    Board1_DW.global_state.stateB1.motorError_FB ||
    Board1_DW.global_state.stateB1.motorError_BA ||
    Board1_DW.global_state.stateB1.motorError_BB ||
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d122      	bne.n	8001a40 <Board1_Motor_Error+0x54>
    Board1_DW.global_state.stateB1.motorError_FB ||
 80019fa:	4b16      	ldr	r3, [pc, #88]	@ (8001a54 <Board1_Motor_Error+0x68>)
 80019fc:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
  return Board1_DW.global_state.stateB1.motorError_FA ||
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d11d      	bne.n	8001a40 <Board1_Motor_Error+0x54>
    Board1_DW.global_state.stateB1.motorError_BA ||
 8001a04:	4b13      	ldr	r3, [pc, #76]	@ (8001a54 <Board1_Motor_Error+0x68>)
 8001a06:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
    Board1_DW.global_state.stateB1.motorError_FB ||
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d118      	bne.n	8001a40 <Board1_Motor_Error+0x54>
    Board1_DW.global_state.stateB1.motorError_BB ||
 8001a0e:	4b11      	ldr	r3, [pc, #68]	@ (8001a54 <Board1_Motor_Error+0x68>)
 8001a10:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
    Board1_DW.global_state.stateB1.motorError_BA ||
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d113      	bne.n	8001a40 <Board1_Motor_Error+0x54>
    (Board1_DW.global_state.stateB2.button1 &&
 8001a18:	4b0e      	ldr	r3, [pc, #56]	@ (8001a54 <Board1_Motor_Error+0x68>)
 8001a1a:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
    Board1_DW.global_state.stateB1.motorError_BB ||
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d010      	beq.n	8001a44 <Board1_Motor_Error+0x58>
     Board1_DW.global_state.stateB2.button2 &&
 8001a22:	4b0c      	ldr	r3, [pc, #48]	@ (8001a54 <Board1_Motor_Error+0x68>)
 8001a24:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
    (Board1_DW.global_state.stateB2.button1 &&
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d00b      	beq.n	8001a44 <Board1_Motor_Error+0x58>
     Board1_DW.global_state.stateB2.button3 &&
 8001a2c:	4b09      	ldr	r3, [pc, #36]	@ (8001a54 <Board1_Motor_Error+0x68>)
 8001a2e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
     Board1_DW.global_state.stateB2.button2 &&
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d006      	beq.n	8001a44 <Board1_Motor_Error+0x58>
     Board1_DW.global_state.stateB2.button4);
 8001a36:	4b07      	ldr	r3, [pc, #28]	@ (8001a54 <Board1_Motor_Error+0x68>)
 8001a38:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
     Board1_DW.global_state.stateB2.button3 &&
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <Board1_Motor_Error+0x58>
    Board1_DW.global_state.stateB1.motorError_BB ||
 8001a40:	2301      	movs	r3, #1
 8001a42:	e000      	b.n	8001a46 <Board1_Motor_Error+0x5a>
 8001a44:	2300      	movs	r3, #0
 8001a46:	b2db      	uxtb	r3, r3
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	2000021c 	.word	0x2000021c

08001a58 <Board1_Critical_Voltage_Occured>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Critical_Voltage_Occured(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  return Board1_DW.working_status == CRITICAL_VOLTAGE_WORKING;
 8001a5c:	4b06      	ldr	r3, [pc, #24]	@ (8001a78 <Board1_Critical_Voltage_Occured+0x20>)
 8001a5e:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	bf0c      	ite	eq
 8001a66:	2301      	moveq	r3, #1
 8001a68:	2300      	movne	r3, #0
 8001a6a:	b2db      	uxtb	r3, r3
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	2000021c 	.word	0x2000021c

08001a7c <Board1_Motor_Error_Occured>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Motor_Error_Occured(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  return Board1_DW.working_status == MOTOR_ERROR_WORKING;
 8001a80:	4b06      	ldr	r3, [pc, #24]	@ (8001a9c <Board1_Motor_Error_Occured+0x20>)
 8001a82:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	bf0c      	ite	eq
 8001a8a:	2301      	moveq	r3, #1
 8001a8c:	2300      	movne	r3, #0
 8001a8e:	b2db      	uxtb	r3, r3
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	2000021c 	.word	0x2000021c

08001aa0 <Board1_Is_Rover_Stationary>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rover_Stationary(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
  int32_T b_k;
  int16_T b_y;
  boolean_T b_x[4];
  boolean_T exitg1;
  boolean_T y;
  if (Board1_DW.global_state.stateB1.velocity_FA < 0) {
 8001aa6:	4b55      	ldr	r3, [pc, #340]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001aa8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	da10      	bge.n	8001ad2 <Board1_Is_Rover_Stationary+0x32>
    b_k = -Board1_DW.global_state.stateB1.velocity_FA;
 8001ab0:	4b52      	ldr	r3, [pc, #328]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001ab2:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001ab6:	425b      	negs	r3, r3
 8001ab8:	60fb      	str	r3, [r7, #12]
    if (-Board1_DW.global_state.stateB1.velocity_FA > 32767) {
 8001aba:	4b50      	ldr	r3, [pc, #320]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001abc:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001ac0:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001ac4:	d102      	bne.n	8001acc <Board1_Is_Rover_Stationary+0x2c>
      b_k = 32767;
 8001ac6:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001aca:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	817b      	strh	r3, [r7, #10]
 8001ad0:	e003      	b.n	8001ada <Board1_Is_Rover_Stationary+0x3a>
  } else {
    b_y = Board1_DW.global_state.stateB1.velocity_FA;
 8001ad2:	4b4a      	ldr	r3, [pc, #296]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001ad4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001ad8:	817b      	strh	r3, [r7, #10]
  }

  b_x[0] = (b_y <= Board1_STOP_THRESHOLD);
 8001ada:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	bfd4      	ite	le
 8001ae2:	2301      	movle	r3, #1
 8001ae4:	2300      	movgt	r3, #0
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	713b      	strb	r3, [r7, #4]
  if (Board1_DW.global_state.stateB1.velocity_FB < 0) {
 8001aea:	4b44      	ldr	r3, [pc, #272]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001aec:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	da10      	bge.n	8001b16 <Board1_Is_Rover_Stationary+0x76>
    b_k = -Board1_DW.global_state.stateB1.velocity_FB;
 8001af4:	4b41      	ldr	r3, [pc, #260]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001af6:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001afa:	425b      	negs	r3, r3
 8001afc:	60fb      	str	r3, [r7, #12]
    if (-Board1_DW.global_state.stateB1.velocity_FB > 32767) {
 8001afe:	4b3f      	ldr	r3, [pc, #252]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b00:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001b04:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001b08:	d102      	bne.n	8001b10 <Board1_Is_Rover_Stationary+0x70>
      b_k = 32767;
 8001b0a:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001b0e:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	817b      	strh	r3, [r7, #10]
 8001b14:	e003      	b.n	8001b1e <Board1_Is_Rover_Stationary+0x7e>
  } else {
    b_y = Board1_DW.global_state.stateB1.velocity_FB;
 8001b16:	4b39      	ldr	r3, [pc, #228]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b18:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001b1c:	817b      	strh	r3, [r7, #10]
  }

  b_x[1] = (b_y <= Board1_STOP_THRESHOLD);
 8001b1e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	bfd4      	ite	le
 8001b26:	2301      	movle	r3, #1
 8001b28:	2300      	movgt	r3, #0
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	717b      	strb	r3, [r7, #5]
  if (Board1_DW.global_state.stateB1.velocity_BA < 0) {
 8001b2e:	4b33      	ldr	r3, [pc, #204]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b30:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	da10      	bge.n	8001b5a <Board1_Is_Rover_Stationary+0xba>
    b_k = -Board1_DW.global_state.stateB1.velocity_BA;
 8001b38:	4b30      	ldr	r3, [pc, #192]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b3a:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001b3e:	425b      	negs	r3, r3
 8001b40:	60fb      	str	r3, [r7, #12]
    if (-Board1_DW.global_state.stateB1.velocity_BA > 32767) {
 8001b42:	4b2e      	ldr	r3, [pc, #184]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b44:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001b48:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001b4c:	d102      	bne.n	8001b54 <Board1_Is_Rover_Stationary+0xb4>
      b_k = 32767;
 8001b4e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001b52:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	817b      	strh	r3, [r7, #10]
 8001b58:	e003      	b.n	8001b62 <Board1_Is_Rover_Stationary+0xc2>
  } else {
    b_y = Board1_DW.global_state.stateB1.velocity_BA;
 8001b5a:	4b28      	ldr	r3, [pc, #160]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001b60:	817b      	strh	r3, [r7, #10]
  }

  b_x[2] = (b_y <= Board1_STOP_THRESHOLD);
 8001b62:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	bfd4      	ite	le
 8001b6a:	2301      	movle	r3, #1
 8001b6c:	2300      	movgt	r3, #0
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	71bb      	strb	r3, [r7, #6]
  if (Board1_DW.global_state.stateB1.velocity_BB < 0) {
 8001b72:	4b22      	ldr	r3, [pc, #136]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b74:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	da10      	bge.n	8001b9e <Board1_Is_Rover_Stationary+0xfe>
    b_k = -Board1_DW.global_state.stateB1.velocity_BB;
 8001b7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b7e:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001b82:	425b      	negs	r3, r3
 8001b84:	60fb      	str	r3, [r7, #12]
    if (-Board1_DW.global_state.stateB1.velocity_BB > 32767) {
 8001b86:	4b1d      	ldr	r3, [pc, #116]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001b88:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001b8c:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001b90:	d102      	bne.n	8001b98 <Board1_Is_Rover_Stationary+0xf8>
      b_k = 32767;
 8001b92:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001b96:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	817b      	strh	r3, [r7, #10]
 8001b9c:	e003      	b.n	8001ba6 <Board1_Is_Rover_Stationary+0x106>
  } else {
    b_y = Board1_DW.global_state.stateB1.velocity_BB;
 8001b9e:	4b17      	ldr	r3, [pc, #92]	@ (8001bfc <Board1_Is_Rover_Stationary+0x15c>)
 8001ba0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001ba4:	817b      	strh	r3, [r7, #10]
  }

  b_x[3] = (b_y <= Board1_STOP_THRESHOLD);
 8001ba6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	bfd4      	ite	le
 8001bae:	2301      	movle	r3, #1
 8001bb0:	2300      	movgt	r3, #0
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	71fb      	strb	r3, [r7, #7]
  y = true;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	723b      	strb	r3, [r7, #8]
  b_k = 0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	727b      	strb	r3, [r7, #9]
  while ((!exitg1) && (b_k < 4)) {
 8001bc2:	e00d      	b.n	8001be0 <Board1_Is_Rover_Stationary+0x140>
    if (!b_x[b_k]) {
 8001bc4:	1d3a      	adds	r2, r7, #4
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	4413      	add	r3, r2
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d104      	bne.n	8001bda <Board1_Is_Rover_Stationary+0x13a>
      y = false;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	723b      	strb	r3, [r7, #8]
      exitg1 = true;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	727b      	strb	r3, [r7, #9]
 8001bd8:	e002      	b.n	8001be0 <Board1_Is_Rover_Stationary+0x140>
    } else {
      b_k++;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	3301      	adds	r3, #1
 8001bde:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (b_k < 4)) {
 8001be0:	7a7b      	ldrb	r3, [r7, #9]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d102      	bne.n	8001bec <Board1_Is_Rover_Stationary+0x14c>
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2b03      	cmp	r3, #3
 8001bea:	ddeb      	ble.n	8001bc4 <Board1_Is_Rover_Stationary+0x124>
    }
  }

  return y;
 8001bec:	7a3b      	ldrb	r3, [r7, #8]
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3714      	adds	r7, #20
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	2000021c 	.word	0x2000021c

08001c00 <Board1_Pid_Reset>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Pid_Reset(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  PID_Reset();
 8001c04:	f005 f9c8 	bl	8006f98 <PID_Reset>
}
 8001c08:	bf00      	nop
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <Board1_Detect_Limit_Activation>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Detect_Limit_Activation(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8001c12:	4b1a      	ldr	r3, [pc, #104]	@ (8001c7c <Board1_Detect_Limit_Activation+0x70>)
 8001c14:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001c18:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d002      	beq.n	8001c26 <Board1_Detect_Limit_Activation+0x1a>
    y = false;
 8001c20:	2300      	movs	r3, #0
 8001c22:	71fb      	strb	r3, [r7, #7]
 8001c24:	e023      	b.n	8001c6e <Board1_Detect_Limit_Activation+0x62>
  } else {
    y = (Board1_DW.global_state.limit_vel && (!Board1_DW.prev_limit_state));
 8001c26:	4b15      	ldr	r3, [pc, #84]	@ (8001c7c <Board1_Detect_Limit_Activation+0x70>)
 8001c28:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d006      	beq.n	8001c3e <Board1_Detect_Limit_Activation+0x32>
 8001c30:	4b12      	ldr	r3, [pc, #72]	@ (8001c7c <Board1_Detect_Limit_Activation+0x70>)
 8001c32:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d101      	bne.n	8001c3e <Board1_Detect_Limit_Activation+0x32>
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e000      	b.n	8001c40 <Board1_Detect_Limit_Activation+0x34>
 8001c3e:	2300      	movs	r3, #0
 8001c40:	71fb      	strb	r3, [r7, #7]
    if (y && (Board1_DW.max_velocity > Board1_LIMITED_RPM)) {
 8001c42:	79fb      	ldrb	r3, [r7, #7]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d008      	beq.n	8001c5a <Board1_Detect_Limit_Activation+0x4e>
 8001c48:	4b0c      	ldr	r3, [pc, #48]	@ (8001c7c <Board1_Detect_Limit_Activation+0x70>)
 8001c4a:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 8001c4e:	2b50      	cmp	r3, #80	@ 0x50
 8001c50:	d903      	bls.n	8001c5a <Board1_Detect_Limit_Activation+0x4e>
      Board1_DW.max_velocity = Board1_LIMITED_RPM;
 8001c52:	4b0a      	ldr	r3, [pc, #40]	@ (8001c7c <Board1_Detect_Limit_Activation+0x70>)
 8001c54:	2250      	movs	r2, #80	@ 0x50
 8001c56:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
    }

    Board1_DW.prev_limit_state = Board1_DW.global_state.limit_vel;
 8001c5a:	4b08      	ldr	r3, [pc, #32]	@ (8001c7c <Board1_Detect_Limit_Activation+0x70>)
 8001c5c:	f893 2066 	ldrb.w	r2, [r3, #102]	@ 0x66
 8001c60:	4b06      	ldr	r3, [pc, #24]	@ (8001c7c <Board1_Detect_Limit_Activation+0x70>)
 8001c62:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
    Board1_DW.change_velocity = 0;
 8001c66:	4b05      	ldr	r3, [pc, #20]	@ (8001c7c <Board1_Detect_Limit_Activation+0x70>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
  }

  return y;
 8001c6e:	79fb      	ldrb	r3, [r7, #7]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr
 8001c7c:	2000021c 	.word	0x2000021c

08001c80 <Board1_Decrease_Max_Vel>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Decrease_Max_Vel(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
  uint32_T qY;
  qY = (uint32_T)Board1_DW.max_velocity -
 8001c86:	4b15      	ldr	r3, [pc, #84]	@ (8001cdc <Board1_Decrease_Max_Vel+0x5c>)
 8001c88:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 8001c8c:	3b0a      	subs	r3, #10
 8001c8e:	607b      	str	r3, [r7, #4]
    /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
    /*MW:OvSatOk*/ Board1_VEL_CHANGE;
  if (qY > Board1_DW.max_velocity) {
 8001c90:	4b12      	ldr	r3, [pc, #72]	@ (8001cdc <Board1_Decrease_Max_Vel+0x5c>)
 8001c92:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 8001c96:	461a      	mov	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d901      	bls.n	8001ca2 <Board1_Decrease_Max_Vel+0x22>
    qY = 0U;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	607b      	str	r3, [r7, #4]
  }

  if ((int32_T)qY < Board1_DW.MIN_RPM) {
 8001ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cdc <Board1_Decrease_Max_Vel+0x5c>)
 8001ca4:	f893 30f7 	ldrb.w	r3, [r3, #247]	@ 0xf7
 8001ca8:	461a      	mov	r2, r3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	dd06      	ble.n	8001cbe <Board1_Decrease_Max_Vel+0x3e>
    Board1_DW.max_velocity = Board1_DW.MIN_RPM;
 8001cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8001cdc <Board1_Decrease_Max_Vel+0x5c>)
 8001cb2:	f893 20f7 	ldrb.w	r2, [r3, #247]	@ 0xf7
 8001cb6:	4b09      	ldr	r3, [pc, #36]	@ (8001cdc <Board1_Decrease_Max_Vel+0x5c>)
 8001cb8:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
 8001cbc:	e004      	b.n	8001cc8 <Board1_Decrease_Max_Vel+0x48>
  } else {
    Board1_DW.max_velocity = (uint8_T)qY;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	b2da      	uxtb	r2, r3
 8001cc2:	4b06      	ldr	r3, [pc, #24]	@ (8001cdc <Board1_Decrease_Max_Vel+0x5c>)
 8001cc4:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
  }

  Board1_DW.change_velocity = 0;
 8001cc8:	4b04      	ldr	r3, [pc, #16]	@ (8001cdc <Board1_Decrease_Max_Vel+0x5c>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr
 8001cdc:	2000021c 	.word	0x2000021c

08001ce0 <Board1_Increase_Max_Vel>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Increase_Max_Vel(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
  uint32_T tmp;
  uint8_T current_limit;
  if (Board1_DW.global_state.limit_vel) {
 8001ce6:	4b16      	ldr	r3, [pc, #88]	@ (8001d40 <Board1_Increase_Max_Vel+0x60>)
 8001ce8:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d002      	beq.n	8001cf6 <Board1_Increase_Max_Vel+0x16>
    current_limit = Board1_LIMITED_RPM;
 8001cf0:	2350      	movs	r3, #80	@ 0x50
 8001cf2:	70fb      	strb	r3, [r7, #3]
 8001cf4:	e001      	b.n	8001cfa <Board1_Increase_Max_Vel+0x1a>
  } else {
    current_limit = Board1_MAX_RPM;
 8001cf6:	2396      	movs	r3, #150	@ 0x96
 8001cf8:	70fb      	strb	r3, [r7, #3]
  }

  tmp = (uint32_T)Board1_DW.max_velocity + Board1_VEL_CHANGE;
 8001cfa:	4b11      	ldr	r3, [pc, #68]	@ (8001d40 <Board1_Increase_Max_Vel+0x60>)
 8001cfc:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 8001d00:	330a      	adds	r3, #10
 8001d02:	607b      	str	r3, [r7, #4]
  if (tmp > 255U) {
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2bff      	cmp	r3, #255	@ 0xff
 8001d08:	d901      	bls.n	8001d0e <Board1_Increase_Max_Vel+0x2e>
    tmp = 255U;
 8001d0a:	23ff      	movs	r3, #255	@ 0xff
 8001d0c:	607b      	str	r3, [r7, #4]
  }

  if ((int32_T)tmp > current_limit) {
 8001d0e:	78fa      	ldrb	r2, [r7, #3]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	da04      	bge.n	8001d20 <Board1_Increase_Max_Vel+0x40>
    Board1_DW.max_velocity = current_limit;
 8001d16:	4a0a      	ldr	r2, [pc, #40]	@ (8001d40 <Board1_Increase_Max_Vel+0x60>)
 8001d18:	78fb      	ldrb	r3, [r7, #3]
 8001d1a:	f882 30f8 	strb.w	r3, [r2, #248]	@ 0xf8
 8001d1e:	e004      	b.n	8001d2a <Board1_Increase_Max_Vel+0x4a>
  } else {
    Board1_DW.max_velocity = (uint8_T)tmp;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	b2da      	uxtb	r2, r3
 8001d24:	4b06      	ldr	r3, [pc, #24]	@ (8001d40 <Board1_Increase_Max_Vel+0x60>)
 8001d26:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
  }

  Board1_DW.change_velocity = 0;
 8001d2a:	4b05      	ldr	r3, [pc, #20]	@ (8001d40 <Board1_Increase_Max_Vel+0x60>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
}
 8001d32:	bf00      	nop
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	2000021c 	.word	0x2000021c

08001d44 <Board1_Emergency_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Emergency_B_Pressed(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001d48:	4b0c      	ldr	r3, [pc, #48]	@ (8001d7c <Board1_Emergency_B_Pressed+0x38>)
 8001d4a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
    Board1_DW.global_state.stateB2.button4 &&
 8001d4e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d10b      	bne.n	8001d6e <Board1_Emergency_B_Pressed+0x2a>
 8001d56:	4b09      	ldr	r3, [pc, #36]	@ (8001d7c <Board1_Emergency_B_Pressed+0x38>)
 8001d58:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d006      	beq.n	8001d6e <Board1_Emergency_B_Pressed+0x2a>
    (Board1_DW.global_state.stateB2.controller_battery >
 8001d60:	4b06      	ldr	r3, [pc, #24]	@ (8001d7c <Board1_Emergency_B_Pressed+0x38>)
 8001d62:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
    Board1_DW.global_state.stateB2.button4 &&
 8001d66:	2b05      	cmp	r3, #5
 8001d68:	d901      	bls.n	8001d6e <Board1_Emergency_B_Pressed+0x2a>
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e000      	b.n	8001d70 <Board1_Emergency_B_Pressed+0x2c>
 8001d6e:	2300      	movs	r3, #0
 8001d70:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr
 8001d7c:	2000021c 	.word	0x2000021c

08001d80 <Board1_Turn_Left>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Left(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = -20.0F;
 8001d84:	4b0a      	ldr	r3, [pc, #40]	@ (8001db0 <Board1_Turn_Left+0x30>)
 8001d86:	4a0b      	ldr	r2, [pc, #44]	@ (8001db4 <Board1_Turn_Left+0x34>)
 8001d88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = Board1_TURN_RPM;
 8001d8c:	4b08      	ldr	r3, [pc, #32]	@ (8001db0 <Board1_Turn_Left+0x30>)
 8001d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8001db8 <Board1_Turn_Left+0x38>)
 8001d90:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = -20.0F;
 8001d94:	4b06      	ldr	r3, [pc, #24]	@ (8001db0 <Board1_Turn_Left+0x30>)
 8001d96:	4a07      	ldr	r2, [pc, #28]	@ (8001db4 <Board1_Turn_Left+0x34>)
 8001d98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = Board1_TURN_RPM;
 8001d9c:	4b04      	ldr	r3, [pc, #16]	@ (8001db0 <Board1_Turn_Left+0x30>)
 8001d9e:	4a06      	ldr	r2, [pc, #24]	@ (8001db8 <Board1_Turn_Left+0x38>)
 8001da0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001da4:	bf00      	nop
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	2000021c 	.word	0x2000021c
 8001db4:	c1a00000 	.word	0xc1a00000
 8001db8:	41a00000 	.word	0x41a00000

08001dbc <Board1_Turn_Right>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Right(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = Board1_TURN_RPM;
 8001dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001dec <Board1_Turn_Right+0x30>)
 8001dc2:	4a0b      	ldr	r2, [pc, #44]	@ (8001df0 <Board1_Turn_Right+0x34>)
 8001dc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = -20.0F;
 8001dc8:	4b08      	ldr	r3, [pc, #32]	@ (8001dec <Board1_Turn_Right+0x30>)
 8001dca:	4a0a      	ldr	r2, [pc, #40]	@ (8001df4 <Board1_Turn_Right+0x38>)
 8001dcc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = Board1_TURN_RPM;
 8001dd0:	4b06      	ldr	r3, [pc, #24]	@ (8001dec <Board1_Turn_Right+0x30>)
 8001dd2:	4a07      	ldr	r2, [pc, #28]	@ (8001df0 <Board1_Turn_Right+0x34>)
 8001dd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = -20.0F;
 8001dd8:	4b04      	ldr	r3, [pc, #16]	@ (8001dec <Board1_Turn_Right+0x30>)
 8001dda:	4a06      	ldr	r2, [pc, #24]	@ (8001df4 <Board1_Turn_Right+0x38>)
 8001ddc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001de0:	bf00      	nop
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	2000021c 	.word	0x2000021c
 8001df0:	41a00000 	.word	0x41a00000
 8001df4:	c1a00000 	.word	0xc1a00000

08001df8 <Board1_Update_Angle>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Angle(real32_T yaw)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	ed87 0a01 	vstr	s0, [r7, #4]
  Board1_DW.angle += (yaw + Board1_DW.prevYaw) * 0.5F * Board1_PERIOD;
 8001e02:	4b10      	ldr	r3, [pc, #64]	@ (8001e44 <Board1_Update_Angle+0x4c>)
 8001e04:	ed93 7a34 	vldr	s14, [r3, #208]	@ 0xd0
 8001e08:	4b0e      	ldr	r3, [pc, #56]	@ (8001e44 <Board1_Update_Angle+0x4c>)
 8001e0a:	edd3 6a35 	vldr	s13, [r3, #212]	@ 0xd4
 8001e0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e16:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001e1a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e1e:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001e48 <Board1_Update_Angle+0x50>
 8001e22:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e2a:	4b06      	ldr	r3, [pc, #24]	@ (8001e44 <Board1_Update_Angle+0x4c>)
 8001e2c:	edc3 7a34 	vstr	s15, [r3, #208]	@ 0xd0
  Board1_DW.prevYaw = yaw;
 8001e30:	4a04      	ldr	r2, [pc, #16]	@ (8001e44 <Board1_Update_Angle+0x4c>)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr
 8001e44:	2000021c 	.word	0x2000021c
 8001e48:	3d75c28f 	.word	0x3d75c28f

08001e4c <Board1_Stop_Motors>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Stop_Motors(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = 0.0F;
 8001e50:	4b0c      	ldr	r3, [pc, #48]	@ (8001e84 <Board1_Stop_Motors+0x38>)
 8001e52:	f04f 0200 	mov.w	r2, #0
 8001e56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = 0.0F;
 8001e5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e84 <Board1_Stop_Motors+0x38>)
 8001e5c:	f04f 0200 	mov.w	r2, #0
 8001e60:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = 0.0F;
 8001e64:	4b07      	ldr	r3, [pc, #28]	@ (8001e84 <Board1_Stop_Motors+0x38>)
 8001e66:	f04f 0200 	mov.w	r2, #0
 8001e6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = 0.0F;
 8001e6e:	4b05      	ldr	r3, [pc, #20]	@ (8001e84 <Board1_Stop_Motors+0x38>)
 8001e70:	f04f 0200 	mov.w	r2, #0
 8001e74:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	2000021c 	.word	0x2000021c

08001e88 <Board1_Emergency_sonar_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Emergency_sonar_routine(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 8001e8e:	f7ff ff59 	bl	8001d44 <Board1_Emergency_B_Pressed>
 8001e92:	4603      	mov	r3, r0
 8001e94:	70fb      	strb	r3, [r7, #3]
  if (b) {
 8001e96:	78fb      	ldrb	r3, [r7, #3]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d012      	beq.n	8001ec2 <Board1_Emergency_sonar_routine+0x3a>
    Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001e9c:	4ba4      	ldr	r3, [pc, #656]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board1_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8001ea4:	4ba2      	ldr	r3, [pc, #648]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001ea6:	2202      	movs	r2, #2
 8001ea8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8001eac:	4ba0      	ldr	r3, [pc, #640]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001eae:	2201      	movs	r2, #1
 8001eb0:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
    Board1_Stop_Motors();
 8001eb4:	f7ff ffca 	bl	8001e4c <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8001eb8:	4b9d      	ldr	r3, [pc, #628]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001eba:	2202      	movs	r2, #2
 8001ebc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
      }
      break;
    }
  }
}
 8001ec0:	e1d1      	b.n	8002266 <Board1_Emergency_sonar_routine+0x3de>
    switch (Board1_DW.is_Emergency_sonar_routine) {
 8001ec2:	4b9b      	ldr	r3, [pc, #620]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001ec4:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8001ec8:	3b01      	subs	r3, #1
 8001eca:	2b06      	cmp	r3, #6
 8001ecc:	f200 81cb 	bhi.w	8002266 <Board1_Emergency_sonar_routine+0x3de>
 8001ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8001ed8 <Board1_Emergency_sonar_routine+0x50>)
 8001ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ed6:	bf00      	nop
 8001ed8:	08001ef5 	.word	0x08001ef5
 8001edc:	08001fef 	.word	0x08001fef
 8001ee0:	08002001 	.word	0x08002001
 8001ee4:	08002013 	.word	0x08002013
 8001ee8:	080020bf 	.word	0x080020bf
 8001eec:	08002139 	.word	0x08002139
 8001ef0:	080021e5 	.word	0x080021e5
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001ef4:	4b8e      	ldr	r3, [pc, #568]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001ef6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001efa:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d104      	bne.n	8001f0c <Board1_Emergency_sonar_routine+0x84>
        b = Board1_Is_Rover_Stationary();
 8001f02:	f7ff fdcd 	bl	8001aa0 <Board1_Is_Rover_Stationary>
 8001f06:	4603      	mov	r3, r0
 8001f08:	70fb      	strb	r3, [r7, #3]
 8001f0a:	e001      	b.n	8001f10 <Board1_Emergency_sonar_routine+0x88>
        b = false;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	70fb      	strb	r3, [r7, #3]
      if (b) {
 8001f10:	78fb      	ldrb	r3, [r7, #3]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	f000 819e 	beq.w	8002254 <Board1_Emergency_sonar_routine+0x3cc>
        if (Board1_DW.global_state.stateB2.sonar3 > Board1_DW.distance_threshold)
 8001f18:	4b85      	ldr	r3, [pc, #532]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f1a:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8001f1e:	4b84      	ldr	r3, [pc, #528]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f20:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d928      	bls.n	8001f7a <Board1_Emergency_sonar_routine+0xf2>
          Board1_DW.turn_counter = 0U;
 8001f28:	4b81      	ldr	r3, [pc, #516]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          if (!Board1_DW.global_state.stateB2.gyroError) {
 8001f30:	4b7f      	ldr	r3, [pc, #508]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f32:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d114      	bne.n	8001f64 <Board1_Emergency_sonar_routine+0xdc>
            Board1_DW.angle = 0.0F;
 8001f3a:	4b7d      	ldr	r3, [pc, #500]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f3c:	f04f 0200 	mov.w	r2, #0
 8001f40:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            Board1_DW.prevYaw = 0.0F;
 8001f44:	4b7a      	ldr	r3, [pc, #488]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f46:	f04f 0200 	mov.w	r2, #0
 8001f4a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right_gyro;
 8001f4e:	4b78      	ldr	r3, [pc, #480]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f50:	2206      	movs	r2, #6
 8001f52:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
            Board1_Turn_Right();
 8001f56:	f7ff ff31 	bl	8001dbc <Board1_Turn_Right>
            Board1_DW.decision.brk_mode = NONE;
 8001f5a:	4b75      	ldr	r3, [pc, #468]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001f62:	e177      	b.n	8002254 <Board1_Emergency_sonar_routine+0x3cc>
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right_no_gyro;
 8001f64:	4b72      	ldr	r3, [pc, #456]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f66:	2207      	movs	r2, #7
 8001f68:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
            Board1_Turn_Right();
 8001f6c:	f7ff ff26 	bl	8001dbc <Board1_Turn_Right>
            Board1_DW.decision.brk_mode = NONE;
 8001f70:	4b6f      	ldr	r3, [pc, #444]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001f78:	e16c      	b.n	8002254 <Board1_Emergency_sonar_routine+0x3cc>
        } else if (Board1_DW.global_state.stateB2.sonar1 >
 8001f7a:	4b6d      	ldr	r3, [pc, #436]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f7c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
                   Board1_DW.distance_threshold) {
 8001f80:	4b6b      	ldr	r3, [pc, #428]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f82:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
        } else if (Board1_DW.global_state.stateB2.sonar1 >
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d928      	bls.n	8001fdc <Board1_Emergency_sonar_routine+0x154>
          Board1_DW.turn_counter = 0U;
 8001f8a:	4b69      	ldr	r3, [pc, #420]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          if (!Board1_DW.global_state.stateB2.gyroError) {
 8001f92:	4b67      	ldr	r3, [pc, #412]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f94:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d114      	bne.n	8001fc6 <Board1_Emergency_sonar_routine+0x13e>
            Board1_DW.angle = 0.0F;
 8001f9c:	4b64      	ldr	r3, [pc, #400]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001f9e:	f04f 0200 	mov.w	r2, #0
 8001fa2:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            Board1_DW.prevYaw = 0.0F;
 8001fa6:	4b62      	ldr	r3, [pc, #392]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001fa8:	f04f 0200 	mov.w	r2, #0
 8001fac:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left;
 8001fb0:	4b5f      	ldr	r3, [pc, #380]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001fb2:	2204      	movs	r2, #4
 8001fb4:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
            Board1_Turn_Left();
 8001fb8:	f7ff fee2 	bl	8001d80 <Board1_Turn_Left>
            Board1_DW.decision.brk_mode = NONE;
 8001fbc:	4b5c      	ldr	r3, [pc, #368]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001fc4:	e146      	b.n	8002254 <Board1_Emergency_sonar_routine+0x3cc>
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left_no_gyro;
 8001fc6:	4b5a      	ldr	r3, [pc, #360]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001fc8:	2205      	movs	r2, #5
 8001fca:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
            Board1_Turn_Left();
 8001fce:	f7ff fed7 	bl	8001d80 <Board1_Turn_Left>
            Board1_DW.decision.brk_mode = NONE;
 8001fd2:	4b57      	ldr	r3, [pc, #348]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001fda:	e13b      	b.n	8002254 <Board1_Emergency_sonar_routine+0x3cc>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001fdc:	4b54      	ldr	r3, [pc, #336]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8001fe4:	4b52      	ldr	r3, [pc, #328]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001fe6:	2208      	movs	r2, #8
 8001fe8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      break;
 8001fec:	e132      	b.n	8002254 <Board1_Emergency_sonar_routine+0x3cc>
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001fee:	4b50      	ldr	r3, [pc, #320]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8001ff6:	4b4e      	ldr	r3, [pc, #312]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8001ff8:	2208      	movs	r2, #8
 8001ffa:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      break;
 8001ffe:	e132      	b.n	8002266 <Board1_Emergency_sonar_routine+0x3de>
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002000:	4b4b      	ldr	r3, [pc, #300]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002002:	2200      	movs	r2, #0
 8002004:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8002008:	4b49      	ldr	r3, [pc, #292]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 800200a:	2208      	movs	r2, #8
 800200c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      break;
 8002010:	e129      	b.n	8002266 <Board1_Emergency_sonar_routine+0x3de>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002012:	4b47      	ldr	r3, [pc, #284]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002014:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002018:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800201c:	4293      	cmp	r3, r2
 800201e:	f040 811b 	bne.w	8002258 <Board1_Emergency_sonar_routine+0x3d0>
        Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8002022:	4b43      	ldr	r3, [pc, #268]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002024:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8002028:	eeb0 0a67 	vmov.f32	s0, s15
 800202c:	f7ff fee4 	bl	8001df8 <Board1_Update_Angle>
        tmp = Board1_DW.turn_counter + 1U;
 8002030:	4b3f      	ldr	r3, [pc, #252]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002032:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8002036:	3301      	adds	r3, #1
 8002038:	607b      	str	r3, [r7, #4]
        if (Board1_DW.turn_counter + 1U > 255U) {
 800203a:	4b3d      	ldr	r3, [pc, #244]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 800203c:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8002040:	3301      	adds	r3, #1
 8002042:	2bff      	cmp	r3, #255	@ 0xff
 8002044:	d901      	bls.n	800204a <Board1_Emergency_sonar_routine+0x1c2>
          tmp = 255U;
 8002046:	23ff      	movs	r3, #255	@ 0xff
 8002048:	607b      	str	r3, [r7, #4]
        Board1_DW.turn_counter = (uint8_T)tmp;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	b2da      	uxtb	r2, r3
 800204e:	4b38      	ldr	r3, [pc, #224]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002050:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        if ((fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) ||
 8002054:	4b36      	ldr	r3, [pc, #216]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002056:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 800205a:	eef0 7ae7 	vabs.f32	s15, s15
 800205e:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8002134 <Board1_Emergency_sonar_routine+0x2ac>
 8002062:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800206a:	da04      	bge.n	8002076 <Board1_Emergency_sonar_routine+0x1ee>
            (Board1_DW.turn_counter >= Board1_TURN_LIMIT_COUNT)) {
 800206c:	4b30      	ldr	r3, [pc, #192]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 800206e:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
        if ((fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) ||
 8002072:	2b1d      	cmp	r3, #29
 8002074:	d918      	bls.n	80020a8 <Board1_Emergency_sonar_routine+0x220>
          Board1_DW.angle = 0.0F;
 8002076:	4b2e      	ldr	r3, [pc, #184]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002078:	f04f 0200 	mov.w	r2, #0
 800207c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
          Board1_DW.prevYaw = 0.0F;
 8002080:	4b2b      	ldr	r3, [pc, #172]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002082:	f04f 0200 	mov.w	r2, #0
 8002086:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.turn_counter = 0U;
 800208a:	4b29      	ldr	r3, [pc, #164]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 800208c:	2200      	movs	r2, #0
 800208e:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_left_rotation;
 8002092:	4b27      	ldr	r3, [pc, #156]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002094:	2202      	movs	r2, #2
 8002096:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_Stop_Motors();
 800209a:	f7ff fed7 	bl	8001e4c <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NONE;
 800209e:	4b24      	ldr	r3, [pc, #144]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 80020a6:	e0d7      	b.n	8002258 <Board1_Emergency_sonar_routine+0x3d0>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left;
 80020a8:	4b21      	ldr	r3, [pc, #132]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020aa:	2204      	movs	r2, #4
 80020ac:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_Turn_Left();
 80020b0:	f7ff fe66 	bl	8001d80 <Board1_Turn_Left>
          Board1_DW.decision.brk_mode = NONE;
 80020b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 80020bc:	e0cc      	b.n	8002258 <Board1_Emergency_sonar_routine+0x3d0>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80020be:	4b1c      	ldr	r3, [pc, #112]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80020c4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80020c8:	4293      	cmp	r3, r2
 80020ca:	f040 80c7 	bne.w	800225c <Board1_Emergency_sonar_routine+0x3d4>
        tmp = Board1_DW.turn_counter + 1U;
 80020ce:	4b18      	ldr	r3, [pc, #96]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020d0:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80020d4:	3301      	adds	r3, #1
 80020d6:	607b      	str	r3, [r7, #4]
        if (Board1_DW.turn_counter + 1U > 255U) {
 80020d8:	4b15      	ldr	r3, [pc, #84]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020da:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80020de:	3301      	adds	r3, #1
 80020e0:	2bff      	cmp	r3, #255	@ 0xff
 80020e2:	d901      	bls.n	80020e8 <Board1_Emergency_sonar_routine+0x260>
          tmp = 255U;
 80020e4:	23ff      	movs	r3, #255	@ 0xff
 80020e6:	607b      	str	r3, [r7, #4]
        Board1_DW.turn_counter = (uint8_T)tmp;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	b2da      	uxtb	r2, r3
 80020ec:	4b10      	ldr	r3, [pc, #64]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020ee:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        if (Board1_DW.turn_counter >= Board1_TURN_COUNT) {
 80020f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020f4:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80020f8:	2b13      	cmp	r3, #19
 80020fa:	d90e      	bls.n	800211a <Board1_Emergency_sonar_routine+0x292>
          Board1_DW.turn_counter = 0U;
 80020fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 80020fe:	2200      	movs	r2, #0
 8002100:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_left_rotation;
 8002104:	4b0a      	ldr	r3, [pc, #40]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002106:	2202      	movs	r2, #2
 8002108:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_Stop_Motors();
 800210c:	f7ff fe9e 	bl	8001e4c <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NONE;
 8002110:	4b07      	ldr	r3, [pc, #28]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002112:	2200      	movs	r2, #0
 8002114:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8002118:	e0a0      	b.n	800225c <Board1_Emergency_sonar_routine+0x3d4>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left_no_gyro;
 800211a:	4b05      	ldr	r3, [pc, #20]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 800211c:	2205      	movs	r2, #5
 800211e:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_Turn_Left();
 8002122:	f7ff fe2d 	bl	8001d80 <Board1_Turn_Left>
          Board1_DW.decision.brk_mode = NONE;
 8002126:	4b02      	ldr	r3, [pc, #8]	@ (8002130 <Board1_Emergency_sonar_routine+0x2a8>)
 8002128:	2200      	movs	r2, #0
 800212a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 800212e:	e095      	b.n	800225c <Board1_Emergency_sonar_routine+0x3d4>
 8002130:	2000021c 	.word	0x2000021c
 8002134:	42340000 	.word	0x42340000
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002138:	4b4d      	ldr	r3, [pc, #308]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 800213a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800213e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002142:	4293      	cmp	r3, r2
 8002144:	f040 808c 	bne.w	8002260 <Board1_Emergency_sonar_routine+0x3d8>
        Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8002148:	4b49      	ldr	r3, [pc, #292]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 800214a:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800214e:	eeb0 0a67 	vmov.f32	s0, s15
 8002152:	f7ff fe51 	bl	8001df8 <Board1_Update_Angle>
        tmp = Board1_DW.turn_counter + 1U;
 8002156:	4b46      	ldr	r3, [pc, #280]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002158:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800215c:	3301      	adds	r3, #1
 800215e:	607b      	str	r3, [r7, #4]
        if (Board1_DW.turn_counter + 1U > 255U) {
 8002160:	4b43      	ldr	r3, [pc, #268]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002162:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8002166:	3301      	adds	r3, #1
 8002168:	2bff      	cmp	r3, #255	@ 0xff
 800216a:	d901      	bls.n	8002170 <Board1_Emergency_sonar_routine+0x2e8>
          tmp = 255U;
 800216c:	23ff      	movs	r3, #255	@ 0xff
 800216e:	607b      	str	r3, [r7, #4]
        Board1_DW.turn_counter = (uint8_T)tmp;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	b2da      	uxtb	r2, r3
 8002174:	4b3e      	ldr	r3, [pc, #248]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002176:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        if ((fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) ||
 800217a:	4b3d      	ldr	r3, [pc, #244]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 800217c:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8002180:	eef0 7ae7 	vabs.f32	s15, s15
 8002184:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8002274 <Board1_Emergency_sonar_routine+0x3ec>
 8002188:	eef4 7ac7 	vcmpe.f32	s15, s14
 800218c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002190:	da04      	bge.n	800219c <Board1_Emergency_sonar_routine+0x314>
            (Board1_DW.turn_counter >= Board1_TURN_LIMIT_COUNT)) {
 8002192:	4b37      	ldr	r3, [pc, #220]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002194:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
        if ((fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) ||
 8002198:	2b1d      	cmp	r3, #29
 800219a:	d918      	bls.n	80021ce <Board1_Emergency_sonar_routine+0x346>
          Board1_DW.angle = 0.0F;
 800219c:	4b34      	ldr	r3, [pc, #208]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 800219e:	f04f 0200 	mov.w	r2, #0
 80021a2:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
          Board1_DW.prevYaw = 0.0F;
 80021a6:	4b32      	ldr	r3, [pc, #200]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021a8:	f04f 0200 	mov.w	r2, #0
 80021ac:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.turn_counter = 0U;
 80021b0:	4b2f      	ldr	r3, [pc, #188]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_right_rotation;
 80021b8:	4b2d      	ldr	r3, [pc, #180]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021ba:	2203      	movs	r2, #3
 80021bc:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_Stop_Motors();
 80021c0:	f7ff fe44 	bl	8001e4c <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NONE;
 80021c4:	4b2a      	ldr	r3, [pc, #168]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 80021cc:	e048      	b.n	8002260 <Board1_Emergency_sonar_routine+0x3d8>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right_gyro;
 80021ce:	4b28      	ldr	r3, [pc, #160]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021d0:	2206      	movs	r2, #6
 80021d2:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_Turn_Right();
 80021d6:	f7ff fdf1 	bl	8001dbc <Board1_Turn_Right>
          Board1_DW.decision.brk_mode = NONE;
 80021da:	4b25      	ldr	r3, [pc, #148]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 80021e2:	e03d      	b.n	8002260 <Board1_Emergency_sonar_routine+0x3d8>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80021e4:	4b22      	ldr	r3, [pc, #136]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021e6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80021ea:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d138      	bne.n	8002264 <Board1_Emergency_sonar_routine+0x3dc>
        tmp = Board1_DW.turn_counter + 1U;
 80021f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021f4:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80021f8:	3301      	adds	r3, #1
 80021fa:	607b      	str	r3, [r7, #4]
        if (Board1_DW.turn_counter + 1U > 255U) {
 80021fc:	4b1c      	ldr	r3, [pc, #112]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 80021fe:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8002202:	3301      	adds	r3, #1
 8002204:	2bff      	cmp	r3, #255	@ 0xff
 8002206:	d901      	bls.n	800220c <Board1_Emergency_sonar_routine+0x384>
          tmp = 255U;
 8002208:	23ff      	movs	r3, #255	@ 0xff
 800220a:	607b      	str	r3, [r7, #4]
        Board1_DW.turn_counter = (uint8_T)tmp;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	b2da      	uxtb	r2, r3
 8002210:	4b17      	ldr	r3, [pc, #92]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002212:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        if (Board1_DW.turn_counter >= Board1_TURN_COUNT) {
 8002216:	4b16      	ldr	r3, [pc, #88]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002218:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800221c:	2b13      	cmp	r3, #19
 800221e:	d90e      	bls.n	800223e <Board1_Emergency_sonar_routine+0x3b6>
          Board1_DW.turn_counter = 0U;
 8002220:	4b13      	ldr	r3, [pc, #76]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002222:	2200      	movs	r2, #0
 8002224:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_right_rotation;
 8002228:	4b11      	ldr	r3, [pc, #68]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 800222a:	2203      	movs	r2, #3
 800222c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_Stop_Motors();
 8002230:	f7ff fe0c 	bl	8001e4c <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NONE;
 8002234:	4b0e      	ldr	r3, [pc, #56]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002236:	2200      	movs	r2, #0
 8002238:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 800223c:	e012      	b.n	8002264 <Board1_Emergency_sonar_routine+0x3dc>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right_no_gyro;
 800223e:	4b0c      	ldr	r3, [pc, #48]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 8002240:	2207      	movs	r2, #7
 8002242:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          Board1_Turn_Right();
 8002246:	f7ff fdb9 	bl	8001dbc <Board1_Turn_Right>
          Board1_DW.decision.brk_mode = NONE;
 800224a:	4b09      	ldr	r3, [pc, #36]	@ (8002270 <Board1_Emergency_sonar_routine+0x3e8>)
 800224c:	2200      	movs	r2, #0
 800224e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8002252:	e007      	b.n	8002264 <Board1_Emergency_sonar_routine+0x3dc>
      break;
 8002254:	bf00      	nop
 8002256:	e006      	b.n	8002266 <Board1_Emergency_sonar_routine+0x3de>
      break;
 8002258:	bf00      	nop
 800225a:	e004      	b.n	8002266 <Board1_Emergency_sonar_routine+0x3de>
      break;
 800225c:	bf00      	nop
 800225e:	e002      	b.n	8002266 <Board1_Emergency_sonar_routine+0x3de>
      break;
 8002260:	bf00      	nop
 8002262:	e000      	b.n	8002266 <Board1_Emergency_sonar_routine+0x3de>
      break;
 8002264:	bf00      	nop
}
 8002266:	bf00      	nop
 8002268:	3708      	adds	r7, #8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	2000021c 	.word	0x2000021c
 8002274:	42340000 	.word	0x42340000

08002278 <Board1_Near_Obstacle>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Near_Obstacle(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  if (Board1_DW.global_state.obs_detection) {
 800227c:	4b1a      	ldr	r3, [pc, #104]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 800227e:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8002282:	2b00      	cmp	r3, #0
 8002284:	d004      	beq.n	8002290 <Board1_Near_Obstacle+0x18>
    Board1_DW.distance_threshold = Board1_IMM_DISTANCE;
 8002286:	4b18      	ldr	r3, [pc, #96]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 8002288:	2246      	movs	r2, #70	@ 0x46
 800228a:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
 800228e:	e003      	b.n	8002298 <Board1_Near_Obstacle+0x20>
  } else {
    Board1_DW.distance_threshold = Board1_PROTECTION_DISTANCE;
 8002290:	4b15      	ldr	r3, [pc, #84]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 8002292:	2228      	movs	r2, #40	@ 0x28
 8002294:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
  }

  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002298:	4b13      	ldr	r3, [pc, #76]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 800229a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800229e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d119      	bne.n	80022da <Board1_Near_Obstacle+0x62>
    ((Board1_DW.global_state.stateB2.sonar1 <= Board1_DW.distance_threshold) ||
 80022a6:	4b10      	ldr	r3, [pc, #64]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 80022a8:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80022ac:	4b0e      	ldr	r3, [pc, #56]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 80022ae:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d90f      	bls.n	80022d6 <Board1_Near_Obstacle+0x5e>
     (Board1_DW.global_state.stateB2.sonar2 <= Board1_DW.distance_threshold) ||
 80022b6:	4b0c      	ldr	r3, [pc, #48]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 80022b8:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 80022bc:	4b0a      	ldr	r3, [pc, #40]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 80022be:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
    ((Board1_DW.global_state.stateB2.sonar1 <= Board1_DW.distance_threshold) ||
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d907      	bls.n	80022d6 <Board1_Near_Obstacle+0x5e>
     (Board1_DW.global_state.stateB2.sonar3 <= Board1_DW.distance_threshold));
 80022c6:	4b08      	ldr	r3, [pc, #32]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 80022c8:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 80022cc:	4b06      	ldr	r3, [pc, #24]	@ (80022e8 <Board1_Near_Obstacle+0x70>)
 80022ce:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
     (Board1_DW.global_state.stateB2.sonar2 <= Board1_DW.distance_threshold) ||
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d801      	bhi.n	80022da <Board1_Near_Obstacle+0x62>
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80022d6:	2301      	movs	r3, #1
 80022d8:	e000      	b.n	80022dc <Board1_Near_Obstacle+0x64>
 80022da:	2300      	movs	r3, #0
 80022dc:	b2db      	uxtb	r3, r3
}
 80022de:	4618      	mov	r0, r3
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	2000021c 	.word	0x2000021c

080022ec <Board1_Stop_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stop_B_Pressed(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80022f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002324 <Board1_Stop_B_Pressed+0x38>)
 80022f2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
    Board1_DW.global_state.stateB2.button3 &&
 80022f6:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d10b      	bne.n	8002316 <Board1_Stop_B_Pressed+0x2a>
 80022fe:	4b09      	ldr	r3, [pc, #36]	@ (8002324 <Board1_Stop_B_Pressed+0x38>)
 8002300:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002304:	2b00      	cmp	r3, #0
 8002306:	d006      	beq.n	8002316 <Board1_Stop_B_Pressed+0x2a>
    (Board1_DW.global_state.stateB2.controller_battery >
 8002308:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <Board1_Stop_B_Pressed+0x38>)
 800230a:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
    Board1_DW.global_state.stateB2.button3 &&
 800230e:	2b05      	cmp	r3, #5
 8002310:	d901      	bls.n	8002316 <Board1_Stop_B_Pressed+0x2a>
 8002312:	2301      	movs	r3, #1
 8002314:	e000      	b.n	8002318 <Board1_Stop_B_Pressed+0x2c>
 8002316:	2300      	movs	r3, #0
 8002318:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 800231a:	4618      	mov	r0, r3
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr
 8002324:	2000021c 	.word	0x2000021c

08002328 <Board1_Process_Evasive_Commands>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Process_Evasive_Commands(boolean_T turn_right, boolean_T
  opn_loop)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b088      	sub	sp, #32
 800232c:	af00      	add	r7, sp, #0
 800232e:	4603      	mov	r3, r0
 8002330:	460a      	mov	r2, r1
 8002332:	71fb      	strb	r3, [r7, #7]
 8002334:	4613      	mov	r3, r2
 8002336:	71bb      	strb	r3, [r7, #6]
  int32_T MAX_SPEED;
  int32_T tmp;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  if (opn_loop) {
 8002338:	79bb      	ldrb	r3, [r7, #6]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d002      	beq.n	8002344 <Board1_Process_Evasive_Commands+0x1c>
    MAX_SPEED = 80;
 800233e:	2350      	movs	r3, #80	@ 0x50
 8002340:	61fb      	str	r3, [r7, #28]
 8002342:	e003      	b.n	800234c <Board1_Process_Evasive_Commands+0x24>
  } else {
    MAX_SPEED = Board1_DW.max_velocity;
 8002344:	4b6f      	ldr	r3, [pc, #444]	@ (8002504 <Board1_Process_Evasive_Commands+0x1dc>)
 8002346:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 800234a:	61fb      	str	r3, [r7, #28]
  }

  throttle = ((real32_T)Board1_DW.global_state.stateB2.controller_y -
 800234c:	4b6d      	ldr	r3, [pc, #436]	@ (8002504 <Board1_Process_Evasive_Commands+0x1dc>)
 800234e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002352:	ee07 3a90 	vmov	s15, r3
 8002356:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800235a:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8002508 <Board1_Process_Evasive_Commands+0x1e0>
 800235e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002362:	eddf 6a69 	vldr	s13, [pc, #420]	@ 8002508 <Board1_Process_Evasive_Commands+0x1e0>
 8002366:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800236a:	edc7 7a04 	vstr	s15, [r7, #16]
              Board1_CENTER) / Board1_CENTER;
  forward = throttle * (real32_T)MAX_SPEED;
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	ee07 3a90 	vmov	s15, r3
 8002374:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002378:	ed97 7a04 	vldr	s14, [r7, #16]
 800237c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002380:	edc7 7a05 	vstr	s15, [r7, #20]
  throttle = fabsf(throttle);
 8002384:	edd7 7a04 	vldr	s15, [r7, #16]
 8002388:	eef0 7ae7 	vabs.f32	s15, s15
 800238c:	edc7 7a04 	vstr	s15, [r7, #16]
  if (turn_right) {
 8002390:	79fb      	ldrb	r3, [r7, #7]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d002      	beq.n	800239c <Board1_Process_Evasive_Commands+0x74>
    tmp = 1;
 8002396:	2301      	movs	r3, #1
 8002398:	61bb      	str	r3, [r7, #24]
 800239a:	e002      	b.n	80023a2 <Board1_Process_Evasive_Commands+0x7a>
  } else {
    tmp = -1;
 800239c:	f04f 33ff 	mov.w	r3, #4294967295
 80023a0:	61bb      	str	r3, [r7, #24]
  }

  turn = (0.3F * throttle + Board1_MIN_TURN_SCALE_EVASIVE) * (real32_T)(tmp *
 80023a2:	edd7 7a04 	vldr	s15, [r7, #16]
 80023a6:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800250c <Board1_Process_Evasive_Commands+0x1e4>
 80023aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023ae:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8002510 <Board1_Process_Evasive_Commands+0x1e8>
 80023b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	69fa      	ldr	r2, [r7, #28]
 80023ba:	fb02 f303 	mul.w	r3, r2, r3
 80023be:	ee07 3a90 	vmov	s15, r3
 80023c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ca:	edc7 7a03 	vstr	s15, [r7, #12]
    MAX_SPEED);
  if (throttle >= Board1_PURE_TURN_EPS) {
 80023ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80023d2:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8002514 <Board1_Process_Evasive_Commands+0x1ec>
 80023d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023de:	db35      	blt.n	800244c <Board1_Process_Evasive_Commands+0x124>
    throttle = fabsf(forward) * Board1_TURN_RATIO;
 80023e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80023e4:	eef0 7ae7 	vabs.f32	s15, s15
 80023e8:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8002518 <Board1_Process_Evasive_Commands+0x1f0>
 80023ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023f0:	edc7 7a04 	vstr	s15, [r7, #16]
    if (fabsf(turn) > throttle) {
 80023f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80023f8:	eef0 7ae7 	vabs.f32	s15, s15
 80023fc:	ed97 7a04 	vldr	s14, [r7, #16]
 8002400:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002408:	d520      	bpl.n	800244c <Board1_Process_Evasive_Commands+0x124>
      if (turn < 0.0F) {
 800240a:	edd7 7a03 	vldr	s15, [r7, #12]
 800240e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002416:	d503      	bpl.n	8002420 <Board1_Process_Evasive_Commands+0xf8>
        tmp = -1;
 8002418:	f04f 33ff 	mov.w	r3, #4294967295
 800241c:	61bb      	str	r3, [r7, #24]
 800241e:	e00a      	b.n	8002436 <Board1_Process_Evasive_Commands+0x10e>
      } else {
        tmp = (turn > 0.0F);
 8002420:	edd7 7a03 	vldr	s15, [r7, #12]
 8002424:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800242c:	bfcc      	ite	gt
 800242e:	2301      	movgt	r3, #1
 8002430:	2300      	movle	r3, #0
 8002432:	b2db      	uxtb	r3, r3
 8002434:	61bb      	str	r3, [r7, #24]
      }

      turn = (real32_T)tmp * throttle;
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	ee07 3a90 	vmov	s15, r3
 800243c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002440:	ed97 7a04 	vldr	s14, [r7, #16]
 8002444:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002448:	edc7 7a03 	vstr	s15, [r7, #12]
    }
  }

  throttle = forward + turn;
 800244c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002450:	edd7 7a03 	vldr	s15, [r7, #12]
 8002454:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002458:	edc7 7a04 	vstr	s15, [r7, #16]
  forward -= turn;
 800245c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002460:	edd7 7a03 	vldr	s15, [r7, #12]
 8002464:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002468:	edc7 7a05 	vstr	s15, [r7, #20]
  turn = fmaxf(fabsf(throttle), fabsf(forward));
 800246c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002470:	eeb0 7ae7 	vabs.f32	s14, s15
 8002474:	edd7 7a05 	vldr	s15, [r7, #20]
 8002478:	eef0 7ae7 	vabs.f32	s15, s15
 800247c:	eef0 0a67 	vmov.f32	s1, s15
 8002480:	eeb0 0a47 	vmov.f32	s0, s14
 8002484:	f015 fe7e 	bl	8018184 <fmaxf>
 8002488:	ed87 0a03 	vstr	s0, [r7, #12]
  if (turn > MAX_SPEED) {
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	ee07 3a90 	vmov	s15, r3
 8002492:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002496:	ed97 7a03 	vldr	s14, [r7, #12]
 800249a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800249e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a2:	dd1a      	ble.n	80024da <Board1_Process_Evasive_Commands+0x1b2>
    turn = (real32_T)MAX_SPEED / turn;
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	ee07 3a90 	vmov	s15, r3
 80024aa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80024ae:	ed97 7a03 	vldr	s14, [r7, #12]
 80024b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024b6:	edc7 7a03 	vstr	s15, [r7, #12]
    throttle *= turn;
 80024ba:	ed97 7a04 	vldr	s14, [r7, #16]
 80024be:	edd7 7a03 	vldr	s15, [r7, #12]
 80024c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024c6:	edc7 7a04 	vstr	s15, [r7, #16]
    forward *= turn;
 80024ca:	ed97 7a05 	vldr	s14, [r7, #20]
 80024ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80024d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024d6:	edc7 7a05 	vstr	s15, [r7, #20]
  }

  Board1_DW.decision.rif_FA = throttle;
 80024da:	4a0a      	ldr	r2, [pc, #40]	@ (8002504 <Board1_Process_Evasive_Commands+0x1dc>)
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  Board1_DW.decision.rif_BA = throttle;
 80024e2:	4a08      	ldr	r2, [pc, #32]	@ (8002504 <Board1_Process_Evasive_Commands+0x1dc>)
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  Board1_DW.decision.rif_FB = forward;
 80024ea:	4a06      	ldr	r2, [pc, #24]	@ (8002504 <Board1_Process_Evasive_Commands+0x1dc>)
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  Board1_DW.decision.rif_BB = forward;
 80024f2:	4a04      	ldr	r2, [pc, #16]	@ (8002504 <Board1_Process_Evasive_Commands+0x1dc>)
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80024fa:	bf00      	nop
 80024fc:	3720      	adds	r7, #32
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	2000021c 	.word	0x2000021c
 8002508:	437f0000 	.word	0x437f0000
 800250c:	3e99999a 	.word	0x3e99999a
 8002510:	3e4ccccd 	.word	0x3e4ccccd
 8002514:	3c23d70a 	.word	0x3c23d70a
 8002518:	3eb33333 	.word	0x3eb33333

0800251c <Moving_obstacle_from_right_rout>:

/* Function for Chart: '<Root>/Board1' */
static void Moving_obstacle_from_right_rout(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 8002522:	f7ff fc0f 	bl	8001d44 <Board1_Emergency_B_Pressed>
 8002526:	4603      	mov	r3, r0
 8002528:	70fb      	strb	r3, [r7, #3]
  if (b) {
 800252a:	78fb      	ldrb	r3, [r7, #3]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d012      	beq.n	8002556 <Moving_obstacle_from_right_rout+0x3a>
    Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 8002530:	4b74      	ldr	r3, [pc, #464]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002532:	2200      	movs	r2, #0
 8002534:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board1_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8002538:	4b72      	ldr	r3, [pc, #456]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800253a:	2202      	movs	r2, #2
 800253c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002540:	4b70      	ldr	r3, [pc, #448]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
    Board1_Stop_Motors();
 8002548:	f7ff fc80 	bl	8001e4c <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 800254c:	4b6d      	ldr	r3, [pc, #436]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800254e:	2202      	movs	r2, #2
 8002550:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          break;
        }
      }
    }
  }
}
 8002554:	e0d2      	b.n	80026fc <Moving_obstacle_from_right_rout+0x1e0>
    b = Board1_Near_Obstacle();
 8002556:	f7ff fe8f 	bl	8002278 <Board1_Near_Obstacle>
 800255a:	4603      	mov	r3, r0
 800255c:	70fb      	strb	r3, [r7, #3]
    if (b) {
 800255e:	78fb      	ldrb	r3, [r7, #3]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d012      	beq.n	800258a <Moving_obstacle_from_right_rout+0x6e>
      Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 8002564:	4b67      	ldr	r3, [pc, #412]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002566:	2200      	movs	r2, #0
 8002568:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      Board1_DW.is_Normal_routine = Boar_IN_Emergency_sonar_routine;
 800256c:	4b65      	ldr	r3, [pc, #404]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800256e:	2203      	movs	r2, #3
 8002570:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 8002574:	4b63      	ldr	r3, [pc, #396]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002576:	2201      	movs	r2, #1
 8002578:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      Board1_Stop_Motors();
 800257c:	f7ff fc66 	bl	8001e4c <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = EMERGENCY;
 8002580:	4b60      	ldr	r3, [pc, #384]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002582:	2202      	movs	r2, #2
 8002584:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002588:	e0b8      	b.n	80026fc <Moving_obstacle_from_right_rout+0x1e0>
      b = Board1_Stop_B_Pressed();
 800258a:	f7ff feaf 	bl	80022ec <Board1_Stop_B_Pressed>
 800258e:	4603      	mov	r3, r0
 8002590:	70fb      	strb	r3, [r7, #3]
      if (b) {
 8002592:	78fb      	ldrb	r3, [r7, #3]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d012      	beq.n	80025be <Moving_obstacle_from_right_rout+0xa2>
        Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 8002598:	4b5a      	ldr	r3, [pc, #360]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800259a:	2200      	movs	r2, #0
 800259c:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
        Board1_DW.is_Normal_routine = Board1_IN_Stop_slow_routine;
 80025a0:	4b58      	ldr	r3, [pc, #352]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80025a2:	220a      	movs	r2, #10
 80025a4:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
        Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 80025a8:	4b56      	ldr	r3, [pc, #344]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80025aa:	2201      	movs	r2, #1
 80025ac:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
        Board1_Stop_Motors();
 80025b0:	f7ff fc4c 	bl	8001e4c <Board1_Stop_Motors>
        Board1_DW.decision.brk_mode = NORMAL;
 80025b4:	4b53      	ldr	r3, [pc, #332]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80025b6:	2201      	movs	r2, #1
 80025b8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80025bc:	e09e      	b.n	80026fc <Moving_obstacle_from_right_rout+0x1e0>
        switch (Board1_DW.is_Moving_obstacle_from_right_r) {
 80025be:	4b51      	ldr	r3, [pc, #324]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80025c0:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d002      	beq.n	80025ce <Moving_obstacle_from_right_rout+0xb2>
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d059      	beq.n	8002680 <Moving_obstacle_from_right_rout+0x164>
}
 80025cc:	e096      	b.n	80026fc <Moving_obstacle_from_right_rout+0x1e0>
          if (Board1_DW.sfEvent == Board1_event_STEP) {
 80025ce:	4b4d      	ldr	r3, [pc, #308]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80025d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80025d4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80025d8:	4293      	cmp	r3, r2
 80025da:	f040 808c 	bne.w	80026f6 <Moving_obstacle_from_right_rout+0x1da>
            Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 80025de:	4b49      	ldr	r3, [pc, #292]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80025e0:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80025e4:	eeb0 0a67 	vmov.f32	s0, s15
 80025e8:	f7ff fc06 	bl	8001df8 <Board1_Update_Angle>
            tmp = Board1_DW.turn_counter + 1U;
 80025ec:	4b45      	ldr	r3, [pc, #276]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80025ee:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80025f2:	3301      	adds	r3, #1
 80025f4:	607b      	str	r3, [r7, #4]
            if (Board1_DW.turn_counter + 1U > 255U) {
 80025f6:	4b43      	ldr	r3, [pc, #268]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80025f8:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80025fc:	3301      	adds	r3, #1
 80025fe:	2bff      	cmp	r3, #255	@ 0xff
 8002600:	d901      	bls.n	8002606 <Moving_obstacle_from_right_rout+0xea>
              tmp = 255U;
 8002602:	23ff      	movs	r3, #255	@ 0xff
 8002604:	607b      	str	r3, [r7, #4]
            Board1_DW.turn_counter = (uint8_T)tmp;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	b2da      	uxtb	r2, r3
 800260a:	4b3e      	ldr	r3, [pc, #248]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800260c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
            if ((fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) ||
 8002610:	4b3c      	ldr	r3, [pc, #240]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002612:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8002616:	eef0 7ae7 	vabs.f32	s15, s15
 800261a:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8002708 <Moving_obstacle_from_right_rout+0x1ec>
 800261e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002626:	da04      	bge.n	8002632 <Moving_obstacle_from_right_rout+0x116>
                (Board1_DW.turn_counter >= Board1_TURN_LIMIT_COUNT)) {
 8002628:	4b36      	ldr	r3, [pc, #216]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800262a:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
            if ((fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) ||
 800262e:	2b1d      	cmp	r3, #29
 8002630:	d916      	bls.n	8002660 <Moving_obstacle_from_right_rout+0x144>
              Board1_DW.angle = 0.0F;
 8002632:	4b34      	ldr	r3, [pc, #208]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002634:	f04f 0200 	mov.w	r2, #0
 8002638:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
              Board1_DW.prevYaw = 0.0F;
 800263c:	4b31      	ldr	r3, [pc, #196]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800263e:	f04f 0200 	mov.w	r2, #0
 8002642:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
              Board1_DW.turn_counter = 0U;
 8002646:	4b2f      	ldr	r3, [pc, #188]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002648:	2200      	movs	r2, #0
 800264a:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
              Board1_DW.is_Moving_obstacle_from_right_r =
 800264e:	4b2d      	ldr	r3, [pc, #180]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002650:	2200      	movs	r2, #0
 8002652:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
              Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8002656:	4b2b      	ldr	r3, [pc, #172]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002658:	2208      	movs	r2, #8
 800265a:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
          break;
 800265e:	e04a      	b.n	80026f6 <Moving_obstacle_from_right_rout+0x1da>
              Board1_DW.is_Moving_obstacle_from_right_r =
 8002660:	4b28      	ldr	r3, [pc, #160]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002662:	2201      	movs	r2, #1
 8002664:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
              Board1_Process_Evasive_Commands(true, Board1_DW.open_loop);
 8002668:	4b26      	ldr	r3, [pc, #152]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800266a:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 800266e:	4619      	mov	r1, r3
 8002670:	2001      	movs	r0, #1
 8002672:	f7ff fe59 	bl	8002328 <Board1_Process_Evasive_Commands>
              Board1_DW.decision.brk_mode = NONE;
 8002676:	4b23      	ldr	r3, [pc, #140]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002678:	2200      	movs	r2, #0
 800267a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          break;
 800267e:	e03a      	b.n	80026f6 <Moving_obstacle_from_right_rout+0x1da>
          if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002680:	4b20      	ldr	r3, [pc, #128]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002682:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002686:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800268a:	4293      	cmp	r3, r2
 800268c:	d135      	bne.n	80026fa <Moving_obstacle_from_right_rout+0x1de>
            tmp = Board1_DW.turn_counter + 1U;
 800268e:	4b1d      	ldr	r3, [pc, #116]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 8002690:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8002694:	3301      	adds	r3, #1
 8002696:	607b      	str	r3, [r7, #4]
            if (Board1_DW.turn_counter + 1U > 255U) {
 8002698:	4b1a      	ldr	r3, [pc, #104]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 800269a:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800269e:	3301      	adds	r3, #1
 80026a0:	2bff      	cmp	r3, #255	@ 0xff
 80026a2:	d901      	bls.n	80026a8 <Moving_obstacle_from_right_rout+0x18c>
              tmp = 255U;
 80026a4:	23ff      	movs	r3, #255	@ 0xff
 80026a6:	607b      	str	r3, [r7, #4]
            Board1_DW.turn_counter = (uint8_T)tmp;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	b2da      	uxtb	r2, r3
 80026ac:	4b15      	ldr	r3, [pc, #84]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80026ae:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
            if (Board1_DW.turn_counter >= Board1_TURN_COUNT) {
 80026b2:	4b14      	ldr	r3, [pc, #80]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80026b4:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80026b8:	2b13      	cmp	r3, #19
 80026ba:	d90c      	bls.n	80026d6 <Moving_obstacle_from_right_rout+0x1ba>
              Board1_DW.turn_counter = 0U;
 80026bc:	4b11      	ldr	r3, [pc, #68]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
              Board1_DW.is_Moving_obstacle_from_right_r =
 80026c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
              Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 80026cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80026ce:	2208      	movs	r2, #8
 80026d0:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
          break;
 80026d4:	e011      	b.n	80026fa <Moving_obstacle_from_right_rout+0x1de>
              Board1_DW.is_Moving_obstacle_from_right_r =
 80026d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80026d8:	2202      	movs	r2, #2
 80026da:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
              Board1_Process_Evasive_Commands(true, Board1_DW.open_loop);
 80026de:	4b09      	ldr	r3, [pc, #36]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80026e0:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 80026e4:	4619      	mov	r1, r3
 80026e6:	2001      	movs	r0, #1
 80026e8:	f7ff fe1e 	bl	8002328 <Board1_Process_Evasive_Commands>
              Board1_DW.decision.brk_mode = NONE;
 80026ec:	4b05      	ldr	r3, [pc, #20]	@ (8002704 <Moving_obstacle_from_right_rout+0x1e8>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          break;
 80026f4:	e001      	b.n	80026fa <Moving_obstacle_from_right_rout+0x1de>
          break;
 80026f6:	bf00      	nop
 80026f8:	e000      	b.n	80026fc <Moving_obstacle_from_right_rout+0x1e0>
          break;
 80026fa:	bf00      	nop
}
 80026fc:	bf00      	nop
 80026fe:	3708      	adds	r7, #8
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	2000021c 	.word	0x2000021c
 8002708:	42340000 	.word	0x42340000

0800270c <Board1_Is_Rover_Moving_Forward>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rover_Moving_Forward(void)
{
 800270c:	b480      	push	{r7}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
  int32_T k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T y;
  x[0] = (Board1_DW.global_state.stateB1.velocity_FA > Board1_STOP_THRESHOLD);
 8002712:	4b23      	ldr	r3, [pc, #140]	@ (80027a0 <Board1_Is_Rover_Moving_Forward+0x94>)
 8002714:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8002718:	2b01      	cmp	r3, #1
 800271a:	bfcc      	ite	gt
 800271c:	2301      	movgt	r3, #1
 800271e:	2300      	movle	r3, #0
 8002720:	b2db      	uxtb	r3, r3
 8002722:	713b      	strb	r3, [r7, #4]
  x[1] = (Board1_DW.global_state.stateB1.velocity_FB > Board1_STOP_THRESHOLD);
 8002724:	4b1e      	ldr	r3, [pc, #120]	@ (80027a0 <Board1_Is_Rover_Moving_Forward+0x94>)
 8002726:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 800272a:	2b01      	cmp	r3, #1
 800272c:	bfcc      	ite	gt
 800272e:	2301      	movgt	r3, #1
 8002730:	2300      	movle	r3, #0
 8002732:	b2db      	uxtb	r3, r3
 8002734:	717b      	strb	r3, [r7, #5]
  x[2] = (Board1_DW.global_state.stateB1.velocity_BA > Board1_STOP_THRESHOLD);
 8002736:	4b1a      	ldr	r3, [pc, #104]	@ (80027a0 <Board1_Is_Rover_Moving_Forward+0x94>)
 8002738:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 800273c:	2b01      	cmp	r3, #1
 800273e:	bfcc      	ite	gt
 8002740:	2301      	movgt	r3, #1
 8002742:	2300      	movle	r3, #0
 8002744:	b2db      	uxtb	r3, r3
 8002746:	71bb      	strb	r3, [r7, #6]
  x[3] = (Board1_DW.global_state.stateB1.velocity_BB > Board1_STOP_THRESHOLD);
 8002748:	4b15      	ldr	r3, [pc, #84]	@ (80027a0 <Board1_Is_Rover_Moving_Forward+0x94>)
 800274a:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 800274e:	2b01      	cmp	r3, #1
 8002750:	bfcc      	ite	gt
 8002752:	2301      	movgt	r3, #1
 8002754:	2300      	movle	r3, #0
 8002756:	b2db      	uxtb	r3, r3
 8002758:	71fb      	strb	r3, [r7, #7]
  y = true;
 800275a:	2301      	movs	r3, #1
 800275c:	72bb      	strb	r3, [r7, #10]
  k = 0;
 800275e:	2300      	movs	r3, #0
 8002760:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 8002762:	2300      	movs	r3, #0
 8002764:	72fb      	strb	r3, [r7, #11]
  while ((!exitg1) && (k < 4)) {
 8002766:	e00d      	b.n	8002784 <Board1_Is_Rover_Moving_Forward+0x78>
    if (!x[k]) {
 8002768:	1d3a      	adds	r2, r7, #4
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	4413      	add	r3, r2
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d104      	bne.n	800277e <Board1_Is_Rover_Moving_Forward+0x72>
      y = false;
 8002774:	2300      	movs	r3, #0
 8002776:	72bb      	strb	r3, [r7, #10]
      exitg1 = true;
 8002778:	2301      	movs	r3, #1
 800277a:	72fb      	strb	r3, [r7, #11]
 800277c:	e002      	b.n	8002784 <Board1_Is_Rover_Moving_Forward+0x78>
    } else {
      k++;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	3301      	adds	r3, #1
 8002782:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (k < 4)) {
 8002784:	7afb      	ldrb	r3, [r7, #11]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d102      	bne.n	8002790 <Board1_Is_Rover_Moving_Forward+0x84>
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2b03      	cmp	r3, #3
 800278e:	ddeb      	ble.n	8002768 <Board1_Is_Rover_Moving_Forward+0x5c>
    }
  }

  return y;
 8002790:	7abb      	ldrb	r3, [r7, #10]
}
 8002792:	4618      	mov	r0, r3
 8002794:	3714      	adds	r7, #20
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	2000021c 	.word	0x2000021c

080027a4 <Board1_Emergency_S_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Emergency_S_Routine(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.global_state.obs_detection) {
 80027aa:	4b1c      	ldr	r3, [pc, #112]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027ac:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d004      	beq.n	80027be <Board1_Emergency_S_Routine+0x1a>
    Board1_DW.distance_threshold = Board1_IMM_DISTANCE;
 80027b4:	4b19      	ldr	r3, [pc, #100]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027b6:	2246      	movs	r2, #70	@ 0x46
 80027b8:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
 80027bc:	e003      	b.n	80027c6 <Board1_Emergency_S_Routine+0x22>
  } else {
    Board1_DW.distance_threshold = Board1_PROTECTION_DISTANCE;
 80027be:	4b17      	ldr	r3, [pc, #92]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027c0:	2228      	movs	r2, #40	@ 0x28
 80027c2:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
  }

  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80027c6:	4b15      	ldr	r3, [pc, #84]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80027cc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d11c      	bne.n	800280e <Board1_Emergency_S_Routine+0x6a>
      ((Board1_DW.global_state.stateB2.sonar1 <= Board1_DW.distance_threshold) ||
 80027d4:	4b11      	ldr	r3, [pc, #68]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027d6:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80027da:	4b10      	ldr	r3, [pc, #64]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027dc:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d90f      	bls.n	8002804 <Board1_Emergency_S_Routine+0x60>
       (Board1_DW.global_state.stateB2.sonar2 <= Board1_DW.distance_threshold) ||
 80027e4:	4b0d      	ldr	r3, [pc, #52]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027e6:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 80027ea:	4b0c      	ldr	r3, [pc, #48]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027ec:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
      ((Board1_DW.global_state.stateB2.sonar1 <= Board1_DW.distance_threshold) ||
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d907      	bls.n	8002804 <Board1_Emergency_S_Routine+0x60>
       (Board1_DW.global_state.stateB2.sonar3 <= Board1_DW.distance_threshold)))
 80027f4:	4b09      	ldr	r3, [pc, #36]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027f6:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 80027fa:	4b08      	ldr	r3, [pc, #32]	@ (800281c <Board1_Emergency_S_Routine+0x78>)
 80027fc:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
       (Board1_DW.global_state.stateB2.sonar2 <= Board1_DW.distance_threshold) ||
 8002800:	429a      	cmp	r2, r3
 8002802:	d804      	bhi.n	800280e <Board1_Emergency_S_Routine+0x6a>
  {
    y = Board1_Is_Rover_Moving_Forward();
 8002804:	f7ff ff82 	bl	800270c <Board1_Is_Rover_Moving_Forward>
 8002808:	4603      	mov	r3, r0
 800280a:	71fb      	strb	r3, [r7, #7]
 800280c:	e001      	b.n	8002812 <Board1_Emergency_S_Routine+0x6e>
  } else {
    y = false;
 800280e:	2300      	movs	r3, #0
 8002810:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002812:	79fb      	ldrb	r3, [r7, #7]
}
 8002814:	4618      	mov	r0, r3
 8002816:	3708      	adds	r7, #8
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	2000021c 	.word	0x2000021c

08002820 <Board1_Mov_Obs_R_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_R_Routine(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8002826:	4b11      	ldr	r3, [pc, #68]	@ (800286c <Board1_Mov_Obs_R_Routine+0x4c>)
 8002828:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800282c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002830:	4293      	cmp	r3, r2
 8002832:	d113      	bne.n	800285c <Board1_Mov_Obs_R_Routine+0x3c>
      (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT)) {
 8002834:	4b0d      	ldr	r3, [pc, #52]	@ (800286c <Board1_Mov_Obs_R_Routine+0x4c>)
 8002836:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800283a:	2b02      	cmp	r3, #2
 800283c:	d10e      	bne.n	800285c <Board1_Mov_Obs_R_Routine+0x3c>
    y = (Board1_Is_Rover_Moving_Forward() &&
 800283e:	f7ff ff65 	bl	800270c <Board1_Is_Rover_Moving_Forward>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d006      	beq.n	8002856 <Board1_Mov_Obs_R_Routine+0x36>
         Board1_DW.global_state.obs_detection);
 8002848:	4b08      	ldr	r3, [pc, #32]	@ (800286c <Board1_Mov_Obs_R_Routine+0x4c>)
 800284a:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    y = (Board1_Is_Rover_Moving_Forward() &&
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <Board1_Mov_Obs_R_Routine+0x36>
 8002852:	2301      	movs	r3, #1
 8002854:	e000      	b.n	8002858 <Board1_Mov_Obs_R_Routine+0x38>
 8002856:	2300      	movs	r3, #0
 8002858:	71fb      	strb	r3, [r7, #7]
 800285a:	e001      	b.n	8002860 <Board1_Mov_Obs_R_Routine+0x40>
  } else {
    y = false;
 800285c:	2300      	movs	r3, #0
 800285e:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002860:	79fb      	ldrb	r3, [r7, #7]
}
 8002862:	4618      	mov	r0, r3
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	2000021c 	.word	0x2000021c

08002870 <Board1_Mov_Obs_L_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_L_Routine(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8002876:	4b11      	ldr	r3, [pc, #68]	@ (80028bc <Board1_Mov_Obs_L_Routine+0x4c>)
 8002878:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800287c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002880:	4293      	cmp	r3, r2
 8002882:	d113      	bne.n	80028ac <Board1_Mov_Obs_L_Routine+0x3c>
      (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT)) {
 8002884:	4b0d      	ldr	r3, [pc, #52]	@ (80028bc <Board1_Mov_Obs_L_Routine+0x4c>)
 8002886:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800288a:	2b01      	cmp	r3, #1
 800288c:	d10e      	bne.n	80028ac <Board1_Mov_Obs_L_Routine+0x3c>
    y = (Board1_Is_Rover_Moving_Forward() &&
 800288e:	f7ff ff3d 	bl	800270c <Board1_Is_Rover_Moving_Forward>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d006      	beq.n	80028a6 <Board1_Mov_Obs_L_Routine+0x36>
         Board1_DW.global_state.obs_detection);
 8002898:	4b08      	ldr	r3, [pc, #32]	@ (80028bc <Board1_Mov_Obs_L_Routine+0x4c>)
 800289a:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    y = (Board1_Is_Rover_Moving_Forward() &&
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <Board1_Mov_Obs_L_Routine+0x36>
 80028a2:	2301      	movs	r3, #1
 80028a4:	e000      	b.n	80028a8 <Board1_Mov_Obs_L_Routine+0x38>
 80028a6:	2300      	movs	r3, #0
 80028a8:	71fb      	strb	r3, [r7, #7]
 80028aa:	e001      	b.n	80028b0 <Board1_Mov_Obs_L_Routine+0x40>
  } else {
    y = false;
 80028ac:	2300      	movs	r3, #0
 80028ae:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80028b0:	79fb      	ldrb	r3, [r7, #7]
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3708      	adds	r7, #8
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	2000021c 	.word	0x2000021c

080028c0 <Board1_Stop_Slow_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stop_Slow_Routine(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent == Board1_event_STEP) {
 80028c6:	4b1d      	ldr	r3, [pc, #116]	@ (800293c <Board1_Stop_Slow_Routine+0x7c>)
 80028c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80028cc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d12b      	bne.n	800292c <Board1_Stop_Slow_Routine+0x6c>
    if (((Board1_DW.global_state.stateB2.sonar2 <= Board1_MAX_DISTANCE) ||
 80028d4:	4b19      	ldr	r3, [pc, #100]	@ (800293c <Board1_Stop_Slow_Routine+0x7c>)
 80028d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80028da:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80028de:	d904      	bls.n	80028ea <Board1_Stop_Slow_Routine+0x2a>
         (Board1_DW.global_state.mov_obs == MOVING_FROM_BOTH)) &&
 80028e0:	4b16      	ldr	r3, [pc, #88]	@ (800293c <Board1_Stop_Slow_Routine+0x7c>)
 80028e2:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    if (((Board1_DW.global_state.stateB2.sonar2 <= Board1_MAX_DISTANCE) ||
 80028e6:	2b03      	cmp	r3, #3
 80028e8:	d10c      	bne.n	8002904 <Board1_Stop_Slow_Routine+0x44>
        Board1_Is_Rover_Moving_Forward() && Board1_DW.global_state.obs_detection)
 80028ea:	f7ff ff0f 	bl	800270c <Board1_Is_Rover_Moving_Forward>
 80028ee:	4603      	mov	r3, r0
         (Board1_DW.global_state.mov_obs == MOVING_FROM_BOTH)) &&
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d007      	beq.n	8002904 <Board1_Stop_Slow_Routine+0x44>
        Board1_Is_Rover_Moving_Forward() && Board1_DW.global_state.obs_detection)
 80028f4:	4b11      	ldr	r3, [pc, #68]	@ (800293c <Board1_Stop_Slow_Routine+0x7c>)
 80028f6:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d002      	beq.n	8002904 <Board1_Stop_Slow_Routine+0x44>
    {
      y = true;
 80028fe:	2301      	movs	r3, #1
 8002900:	71fb      	strb	r3, [r7, #7]
 8002902:	e015      	b.n	8002930 <Board1_Stop_Slow_Routine+0x70>
    } else {
      y = ((Board1_DW.global_state.stateB2.button3 &&
 8002904:	4b0d      	ldr	r3, [pc, #52]	@ (800293c <Board1_Stop_Slow_Routine+0x7c>)
 8002906:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
            (Board1_DW.global_state.stateB2.controller_battery >
             Board1_LOW_CONTROLLER_BATTERY)) ||
 800290a:	2b00      	cmp	r3, #0
 800290c:	d004      	beq.n	8002918 <Board1_Stop_Slow_Routine+0x58>
            (Board1_DW.global_state.stateB2.controller_battery >
 800290e:	4b0b      	ldr	r3, [pc, #44]	@ (800293c <Board1_Stop_Slow_Routine+0x7c>)
 8002910:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
      y = ((Board1_DW.global_state.stateB2.button3 &&
 8002914:	2b05      	cmp	r3, #5
 8002916:	d804      	bhi.n	8002922 <Board1_Stop_Slow_Routine+0x62>
           Board1_DW.global_state.stateB2.controllerError);
 8002918:	4b08      	ldr	r3, [pc, #32]	@ (800293c <Board1_Stop_Slow_Routine+0x7c>)
 800291a:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
             Board1_LOW_CONTROLLER_BATTERY)) ||
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <Board1_Stop_Slow_Routine+0x66>
 8002922:	2301      	movs	r3, #1
 8002924:	e000      	b.n	8002928 <Board1_Stop_Slow_Routine+0x68>
 8002926:	2300      	movs	r3, #0
      y = ((Board1_DW.global_state.stateB2.button3 &&
 8002928:	71fb      	strb	r3, [r7, #7]
 800292a:	e001      	b.n	8002930 <Board1_Stop_Slow_Routine+0x70>
    }
  } else {
    y = false;
 800292c:	2300      	movs	r3, #0
 800292e:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002930:	79fb      	ldrb	r3, [r7, #7]
}
 8002932:	4618      	mov	r0, r3
 8002934:	3708      	adds	r7, #8
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	2000021c 	.word	0x2000021c

08002940 <Low_Controller_Battery_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Low_Controller_Battery_Routine(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002944:	4b0a      	ldr	r3, [pc, #40]	@ (8002970 <Low_Controller_Battery_Routine+0x30>)
 8002946:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800294a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800294e:	4293      	cmp	r3, r2
 8002950:	d106      	bne.n	8002960 <Low_Controller_Battery_Routine+0x20>
    (Board1_DW.global_state.stateB2.controller_battery <=
 8002952:	4b07      	ldr	r3, [pc, #28]	@ (8002970 <Low_Controller_Battery_Routine+0x30>)
 8002954:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002958:	2b05      	cmp	r3, #5
 800295a:	d801      	bhi.n	8002960 <Low_Controller_Battery_Routine+0x20>
 800295c:	2301      	movs	r3, #1
 800295e:	e000      	b.n	8002962 <Low_Controller_Battery_Routine+0x22>
 8002960:	2300      	movs	r3, #0
 8002962:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 8002964:	4618      	mov	r0, r3
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	2000021c 	.word	0x2000021c

08002974 <Board1_Spec_Retro_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Spec_Retro_Routine(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002978:	4b0f      	ldr	r3, [pc, #60]	@ (80029b8 <Board1_Spec_Retro_Routine+0x44>)
 800297a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
    (Board1_DW.global_state.stateB2.controller_y < Board1_CONTROLLER_ZERO) &&
    Board1_DW.global_state.spc_retro && (!Board1_DW.open_loop);
 800297e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002982:	4293      	cmp	r3, r2
 8002984:	d110      	bne.n	80029a8 <Board1_Spec_Retro_Routine+0x34>
    (Board1_DW.global_state.stateB2.controller_y < Board1_CONTROLLER_ZERO) &&
 8002986:	4b0c      	ldr	r3, [pc, #48]	@ (80029b8 <Board1_Spec_Retro_Routine+0x44>)
 8002988:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 800298c:	2bfe      	cmp	r3, #254	@ 0xfe
 800298e:	d80b      	bhi.n	80029a8 <Board1_Spec_Retro_Routine+0x34>
    Board1_DW.global_state.spc_retro && (!Board1_DW.open_loop);
 8002990:	4b09      	ldr	r3, [pc, #36]	@ (80029b8 <Board1_Spec_Retro_Routine+0x44>)
 8002992:	f893 3065 	ldrb.w	r3, [r3, #101]	@ 0x65
    (Board1_DW.global_state.stateB2.controller_y < Board1_CONTROLLER_ZERO) &&
 8002996:	2b00      	cmp	r3, #0
 8002998:	d006      	beq.n	80029a8 <Board1_Spec_Retro_Routine+0x34>
    Board1_DW.global_state.spc_retro && (!Board1_DW.open_loop);
 800299a:	4b07      	ldr	r3, [pc, #28]	@ (80029b8 <Board1_Spec_Retro_Routine+0x44>)
 800299c:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d101      	bne.n	80029a8 <Board1_Spec_Retro_Routine+0x34>
 80029a4:	2301      	movs	r3, #1
 80029a6:	e000      	b.n	80029aa <Board1_Spec_Retro_Routine+0x36>
 80029a8:	2300      	movs	r3, #0
 80029aa:	b2db      	uxtb	r3, r3
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	2000021c 	.word	0x2000021c

080029bc <Board1_Stationary_Obs_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stationary_Obs_Routine(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent == Board1_event_STEP) {
 80029c2:	4b14      	ldr	r3, [pc, #80]	@ (8002a14 <Board1_Stationary_Obs_Routine+0x58>)
 80029c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80029c8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d119      	bne.n	8002a04 <Board1_Stationary_Obs_Routine+0x48>
    y = (Board1_Is_Rover_Stationary() && ((Board1_DW.global_state.stateB2.sonar2
 80029d0:	f7ff f866 	bl	8001aa0 <Board1_Is_Rover_Stationary>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d011      	beq.n	80029fe <Board1_Stationary_Obs_Routine+0x42>
 80029da:	4b0e      	ldr	r3, [pc, #56]	@ (8002a14 <Board1_Stationary_Obs_Routine+0x58>)
 80029dc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80029e0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80029e4:	d80b      	bhi.n	80029fe <Board1_Stationary_Obs_Routine+0x42>
           <= Board1_MAX_DISTANCE) &&
          (Board1_DW.global_state.stateB2.controller_y > Board1_CONTROLLER_ZERO)
 80029e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002a14 <Board1_Stationary_Obs_Routine+0x58>)
 80029e8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
           <= Board1_MAX_DISTANCE) &&
 80029ec:	2bff      	cmp	r3, #255	@ 0xff
 80029ee:	d906      	bls.n	80029fe <Board1_Stationary_Obs_Routine+0x42>
          && Board1_DW.global_state.obs_detection));
 80029f0:	4b08      	ldr	r3, [pc, #32]	@ (8002a14 <Board1_Stationary_Obs_Routine+0x58>)
 80029f2:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <Board1_Stationary_Obs_Routine+0x42>
    y = (Board1_Is_Rover_Stationary() && ((Board1_DW.global_state.stateB2.sonar2
 80029fa:	2301      	movs	r3, #1
 80029fc:	e000      	b.n	8002a00 <Board1_Stationary_Obs_Routine+0x44>
 80029fe:	2300      	movs	r3, #0
 8002a00:	71fb      	strb	r3, [r7, #7]
 8002a02:	e001      	b.n	8002a08 <Board1_Stationary_Obs_Routine+0x4c>
  } else {
    y = false;
 8002a04:	2300      	movs	r3, #0
 8002a06:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002a08:	79fb      	ldrb	r3, [r7, #7]
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3708      	adds	r7, #8
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	2000021c 	.word	0x2000021c

08002a18 <Board1_Process_User_Commands>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Process_User_Commands(boolean_T opn_loop)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b088      	sub	sp, #32
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	4603      	mov	r3, r0
 8002a20:	71fb      	strb	r3, [r7, #7]
  int32_T MAX_SPEED;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  if (opn_loop) {
 8002a22:	79fb      	ldrb	r3, [r7, #7]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d002      	beq.n	8002a2e <Board1_Process_User_Commands+0x16>
    MAX_SPEED = 80;
 8002a28:	2350      	movs	r3, #80	@ 0x50
 8002a2a:	61fb      	str	r3, [r7, #28]
 8002a2c:	e003      	b.n	8002a36 <Board1_Process_User_Commands+0x1e>
  } else {
    MAX_SPEED = Board1_DW.max_velocity;
 8002a2e:	4b6c      	ldr	r3, [pc, #432]	@ (8002be0 <Board1_Process_User_Commands+0x1c8>)
 8002a30:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 8002a34:	61fb      	str	r3, [r7, #28]
  }

  throttle = ((real32_T)Board1_DW.global_state.stateB2.controller_y -
 8002a36:	4b6a      	ldr	r3, [pc, #424]	@ (8002be0 <Board1_Process_User_Commands+0x1c8>)
 8002a38:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002a3c:	ee07 3a90 	vmov	s15, r3
 8002a40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a44:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8002be4 <Board1_Process_User_Commands+0x1cc>
 8002a48:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002a4c:	eddf 6a65 	vldr	s13, [pc, #404]	@ 8002be4 <Board1_Process_User_Commands+0x1cc>
 8002a50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a54:	edc7 7a05 	vstr	s15, [r7, #20]
              Board1_CENTER) / Board1_CENTER;
  forward = throttle * (real32_T)MAX_SPEED;
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	ee07 3a90 	vmov	s15, r3
 8002a5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a62:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a6a:	edc7 7a06 	vstr	s15, [r7, #24]
  turn = ((real32_T)Board1_DW.global_state.stateB2.controller_x - Board1_CENTER)
 8002a6e:	4b5c      	ldr	r3, [pc, #368]	@ (8002be0 <Board1_Process_User_Commands+0x1c8>)
 8002a70:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002a74:	ee07 3a90 	vmov	s15, r3
 8002a78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a7c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8002be4 <Board1_Process_User_Commands+0x1cc>
 8002a80:	ee77 7ac7 	vsub.f32	s15, s15, s14
    / Board1_CENTER * (real32_T)MAX_SPEED;
 8002a84:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8002be4 <Board1_Process_User_Commands+0x1cc>
 8002a88:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	ee07 3a90 	vmov	s15, r3
 8002a92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  turn = ((real32_T)Board1_DW.global_state.stateB2.controller_x - Board1_CENTER)
 8002a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a9a:	edc7 7a04 	vstr	s15, [r7, #16]
  if (fabsf(throttle) < Board1_PURE_TURN_EPS) {
 8002a9e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002aa2:	eef0 7ae7 	vabs.f32	s15, s15
 8002aa6:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8002be8 <Board1_Process_User_Commands+0x1d0>
 8002aaa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ab2:	d503      	bpl.n	8002abc <Board1_Process_User_Commands+0xa4>
    forward = 0.0F;
 8002ab4:	f04f 0300 	mov.w	r3, #0
 8002ab8:	61bb      	str	r3, [r7, #24]
 8002aba:	e035      	b.n	8002b28 <Board1_Process_User_Commands+0x110>
  } else {
    throttle = fabsf(forward) * Board1_TURN_RATIO;
 8002abc:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ac0:	eef0 7ae7 	vabs.f32	s15, s15
 8002ac4:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8002bec <Board1_Process_User_Commands+0x1d4>
 8002ac8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002acc:	edc7 7a05 	vstr	s15, [r7, #20]
    if (fabsf(turn) > throttle) {
 8002ad0:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ad4:	eef0 7ae7 	vabs.f32	s15, s15
 8002ad8:	ed97 7a05 	vldr	s14, [r7, #20]
 8002adc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ae4:	d520      	bpl.n	8002b28 <Board1_Process_User_Commands+0x110>
      int32_T tmp;
      if (turn < 0.0F) {
 8002ae6:	edd7 7a04 	vldr	s15, [r7, #16]
 8002aea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002af2:	d503      	bpl.n	8002afc <Board1_Process_User_Commands+0xe4>
        tmp = -1;
 8002af4:	f04f 33ff 	mov.w	r3, #4294967295
 8002af8:	60fb      	str	r3, [r7, #12]
 8002afa:	e00a      	b.n	8002b12 <Board1_Process_User_Commands+0xfa>
      } else {
        tmp = (turn > 0.0F);
 8002afc:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b08:	bfcc      	ite	gt
 8002b0a:	2301      	movgt	r3, #1
 8002b0c:	2300      	movle	r3, #0
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	60fb      	str	r3, [r7, #12]
      }

      turn = (real32_T)tmp * throttle;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	ee07 3a90 	vmov	s15, r3
 8002b18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b1c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002b20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b24:	edc7 7a04 	vstr	s15, [r7, #16]
    }
  }

  throttle = forward + turn;
 8002b28:	ed97 7a06 	vldr	s14, [r7, #24]
 8002b2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b34:	edc7 7a05 	vstr	s15, [r7, #20]
  forward -= turn;
 8002b38:	ed97 7a06 	vldr	s14, [r7, #24]
 8002b3c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b44:	edc7 7a06 	vstr	s15, [r7, #24]
  turn = fmaxf(fabsf(throttle), fabsf(forward));
 8002b48:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b4c:	eeb0 7ae7 	vabs.f32	s14, s15
 8002b50:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b54:	eef0 7ae7 	vabs.f32	s15, s15
 8002b58:	eef0 0a67 	vmov.f32	s1, s15
 8002b5c:	eeb0 0a47 	vmov.f32	s0, s14
 8002b60:	f015 fb10 	bl	8018184 <fmaxf>
 8002b64:	ed87 0a04 	vstr	s0, [r7, #16]
  if (turn > MAX_SPEED) {
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	ee07 3a90 	vmov	s15, r3
 8002b6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b72:	ed97 7a04 	vldr	s14, [r7, #16]
 8002b76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b7e:	dd1a      	ble.n	8002bb6 <Board1_Process_User_Commands+0x19e>
    turn = (real32_T)MAX_SPEED / turn;
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	ee07 3a90 	vmov	s15, r3
 8002b86:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002b8a:	ed97 7a04 	vldr	s14, [r7, #16]
 8002b8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b92:	edc7 7a04 	vstr	s15, [r7, #16]
    throttle *= turn;
 8002b96:	ed97 7a05 	vldr	s14, [r7, #20]
 8002b9a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ba2:	edc7 7a05 	vstr	s15, [r7, #20]
    forward *= turn;
 8002ba6:	ed97 7a06 	vldr	s14, [r7, #24]
 8002baa:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bb2:	edc7 7a06 	vstr	s15, [r7, #24]
  }

  Board1_DW.decision.rif_FA = throttle;
 8002bb6:	4a0a      	ldr	r2, [pc, #40]	@ (8002be0 <Board1_Process_User_Commands+0x1c8>)
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  Board1_DW.decision.rif_BA = throttle;
 8002bbe:	4a08      	ldr	r2, [pc, #32]	@ (8002be0 <Board1_Process_User_Commands+0x1c8>)
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  Board1_DW.decision.rif_FB = forward;
 8002bc6:	4a06      	ldr	r2, [pc, #24]	@ (8002be0 <Board1_Process_User_Commands+0x1c8>)
 8002bc8:	69bb      	ldr	r3, [r7, #24]
 8002bca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  Board1_DW.decision.rif_BB = forward;
 8002bce:	4a04      	ldr	r2, [pc, #16]	@ (8002be0 <Board1_Process_User_Commands+0x1c8>)
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002bd6:	bf00      	nop
 8002bd8:	3720      	adds	r7, #32
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	2000021c 	.word	0x2000021c
 8002be4:	437f0000 	.word	0x437f0000
 8002be8:	3c23d70a 	.word	0x3c23d70a
 8002bec:	3eb33333 	.word	0x3eb33333

08002bf0 <Board1_Turn_Back>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Back(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = Board1_TURN_BACK_RPM;
 8002bf4:	4b0a      	ldr	r3, [pc, #40]	@ (8002c20 <Board1_Turn_Back+0x30>)
 8002bf6:	4a0b      	ldr	r2, [pc, #44]	@ (8002c24 <Board1_Turn_Back+0x34>)
 8002bf8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = -40.0F;
 8002bfc:	4b08      	ldr	r3, [pc, #32]	@ (8002c20 <Board1_Turn_Back+0x30>)
 8002bfe:	4a0a      	ldr	r2, [pc, #40]	@ (8002c28 <Board1_Turn_Back+0x38>)
 8002c00:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = Board1_TURN_BACK_RPM;
 8002c04:	4b06      	ldr	r3, [pc, #24]	@ (8002c20 <Board1_Turn_Back+0x30>)
 8002c06:	4a07      	ldr	r2, [pc, #28]	@ (8002c24 <Board1_Turn_Back+0x34>)
 8002c08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = -40.0F;
 8002c0c:	4b04      	ldr	r3, [pc, #16]	@ (8002c20 <Board1_Turn_Back+0x30>)
 8002c0e:	4a06      	ldr	r2, [pc, #24]	@ (8002c28 <Board1_Turn_Back+0x38>)
 8002c10:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8002c14:	bf00      	nop
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	2000021c 	.word	0x2000021c
 8002c24:	42200000 	.word	0x42200000
 8002c28:	c2200000 	.word	0xc2200000

08002c2c <enter_internal_Moving_obstacle_>:

/* Function for Chart: '<Root>/Board1' */
static void enter_internal_Moving_obstacle_(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  Board1_DW.turn_counter = 0U;
 8002c30:	4b19      	ldr	r3, [pc, #100]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
  if (!Board1_DW.global_state.stateB2.gyroError) {
 8002c38:	4b17      	ldr	r3, [pc, #92]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c3a:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d119      	bne.n	8002c76 <enter_internal_Moving_obstacle_+0x4a>
    Board1_DW.angle = 0.0F;
 8002c42:	4b15      	ldr	r3, [pc, #84]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c44:	f04f 0200 	mov.w	r2, #0
 8002c48:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    Board1_DW.prevYaw = 0.0F;
 8002c4c:	4b12      	ldr	r3, [pc, #72]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c4e:	f04f 0200 	mov.w	r2, #0
 8002c52:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_Turn_moving_left_gyro;
 8002c56:	4b10      	ldr	r3, [pc, #64]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board1_Process_Evasive_Commands(false, Board1_DW.open_loop);
 8002c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c60:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 8002c64:	4619      	mov	r1, r3
 8002c66:	2000      	movs	r0, #0
 8002c68:	f7ff fb5e 	bl	8002328 <Board1_Process_Evasive_Commands>
    Board1_DW.decision.brk_mode = NONE;
 8002c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
  } else {
    Board1_DW.is_Moving_obstacle_from_left_ro = Boa_IN_Turn_moving_left_no_gyro;
    Board1_Process_Evasive_Commands(false, Board1_DW.open_loop);
    Board1_DW.decision.brk_mode = NONE;
  }
}
 8002c74:	e00e      	b.n	8002c94 <enter_internal_Moving_obstacle_+0x68>
    Board1_DW.is_Moving_obstacle_from_left_ro = Boa_IN_Turn_moving_left_no_gyro;
 8002c76:	4b08      	ldr	r3, [pc, #32]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c78:	2202      	movs	r2, #2
 8002c7a:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board1_Process_Evasive_Commands(false, Board1_DW.open_loop);
 8002c7e:	4b06      	ldr	r3, [pc, #24]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c80:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 8002c84:	4619      	mov	r1, r3
 8002c86:	2000      	movs	r0, #0
 8002c88:	f7ff fb4e 	bl	8002328 <Board1_Process_Evasive_Commands>
    Board1_DW.decision.brk_mode = NONE;
 8002c8c:	4b02      	ldr	r3, [pc, #8]	@ (8002c98 <enter_internal_Moving_obstacle_+0x6c>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002c94:	bf00      	nop
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	2000021c 	.word	0x2000021c

08002c9c <enter_internal_Moving_obstacl_f>:

/* Function for Chart: '<Root>/Board1' */
static void enter_internal_Moving_obstacl_f(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
  Board1_DW.turn_counter = 0U;
 8002ca0:	4b19      	ldr	r3, [pc, #100]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
  if (!Board1_DW.global_state.stateB2.gyroError) {
 8002ca8:	4b17      	ldr	r3, [pc, #92]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002caa:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d119      	bne.n	8002ce6 <enter_internal_Moving_obstacl_f+0x4a>
    Board1_DW.angle = 0.0F;
 8002cb2:	4b15      	ldr	r3, [pc, #84]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002cb4:	f04f 0200 	mov.w	r2, #0
 8002cb8:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    Board1_DW.prevYaw = 0.0F;
 8002cbc:	4b12      	ldr	r3, [pc, #72]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002cbe:	f04f 0200 	mov.w	r2, #0
 8002cc2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    Board1_DW.is_Moving_obstacle_from_right_r = Board_IN_Turn_moving_right_gyro;
 8002cc6:	4b10      	ldr	r3, [pc, #64]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002cc8:	2201      	movs	r2, #1
 8002cca:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board1_Process_Evasive_Commands(true, Board1_DW.open_loop);
 8002cce:	4b0e      	ldr	r3, [pc, #56]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002cd0:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	2001      	movs	r0, #1
 8002cd8:	f7ff fb26 	bl	8002328 <Board1_Process_Evasive_Commands>
    Board1_DW.decision.brk_mode = NONE;
 8002cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
  } else {
    Board1_DW.is_Moving_obstacle_from_right_r = Bo_IN_Turn_moving_right_no_gyro;
    Board1_Process_Evasive_Commands(true, Board1_DW.open_loop);
    Board1_DW.decision.brk_mode = NONE;
  }
}
 8002ce4:	e00e      	b.n	8002d04 <enter_internal_Moving_obstacl_f+0x68>
    Board1_DW.is_Moving_obstacle_from_right_r = Bo_IN_Turn_moving_right_no_gyro;
 8002ce6:	4b08      	ldr	r3, [pc, #32]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002ce8:	2202      	movs	r2, #2
 8002cea:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board1_Process_Evasive_Commands(true, Board1_DW.open_loop);
 8002cee:	4b06      	ldr	r3, [pc, #24]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002cf0:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	2001      	movs	r0, #1
 8002cf8:	f7ff fb16 	bl	8002328 <Board1_Process_Evasive_Commands>
    Board1_DW.decision.brk_mode = NONE;
 8002cfc:	4b02      	ldr	r3, [pc, #8]	@ (8002d08 <enter_internal_Moving_obstacl_f+0x6c>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002d04:	bf00      	nop
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	2000021c 	.word	0x2000021c

08002d0c <Board1_Select_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Select_routine(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 8002d12:	f7ff f817 	bl	8001d44 <Board1_Emergency_B_Pressed>
 8002d16:	4603      	mov	r3, r0
 8002d18:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8002d1a:	79fb      	ldrb	r3, [r7, #7]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d00e      	beq.n	8002d3e <Board1_Select_routine+0x32>
    Board1_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8002d20:	4b6b      	ldr	r3, [pc, #428]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002d22:	2202      	movs	r2, #2
 8002d24:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002d28:	4b69      	ldr	r3, [pc, #420]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
    Board1_Stop_Motors();
 8002d30:	f7ff f88c 	bl	8001e4c <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8002d34:	4b66      	ldr	r3, [pc, #408]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002d36:	2202      	movs	r2, #2
 8002d38:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          }
        }
      }
    }
  }
}
 8002d3c:	e0c4      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
    b = Board1_Emergency_S_Routine();
 8002d3e:	f7ff fd31 	bl	80027a4 <Board1_Emergency_S_Routine>
 8002d42:	4603      	mov	r3, r0
 8002d44:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002d46:	79fb      	ldrb	r3, [r7, #7]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d00e      	beq.n	8002d6a <Board1_Select_routine+0x5e>
      Board1_DW.is_Normal_routine = Boar_IN_Emergency_sonar_routine;
 8002d4c:	4b60      	ldr	r3, [pc, #384]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002d4e:	2203      	movs	r2, #3
 8002d50:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 8002d54:	4b5e      	ldr	r3, [pc, #376]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      Board1_Stop_Motors();
 8002d5c:	f7ff f876 	bl	8001e4c <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = EMERGENCY;
 8002d60:	4b5b      	ldr	r3, [pc, #364]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002d62:	2202      	movs	r2, #2
 8002d64:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002d68:	e0ae      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
      b = Board1_Mov_Obs_R_Routine();
 8002d6a:	f7ff fd59 	bl	8002820 <Board1_Mov_Obs_R_Routine>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8002d72:	79fb      	ldrb	r3, [r7, #7]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d006      	beq.n	8002d86 <Board1_Select_routine+0x7a>
        Board1_DW.is_Normal_routine = IN_Moving_obstacle_from_right_r;
 8002d78:	4b55      	ldr	r3, [pc, #340]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002d7a:	2206      	movs	r2, #6
 8002d7c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
        enter_internal_Moving_obstacl_f();
 8002d80:	f7ff ff8c 	bl	8002c9c <enter_internal_Moving_obstacl_f>
}
 8002d84:	e0a0      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
        b = Board1_Mov_Obs_L_Routine();
 8002d86:	f7ff fd73 	bl	8002870 <Board1_Mov_Obs_L_Routine>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002d8e:	79fb      	ldrb	r3, [r7, #7]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d006      	beq.n	8002da2 <Board1_Select_routine+0x96>
          Board1_DW.is_Normal_routine = IN_Moving_obstacle_from_left_ro;
 8002d94:	4b4e      	ldr	r3, [pc, #312]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002d96:	2205      	movs	r2, #5
 8002d98:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
          enter_internal_Moving_obstacle_();
 8002d9c:	f7ff ff46 	bl	8002c2c <enter_internal_Moving_obstacle_>
}
 8002da0:	e092      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
          b = Board1_Stop_Slow_Routine();
 8002da2:	f7ff fd8d 	bl	80028c0 <Board1_Stop_Slow_Routine>
 8002da6:	4603      	mov	r3, r0
 8002da8:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002daa:	79fb      	ldrb	r3, [r7, #7]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d00e      	beq.n	8002dce <Board1_Select_routine+0xc2>
            Board1_DW.is_Normal_routine = Board1_IN_Stop_slow_routine;
 8002db0:	4b47      	ldr	r3, [pc, #284]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002db2:	220a      	movs	r2, #10
 8002db4:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
            Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8002db8:	4b45      	ldr	r3, [pc, #276]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002dba:	2201      	movs	r2, #1
 8002dbc:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
            Board1_Stop_Motors();
 8002dc0:	f7ff f844 	bl	8001e4c <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NORMAL;
 8002dc4:	4b42      	ldr	r3, [pc, #264]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002dcc:	e07c      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
            b = Low_Controller_Battery_Routine();
 8002dce:	f7ff fdb7 	bl	8002940 <Low_Controller_Battery_Routine>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8002dd6:	79fb      	ldrb	r3, [r7, #7]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00e      	beq.n	8002dfa <Board1_Select_routine+0xee>
              Board1_DW.is_Normal_routine = IN_Low_controller_battery_routi;
 8002ddc:	4b3c      	ldr	r3, [pc, #240]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002dde:	2204      	movs	r2, #4
 8002de0:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
              Board1_DW.is_Low_controller_battery_routi =
 8002de4:	4b3a      	ldr	r3, [pc, #232]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
              Board1_Stop_Motors();
 8002dec:	f7ff f82e 	bl	8001e4c <Board1_Stop_Motors>
              Board1_DW.decision.brk_mode = NORMAL;
 8002df0:	4b37      	ldr	r3, [pc, #220]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002df8:	e066      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
              b = Board1_Spec_Retro_Routine();
 8002dfa:	f7ff fdbb 	bl	8002974 <Board1_Spec_Retro_Routine>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8002e02:	79fb      	ldrb	r3, [r7, #7]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d030      	beq.n	8002e6a <Board1_Select_routine+0x15e>
                Board1_DW.is_Normal_routine = Board1_IN_Special_retro_routine;
 8002e08:	4b31      	ldr	r3, [pc, #196]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e0a:	2209      	movs	r2, #9
 8002e0c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                Board1_DW.special_retro_rotating = true;
 8002e10:	4b2f      	ldr	r3, [pc, #188]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
                Board1_DW.turn_counter = 0U;
 8002e18:	4b2d      	ldr	r3, [pc, #180]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
                if (!Board1_DW.global_state.stateB2.gyroError) {
 8002e20:	4b2b      	ldr	r3, [pc, #172]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e22:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d114      	bne.n	8002e54 <Board1_Select_routine+0x148>
                  Board1_DW.angle = 0.0F;
 8002e2a:	4b29      	ldr	r3, [pc, #164]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e2c:	f04f 0200 	mov.w	r2, #0
 8002e30:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
                  Board1_DW.prevYaw = 0.0F;
 8002e34:	4b26      	ldr	r3, [pc, #152]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e36:	f04f 0200 	mov.w	r2, #0
 8002e3a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                  Board1_DW.is_Special_retro_routine = Board1_IN_Turn_back_gyro;
 8002e3e:	4b24      	ldr	r3, [pc, #144]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e40:	2202      	movs	r2, #2
 8002e42:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                  Board1_Turn_Back();
 8002e46:	f7ff fed3 	bl	8002bf0 <Board1_Turn_Back>
                  Board1_DW.decision.brk_mode = NONE;
 8002e4a:	4b21      	ldr	r3, [pc, #132]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002e52:	e039      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
                  Board1_DW.is_Special_retro_routine =
 8002e54:	4b1e      	ldr	r3, [pc, #120]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e56:	2203      	movs	r2, #3
 8002e58:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
                  Board1_Turn_Back();
 8002e5c:	f7ff fec8 	bl	8002bf0 <Board1_Turn_Back>
                  Board1_DW.decision.brk_mode = NONE;
 8002e60:	4b1b      	ldr	r3, [pc, #108]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002e68:	e02e      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
                b = Board1_Stationary_Obs_Routine();
 8002e6a:	f7ff fda7 	bl	80029bc <Board1_Stationary_Obs_Routine>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	71fb      	strb	r3, [r7, #7]
                if (b) {
 8002e72:	79fb      	ldrb	r3, [r7, #7]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d00e      	beq.n	8002e96 <Board1_Select_routine+0x18a>
                  Board1_DW.is_Normal_routine = Board1_IN_Not_moving_routine;
 8002e78:	4b15      	ldr	r3, [pc, #84]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e7a:	2207      	movs	r2, #7
 8002e7c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                  Board1_DW.is_Not_moving_routine = Board1_IN_Not_moving;
 8002e80:	4b13      	ldr	r3, [pc, #76]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
                  Board1_Stop_Motors();
 8002e88:	f7fe ffe0 	bl	8001e4c <Board1_Stop_Motors>
                  Board1_DW.decision.brk_mode = NORMAL;
 8002e8c:	4b10      	ldr	r3, [pc, #64]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e8e:	2201      	movs	r2, #1
 8002e90:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002e94:	e018      	b.n	8002ec8 <Board1_Select_routine+0x1bc>
                } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002e96:	4b0e      	ldr	r3, [pc, #56]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002e98:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002e9c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d111      	bne.n	8002ec8 <Board1_Select_routine+0x1bc>
                  Board1_DW.is_Normal_routine = B_IN_Control_controller_routine;
 8002ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                  Board1_DW.is_Control_controller_routine =
 8002eac:	4b08      	ldr	r3, [pc, #32]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
                  Board1_Process_User_Commands(Board1_DW.open_loop);
 8002eb4:	4b06      	ldr	r3, [pc, #24]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002eb6:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7ff fdac 	bl	8002a18 <Board1_Process_User_Commands>
                  Board1_DW.decision.brk_mode = NONE;
 8002ec0:	4b03      	ldr	r3, [pc, #12]	@ (8002ed0 <Board1_Select_routine+0x1c4>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002ec8:	bf00      	nop
 8002eca:	3708      	adds	r7, #8
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	2000021c 	.word	0x2000021c

08002ed4 <Board1_Special_retro_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Special_retro_routine(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 8002eda:	f7fe ff33 	bl	8001d44 <Board1_Emergency_B_Pressed>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	70fb      	strb	r3, [r7, #3]
  if (b) {
 8002ee2:	78fb      	ldrb	r3, [r7, #3]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d016      	beq.n	8002f16 <Board1_Special_retro_routine+0x42>
    Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002ee8:	4b75      	ldr	r3, [pc, #468]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    Board1_DW.special_retro_rotating = false;
 8002ef0:	4b73      	ldr	r3, [pc, #460]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    Board1_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8002ef8:	4b71      	ldr	r3, [pc, #452]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002efa:	2202      	movs	r2, #2
 8002efc:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002f00:	4b6f      	ldr	r3, [pc, #444]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002f02:	2201      	movs	r2, #1
 8002f04:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
    Board1_Stop_Motors();
 8002f08:	f7fe ffa0 	bl	8001e4c <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8002f0c:	4b6c      	ldr	r3, [pc, #432]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002f0e:	2202      	movs	r2, #2
 8002f10:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
        break;
      }
    }
  }
}
 8002f14:	e0d0      	b.n	80030b8 <Board1_Special_retro_routine+0x1e4>
    b = Board1_Stop_B_Pressed();
 8002f16:	f7ff f9e9 	bl	80022ec <Board1_Stop_B_Pressed>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	70fb      	strb	r3, [r7, #3]
    if (b) {
 8002f1e:	78fb      	ldrb	r3, [r7, #3]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d016      	beq.n	8002f52 <Board1_Special_retro_routine+0x7e>
      Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002f24:	4b66      	ldr	r3, [pc, #408]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
      Board1_DW.special_retro_rotating = false;
 8002f2c:	4b64      	ldr	r3, [pc, #400]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
      Board1_DW.is_Normal_routine = Board1_IN_Stop_slow_routine;
 8002f34:	4b62      	ldr	r3, [pc, #392]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002f36:	220a      	movs	r2, #10
 8002f38:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8002f3c:	4b60      	ldr	r3, [pc, #384]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
      Board1_Stop_Motors();
 8002f44:	f7fe ff82 	bl	8001e4c <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = NORMAL;
 8002f48:	4b5d      	ldr	r3, [pc, #372]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002f50:	e0b2      	b.n	80030b8 <Board1_Special_retro_routine+0x1e4>
      switch (Board1_DW.is_Special_retro_routine) {
 8002f52:	4b5b      	ldr	r3, [pc, #364]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002f54:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8002f58:	2b03      	cmp	r3, #3
 8002f5a:	d070      	beq.n	800303e <Board1_Special_retro_routine+0x16a>
 8002f5c:	2b03      	cmp	r3, #3
 8002f5e:	f300 80ab 	bgt.w	80030b8 <Board1_Special_retro_routine+0x1e4>
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d002      	beq.n	8002f6c <Board1_Special_retro_routine+0x98>
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d013      	beq.n	8002f92 <Board1_Special_retro_routine+0xbe>
}
 8002f6a:	e0a5      	b.n	80030b8 <Board1_Special_retro_routine+0x1e4>
        if (Board1_DW.global_state.stateB2.controller_y >=
 8002f6c:	4b54      	ldr	r3, [pc, #336]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002f6e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002f72:	2bfe      	cmp	r3, #254	@ 0xfe
 8002f74:	f240 809b 	bls.w	80030ae <Board1_Special_retro_routine+0x1da>
          Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002f78:	4b51      	ldr	r3, [pc, #324]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
          Board1_DW.special_retro_rotating = false;
 8002f80:	4b4f      	ldr	r3, [pc, #316]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
          Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8002f88:	4b4d      	ldr	r3, [pc, #308]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002f8a:	2208      	movs	r2, #8
 8002f8c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
        break;
 8002f90:	e08d      	b.n	80030ae <Board1_Special_retro_routine+0x1da>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002f92:	4b4b      	ldr	r3, [pc, #300]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002f94:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002f98:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	f040 8088 	bne.w	80030b2 <Board1_Special_retro_routine+0x1de>
          Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8002fa2:	4b47      	ldr	r3, [pc, #284]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002fa4:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8002fa8:	eeb0 0a67 	vmov.f32	s0, s15
 8002fac:	f7fe ff24 	bl	8001df8 <Board1_Update_Angle>
          tmp = Board1_DW.turn_counter + 1U;
 8002fb0:	4b43      	ldr	r3, [pc, #268]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002fb2:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	607b      	str	r3, [r7, #4]
          if (Board1_DW.turn_counter + 1U > 255U) {
 8002fba:	4b41      	ldr	r3, [pc, #260]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002fbc:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	2bff      	cmp	r3, #255	@ 0xff
 8002fc4:	d901      	bls.n	8002fca <Board1_Special_retro_routine+0xf6>
            tmp = 255U;
 8002fc6:	23ff      	movs	r3, #255	@ 0xff
 8002fc8:	607b      	str	r3, [r7, #4]
          Board1_DW.turn_counter = (uint8_T)tmp;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	b2da      	uxtb	r2, r3
 8002fce:	4b3c      	ldr	r3, [pc, #240]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002fd0:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          if ((fabsf(Board1_DW.angle) >= Board1_TURN_BACK_ANGLE) ||
 8002fd4:	4b3a      	ldr	r3, [pc, #232]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002fd6:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8002fda:	eef0 7ae7 	vabs.f32	s15, s15
 8002fde:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80030c4 <Board1_Special_retro_routine+0x1f0>
 8002fe2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fea:	da04      	bge.n	8002ff6 <Board1_Special_retro_routine+0x122>
              (Board1_DW.turn_counter >= Board1_TURN_BACK_LIMIT_COUNT)) {
 8002fec:	4b34      	ldr	r3, [pc, #208]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002fee:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
          if ((fabsf(Board1_DW.angle) >= Board1_TURN_BACK_ANGLE) ||
 8002ff2:	2b31      	cmp	r3, #49	@ 0x31
 8002ff4:	d918      	bls.n	8003028 <Board1_Special_retro_routine+0x154>
            Board1_DW.angle = 0.0F;
 8002ff6:	4b32      	ldr	r3, [pc, #200]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8002ff8:	f04f 0200 	mov.w	r2, #0
 8002ffc:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            Board1_DW.prevYaw = 0.0F;
 8003000:	4b2f      	ldr	r3, [pc, #188]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8003002:	f04f 0200 	mov.w	r2, #0
 8003006:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.turn_counter = 0U;
 800300a:	4b2d      	ldr	r3, [pc, #180]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 800300c:	2200      	movs	r2, #0
 800300e:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
            Board1_DW.is_Special_retro_routine = Board1_IN_Stop_back_rotation;
 8003012:	4b2b      	ldr	r3, [pc, #172]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8003014:	2201      	movs	r2, #1
 8003016:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
            Board1_Stop_Motors();
 800301a:	f7fe ff17 	bl	8001e4c <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NONE;
 800301e:	4b28      	ldr	r3, [pc, #160]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8003020:	2200      	movs	r2, #0
 8003022:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8003026:	e044      	b.n	80030b2 <Board1_Special_retro_routine+0x1de>
            Board1_DW.is_Special_retro_routine = Board1_IN_Turn_back_gyro;
 8003028:	4b25      	ldr	r3, [pc, #148]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 800302a:	2202      	movs	r2, #2
 800302c:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
            Board1_Turn_Back();
 8003030:	f7ff fdde 	bl	8002bf0 <Board1_Turn_Back>
            Board1_DW.decision.brk_mode = NONE;
 8003034:	4b22      	ldr	r3, [pc, #136]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8003036:	2200      	movs	r2, #0
 8003038:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 800303c:	e039      	b.n	80030b2 <Board1_Special_retro_routine+0x1de>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 800303e:	4b20      	ldr	r3, [pc, #128]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8003040:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003044:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003048:	4293      	cmp	r3, r2
 800304a:	d134      	bne.n	80030b6 <Board1_Special_retro_routine+0x1e2>
          tmp = Board1_DW.turn_counter + 1U;
 800304c:	4b1c      	ldr	r3, [pc, #112]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 800304e:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8003052:	3301      	adds	r3, #1
 8003054:	607b      	str	r3, [r7, #4]
          if (Board1_DW.turn_counter + 1U > 255U) {
 8003056:	4b1a      	ldr	r3, [pc, #104]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8003058:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800305c:	3301      	adds	r3, #1
 800305e:	2bff      	cmp	r3, #255	@ 0xff
 8003060:	d901      	bls.n	8003066 <Board1_Special_retro_routine+0x192>
            tmp = 255U;
 8003062:	23ff      	movs	r3, #255	@ 0xff
 8003064:	607b      	str	r3, [r7, #4]
          Board1_DW.turn_counter = (uint8_T)tmp;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	b2da      	uxtb	r2, r3
 800306a:	4b15      	ldr	r3, [pc, #84]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 800306c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          if (Board1_DW.turn_counter >= 40) {
 8003070:	4b13      	ldr	r3, [pc, #76]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8003072:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8003076:	2b27      	cmp	r3, #39	@ 0x27
 8003078:	d90e      	bls.n	8003098 <Board1_Special_retro_routine+0x1c4>
            Board1_DW.turn_counter = 0U;
 800307a:	4b11      	ldr	r3, [pc, #68]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 800307c:	2200      	movs	r2, #0
 800307e:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
            Board1_DW.is_Special_retro_routine = Board1_IN_Stop_back_rotation;
 8003082:	4b0f      	ldr	r3, [pc, #60]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8003084:	2201      	movs	r2, #1
 8003086:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
            Board1_Stop_Motors();
 800308a:	f7fe fedf 	bl	8001e4c <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NONE;
 800308e:	4b0c      	ldr	r3, [pc, #48]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 8003090:	2200      	movs	r2, #0
 8003092:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8003096:	e00e      	b.n	80030b6 <Board1_Special_retro_routine+0x1e2>
            Board1_DW.is_Special_retro_routine = Board1_IN_Turn_back_no_gyro;
 8003098:	4b09      	ldr	r3, [pc, #36]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 800309a:	2203      	movs	r2, #3
 800309c:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
            Board1_Turn_Back();
 80030a0:	f7ff fda6 	bl	8002bf0 <Board1_Turn_Back>
            Board1_DW.decision.brk_mode = NONE;
 80030a4:	4b06      	ldr	r3, [pc, #24]	@ (80030c0 <Board1_Special_retro_routine+0x1ec>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80030ac:	e003      	b.n	80030b6 <Board1_Special_retro_routine+0x1e2>
        break;
 80030ae:	bf00      	nop
 80030b0:	e002      	b.n	80030b8 <Board1_Special_retro_routine+0x1e4>
        break;
 80030b2:	bf00      	nop
 80030b4:	e000      	b.n	80030b8 <Board1_Special_retro_routine+0x1e4>
        break;
 80030b6:	bf00      	nop
}
 80030b8:	bf00      	nop
 80030ba:	3708      	adds	r7, #8
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	2000021c 	.word	0x2000021c
 80030c4:	43340000 	.word	0x43340000

080030c8 <Board1_Mov_Obs_Right>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_Right(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80030cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003100 <Board1_Mov_Obs_Right+0x38>)
 80030ce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
    (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT) &&
 80030d2:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d10b      	bne.n	80030f2 <Board1_Mov_Obs_Right+0x2a>
 80030da:	4b09      	ldr	r3, [pc, #36]	@ (8003100 <Board1_Mov_Obs_Right+0x38>)
 80030dc:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d106      	bne.n	80030f2 <Board1_Mov_Obs_Right+0x2a>
    Board1_DW.global_state.obs_detection;
 80030e4:	4b06      	ldr	r3, [pc, #24]	@ (8003100 <Board1_Mov_Obs_Right+0x38>)
 80030e6:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT) &&
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d001      	beq.n	80030f2 <Board1_Mov_Obs_Right+0x2a>
 80030ee:	2301      	movs	r3, #1
 80030f0:	e000      	b.n	80030f4 <Board1_Mov_Obs_Right+0x2c>
 80030f2:	2300      	movs	r3, #0
 80030f4:	b2db      	uxtb	r3, r3
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr
 8003100:	2000021c 	.word	0x2000021c

08003104 <Board1_Mov_Obs_Left>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_Left(void)
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8003108:	4b0c      	ldr	r3, [pc, #48]	@ (800313c <Board1_Mov_Obs_Left+0x38>)
 800310a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
    (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT) &&
 800310e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003112:	4293      	cmp	r3, r2
 8003114:	d10b      	bne.n	800312e <Board1_Mov_Obs_Left+0x2a>
 8003116:	4b09      	ldr	r3, [pc, #36]	@ (800313c <Board1_Mov_Obs_Left+0x38>)
 8003118:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 800311c:	2b01      	cmp	r3, #1
 800311e:	d106      	bne.n	800312e <Board1_Mov_Obs_Left+0x2a>
    Board1_DW.global_state.obs_detection;
 8003120:	4b06      	ldr	r3, [pc, #24]	@ (800313c <Board1_Mov_Obs_Left+0x38>)
 8003122:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT) &&
 8003126:	2b00      	cmp	r3, #0
 8003128:	d001      	beq.n	800312e <Board1_Mov_Obs_Left+0x2a>
 800312a:	2301      	movs	r3, #1
 800312c:	e000      	b.n	8003130 <Board1_Mov_Obs_Left+0x2c>
 800312e:	2300      	movs	r3, #0
 8003130:	b2db      	uxtb	r3, r3
}
 8003132:	4618      	mov	r0, r3
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr
 800313c:	2000021c 	.word	0x2000021c

08003140 <Bo_exit_internal_Normal_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Bo_exit_internal_Normal_routine(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  if (Board1_DW.is_Normal_routine == Board1_IN_Special_retro_routine) {
 8003144:	4b1d      	ldr	r3, [pc, #116]	@ (80031bc <Bo_exit_internal_Normal_routine+0x7c>)
 8003146:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 800314a:	2b09      	cmp	r3, #9
 800314c:	d10c      	bne.n	8003168 <Bo_exit_internal_Normal_routine+0x28>
    Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 800314e:	4b1b      	ldr	r3, [pc, #108]	@ (80031bc <Bo_exit_internal_Normal_routine+0x7c>)
 8003150:	2200      	movs	r2, #0
 8003152:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    Board1_DW.special_retro_rotating = false;
 8003156:	4b19      	ldr	r3, [pc, #100]	@ (80031bc <Bo_exit_internal_Normal_routine+0x7c>)
 8003158:	2200      	movs	r2, #0
 800315a:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    Board1_DW.is_Normal_routine = Board1_IN_NO_ACTIVE_CHILD;
 800315e:	4b17      	ldr	r3, [pc, #92]	@ (80031bc <Bo_exit_internal_Normal_routine+0x7c>)
 8003160:	2200      	movs	r2, #0
 8003162:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
    Board1_DW.is_Not_moving_routine = Board1_IN_NO_ACTIVE_CHILD;
    Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
    Board1_DW.is_Normal_routine = Board1_IN_NO_ACTIVE_CHILD;
  }
}
 8003166:	e023      	b.n	80031b0 <Bo_exit_internal_Normal_routine+0x70>
    Board1_DW.is_Control_controller_routine = Board1_IN_NO_ACTIVE_CHILD;
 8003168:	4b14      	ldr	r3, [pc, #80]	@ (80031bc <Bo_exit_internal_Normal_routine+0x7c>)
 800316a:	2200      	movs	r2, #0
 800316c:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    Board1_DW.is_Emergency_button_routine = Board1_IN_NO_ACTIVE_CHILD;
 8003170:	4b12      	ldr	r3, [pc, #72]	@ (80031bc <Bo_exit_internal_Normal_routine+0x7c>)
 8003172:	2200      	movs	r2, #0
 8003174:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
    Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8003178:	4b10      	ldr	r3, [pc, #64]	@ (80031bc <Bo_exit_internal_Normal_routine+0x7c>)
 800317a:	2200      	movs	r2, #0
 800317c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board1_DW.is_Low_controller_battery_routi = Board1_IN_NO_ACTIVE_CHILD;
 8003180:	4b0e      	ldr	r3, [pc, #56]	@ (80031bc <Bo_exit_internal_Normal_routine+0x7c>)
 8003182:	2200      	movs	r2, #0
 8003184:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
    Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 8003188:	4b0c      	ldr	r3, [pc, #48]	@ (80031bc <Bo_exit_internal_Normal_routine+0x7c>)
 800318a:	2200      	movs	r2, #0
 800318c:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 8003190:	4b0a      	ldr	r3, [pc, #40]	@ (80031bc <Bo_exit_internal_Normal_routine+0x7c>)
 8003192:	2200      	movs	r2, #0
 8003194:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board1_DW.is_Not_moving_routine = Board1_IN_NO_ACTIVE_CHILD;
 8003198:	4b08      	ldr	r3, [pc, #32]	@ (80031bc <Bo_exit_internal_Normal_routine+0x7c>)
 800319a:	2200      	movs	r2, #0
 800319c:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 80031a0:	4b06      	ldr	r3, [pc, #24]	@ (80031bc <Bo_exit_internal_Normal_routine+0x7c>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    Board1_DW.is_Normal_routine = Board1_IN_NO_ACTIVE_CHILD;
 80031a8:	4b04      	ldr	r3, [pc, #16]	@ (80031bc <Bo_exit_internal_Normal_routine+0x7c>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
}
 80031b0:	bf00      	nop
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop
 80031bc:	2000021c 	.word	0x2000021c

080031c0 <Board1_Compute_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Compute_routine(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  if (Board1_DW.is_Compute_routine == Board1_IN_Routine_state_normal) {
 80031c6:	4bb7      	ldr	r3, [pc, #732]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80031c8:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	f040 824e 	bne.w	800366e <Board1_Compute_routine+0x4ae>
    if (Board1_DW.is_Board_state == Board1_IN_Degraded) {
 80031d2:	4bb4      	ldr	r3, [pc, #720]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80031d4:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d10f      	bne.n	80031fc <Board1_Compute_routine+0x3c>
      if (Board1_DW.is_Routine_state_normal == Board1_IN_Normal_routine) {
 80031dc:	4bb1      	ldr	r3, [pc, #708]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80031de:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 80031e2:	2b03      	cmp	r3, #3
 80031e4:	d101      	bne.n	80031ea <Board1_Compute_routine+0x2a>
        Bo_exit_internal_Normal_routine();
 80031e6:	f7ff ffab 	bl	8003140 <Bo_exit_internal_Normal_routine>
      }

      Board1_DW.is_Routine_state_normal = Board1_IN_Normal_routine;
 80031ea:	4bae      	ldr	r3, [pc, #696]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80031ec:	2203      	movs	r2, #3
 80031ee:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
      Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 80031f2:	4bac      	ldr	r3, [pc, #688]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80031f4:	2208      	movs	r2, #8
 80031f6:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
        }
        break;
      }
    }
  }
}
 80031fa:	e238      	b.n	800366e <Board1_Compute_routine+0x4ae>
      switch (Board1_DW.is_Routine_state_normal) {
 80031fc:	4ba9      	ldr	r3, [pc, #676]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80031fe:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 8003202:	2b03      	cmp	r3, #3
 8003204:	d01c      	beq.n	8003240 <Board1_Compute_routine+0x80>
 8003206:	2b03      	cmp	r3, #3
 8003208:	f300 8231 	bgt.w	800366e <Board1_Compute_routine+0x4ae>
 800320c:	2b01      	cmp	r3, #1
 800320e:	d001      	beq.n	8003214 <Board1_Compute_routine+0x54>
 8003210:	2b02      	cmp	r3, #2
        break;
 8003212:	e22c      	b.n	800366e <Board1_Compute_routine+0x4ae>
        b = !Board1_Critical_Voltage_Occured();
 8003214:	f7fe fc20 	bl	8001a58 <Board1_Critical_Voltage_Occured>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	bf0c      	ite	eq
 800321e:	2301      	moveq	r3, #1
 8003220:	2300      	movne	r3, #0
 8003222:	b2db      	uxtb	r3, r3
 8003224:	70fb      	strb	r3, [r7, #3]
        if (b) {
 8003226:	78fb      	ldrb	r3, [r7, #3]
 8003228:	2b00      	cmp	r3, #0
 800322a:	f000 821d 	beq.w	8003668 <Board1_Compute_routine+0x4a8>
          Board1_DW.is_Routine_state_normal = Board1_IN_Normal_routine;
 800322e:	4b9d      	ldr	r3, [pc, #628]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003230:	2203      	movs	r2, #3
 8003232:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
          Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8003236:	4b9b      	ldr	r3, [pc, #620]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003238:	2208      	movs	r2, #8
 800323a:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
        break;
 800323e:	e213      	b.n	8003668 <Board1_Compute_routine+0x4a8>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003240:	4b98      	ldr	r3, [pc, #608]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003242:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003246:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800324a:	4293      	cmp	r3, r2
 800324c:	d104      	bne.n	8003258 <Board1_Compute_routine+0x98>
          b = Board1_Motor_Error_Occured();
 800324e:	f7fe fc15 	bl	8001a7c <Board1_Motor_Error_Occured>
 8003252:	4603      	mov	r3, r0
 8003254:	70fb      	strb	r3, [r7, #3]
 8003256:	e001      	b.n	800325c <Board1_Compute_routine+0x9c>
          b = false;
 8003258:	2300      	movs	r3, #0
 800325a:	70fb      	strb	r3, [r7, #3]
        if (b) {
 800325c:	78fb      	ldrb	r3, [r7, #3]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d00c      	beq.n	800327c <Board1_Compute_routine+0xbc>
          Bo_exit_internal_Normal_routine();
 8003262:	f7ff ff6d 	bl	8003140 <Bo_exit_internal_Normal_routine>
          Board1_DW.is_Routine_state_normal = Board1_IN_Motor_error_routine;
 8003266:	4b8f      	ldr	r3, [pc, #572]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003268:	2202      	movs	r2, #2
 800326a:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
          Board1_Stop_Motors();
 800326e:	f7fe fded 	bl	8001e4c <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = EMERGENCY;
 8003272:	4b8c      	ldr	r3, [pc, #560]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003274:	2202      	movs	r2, #2
 8003276:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 800327a:	e1f7      	b.n	800366c <Board1_Compute_routine+0x4ac>
          if (Board1_DW.sfEvent == Board1_event_STEP) {
 800327c:	4b89      	ldr	r3, [pc, #548]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 800327e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003282:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003286:	4293      	cmp	r3, r2
 8003288:	d104      	bne.n	8003294 <Board1_Compute_routine+0xd4>
            b = Board1_Critical_Voltage_Occured();
 800328a:	f7fe fbe5 	bl	8001a58 <Board1_Critical_Voltage_Occured>
 800328e:	4603      	mov	r3, r0
 8003290:	70fb      	strb	r3, [r7, #3]
 8003292:	e001      	b.n	8003298 <Board1_Compute_routine+0xd8>
            b = false;
 8003294:	2300      	movs	r3, #0
 8003296:	70fb      	strb	r3, [r7, #3]
          if (b) {
 8003298:	78fb      	ldrb	r3, [r7, #3]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00c      	beq.n	80032b8 <Board1_Compute_routine+0xf8>
            Bo_exit_internal_Normal_routine();
 800329e:	f7ff ff4f 	bl	8003140 <Bo_exit_internal_Normal_routine>
            Board1_DW.is_Routine_state_normal = Boa_IN_Critical_voltage_routine;
 80032a2:	4b80      	ldr	r3, [pc, #512]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80032a4:	2201      	movs	r2, #1
 80032a6:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
            Board1_Stop_Motors();
 80032aa:	f7fe fdcf 	bl	8001e4c <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = EMERGENCY;
 80032ae:	4b7d      	ldr	r3, [pc, #500]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80032b0:	2202      	movs	r2, #2
 80032b2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80032b6:	e1d9      	b.n	800366c <Board1_Compute_routine+0x4ac>
            switch (Board1_DW.is_Normal_routine) {
 80032b8:	4b7a      	ldr	r3, [pc, #488]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80032ba:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 80032be:	3b01      	subs	r3, #1
 80032c0:	2b09      	cmp	r3, #9
 80032c2:	f200 81d3 	bhi.w	800366c <Board1_Compute_routine+0x4ac>
 80032c6:	a201      	add	r2, pc, #4	@ (adr r2, 80032cc <Board1_Compute_routine+0x10c>)
 80032c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032cc:	080032f5 	.word	0x080032f5
 80032d0:	08003313 	.word	0x08003313
 80032d4:	08003341 	.word	0x08003341
 80032d8:	08003347 	.word	0x08003347
 80032dc:	08003365 	.word	0x08003365
 80032e0:	0800354b 	.word	0x0800354b
 80032e4:	08003551 	.word	0x08003551
 80032e8:	0800356f 	.word	0x0800356f
 80032ec:	08003575 	.word	0x08003575
 80032f0:	0800357b 	.word	0x0800357b
              if (Board1_DW.is_Control_controller_routine ==
 80032f4:	4b6b      	ldr	r3, [pc, #428]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80032f6:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	f040 81aa 	bne.w	8003654 <Board1_Compute_routine+0x494>
                Board1_DW.is_Control_controller_routine =
 8003300:	4b68      	ldr	r3, [pc, #416]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003302:	2200      	movs	r2, #0
 8003304:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
                Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8003308:	4b66      	ldr	r3, [pc, #408]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 800330a:	2208      	movs	r2, #8
 800330c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
              break;
 8003310:	e1a0      	b.n	8003654 <Board1_Compute_routine+0x494>
              if (Board1_DW.is_Emergency_button_routine ==
 8003312:	4b64      	ldr	r3, [pc, #400]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003314:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 8003318:	2b01      	cmp	r3, #1
 800331a:	f040 819d 	bne.w	8003658 <Board1_Compute_routine+0x498>
                b = Board1_Is_Rover_Stationary();
 800331e:	f7fe fbbf 	bl	8001aa0 <Board1_Is_Rover_Stationary>
 8003322:	4603      	mov	r3, r0
 8003324:	70fb      	strb	r3, [r7, #3]
                if (b) {
 8003326:	78fb      	ldrb	r3, [r7, #3]
 8003328:	2b00      	cmp	r3, #0
 800332a:	f000 8195 	beq.w	8003658 <Board1_Compute_routine+0x498>
                  Board1_DW.is_Emergency_button_routine =
 800332e:	4b5d      	ldr	r3, [pc, #372]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003330:	2200      	movs	r2, #0
 8003332:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
                  Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8003336:	4b5b      	ldr	r3, [pc, #364]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003338:	2208      	movs	r2, #8
 800333a:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
              break;
 800333e:	e18b      	b.n	8003658 <Board1_Compute_routine+0x498>
              Board1_Emergency_sonar_routine();
 8003340:	f7fe fda2 	bl	8001e88 <Board1_Emergency_sonar_routine>
              break;
 8003344:	e18f      	b.n	8003666 <Board1_Compute_routine+0x4a6>
              if (Board1_DW.is_Low_controller_battery_routi ==
 8003346:	4b57      	ldr	r3, [pc, #348]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003348:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 800334c:	2b01      	cmp	r3, #1
 800334e:	f040 8185 	bne.w	800365c <Board1_Compute_routine+0x49c>
                Board1_DW.is_Low_controller_battery_routi =
 8003352:	4b54      	ldr	r3, [pc, #336]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003354:	2200      	movs	r2, #0
 8003356:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
                Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 800335a:	4b52      	ldr	r3, [pc, #328]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 800335c:	2208      	movs	r2, #8
 800335e:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
              break;
 8003362:	e17b      	b.n	800365c <Board1_Compute_routine+0x49c>
              b = Board1_Emergency_B_Pressed();
 8003364:	f7fe fcee 	bl	8001d44 <Board1_Emergency_B_Pressed>
 8003368:	4603      	mov	r3, r0
 800336a:	70fb      	strb	r3, [r7, #3]
              if (b) {
 800336c:	78fb      	ldrb	r3, [r7, #3]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d012      	beq.n	8003398 <Board1_Compute_routine+0x1d8>
                Board1_DW.is_Moving_obstacle_from_left_ro =
 8003372:	4b4c      	ldr	r3, [pc, #304]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                Board1_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 800337a:	4b4a      	ldr	r3, [pc, #296]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 800337c:	2202      	movs	r2, #2
 800337e:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                Board1_DW.is_Emergency_button_routine =
 8003382:	4b48      	ldr	r3, [pc, #288]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003384:	2201      	movs	r2, #1
 8003386:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
                Board1_Stop_Motors();
 800338a:	f7fe fd5f 	bl	8001e4c <Board1_Stop_Motors>
                Board1_DW.decision.brk_mode = EMERGENCY;
 800338e:	4b45      	ldr	r3, [pc, #276]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003390:	2202      	movs	r2, #2
 8003392:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 8003396:	e166      	b.n	8003666 <Board1_Compute_routine+0x4a6>
                b = Board1_Near_Obstacle();
 8003398:	f7fe ff6e 	bl	8002278 <Board1_Near_Obstacle>
 800339c:	4603      	mov	r3, r0
 800339e:	70fb      	strb	r3, [r7, #3]
                if (b) {
 80033a0:	78fb      	ldrb	r3, [r7, #3]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d012      	beq.n	80033cc <Board1_Compute_routine+0x20c>
                  Board1_DW.is_Moving_obstacle_from_left_ro =
 80033a6:	4b3f      	ldr	r3, [pc, #252]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                  Board1_DW.is_Normal_routine = Boar_IN_Emergency_sonar_routine;
 80033ae:	4b3d      	ldr	r3, [pc, #244]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80033b0:	2203      	movs	r2, #3
 80033b2:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                  Board1_DW.is_Emergency_sonar_routine =
 80033b6:	4b3b      	ldr	r3, [pc, #236]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                  Board1_Stop_Motors();
 80033be:	f7fe fd45 	bl	8001e4c <Board1_Stop_Motors>
                  Board1_DW.decision.brk_mode = EMERGENCY;
 80033c2:	4b38      	ldr	r3, [pc, #224]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80033c4:	2202      	movs	r2, #2
 80033c6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 80033ca:	e14c      	b.n	8003666 <Board1_Compute_routine+0x4a6>
                  b = Board1_Stop_B_Pressed();
 80033cc:	f7fe ff8e 	bl	80022ec <Board1_Stop_B_Pressed>
 80033d0:	4603      	mov	r3, r0
 80033d2:	70fb      	strb	r3, [r7, #3]
                  if (b) {
 80033d4:	78fb      	ldrb	r3, [r7, #3]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d012      	beq.n	8003400 <Board1_Compute_routine+0x240>
                    Board1_DW.is_Moving_obstacle_from_left_ro =
 80033da:	4b32      	ldr	r3, [pc, #200]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                    Board1_DW.is_Normal_routine = Board1_IN_Stop_slow_routine;
 80033e2:	4b30      	ldr	r3, [pc, #192]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80033e4:	220a      	movs	r2, #10
 80033e6:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                    Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 80033ea:	4b2e      	ldr	r3, [pc, #184]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80033ec:	2201      	movs	r2, #1
 80033ee:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
                    Board1_Stop_Motors();
 80033f2:	f7fe fd2b 	bl	8001e4c <Board1_Stop_Motors>
                    Board1_DW.decision.brk_mode = NORMAL;
 80033f6:	4b2b      	ldr	r3, [pc, #172]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 80033fe:	e132      	b.n	8003666 <Board1_Compute_routine+0x4a6>
                    switch (Board1_DW.is_Moving_obstacle_from_left_ro) {
 8003400:	4b28      	ldr	r3, [pc, #160]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003402:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8003406:	2b01      	cmp	r3, #1
 8003408:	d002      	beq.n	8003410 <Board1_Compute_routine+0x250>
 800340a:	2b02      	cmp	r3, #2
 800340c:	d05e      	beq.n	80034cc <Board1_Compute_routine+0x30c>
              break;
 800340e:	e12a      	b.n	8003666 <Board1_Compute_routine+0x4a6>
                      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003410:	4b24      	ldr	r3, [pc, #144]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003412:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003416:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800341a:	4293      	cmp	r3, r2
 800341c:	f040 8091 	bne.w	8003542 <Board1_Compute_routine+0x382>
                        Board1_Update_Angle
 8003420:	4b20      	ldr	r3, [pc, #128]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003422:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8003426:	eeb0 0a67 	vmov.f32	s0, s15
 800342a:	f7fe fce5 	bl	8001df8 <Board1_Update_Angle>
                        tmp = Board1_DW.turn_counter + 1U;
 800342e:	4b1d      	ldr	r3, [pc, #116]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003430:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8003434:	3301      	adds	r3, #1
 8003436:	607b      	str	r3, [r7, #4]
                        if (Board1_DW.turn_counter + 1U > 255U) {
 8003438:	4b1a      	ldr	r3, [pc, #104]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 800343a:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800343e:	3301      	adds	r3, #1
 8003440:	2bff      	cmp	r3, #255	@ 0xff
 8003442:	d901      	bls.n	8003448 <Board1_Compute_routine+0x288>
                          tmp = 255U;
 8003444:	23ff      	movs	r3, #255	@ 0xff
 8003446:	607b      	str	r3, [r7, #4]
                        Board1_DW.turn_counter = (uint8_T)tmp;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	b2da      	uxtb	r2, r3
 800344c:	4b15      	ldr	r3, [pc, #84]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 800344e:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
                        if ((fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) ||
 8003452:	4b14      	ldr	r3, [pc, #80]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003454:	edd3 7a34 	vldr	s15, [r3, #208]	@ 0xd0
 8003458:	eef0 7ae7 	vabs.f32	s15, s15
 800345c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80034a8 <Board1_Compute_routine+0x2e8>
 8003460:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003468:	da04      	bge.n	8003474 <Board1_Compute_routine+0x2b4>
                            (Board1_DW.turn_counter >= Board1_TURN_LIMIT_COUNT))
 800346a:	4b0e      	ldr	r3, [pc, #56]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 800346c:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
                        if ((fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) ||
 8003470:	2b1d      	cmp	r3, #29
 8003472:	d91b      	bls.n	80034ac <Board1_Compute_routine+0x2ec>
                          Board1_DW.angle = 0.0F;
 8003474:	4b0b      	ldr	r3, [pc, #44]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003476:	f04f 0200 	mov.w	r2, #0
 800347a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
                          Board1_DW.prevYaw = 0.0F;
 800347e:	4b09      	ldr	r3, [pc, #36]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003480:	f04f 0200 	mov.w	r2, #0
 8003484:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                          Board1_DW.turn_counter = 0U;
 8003488:	4b06      	ldr	r3, [pc, #24]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 800348a:	2200      	movs	r2, #0
 800348c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
                          Board1_DW.is_Moving_obstacle_from_left_ro =
 8003490:	4b04      	ldr	r3, [pc, #16]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 8003492:	2200      	movs	r2, #0
 8003494:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                          Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8003498:	4b02      	ldr	r3, [pc, #8]	@ (80034a4 <Board1_Compute_routine+0x2e4>)
 800349a:	2208      	movs	r2, #8
 800349c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                      break;
 80034a0:	e04f      	b.n	8003542 <Board1_Compute_routine+0x382>
 80034a2:	bf00      	nop
 80034a4:	2000021c 	.word	0x2000021c
 80034a8:	42340000 	.word	0x42340000
                          Board1_DW.is_Moving_obstacle_from_left_ro =
 80034ac:	4b72      	ldr	r3, [pc, #456]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 80034ae:	2201      	movs	r2, #1
 80034b0:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                          Board1_Process_Evasive_Commands(false,
 80034b4:	4b70      	ldr	r3, [pc, #448]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 80034b6:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 80034ba:	4619      	mov	r1, r3
 80034bc:	2000      	movs	r0, #0
 80034be:	f7fe ff33 	bl	8002328 <Board1_Process_Evasive_Commands>
                          Board1_DW.decision.brk_mode = NONE;
 80034c2:	4b6d      	ldr	r3, [pc, #436]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 80034c4:	2200      	movs	r2, #0
 80034c6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
                      break;
 80034ca:	e03a      	b.n	8003542 <Board1_Compute_routine+0x382>
                      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80034cc:	4b6a      	ldr	r3, [pc, #424]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 80034ce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80034d2:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d135      	bne.n	8003546 <Board1_Compute_routine+0x386>
                        tmp = Board1_DW.turn_counter + 1U;
 80034da:	4b67      	ldr	r3, [pc, #412]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 80034dc:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80034e0:	3301      	adds	r3, #1
 80034e2:	607b      	str	r3, [r7, #4]
                        if (Board1_DW.turn_counter + 1U > 255U) {
 80034e4:	4b64      	ldr	r3, [pc, #400]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 80034e6:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 80034ea:	3301      	adds	r3, #1
 80034ec:	2bff      	cmp	r3, #255	@ 0xff
 80034ee:	d901      	bls.n	80034f4 <Board1_Compute_routine+0x334>
                          tmp = 255U;
 80034f0:	23ff      	movs	r3, #255	@ 0xff
 80034f2:	607b      	str	r3, [r7, #4]
                        Board1_DW.turn_counter = (uint8_T)tmp;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	b2da      	uxtb	r2, r3
 80034f8:	4b5f      	ldr	r3, [pc, #380]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 80034fa:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
                        if (Board1_DW.turn_counter >= Board1_TURN_COUNT) {
 80034fe:	4b5e      	ldr	r3, [pc, #376]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 8003500:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8003504:	2b13      	cmp	r3, #19
 8003506:	d90c      	bls.n	8003522 <Board1_Compute_routine+0x362>
                          Board1_DW.turn_counter = 0U;
 8003508:	4b5b      	ldr	r3, [pc, #364]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 800350a:	2200      	movs	r2, #0
 800350c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
                          Board1_DW.is_Moving_obstacle_from_left_ro =
 8003510:	4b59      	ldr	r3, [pc, #356]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 8003512:	2200      	movs	r2, #0
 8003514:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                          Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8003518:	4b57      	ldr	r3, [pc, #348]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 800351a:	2208      	movs	r2, #8
 800351c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                      break;
 8003520:	e011      	b.n	8003546 <Board1_Compute_routine+0x386>
                          Board1_DW.is_Moving_obstacle_from_left_ro =
 8003522:	4b55      	ldr	r3, [pc, #340]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 8003524:	2202      	movs	r2, #2
 8003526:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
                          Board1_Process_Evasive_Commands(false,
 800352a:	4b53      	ldr	r3, [pc, #332]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 800352c:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 8003530:	4619      	mov	r1, r3
 8003532:	2000      	movs	r0, #0
 8003534:	f7fe fef8 	bl	8002328 <Board1_Process_Evasive_Commands>
                          Board1_DW.decision.brk_mode = NONE;
 8003538:	4b4f      	ldr	r3, [pc, #316]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 800353a:	2200      	movs	r2, #0
 800353c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
                      break;
 8003540:	e001      	b.n	8003546 <Board1_Compute_routine+0x386>
                      break;
 8003542:	bf00      	nop
 8003544:	e08f      	b.n	8003666 <Board1_Compute_routine+0x4a6>
                      break;
 8003546:	bf00      	nop
              break;
 8003548:	e08d      	b.n	8003666 <Board1_Compute_routine+0x4a6>
              Moving_obstacle_from_right_rout();
 800354a:	f7fe ffe7 	bl	800251c <Moving_obstacle_from_right_rout>
              break;
 800354e:	e08a      	b.n	8003666 <Board1_Compute_routine+0x4a6>
              if (Board1_DW.is_Not_moving_routine == Board1_IN_Not_moving) {
 8003550:	4b49      	ldr	r3, [pc, #292]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 8003552:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 8003556:	2b01      	cmp	r3, #1
 8003558:	f040 8082 	bne.w	8003660 <Board1_Compute_routine+0x4a0>
                Board1_DW.is_Not_moving_routine = Board1_IN_NO_ACTIVE_CHILD;
 800355c:	4b46      	ldr	r3, [pc, #280]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 800355e:	2200      	movs	r2, #0
 8003560:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
                Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 8003564:	4b44      	ldr	r3, [pc, #272]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 8003566:	2208      	movs	r2, #8
 8003568:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
              break;
 800356c:	e078      	b.n	8003660 <Board1_Compute_routine+0x4a0>
              Board1_Select_routine();
 800356e:	f7ff fbcd 	bl	8002d0c <Board1_Select_routine>
              break;
 8003572:	e078      	b.n	8003666 <Board1_Compute_routine+0x4a6>
              Board1_Special_retro_routine();
 8003574:	f7ff fcae 	bl	8002ed4 <Board1_Special_retro_routine>
              break;
 8003578:	e075      	b.n	8003666 <Board1_Compute_routine+0x4a6>
              b = Board1_Emergency_B_Pressed();
 800357a:	f7fe fbe3 	bl	8001d44 <Board1_Emergency_B_Pressed>
 800357e:	4603      	mov	r3, r0
 8003580:	70fb      	strb	r3, [r7, #3]
              if (b) {
 8003582:	78fb      	ldrb	r3, [r7, #3]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d012      	beq.n	80035ae <Board1_Compute_routine+0x3ee>
                Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8003588:	4b3b      	ldr	r3, [pc, #236]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 800358a:	2200      	movs	r2, #0
 800358c:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
                Board1_DW.is_Normal_routine = Boa_IN_Emergency_button_routine;
 8003590:	4b39      	ldr	r3, [pc, #228]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 8003592:	2202      	movs	r2, #2
 8003594:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                Board1_DW.is_Emergency_button_routine =
 8003598:	4b37      	ldr	r3, [pc, #220]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 800359a:	2201      	movs	r2, #1
 800359c:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
                Board1_Stop_Motors();
 80035a0:	f7fe fc54 	bl	8001e4c <Board1_Stop_Motors>
                Board1_DW.decision.brk_mode = EMERGENCY;
 80035a4:	4b34      	ldr	r3, [pc, #208]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 80035a6:	2202      	movs	r2, #2
 80035a8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 80035ac:	e05a      	b.n	8003664 <Board1_Compute_routine+0x4a4>
                b = Board1_Near_Obstacle();
 80035ae:	f7fe fe63 	bl	8002278 <Board1_Near_Obstacle>
 80035b2:	4603      	mov	r3, r0
 80035b4:	70fb      	strb	r3, [r7, #3]
                if (b) {
 80035b6:	78fb      	ldrb	r3, [r7, #3]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d012      	beq.n	80035e2 <Board1_Compute_routine+0x422>
                  Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 80035bc:	4b2e      	ldr	r3, [pc, #184]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
                  Board1_DW.is_Normal_routine = Boar_IN_Emergency_sonar_routine;
 80035c4:	4b2c      	ldr	r3, [pc, #176]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 80035c6:	2203      	movs	r2, #3
 80035c8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                  Board1_DW.is_Emergency_sonar_routine =
 80035cc:	4b2a      	ldr	r3, [pc, #168]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 80035ce:	2201      	movs	r2, #1
 80035d0:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                  Board1_Stop_Motors();
 80035d4:	f7fe fc3a 	bl	8001e4c <Board1_Stop_Motors>
                  Board1_DW.decision.brk_mode = EMERGENCY;
 80035d8:	4b27      	ldr	r3, [pc, #156]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 80035da:	2202      	movs	r2, #2
 80035dc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 80035e0:	e040      	b.n	8003664 <Board1_Compute_routine+0x4a4>
                  b = Board1_Mov_Obs_Right();
 80035e2:	f7ff fd71 	bl	80030c8 <Board1_Mov_Obs_Right>
 80035e6:	4603      	mov	r3, r0
 80035e8:	70fb      	strb	r3, [r7, #3]
                  if (b) {
 80035ea:	78fb      	ldrb	r3, [r7, #3]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d00a      	beq.n	8003606 <Board1_Compute_routine+0x446>
                    Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 80035f0:	4b21      	ldr	r3, [pc, #132]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
                    Board1_DW.is_Normal_routine =
 80035f8:	4b1f      	ldr	r3, [pc, #124]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 80035fa:	2206      	movs	r2, #6
 80035fc:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                    enter_internal_Moving_obstacl_f();
 8003600:	f7ff fb4c 	bl	8002c9c <enter_internal_Moving_obstacl_f>
              break;
 8003604:	e02e      	b.n	8003664 <Board1_Compute_routine+0x4a4>
                    b = Board1_Mov_Obs_Left();
 8003606:	f7ff fd7d 	bl	8003104 <Board1_Mov_Obs_Left>
 800360a:	4603      	mov	r3, r0
 800360c:	70fb      	strb	r3, [r7, #3]
                    if (b) {
 800360e:	78fb      	ldrb	r3, [r7, #3]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d00a      	beq.n	800362a <Board1_Compute_routine+0x46a>
                      Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8003614:	4b18      	ldr	r3, [pc, #96]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 8003616:	2200      	movs	r2, #0
 8003618:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
                      Board1_DW.is_Normal_routine =
 800361c:	4b16      	ldr	r3, [pc, #88]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 800361e:	2205      	movs	r2, #5
 8003620:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
                      enter_internal_Moving_obstacle_();
 8003624:	f7ff fb02 	bl	8002c2c <enter_internal_Moving_obstacle_>
              break;
 8003628:	e01c      	b.n	8003664 <Board1_Compute_routine+0x4a4>
                    } else if (Board1_DW.is_Stop_slow_routine ==
 800362a:	4b13      	ldr	r3, [pc, #76]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 800362c:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 8003630:	2b01      	cmp	r3, #1
 8003632:	d117      	bne.n	8003664 <Board1_Compute_routine+0x4a4>
                      b = Board1_Is_Rover_Stationary();
 8003634:	f7fe fa34 	bl	8001aa0 <Board1_Is_Rover_Stationary>
 8003638:	4603      	mov	r3, r0
 800363a:	70fb      	strb	r3, [r7, #3]
                      if (b) {
 800363c:	78fb      	ldrb	r3, [r7, #3]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d010      	beq.n	8003664 <Board1_Compute_routine+0x4a4>
                        Board1_DW.is_Stop_slow_routine =
 8003642:	4b0d      	ldr	r3, [pc, #52]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 8003644:	2200      	movs	r2, #0
 8003646:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
                        Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 800364a:	4b0b      	ldr	r3, [pc, #44]	@ (8003678 <Board1_Compute_routine+0x4b8>)
 800364c:	2208      	movs	r2, #8
 800364e:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
              break;
 8003652:	e007      	b.n	8003664 <Board1_Compute_routine+0x4a4>
              break;
 8003654:	bf00      	nop
 8003656:	e009      	b.n	800366c <Board1_Compute_routine+0x4ac>
              break;
 8003658:	bf00      	nop
 800365a:	e007      	b.n	800366c <Board1_Compute_routine+0x4ac>
              break;
 800365c:	bf00      	nop
 800365e:	e005      	b.n	800366c <Board1_Compute_routine+0x4ac>
              break;
 8003660:	bf00      	nop
 8003662:	e003      	b.n	800366c <Board1_Compute_routine+0x4ac>
              break;
 8003664:	bf00      	nop
        break;
 8003666:	e001      	b.n	800366c <Board1_Compute_routine+0x4ac>
        break;
 8003668:	bf00      	nop
 800366a:	e000      	b.n	800366e <Board1_Compute_routine+0x4ae>
        break;
 800366c:	bf00      	nop
}
 800366e:	bf00      	nop
 8003670:	3708      	adds	r7, #8
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	2000021c 	.word	0x2000021c

0800367c <Board1_Mode_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mode_B_Pressed(void)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003682:	4b12      	ldr	r3, [pc, #72]	@ (80036cc <Board1_Mode_B_Pressed+0x50>)
 8003684:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003688:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800368c:	4293      	cmp	r3, r2
 800368e:	d002      	beq.n	8003696 <Board1_Mode_B_Pressed+0x1a>
    y = false;
 8003690:	2300      	movs	r3, #0
 8003692:	71fb      	strb	r3, [r7, #7]
 8003694:	e013      	b.n	80036be <Board1_Mode_B_Pressed+0x42>
  } else {
    y = (Board1_DW.global_state.stateB2.l_stick_button &&
 8003696:	4b0d      	ldr	r3, [pc, #52]	@ (80036cc <Board1_Mode_B_Pressed+0x50>)
 8003698:	f893 305f 	ldrb.w	r3, [r3, #95]	@ 0x5f
 800369c:	2b00      	cmp	r3, #0
 800369e:	d006      	beq.n	80036ae <Board1_Mode_B_Pressed+0x32>
         (!Board1_DW.prev_l_stick_button));
 80036a0:	4b0a      	ldr	r3, [pc, #40]	@ (80036cc <Board1_Mode_B_Pressed+0x50>)
 80036a2:	f893 313d 	ldrb.w	r3, [r3, #317]	@ 0x13d
    y = (Board1_DW.global_state.stateB2.l_stick_button &&
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d101      	bne.n	80036ae <Board1_Mode_B_Pressed+0x32>
 80036aa:	2301      	movs	r3, #1
 80036ac:	e000      	b.n	80036b0 <Board1_Mode_B_Pressed+0x34>
 80036ae:	2300      	movs	r3, #0
 80036b0:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_l_stick_button =
      Board1_DW.global_state.stateB2.l_stick_button;
 80036b2:	4b06      	ldr	r3, [pc, #24]	@ (80036cc <Board1_Mode_B_Pressed+0x50>)
 80036b4:	f893 205f 	ldrb.w	r2, [r3, #95]	@ 0x5f
    Board1_DW.prev_l_stick_button =
 80036b8:	4b04      	ldr	r3, [pc, #16]	@ (80036cc <Board1_Mode_B_Pressed+0x50>)
 80036ba:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
  }

  return y;
 80036be:	79fb      	ldrb	r3, [r7, #7]
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	370c      	adds	r7, #12
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr
 80036cc:	2000021c 	.word	0x2000021c

080036d0 <Board1_Rover_Lights_OFF>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Rover_Lights_OFF(void)
{
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
  Board1_DW.decision.led_A = OFF;
 80036d4:	4b0a      	ldr	r3, [pc, #40]	@ (8003700 <Board1_Rover_Lights_OFF+0x30>)
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
  Board1_DW.decision.led_B = OFF;
 80036dc:	4b08      	ldr	r3, [pc, #32]	@ (8003700 <Board1_Rover_Lights_OFF+0x30>)
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  Board1_DW.decision.rear_led = IDLE;
 80036e4:	4b06      	ldr	r3, [pc, #24]	@ (8003700 <Board1_Rover_Lights_OFF+0x30>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  Board1_DW.decision.rear_sign = SIGN_OFF;
 80036ec:	4b04      	ldr	r3, [pc, #16]	@ (8003700 <Board1_Rover_Lights_OFF+0x30>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 80036f4:	bf00      	nop
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	2000021c 	.word	0x2000021c

08003704 <Board1_Lights_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Lights_B_Pressed(void)
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 800370a:	4b12      	ldr	r3, [pc, #72]	@ (8003754 <Board1_Lights_B_Pressed+0x50>)
 800370c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003710:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003714:	4293      	cmp	r3, r2
 8003716:	d002      	beq.n	800371e <Board1_Lights_B_Pressed+0x1a>
    y = false;
 8003718:	2300      	movs	r3, #0
 800371a:	71fb      	strb	r3, [r7, #7]
 800371c:	e013      	b.n	8003746 <Board1_Lights_B_Pressed+0x42>
  } else {
    y = (Board1_DW.global_state.stateB2.r_stick_button &&
 800371e:	4b0d      	ldr	r3, [pc, #52]	@ (8003754 <Board1_Lights_B_Pressed+0x50>)
 8003720:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 8003724:	2b00      	cmp	r3, #0
 8003726:	d006      	beq.n	8003736 <Board1_Lights_B_Pressed+0x32>
         (!Board1_DW.prev_r_stick_button));
 8003728:	4b0a      	ldr	r3, [pc, #40]	@ (8003754 <Board1_Lights_B_Pressed+0x50>)
 800372a:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
    y = (Board1_DW.global_state.stateB2.r_stick_button &&
 800372e:	2b00      	cmp	r3, #0
 8003730:	d101      	bne.n	8003736 <Board1_Lights_B_Pressed+0x32>
 8003732:	2301      	movs	r3, #1
 8003734:	e000      	b.n	8003738 <Board1_Lights_B_Pressed+0x34>
 8003736:	2300      	movs	r3, #0
 8003738:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_r_stick_button =
      Board1_DW.global_state.stateB2.r_stick_button;
 800373a:	4b06      	ldr	r3, [pc, #24]	@ (8003754 <Board1_Lights_B_Pressed+0x50>)
 800373c:	f893 205e 	ldrb.w	r2, [r3, #94]	@ 0x5e
    Board1_DW.prev_r_stick_button =
 8003740:	4b04      	ldr	r3, [pc, #16]	@ (8003754 <Board1_Lights_B_Pressed+0x50>)
 8003742:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
  }

  return y;
 8003746:	79fb      	ldrb	r3, [r7, #7]
}
 8003748:	4618      	mov	r0, r3
 800374a:	370c      	adds	r7, #12
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr
 8003754:	2000021c 	.word	0x2000021c

08003758 <Board1_Update_Rover_Lights>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Rover_Lights(boolean_T white_led_when_stopped)
{
 8003758:	b480      	push	{r7}
 800375a:	b089      	sub	sp, #36	@ 0x24
 800375c:	af00      	add	r7, sp, #0
 800375e:	4603      	mov	r3, r0
 8003760:	71fb      	strb	r3, [r7, #7]
  boolean_T x[4];
  if (Board1_DW.special_retro_rotating) {
 8003762:	4bb1      	ldr	r3, [pc, #708]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003764:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8003768:	2b00      	cmp	r3, #0
 800376a:	d00c      	beq.n	8003786 <Board1_Update_Rover_Lights+0x2e>
    Board1_DW.decision.led_A = BLINKING_WHITE;
 800376c:	4bae      	ldr	r3, [pc, #696]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 800376e:	2203      	movs	r2, #3
 8003770:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = BLINKING_WHITE;
 8003774:	4bac      	ldr	r3, [pc, #688]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003776:	2203      	movs	r2, #3
 8003778:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = SPECIAL_LIGHTS;
 800377c:	4baa      	ldr	r3, [pc, #680]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 800377e:	2206      	movs	r2, #6
 8003780:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003784:	e1ef      	b.n	8003b66 <Board1_Update_Rover_Lights+0x40e>
  } else if (Board1_DW.decision.brk_mode != NONE) {
 8003786:	4ba8      	ldr	r3, [pc, #672]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003788:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800378c:	2b00      	cmp	r3, #0
 800378e:	d00c      	beq.n	80037aa <Board1_Update_Rover_Lights+0x52>
    Board1_DW.decision.led_A = WHITE;
 8003790:	4ba5      	ldr	r3, [pc, #660]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = WHITE;
 8003798:	4ba3      	ldr	r3, [pc, #652]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 800379a:	2201      	movs	r2, #1
 800379c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = BRAKING_LIGHTS;
 80037a0:	4ba1      	ldr	r3, [pc, #644]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 80037a2:	2202      	movs	r2, #2
 80037a4:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 80037a8:	e1dd      	b.n	8003b66 <Board1_Update_Rover_Lights+0x40e>
  } else if (((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F <
 80037aa:	4b9f      	ldr	r3, [pc, #636]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 80037ac:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80037b0:	4b9d      	ldr	r3, [pc, #628]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 80037b2:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80037b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037ba:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80037be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80037c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037ca:	d51f      	bpl.n	800380c <Board1_Update_Rover_Lights+0xb4>
              0.0F) && ((Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) /
 80037cc:	4b96      	ldr	r3, [pc, #600]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 80037ce:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 80037d2:	4b95      	ldr	r3, [pc, #596]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 80037d4:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80037d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037dc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80037e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80037e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037f0:	dd0c      	ble.n	800380c <Board1_Update_Rover_Lights+0xb4>
                        2.0F > 1.0F)) {
    Board1_DW.decision.led_A = BLINKING_RED;
 80037f2:	4b8d      	ldr	r3, [pc, #564]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 80037f4:	2204      	movs	r2, #4
 80037f6:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = WHITE;
 80037fa:	4b8b      	ldr	r3, [pc, #556]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 80037fc:	2201      	movs	r2, #1
 80037fe:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = ARROW_LEFT;
 8003802:	4b89      	ldr	r3, [pc, #548]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003804:	2204      	movs	r2, #4
 8003806:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 800380a:	e1ac      	b.n	8003b66 <Board1_Update_Rover_Lights+0x40e>
  } else if (((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F >
 800380c:	4b86      	ldr	r3, [pc, #536]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 800380e:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003812:	4b85      	ldr	r3, [pc, #532]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003814:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003818:	ee37 7a27 	vadd.f32	s14, s14, s15
 800381c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003820:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003824:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003828:	eef4 7ac7 	vcmpe.f32	s15, s14
 800382c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003830:	dd1d      	ble.n	800386e <Board1_Update_Rover_Lights+0x116>
              1.0F) && ((Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) /
 8003832:	4b7d      	ldr	r3, [pc, #500]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003834:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8003838:	4b7b      	ldr	r3, [pc, #492]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 800383a:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 800383e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003842:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003846:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800384a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800384e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003852:	d50c      	bpl.n	800386e <Board1_Update_Rover_Lights+0x116>
                        2.0F < 0.0F)) {
    Board1_DW.decision.led_A = WHITE;
 8003854:	4b74      	ldr	r3, [pc, #464]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003856:	2201      	movs	r2, #1
 8003858:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = BLINKING_RED;
 800385c:	4b72      	ldr	r3, [pc, #456]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 800385e:	2204      	movs	r2, #4
 8003860:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = ARROW_RIGHT;
 8003864:	4b70      	ldr	r3, [pc, #448]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003866:	2205      	movs	r2, #5
 8003868:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 800386c:	e17b      	b.n	8003b66 <Board1_Update_Rover_Lights+0x40e>
  } else {
    real32_T left_ref;
    real32_T right_ref;
    boolean_T e_y;
    left_ref = (Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F;
 800386e:	4b6e      	ldr	r3, [pc, #440]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003870:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003874:	4b6c      	ldr	r3, [pc, #432]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003876:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 800387a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800387e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003882:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003886:	edc7 7a04 	vstr	s15, [r7, #16]
    right_ref = (Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) / 2.0F;
 800388a:	4b67      	ldr	r3, [pc, #412]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 800388c:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8003890:	4b65      	ldr	r3, [pc, #404]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003892:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8003896:	ee37 7a27 	vadd.f32	s14, s14, s15
 800389a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800389e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80038a2:	edc7 7a03 	vstr	s15, [r7, #12]
    e_y = ((left_ref > 1.0F) && (right_ref > 1.0F));
 80038a6:	edd7 7a04 	vldr	s15, [r7, #16]
 80038aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80038ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038b6:	dd0a      	ble.n	80038ce <Board1_Update_Rover_Lights+0x176>
 80038b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80038bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80038c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038c8:	dd01      	ble.n	80038ce <Board1_Update_Rover_Lights+0x176>
 80038ca:	2301      	movs	r3, #1
 80038cc:	e000      	b.n	80038d0 <Board1_Update_Rover_Lights+0x178>
 80038ce:	2300      	movs	r3, #0
 80038d0:	77fb      	strb	r3, [r7, #31]
    if (e_y && (right_ref - left_ref > Board1_TURN_THRESHOLD)) {
 80038d2:	7ffb      	ldrb	r3, [r7, #31]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d019      	beq.n	800390c <Board1_Update_Rover_Lights+0x1b4>
 80038d8:	ed97 7a03 	vldr	s14, [r7, #12]
 80038dc:	edd7 7a04 	vldr	s15, [r7, #16]
 80038e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038e4:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80038e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038f0:	dd0c      	ble.n	800390c <Board1_Update_Rover_Lights+0x1b4>
      Board1_DW.decision.led_A = BLINKING_RED;
 80038f2:	4b4d      	ldr	r3, [pc, #308]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 80038f4:	2204      	movs	r2, #4
 80038f6:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board1_DW.decision.led_B = WHITE;
 80038fa:	4b4b      	ldr	r3, [pc, #300]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 80038fc:	2201      	movs	r2, #1
 80038fe:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board1_DW.decision.rear_led = ARROW_LEFT;
 8003902:	4b49      	ldr	r3, [pc, #292]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003904:	2204      	movs	r2, #4
 8003906:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 800390a:	e12c      	b.n	8003b66 <Board1_Update_Rover_Lights+0x40e>
    } else if (e_y && ((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) /
 800390c:	7ffb      	ldrb	r3, [r7, #31]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d02d      	beq.n	800396e <Board1_Update_Rover_Lights+0x216>
 8003912:	4b45      	ldr	r3, [pc, #276]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003914:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003918:	4b43      	ldr	r3, [pc, #268]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 800391a:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 800391e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003922:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003926:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                       2.0F - (Board1_DW.decision.rif_FB +
 800392a:	4b3f      	ldr	r3, [pc, #252]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 800392c:	edd3 6a23 	vldr	s13, [r3, #140]	@ 0x8c
                 Board1_DW.decision.rif_BB) / 2.0F > Board1_TURN_THRESHOLD)) {
 8003930:	4b3d      	ldr	r3, [pc, #244]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003932:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
                       2.0F - (Board1_DW.decision.rif_FB +
 8003936:	ee76 6aa7 	vadd.f32	s13, s13, s15
                 Board1_DW.decision.rif_BB) / 2.0F > Board1_TURN_THRESHOLD)) {
 800393a:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800393e:	eec6 7a86 	vdiv.f32	s15, s13, s12
                       2.0F - (Board1_DW.decision.rif_FB +
 8003942:	ee77 7a67 	vsub.f32	s15, s14, s15
    } else if (e_y && ((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) /
 8003946:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800394a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800394e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003952:	dd0c      	ble.n	800396e <Board1_Update_Rover_Lights+0x216>
      Board1_DW.decision.led_A = WHITE;
 8003954:	4b34      	ldr	r3, [pc, #208]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003956:	2201      	movs	r2, #1
 8003958:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board1_DW.decision.led_B = BLINKING_RED;
 800395c:	4b32      	ldr	r3, [pc, #200]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 800395e:	2204      	movs	r2, #4
 8003960:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board1_DW.decision.rear_led = ARROW_RIGHT;
 8003964:	4b30      	ldr	r3, [pc, #192]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003966:	2205      	movs	r2, #5
 8003968:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 800396c:	e0fb      	b.n	8003b66 <Board1_Update_Rover_Lights+0x40e>
    } else {
      int32_T k;
      boolean_T exitg1;
      x[0] = (Board1_DW.decision.rif_FA < 0.0F);
 800396e:	4b2e      	ldr	r3, [pc, #184]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003970:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8003974:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800397c:	bf4c      	ite	mi
 800397e:	2301      	movmi	r3, #1
 8003980:	2300      	movpl	r3, #0
 8003982:	b2db      	uxtb	r3, r3
 8003984:	723b      	strb	r3, [r7, #8]
      x[1] = (Board1_DW.decision.rif_FB < 0.0F);
 8003986:	4b28      	ldr	r3, [pc, #160]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003988:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800398c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003994:	bf4c      	ite	mi
 8003996:	2301      	movmi	r3, #1
 8003998:	2300      	movpl	r3, #0
 800399a:	b2db      	uxtb	r3, r3
 800399c:	727b      	strb	r3, [r7, #9]
      x[2] = (Board1_DW.decision.rif_BA < 0.0F);
 800399e:	4b22      	ldr	r3, [pc, #136]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 80039a0:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80039a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80039a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039ac:	bf4c      	ite	mi
 80039ae:	2301      	movmi	r3, #1
 80039b0:	2300      	movpl	r3, #0
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	72bb      	strb	r3, [r7, #10]
      x[3] = (Board1_DW.decision.rif_BB < 0.0F);
 80039b6:	4b1c      	ldr	r3, [pc, #112]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 80039b8:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80039bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80039c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039c4:	bf4c      	ite	mi
 80039c6:	2301      	movmi	r3, #1
 80039c8:	2300      	movpl	r3, #0
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	72fb      	strb	r3, [r7, #11]
      e_y = true;
 80039ce:	2301      	movs	r3, #1
 80039d0:	77fb      	strb	r3, [r7, #31]
      k = 0;
 80039d2:	2300      	movs	r3, #0
 80039d4:	61bb      	str	r3, [r7, #24]
      exitg1 = false;
 80039d6:	2300      	movs	r3, #0
 80039d8:	75fb      	strb	r3, [r7, #23]
      while ((!exitg1) && (k < 4)) {
 80039da:	e00e      	b.n	80039fa <Board1_Update_Rover_Lights+0x2a2>
        if (!x[k]) {
 80039dc:	f107 0208 	add.w	r2, r7, #8
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	4413      	add	r3, r2
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d104      	bne.n	80039f4 <Board1_Update_Rover_Lights+0x29c>
          e_y = false;
 80039ea:	2300      	movs	r3, #0
 80039ec:	77fb      	strb	r3, [r7, #31]
          exitg1 = true;
 80039ee:	2301      	movs	r3, #1
 80039f0:	75fb      	strb	r3, [r7, #23]
 80039f2:	e002      	b.n	80039fa <Board1_Update_Rover_Lights+0x2a2>
        } else {
          k++;
 80039f4:	69bb      	ldr	r3, [r7, #24]
 80039f6:	3301      	adds	r3, #1
 80039f8:	61bb      	str	r3, [r7, #24]
      while ((!exitg1) && (k < 4)) {
 80039fa:	7dfb      	ldrb	r3, [r7, #23]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d102      	bne.n	8003a06 <Board1_Update_Rover_Lights+0x2ae>
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	2b03      	cmp	r3, #3
 8003a04:	ddea      	ble.n	80039dc <Board1_Update_Rover_Lights+0x284>
        }
      }

      if (e_y) {
 8003a06:	7ffb      	ldrb	r3, [r7, #31]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d00f      	beq.n	8003a2c <Board1_Update_Rover_Lights+0x2d4>
        Board1_DW.decision.led_A = WHITE;
 8003a0c:	4b06      	ldr	r3, [pc, #24]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003a0e:	2201      	movs	r2, #1
 8003a10:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
        Board1_DW.decision.led_B = WHITE;
 8003a14:	4b04      	ldr	r3, [pc, #16]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003a16:	2201      	movs	r2, #1
 8003a18:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
        Board1_DW.decision.rear_led = BACKWARD_LIGHTS;
 8003a1c:	4b02      	ldr	r3, [pc, #8]	@ (8003a28 <Board1_Update_Rover_Lights+0x2d0>)
 8003a1e:	2203      	movs	r2, #3
 8003a20:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003a24:	e09f      	b.n	8003b66 <Board1_Update_Rover_Lights+0x40e>
 8003a26:	bf00      	nop
 8003a28:	2000021c 	.word	0x2000021c
      } else {
        x[0] = (Board1_DW.decision.rif_FA > 1.0F);
 8003a2c:	4b5c      	ldr	r3, [pc, #368]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003a2e:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8003a32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003a36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a3e:	bfcc      	ite	gt
 8003a40:	2301      	movgt	r3, #1
 8003a42:	2300      	movle	r3, #0
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	723b      	strb	r3, [r7, #8]
        x[1] = (Board1_DW.decision.rif_FB > 1.0F);
 8003a48:	4b55      	ldr	r3, [pc, #340]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003a4a:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8003a4e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003a52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a5a:	bfcc      	ite	gt
 8003a5c:	2301      	movgt	r3, #1
 8003a5e:	2300      	movle	r3, #0
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	727b      	strb	r3, [r7, #9]
        x[2] = (Board1_DW.decision.rif_BA > 1.0F);
 8003a64:	4b4e      	ldr	r3, [pc, #312]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003a66:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003a6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003a6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a76:	bfcc      	ite	gt
 8003a78:	2301      	movgt	r3, #1
 8003a7a:	2300      	movle	r3, #0
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	72bb      	strb	r3, [r7, #10]
        x[3] = (Board1_DW.decision.rif_BB > 1.0F);
 8003a80:	4b47      	ldr	r3, [pc, #284]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003a82:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8003a86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003a8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a92:	bfcc      	ite	gt
 8003a94:	2301      	movgt	r3, #1
 8003a96:	2300      	movle	r3, #0
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	72fb      	strb	r3, [r7, #11]
        e_y = true;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	77fb      	strb	r3, [r7, #31]
        k = 0;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	61bb      	str	r3, [r7, #24]
        exitg1 = false;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	75fb      	strb	r3, [r7, #23]
        while ((!exitg1) && (k < 4)) {
 8003aa8:	e00e      	b.n	8003ac8 <Board1_Update_Rover_Lights+0x370>
          if (!x[k]) {
 8003aaa:	f107 0208 	add.w	r2, r7, #8
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	4413      	add	r3, r2
 8003ab2:	781b      	ldrb	r3, [r3, #0]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d104      	bne.n	8003ac2 <Board1_Update_Rover_Lights+0x36a>
            e_y = false;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	77fb      	strb	r3, [r7, #31]
            exitg1 = true;
 8003abc:	2301      	movs	r3, #1
 8003abe:	75fb      	strb	r3, [r7, #23]
 8003ac0:	e002      	b.n	8003ac8 <Board1_Update_Rover_Lights+0x370>
          } else {
            k++;
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	3301      	adds	r3, #1
 8003ac6:	61bb      	str	r3, [r7, #24]
        while ((!exitg1) && (k < 4)) {
 8003ac8:	7dfb      	ldrb	r3, [r7, #23]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d102      	bne.n	8003ad4 <Board1_Update_Rover_Lights+0x37c>
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	2b03      	cmp	r3, #3
 8003ad2:	ddea      	ble.n	8003aaa <Board1_Update_Rover_Lights+0x352>
          }
        }

        if (e_y && (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_FB) &&
 8003ad4:	7ffb      	ldrb	r3, [r7, #31]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d02d      	beq.n	8003b36 <Board1_Update_Rover_Lights+0x3de>
 8003ada:	4b31      	ldr	r3, [pc, #196]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003adc:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003ae0:	4b2f      	ldr	r3, [pc, #188]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003ae2:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8003ae6:	eeb4 7a67 	vcmp.f32	s14, s15
 8003aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aee:	d122      	bne.n	8003b36 <Board1_Update_Rover_Lights+0x3de>
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BA) &&
 8003af0:	4b2b      	ldr	r3, [pc, #172]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003af2:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003af6:	4b2a      	ldr	r3, [pc, #168]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003af8:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
        if (e_y && (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_FB) &&
 8003afc:	eeb4 7a67 	vcmp.f32	s14, s15
 8003b00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b04:	d117      	bne.n	8003b36 <Board1_Update_Rover_Lights+0x3de>
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BB)) {
 8003b06:	4b26      	ldr	r3, [pc, #152]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003b08:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003b0c:	4b24      	ldr	r3, [pc, #144]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003b0e:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BA) &&
 8003b12:	eeb4 7a67 	vcmp.f32	s14, s15
 8003b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b1a:	d10c      	bne.n	8003b36 <Board1_Update_Rover_Lights+0x3de>
          Board1_DW.decision.led_A = WHITE;
 8003b1c:	4b20      	ldr	r3, [pc, #128]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
          Board1_DW.decision.led_B = WHITE;
 8003b24:	4b1e      	ldr	r3, [pc, #120]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          Board1_DW.decision.rear_led = BACKLIGHTS;
 8003b2c:	4b1c      	ldr	r3, [pc, #112]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003b34:	e017      	b.n	8003b66 <Board1_Update_Rover_Lights+0x40e>
        } else {
          if (white_led_when_stopped) {
 8003b36:	79fb      	ldrb	r3, [r7, #7]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d008      	beq.n	8003b4e <Board1_Update_Rover_Lights+0x3f6>
            Board1_DW.decision.led_A = WHITE;
 8003b3c:	4b18      	ldr	r3, [pc, #96]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board1_DW.decision.led_B = WHITE;
 8003b44:	4b16      	ldr	r3, [pc, #88]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
 8003b4c:	e007      	b.n	8003b5e <Board1_Update_Rover_Lights+0x406>
          } else {
            Board1_DW.decision.led_A = OFF;
 8003b4e:	4b14      	ldr	r3, [pc, #80]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board1_DW.decision.led_B = OFF;
 8003b56:	4b12      	ldr	r3, [pc, #72]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          }

          Board1_DW.decision.rear_led = BACKLIGHTS;
 8003b5e:	4b10      	ldr	r3, [pc, #64]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
        }
      }
    }
  }

  switch (Board1_DW.decision.mode) {
 8003b66:	4b0e      	ldr	r3, [pc, #56]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003b68:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d002      	beq.n	8003b76 <Board1_Update_Rover_Lights+0x41e>
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d005      	beq.n	8003b80 <Board1_Update_Rover_Lights+0x428>
 8003b74:	e009      	b.n	8003b8a <Board1_Update_Rover_Lights+0x432>
   case DEFAULT:
    Board1_DW.decision.rear_sign = SIGN_WHITE;
 8003b76:	4b0a      	ldr	r3, [pc, #40]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003b78:	2201      	movs	r2, #1
 8003b7a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 8003b7e:	e009      	b.n	8003b94 <Board1_Update_Rover_Lights+0x43c>

   case SPORT:
    Board1_DW.decision.rear_sign = SIGN_ORANGE;
 8003b80:	4b07      	ldr	r3, [pc, #28]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003b82:	2203      	movs	r2, #3
 8003b84:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 8003b88:	e004      	b.n	8003b94 <Board1_Update_Rover_Lights+0x43c>

   default:
    Board1_DW.decision.rear_sign = SIGN_GREEN;
 8003b8a:	4b05      	ldr	r3, [pc, #20]	@ (8003ba0 <Board1_Update_Rover_Lights+0x448>)
 8003b8c:	2202      	movs	r2, #2
 8003b8e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 8003b92:	bf00      	nop
  }
}
 8003b94:	bf00      	nop
 8003b96:	3724      	adds	r7, #36	@ 0x24
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr
 8003ba0:	2000021c 	.word	0x2000021c

08003ba4 <Board1_Rover_Lights_Motor_Error>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Rover_Lights_Motor_Error(void)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	af00      	add	r7, sp, #0
  Board1_DW.decision.led_A = BLINKING_RED_SLOW;
 8003ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8003bd4 <Board1_Rover_Lights_Motor_Error+0x30>)
 8003baa:	2205      	movs	r2, #5
 8003bac:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
  Board1_DW.decision.led_B = BLINKING_RED_SLOW;
 8003bb0:	4b08      	ldr	r3, [pc, #32]	@ (8003bd4 <Board1_Rover_Lights_Motor_Error+0x30>)
 8003bb2:	2205      	movs	r2, #5
 8003bb4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  Board1_DW.decision.rear_led = EMERGENCY_LIGHTS;
 8003bb8:	4b06      	ldr	r3, [pc, #24]	@ (8003bd4 <Board1_Rover_Lights_Motor_Error+0x30>)
 8003bba:	2207      	movs	r2, #7
 8003bbc:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  Board1_DW.decision.rear_sign = SIGN_RED;
 8003bc0:	4b04      	ldr	r3, [pc, #16]	@ (8003bd4 <Board1_Rover_Lights_Motor_Error+0x30>)
 8003bc2:	2204      	movs	r2, #4
 8003bc4:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 8003bc8:	bf00      	nop
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	2000021c 	.word	0x2000021c

08003bd8 <Board1_Lights_manager>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Lights_manager(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
  boolean_T b;
  switch (Board1_DW.is_Lights_manager) {
 8003bde:	4b5f      	ldr	r3, [pc, #380]	@ (8003d5c <Board1_Lights_manager+0x184>)
 8003be0:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8003be4:	2b03      	cmp	r3, #3
 8003be6:	d01e      	beq.n	8003c26 <Board1_Lights_manager+0x4e>
 8003be8:	2b03      	cmp	r3, #3
 8003bea:	f300 80b3 	bgt.w	8003d54 <Board1_Lights_manager+0x17c>
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d001      	beq.n	8003bf6 <Board1_Lights_manager+0x1e>
 8003bf2:	2b02      	cmp	r3, #2
      Board1_Rover_Lights_OFF();
    }
    break;

   case Board1_IN_Motor_error_lights:
    break;
 8003bf4:	e0ae      	b.n	8003d54 <Board1_Lights_manager+0x17c>
    b = !Board1_Critical_Voltage_Occured();
 8003bf6:	f7fd ff2f 	bl	8001a58 <Board1_Critical_Voltage_Occured>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	bf0c      	ite	eq
 8003c00:	2301      	moveq	r3, #1
 8003c02:	2300      	movne	r3, #0
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8003c08:	79fb      	ldrb	r3, [r7, #7]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	f000 809f 	beq.w	8003d4e <Board1_Lights_manager+0x176>
      Board1_DW.is_Lights_manager = Board1_IN_Normal_lights;
 8003c10:	4b52      	ldr	r3, [pc, #328]	@ (8003d5c <Board1_Lights_manager+0x184>)
 8003c12:	2203      	movs	r2, #3
 8003c14:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
      Board1_DW.is_Normal_lights = Board1_IN_Lights_OFF;
 8003c18:	4b50      	ldr	r3, [pc, #320]	@ (8003d5c <Board1_Lights_manager+0x184>)
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
      Board1_Rover_Lights_OFF();
 8003c20:	f7ff fd56 	bl	80036d0 <Board1_Rover_Lights_OFF>
    break;
 8003c24:	e093      	b.n	8003d4e <Board1_Lights_manager+0x176>

   case Board1_IN_Normal_lights:
    if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003c26:	4b4d      	ldr	r3, [pc, #308]	@ (8003d5c <Board1_Lights_manager+0x184>)
 8003c28:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003c2c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d104      	bne.n	8003c3e <Board1_Lights_manager+0x66>
      b = Board1_Motor_Error_Occured();
 8003c34:	f7fd ff22 	bl	8001a7c <Board1_Motor_Error_Occured>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	71fb      	strb	r3, [r7, #7]
 8003c3c:	e001      	b.n	8003c42 <Board1_Lights_manager+0x6a>
    } else {
      b = false;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	71fb      	strb	r3, [r7, #7]
    }

    if (b) {
 8003c42:	79fb      	ldrb	r3, [r7, #7]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00a      	beq.n	8003c5e <Board1_Lights_manager+0x86>
      Board1_DW.is_Normal_lights = Board1_IN_NO_ACTIVE_CHILD;
 8003c48:	4b44      	ldr	r3, [pc, #272]	@ (8003d5c <Board1_Lights_manager+0x184>)
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
      Board1_DW.is_Lights_manager = Board1_IN_Motor_error_lights;
 8003c50:	4b42      	ldr	r3, [pc, #264]	@ (8003d5c <Board1_Lights_manager+0x184>)
 8003c52:	2202      	movs	r2, #2
 8003c54:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
      Board1_Rover_Lights_Motor_Error();
 8003c58:	f7ff ffa4 	bl	8003ba4 <Board1_Rover_Lights_Motor_Error>
          }
          break;
        }
      }
    }
    break;
 8003c5c:	e079      	b.n	8003d52 <Board1_Lights_manager+0x17a>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003c5e:	4b3f      	ldr	r3, [pc, #252]	@ (8003d5c <Board1_Lights_manager+0x184>)
 8003c60:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003c64:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d104      	bne.n	8003c76 <Board1_Lights_manager+0x9e>
        b = Board1_Critical_Voltage_Occured();
 8003c6c:	f7fd fef4 	bl	8001a58 <Board1_Critical_Voltage_Occured>
 8003c70:	4603      	mov	r3, r0
 8003c72:	71fb      	strb	r3, [r7, #7]
 8003c74:	e001      	b.n	8003c7a <Board1_Lights_manager+0xa2>
        b = false;
 8003c76:	2300      	movs	r3, #0
 8003c78:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003c7a:	79fb      	ldrb	r3, [r7, #7]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d00a      	beq.n	8003c96 <Board1_Lights_manager+0xbe>
        Board1_DW.is_Normal_lights = Board1_IN_NO_ACTIVE_CHILD;
 8003c80:	4b36      	ldr	r3, [pc, #216]	@ (8003d5c <Board1_Lights_manager+0x184>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        Board1_DW.is_Lights_manager = Boar_IN_Critical_voltage_lights;
 8003c88:	4b34      	ldr	r3, [pc, #208]	@ (8003d5c <Board1_Lights_manager+0x184>)
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
        Board1_Rover_Lights_OFF();
 8003c90:	f7ff fd1e 	bl	80036d0 <Board1_Rover_Lights_OFF>
    break;
 8003c94:	e05d      	b.n	8003d52 <Board1_Lights_manager+0x17a>
        switch (Board1_DW.is_Normal_lights) {
 8003c96:	4b31      	ldr	r3, [pc, #196]	@ (8003d5c <Board1_Lights_manager+0x184>)
 8003c98:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8003c9c:	2b03      	cmp	r3, #3
 8003c9e:	d032      	beq.n	8003d06 <Board1_Lights_manager+0x12e>
 8003ca0:	2b03      	cmp	r3, #3
 8003ca2:	dc56      	bgt.n	8003d52 <Board1_Lights_manager+0x17a>
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d002      	beq.n	8003cae <Board1_Lights_manager+0xd6>
 8003ca8:	2b02      	cmp	r3, #2
 8003caa:	d01d      	beq.n	8003ce8 <Board1_Lights_manager+0x110>
    break;
 8003cac:	e051      	b.n	8003d52 <Board1_Lights_manager+0x17a>
          b = Board1_Lights_B_Pressed();
 8003cae:	f7ff fd29 	bl	8003704 <Board1_Lights_B_Pressed>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003cb6:	79fb      	ldrb	r3, [r7, #7]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d006      	beq.n	8003cca <Board1_Lights_manager+0xf2>
            Board1_DW.is_Normal_lights = Board1_IN_Lights_OFF;
 8003cbc:	4b27      	ldr	r3, [pc, #156]	@ (8003d5c <Board1_Lights_manager+0x184>)
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
            Board1_Rover_Lights_OFF();
 8003cc4:	f7ff fd04 	bl	80036d0 <Board1_Rover_Lights_OFF>
          break;
 8003cc8:	e03b      	b.n	8003d42 <Board1_Lights_manager+0x16a>
          } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003cca:	4b24      	ldr	r3, [pc, #144]	@ (8003d5c <Board1_Lights_manager+0x184>)
 8003ccc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003cd0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d134      	bne.n	8003d42 <Board1_Lights_manager+0x16a>
            Board1_DW.is_Normal_lights = Board1_IN_Lights_AUTO;
 8003cd8:	4b20      	ldr	r3, [pc, #128]	@ (8003d5c <Board1_Lights_manager+0x184>)
 8003cda:	2201      	movs	r2, #1
 8003cdc:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
            Board1_Update_Rover_Lights(false);
 8003ce0:	2000      	movs	r0, #0
 8003ce2:	f7ff fd39 	bl	8003758 <Board1_Update_Rover_Lights>
          break;
 8003ce6:	e02c      	b.n	8003d42 <Board1_Lights_manager+0x16a>
          b = Board1_Lights_B_Pressed();
 8003ce8:	f7ff fd0c 	bl	8003704 <Board1_Lights_B_Pressed>
 8003cec:	4603      	mov	r3, r0
 8003cee:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003cf0:	79fb      	ldrb	r3, [r7, #7]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d027      	beq.n	8003d46 <Board1_Lights_manager+0x16e>
            Board1_DW.is_Normal_lights = Board1_IN_Lights_ON;
 8003cf6:	4b19      	ldr	r3, [pc, #100]	@ (8003d5c <Board1_Lights_manager+0x184>)
 8003cf8:	2203      	movs	r2, #3
 8003cfa:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
            Board1_Update_Rover_Lights(true);
 8003cfe:	2001      	movs	r0, #1
 8003d00:	f7ff fd2a 	bl	8003758 <Board1_Update_Rover_Lights>
          break;
 8003d04:	e01f      	b.n	8003d46 <Board1_Lights_manager+0x16e>
          b = Board1_Lights_B_Pressed();
 8003d06:	f7ff fcfd 	bl	8003704 <Board1_Lights_B_Pressed>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003d0e:	79fb      	ldrb	r3, [r7, #7]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d007      	beq.n	8003d24 <Board1_Lights_manager+0x14c>
            Board1_DW.is_Normal_lights = Board1_IN_Lights_AUTO;
 8003d14:	4b11      	ldr	r3, [pc, #68]	@ (8003d5c <Board1_Lights_manager+0x184>)
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
            Board1_Update_Rover_Lights(false);
 8003d1c:	2000      	movs	r0, #0
 8003d1e:	f7ff fd1b 	bl	8003758 <Board1_Update_Rover_Lights>
          break;
 8003d22:	e012      	b.n	8003d4a <Board1_Lights_manager+0x172>
          } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003d24:	4b0d      	ldr	r3, [pc, #52]	@ (8003d5c <Board1_Lights_manager+0x184>)
 8003d26:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003d2a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d10b      	bne.n	8003d4a <Board1_Lights_manager+0x172>
            Board1_DW.is_Normal_lights = Board1_IN_Lights_ON;
 8003d32:	4b0a      	ldr	r3, [pc, #40]	@ (8003d5c <Board1_Lights_manager+0x184>)
 8003d34:	2203      	movs	r2, #3
 8003d36:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
            Board1_Update_Rover_Lights(true);
 8003d3a:	2001      	movs	r0, #1
 8003d3c:	f7ff fd0c 	bl	8003758 <Board1_Update_Rover_Lights>
          break;
 8003d40:	e003      	b.n	8003d4a <Board1_Lights_manager+0x172>
          break;
 8003d42:	bf00      	nop
 8003d44:	e005      	b.n	8003d52 <Board1_Lights_manager+0x17a>
          break;
 8003d46:	bf00      	nop
 8003d48:	e003      	b.n	8003d52 <Board1_Lights_manager+0x17a>
          break;
 8003d4a:	bf00      	nop
    break;
 8003d4c:	e001      	b.n	8003d52 <Board1_Lights_manager+0x17a>
    break;
 8003d4e:	bf00      	nop
 8003d50:	e000      	b.n	8003d54 <Board1_Lights_manager+0x17c>
    break;
 8003d52:	bf00      	nop
  }
}
 8003d54:	bf00      	nop
 8003d56:	3708      	adds	r7, #8
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}
 8003d5c:	2000021c 	.word	0x2000021c

08003d60 <Board1_Board_decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Board_decision(void)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
  uint32_T tmp;
  boolean_T b;
  if (Board1_DW.is_active_Working_status_manage != 0) {
 8003d66:	4bab      	ldr	r3, [pc, #684]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003d68:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	f000 80ae 	beq.w	8003ece <Board1_Board_decision+0x16e>
    switch (Board1_DW.is_Working_status_manager) {
 8003d72:	4ba8      	ldr	r3, [pc, #672]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003d74:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8003d78:	3b01      	subs	r3, #1
 8003d7a:	2b03      	cmp	r3, #3
 8003d7c:	f200 80a7 	bhi.w	8003ece <Board1_Board_decision+0x16e>
 8003d80:	a201      	add	r2, pc, #4	@ (adr r2, 8003d88 <Board1_Board_decision+0x28>)
 8003d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d86:	bf00      	nop
 8003d88:	08003d99 	.word	0x08003d99
 8003d8c:	08003dc5 	.word	0x08003dc5
 8003d90:	08003ecf 	.word	0x08003ecf
 8003d94:	08003e5d 	.word	0x08003e5d
     case Boa_IN_Critical_voltage_working:
      b = !Board1_Critical_Voltage();
 8003d98:	f7fd fe12 	bl	80019c0 <Board1_Critical_Voltage>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	bf0c      	ite	eq
 8003da2:	2301      	moveq	r3, #1
 8003da4:	2300      	movne	r3, #0
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	70fb      	strb	r3, [r7, #3]
      if (b) {
 8003daa:	78fb      	ldrb	r3, [r7, #3]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	f000 8089 	beq.w	8003ec4 <Board1_Board_decision+0x164>
        Board1_DW.is_Working_status_manager = Board1_IN_Normal_working;
 8003db2:	4b98      	ldr	r3, [pc, #608]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003db4:	2204      	movs	r2, #4
 8003db6:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
        Board1_DW.working_status = NORMAL_WORKING;
 8003dba:	4b96      	ldr	r3, [pc, #600]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
      }
      break;
 8003dc2:	e07f      	b.n	8003ec4 <Board1_Board_decision+0x164>

     case Board1_IN_Init_working:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003dc4:	4b93      	ldr	r3, [pc, #588]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003dc6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003dca:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d17a      	bne.n	8003ec8 <Board1_Board_decision+0x168>
        tmp = Board1_DW.init_count + 1U;
 8003dd2:	4b90      	ldr	r3, [pc, #576]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003dd4:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 8003dd8:	3301      	adds	r3, #1
 8003dda:	607b      	str	r3, [r7, #4]
        if (Board1_DW.init_count + 1U > 255U) {
 8003ddc:	4b8d      	ldr	r3, [pc, #564]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003dde:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 8003de2:	3301      	adds	r3, #1
 8003de4:	2bff      	cmp	r3, #255	@ 0xff
 8003de6:	d901      	bls.n	8003dec <Board1_Board_decision+0x8c>
          tmp = 255U;
 8003de8:	23ff      	movs	r3, #255	@ 0xff
 8003dea:	607b      	str	r3, [r7, #4]
        }

        Board1_DW.init_count = (uint8_T)tmp;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	b2da      	uxtb	r2, r3
 8003df0:	4b88      	ldr	r3, [pc, #544]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003df2:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
        if (Board1_DW.init_count >= Board1_INIT_COUNTER) {
 8003df6:	4b87      	ldr	r3, [pc, #540]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003df8:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 8003dfc:	2b22      	cmp	r3, #34	@ 0x22
 8003dfe:	d928      	bls.n	8003e52 <Board1_Board_decision+0xf2>
          b = Board1_Motor_Error();
 8003e00:	f7fd fdf4 	bl	80019ec <Board1_Motor_Error>
 8003e04:	4603      	mov	r3, r0
 8003e06:	70fb      	strb	r3, [r7, #3]
          if (b) {
 8003e08:	78fb      	ldrb	r3, [r7, #3]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d008      	beq.n	8003e20 <Board1_Board_decision+0xc0>
            Board1_DW.is_Working_status_manager = Board1_IN_Motor_error_working;
 8003e0e:	4b81      	ldr	r3, [pc, #516]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003e10:	2203      	movs	r2, #3
 8003e12:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
            Board1_DW.working_status = MOTOR_ERROR_WORKING;
 8003e16:	4b7f      	ldr	r3, [pc, #508]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003e18:	2202      	movs	r2, #2
 8003e1a:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
          }
        } else {
          Board1_DW.is_Working_status_manager = Board1_IN_Init_working;
        }
      }
      break;
 8003e1e:	e053      	b.n	8003ec8 <Board1_Board_decision+0x168>
            b = Board1_Critical_Voltage();
 8003e20:	f7fd fdce 	bl	80019c0 <Board1_Critical_Voltage>
 8003e24:	4603      	mov	r3, r0
 8003e26:	70fb      	strb	r3, [r7, #3]
            if (b) {
 8003e28:	78fb      	ldrb	r3, [r7, #3]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d008      	beq.n	8003e40 <Board1_Board_decision+0xe0>
              Board1_DW.is_Working_status_manager =
 8003e2e:	4b79      	ldr	r3, [pc, #484]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003e30:	2201      	movs	r2, #1
 8003e32:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
              Board1_DW.working_status = CRITICAL_VOLTAGE_WORKING;
 8003e36:	4b77      	ldr	r3, [pc, #476]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003e38:	2201      	movs	r2, #1
 8003e3a:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
      break;
 8003e3e:	e043      	b.n	8003ec8 <Board1_Board_decision+0x168>
              Board1_DW.is_Working_status_manager = Board1_IN_Normal_working;
 8003e40:	4b74      	ldr	r3, [pc, #464]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003e42:	2204      	movs	r2, #4
 8003e44:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
              Board1_DW.working_status = NORMAL_WORKING;
 8003e48:	4b72      	ldr	r3, [pc, #456]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
      break;
 8003e50:	e03a      	b.n	8003ec8 <Board1_Board_decision+0x168>
          Board1_DW.is_Working_status_manager = Board1_IN_Init_working;
 8003e52:	4b70      	ldr	r3, [pc, #448]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003e54:	2202      	movs	r2, #2
 8003e56:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
      break;
 8003e5a:	e035      	b.n	8003ec8 <Board1_Board_decision+0x168>

     case Board1_IN_Motor_error_working:
      break;

     case Board1_IN_Normal_working:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003e5c:	4b6d      	ldr	r3, [pc, #436]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003e5e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003e62:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d104      	bne.n	8003e74 <Board1_Board_decision+0x114>
        b = Board1_Motor_Error();
 8003e6a:	f7fd fdbf 	bl	80019ec <Board1_Motor_Error>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	70fb      	strb	r3, [r7, #3]
 8003e72:	e001      	b.n	8003e78 <Board1_Board_decision+0x118>
      } else {
        b = false;
 8003e74:	2300      	movs	r3, #0
 8003e76:	70fb      	strb	r3, [r7, #3]
      }

      if (b) {
 8003e78:	78fb      	ldrb	r3, [r7, #3]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d008      	beq.n	8003e90 <Board1_Board_decision+0x130>
        Board1_DW.is_Working_status_manager = Board1_IN_Motor_error_working;
 8003e7e:	4b65      	ldr	r3, [pc, #404]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003e80:	2203      	movs	r2, #3
 8003e82:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
        Board1_DW.working_status = MOTOR_ERROR_WORKING;
 8003e86:	4b63      	ldr	r3, [pc, #396]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003e88:	2202      	movs	r2, #2
 8003e8a:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
        if (b) {
          Board1_DW.is_Working_status_manager = Boa_IN_Critical_voltage_working;
          Board1_DW.working_status = CRITICAL_VOLTAGE_WORKING;
        }
      }
      break;
 8003e8e:	e01d      	b.n	8003ecc <Board1_Board_decision+0x16c>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003e90:	4b60      	ldr	r3, [pc, #384]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003e92:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003e96:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d104      	bne.n	8003ea8 <Board1_Board_decision+0x148>
          b = Board1_Critical_Voltage();
 8003e9e:	f7fd fd8f 	bl	80019c0 <Board1_Critical_Voltage>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	70fb      	strb	r3, [r7, #3]
 8003ea6:	e001      	b.n	8003eac <Board1_Board_decision+0x14c>
          b = false;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	70fb      	strb	r3, [r7, #3]
        if (b) {
 8003eac:	78fb      	ldrb	r3, [r7, #3]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d00c      	beq.n	8003ecc <Board1_Board_decision+0x16c>
          Board1_DW.is_Working_status_manager = Boa_IN_Critical_voltage_working;
 8003eb2:	4b58      	ldr	r3, [pc, #352]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board1_DW.working_status = CRITICAL_VOLTAGE_WORKING;
 8003eba:	4b56      	ldr	r3, [pc, #344]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
      break;
 8003ec2:	e003      	b.n	8003ecc <Board1_Board_decision+0x16c>
      break;
 8003ec4:	bf00      	nop
 8003ec6:	e002      	b.n	8003ece <Board1_Board_decision+0x16e>
      break;
 8003ec8:	bf00      	nop
 8003eca:	e000      	b.n	8003ece <Board1_Board_decision+0x16e>
      break;
 8003ecc:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Relay_manager != 0) {
 8003ece:	4b51      	ldr	r3, [pc, #324]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003ed0:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d056      	beq.n	8003f86 <Board1_Board_decision+0x226>
    switch (Board1_DW.is_Relay_manager) {
 8003ed8:	4b4e      	ldr	r3, [pc, #312]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003eda:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 8003ede:	2b03      	cmp	r3, #3
 8003ee0:	d01a      	beq.n	8003f18 <Board1_Board_decision+0x1b8>
 8003ee2:	2b03      	cmp	r3, #3
 8003ee4:	dc4f      	bgt.n	8003f86 <Board1_Board_decision+0x226>
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d001      	beq.n	8003eee <Board1_Board_decision+0x18e>
 8003eea:	2b02      	cmp	r3, #2
        Board1_DW.decision.relay = true;
      }
      break;

     case Board1_IN_Motor_error_relay:
      break;
 8003eec:	e04b      	b.n	8003f86 <Board1_Board_decision+0x226>
      b = !Board1_Critical_Voltage_Occured();
 8003eee:	f7fd fdb3 	bl	8001a58 <Board1_Critical_Voltage_Occured>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	bf0c      	ite	eq
 8003ef8:	2301      	moveq	r3, #1
 8003efa:	2300      	movne	r3, #0
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	70fb      	strb	r3, [r7, #3]
      if (b) {
 8003f00:	78fb      	ldrb	r3, [r7, #3]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d03c      	beq.n	8003f80 <Board1_Board_decision+0x220>
        Board1_DW.is_Relay_manager = Board1_IN_Normal_relay;
 8003f06:	4b43      	ldr	r3, [pc, #268]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003f08:	2203      	movs	r2, #3
 8003f0a:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
        Board1_DW.decision.relay = true;
 8003f0e:	4b41      	ldr	r3, [pc, #260]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 8003f16:	e033      	b.n	8003f80 <Board1_Board_decision+0x220>

     case Board1_IN_Normal_relay:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003f18:	4b3e      	ldr	r3, [pc, #248]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003f1a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003f1e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d104      	bne.n	8003f30 <Board1_Board_decision+0x1d0>
        b = Board1_Motor_Error_Occured();
 8003f26:	f7fd fda9 	bl	8001a7c <Board1_Motor_Error_Occured>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	70fb      	strb	r3, [r7, #3]
 8003f2e:	e001      	b.n	8003f34 <Board1_Board_decision+0x1d4>
      } else {
        b = false;
 8003f30:	2300      	movs	r3, #0
 8003f32:	70fb      	strb	r3, [r7, #3]
      }

      if (b) {
 8003f34:	78fb      	ldrb	r3, [r7, #3]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d008      	beq.n	8003f4c <Board1_Board_decision+0x1ec>
        Board1_DW.is_Relay_manager = Board1_IN_Motor_error_relay;
 8003f3a:	4b36      	ldr	r3, [pc, #216]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003f3c:	2202      	movs	r2, #2
 8003f3e:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
        Board1_DW.decision.relay = false;
 8003f42:	4b34      	ldr	r3, [pc, #208]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
        if (b) {
          Board1_DW.is_Relay_manager = Board_IN_Critical_voltage_relay;
          Board1_DW.decision.relay = false;
        }
      }
      break;
 8003f4a:	e01b      	b.n	8003f84 <Board1_Board_decision+0x224>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003f4c:	4b31      	ldr	r3, [pc, #196]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003f4e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003f52:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d104      	bne.n	8003f64 <Board1_Board_decision+0x204>
          b = Board1_Critical_Voltage_Occured();
 8003f5a:	f7fd fd7d 	bl	8001a58 <Board1_Critical_Voltage_Occured>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	70fb      	strb	r3, [r7, #3]
 8003f62:	e001      	b.n	8003f68 <Board1_Board_decision+0x208>
          b = false;
 8003f64:	2300      	movs	r3, #0
 8003f66:	70fb      	strb	r3, [r7, #3]
        if (b) {
 8003f68:	78fb      	ldrb	r3, [r7, #3]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00a      	beq.n	8003f84 <Board1_Board_decision+0x224>
          Board1_DW.is_Relay_manager = Board_IN_Critical_voltage_relay;
 8003f6e:	4b29      	ldr	r3, [pc, #164]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003f70:	2201      	movs	r2, #1
 8003f72:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
          Board1_DW.decision.relay = false;
 8003f76:	4b27      	ldr	r3, [pc, #156]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 8003f7e:	e001      	b.n	8003f84 <Board1_Board_decision+0x224>
      break;
 8003f80:	bf00      	nop
 8003f82:	e000      	b.n	8003f86 <Board1_Board_decision+0x226>
      break;
 8003f84:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Mux_manager != 0) {
 8003f86:	4b23      	ldr	r3, [pc, #140]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003f88:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d044      	beq.n	800401a <Board1_Board_decision+0x2ba>
    switch (Board1_DW.is_Mux_manager) {
 8003f90:	4b20      	ldr	r3, [pc, #128]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003f92:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d002      	beq.n	8003fa0 <Board1_Board_decision+0x240>
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d025      	beq.n	8003fea <Board1_Board_decision+0x28a>
 8003f9e:	e03c      	b.n	800401a <Board1_Board_decision+0x2ba>
     case Board1_IN_Degraded_mux:
      if ((Board1_DW.sfEvent == Board1_event_STEP) && (Board1_DW.is_Board_state ==
 8003fa0:	4b1c      	ldr	r3, [pc, #112]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003fa2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003fa6:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d109      	bne.n	8003fc2 <Board1_Board_decision+0x262>
 8003fae:	4b19      	ldr	r3, [pc, #100]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003fb0:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d104      	bne.n	8003fc2 <Board1_Board_decision+0x262>
           Board1_IN_Normal)) {
        b = Board1_Is_Rover_Stationary();
 8003fb8:	f7fd fd72 	bl	8001aa0 <Board1_Is_Rover_Stationary>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	70fb      	strb	r3, [r7, #3]
 8003fc0:	e001      	b.n	8003fc6 <Board1_Board_decision+0x266>
      } else {
        b = false;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	70fb      	strb	r3, [r7, #3]
      }

      if (b) {
 8003fc6:	78fb      	ldrb	r3, [r7, #3]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d020      	beq.n	800400e <Board1_Board_decision+0x2ae>
        Board1_Pid_Reset();
 8003fcc:	f7fd fe18 	bl	8001c00 <Board1_Pid_Reset>
        Board1_DW.open_loop = false;
 8003fd0:	4b10      	ldr	r3, [pc, #64]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
        Board1_DW.is_Mux_manager = Board1_IN_Normal_mux;
 8003fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003fda:	2202      	movs	r2, #2
 8003fdc:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
        Board1_DW.decision.mux = false;
 8003fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 209f 	strb.w	r2, [r3, #159]	@ 0x9f
      }
      break;
 8003fe8:	e011      	b.n	800400e <Board1_Board_decision+0x2ae>

     case Board1_IN_Normal_mux:
      if (Board1_DW.is_Board_state == Board1_IN_Degraded) {
 8003fea:	4b0a      	ldr	r3, [pc, #40]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003fec:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d111      	bne.n	8004018 <Board1_Board_decision+0x2b8>
        Board1_DW.is_Mux_manager = Board1_IN_Degraded_mux;
 8003ff4:	4b07      	ldr	r3, [pc, #28]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
        Board1_DW.decision.mux = true;
 8003ffc:	4b05      	ldr	r3, [pc, #20]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 209f 	strb.w	r2, [r3, #159]	@ 0x9f
        Board1_DW.open_loop = true;
 8004004:	4b03      	ldr	r3, [pc, #12]	@ (8004014 <Board1_Board_decision+0x2b4>)
 8004006:	2201      	movs	r2, #1
 8004008:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
      }
      break;
 800400c:	e004      	b.n	8004018 <Board1_Board_decision+0x2b8>
      break;
 800400e:	bf00      	nop
 8004010:	e003      	b.n	800401a <Board1_Board_decision+0x2ba>
 8004012:	bf00      	nop
 8004014:	2000021c 	.word	0x2000021c
      break;
 8004018:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Routine_manager != 0) {
 800401a:	4b79      	ldr	r3, [pc, #484]	@ (8004200 <Board1_Board_decision+0x4a0>)
 800401c:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8004020:	2b00      	cmp	r3, #0
 8004022:	d035      	beq.n	8004090 <Board1_Board_decision+0x330>
    if ((Board1_DW.is_active_Max_velocity_handler != 0) &&
 8004024:	4b76      	ldr	r3, [pc, #472]	@ (8004200 <Board1_Board_decision+0x4a0>)
 8004026:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 800402a:	2b00      	cmp	r3, #0
 800402c:	d029      	beq.n	8004082 <Board1_Board_decision+0x322>
        (Board1_DW.is_Max_velocity_handler == Board_IN_Waiting_change_max_vel))
 800402e:	4b74      	ldr	r3, [pc, #464]	@ (8004200 <Board1_Board_decision+0x4a0>)
 8004030:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
    if ((Board1_DW.is_active_Max_velocity_handler != 0) &&
 8004034:	2b01      	cmp	r3, #1
 8004036:	d124      	bne.n	8004082 <Board1_Board_decision+0x322>
    {
      b = Board1_Detect_Limit_Activation();
 8004038:	f7fd fde8 	bl	8001c0c <Board1_Detect_Limit_Activation>
 800403c:	4603      	mov	r3, r0
 800403e:	70fb      	strb	r3, [r7, #3]
      if (!b) {
 8004040:	78fb      	ldrb	r3, [r7, #3]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d11d      	bne.n	8004082 <Board1_Board_decision+0x322>
        if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8004046:	4b6e      	ldr	r3, [pc, #440]	@ (8004200 <Board1_Board_decision+0x4a0>)
 8004048:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800404c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004050:	4293      	cmp	r3, r2
 8004052:	d107      	bne.n	8004064 <Board1_Board_decision+0x304>
            (Board1_DW.global_state.change_vel == Board1_VEL_CHANGE)) {
 8004054:	4b6a      	ldr	r3, [pc, #424]	@ (8004200 <Board1_Board_decision+0x4a0>)
 8004056:	f993 3067 	ldrsb.w	r3, [r3, #103]	@ 0x67
        if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800405a:	2b0a      	cmp	r3, #10
 800405c:	d102      	bne.n	8004064 <Board1_Board_decision+0x304>
          Board1_Increase_Max_Vel();
 800405e:	f7fd fe3f 	bl	8001ce0 <Board1_Increase_Max_Vel>
 8004062:	e00e      	b.n	8004082 <Board1_Board_decision+0x322>
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8004064:	4b66      	ldr	r3, [pc, #408]	@ (8004200 <Board1_Board_decision+0x4a0>)
 8004066:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800406a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800406e:	4293      	cmp	r3, r2
 8004070:	d107      	bne.n	8004082 <Board1_Board_decision+0x322>
                   (Board1_DW.global_state.change_vel == -10)) {
 8004072:	4b63      	ldr	r3, [pc, #396]	@ (8004200 <Board1_Board_decision+0x4a0>)
 8004074:	f993 3067 	ldrsb.w	r3, [r3, #103]	@ 0x67
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8004078:	f113 0f0a 	cmn.w	r3, #10
 800407c:	d101      	bne.n	8004082 <Board1_Board_decision+0x322>
          Board1_Decrease_Max_Vel();
 800407e:	f7fd fdff 	bl	8001c80 <Board1_Decrease_Max_Vel>
        }
      }
    }

    if (Board1_DW.is_active_Compute_routine != 0) {
 8004082:	4b5f      	ldr	r3, [pc, #380]	@ (8004200 <Board1_Board_decision+0x4a0>)
 8004084:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8004088:	2b00      	cmp	r3, #0
 800408a:	d001      	beq.n	8004090 <Board1_Board_decision+0x330>
      Board1_Compute_routine();
 800408c:	f7ff f898 	bl	80031c0 <Board1_Compute_routine>
    }
  }

  if (Board1_DW.is_active_Mode_manager != 0) {
 8004090:	4b5b      	ldr	r3, [pc, #364]	@ (8004200 <Board1_Board_decision+0x4a0>)
 8004092:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 8004096:	2b00      	cmp	r3, #0
 8004098:	f000 80a7 	beq.w	80041ea <Board1_Board_decision+0x48a>
    switch (Board1_DW.is_Mode_manager) {
 800409c:	4b58      	ldr	r3, [pc, #352]	@ (8004200 <Board1_Board_decision+0x4a0>)
 800409e:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
 80040a2:	2b03      	cmp	r3, #3
 80040a4:	d020      	beq.n	80040e8 <Board1_Board_decision+0x388>
 80040a6:	2b03      	cmp	r3, #3
 80040a8:	f300 809f 	bgt.w	80041ea <Board1_Board_decision+0x48a>
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d001      	beq.n	80040b4 <Board1_Board_decision+0x354>
 80040b0:	2b02      	cmp	r3, #2
        Board1_DW.decision.mode = DEFAULT;
      }
      break;

     case Board1_IN_Motor_error_driving:
      break;
 80040b2:	e09a      	b.n	80041ea <Board1_Board_decision+0x48a>
      b = !Board1_Critical_Voltage_Occured();
 80040b4:	f7fd fcd0 	bl	8001a58 <Board1_Critical_Voltage_Occured>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	bf0c      	ite	eq
 80040be:	2301      	moveq	r3, #1
 80040c0:	2300      	movne	r3, #0
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	70fb      	strb	r3, [r7, #3]
      if (b) {
 80040c6:	78fb      	ldrb	r3, [r7, #3]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	f000 808b 	beq.w	80041e4 <Board1_Board_decision+0x484>
        Board1_DW.is_Mode_manager = Board1_IN_Normal_driving;
 80040ce:	4b4c      	ldr	r3, [pc, #304]	@ (8004200 <Board1_Board_decision+0x4a0>)
 80040d0:	2203      	movs	r2, #3
 80040d2:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
        Board1_DW.is_Normal_driving = Board1_IN_Mode_DEFAULT;
 80040d6:	4b4a      	ldr	r3, [pc, #296]	@ (8004200 <Board1_Board_decision+0x4a0>)
 80040d8:	2201      	movs	r2, #1
 80040da:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
        Board1_DW.decision.mode = DEFAULT;
 80040de:	4b48      	ldr	r3, [pc, #288]	@ (8004200 <Board1_Board_decision+0x4a0>)
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
      break;
 80040e6:	e07d      	b.n	80041e4 <Board1_Board_decision+0x484>

     case Board1_IN_Normal_driving:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80040e8:	4b45      	ldr	r3, [pc, #276]	@ (8004200 <Board1_Board_decision+0x4a0>)
 80040ea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80040ee:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d104      	bne.n	8004100 <Board1_Board_decision+0x3a0>
        b = Board1_Motor_Error_Occured();
 80040f6:	f7fd fcc1 	bl	8001a7c <Board1_Motor_Error_Occured>
 80040fa:	4603      	mov	r3, r0
 80040fc:	70fb      	strb	r3, [r7, #3]
 80040fe:	e001      	b.n	8004104 <Board1_Board_decision+0x3a4>
      } else {
        b = false;
 8004100:	2300      	movs	r3, #0
 8004102:	70fb      	strb	r3, [r7, #3]
      }

      if (b) {
 8004104:	78fb      	ldrb	r3, [r7, #3]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d00c      	beq.n	8004124 <Board1_Board_decision+0x3c4>
        Board1_DW.is_Normal_driving = Board1_IN_NO_ACTIVE_CHILD;
 800410a:	4b3d      	ldr	r3, [pc, #244]	@ (8004200 <Board1_Board_decision+0x4a0>)
 800410c:	2200      	movs	r2, #0
 800410e:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
        Board1_DW.is_Mode_manager = Board1_IN_Motor_error_driving;
 8004112:	4b3b      	ldr	r3, [pc, #236]	@ (8004200 <Board1_Board_decision+0x4a0>)
 8004114:	2202      	movs	r2, #2
 8004116:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
        Board1_DW.decision.mode = DEFAULT;
 800411a:	4b39      	ldr	r3, [pc, #228]	@ (8004200 <Board1_Board_decision+0x4a0>)
 800411c:	2200      	movs	r2, #0
 800411e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            }
            break;
          }
        }
      }
      break;
 8004122:	e061      	b.n	80041e8 <Board1_Board_decision+0x488>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8004124:	4b36      	ldr	r3, [pc, #216]	@ (8004200 <Board1_Board_decision+0x4a0>)
 8004126:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800412a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800412e:	4293      	cmp	r3, r2
 8004130:	d104      	bne.n	800413c <Board1_Board_decision+0x3dc>
          b = Board1_Critical_Voltage_Occured();
 8004132:	f7fd fc91 	bl	8001a58 <Board1_Critical_Voltage_Occured>
 8004136:	4603      	mov	r3, r0
 8004138:	70fb      	strb	r3, [r7, #3]
 800413a:	e001      	b.n	8004140 <Board1_Board_decision+0x3e0>
          b = false;
 800413c:	2300      	movs	r3, #0
 800413e:	70fb      	strb	r3, [r7, #3]
        if (b) {
 8004140:	78fb      	ldrb	r3, [r7, #3]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00c      	beq.n	8004160 <Board1_Board_decision+0x400>
          Board1_DW.is_Normal_driving = Board1_IN_NO_ACTIVE_CHILD;
 8004146:	4b2e      	ldr	r3, [pc, #184]	@ (8004200 <Board1_Board_decision+0x4a0>)
 8004148:	2200      	movs	r2, #0
 800414a:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
          Board1_DW.is_Mode_manager = Boa_IN_Critical_voltage_driving;
 800414e:	4b2c      	ldr	r3, [pc, #176]	@ (8004200 <Board1_Board_decision+0x4a0>)
 8004150:	2201      	movs	r2, #1
 8004152:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
          Board1_DW.decision.mode = ECO;
 8004156:	4b2a      	ldr	r3, [pc, #168]	@ (8004200 <Board1_Board_decision+0x4a0>)
 8004158:	2202      	movs	r2, #2
 800415a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
      break;
 800415e:	e043      	b.n	80041e8 <Board1_Board_decision+0x488>
          switch (Board1_DW.is_Normal_driving) {
 8004160:	4b27      	ldr	r3, [pc, #156]	@ (8004200 <Board1_Board_decision+0x4a0>)
 8004162:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 8004166:	2b03      	cmp	r3, #3
 8004168:	d026      	beq.n	80041b8 <Board1_Board_decision+0x458>
 800416a:	2b03      	cmp	r3, #3
 800416c:	dc3c      	bgt.n	80041e8 <Board1_Board_decision+0x488>
 800416e:	2b01      	cmp	r3, #1
 8004170:	d002      	beq.n	8004178 <Board1_Board_decision+0x418>
 8004172:	2b02      	cmp	r3, #2
 8004174:	d010      	beq.n	8004198 <Board1_Board_decision+0x438>
      break;
 8004176:	e037      	b.n	80041e8 <Board1_Board_decision+0x488>
            b = Board1_Mode_B_Pressed();
 8004178:	f7ff fa80 	bl	800367c <Board1_Mode_B_Pressed>
 800417c:	4603      	mov	r3, r0
 800417e:	70fb      	strb	r3, [r7, #3]
            if (b) {
 8004180:	78fb      	ldrb	r3, [r7, #3]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d028      	beq.n	80041d8 <Board1_Board_decision+0x478>
              Board1_DW.is_Normal_driving = Board1_IN_Mode_SPORT;
 8004186:	4b1e      	ldr	r3, [pc, #120]	@ (8004200 <Board1_Board_decision+0x4a0>)
 8004188:	2203      	movs	r2, #3
 800418a:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
              Board1_DW.decision.mode = SPORT;
 800418e:	4b1c      	ldr	r3, [pc, #112]	@ (8004200 <Board1_Board_decision+0x4a0>)
 8004190:	2201      	movs	r2, #1
 8004192:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            break;
 8004196:	e01f      	b.n	80041d8 <Board1_Board_decision+0x478>
            b = Board1_Mode_B_Pressed();
 8004198:	f7ff fa70 	bl	800367c <Board1_Mode_B_Pressed>
 800419c:	4603      	mov	r3, r0
 800419e:	70fb      	strb	r3, [r7, #3]
            if (b) {
 80041a0:	78fb      	ldrb	r3, [r7, #3]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d01a      	beq.n	80041dc <Board1_Board_decision+0x47c>
              Board1_DW.is_Normal_driving = Board1_IN_Mode_DEFAULT;
 80041a6:	4b16      	ldr	r3, [pc, #88]	@ (8004200 <Board1_Board_decision+0x4a0>)
 80041a8:	2201      	movs	r2, #1
 80041aa:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
              Board1_DW.decision.mode = DEFAULT;
 80041ae:	4b14      	ldr	r3, [pc, #80]	@ (8004200 <Board1_Board_decision+0x4a0>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            break;
 80041b6:	e011      	b.n	80041dc <Board1_Board_decision+0x47c>
            b = Board1_Mode_B_Pressed();
 80041b8:	f7ff fa60 	bl	800367c <Board1_Mode_B_Pressed>
 80041bc:	4603      	mov	r3, r0
 80041be:	70fb      	strb	r3, [r7, #3]
            if (b) {
 80041c0:	78fb      	ldrb	r3, [r7, #3]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d00c      	beq.n	80041e0 <Board1_Board_decision+0x480>
              Board1_DW.is_Normal_driving = Board1_IN_Mode_ECO;
 80041c6:	4b0e      	ldr	r3, [pc, #56]	@ (8004200 <Board1_Board_decision+0x4a0>)
 80041c8:	2202      	movs	r2, #2
 80041ca:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
              Board1_DW.decision.mode = ECO;
 80041ce:	4b0c      	ldr	r3, [pc, #48]	@ (8004200 <Board1_Board_decision+0x4a0>)
 80041d0:	2202      	movs	r2, #2
 80041d2:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            break;
 80041d6:	e003      	b.n	80041e0 <Board1_Board_decision+0x480>
            break;
 80041d8:	bf00      	nop
 80041da:	e005      	b.n	80041e8 <Board1_Board_decision+0x488>
            break;
 80041dc:	bf00      	nop
 80041de:	e003      	b.n	80041e8 <Board1_Board_decision+0x488>
            break;
 80041e0:	bf00      	nop
      break;
 80041e2:	e001      	b.n	80041e8 <Board1_Board_decision+0x488>
      break;
 80041e4:	bf00      	nop
 80041e6:	e000      	b.n	80041ea <Board1_Board_decision+0x48a>
      break;
 80041e8:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Lights_manager != 0) {
 80041ea:	4b05      	ldr	r3, [pc, #20]	@ (8004200 <Board1_Board_decision+0x4a0>)
 80041ec:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d001      	beq.n	80041f8 <Board1_Board_decision+0x498>
    Board1_Lights_manager();
 80041f4:	f7ff fcf0 	bl	8003bd8 <Board1_Lights_manager>
  }
}
 80041f8:	bf00      	nop
 80041fa:	3708      	adds	r7, #8
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	2000021c 	.word	0x2000021c

08004204 <Board1_Receive_decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Receive_decision(void)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b082      	sub	sp, #8
 8004208:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board1_Is_Rx_Finished();
 800420a:	f7fc ff1b 	bl	8001044 <Board1_Is_Rx_Finished>
 800420e:	4603      	mov	r3, r0
 8004210:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8004212:	79fb      	ldrb	r3, [r7, #7]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d036      	beq.n	8004286 <Board1_Receive_decision+0x82>
    b = Board_Verify_Decision_Integrity();
 8004218:	f7fd fbc8 	bl	80019ac <Board_Verify_Decision_Integrity>
 800421c:	4603      	mov	r3, r0
 800421e:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004220:	79fb      	ldrb	r3, [r7, #7]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d020      	beq.n	8004268 <Board1_Receive_decision+0x64>
      b_previousEvent = Board1_DW.sfEvent;
 8004226:	4b29      	ldr	r3, [pc, #164]	@ (80042cc <Board1_Receive_decision+0xc8>)
 8004228:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800422c:	603b      	str	r3, [r7, #0]
      Board1_DW.sfEvent = Board1_event_STEP;
 800422e:	4b27      	ldr	r3, [pc, #156]	@ (80042cc <Board1_Receive_decision+0xc8>)
 8004230:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004234:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
      if (Board1_DW.is_active_Board_decision != 0) {
 8004238:	4b24      	ldr	r3, [pc, #144]	@ (80042cc <Board1_Receive_decision+0xc8>)
 800423a:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 800423e:	2b00      	cmp	r3, #0
 8004240:	d001      	beq.n	8004246 <Board1_Receive_decision+0x42>
        Board1_Board_decision();
 8004242:	f7ff fd8d 	bl	8003d60 <Board1_Board_decision>
      }

      Board1_DW.sfEvent = b_previousEvent;
 8004246:	4a21      	ldr	r2, [pc, #132]	@ (80042cc <Board1_Receive_decision+0xc8>)
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
      Board1_DW.is_Supervisor = Board1_IN_Decision_received;
 800424e:	4b1f      	ldr	r3, [pc, #124]	@ (80042cc <Board1_Receive_decision+0xc8>)
 8004250:	2201      	movs	r2, #1
 8004252:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      Board1_setSTalk();
 8004256:	f7fc fee2 	bl	800101e <Board1_setSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 800425a:	f7fc feec 	bl	8001036 <Board1_Get_Timestamp>
 800425e:	4603      	mov	r3, r0
 8004260:	4a1a      	ldr	r2, [pc, #104]	@ (80042cc <Board1_Receive_decision+0xc8>)
 8004262:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      Board1_DW.is_Board_state = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
  }
}
 8004266:	e02c      	b.n	80042c2 <Board1_Receive_decision+0xbe>
      Board1_DW.is_Supervisor = Board1_IN_Receive_decision;
 8004268:	4b18      	ldr	r3, [pc, #96]	@ (80042cc <Board1_Receive_decision+0xc8>)
 800426a:	2206      	movs	r2, #6
 800426c:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      Board1_Wait_Decision();
 8004270:	f7fd fa90 	bl	8001794 <Board1_Wait_Decision>
      Board1_resetSTalk();
 8004274:	f7fc ff06 	bl	8001084 <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8004278:	f7fc fedd 	bl	8001036 <Board1_Get_Timestamp>
 800427c:	4603      	mov	r3, r0
 800427e:	4a13      	ldr	r2, [pc, #76]	@ (80042cc <Board1_Receive_decision+0xc8>)
 8004280:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
}
 8004284:	e01d      	b.n	80042c2 <Board1_Receive_decision+0xbe>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004286:	4b11      	ldr	r3, [pc, #68]	@ (80042cc <Board1_Receive_decision+0xc8>)
 8004288:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800428c:	f640 51ac 	movw	r1, #3500	@ 0xdac
 8004290:	4618      	mov	r0, r3
 8004292:	f7fc feb0 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8004296:	4603      	mov	r3, r0
 8004298:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800429a:	79fb      	ldrb	r3, [r7, #7]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d010      	beq.n	80042c2 <Board1_Receive_decision+0xbe>
      Board1_stop_motors(true);
 80042a0:	2001      	movs	r0, #1
 80042a2:	f7fc ff03 	bl	80010ac <Board1_stop_motors>
      Board1_exit_internal_Normal();
 80042a6:	f7fc ff7d 	bl	80011a4 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 80042aa:	f7fc feb2 	bl	8001012 <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Degraded;
 80042ae:	4b07      	ldr	r3, [pc, #28]	@ (80042cc <Board1_Receive_decision+0xc8>)
 80042b0:	2201      	movs	r2, #1
 80042b2:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
      Board1_setSTalk();
 80042b6:	f7fc feb2 	bl	800101e <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 80042ba:	4b04      	ldr	r3, [pc, #16]	@ (80042cc <Board1_Receive_decision+0xc8>)
 80042bc:	2202      	movs	r2, #2
 80042be:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
}
 80042c2:	bf00      	nop
 80042c4:	3708      	adds	r7, #8
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	2000021c 	.word	0x2000021c

080042d0 <Board1_Verify_Global_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_Global_Integrity(void)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	af00      	add	r7, sp, #0
  return CRC_Check_GlobalState(&Board1_DW.receivedGlobalStatePacket);
 80042d4:	4802      	ldr	r0, [pc, #8]	@ (80042e0 <Board1_Verify_Global_Integrity+0x10>)
 80042d6:	f002 fdbf 	bl	8006e58 <CRC_Check_GlobalState>
 80042da:	4603      	mov	r3, r0
}
 80042dc:	4618      	mov	r0, r3
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	2000021c 	.word	0x2000021c

080042e4 <Board1_Obs_Sonar2>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar2(void)
{
 80042e4:	b480      	push	{r7}
 80042e6:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar2 >= Board1_MIN_DISTANCE) &&
 80042e8:	4b09      	ldr	r3, [pc, #36]	@ (8004310 <Board1_Obs_Sonar2+0x2c>)
 80042ea:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	@ 0xa6
 80042ee:	2b95      	cmp	r3, #149	@ 0x95
 80042f0:	d907      	bls.n	8004302 <Board1_Obs_Sonar2+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar2 <= Board1_MAX_DISTANCE);
 80042f2:	4b07      	ldr	r3, [pc, #28]	@ (8004310 <Board1_Obs_Sonar2+0x2c>)
 80042f4:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	@ 0xa6
  return (Board1_DW.receivedStatePacket.state.sonar2 >= Board1_MIN_DISTANCE) &&
 80042f8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80042fc:	d801      	bhi.n	8004302 <Board1_Obs_Sonar2+0x1e>
 80042fe:	2301      	movs	r3, #1
 8004300:	e000      	b.n	8004304 <Board1_Obs_Sonar2+0x20>
 8004302:	2300      	movs	r3, #0
 8004304:	b2db      	uxtb	r3, r3
}
 8004306:	4618      	mov	r0, r3
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr
 8004310:	2000021c 	.word	0x2000021c

08004314 <Board1_Check_Timeout_Ms>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Check_Timeout_Ms(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_ms(b_start_time, b_min_elapsed_time);
 800431e:	6839      	ldr	r1, [r7, #0]
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	f002 fe77 	bl	8007014 <Time_Check_Elapsed_ms>
 8004326:	4603      	mov	r3, r0
}
 8004328:	4618      	mov	r0, r3
 800432a:	3708      	adds	r7, #8
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <Board1_Obs_Sonar1>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar1(void)
{
 8004330:	b480      	push	{r7}
 8004332:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar1 >= Board1_MIN_DISTANCE) &&
 8004334:	4b09      	ldr	r3, [pc, #36]	@ (800435c <Board1_Obs_Sonar1+0x2c>)
 8004336:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 800433a:	2b95      	cmp	r3, #149	@ 0x95
 800433c:	d907      	bls.n	800434e <Board1_Obs_Sonar1+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar1 <= Board1_MAX_DISTANCE);
 800433e:	4b07      	ldr	r3, [pc, #28]	@ (800435c <Board1_Obs_Sonar1+0x2c>)
 8004340:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
  return (Board1_DW.receivedStatePacket.state.sonar1 >= Board1_MIN_DISTANCE) &&
 8004344:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8004348:	d801      	bhi.n	800434e <Board1_Obs_Sonar1+0x1e>
 800434a:	2301      	movs	r3, #1
 800434c:	e000      	b.n	8004350 <Board1_Obs_Sonar1+0x20>
 800434e:	2300      	movs	r3, #0
 8004350:	b2db      	uxtb	r3, r3
}
 8004352:	4618      	mov	r0, r3
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr
 800435c:	2000021c 	.word	0x2000021c

08004360 <Board1_Obs_Sonar3>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar3(void)
{
 8004360:	b480      	push	{r7}
 8004362:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar3 >= Board1_MIN_DISTANCE) &&
 8004364:	4b09      	ldr	r3, [pc, #36]	@ (800438c <Board1_Obs_Sonar3+0x2c>)
 8004366:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 800436a:	2b95      	cmp	r3, #149	@ 0x95
 800436c:	d907      	bls.n	800437e <Board1_Obs_Sonar3+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar3 <= Board1_MAX_DISTANCE);
 800436e:	4b07      	ldr	r3, [pc, #28]	@ (800438c <Board1_Obs_Sonar3+0x2c>)
 8004370:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
  return (Board1_DW.receivedStatePacket.state.sonar3 >= Board1_MIN_DISTANCE) &&
 8004374:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8004378:	d801      	bhi.n	800437e <Board1_Obs_Sonar3+0x1e>
 800437a:	2301      	movs	r3, #1
 800437c:	e000      	b.n	8004380 <Board1_Obs_Sonar3+0x20>
 800437e:	2300      	movs	r3, #0
 8004380:	b2db      	uxtb	r3, r3
}
 8004382:	4618      	mov	r0, r3
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr
 800438c:	2000021c 	.word	0x2000021c

08004390 <Board1_Low_Voltage>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Low_Voltage(void)
{
 8004390:	b480      	push	{r7}
 8004392:	af00      	add	r7, sp, #0
  return Board1_DW.state.battery_voltage <= Board1_LOW_VOLTAGE;
 8004394:	4b08      	ldr	r3, [pc, #32]	@ (80043b8 <Board1_Low_Voltage+0x28>)
 8004396:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 800439a:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80043bc <Board1_Low_Voltage+0x2c>
 800439e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043a6:	bf94      	ite	ls
 80043a8:	2301      	movls	r3, #1
 80043aa:	2300      	movhi	r3, #0
 80043ac:	b2db      	uxtb	r3, r3
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	46bd      	mov	sp, r7
 80043b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b6:	4770      	bx	lr
 80043b8:	2000021c 	.word	0x2000021c
 80043bc:	411d47ae 	.word	0x411d47ae

080043c0 <Board1_High_Temp>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_High_Temp(void)
{
 80043c0:	b480      	push	{r7}
 80043c2:	af00      	add	r7, sp, #0
  return Board1_DW.state.temperature >= Board1_HIGH_TEMPERATURE;
 80043c4:	4b08      	ldr	r3, [pc, #32]	@ (80043e8 <Board1_High_Temp+0x28>)
 80043c6:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 80043ca:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80043ec <Board1_High_Temp+0x2c>
 80043ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043d6:	bfac      	ite	ge
 80043d8:	2301      	movge	r3, #1
 80043da:	2300      	movlt	r3, #0
 80043dc:	b2db      	uxtb	r3, r3
}
 80043de:	4618      	mov	r0, r3
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr
 80043e8:	2000021c 	.word	0x2000021c
 80043ec:	42c80000 	.word	0x42c80000

080043f0 <Boa_Battery_temperature_manager>:

/* Function for Chart: '<Root>/Board1' */
static void Boa_Battery_temperature_manager(void)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b082      	sub	sp, #8
 80043f4:	af00      	add	r7, sp, #0
  boolean_T b;
  if ((Board1_DW.is_active_Normal_velocity != 0) &&
 80043f6:	4b81      	ldr	r3, [pc, #516]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 80043f8:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d00f      	beq.n	8004420 <Boa_Battery_temperature_manager+0x30>
      (Board1_DW.is_Normal_velocity == Board1_IN_No_limitation) &&
 8004400:	4b7e      	ldr	r3, [pc, #504]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 8004402:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
  if ((Board1_DW.is_active_Normal_velocity != 0) &&
 8004406:	2b01      	cmp	r3, #1
 8004408:	d10a      	bne.n	8004420 <Boa_Battery_temperature_manager+0x30>
      (Board1_DW.sfEvent == Board1_event_STEP)) {
 800440a:	4b7c      	ldr	r3, [pc, #496]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 800440c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
      (Board1_DW.is_Normal_velocity == Board1_IN_No_limitation) &&
 8004410:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004414:	4293      	cmp	r3, r2
 8004416:	d103      	bne.n	8004420 <Boa_Battery_temperature_manager+0x30>
    Board1_DW.limit_velocity = false;
 8004418:	4b78      	ldr	r3, [pc, #480]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 800441a:	2200      	movs	r2, #0
 800441c:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
  }

  if (Board1_DW.is_active_Battery_manager != 0) {
 8004420:	4b76      	ldr	r3, [pc, #472]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 8004422:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8004426:	2b00      	cmp	r3, #0
 8004428:	d04f      	beq.n	80044ca <Boa_Battery_temperature_manager+0xda>
    switch (Board1_DW.is_Battery_manager) {
 800442a:	4b74      	ldr	r3, [pc, #464]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 800442c:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 8004430:	2b01      	cmp	r3, #1
 8004432:	d002      	beq.n	800443a <Boa_Battery_temperature_manager+0x4a>
 8004434:	2b02      	cmp	r3, #2
 8004436:	d02b      	beq.n	8004490 <Boa_Battery_temperature_manager+0xa0>
 8004438:	e047      	b.n	80044ca <Boa_Battery_temperature_manager+0xda>
     case Board1_IN_Limited:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 800443a:	4b70      	ldr	r3, [pc, #448]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 800443c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004440:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004444:	4293      	cmp	r3, r2
 8004446:	d109      	bne.n	800445c <Boa_Battery_temperature_manager+0x6c>
        b = !Board1_Low_Voltage();
 8004448:	f7ff ffa2 	bl	8004390 <Board1_Low_Voltage>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	bf0c      	ite	eq
 8004452:	2301      	moveq	r3, #1
 8004454:	2300      	movne	r3, #0
 8004456:	b2db      	uxtb	r3, r3
 8004458:	71fb      	strb	r3, [r7, #7]
 800445a:	e001      	b.n	8004460 <Boa_Battery_temperature_manager+0x70>
      } else {
        b = false;
 800445c:	2300      	movs	r3, #0
 800445e:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8004460:	79fb      	ldrb	r3, [r7, #7]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d004      	beq.n	8004470 <Boa_Battery_temperature_manager+0x80>
        Board1_DW.is_Battery_manager = Board1_IN_Normal;
 8004466:	4b65      	ldr	r3, [pc, #404]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 8004468:	2202      	movs	r2, #2
 800446a:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
        Board1_DW.limit_velocity = true;
      }
      break;
 800446e:	e029      	b.n	80044c4 <Boa_Battery_temperature_manager+0xd4>
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8004470:	4b62      	ldr	r3, [pc, #392]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 8004472:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004476:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800447a:	4293      	cmp	r3, r2
 800447c:	d122      	bne.n	80044c4 <Boa_Battery_temperature_manager+0xd4>
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
 800447e:	4b5f      	ldr	r3, [pc, #380]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 8004480:	2201      	movs	r2, #1
 8004482:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
        Board1_DW.limit_velocity = true;
 8004486:	4b5d      	ldr	r3, [pc, #372]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 8004488:	2201      	movs	r2, #1
 800448a:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
      break;
 800448e:	e019      	b.n	80044c4 <Boa_Battery_temperature_manager+0xd4>

     case Board1_IN_Normal:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8004490:	4b5a      	ldr	r3, [pc, #360]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 8004492:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004496:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800449a:	4293      	cmp	r3, r2
 800449c:	d104      	bne.n	80044a8 <Boa_Battery_temperature_manager+0xb8>
        b = Board1_Low_Voltage();
 800449e:	f7ff ff77 	bl	8004390 <Board1_Low_Voltage>
 80044a2:	4603      	mov	r3, r0
 80044a4:	71fb      	strb	r3, [r7, #7]
 80044a6:	e001      	b.n	80044ac <Boa_Battery_temperature_manager+0xbc>
      } else {
        b = false;
 80044a8:	2300      	movs	r3, #0
 80044aa:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80044ac:	79fb      	ldrb	r3, [r7, #7]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d00a      	beq.n	80044c8 <Boa_Battery_temperature_manager+0xd8>
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
 80044b2:	4b52      	ldr	r3, [pc, #328]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 80044b4:	2201      	movs	r2, #1
 80044b6:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
        Board1_DW.limit_velocity = true;
 80044ba:	4b50      	ldr	r3, [pc, #320]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 80044bc:	2201      	movs	r2, #1
 80044be:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
      }
      break;
 80044c2:	e001      	b.n	80044c8 <Boa_Battery_temperature_manager+0xd8>
      break;
 80044c4:	bf00      	nop
 80044c6:	e000      	b.n	80044ca <Boa_Battery_temperature_manager+0xda>
      break;
 80044c8:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Temperature_manager != 0) {
 80044ca:	4b4c      	ldr	r3, [pc, #304]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 80044cc:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	f000 808f 	beq.w	80045f4 <Boa_Battery_temperature_manager+0x204>
    switch (Board1_DW.is_Temperature_manager) {
 80044d6:	4b49      	ldr	r3, [pc, #292]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 80044d8:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 80044dc:	2b03      	cmp	r3, #3
 80044de:	d068      	beq.n	80045b2 <Boa_Battery_temperature_manager+0x1c2>
 80044e0:	2b03      	cmp	r3, #3
 80044e2:	f300 8087 	bgt.w	80045f4 <Boa_Battery_temperature_manager+0x204>
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d002      	beq.n	80044f0 <Boa_Battery_temperature_manager+0x100>
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d036      	beq.n	800455c <Boa_Battery_temperature_manager+0x16c>
        Board1_DW.time_temp = Board1_Get_Timestamp();
      }
      break;
    }
  }
}
 80044ee:	e081      	b.n	80045f4 <Boa_Battery_temperature_manager+0x204>
      if ((Board1_DW.sfEvent == Board1_event_STEP) && Board1_Check_Timeout_Ms
 80044f0:	4b42      	ldr	r3, [pc, #264]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 80044f2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80044f6:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d113      	bne.n	8004526 <Boa_Battery_temperature_manager+0x136>
 80044fe:	4b3f      	ldr	r3, [pc, #252]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 8004500:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004504:	f242 7110 	movw	r1, #10000	@ 0x2710
 8004508:	4618      	mov	r0, r3
 800450a:	f7ff ff03 	bl	8004314 <Board1_Check_Timeout_Ms>
 800450e:	4603      	mov	r3, r0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d008      	beq.n	8004526 <Boa_Battery_temperature_manager+0x136>
        Board1_DW.is_Temperature_manager = Board1_IN_Limited_l;
 8004514:	4b39      	ldr	r3, [pc, #228]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 8004516:	2202      	movs	r2, #2
 8004518:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
        Board1_DW.limit_velocity = true;
 800451c:	4b37      	ldr	r3, [pc, #220]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 800451e:	2201      	movs	r2, #1
 8004520:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
      break;
 8004524:	e061      	b.n	80045ea <Boa_Battery_temperature_manager+0x1fa>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8004526:	4b35      	ldr	r3, [pc, #212]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 8004528:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800452c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004530:	4293      	cmp	r3, r2
 8004532:	d109      	bne.n	8004548 <Boa_Battery_temperature_manager+0x158>
          b = !Board1_High_Temp();
 8004534:	f7ff ff44 	bl	80043c0 <Board1_High_Temp>
 8004538:	4603      	mov	r3, r0
 800453a:	2b00      	cmp	r3, #0
 800453c:	bf0c      	ite	eq
 800453e:	2301      	moveq	r3, #1
 8004540:	2300      	movne	r3, #0
 8004542:	b2db      	uxtb	r3, r3
 8004544:	71fb      	strb	r3, [r7, #7]
 8004546:	e001      	b.n	800454c <Boa_Battery_temperature_manager+0x15c>
          b = false;
 8004548:	2300      	movs	r3, #0
 800454a:	71fb      	strb	r3, [r7, #7]
        if (b) {
 800454c:	79fb      	ldrb	r3, [r7, #7]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d04b      	beq.n	80045ea <Boa_Battery_temperature_manager+0x1fa>
          Board1_DW.is_Temperature_manager = Board1_IN_Normal_k;
 8004552:	4b2a      	ldr	r3, [pc, #168]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 8004554:	2203      	movs	r2, #3
 8004556:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
      break;
 800455a:	e046      	b.n	80045ea <Boa_Battery_temperature_manager+0x1fa>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 800455c:	4b27      	ldr	r3, [pc, #156]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 800455e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004562:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004566:	4293      	cmp	r3, r2
 8004568:	d109      	bne.n	800457e <Boa_Battery_temperature_manager+0x18e>
        b = !Board1_High_Temp();
 800456a:	f7ff ff29 	bl	80043c0 <Board1_High_Temp>
 800456e:	4603      	mov	r3, r0
 8004570:	2b00      	cmp	r3, #0
 8004572:	bf0c      	ite	eq
 8004574:	2301      	moveq	r3, #1
 8004576:	2300      	movne	r3, #0
 8004578:	b2db      	uxtb	r3, r3
 800457a:	71fb      	strb	r3, [r7, #7]
 800457c:	e001      	b.n	8004582 <Boa_Battery_temperature_manager+0x192>
        b = false;
 800457e:	2300      	movs	r3, #0
 8004580:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004582:	79fb      	ldrb	r3, [r7, #7]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d004      	beq.n	8004592 <Boa_Battery_temperature_manager+0x1a2>
        Board1_DW.is_Temperature_manager = Board1_IN_Normal_k;
 8004588:	4b1c      	ldr	r3, [pc, #112]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 800458a:	2203      	movs	r2, #3
 800458c:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
      break;
 8004590:	e02d      	b.n	80045ee <Boa_Battery_temperature_manager+0x1fe>
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8004592:	4b1a      	ldr	r3, [pc, #104]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 8004594:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004598:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800459c:	4293      	cmp	r3, r2
 800459e:	d126      	bne.n	80045ee <Boa_Battery_temperature_manager+0x1fe>
        Board1_DW.is_Temperature_manager = Board1_IN_Limited_l;
 80045a0:	4b16      	ldr	r3, [pc, #88]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 80045a2:	2202      	movs	r2, #2
 80045a4:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
        Board1_DW.limit_velocity = true;
 80045a8:	4b14      	ldr	r3, [pc, #80]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
      break;
 80045b0:	e01d      	b.n	80045ee <Boa_Battery_temperature_manager+0x1fe>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80045b2:	4b12      	ldr	r3, [pc, #72]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 80045b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80045b8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80045bc:	4293      	cmp	r3, r2
 80045be:	d104      	bne.n	80045ca <Boa_Battery_temperature_manager+0x1da>
        b = Board1_High_Temp();
 80045c0:	f7ff fefe 	bl	80043c0 <Board1_High_Temp>
 80045c4:	4603      	mov	r3, r0
 80045c6:	71fb      	strb	r3, [r7, #7]
 80045c8:	e001      	b.n	80045ce <Boa_Battery_temperature_manager+0x1de>
        b = false;
 80045ca:	2300      	movs	r3, #0
 80045cc:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80045ce:	79fb      	ldrb	r3, [r7, #7]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d00e      	beq.n	80045f2 <Boa_Battery_temperature_manager+0x202>
        Board1_DW.is_Temperature_manager = Board1_IN_High_temperature;
 80045d4:	4b09      	ldr	r3, [pc, #36]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
        Board1_DW.time_temp = Board1_Get_Timestamp();
 80045dc:	f7fc fd2b 	bl	8001036 <Board1_Get_Timestamp>
 80045e0:	4603      	mov	r3, r0
 80045e2:	4a06      	ldr	r2, [pc, #24]	@ (80045fc <Boa_Battery_temperature_manager+0x20c>)
 80045e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80045e8:	e003      	b.n	80045f2 <Boa_Battery_temperature_manager+0x202>
      break;
 80045ea:	bf00      	nop
 80045ec:	e002      	b.n	80045f4 <Boa_Battery_temperature_manager+0x204>
      break;
 80045ee:	bf00      	nop
 80045f0:	e000      	b.n	80045f4 <Boa_Battery_temperature_manager+0x204>
      break;
 80045f2:	bf00      	nop
}
 80045f4:	bf00      	nop
 80045f6:	3708      	adds	r7, #8
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	2000021c 	.word	0x2000021c

08004600 <Board1_Button2_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button2_Pressed(void)
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8004606:	4b12      	ldr	r3, [pc, #72]	@ (8004650 <Board1_Button2_Pressed+0x50>)
 8004608:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800460c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004610:	4293      	cmp	r3, r2
 8004612:	d002      	beq.n	800461a <Board1_Button2_Pressed+0x1a>
    y = false;
 8004614:	2300      	movs	r3, #0
 8004616:	71fb      	strb	r3, [r7, #7]
 8004618:	e013      	b.n	8004642 <Board1_Button2_Pressed+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button2 && (!Board1_DW.prev_button2));
 800461a:	4b0d      	ldr	r3, [pc, #52]	@ (8004650 <Board1_Button2_Pressed+0x50>)
 800461c:	f893 30af 	ldrb.w	r3, [r3, #175]	@ 0xaf
 8004620:	2b00      	cmp	r3, #0
 8004622:	d006      	beq.n	8004632 <Board1_Button2_Pressed+0x32>
 8004624:	4b0a      	ldr	r3, [pc, #40]	@ (8004650 <Board1_Button2_Pressed+0x50>)
 8004626:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 800462a:	2b00      	cmp	r3, #0
 800462c:	d101      	bne.n	8004632 <Board1_Button2_Pressed+0x32>
 800462e:	2301      	movs	r3, #1
 8004630:	e000      	b.n	8004634 <Board1_Button2_Pressed+0x34>
 8004632:	2300      	movs	r3, #0
 8004634:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button2 = Board1_DW.receivedStatePacket.state.button2;
 8004636:	4b06      	ldr	r3, [pc, #24]	@ (8004650 <Board1_Button2_Pressed+0x50>)
 8004638:	f893 20af 	ldrb.w	r2, [r3, #175]	@ 0xaf
 800463c:	4b04      	ldr	r3, [pc, #16]	@ (8004650 <Board1_Button2_Pressed+0x50>)
 800463e:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
  }

  return y;
 8004642:	79fb      	ldrb	r3, [r7, #7]
}
 8004644:	4618      	mov	r0, r3
 8004646:	370c      	adds	r7, #12
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr
 8004650:	2000021c 	.word	0x2000021c

08004654 <Board1_Button1_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button1_Pressed(void)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 800465a:	4b12      	ldr	r3, [pc, #72]	@ (80046a4 <Board1_Button1_Pressed+0x50>)
 800465c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004660:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004664:	4293      	cmp	r3, r2
 8004666:	d002      	beq.n	800466e <Board1_Button1_Pressed+0x1a>
    y = false;
 8004668:	2300      	movs	r3, #0
 800466a:	71fb      	strb	r3, [r7, #7]
 800466c:	e013      	b.n	8004696 <Board1_Button1_Pressed+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button1 && (!Board1_DW.prev_button1));
 800466e:	4b0d      	ldr	r3, [pc, #52]	@ (80046a4 <Board1_Button1_Pressed+0x50>)
 8004670:	f893 30ae 	ldrb.w	r3, [r3, #174]	@ 0xae
 8004674:	2b00      	cmp	r3, #0
 8004676:	d006      	beq.n	8004686 <Board1_Button1_Pressed+0x32>
 8004678:	4b0a      	ldr	r3, [pc, #40]	@ (80046a4 <Board1_Button1_Pressed+0x50>)
 800467a:	f893 3139 	ldrb.w	r3, [r3, #313]	@ 0x139
 800467e:	2b00      	cmp	r3, #0
 8004680:	d101      	bne.n	8004686 <Board1_Button1_Pressed+0x32>
 8004682:	2301      	movs	r3, #1
 8004684:	e000      	b.n	8004688 <Board1_Button1_Pressed+0x34>
 8004686:	2300      	movs	r3, #0
 8004688:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button1 = Board1_DW.receivedStatePacket.state.button1;
 800468a:	4b06      	ldr	r3, [pc, #24]	@ (80046a4 <Board1_Button1_Pressed+0x50>)
 800468c:	f893 20ae 	ldrb.w	r2, [r3, #174]	@ 0xae
 8004690:	4b04      	ldr	r3, [pc, #16]	@ (80046a4 <Board1_Button1_Pressed+0x50>)
 8004692:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
  }

  return y;
 8004696:	79fb      	ldrb	r3, [r7, #7]
}
 8004698:	4618      	mov	r0, r3
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr
 80046a4:	2000021c 	.word	0x2000021c

080046a8 <Board1_Global_state_compute>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Global_state_compute(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
  boolean_T j;
  if (Board1_DW.is_active_Moving_obstacle != 0) {
 80046ae:	4ba9      	ldr	r3, [pc, #676]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 80046b0:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	f000 80ff 	beq.w	80048b8 <Board1_Global_state_compute+0x210>
    if ((Board1_DW.is_active_No_obstacle != 0) && (Board1_DW.is_No_obstacle ==
 80046ba:	4ba6      	ldr	r3, [pc, #664]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 80046bc:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d013      	beq.n	80046ec <Board1_Global_state_compute+0x44>
 80046c4:	4ba3      	ldr	r3, [pc, #652]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 80046c6:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d10e      	bne.n	80046ec <Board1_Global_state_compute+0x44>
         Board1_IN_No_movements) && (Board1_DW.sfEvent == Board1_event_STEP)) {
 80046ce:	4ba1      	ldr	r3, [pc, #644]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 80046d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80046d4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80046d8:	4293      	cmp	r3, r2
 80046da:	d107      	bne.n	80046ec <Board1_Global_state_compute+0x44>
      Board1_DW.moving_from_left = false;
 80046dc:	4b9d      	ldr	r3, [pc, #628]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 80046de:	2200      	movs	r2, #0
 80046e0:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
      Board1_DW.moving_from_right = false;
 80046e4:	4b9b      	ldr	r3, [pc, #620]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
    }

    if (Board1_DW.is_active_Obstacle_from_left != 0) {
 80046ec:	4b99      	ldr	r3, [pc, #612]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 80046ee:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d06d      	beq.n	80047d2 <Board1_Global_state_compute+0x12a>
      switch (Board1_DW.is_Obstacle_from_left) {
 80046f6:	4b97      	ldr	r3, [pc, #604]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 80046f8:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 80046fc:	2b03      	cmp	r3, #3
 80046fe:	d03c      	beq.n	800477a <Board1_Global_state_compute+0xd2>
 8004700:	2b03      	cmp	r3, #3
 8004702:	dc66      	bgt.n	80047d2 <Board1_Global_state_compute+0x12a>
 8004704:	2b01      	cmp	r3, #1
 8004706:	d002      	beq.n	800470e <Board1_Global_state_compute+0x66>
 8004708:	2b02      	cmp	r3, #2
 800470a:	d005      	beq.n	8004718 <Board1_Global_state_compute+0x70>
 800470c:	e061      	b.n	80047d2 <Board1_Global_state_compute+0x12a>
       case Bo_IN_Moving_obstacle_from_left:
        Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 800470e:	4b91      	ldr	r3, [pc, #580]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 8004710:	2203      	movs	r2, #3
 8004712:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
        break;
 8004716:	e05c      	b.n	80047d2 <Board1_Global_state_compute+0x12a>

       case Board1_IN_Obstacle_left:
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8004718:	4b8e      	ldr	r3, [pc, #568]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 800471a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800471e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004722:	4293      	cmp	r3, r2
 8004724:	d104      	bne.n	8004730 <Board1_Global_state_compute+0x88>
          j = Board1_Obs_Sonar2();
 8004726:	f7ff fddd 	bl	80042e4 <Board1_Obs_Sonar2>
 800472a:	4603      	mov	r3, r0
 800472c:	71fb      	strb	r3, [r7, #7]
 800472e:	e001      	b.n	8004734 <Board1_Global_state_compute+0x8c>
        } else {
          j = false;
 8004730:	2300      	movs	r3, #0
 8004732:	71fb      	strb	r3, [r7, #7]
        }

        if (j) {
 8004734:	79fb      	ldrb	r3, [r7, #7]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d008      	beq.n	800474c <Board1_Global_state_compute+0xa4>
          Board1_DW.is_Obstacle_from_left = Bo_IN_Moving_obstacle_from_left;
 800473a:	4b86      	ldr	r3, [pc, #536]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 800473c:	2201      	movs	r2, #1
 800473e:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
          Board1_DW.moving_from_left = true;
 8004742:	4b84      	ldr	r3, [pc, #528]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 8004744:	2201      	movs	r2, #1
 8004746:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
                   Board1_Check_Timeout_Ms(Board1_DW.time_obs_s1,
                    Board1_OBS_TIMEOUT)) {
          Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
        }
        break;
 800474a:	e03f      	b.n	80047cc <Board1_Global_state_compute+0x124>
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800474c:	4b81      	ldr	r3, [pc, #516]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 800474e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004752:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004756:	4293      	cmp	r3, r2
 8004758:	d138      	bne.n	80047cc <Board1_Global_state_compute+0x124>
                   Board1_Check_Timeout_Ms(Board1_DW.time_obs_s1,
 800475a:	4b7e      	ldr	r3, [pc, #504]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 800475c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004760:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004764:	4618      	mov	r0, r3
 8004766:	f7ff fdd5 	bl	8004314 <Board1_Check_Timeout_Ms>
 800476a:	4603      	mov	r3, r0
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800476c:	2b00      	cmp	r3, #0
 800476e:	d02d      	beq.n	80047cc <Board1_Global_state_compute+0x124>
          Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 8004770:	4b78      	ldr	r3, [pc, #480]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 8004772:	2203      	movs	r2, #3
 8004774:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
        break;
 8004778:	e028      	b.n	80047cc <Board1_Global_state_compute+0x124>

       case Board1_IN_Waiting:
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 800477a:	4b76      	ldr	r3, [pc, #472]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 800477c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004780:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004784:	4293      	cmp	r3, r2
 8004786:	d111      	bne.n	80047ac <Board1_Global_state_compute+0x104>
          if (Board1_Obs_Sonar1()) {
 8004788:	f7ff fdd2 	bl	8004330 <Board1_Obs_Sonar1>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d009      	beq.n	80047a6 <Board1_Global_state_compute+0xfe>
            j = !Board1_Obs_Sonar2();
 8004792:	f7ff fda7 	bl	80042e4 <Board1_Obs_Sonar2>
 8004796:	4603      	mov	r3, r0
 8004798:	2b00      	cmp	r3, #0
 800479a:	bf0c      	ite	eq
 800479c:	2301      	moveq	r3, #1
 800479e:	2300      	movne	r3, #0
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	71fb      	strb	r3, [r7, #7]
 80047a4:	e004      	b.n	80047b0 <Board1_Global_state_compute+0x108>
          } else {
            j = false;
 80047a6:	2300      	movs	r3, #0
 80047a8:	71fb      	strb	r3, [r7, #7]
 80047aa:	e001      	b.n	80047b0 <Board1_Global_state_compute+0x108>
          }
        } else {
          j = false;
 80047ac:	2300      	movs	r3, #0
 80047ae:	71fb      	strb	r3, [r7, #7]
        }

        if (j) {
 80047b0:	79fb      	ldrb	r3, [r7, #7]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d00c      	beq.n	80047d0 <Board1_Global_state_compute+0x128>
          Board1_DW.is_Obstacle_from_left = Board1_IN_Obstacle_left;
 80047b6:	4b67      	ldr	r3, [pc, #412]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 80047b8:	2202      	movs	r2, #2
 80047ba:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
          Board1_DW.time_obs_s1 = Board1_Get_Timestamp();
 80047be:	f7fc fc3a 	bl	8001036 <Board1_Get_Timestamp>
 80047c2:	4603      	mov	r3, r0
 80047c4:	4a63      	ldr	r2, [pc, #396]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 80047c6:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
        }
        break;
 80047ca:	e001      	b.n	80047d0 <Board1_Global_state_compute+0x128>
        break;
 80047cc:	bf00      	nop
 80047ce:	e000      	b.n	80047d2 <Board1_Global_state_compute+0x12a>
        break;
 80047d0:	bf00      	nop
      }
    }

    if (Board1_DW.is_active_Obstacle_from_right != 0) {
 80047d2:	4b60      	ldr	r3, [pc, #384]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 80047d4:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d06d      	beq.n	80048b8 <Board1_Global_state_compute+0x210>
      switch (Board1_DW.is_Obstacle_from_right) {
 80047dc:	4b5d      	ldr	r3, [pc, #372]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 80047de:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 80047e2:	2b03      	cmp	r3, #3
 80047e4:	d03c      	beq.n	8004860 <Board1_Global_state_compute+0x1b8>
 80047e6:	2b03      	cmp	r3, #3
 80047e8:	dc66      	bgt.n	80048b8 <Board1_Global_state_compute+0x210>
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d002      	beq.n	80047f4 <Board1_Global_state_compute+0x14c>
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d005      	beq.n	80047fe <Board1_Global_state_compute+0x156>
 80047f2:	e061      	b.n	80048b8 <Board1_Global_state_compute+0x210>
       case B_IN_Moving_obstacle_from_right:
        Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 80047f4:	4b57      	ldr	r3, [pc, #348]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 80047f6:	2203      	movs	r2, #3
 80047f8:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
        break;
 80047fc:	e05c      	b.n	80048b8 <Board1_Global_state_compute+0x210>

       case Board1_IN_Obstacle_right:
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 80047fe:	4b55      	ldr	r3, [pc, #340]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 8004800:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004804:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004808:	4293      	cmp	r3, r2
 800480a:	d104      	bne.n	8004816 <Board1_Global_state_compute+0x16e>
          j = Board1_Obs_Sonar2();
 800480c:	f7ff fd6a 	bl	80042e4 <Board1_Obs_Sonar2>
 8004810:	4603      	mov	r3, r0
 8004812:	71fb      	strb	r3, [r7, #7]
 8004814:	e001      	b.n	800481a <Board1_Global_state_compute+0x172>
        } else {
          j = false;
 8004816:	2300      	movs	r3, #0
 8004818:	71fb      	strb	r3, [r7, #7]
        }

        if (j) {
 800481a:	79fb      	ldrb	r3, [r7, #7]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d008      	beq.n	8004832 <Board1_Global_state_compute+0x18a>
          Board1_DW.is_Obstacle_from_right = B_IN_Moving_obstacle_from_right;
 8004820:	4b4c      	ldr	r3, [pc, #304]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 8004822:	2201      	movs	r2, #1
 8004824:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
          Board1_DW.moving_from_right = true;
 8004828:	4b4a      	ldr	r3, [pc, #296]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 800482a:	2201      	movs	r2, #1
 800482c:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
                   Board1_Check_Timeout_Ms(Board1_DW.time_obs_s3,
                    Board1_OBS_TIMEOUT)) {
          Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
        }
        break;
 8004830:	e03f      	b.n	80048b2 <Board1_Global_state_compute+0x20a>
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8004832:	4b48      	ldr	r3, [pc, #288]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 8004834:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004838:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800483c:	4293      	cmp	r3, r2
 800483e:	d138      	bne.n	80048b2 <Board1_Global_state_compute+0x20a>
                   Board1_Check_Timeout_Ms(Board1_DW.time_obs_s3,
 8004840:	4b44      	ldr	r3, [pc, #272]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 8004842:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004846:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800484a:	4618      	mov	r0, r3
 800484c:	f7ff fd62 	bl	8004314 <Board1_Check_Timeout_Ms>
 8004850:	4603      	mov	r3, r0
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8004852:	2b00      	cmp	r3, #0
 8004854:	d02d      	beq.n	80048b2 <Board1_Global_state_compute+0x20a>
          Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 8004856:	4b3f      	ldr	r3, [pc, #252]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 8004858:	2203      	movs	r2, #3
 800485a:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
        break;
 800485e:	e028      	b.n	80048b2 <Board1_Global_state_compute+0x20a>

       case Board1_IN_Waiting:
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8004860:	4b3c      	ldr	r3, [pc, #240]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 8004862:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004866:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800486a:	4293      	cmp	r3, r2
 800486c:	d111      	bne.n	8004892 <Board1_Global_state_compute+0x1ea>
          if (Board1_Obs_Sonar3()) {
 800486e:	f7ff fd77 	bl	8004360 <Board1_Obs_Sonar3>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d009      	beq.n	800488c <Board1_Global_state_compute+0x1e4>
            j = !Board1_Obs_Sonar2();
 8004878:	f7ff fd34 	bl	80042e4 <Board1_Obs_Sonar2>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	bf0c      	ite	eq
 8004882:	2301      	moveq	r3, #1
 8004884:	2300      	movne	r3, #0
 8004886:	b2db      	uxtb	r3, r3
 8004888:	71fb      	strb	r3, [r7, #7]
 800488a:	e004      	b.n	8004896 <Board1_Global_state_compute+0x1ee>
          } else {
            j = false;
 800488c:	2300      	movs	r3, #0
 800488e:	71fb      	strb	r3, [r7, #7]
 8004890:	e001      	b.n	8004896 <Board1_Global_state_compute+0x1ee>
          }
        } else {
          j = false;
 8004892:	2300      	movs	r3, #0
 8004894:	71fb      	strb	r3, [r7, #7]
        }

        if (j) {
 8004896:	79fb      	ldrb	r3, [r7, #7]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d00c      	beq.n	80048b6 <Board1_Global_state_compute+0x20e>
          Board1_DW.is_Obstacle_from_right = Board1_IN_Obstacle_right;
 800489c:	4b2d      	ldr	r3, [pc, #180]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 800489e:	2202      	movs	r2, #2
 80048a0:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
          Board1_DW.time_obs_s3 = Board1_Get_Timestamp();
 80048a4:	f7fc fbc7 	bl	8001036 <Board1_Get_Timestamp>
 80048a8:	4603      	mov	r3, r0
 80048aa:	4a2a      	ldr	r2, [pc, #168]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 80048ac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
        }
        break;
 80048b0:	e001      	b.n	80048b6 <Board1_Global_state_compute+0x20e>
        break;
 80048b2:	bf00      	nop
 80048b4:	e000      	b.n	80048b8 <Board1_Global_state_compute+0x210>
        break;
 80048b6:	bf00      	nop
      }
    }
  }

  if (Board1_DW.is_active_Battery_temperature_m != 0) {
 80048b8:	4b26      	ldr	r3, [pc, #152]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 80048ba:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d001      	beq.n	80048c6 <Board1_Global_state_compute+0x21e>
    Boa_Battery_temperature_manager();
 80048c2:	f7ff fd95 	bl	80043f0 <Boa_Battery_temperature_manager>
  }

  if (Board1_DW.is_active_Combo != 0) {
 80048c6:	4b23      	ldr	r3, [pc, #140]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 80048c8:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	f000 80d7 	beq.w	8004a80 <Board1_Global_state_compute+0x3d8>
    switch (Board1_DW.is_Combo) {
 80048d2:	4b20      	ldr	r3, [pc, #128]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 80048d4:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 80048d8:	3b01      	subs	r3, #1
 80048da:	2b06      	cmp	r3, #6
 80048dc:	f200 80d0 	bhi.w	8004a80 <Board1_Global_state_compute+0x3d8>
 80048e0:	a201      	add	r2, pc, #4	@ (adr r2, 80048e8 <Board1_Global_state_compute+0x240>)
 80048e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e6:	bf00      	nop
 80048e8:	08004905 	.word	0x08004905
 80048ec:	08004989 	.word	0x08004989
 80048f0:	08004a07 	.word	0x08004a07
 80048f4:	08004a11 	.word	0x08004a11
 80048f8:	08004a1b 	.word	0x08004a1b
 80048fc:	08004a25 	.word	0x08004a25
 8004900:	08004a2f 	.word	0x08004a2f
     case Board1_IN_Button1_pressed_combo:
      j = Board1_Button2_Pressed();
 8004904:	f7ff fe7c 	bl	8004600 <Board1_Button2_Pressed>
 8004908:	4603      	mov	r3, r0
 800490a:	71fb      	strb	r3, [r7, #7]
      if (j) {
 800490c:	79fb      	ldrb	r3, [r7, #7]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d010      	beq.n	8004934 <Board1_Global_state_compute+0x28c>
        Board1_DW.is_Combo = Board1_IN_Special_retro_change;
 8004912:	4b10      	ldr	r3, [pc, #64]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 8004914:	2206      	movs	r2, #6
 8004916:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
        Board1_DW.special_retro = !Board1_DW.special_retro;
 800491a:	4b0e      	ldr	r3, [pc, #56]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 800491c:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8004920:	2b00      	cmp	r3, #0
 8004922:	bf0c      	ite	eq
 8004924:	2301      	moveq	r3, #1
 8004926:	2300      	movne	r3, #0
 8004928:	b2db      	uxtb	r3, r3
 800492a:	461a      	mov	r2, r3
 800492c:	4b09      	ldr	r3, [pc, #36]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 800492e:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
                   Board1_Check_Timeout_Ms(Board1_DW.time_button,
                    Board1_BUTTON_TIMEOUT)) {
          Board1_DW.is_Combo = Board1_IN_Waiting_combo;
        }
      }
      break;
 8004932:	e0a0      	b.n	8004a76 <Board1_Global_state_compute+0x3ce>
        j = Board1_Button1_Pressed();
 8004934:	f7ff fe8e 	bl	8004654 <Board1_Button1_Pressed>
 8004938:	4603      	mov	r3, r0
 800493a:	71fb      	strb	r3, [r7, #7]
        if (j) {
 800493c:	79fb      	ldrb	r3, [r7, #7]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d00a      	beq.n	8004958 <Board1_Global_state_compute+0x2b0>
          Board1_DW.is_Combo = Board1_IN_Max_velocity_decrease;
 8004942:	4b04      	ldr	r3, [pc, #16]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 8004944:	2203      	movs	r2, #3
 8004946:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_DW.change_velocity = -10;
 800494a:	4b02      	ldr	r3, [pc, #8]	@ (8004954 <Board1_Global_state_compute+0x2ac>)
 800494c:	22f6      	movs	r2, #246	@ 0xf6
 800494e:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
      break;
 8004952:	e090      	b.n	8004a76 <Board1_Global_state_compute+0x3ce>
 8004954:	2000021c 	.word	0x2000021c
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8004958:	4b4b      	ldr	r3, [pc, #300]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 800495a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800495e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004962:	4293      	cmp	r3, r2
 8004964:	f040 8087 	bne.w	8004a76 <Board1_Global_state_compute+0x3ce>
                   Board1_Check_Timeout_Ms(Board1_DW.time_button,
 8004968:	4b47      	ldr	r3, [pc, #284]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 800496a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800496e:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8004972:	4618      	mov	r0, r3
 8004974:	f7ff fcce 	bl	8004314 <Board1_Check_Timeout_Ms>
 8004978:	4603      	mov	r3, r0
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800497a:	2b00      	cmp	r3, #0
 800497c:	d07b      	beq.n	8004a76 <Board1_Global_state_compute+0x3ce>
          Board1_DW.is_Combo = Board1_IN_Waiting_combo;
 800497e:	4b42      	ldr	r3, [pc, #264]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 8004980:	2207      	movs	r2, #7
 8004982:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      break;
 8004986:	e076      	b.n	8004a76 <Board1_Global_state_compute+0x3ce>

     case Board1_IN_Button2_pressed_combo:
      j = Board1_Button1_Pressed();
 8004988:	f7ff fe64 	bl	8004654 <Board1_Button1_Pressed>
 800498c:	4603      	mov	r3, r0
 800498e:	71fb      	strb	r3, [r7, #7]
      if (j) {
 8004990:	79fb      	ldrb	r3, [r7, #7]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d010      	beq.n	80049b8 <Board1_Global_state_compute+0x310>
        Board1_DW.is_Combo = Board1_IN_Obs_detection_change;
 8004996:	4b3c      	ldr	r3, [pc, #240]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 8004998:	2205      	movs	r2, #5
 800499a:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
        Board1_DW.obs_detection = !Board1_DW.obs_detection;
 800499e:	4b3a      	ldr	r3, [pc, #232]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 80049a0:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	bf0c      	ite	eq
 80049a8:	2301      	moveq	r3, #1
 80049aa:	2300      	movne	r3, #0
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	461a      	mov	r2, r3
 80049b0:	4b35      	ldr	r3, [pc, #212]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 80049b2:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
                   Board1_Check_Timeout_Ms(Board1_DW.time_button,
                    Board1_BUTTON_TIMEOUT)) {
          Board1_DW.is_Combo = Board1_IN_Waiting_combo;
        }
      }
      break;
 80049b6:	e060      	b.n	8004a7a <Board1_Global_state_compute+0x3d2>
        j = Board1_Button2_Pressed();
 80049b8:	f7ff fe22 	bl	8004600 <Board1_Button2_Pressed>
 80049bc:	4603      	mov	r3, r0
 80049be:	71fb      	strb	r3, [r7, #7]
        if (j) {
 80049c0:	79fb      	ldrb	r3, [r7, #7]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d008      	beq.n	80049d8 <Board1_Global_state_compute+0x330>
          Board1_DW.is_Combo = Board1_IN_Max_velocity_increase;
 80049c6:	4b30      	ldr	r3, [pc, #192]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 80049c8:	2204      	movs	r2, #4
 80049ca:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_DW.change_velocity = (int8_T)Board1_VEL_CHANGE;
 80049ce:	4b2e      	ldr	r3, [pc, #184]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 80049d0:	220a      	movs	r2, #10
 80049d2:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
      break;
 80049d6:	e050      	b.n	8004a7a <Board1_Global_state_compute+0x3d2>
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80049d8:	4b2b      	ldr	r3, [pc, #172]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 80049da:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80049de:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d149      	bne.n	8004a7a <Board1_Global_state_compute+0x3d2>
                   Board1_Check_Timeout_Ms(Board1_DW.time_button,
 80049e6:	4b28      	ldr	r3, [pc, #160]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 80049e8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80049ec:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 80049f0:	4618      	mov	r0, r3
 80049f2:	f7ff fc8f 	bl	8004314 <Board1_Check_Timeout_Ms>
 80049f6:	4603      	mov	r3, r0
        } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d03e      	beq.n	8004a7a <Board1_Global_state_compute+0x3d2>
          Board1_DW.is_Combo = Board1_IN_Waiting_combo;
 80049fc:	4b22      	ldr	r3, [pc, #136]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 80049fe:	2207      	movs	r2, #7
 8004a00:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      break;
 8004a04:	e039      	b.n	8004a7a <Board1_Global_state_compute+0x3d2>

     case Board1_IN_Max_velocity_decrease:
      Board1_DW.is_Combo = Board1_IN_Waiting_combo;
 8004a06:	4b20      	ldr	r3, [pc, #128]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 8004a08:	2207      	movs	r2, #7
 8004a0a:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      break;
 8004a0e:	e037      	b.n	8004a80 <Board1_Global_state_compute+0x3d8>

     case Board1_IN_Max_velocity_increase:
      Board1_DW.is_Combo = Board1_IN_Waiting_combo;
 8004a10:	4b1d      	ldr	r3, [pc, #116]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 8004a12:	2207      	movs	r2, #7
 8004a14:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      break;
 8004a18:	e032      	b.n	8004a80 <Board1_Global_state_compute+0x3d8>

     case Board1_IN_Obs_detection_change:
      Board1_DW.is_Combo = Board1_IN_Waiting_combo;
 8004a1a:	4b1b      	ldr	r3, [pc, #108]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 8004a1c:	2207      	movs	r2, #7
 8004a1e:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      break;
 8004a22:	e02d      	b.n	8004a80 <Board1_Global_state_compute+0x3d8>

     case Board1_IN_Special_retro_change:
      Board1_DW.is_Combo = Board1_IN_Waiting_combo;
 8004a24:	4b18      	ldr	r3, [pc, #96]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 8004a26:	2207      	movs	r2, #7
 8004a28:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      break;
 8004a2c:	e028      	b.n	8004a80 <Board1_Global_state_compute+0x3d8>

     case Board1_IN_Waiting_combo:
      j = Board1_Button1_Pressed();
 8004a2e:	f7ff fe11 	bl	8004654 <Board1_Button1_Pressed>
 8004a32:	4603      	mov	r3, r0
 8004a34:	71fb      	strb	r3, [r7, #7]
      if (j) {
 8004a36:	79fb      	ldrb	r3, [r7, #7]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d00a      	beq.n	8004a52 <Board1_Global_state_compute+0x3aa>
        Board1_DW.is_Combo = Board1_IN_Button1_pressed_combo;
 8004a3c:	4b12      	ldr	r3, [pc, #72]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
        Board1_DW.time_button = Board1_Get_Timestamp();
 8004a44:	f7fc faf7 	bl	8001036 <Board1_Get_Timestamp>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	4a0f      	ldr	r2, [pc, #60]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 8004a4c:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        if (j) {
          Board1_DW.is_Combo = Board1_IN_Button2_pressed_combo;
          Board1_DW.time_button = Board1_Get_Timestamp();
        }
      }
      break;
 8004a50:	e015      	b.n	8004a7e <Board1_Global_state_compute+0x3d6>
        j = Board1_Button2_Pressed();
 8004a52:	f7ff fdd5 	bl	8004600 <Board1_Button2_Pressed>
 8004a56:	4603      	mov	r3, r0
 8004a58:	71fb      	strb	r3, [r7, #7]
        if (j) {
 8004a5a:	79fb      	ldrb	r3, [r7, #7]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d00e      	beq.n	8004a7e <Board1_Global_state_compute+0x3d6>
          Board1_DW.is_Combo = Board1_IN_Button2_pressed_combo;
 8004a60:	4b09      	ldr	r3, [pc, #36]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 8004a62:	2202      	movs	r2, #2
 8004a64:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_DW.time_button = Board1_Get_Timestamp();
 8004a68:	f7fc fae5 	bl	8001036 <Board1_Get_Timestamp>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	4a06      	ldr	r2, [pc, #24]	@ (8004a88 <Board1_Global_state_compute+0x3e0>)
 8004a70:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      break;
 8004a74:	e003      	b.n	8004a7e <Board1_Global_state_compute+0x3d6>
      break;
 8004a76:	bf00      	nop
 8004a78:	e002      	b.n	8004a80 <Board1_Global_state_compute+0x3d8>
      break;
 8004a7a:	bf00      	nop
 8004a7c:	e000      	b.n	8004a80 <Board1_Global_state_compute+0x3d8>
      break;
 8004a7e:	bf00      	nop
    }
  }
}
 8004a80:	bf00      	nop
 8004a82:	3708      	adds	r7, #8
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}
 8004a88:	2000021c 	.word	0x2000021c

08004a8c <Board1_Update_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Global_State(void)
{
 8004a8c:	b4b0      	push	{r4, r5, r7}
 8004a8e:	af00      	add	r7, sp, #0
  Board1_DW.global_state.stateB1 = Board1_DW.state;
 8004a90:	4a2c      	ldr	r2, [pc, #176]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004a92:	4b2c      	ldr	r3, [pc, #176]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004a94:	f102 0438 	add.w	r4, r2, #56	@ 0x38
 8004a98:	f103 05bc 	add.w	r5, r3, #188	@ 0xbc
 8004a9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004aa0:	682b      	ldr	r3, [r5, #0]
 8004aa2:	6023      	str	r3, [r4, #0]
  Board1_DW.global_state.stateB2 = Board1_DW.receivedStatePacket.state;
 8004aa4:	4a27      	ldr	r2, [pc, #156]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004aa6:	4b27      	ldr	r3, [pc, #156]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004aa8:	f102 044c 	add.w	r4, r2, #76	@ 0x4c
 8004aac:	f103 05a0 	add.w	r5, r3, #160	@ 0xa0
 8004ab0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ab2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ab4:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004ab8:	e884 0003 	stmia.w	r4, {r0, r1}
  if (Board1_DW.moving_from_left && Board1_DW.moving_from_right) {
 8004abc:	4b21      	ldr	r3, [pc, #132]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004abe:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d009      	beq.n	8004ada <Board1_Update_Global_State+0x4e>
 8004ac6:	4b1f      	ldr	r3, [pc, #124]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004ac8:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d004      	beq.n	8004ada <Board1_Update_Global_State+0x4e>
    Board1_DW.global_state.mov_obs = MOVING_FROM_BOTH;
 8004ad0:	4b1c      	ldr	r3, [pc, #112]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004ad2:	2203      	movs	r2, #3
 8004ad4:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 8004ad8:	e017      	b.n	8004b0a <Board1_Update_Global_State+0x7e>
  } else if (Board1_DW.moving_from_left) {
 8004ada:	4b1a      	ldr	r3, [pc, #104]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004adc:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d004      	beq.n	8004aee <Board1_Update_Global_State+0x62>
    Board1_DW.global_state.mov_obs = MOVING_FROM_LEFT;
 8004ae4:	4b17      	ldr	r3, [pc, #92]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 8004aec:	e00d      	b.n	8004b0a <Board1_Update_Global_State+0x7e>
  } else if (Board1_DW.moving_from_right) {
 8004aee:	4b15      	ldr	r3, [pc, #84]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004af0:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d004      	beq.n	8004b02 <Board1_Update_Global_State+0x76>
    Board1_DW.global_state.mov_obs = MOVING_FROM_RIGHT;
 8004af8:	4b12      	ldr	r3, [pc, #72]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004afa:	2202      	movs	r2, #2
 8004afc:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 8004b00:	e003      	b.n	8004b0a <Board1_Update_Global_State+0x7e>
  } else {
    Board1_DW.global_state.mov_obs = NO_OBSTACLE;
 8004b02:	4b10      	ldr	r3, [pc, #64]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
  }

  Board1_DW.global_state.spc_retro = Board1_DW.special_retro;
 8004b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004b0c:	f893 2132 	ldrb.w	r2, [r3, #306]	@ 0x132
 8004b10:	4b0c      	ldr	r3, [pc, #48]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004b12:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
  Board1_DW.global_state.limit_vel = Board1_DW.limit_velocity;
 8004b16:	4b0b      	ldr	r3, [pc, #44]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004b18:	f893 2133 	ldrb.w	r2, [r3, #307]	@ 0x133
 8004b1c:	4b09      	ldr	r3, [pc, #36]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004b1e:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
  Board1_DW.global_state.change_vel = Board1_DW.change_velocity;
 8004b22:	4b08      	ldr	r3, [pc, #32]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004b24:	f993 20f4 	ldrsb.w	r2, [r3, #244]	@ 0xf4
 8004b28:	4b06      	ldr	r3, [pc, #24]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004b2a:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
  Board1_DW.global_state.obs_detection = Board1_DW.obs_detection;
 8004b2e:	4b05      	ldr	r3, [pc, #20]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004b30:	f893 2134 	ldrb.w	r2, [r3, #308]	@ 0x134
 8004b34:	4b03      	ldr	r3, [pc, #12]	@ (8004b44 <Board1_Update_Global_State+0xb8>)
 8004b36:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
}
 8004b3a:	bf00      	nop
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bcb0      	pop	{r4, r5, r7}
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	2000021c 	.word	0x2000021c

08004b48 <Board1_Receive_global_state>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Receive_global_state(void)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b082      	sub	sp, #8
 8004b4c:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board1_Is_Rx_Finished();
 8004b4e:	f7fc fa79 	bl	8001044 <Board1_Is_Rx_Finished>
 8004b52:	4603      	mov	r3, r0
 8004b54:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8004b56:	79fb      	ldrb	r3, [r7, #7]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d038      	beq.n	8004bce <Board1_Receive_global_state+0x86>
    b = Board1_Verify_Global_Integrity();
 8004b5c:	f7ff fbb8 	bl	80042d0 <Board1_Verify_Global_Integrity>
 8004b60:	4603      	mov	r3, r0
 8004b62:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004b64:	79fb      	ldrb	r3, [r7, #7]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d022      	beq.n	8004bb0 <Board1_Receive_global_state+0x68>
      b_previousEvent = Board1_DW.sfEvent;
 8004b6a:	4b2a      	ldr	r3, [pc, #168]	@ (8004c14 <Board1_Receive_global_state+0xcc>)
 8004b6c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004b70:	603b      	str	r3, [r7, #0]
      Board1_DW.sfEvent = Board1_event_STEP;
 8004b72:	4b28      	ldr	r3, [pc, #160]	@ (8004c14 <Board1_Receive_global_state+0xcc>)
 8004b74:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004b78:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
      if (Board1_DW.is_active_Global_state_compute != 0) {
 8004b7c:	4b25      	ldr	r3, [pc, #148]	@ (8004c14 <Board1_Receive_global_state+0xcc>)
 8004b7e:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d001      	beq.n	8004b8a <Board1_Receive_global_state+0x42>
        Board1_Global_state_compute();
 8004b86:	f7ff fd8f 	bl	80046a8 <Board1_Global_state_compute>
      }

      Board1_DW.sfEvent = b_previousEvent;
 8004b8a:	4a22      	ldr	r2, [pc, #136]	@ (8004c14 <Board1_Receive_global_state+0xcc>)
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
      Board1_Update_Global_State();
 8004b92:	f7ff ff7b 	bl	8004a8c <Board1_Update_Global_State>
      Board1_DW.is_Supervisor = Board1_IN_Global_state_received;
 8004b96:	4b1f      	ldr	r3, [pc, #124]	@ (8004c14 <Board1_Receive_global_state+0xcc>)
 8004b98:	2204      	movs	r2, #4
 8004b9a:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      Board1_setSTalk();
 8004b9e:	f7fc fa3e 	bl	800101e <Board1_setSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8004ba2:	f7fc fa48 	bl	8001036 <Board1_Get_Timestamp>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	4a1a      	ldr	r2, [pc, #104]	@ (8004c14 <Board1_Receive_global_state+0xcc>)
 8004baa:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      Board1_DW.is_Board_state = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
  }
}
 8004bae:	e02c      	b.n	8004c0a <Board1_Receive_global_state+0xc2>
      Board1_DW.is_Supervisor = Board1_IN_Receive_global_state;
 8004bb0:	4b18      	ldr	r3, [pc, #96]	@ (8004c14 <Board1_Receive_global_state+0xcc>)
 8004bb2:	2207      	movs	r2, #7
 8004bb4:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      Board1_Wait_Global_State();
 8004bb8:	f7fc feee 	bl	8001998 <Board1_Wait_Global_State>
      Board1_resetSTalk();
 8004bbc:	f7fc fa62 	bl	8001084 <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8004bc0:	f7fc fa39 	bl	8001036 <Board1_Get_Timestamp>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	4a13      	ldr	r2, [pc, #76]	@ (8004c14 <Board1_Receive_global_state+0xcc>)
 8004bc8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
}
 8004bcc:	e01d      	b.n	8004c0a <Board1_Receive_global_state+0xc2>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004bce:	4b11      	ldr	r3, [pc, #68]	@ (8004c14 <Board1_Receive_global_state+0xcc>)
 8004bd0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004bd4:	f241 710c 	movw	r1, #5900	@ 0x170c
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f7fc fa0c 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8004bde:	4603      	mov	r3, r0
 8004be0:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004be2:	79fb      	ldrb	r3, [r7, #7]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d010      	beq.n	8004c0a <Board1_Receive_global_state+0xc2>
      Board1_stop_motors(true);
 8004be8:	2001      	movs	r0, #1
 8004bea:	f7fc fa5f 	bl	80010ac <Board1_stop_motors>
      Board1_exit_internal_Normal();
 8004bee:	f7fc fad9 	bl	80011a4 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 8004bf2:	f7fc fa0e 	bl	8001012 <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004bf6:	4b07      	ldr	r3, [pc, #28]	@ (8004c14 <Board1_Receive_global_state+0xcc>)
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
      Board1_setSTalk();
 8004bfe:	f7fc fa0e 	bl	800101e <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004c02:	4b04      	ldr	r3, [pc, #16]	@ (8004c14 <Board1_Receive_global_state+0xcc>)
 8004c04:	2202      	movs	r2, #2
 8004c06:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
}
 8004c0a:	bf00      	nop
 8004c0c:	3708      	adds	r7, #8
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	2000021c 	.word	0x2000021c

08004c18 <Board1_Verify_State_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_State_Integrity(void)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	af00      	add	r7, sp, #0
  return CRC_Check_State(&Board1_DW.receivedStatePacket);
 8004c1c:	4802      	ldr	r0, [pc, #8]	@ (8004c28 <Board1_Verify_State_Integrity+0x10>)
 8004c1e:	f002 f8e9 	bl	8006df4 <CRC_Check_State>
 8004c22:	4603      	mov	r3, r0
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	200002bc 	.word	0x200002bc

08004c2c <Board1_Wait_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_State(void)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	af00      	add	r7, sp, #0
  UART_Wait_State(&Board1_DW.receivedStatePacket);
 8004c30:	4802      	ldr	r0, [pc, #8]	@ (8004c3c <Board1_Wait_State+0x10>)
 8004c32:	f002 f885 	bl	8006d40 <UART_Wait_State>
}
 8004c36:	bf00      	nop
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	200002bc 	.word	0x200002bc

08004c40 <Board1_Update_Local_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Local_State(void)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 8004c44:	f002 fa06 	bl	8007054 <OS_Enter_Critical>

  /* Inport: '<Root>/battery_voltage' */
  Board1_DW.state.battery_voltage = Board1_U.battery_voltage;
 8004c48:	4b1c      	ldr	r3, [pc, #112]	@ (8004cbc <Board1_Update_Local_State+0x7c>)
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	4a1c      	ldr	r2, [pc, #112]	@ (8004cc0 <Board1_Update_Local_State+0x80>)
 8004c4e:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc

  /* Inport: '<Root>/temperature' */
  Board1_DW.state.temperature = Board1_U.temperature;
 8004c52:	4b1a      	ldr	r3, [pc, #104]	@ (8004cbc <Board1_Update_Local_State+0x7c>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a1a      	ldr	r2, [pc, #104]	@ (8004cc0 <Board1_Update_Local_State+0x80>)
 8004c58:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Inport: '<Root>/velocity_FA' */
  Board1_DW.state.velocity_FA = Board1_U.velocity_FA;
 8004c5c:	4b17      	ldr	r3, [pc, #92]	@ (8004cbc <Board1_Update_Local_State+0x7c>)
 8004c5e:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8004c62:	4b17      	ldr	r3, [pc, #92]	@ (8004cc0 <Board1_Update_Local_State+0x80>)
 8004c64:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4

  /* Inport: '<Root>/velocity_FB' */
  Board1_DW.state.velocity_FB = Board1_U.velocity_FB;
 8004c68:	4b14      	ldr	r3, [pc, #80]	@ (8004cbc <Board1_Update_Local_State+0x7c>)
 8004c6a:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8004c6e:	4b14      	ldr	r3, [pc, #80]	@ (8004cc0 <Board1_Update_Local_State+0x80>)
 8004c70:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6

  /* Inport: '<Root>/velocity_BA' */
  Board1_DW.state.velocity_BA = Board1_U.velocity_BA;
 8004c74:	4b11      	ldr	r3, [pc, #68]	@ (8004cbc <Board1_Update_Local_State+0x7c>)
 8004c76:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8004c7a:	4b11      	ldr	r3, [pc, #68]	@ (8004cc0 <Board1_Update_Local_State+0x80>)
 8004c7c:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8

  /* Inport: '<Root>/velocity_BB' */
  Board1_DW.state.velocity_BB = Board1_U.velocity_BB;
 8004c80:	4b0e      	ldr	r3, [pc, #56]	@ (8004cbc <Board1_Update_Local_State+0x7c>)
 8004c82:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8004c86:	4b0e      	ldr	r3, [pc, #56]	@ (8004cc0 <Board1_Update_Local_State+0x80>)
 8004c88:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca

  /* Inport: '<Root>/motorError_FA' */
  Board1_DW.state.motorError_FA = Board1_U.motorError_FA;
 8004c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8004cbc <Board1_Update_Local_State+0x7c>)
 8004c8e:	7c1a      	ldrb	r2, [r3, #16]
 8004c90:	4b0b      	ldr	r3, [pc, #44]	@ (8004cc0 <Board1_Update_Local_State+0x80>)
 8004c92:	f883 20cc 	strb.w	r2, [r3, #204]	@ 0xcc

  /* Inport: '<Root>/motorError_FB' */
  Board1_DW.state.motorError_FB = Board1_U.motorError_FB;
 8004c96:	4b09      	ldr	r3, [pc, #36]	@ (8004cbc <Board1_Update_Local_State+0x7c>)
 8004c98:	7c5a      	ldrb	r2, [r3, #17]
 8004c9a:	4b09      	ldr	r3, [pc, #36]	@ (8004cc0 <Board1_Update_Local_State+0x80>)
 8004c9c:	f883 20cd 	strb.w	r2, [r3, #205]	@ 0xcd

  /* Inport: '<Root>/motorError_BA' */
  Board1_DW.state.motorError_BA = Board1_U.motorError_BA;
 8004ca0:	4b06      	ldr	r3, [pc, #24]	@ (8004cbc <Board1_Update_Local_State+0x7c>)
 8004ca2:	7c9a      	ldrb	r2, [r3, #18]
 8004ca4:	4b06      	ldr	r3, [pc, #24]	@ (8004cc0 <Board1_Update_Local_State+0x80>)
 8004ca6:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce

  /* Inport: '<Root>/motorError_BB' */
  Board1_DW.state.motorError_BB = Board1_U.motorError_BB;
 8004caa:	4b04      	ldr	r3, [pc, #16]	@ (8004cbc <Board1_Update_Local_State+0x7c>)
 8004cac:	7cda      	ldrb	r2, [r3, #19]
 8004cae:	4b04      	ldr	r3, [pc, #16]	@ (8004cc0 <Board1_Update_Local_State+0x80>)
 8004cb0:	f883 20cf 	strb.w	r2, [r3, #207]	@ 0xcf
  OS_Exit_Critical();
 8004cb4:	f002 f9d4 	bl	8007060 <OS_Exit_Critical>
}
 8004cb8:	bf00      	nop
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	2000035c 	.word	0x2000035c
 8004cc0:	2000021c 	.word	0x2000021c

08004cc4 <Board1_Normal>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Normal(void)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b082      	sub	sp, #8
 8004cc8:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board1_DW.is_active_Supervisor != 0) {
 8004cca:	4bc9      	ldr	r3, [pc, #804]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004ccc:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	f000 824f 	beq.w	8005174 <Board1_Normal+0x4b0>
    switch (Board1_DW.is_Supervisor) {
 8004cd6:	4bc6      	ldr	r3, [pc, #792]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004cd8:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8004cdc:	3b01      	subs	r3, #1
 8004cde:	2b0d      	cmp	r3, #13
 8004ce0:	f200 8248 	bhi.w	8005174 <Board1_Normal+0x4b0>
 8004ce4:	a201      	add	r2, pc, #4	@ (adr r2, 8004cec <Board1_Normal+0x28>)
 8004ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cea:	bf00      	nop
 8004cec:	08004d25 	.word	0x08004d25
 8004cf0:	08004d97 	.word	0x08004d97
 8004cf4:	08004d9d 	.word	0x08004d9d
 8004cf8:	08004da3 	.word	0x08004da3
 8004cfc:	08004e15 	.word	0x08004e15
 8004d00:	08004ead 	.word	0x08004ead
 8004d04:	08004eb3 	.word	0x08004eb3
 8004d08:	08004eb9 	.word	0x08004eb9
 8004d0c:	08004f51 	.word	0x08004f51
 8004d10:	08004fc3 	.word	0x08004fc3
 8004d14:	08004fcd 	.word	0x08004fcd
 8004d18:	08005035 	.word	0x08005035
 8004d1c:	08005097 	.word	0x08005097
 8004d20:	080050f9 	.word	0x080050f9
     case Board1_IN_Decision_received:
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004d24:	4bb2      	ldr	r3, [pc, #712]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004d26:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004d2a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f7fc f961 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8004d34:	4603      	mov	r3, r0
 8004d36:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004d38:	79fb      	ldrb	r3, [r7, #7]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d011      	beq.n	8004d62 <Board1_Normal+0x9e>
        Board1_stop_motors(true);
 8004d3e:	2001      	movs	r0, #1
 8004d40:	f7fc f9b4 	bl	80010ac <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8004d44:	f7fc fa2e 	bl	80011a4 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8004d48:	f7fc f963 	bl	8001012 <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004d4c:	4ba8      	ldr	r3, [pc, #672]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
        Board1_setSTalk();
 8004d54:	f7fc f963 	bl	800101e <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004d58:	4ba5      	ldr	r3, [pc, #660]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004d5a:	2202      	movs	r2, #2
 8004d5c:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
          Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
          Board1_Send_Decision();
          Board1_DW.time_comm = Board1_Get_Timestamp();
        }
      }
      break;
 8004d60:	e1f9      	b.n	8005156 <Board1_Normal+0x492>
        b = !Board1_isMTalkhigh();
 8004d62:	f7fc f995 	bl	8001090 <Board1_isMTalkhigh>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	bf0c      	ite	eq
 8004d6c:	2301      	moveq	r3, #1
 8004d6e:	2300      	movne	r3, #0
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004d74:	79fb      	ldrb	r3, [r7, #7]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	f000 81ed 	beq.w	8005156 <Board1_Normal+0x492>
          Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
 8004d7c:	4b9c      	ldr	r3, [pc, #624]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004d7e:	220b      	movs	r2, #11
 8004d80:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
          Board1_Send_Decision();
 8004d84:	f7fc fa04 	bl	8001190 <Board1_Send_Decision>
          Board1_DW.time_comm = Board1_Get_Timestamp();
 8004d88:	f7fc f955 	bl	8001036 <Board1_Get_Timestamp>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	4a98      	ldr	r2, [pc, #608]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004d90:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8004d94:	e1df      	b.n	8005156 <Board1_Normal+0x492>

     case Board1_IN_Decision_transmitted:
      Board1_Decision_transmitted();
 8004d96:	f7fc fa73 	bl	8001280 <Board1_Decision_transmitted>
      break;
 8004d9a:	e1eb      	b.n	8005174 <Board1_Normal+0x4b0>

     case IN_Global_Local_state_transmitt:
      Global_Local_state_transmitted();
 8004d9c:	f7fc fd04 	bl	80017a8 <Global_Local_state_transmitted>
      break;
 8004da0:	e1e8      	b.n	8005174 <Board1_Normal+0x4b0>

     case Board1_IN_Global_state_received:
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004da2:	4b93      	ldr	r3, [pc, #588]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004da4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004da8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004dac:	4618      	mov	r0, r3
 8004dae:	f7fc f922 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8004db2:	4603      	mov	r3, r0
 8004db4:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004db6:	79fb      	ldrb	r3, [r7, #7]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d011      	beq.n	8004de0 <Board1_Normal+0x11c>
        Board1_stop_motors(true);
 8004dbc:	2001      	movs	r0, #1
 8004dbe:	f7fc f975 	bl	80010ac <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8004dc2:	f7fc f9ef 	bl	80011a4 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8004dc6:	f7fc f924 	bl	8001012 <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004dca:	4b89      	ldr	r3, [pc, #548]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004dcc:	2201      	movs	r2, #1
 8004dce:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
        Board1_setSTalk();
 8004dd2:	f7fc f924 	bl	800101e <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004dd6:	4b86      	ldr	r3, [pc, #536]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004dd8:	2202      	movs	r2, #2
 8004dda:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
          Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
          Board1_Send_Global_State();
          Board1_DW.time_comm = Board1_Get_Timestamp();
        }
      }
      break;
 8004dde:	e1bc      	b.n	800515a <Board1_Normal+0x496>
        b = !Board1_isMTalkhigh();
 8004de0:	f7fc f956 	bl	8001090 <Board1_isMTalkhigh>
 8004de4:	4603      	mov	r3, r0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	bf0c      	ite	eq
 8004dea:	2301      	moveq	r3, #1
 8004dec:	2300      	movne	r3, #0
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004df2:	79fb      	ldrb	r3, [r7, #7]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	f000 81b0 	beq.w	800515a <Board1_Normal+0x496>
          Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
 8004dfa:	4b7d      	ldr	r3, [pc, #500]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004dfc:	220c      	movs	r2, #12
 8004dfe:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
          Board1_Send_Global_State();
 8004e02:	f7fc fb65 	bl	80014d0 <Board1_Send_Global_State>
          Board1_DW.time_comm = Board1_Get_Timestamp();
 8004e06:	f7fc f916 	bl	8001036 <Board1_Get_Timestamp>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	4a78      	ldr	r2, [pc, #480]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004e0e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8004e12:	e1a2      	b.n	800515a <Board1_Normal+0x496>

     case Boar_IN_Local_state_transmitted:
      b = Board1_isMTalkhigh();
 8004e14:	f7fc f93c 	bl	8001090 <Board1_isMTalkhigh>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004e1c:	79fb      	ldrb	r3, [r7, #7]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d00e      	beq.n	8004e40 <Board1_Normal+0x17c>
        Board1_DW.is_Supervisor = Board1_IN_Receive_global_state;
 8004e22:	4b73      	ldr	r3, [pc, #460]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004e24:	2207      	movs	r2, #7
 8004e26:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_Wait_Global_State();
 8004e2a:	f7fc fdb5 	bl	8001998 <Board1_Wait_Global_State>
        Board1_resetSTalk();
 8004e2e:	f7fc f929 	bl	8001084 <Board1_resetSTalk>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8004e32:	f7fc f900 	bl	8001036 <Board1_Get_Timestamp>
 8004e36:	4603      	mov	r3, r0
 8004e38:	4a6d      	ldr	r2, [pc, #436]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004e3a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            Board1_setSTalk();
            Board1_DW.is_Degraded = Board1_IN_Restarting;
          }
        }
      }
      break;
 8004e3e:	e18e      	b.n	800515e <Board1_Normal+0x49a>
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004e40:	4b6b      	ldr	r3, [pc, #428]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004e42:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004e46:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7fc f8d3 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8004e50:	4603      	mov	r3, r0
 8004e52:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004e54:	79fb      	ldrb	r3, [r7, #7]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	f000 8181 	beq.w	800515e <Board1_Normal+0x49a>
          if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 8004e5c:	4b64      	ldr	r3, [pc, #400]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004e5e:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d110      	bne.n	8004e88 <Board1_Normal+0x1c4>
            Board1_DW.retransmitted = 1U;
 8004e66:	4b62      	ldr	r3, [pc, #392]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004e68:	2201      	movs	r2, #1
 8004e6a:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
            Board1_DW.is_Supervisor = Board1_IN_Transmit_Local_State;
 8004e6e:	4b60      	ldr	r3, [pc, #384]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004e70:	220d      	movs	r2, #13
 8004e72:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
            Board1_Send_Local_State();
 8004e76:	f7fc fd85 	bl	8001984 <Board1_Send_Local_State>
            Board1_DW.time_comm = Board1_Get_Timestamp();
 8004e7a:	f7fc f8dc 	bl	8001036 <Board1_Get_Timestamp>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	4a5b      	ldr	r2, [pc, #364]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004e82:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8004e86:	e16a      	b.n	800515e <Board1_Normal+0x49a>
            Board1_stop_motors(true);
 8004e88:	2001      	movs	r0, #1
 8004e8a:	f7fc f90f 	bl	80010ac <Board1_stop_motors>
            Board1_exit_internal_Normal();
 8004e8e:	f7fc f989 	bl	80011a4 <Board1_exit_internal_Normal>
            Board1_Abort_Communication();
 8004e92:	f7fc f8be 	bl	8001012 <Board1_Abort_Communication>
            Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004e96:	4b56      	ldr	r3, [pc, #344]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004e98:	2201      	movs	r2, #1
 8004e9a:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
            Board1_setSTalk();
 8004e9e:	f7fc f8be 	bl	800101e <Board1_setSTalk>
            Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004ea2:	4b53      	ldr	r3, [pc, #332]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004ea4:	2202      	movs	r2, #2
 8004ea6:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
      break;
 8004eaa:	e158      	b.n	800515e <Board1_Normal+0x49a>

     case Board1_IN_Receive_decision:
      Board1_Receive_decision();
 8004eac:	f7ff f9aa 	bl	8004204 <Board1_Receive_decision>
      break;
 8004eb0:	e160      	b.n	8005174 <Board1_Normal+0x4b0>

     case Board1_IN_Receive_global_state:
      Board1_Receive_global_state();
 8004eb2:	f7ff fe49 	bl	8004b48 <Board1_Receive_global_state>
      break;
 8004eb6:	e15d      	b.n	8005174 <Board1_Normal+0x4b0>

     case Board1_IN_Receive_state:
      b = Board1_Is_Rx_Finished();
 8004eb8:	f7fc f8c4 	bl	8001044 <Board1_Is_Rx_Finished>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004ec0:	79fb      	ldrb	r3, [r7, #7]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d024      	beq.n	8004f10 <Board1_Normal+0x24c>
        b = Board1_Verify_State_Integrity();
 8004ec6:	f7ff fea7 	bl	8004c18 <Board1_Verify_State_Integrity>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004ece:	79fb      	ldrb	r3, [r7, #7]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d00e      	beq.n	8004ef2 <Board1_Normal+0x22e>
          Board1_Update_Local_State();
 8004ed4:	f7ff feb4 	bl	8004c40 <Board1_Update_Local_State>
          Board1_DW.is_Supervisor = Board1_IN_Received_state;
 8004ed8:	4b45      	ldr	r3, [pc, #276]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004eda:	2209      	movs	r2, #9
 8004edc:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
          Board1_setSTalk();
 8004ee0:	f7fc f89d 	bl	800101e <Board1_setSTalk>
          Board1_DW.time_comm = Board1_Get_Timestamp();
 8004ee4:	f7fc f8a7 	bl	8001036 <Board1_Get_Timestamp>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	4a41      	ldr	r2, [pc, #260]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004eec:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
          Board1_DW.is_Board_state = Board1_IN_Degraded;
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
      break;
 8004ef0:	e137      	b.n	8005162 <Board1_Normal+0x49e>
          Board1_DW.is_Supervisor = Board1_IN_Receive_state;
 8004ef2:	4b3f      	ldr	r3, [pc, #252]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004ef4:	2208      	movs	r2, #8
 8004ef6:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
          Board1_Wait_State();
 8004efa:	f7ff fe97 	bl	8004c2c <Board1_Wait_State>
          Board1_resetSTalk();
 8004efe:	f7fc f8c1 	bl	8001084 <Board1_resetSTalk>
          Board1_DW.time_comm = Board1_Get_Timestamp();
 8004f02:	f7fc f898 	bl	8001036 <Board1_Get_Timestamp>
 8004f06:	4603      	mov	r3, r0
 8004f08:	4a39      	ldr	r2, [pc, #228]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004f0a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8004f0e:	e128      	b.n	8005162 <Board1_Normal+0x49e>
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004f10:	4b37      	ldr	r3, [pc, #220]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004f12:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f16:	f640 51ac 	movw	r1, #3500	@ 0xdac
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f7fc f86b 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8004f20:	4603      	mov	r3, r0
 8004f22:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004f24:	79fb      	ldrb	r3, [r7, #7]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	f000 811b 	beq.w	8005162 <Board1_Normal+0x49e>
          Board1_stop_motors(true);
 8004f2c:	2001      	movs	r0, #1
 8004f2e:	f7fc f8bd 	bl	80010ac <Board1_stop_motors>
          Board1_exit_internal_Normal();
 8004f32:	f7fc f937 	bl	80011a4 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 8004f36:	f7fc f86c 	bl	8001012 <Board1_Abort_Communication>
          Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004f3a:	4b2d      	ldr	r3, [pc, #180]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
          Board1_setSTalk();
 8004f42:	f7fc f86c 	bl	800101e <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004f46:	4b2a      	ldr	r3, [pc, #168]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004f48:	2202      	movs	r2, #2
 8004f4a:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
      break;
 8004f4e:	e108      	b.n	8005162 <Board1_Normal+0x49e>

     case Board1_IN_Received_state:
      b = !Board1_isMTalkhigh();
 8004f50:	f7fc f89e 	bl	8001090 <Board1_isMTalkhigh>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	bf0c      	ite	eq
 8004f5a:	2301      	moveq	r3, #1
 8004f5c:	2300      	movne	r3, #0
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004f62:	79fb      	ldrb	r3, [r7, #7]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d00c      	beq.n	8004f82 <Board1_Normal+0x2be>
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Local_State;
 8004f68:	4b21      	ldr	r3, [pc, #132]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004f6a:	220d      	movs	r2, #13
 8004f6c:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_Send_Local_State();
 8004f70:	f7fc fd08 	bl	8001984 <Board1_Send_Local_State>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8004f74:	f7fc f85f 	bl	8001036 <Board1_Get_Timestamp>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	4a1d      	ldr	r2, [pc, #116]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004f7c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
          Board1_DW.is_Board_state = Board1_IN_Degraded;
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
      break;
 8004f80:	e0f1      	b.n	8005166 <Board1_Normal+0x4a2>
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004f82:	4b1b      	ldr	r3, [pc, #108]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004f84:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f88:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	f7fc f832 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8004f92:	4603      	mov	r3, r0
 8004f94:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004f96:	79fb      	ldrb	r3, [r7, #7]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f000 80e4 	beq.w	8005166 <Board1_Normal+0x4a2>
          Board1_stop_motors(true);
 8004f9e:	2001      	movs	r0, #1
 8004fa0:	f7fc f884 	bl	80010ac <Board1_stop_motors>
          Board1_exit_internal_Normal();
 8004fa4:	f7fc f8fe 	bl	80011a4 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 8004fa8:	f7fc f833 	bl	8001012 <Board1_Abort_Communication>
          Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004fac:	4b10      	ldr	r3, [pc, #64]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
          Board1_setSTalk();
 8004fb4:	f7fc f833 	bl	800101e <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004fb8:	4b0d      	ldr	r3, [pc, #52]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004fba:	2202      	movs	r2, #2
 8004fbc:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
      break;
 8004fc0:	e0d1      	b.n	8005166 <Board1_Normal+0x4a2>

     case Board1_IN_Same_decision:
      Board1_DW.is_Supervisor = Board1_IN_Waiting_to_start;
 8004fc2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004fc4:	220e      	movs	r2, #14
 8004fc6:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      break;
 8004fca:	e0d3      	b.n	8005174 <Board1_Normal+0x4b0>

     case Board1_IN_Transmit_Decision:
      b = Board1_Is_Tx_Finished();
 8004fcc:	f7fc f867 	bl	800109e <Board1_Is_Tx_Finished>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004fd4:	79fb      	ldrb	r3, [r7, #7]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00c      	beq.n	8004ff4 <Board1_Normal+0x330>
        Board1_DW.is_Supervisor = Board1_IN_Decision_transmitted;
 8004fda:	4b05      	ldr	r3, [pc, #20]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004fdc:	2202      	movs	r2, #2
 8004fde:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8004fe2:	f7fc f828 	bl	8001036 <Board1_Get_Timestamp>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	4a01      	ldr	r2, [pc, #4]	@ (8004ff0 <Board1_Normal+0x32c>)
 8004fea:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
          Board1_DW.is_Board_state = Board1_IN_Degraded;
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
      break;
 8004fee:	e0bc      	b.n	800516a <Board1_Normal+0x4a6>
 8004ff0:	2000021c 	.word	0x2000021c
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004ff4:	4b67      	ldr	r3, [pc, #412]	@ (8005194 <Board1_Normal+0x4d0>)
 8004ff6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004ffa:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8004ffe:	4618      	mov	r0, r3
 8005000:	f7fb fff9 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8005004:	4603      	mov	r3, r0
 8005006:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8005008:	79fb      	ldrb	r3, [r7, #7]
 800500a:	2b00      	cmp	r3, #0
 800500c:	f000 80ad 	beq.w	800516a <Board1_Normal+0x4a6>
          Board1_stop_motors(true);
 8005010:	2001      	movs	r0, #1
 8005012:	f7fc f84b 	bl	80010ac <Board1_stop_motors>
          Board1_exit_internal_Normal();
 8005016:	f7fc f8c5 	bl	80011a4 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 800501a:	f7fb fffa 	bl	8001012 <Board1_Abort_Communication>
          Board1_DW.is_Board_state = Board1_IN_Degraded;
 800501e:	4b5d      	ldr	r3, [pc, #372]	@ (8005194 <Board1_Normal+0x4d0>)
 8005020:	2201      	movs	r2, #1
 8005022:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
          Board1_setSTalk();
 8005026:	f7fb fffa 	bl	800101e <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 800502a:	4b5a      	ldr	r3, [pc, #360]	@ (8005194 <Board1_Normal+0x4d0>)
 800502c:	2202      	movs	r2, #2
 800502e:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
      break;
 8005032:	e09a      	b.n	800516a <Board1_Normal+0x4a6>

     case Board1_IN_Transmit_Global_State:
      b = Board1_Is_Tx_Finished();
 8005034:	f7fc f833 	bl	800109e <Board1_Is_Tx_Finished>
 8005038:	4603      	mov	r3, r0
 800503a:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800503c:	79fb      	ldrb	r3, [r7, #7]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d00a      	beq.n	8005058 <Board1_Normal+0x394>
        Board1_DW.is_Supervisor = IN_Global_Local_state_transmitt;
 8005042:	4b54      	ldr	r3, [pc, #336]	@ (8005194 <Board1_Normal+0x4d0>)
 8005044:	2203      	movs	r2, #3
 8005046:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_DW.time_comm = Board1_Get_Timestamp();
 800504a:	f7fb fff4 	bl	8001036 <Board1_Get_Timestamp>
 800504e:	4603      	mov	r3, r0
 8005050:	4a50      	ldr	r2, [pc, #320]	@ (8005194 <Board1_Normal+0x4d0>)
 8005052:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
          Board1_DW.is_Board_state = Board1_IN_Degraded;
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
      break;
 8005056:	e08a      	b.n	800516e <Board1_Normal+0x4aa>
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8005058:	4b4e      	ldr	r3, [pc, #312]	@ (8005194 <Board1_Normal+0x4d0>)
 800505a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800505e:	f241 5118 	movw	r1, #5400	@ 0x1518
 8005062:	4618      	mov	r0, r3
 8005064:	f7fb ffc7 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8005068:	4603      	mov	r3, r0
 800506a:	71fb      	strb	r3, [r7, #7]
        if (b) {
 800506c:	79fb      	ldrb	r3, [r7, #7]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d07d      	beq.n	800516e <Board1_Normal+0x4aa>
          Board1_stop_motors(true);
 8005072:	2001      	movs	r0, #1
 8005074:	f7fc f81a 	bl	80010ac <Board1_stop_motors>
          Board1_exit_internal_Normal();
 8005078:	f7fc f894 	bl	80011a4 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 800507c:	f7fb ffc9 	bl	8001012 <Board1_Abort_Communication>
          Board1_DW.is_Board_state = Board1_IN_Degraded;
 8005080:	4b44      	ldr	r3, [pc, #272]	@ (8005194 <Board1_Normal+0x4d0>)
 8005082:	2201      	movs	r2, #1
 8005084:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
          Board1_setSTalk();
 8005088:	f7fb ffc9 	bl	800101e <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 800508c:	4b41      	ldr	r3, [pc, #260]	@ (8005194 <Board1_Normal+0x4d0>)
 800508e:	2202      	movs	r2, #2
 8005090:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
      break;
 8005094:	e06b      	b.n	800516e <Board1_Normal+0x4aa>

     case Board1_IN_Transmit_Local_State:
      b = Board1_Is_Tx_Finished();
 8005096:	f7fc f802 	bl	800109e <Board1_Is_Tx_Finished>
 800509a:	4603      	mov	r3, r0
 800509c:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800509e:	79fb      	ldrb	r3, [r7, #7]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d00a      	beq.n	80050ba <Board1_Normal+0x3f6>
        Board1_DW.is_Supervisor = Boar_IN_Local_state_transmitted;
 80050a4:	4b3b      	ldr	r3, [pc, #236]	@ (8005194 <Board1_Normal+0x4d0>)
 80050a6:	2205      	movs	r2, #5
 80050a8:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_DW.time_comm = Board1_Get_Timestamp();
 80050ac:	f7fb ffc3 	bl	8001036 <Board1_Get_Timestamp>
 80050b0:	4603      	mov	r3, r0
 80050b2:	4a38      	ldr	r2, [pc, #224]	@ (8005194 <Board1_Normal+0x4d0>)
 80050b4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
          Board1_DW.is_Board_state = Board1_IN_Degraded;
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
      break;
 80050b8:	e05b      	b.n	8005172 <Board1_Normal+0x4ae>
        b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 80050ba:	4b36      	ldr	r3, [pc, #216]	@ (8005194 <Board1_Normal+0x4d0>)
 80050bc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80050c0:	f640 2128 	movw	r1, #2600	@ 0xa28
 80050c4:	4618      	mov	r0, r3
 80050c6:	f7fb ff96 	bl	8000ff6 <Board1_Check_Timeout_Us>
 80050ca:	4603      	mov	r3, r0
 80050cc:	71fb      	strb	r3, [r7, #7]
        if (b) {
 80050ce:	79fb      	ldrb	r3, [r7, #7]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d04e      	beq.n	8005172 <Board1_Normal+0x4ae>
          Board1_stop_motors(true);
 80050d4:	2001      	movs	r0, #1
 80050d6:	f7fb ffe9 	bl	80010ac <Board1_stop_motors>
          Board1_exit_internal_Normal();
 80050da:	f7fc f863 	bl	80011a4 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 80050de:	f7fb ff98 	bl	8001012 <Board1_Abort_Communication>
          Board1_DW.is_Board_state = Board1_IN_Degraded;
 80050e2:	4b2c      	ldr	r3, [pc, #176]	@ (8005194 <Board1_Normal+0x4d0>)
 80050e4:	2201      	movs	r2, #1
 80050e6:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
          Board1_setSTalk();
 80050ea:	f7fb ff98 	bl	800101e <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 80050ee:	4b29      	ldr	r3, [pc, #164]	@ (8005194 <Board1_Normal+0x4d0>)
 80050f0:	2202      	movs	r2, #2
 80050f2:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
      break;
 80050f6:	e03c      	b.n	8005172 <Board1_Normal+0x4ae>

     case Board1_IN_Waiting_to_start:
      if (Board1_isSessionhigh() && Board1_isMTalkhigh()) {
 80050f8:	f7fb ff76 	bl	8000fe8 <Board1_isSessionhigh>
 80050fc:	4603      	mov	r3, r0
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d017      	beq.n	8005132 <Board1_Normal+0x46e>
 8005102:	f7fb ffc5 	bl	8001090 <Board1_isMTalkhigh>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d012      	beq.n	8005132 <Board1_Normal+0x46e>
        Board1_DW.retransmitted = 0U;
 800510c:	4b21      	ldr	r3, [pc, #132]	@ (8005194 <Board1_Normal+0x4d0>)
 800510e:	2200      	movs	r2, #0
 8005110:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_DW.is_Supervisor = Board1_IN_Receive_state;
 8005114:	4b1f      	ldr	r3, [pc, #124]	@ (8005194 <Board1_Normal+0x4d0>)
 8005116:	2208      	movs	r2, #8
 8005118:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_Wait_State();
 800511c:	f7ff fd86 	bl	8004c2c <Board1_Wait_State>
        Board1_resetSTalk();
 8005120:	f7fb ffb0 	bl	8001084 <Board1_resetSTalk>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8005124:	f7fb ff87 	bl	8001036 <Board1_Get_Timestamp>
 8005128:	4603      	mov	r3, r0
 800512a:	4a1a      	ldr	r2, [pc, #104]	@ (8005194 <Board1_Normal+0x4d0>)
 800512c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
        Board1_Abort_Communication();
        Board1_DW.is_Board_state = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
      break;
 8005130:	e020      	b.n	8005174 <Board1_Normal+0x4b0>
        Board1_stop_motors(true);
 8005132:	2001      	movs	r0, #1
 8005134:	f7fb ffba 	bl	80010ac <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8005138:	f7fc f834 	bl	80011a4 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 800513c:	f7fb ff69 	bl	8001012 <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 8005140:	4b14      	ldr	r3, [pc, #80]	@ (8005194 <Board1_Normal+0x4d0>)
 8005142:	2201      	movs	r2, #1
 8005144:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
        Board1_setSTalk();
 8005148:	f7fb ff69 	bl	800101e <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 800514c:	4b11      	ldr	r3, [pc, #68]	@ (8005194 <Board1_Normal+0x4d0>)
 800514e:	2202      	movs	r2, #2
 8005150:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
      break;
 8005154:	e00e      	b.n	8005174 <Board1_Normal+0x4b0>
      break;
 8005156:	bf00      	nop
 8005158:	e00c      	b.n	8005174 <Board1_Normal+0x4b0>
      break;
 800515a:	bf00      	nop
 800515c:	e00a      	b.n	8005174 <Board1_Normal+0x4b0>
      break;
 800515e:	bf00      	nop
 8005160:	e008      	b.n	8005174 <Board1_Normal+0x4b0>
      break;
 8005162:	bf00      	nop
 8005164:	e006      	b.n	8005174 <Board1_Normal+0x4b0>
      break;
 8005166:	bf00      	nop
 8005168:	e004      	b.n	8005174 <Board1_Normal+0x4b0>
      break;
 800516a:	bf00      	nop
 800516c:	e002      	b.n	8005174 <Board1_Normal+0x4b0>
      break;
 800516e:	bf00      	nop
 8005170:	e000      	b.n	8005174 <Board1_Normal+0x4b0>
      break;
 8005172:	bf00      	nop
    }
  }

  if ((Board1_DW.is_Board_state == Board1_IN_Normal) &&
 8005174:	4b07      	ldr	r3, [pc, #28]	@ (8005194 <Board1_Normal+0x4d0>)
 8005176:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 800517a:	2b02      	cmp	r3, #2
 800517c:	d106      	bne.n	800518c <Board1_Normal+0x4c8>
      (Board1_DW.is_active_Global_state_compute != 0)) {
 800517e:	4b05      	ldr	r3, [pc, #20]	@ (8005194 <Board1_Normal+0x4d0>)
 8005180:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
  if ((Board1_DW.is_Board_state == Board1_IN_Normal) &&
 8005184:	2b00      	cmp	r3, #0
 8005186:	d001      	beq.n	800518c <Board1_Normal+0x4c8>
    Board1_Global_state_compute();
 8005188:	f7ff fa8e 	bl	80046a8 <Board1_Global_state_compute>
  }
}
 800518c:	bf00      	nop
 800518e:	3708      	adds	r7, #8
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}
 8005194:	2000021c 	.word	0x2000021c

08005198 <Board1_Init_Data>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Init_Data(void)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	af00      	add	r7, sp, #0
      false                            /* mux */
    },                                 /* decision */
    0U                                 /* crc */
  };

  Board1_DW.state = tmp;
 800519c:	4b24      	ldr	r3, [pc, #144]	@ (8005230 <Board1_Init_Data+0x98>)
 800519e:	33bc      	adds	r3, #188	@ 0xbc
 80051a0:	2200      	movs	r2, #0
 80051a2:	601a      	str	r2, [r3, #0]
 80051a4:	605a      	str	r2, [r3, #4]
 80051a6:	609a      	str	r2, [r3, #8]
 80051a8:	60da      	str	r2, [r3, #12]
 80051aa:	611a      	str	r2, [r3, #16]
  Board1_DW.global_state = tmp_0;
 80051ac:	4b20      	ldr	r3, [pc, #128]	@ (8005230 <Board1_Init_Data+0x98>)
 80051ae:	3338      	adds	r3, #56	@ 0x38
 80051b0:	2234      	movs	r2, #52	@ 0x34
 80051b2:	2100      	movs	r1, #0
 80051b4:	4618      	mov	r0, r3
 80051b6:	f011 f862 	bl	801627e <memset>
 80051ba:	4b1d      	ldr	r3, [pc, #116]	@ (8005230 <Board1_Init_Data+0x98>)
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
  Board1_DW.decision = tmp_1;
 80051c2:	4b1b      	ldr	r3, [pc, #108]	@ (8005230 <Board1_Init_Data+0x98>)
 80051c4:	3388      	adds	r3, #136	@ 0x88
 80051c6:	2200      	movs	r2, #0
 80051c8:	601a      	str	r2, [r3, #0]
 80051ca:	605a      	str	r2, [r3, #4]
 80051cc:	609a      	str	r2, [r3, #8]
 80051ce:	60da      	str	r2, [r3, #12]
 80051d0:	611a      	str	r2, [r3, #16]
 80051d2:	615a      	str	r2, [r3, #20]
  Board1_DW.receivedStatePacket = tmp_2;
 80051d4:	4b16      	ldr	r3, [pc, #88]	@ (8005230 <Board1_Init_Data+0x98>)
 80051d6:	33a0      	adds	r3, #160	@ 0xa0
 80051d8:	2200      	movs	r2, #0
 80051da:	601a      	str	r2, [r3, #0]
 80051dc:	605a      	str	r2, [r3, #4]
 80051de:	609a      	str	r2, [r3, #8]
 80051e0:	60da      	str	r2, [r3, #12]
 80051e2:	611a      	str	r2, [r3, #16]
 80051e4:	615a      	str	r2, [r3, #20]
 80051e6:	619a      	str	r2, [r3, #24]
  Board1_DW.receivedGlobalStatePacket = tmp_3;
 80051e8:	4b11      	ldr	r3, [pc, #68]	@ (8005230 <Board1_Init_Data+0x98>)
 80051ea:	4618      	mov	r0, r3
 80051ec:	2338      	movs	r3, #56	@ 0x38
 80051ee:	461a      	mov	r2, r3
 80051f0:	2100      	movs	r1, #0
 80051f2:	f011 f844 	bl	801627e <memset>
 80051f6:	4b0e      	ldr	r3, [pc, #56]	@ (8005230 <Board1_Init_Data+0x98>)
 80051f8:	2201      	movs	r2, #1
 80051fa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  Board1_DW.receivedDecisionPacket = tmp_4;
 80051fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005230 <Board1_Init_Data+0x98>)
 8005200:	336c      	adds	r3, #108	@ 0x6c
 8005202:	2200      	movs	r2, #0
 8005204:	601a      	str	r2, [r3, #0]
 8005206:	605a      	str	r2, [r3, #4]
 8005208:	609a      	str	r2, [r3, #8]
 800520a:	60da      	str	r2, [r3, #12]
 800520c:	611a      	str	r2, [r3, #16]
 800520e:	615a      	str	r2, [r3, #20]
 8005210:	619a      	str	r2, [r3, #24]
  Board1_DW.special_retro = true;
 8005212:	4b07      	ldr	r3, [pc, #28]	@ (8005230 <Board1_Init_Data+0x98>)
 8005214:	2201      	movs	r2, #1
 8005216:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
  Board1_DW.obs_detection = true;
 800521a:	4b05      	ldr	r3, [pc, #20]	@ (8005230 <Board1_Init_Data+0x98>)
 800521c:	2201      	movs	r2, #1
 800521e:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
  Board1_DW.max_velocity = Board1_MAX_RPM;
 8005222:	4b03      	ldr	r3, [pc, #12]	@ (8005230 <Board1_Init_Data+0x98>)
 8005224:	2296      	movs	r2, #150	@ 0x96
 8005226:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
}
 800522a:	bf00      	nop
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	2000021c 	.word	0x2000021c

08005234 <Board1_step>:

/* Model step function */
void Board1_step(void)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b082      	sub	sp, #8
 8005238:	af00      	add	r7, sp, #0
  boolean_T b;

  /* Chart: '<Root>/Board1' */
  Board1_DW.sfEvent = Board1_CALL_EVENT;
 800523a:	4bc3      	ldr	r3, [pc, #780]	@ (8005548 <Board1_step+0x314>)
 800523c:	f04f 32ff 	mov.w	r2, #4294967295
 8005240:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
  if (Board1_DW.is_active_c2_Board1 == 0) {
 8005244:	4bc0      	ldr	r3, [pc, #768]	@ (8005548 <Board1_step+0x314>)
 8005246:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 800524a:	2b00      	cmp	r3, #0
 800524c:	d178      	bne.n	8005340 <Board1_step+0x10c>
    Board1_DW.is_active_c2_Board1 = 1U;
 800524e:	4bbe      	ldr	r3, [pc, #760]	@ (8005548 <Board1_step+0x314>)
 8005250:	2201      	movs	r2, #1
 8005252:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
    Board1_Init_Data();
 8005256:	f7ff ff9f 	bl	8005198 <Board1_Init_Data>
    Board1_setSTalk();
 800525a:	f7fb fee0 	bl	800101e <Board1_setSTalk>
    Board1_DW.is_c2_Board1 = Board1_IN_Supervision_task;
 800525e:	4bba      	ldr	r3, [pc, #744]	@ (8005548 <Board1_step+0x314>)
 8005260:	2201      	movs	r2, #1
 8005262:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
    Board1_DW.is_active_Board_state = 1U;
 8005266:	4bb8      	ldr	r3, [pc, #736]	@ (8005548 <Board1_step+0x314>)
 8005268:	2201      	movs	r2, #1
 800526a:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
    Board1_DW.is_Board_state = Board1_IN_Normal;
 800526e:	4bb6      	ldr	r3, [pc, #728]	@ (8005548 <Board1_step+0x314>)
 8005270:	2202      	movs	r2, #2
 8005272:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
    Board1_enter_internal_Normal();
 8005276:	f7fb fe55 	bl	8000f24 <Board1_enter_internal_Normal>
    Board1_DW.is_active_Board_decision = 1U;
 800527a:	4bb3      	ldr	r3, [pc, #716]	@ (8005548 <Board1_step+0x314>)
 800527c:	2201      	movs	r2, #1
 800527e:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    Board1_DW.is_active_Working_status_manage = 1U;
 8005282:	4bb1      	ldr	r3, [pc, #708]	@ (8005548 <Board1_step+0x314>)
 8005284:	2201      	movs	r2, #1
 8005286:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    Board1_DW.init_count = 0U;
 800528a:	4baf      	ldr	r3, [pc, #700]	@ (8005548 <Board1_step+0x314>)
 800528c:	2200      	movs	r2, #0
 800528e:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    Board1_DW.is_Working_status_manager = Board1_IN_Init_working;
 8005292:	4bad      	ldr	r3, [pc, #692]	@ (8005548 <Board1_step+0x314>)
 8005294:	2202      	movs	r2, #2
 8005296:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
    Board1_DW.is_active_Relay_manager = 1U;
 800529a:	4bab      	ldr	r3, [pc, #684]	@ (8005548 <Board1_step+0x314>)
 800529c:	2201      	movs	r2, #1
 800529e:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
    Board1_DW.is_Relay_manager = Board1_IN_Normal_relay;
 80052a2:	4ba9      	ldr	r3, [pc, #676]	@ (8005548 <Board1_step+0x314>)
 80052a4:	2203      	movs	r2, #3
 80052a6:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
    Board1_DW.decision.relay = true;
 80052aa:	4ba7      	ldr	r3, [pc, #668]	@ (8005548 <Board1_step+0x314>)
 80052ac:	2201      	movs	r2, #1
 80052ae:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
    Board1_DW.is_active_Mux_manager = 1U;
 80052b2:	4ba5      	ldr	r3, [pc, #660]	@ (8005548 <Board1_step+0x314>)
 80052b4:	2201      	movs	r2, #1
 80052b6:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
    Board1_DW.is_Mux_manager = Board1_IN_Normal_mux;
 80052ba:	4ba3      	ldr	r3, [pc, #652]	@ (8005548 <Board1_step+0x314>)
 80052bc:	2202      	movs	r2, #2
 80052be:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    Board1_DW.decision.mux = false;
 80052c2:	4ba1      	ldr	r3, [pc, #644]	@ (8005548 <Board1_step+0x314>)
 80052c4:	2200      	movs	r2, #0
 80052c6:	f883 209f 	strb.w	r2, [r3, #159]	@ 0x9f
    Board1_DW.is_active_Routine_manager = 1U;
 80052ca:	4b9f      	ldr	r3, [pc, #636]	@ (8005548 <Board1_step+0x314>)
 80052cc:	2201      	movs	r2, #1
 80052ce:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
    Board1_DW.is_active_Max_velocity_handler = 1U;
 80052d2:	4b9d      	ldr	r3, [pc, #628]	@ (8005548 <Board1_step+0x314>)
 80052d4:	2201      	movs	r2, #1
 80052d6:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    Board1_DW.is_Max_velocity_handler = Board_IN_Waiting_change_max_vel;
 80052da:	4b9b      	ldr	r3, [pc, #620]	@ (8005548 <Board1_step+0x314>)
 80052dc:	2201      	movs	r2, #1
 80052de:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
    Board1_DW.is_active_Compute_routine = 1U;
 80052e2:	4b99      	ldr	r3, [pc, #612]	@ (8005548 <Board1_step+0x314>)
 80052e4:	2201      	movs	r2, #1
 80052e6:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
    Board1_DW.is_Compute_routine = Board1_IN_Routine_state_normal;
 80052ea:	4b97      	ldr	r3, [pc, #604]	@ (8005548 <Board1_step+0x314>)
 80052ec:	2201      	movs	r2, #1
 80052ee:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    Board1_DW.is_Routine_state_normal = Board1_IN_Normal_routine;
 80052f2:	4b95      	ldr	r3, [pc, #596]	@ (8005548 <Board1_step+0x314>)
 80052f4:	2203      	movs	r2, #3
 80052f6:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
    Board1_DW.is_Normal_routine = Board1_IN_Select_routine;
 80052fa:	4b93      	ldr	r3, [pc, #588]	@ (8005548 <Board1_step+0x314>)
 80052fc:	2208      	movs	r2, #8
 80052fe:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    Board1_DW.is_active_Mode_manager = 1U;
 8005302:	4b91      	ldr	r3, [pc, #580]	@ (8005548 <Board1_step+0x314>)
 8005304:	2201      	movs	r2, #1
 8005306:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
    Board1_DW.is_Mode_manager = Board1_IN_Normal_driving;
 800530a:	4b8f      	ldr	r3, [pc, #572]	@ (8005548 <Board1_step+0x314>)
 800530c:	2203      	movs	r2, #3
 800530e:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
    Board1_DW.is_Normal_driving = Board1_IN_Mode_DEFAULT;
 8005312:	4b8d      	ldr	r3, [pc, #564]	@ (8005548 <Board1_step+0x314>)
 8005314:	2201      	movs	r2, #1
 8005316:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
    Board1_DW.decision.mode = DEFAULT;
 800531a:	4b8b      	ldr	r3, [pc, #556]	@ (8005548 <Board1_step+0x314>)
 800531c:	2200      	movs	r2, #0
 800531e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
    Board1_DW.is_active_Lights_manager = 1U;
 8005322:	4b89      	ldr	r3, [pc, #548]	@ (8005548 <Board1_step+0x314>)
 8005324:	2201      	movs	r2, #1
 8005326:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
    Board1_DW.is_Lights_manager = Board1_IN_Normal_lights;
 800532a:	4b87      	ldr	r3, [pc, #540]	@ (8005548 <Board1_step+0x314>)
 800532c:	2203      	movs	r2, #3
 800532e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    Board1_DW.is_Normal_lights = Board1_IN_Lights_OFF;
 8005332:	4b85      	ldr	r3, [pc, #532]	@ (8005548 <Board1_step+0x314>)
 8005334:	2202      	movs	r2, #2
 8005336:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    Board1_Rover_Lights_OFF();
 800533a:	f7fe f9c9 	bl	80036d0 <Board1_Rover_Lights_OFF>
      Board1_Board_decision();
    }
  }

  /* End of Chart: '<Root>/Board1' */
}
 800533e:	e184      	b.n	800564a <Board1_step+0x416>
  } else if (Board1_DW.is_c2_Board1 == Board1_IN_Supervision_task) {
 8005340:	4b81      	ldr	r3, [pc, #516]	@ (8005548 <Board1_step+0x314>)
 8005342:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8005346:	2b01      	cmp	r3, #1
 8005348:	f040 817f 	bne.w	800564a <Board1_step+0x416>
    if (Board1_DW.is_active_Board_state != 0) {
 800534c:	4b7e      	ldr	r3, [pc, #504]	@ (8005548 <Board1_step+0x314>)
 800534e:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 8005352:	2b00      	cmp	r3, #0
 8005354:	f000 8172 	beq.w	800563c <Board1_step+0x408>
      switch (Board1_DW.is_Board_state) {
 8005358:	4b7b      	ldr	r3, [pc, #492]	@ (8005548 <Board1_step+0x314>)
 800535a:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 800535e:	2b03      	cmp	r3, #3
 8005360:	f000 8163 	beq.w	800562a <Board1_step+0x3f6>
 8005364:	2b03      	cmp	r3, #3
 8005366:	f300 8169 	bgt.w	800563c <Board1_step+0x408>
 800536a:	2b01      	cmp	r3, #1
 800536c:	d003      	beq.n	8005376 <Board1_step+0x142>
 800536e:	2b02      	cmp	r3, #2
 8005370:	f000 8158 	beq.w	8005624 <Board1_step+0x3f0>
 8005374:	e162      	b.n	800563c <Board1_step+0x408>
        switch (Board1_DW.is_Degraded) {
 8005376:	4b74      	ldr	r3, [pc, #464]	@ (8005548 <Board1_step+0x314>)
 8005378:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 800537c:	2b01      	cmp	r3, #1
 800537e:	d003      	beq.n	8005388 <Board1_step+0x154>
 8005380:	2b02      	cmp	r3, #2
 8005382:	f000 8141 	beq.w	8005608 <Board1_step+0x3d4>
        break;
 8005386:	e159      	b.n	800563c <Board1_step+0x408>
          switch (Board1_DW.is_Restablish) {
 8005388:	4b6f      	ldr	r3, [pc, #444]	@ (8005548 <Board1_step+0x314>)
 800538a:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800538e:	3b01      	subs	r3, #1
 8005390:	2b05      	cmp	r3, #5
 8005392:	f200 8145 	bhi.w	8005620 <Board1_step+0x3ec>
 8005396:	a201      	add	r2, pc, #4	@ (adr r2, 800539c <Board1_step+0x168>)
 8005398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800539c:	080053b5 	.word	0x080053b5
 80053a0:	080053d3 	.word	0x080053d3
 80053a4:	08005457 	.word	0x08005457
 80053a8:	080054e1 	.word	0x080054e1
 80053ac:	0800554d 	.word	0x0800554d
 80053b0:	080055a5 	.word	0x080055a5
            Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 80053b4:	4b64      	ldr	r3, [pc, #400]	@ (8005548 <Board1_step+0x314>)
 80053b6:	2200      	movs	r2, #0
 80053b8:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
            Board1_DW.is_Degraded = Board1_IN_NO_ACTIVE_CHILD;
 80053bc:	4b62      	ldr	r3, [pc, #392]	@ (8005548 <Board1_step+0x314>)
 80053be:	2200      	movs	r2, #0
 80053c0:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
            Board1_DW.is_Board_state = Board1_IN_Normal;
 80053c4:	4b60      	ldr	r3, [pc, #384]	@ (8005548 <Board1_step+0x314>)
 80053c6:	2202      	movs	r2, #2
 80053c8:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
            Board1_enter_internal_Normal();
 80053cc:	f7fb fdaa 	bl	8000f24 <Board1_enter_internal_Normal>
            break;
 80053d0:	e119      	b.n	8005606 <Board1_step+0x3d2>
            b = !Board1_isSessionhigh();
 80053d2:	f7fb fe09 	bl	8000fe8 <Board1_isSessionhigh>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	bf0c      	ite	eq
 80053dc:	2301      	moveq	r3, #1
 80053de:	2300      	movne	r3, #0
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80053e4:	79fb      	ldrb	r3, [r7, #7]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d004      	beq.n	80053f4 <Board1_step+0x1c0>
              Board1_DW.is_Restablish = Boar_IN_Connection_restablished;
 80053ea:	4b57      	ldr	r3, [pc, #348]	@ (8005548 <Board1_step+0x314>)
 80053ec:	2201      	movs	r2, #1
 80053ee:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
            break;
 80053f2:	e101      	b.n	80055f8 <Board1_step+0x3c4>
              b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 80053f4:	4b54      	ldr	r3, [pc, #336]	@ (8005548 <Board1_step+0x314>)
 80053f6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80053fa:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80053fe:	4618      	mov	r0, r3
 8005400:	f7fb fdf9 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8005404:	4603      	mov	r3, r0
 8005406:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8005408:	79fb      	ldrb	r3, [r7, #7]
 800540a:	2b00      	cmp	r3, #0
 800540c:	f000 80f4 	beq.w	80055f8 <Board1_step+0x3c4>
                if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 8005410:	4b4d      	ldr	r3, [pc, #308]	@ (8005548 <Board1_step+0x314>)
 8005412:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 8005416:	2b00      	cmp	r3, #0
 8005418:	d110      	bne.n	800543c <Board1_step+0x208>
                  Board1_DW.retransmitted = 1U;
 800541a:	4b4b      	ldr	r3, [pc, #300]	@ (8005548 <Board1_step+0x314>)
 800541c:	2201      	movs	r2, #1
 800541e:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
                  Board1_DW.is_Restablish = Board1_IN_Transmit_ping;
 8005422:	4b49      	ldr	r3, [pc, #292]	@ (8005548 <Board1_step+0x314>)
 8005424:	2205      	movs	r2, #5
 8005426:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
                  Board1_Send_Ping();
 800542a:	f7fb fdfe 	bl	800102a <Board1_Send_Ping>
                  Board1_DW.time_comm = Board1_Get_Timestamp();
 800542e:	f7fb fe02 	bl	8001036 <Board1_Get_Timestamp>
 8005432:	4603      	mov	r3, r0
 8005434:	4a44      	ldr	r2, [pc, #272]	@ (8005548 <Board1_step+0x314>)
 8005436:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 800543a:	e0dd      	b.n	80055f8 <Board1_step+0x3c4>
                  Board1_Abort_Communication();
 800543c:	f7fb fde9 	bl	8001012 <Board1_Abort_Communication>
                  Board1_setSTalk();
 8005440:	f7fb fded 	bl	800101e <Board1_setSTalk>
                  Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8005444:	4b40      	ldr	r3, [pc, #256]	@ (8005548 <Board1_step+0x314>)
 8005446:	2200      	movs	r2, #0
 8005448:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
                  Board1_DW.is_Degraded = Board1_IN_Restarting;
 800544c:	4b3e      	ldr	r3, [pc, #248]	@ (8005548 <Board1_step+0x314>)
 800544e:	2202      	movs	r2, #2
 8005450:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
            break;
 8005454:	e0d0      	b.n	80055f8 <Board1_step+0x3c4>
            b = Board1_Is_Rx_Finished();
 8005456:	f7fb fdf5 	bl	8001044 <Board1_Is_Rx_Finished>
 800545a:	4603      	mov	r3, r0
 800545c:	71fb      	strb	r3, [r7, #7]
            if (b) {
 800545e:	79fb      	ldrb	r3, [r7, #7]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d022      	beq.n	80054aa <Board1_step+0x276>
              b = Board1_Verify_Ping();
 8005464:	f7fb fdf6 	bl	8001054 <Board1_Verify_Ping>
 8005468:	4603      	mov	r3, r0
 800546a:	71fb      	strb	r3, [r7, #7]
              if (b) {
 800546c:	79fb      	ldrb	r3, [r7, #7]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00c      	beq.n	800548c <Board1_step+0x258>
                Board1_DW.is_Restablish = Board1_IN_Received_Ping;
 8005472:	4b35      	ldr	r3, [pc, #212]	@ (8005548 <Board1_step+0x314>)
 8005474:	2204      	movs	r2, #4
 8005476:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
                Board1_setSTalk();
 800547a:	f7fb fdd0 	bl	800101e <Board1_setSTalk>
                Board1_DW.time_comm = Board1_Get_Timestamp();
 800547e:	f7fb fdda 	bl	8001036 <Board1_Get_Timestamp>
 8005482:	4603      	mov	r3, r0
 8005484:	4a30      	ldr	r2, [pc, #192]	@ (8005548 <Board1_step+0x314>)
 8005486:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 800548a:	e0b7      	b.n	80055fc <Board1_step+0x3c8>
                Board1_DW.is_Restablish = Board1_IN_Receive_ping;
 800548c:	4b2e      	ldr	r3, [pc, #184]	@ (8005548 <Board1_step+0x314>)
 800548e:	2203      	movs	r2, #3
 8005490:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
                Board1_Wait_Ping();
 8005494:	f7fb fdec 	bl	8001070 <Board1_Wait_Ping>
                Board1_resetSTalk();
 8005498:	f7fb fdf4 	bl	8001084 <Board1_resetSTalk>
                Board1_DW.time_comm = Board1_Get_Timestamp();
 800549c:	f7fb fdcb 	bl	8001036 <Board1_Get_Timestamp>
 80054a0:	4603      	mov	r3, r0
 80054a2:	4a29      	ldr	r2, [pc, #164]	@ (8005548 <Board1_step+0x314>)
 80054a4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 80054a8:	e0a8      	b.n	80055fc <Board1_step+0x3c8>
              b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 80054aa:	4b27      	ldr	r3, [pc, #156]	@ (8005548 <Board1_step+0x314>)
 80054ac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80054b0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80054b4:	4618      	mov	r0, r3
 80054b6:	f7fb fd9e 	bl	8000ff6 <Board1_Check_Timeout_Us>
 80054ba:	4603      	mov	r3, r0
 80054bc:	71fb      	strb	r3, [r7, #7]
              if (b) {
 80054be:	79fb      	ldrb	r3, [r7, #7]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	f000 809b 	beq.w	80055fc <Board1_step+0x3c8>
                Board1_Abort_Communication();
 80054c6:	f7fb fda4 	bl	8001012 <Board1_Abort_Communication>
                Board1_setSTalk();
 80054ca:	f7fb fda8 	bl	800101e <Board1_setSTalk>
                Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 80054ce:	4b1e      	ldr	r3, [pc, #120]	@ (8005548 <Board1_step+0x314>)
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
                Board1_DW.is_Degraded = Board1_IN_Restarting;
 80054d6:	4b1c      	ldr	r3, [pc, #112]	@ (8005548 <Board1_step+0x314>)
 80054d8:	2202      	movs	r2, #2
 80054da:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
            break;
 80054de:	e08d      	b.n	80055fc <Board1_step+0x3c8>
            b = !Board1_isMTalkhigh();
 80054e0:	f7fb fdd6 	bl	8001090 <Board1_isMTalkhigh>
 80054e4:	4603      	mov	r3, r0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	bf0c      	ite	eq
 80054ea:	2301      	moveq	r3, #1
 80054ec:	2300      	movne	r3, #0
 80054ee:	b2db      	uxtb	r3, r3
 80054f0:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80054f2:	79fb      	ldrb	r3, [r7, #7]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d00c      	beq.n	8005512 <Board1_step+0x2de>
              Board1_DW.is_Restablish = Board1_IN_Transmit_ping;
 80054f8:	4b13      	ldr	r3, [pc, #76]	@ (8005548 <Board1_step+0x314>)
 80054fa:	2205      	movs	r2, #5
 80054fc:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
              Board1_Send_Ping();
 8005500:	f7fb fd93 	bl	800102a <Board1_Send_Ping>
              Board1_DW.time_comm = Board1_Get_Timestamp();
 8005504:	f7fb fd97 	bl	8001036 <Board1_Get_Timestamp>
 8005508:	4603      	mov	r3, r0
 800550a:	4a0f      	ldr	r2, [pc, #60]	@ (8005548 <Board1_step+0x314>)
 800550c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 8005510:	e076      	b.n	8005600 <Board1_step+0x3cc>
              b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8005512:	4b0d      	ldr	r3, [pc, #52]	@ (8005548 <Board1_step+0x314>)
 8005514:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005518:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800551c:	4618      	mov	r0, r3
 800551e:	f7fb fd6a 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8005522:	4603      	mov	r3, r0
 8005524:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8005526:	79fb      	ldrb	r3, [r7, #7]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d069      	beq.n	8005600 <Board1_step+0x3cc>
                Board1_Abort_Communication();
 800552c:	f7fb fd71 	bl	8001012 <Board1_Abort_Communication>
                Board1_setSTalk();
 8005530:	f7fb fd75 	bl	800101e <Board1_setSTalk>
                Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8005534:	4b04      	ldr	r3, [pc, #16]	@ (8005548 <Board1_step+0x314>)
 8005536:	2200      	movs	r2, #0
 8005538:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
                Board1_DW.is_Degraded = Board1_IN_Restarting;
 800553c:	4b02      	ldr	r3, [pc, #8]	@ (8005548 <Board1_step+0x314>)
 800553e:	2202      	movs	r2, #2
 8005540:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
            break;
 8005544:	e05c      	b.n	8005600 <Board1_step+0x3cc>
 8005546:	bf00      	nop
 8005548:	2000021c 	.word	0x2000021c
            b = Board1_Is_Tx_Finished();
 800554c:	f7fb fda7 	bl	800109e <Board1_Is_Tx_Finished>
 8005550:	4603      	mov	r3, r0
 8005552:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8005554:	79fb      	ldrb	r3, [r7, #7]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00a      	beq.n	8005570 <Board1_step+0x33c>
              Board1_DW.is_Restablish = Board1_IN_Ping_transmitted;
 800555a:	4b3e      	ldr	r3, [pc, #248]	@ (8005654 <Board1_step+0x420>)
 800555c:	2202      	movs	r2, #2
 800555e:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
              Board1_DW.time_comm = Board1_Get_Timestamp();
 8005562:	f7fb fd68 	bl	8001036 <Board1_Get_Timestamp>
 8005566:	4603      	mov	r3, r0
 8005568:	4a3a      	ldr	r2, [pc, #232]	@ (8005654 <Board1_step+0x420>)
 800556a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 800556e:	e049      	b.n	8005604 <Board1_step+0x3d0>
              b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8005570:	4b38      	ldr	r3, [pc, #224]	@ (8005654 <Board1_step+0x420>)
 8005572:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005576:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800557a:	4618      	mov	r0, r3
 800557c:	f7fb fd3b 	bl	8000ff6 <Board1_Check_Timeout_Us>
 8005580:	4603      	mov	r3, r0
 8005582:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8005584:	79fb      	ldrb	r3, [r7, #7]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d03c      	beq.n	8005604 <Board1_step+0x3d0>
                Board1_Abort_Communication();
 800558a:	f7fb fd42 	bl	8001012 <Board1_Abort_Communication>
                Board1_setSTalk();
 800558e:	f7fb fd46 	bl	800101e <Board1_setSTalk>
                Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8005592:	4b30      	ldr	r3, [pc, #192]	@ (8005654 <Board1_step+0x420>)
 8005594:	2200      	movs	r2, #0
 8005596:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
                Board1_DW.is_Degraded = Board1_IN_Restarting;
 800559a:	4b2e      	ldr	r3, [pc, #184]	@ (8005654 <Board1_step+0x420>)
 800559c:	2202      	movs	r2, #2
 800559e:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
            break;
 80055a2:	e02f      	b.n	8005604 <Board1_step+0x3d0>
            if (Board1_isSessionhigh() && Board1_isMTalkhigh()) {
 80055a4:	f7fb fd20 	bl	8000fe8 <Board1_isSessionhigh>
 80055a8:	4603      	mov	r3, r0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d017      	beq.n	80055de <Board1_step+0x3aa>
 80055ae:	f7fb fd6f 	bl	8001090 <Board1_isMTalkhigh>
 80055b2:	4603      	mov	r3, r0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d012      	beq.n	80055de <Board1_step+0x3aa>
              Board1_DW.retransmitted = 0U;
 80055b8:	4b26      	ldr	r3, [pc, #152]	@ (8005654 <Board1_step+0x420>)
 80055ba:	2200      	movs	r2, #0
 80055bc:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
              Board1_DW.is_Restablish = Board1_IN_Receive_ping;
 80055c0:	4b24      	ldr	r3, [pc, #144]	@ (8005654 <Board1_step+0x420>)
 80055c2:	2203      	movs	r2, #3
 80055c4:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
              Board1_Wait_Ping();
 80055c8:	f7fb fd52 	bl	8001070 <Board1_Wait_Ping>
              Board1_resetSTalk();
 80055cc:	f7fb fd5a 	bl	8001084 <Board1_resetSTalk>
              Board1_DW.time_comm = Board1_Get_Timestamp();
 80055d0:	f7fb fd31 	bl	8001036 <Board1_Get_Timestamp>
 80055d4:	4603      	mov	r3, r0
 80055d6:	4a1f      	ldr	r2, [pc, #124]	@ (8005654 <Board1_step+0x420>)
 80055d8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 80055dc:	e013      	b.n	8005606 <Board1_step+0x3d2>
              Board1_Abort_Communication();
 80055de:	f7fb fd18 	bl	8001012 <Board1_Abort_Communication>
              Board1_setSTalk();
 80055e2:	f7fb fd1c 	bl	800101e <Board1_setSTalk>
              Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 80055e6:	4b1b      	ldr	r3, [pc, #108]	@ (8005654 <Board1_step+0x420>)
 80055e8:	2200      	movs	r2, #0
 80055ea:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
              Board1_DW.is_Degraded = Board1_IN_Restarting;
 80055ee:	4b19      	ldr	r3, [pc, #100]	@ (8005654 <Board1_step+0x420>)
 80055f0:	2202      	movs	r2, #2
 80055f2:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
            break;
 80055f6:	e006      	b.n	8005606 <Board1_step+0x3d2>
            break;
 80055f8:	bf00      	nop
 80055fa:	e011      	b.n	8005620 <Board1_step+0x3ec>
            break;
 80055fc:	bf00      	nop
 80055fe:	e00f      	b.n	8005620 <Board1_step+0x3ec>
            break;
 8005600:	bf00      	nop
 8005602:	e00d      	b.n	8005620 <Board1_step+0x3ec>
            break;
 8005604:	bf00      	nop
          break;
 8005606:	e00b      	b.n	8005620 <Board1_step+0x3ec>
          Board1_DW.is_Degraded = Board1_IN_Restablish;
 8005608:	4b12      	ldr	r3, [pc, #72]	@ (8005654 <Board1_step+0x420>)
 800560a:	2201      	movs	r2, #1
 800560c:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
          Board1_stop_motors(true);
 8005610:	2001      	movs	r0, #1
 8005612:	f7fb fd4b 	bl	80010ac <Board1_stop_motors>
          Board1_DW.is_Restablish = Board1_IN_Waiting_to_restablish;
 8005616:	4b0f      	ldr	r3, [pc, #60]	@ (8005654 <Board1_step+0x420>)
 8005618:	2206      	movs	r2, #6
 800561a:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
          break;
 800561e:	e000      	b.n	8005622 <Board1_step+0x3ee>
          break;
 8005620:	bf00      	nop
        break;
 8005622:	e00b      	b.n	800563c <Board1_step+0x408>
        Board1_Normal();
 8005624:	f7ff fb4e 	bl	8004cc4 <Board1_Normal>
        break;
 8005628:	e008      	b.n	800563c <Board1_step+0x408>
        if (Board1_DW.is_Single_Board == Board1_IN_Other_board_failure) {
 800562a:	4b0a      	ldr	r3, [pc, #40]	@ (8005654 <Board1_step+0x420>)
 800562c:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8005630:	2b01      	cmp	r3, #1
 8005632:	d102      	bne.n	800563a <Board1_step+0x406>
          Board1_stop_motors(false);
 8005634:	2000      	movs	r0, #0
 8005636:	f7fb fd39 	bl	80010ac <Board1_stop_motors>
        break;
 800563a:	bf00      	nop
    if (Board1_DW.is_active_Board_decision != 0) {
 800563c:	4b05      	ldr	r3, [pc, #20]	@ (8005654 <Board1_step+0x420>)
 800563e:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8005642:	2b00      	cmp	r3, #0
 8005644:	d001      	beq.n	800564a <Board1_step+0x416>
      Board1_Board_decision();
 8005646:	f7fe fb8b 	bl	8003d60 <Board1_Board_decision>
}
 800564a:	bf00      	nop
 800564c:	3708      	adds	r7, #8
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	2000021c 	.word	0x2000021c

08005658 <Board1_initialize>:

/* Model initialize function */
void Board1_initialize(void)
{
 8005658:	b480      	push	{r7}
 800565a:	af00      	add	r7, sp, #0
  /* SystemInitialize for Chart: '<Root>/Board1' */
  Board1_DW.sfEvent = Board1_CALL_EVENT;
 800565c:	4b06      	ldr	r3, [pc, #24]	@ (8005678 <Board1_initialize+0x20>)
 800565e:	f04f 32ff 	mov.w	r2, #4294967295
 8005662:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
  Board1_DW.MIN_RPM = 50U;
 8005666:	4b04      	ldr	r3, [pc, #16]	@ (8005678 <Board1_initialize+0x20>)
 8005668:	2232      	movs	r2, #50	@ 0x32
 800566a:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
}
 800566e:	bf00      	nop
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr
 8005678:	2000021c 	.word	0x2000021c

0800567c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b08c      	sub	sp, #48	@ 0x30
 8005680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8005682:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005686:	2200      	movs	r2, #0
 8005688:	601a      	str	r2, [r3, #0]
 800568a:	605a      	str	r2, [r3, #4]
 800568c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800568e:	1d3b      	adds	r3, r7, #4
 8005690:	2220      	movs	r2, #32
 8005692:	2100      	movs	r1, #0
 8005694:	4618      	mov	r0, r3
 8005696:	f010 fdf2 	bl	801627e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800569a:	4b32      	ldr	r3, [pc, #200]	@ (8005764 <MX_ADC1_Init+0xe8>)
 800569c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80056a0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80056a2:	4b30      	ldr	r3, [pc, #192]	@ (8005764 <MX_ADC1_Init+0xe8>)
 80056a4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80056a8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80056aa:	4b2e      	ldr	r3, [pc, #184]	@ (8005764 <MX_ADC1_Init+0xe8>)
 80056ac:	2200      	movs	r2, #0
 80056ae:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80056b0:	4b2c      	ldr	r3, [pc, #176]	@ (8005764 <MX_ADC1_Init+0xe8>)
 80056b2:	2200      	movs	r2, #0
 80056b4:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80056b6:	4b2b      	ldr	r3, [pc, #172]	@ (8005764 <MX_ADC1_Init+0xe8>)
 80056b8:	2200      	movs	r2, #0
 80056ba:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80056bc:	4b29      	ldr	r3, [pc, #164]	@ (8005764 <MX_ADC1_Init+0xe8>)
 80056be:	2200      	movs	r2, #0
 80056c0:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80056c2:	4b28      	ldr	r3, [pc, #160]	@ (8005764 <MX_ADC1_Init+0xe8>)
 80056c4:	2204      	movs	r2, #4
 80056c6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80056c8:	4b26      	ldr	r3, [pc, #152]	@ (8005764 <MX_ADC1_Init+0xe8>)
 80056ca:	2200      	movs	r2, #0
 80056cc:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80056ce:	4b25      	ldr	r3, [pc, #148]	@ (8005764 <MX_ADC1_Init+0xe8>)
 80056d0:	2200      	movs	r2, #0
 80056d2:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80056d4:	4b23      	ldr	r3, [pc, #140]	@ (8005764 <MX_ADC1_Init+0xe8>)
 80056d6:	2201      	movs	r2, #1
 80056d8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80056da:	4b22      	ldr	r3, [pc, #136]	@ (8005764 <MX_ADC1_Init+0xe8>)
 80056dc:	2200      	movs	r2, #0
 80056de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80056e2:	4b20      	ldr	r3, [pc, #128]	@ (8005764 <MX_ADC1_Init+0xe8>)
 80056e4:	2200      	movs	r2, #0
 80056e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80056e8:	4b1e      	ldr	r3, [pc, #120]	@ (8005764 <MX_ADC1_Init+0xe8>)
 80056ea:	2200      	movs	r2, #0
 80056ec:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80056ee:	4b1d      	ldr	r3, [pc, #116]	@ (8005764 <MX_ADC1_Init+0xe8>)
 80056f0:	2200      	movs	r2, #0
 80056f2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80056f6:	4b1b      	ldr	r3, [pc, #108]	@ (8005764 <MX_ADC1_Init+0xe8>)
 80056f8:	2200      	movs	r2, #0
 80056fa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80056fc:	4b19      	ldr	r3, [pc, #100]	@ (8005764 <MX_ADC1_Init+0xe8>)
 80056fe:	2200      	movs	r2, #0
 8005700:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005704:	4817      	ldr	r0, [pc, #92]	@ (8005764 <MX_ADC1_Init+0xe8>)
 8005706:	f005 f995 	bl	800aa34 <HAL_ADC_Init>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d001      	beq.n	8005714 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8005710:	f003 fa38 	bl	8008b84 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8005714:	2300      	movs	r3, #0
 8005716:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005718:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800571c:	4619      	mov	r1, r3
 800571e:	4811      	ldr	r0, [pc, #68]	@ (8005764 <MX_ADC1_Init+0xe8>)
 8005720:	f006 fc16 	bl	800bf50 <HAL_ADCEx_MultiModeConfigChannel>
 8005724:	4603      	mov	r3, r0
 8005726:	2b00      	cmp	r3, #0
 8005728:	d001      	beq.n	800572e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800572a:	f003 fa2b 	bl	8008b84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 800572e:	4b0e      	ldr	r3, [pc, #56]	@ (8005768 <MX_ADC1_Init+0xec>)
 8005730:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005732:	2306      	movs	r3, #6
 8005734:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8005736:	2300      	movs	r3, #0
 8005738:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800573a:	237f      	movs	r3, #127	@ 0x7f
 800573c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800573e:	2304      	movs	r3, #4
 8005740:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8005742:	2300      	movs	r3, #0
 8005744:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005746:	1d3b      	adds	r3, r7, #4
 8005748:	4619      	mov	r1, r3
 800574a:	4806      	ldr	r0, [pc, #24]	@ (8005764 <MX_ADC1_Init+0xe8>)
 800574c:	f005 fd5a 	bl	800b204 <HAL_ADC_ConfigChannel>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d001      	beq.n	800575a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8005756:	f003 fa15 	bl	8008b84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800575a:	bf00      	nop
 800575c:	3730      	adds	r7, #48	@ 0x30
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
 8005762:	bf00      	nop
 8005764:	20000388 	.word	0x20000388
 8005768:	c3210000 	.word	0xc3210000

0800576c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b09e      	sub	sp, #120	@ 0x78
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005774:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005778:	2200      	movs	r2, #0
 800577a:	601a      	str	r2, [r3, #0]
 800577c:	605a      	str	r2, [r3, #4]
 800577e:	609a      	str	r2, [r3, #8]
 8005780:	60da      	str	r2, [r3, #12]
 8005782:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005784:	f107 0310 	add.w	r3, r7, #16
 8005788:	2254      	movs	r2, #84	@ 0x54
 800578a:	2100      	movs	r1, #0
 800578c:	4618      	mov	r0, r3
 800578e:	f010 fd76 	bl	801627e <memset>
  if(adcHandle->Instance==ADC1)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800579a:	d133      	bne.n	8005804 <HAL_ADC_MspInit+0x98>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800579c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057a0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80057a2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80057a6:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80057a8:	f107 0310 	add.w	r3, r7, #16
 80057ac:	4618      	mov	r0, r3
 80057ae:	f008 fadb 	bl	800dd68 <HAL_RCCEx_PeriphCLKConfig>
 80057b2:	4603      	mov	r3, r0
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d001      	beq.n	80057bc <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80057b8:	f003 f9e4 	bl	8008b84 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80057bc:	4b13      	ldr	r3, [pc, #76]	@ (800580c <HAL_ADC_MspInit+0xa0>)
 80057be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057c0:	4a12      	ldr	r2, [pc, #72]	@ (800580c <HAL_ADC_MspInit+0xa0>)
 80057c2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80057c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80057c8:	4b10      	ldr	r3, [pc, #64]	@ (800580c <HAL_ADC_MspInit+0xa0>)
 80057ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057d0:	60fb      	str	r3, [r7, #12]
 80057d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80057d4:	4b0d      	ldr	r3, [pc, #52]	@ (800580c <HAL_ADC_MspInit+0xa0>)
 80057d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057d8:	4a0c      	ldr	r2, [pc, #48]	@ (800580c <HAL_ADC_MspInit+0xa0>)
 80057da:	f043 0304 	orr.w	r3, r3, #4
 80057de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80057e0:	4b0a      	ldr	r3, [pc, #40]	@ (800580c <HAL_ADC_MspInit+0xa0>)
 80057e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057e4:	f003 0304 	and.w	r3, r3, #4
 80057e8:	60bb      	str	r3, [r7, #8]
 80057ea:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80057ec:	2308      	movs	r3, #8
 80057ee:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80057f0:	2303      	movs	r3, #3
 80057f2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057f4:	2300      	movs	r3, #0
 80057f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80057f8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80057fc:	4619      	mov	r1, r3
 80057fe:	4804      	ldr	r0, [pc, #16]	@ (8005810 <HAL_ADC_MspInit+0xa4>)
 8005800:	f007 fad4 	bl	800cdac <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8005804:	bf00      	nop
 8005806:	3778      	adds	r7, #120	@ 0x78
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}
 800580c:	40021000 	.word	0x40021000
 8005810:	48000800 	.word	0x48000800

08005814 <ramp>:
#define RAMP_SLOPE_SPORT_RPM_S     (1000.0f)
#define RAMP_SLOPE_ECO_RPM_S       (300.0f)

#define NORMAL_BRK_COEFF           (0.5f)

static inline real32_T ramp(real32_T current, real32_T target, real32_T step, BRAKING_TYPE braking_mode){
 8005814:	b480      	push	{r7}
 8005816:	b087      	sub	sp, #28
 8005818:	af00      	add	r7, sp, #0
 800581a:	ed87 0a03 	vstr	s0, [r7, #12]
 800581e:	edc7 0a02 	vstr	s1, [r7, #8]
 8005822:	ed87 1a01 	vstr	s2, [r7, #4]
 8005826:	4603      	mov	r3, r0
 8005828:	70fb      	strb	r3, [r7, #3]
    real32_T effective_step = step;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	617b      	str	r3, [r7, #20]

    if ((braking_mode == EMERGENCY) && (target == 0.0f)) {
 800582e:	78fb      	ldrb	r3, [r7, #3]
 8005830:	2b02      	cmp	r3, #2
 8005832:	d109      	bne.n	8005848 <ramp+0x34>
 8005834:	edd7 7a02 	vldr	s15, [r7, #8]
 8005838:	eef5 7a40 	vcmp.f32	s15, #0.0
 800583c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005840:	d102      	bne.n	8005848 <ramp+0x34>
        return target;
 8005842:	edd7 7a02 	vldr	s15, [r7, #8]
 8005846:	e03b      	b.n	80058c0 <ramp+0xac>
    }

    if ((braking_mode == NORMAL) && (target == 0.0f)) {
 8005848:	78fb      	ldrb	r3, [r7, #3]
 800584a:	2b01      	cmp	r3, #1
 800584c:	d10e      	bne.n	800586c <ramp+0x58>
 800584e:	edd7 7a02 	vldr	s15, [r7, #8]
 8005852:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800585a:	d107      	bne.n	800586c <ramp+0x58>
        effective_step = step * NORMAL_BRK_COEFF;
 800585c:	edd7 7a01 	vldr	s15, [r7, #4]
 8005860:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005864:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005868:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    if (current < (target - effective_step)) {
 800586c:	ed97 7a02 	vldr	s14, [r7, #8]
 8005870:	edd7 7a05 	vldr	s15, [r7, #20]
 8005874:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005878:	ed97 7a03 	vldr	s14, [r7, #12]
 800587c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005884:	d506      	bpl.n	8005894 <ramp+0x80>
        return current + effective_step;
 8005886:	ed97 7a03 	vldr	s14, [r7, #12]
 800588a:	edd7 7a05 	vldr	s15, [r7, #20]
 800588e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005892:	e015      	b.n	80058c0 <ramp+0xac>
    }

    if (current > (target + effective_step)) {
 8005894:	ed97 7a02 	vldr	s14, [r7, #8]
 8005898:	edd7 7a05 	vldr	s15, [r7, #20]
 800589c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80058a0:	ed97 7a03 	vldr	s14, [r7, #12]
 80058a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80058a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058ac:	dd06      	ble.n	80058bc <ramp+0xa8>
        return current - effective_step;
 80058ae:	ed97 7a03 	vldr	s14, [r7, #12]
 80058b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80058b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80058ba:	e001      	b.n	80058c0 <ramp+0xac>
    }

    return target;
 80058bc:	edd7 7a02 	vldr	s15, [r7, #8]
}
 80058c0:	eeb0 0a67 	vmov.f32	s0, s15
 80058c4:	371c      	adds	r7, #28
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr
	...

080058d0 <init_encoders_supervision>:
/* USER CODE BEGIN FunctionPrototypes */
void executeSupervision(void);
void safety_stop_and_halt(void);

static Encoder_Status_t init_encoders_supervision(void)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b082      	sub	sp, #8
 80058d4:	af00      	add	r7, sp, #0
    Encoder_Status_t status = ENCODER_ERR;
 80058d6:	23ff      	movs	r3, #255	@ 0xff
 80058d8:	71fb      	strb	r3, [r7, #7]

    if (encoder_init(&encoder_FA, ENCODER_HW_CONFIG[ENCODER_FA].htim, &ENCODER_HW_CONFIG[ENCODER_FA].calib, SUPERVISION_PERIOD) == ENCODER_OK)
 80058da:	4b1c      	ldr	r3, [pc, #112]	@ (800594c <init_encoders_supervision+0x7c>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	ed9f 0a1c 	vldr	s0, [pc, #112]	@ 8005950 <init_encoders_supervision+0x80>
 80058e2:	4a1c      	ldr	r2, [pc, #112]	@ (8005954 <init_encoders_supervision+0x84>)
 80058e4:	4619      	mov	r1, r3
 80058e6:	481c      	ldr	r0, [pc, #112]	@ (8005958 <init_encoders_supervision+0x88>)
 80058e8:	f001 fca0 	bl	800722c <encoder_init>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d125      	bne.n	800593e <init_encoders_supervision+0x6e>
    {
        if (encoder_init(&encoder_FB, ENCODER_HW_CONFIG[ENCODER_FB].htim, &ENCODER_HW_CONFIG[ENCODER_FB].calib, SUPERVISION_PERIOD) == ENCODER_OK)
 80058f2:	4b16      	ldr	r3, [pc, #88]	@ (800594c <init_encoders_supervision+0x7c>)
 80058f4:	68db      	ldr	r3, [r3, #12]
 80058f6:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 8005950 <init_encoders_supervision+0x80>
 80058fa:	4a18      	ldr	r2, [pc, #96]	@ (800595c <init_encoders_supervision+0x8c>)
 80058fc:	4619      	mov	r1, r3
 80058fe:	4818      	ldr	r0, [pc, #96]	@ (8005960 <init_encoders_supervision+0x90>)
 8005900:	f001 fc94 	bl	800722c <encoder_init>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d119      	bne.n	800593e <init_encoders_supervision+0x6e>
        {
            if (encoder_init(&encoder_BA, ENCODER_HW_CONFIG[ENCODER_BA].htim, &ENCODER_HW_CONFIG[ENCODER_BA].calib, SUPERVISION_PERIOD) == ENCODER_OK)
 800590a:	4b10      	ldr	r3, [pc, #64]	@ (800594c <init_encoders_supervision+0x7c>)
 800590c:	699b      	ldr	r3, [r3, #24]
 800590e:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8005950 <init_encoders_supervision+0x80>
 8005912:	4a14      	ldr	r2, [pc, #80]	@ (8005964 <init_encoders_supervision+0x94>)
 8005914:	4619      	mov	r1, r3
 8005916:	4814      	ldr	r0, [pc, #80]	@ (8005968 <init_encoders_supervision+0x98>)
 8005918:	f001 fc88 	bl	800722c <encoder_init>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d10d      	bne.n	800593e <init_encoders_supervision+0x6e>
            {
                if (encoder_init(&encoder_BB, ENCODER_HW_CONFIG[ENCODER_BB].htim, &ENCODER_HW_CONFIG[ENCODER_BB].calib, SUPERVISION_PERIOD) == ENCODER_OK)
 8005922:	4b0a      	ldr	r3, [pc, #40]	@ (800594c <init_encoders_supervision+0x7c>)
 8005924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005926:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8005950 <init_encoders_supervision+0x80>
 800592a:	4a10      	ldr	r2, [pc, #64]	@ (800596c <init_encoders_supervision+0x9c>)
 800592c:	4619      	mov	r1, r3
 800592e:	4810      	ldr	r0, [pc, #64]	@ (8005970 <init_encoders_supervision+0xa0>)
 8005930:	f001 fc7c 	bl	800722c <encoder_init>
 8005934:	4603      	mov	r3, r0
 8005936:	2b00      	cmp	r3, #0
 8005938:	d101      	bne.n	800593e <init_encoders_supervision+0x6e>
                {
                    status = ENCODER_OK;
 800593a:	2300      	movs	r3, #0
 800593c:	71fb      	strb	r3, [r7, #7]
                }
            }
        }
    }

    return status;
 800593e:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8005942:	4618      	mov	r0, r3
 8005944:	3708      	adds	r7, #8
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	08018414 	.word	0x08018414
 8005950:	42700000 	.word	0x42700000
 8005954:	08018418 	.word	0x08018418
 8005958:	20001064 	.word	0x20001064
 800595c:	08018424 	.word	0x08018424
 8005960:	20001080 	.word	0x20001080
 8005964:	08018430 	.word	0x08018430
 8005968:	2000109c 	.word	0x2000109c
 800596c:	0801843c 	.word	0x0801843c
 8005970:	200010b8 	.word	0x200010b8

08005974 <init_encoders_pid>:

static Encoder_Status_t init_encoders_pid(void)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b082      	sub	sp, #8
 8005978:	af00      	add	r7, sp, #0
    Encoder_Status_t status = ENCODER_ERR;
 800597a:	23ff      	movs	r3, #255	@ 0xff
 800597c:	71fb      	strb	r3, [r7, #7]

    if (encoder_init(&encoder_FA_pid, ENCODER_HW_CONFIG[ENCODER_FA].htim, &ENCODER_HW_CONFIG[ENCODER_FA].calib, PID_PERIOD) == ENCODER_OK)
 800597e:	4b1c      	ldr	r3, [pc, #112]	@ (80059f0 <init_encoders_pid+0x7c>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8005986:	4a1b      	ldr	r2, [pc, #108]	@ (80059f4 <init_encoders_pid+0x80>)
 8005988:	4619      	mov	r1, r3
 800598a:	481b      	ldr	r0, [pc, #108]	@ (80059f8 <init_encoders_pid+0x84>)
 800598c:	f001 fc4e 	bl	800722c <encoder_init>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d125      	bne.n	80059e2 <init_encoders_pid+0x6e>
    {
        if (encoder_init(&encoder_FB_pid, ENCODER_HW_CONFIG[ENCODER_FB].htim, &ENCODER_HW_CONFIG[ENCODER_FB].calib, PID_PERIOD) == ENCODER_OK)
 8005996:	4b16      	ldr	r3, [pc, #88]	@ (80059f0 <init_encoders_pid+0x7c>)
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 800599e:	4a17      	ldr	r2, [pc, #92]	@ (80059fc <init_encoders_pid+0x88>)
 80059a0:	4619      	mov	r1, r3
 80059a2:	4817      	ldr	r0, [pc, #92]	@ (8005a00 <init_encoders_pid+0x8c>)
 80059a4:	f001 fc42 	bl	800722c <encoder_init>
 80059a8:	4603      	mov	r3, r0
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d119      	bne.n	80059e2 <init_encoders_pid+0x6e>
        {
            if (encoder_init(&encoder_BA_pid, ENCODER_HW_CONFIG[ENCODER_BA].htim, &ENCODER_HW_CONFIG[ENCODER_BA].calib, PID_PERIOD) == ENCODER_OK)
 80059ae:	4b10      	ldr	r3, [pc, #64]	@ (80059f0 <init_encoders_pid+0x7c>)
 80059b0:	699b      	ldr	r3, [r3, #24]
 80059b2:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 80059b6:	4a13      	ldr	r2, [pc, #76]	@ (8005a04 <init_encoders_pid+0x90>)
 80059b8:	4619      	mov	r1, r3
 80059ba:	4813      	ldr	r0, [pc, #76]	@ (8005a08 <init_encoders_pid+0x94>)
 80059bc:	f001 fc36 	bl	800722c <encoder_init>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d10d      	bne.n	80059e2 <init_encoders_pid+0x6e>
            {
                if (encoder_init(&encoder_BB_pid, ENCODER_HW_CONFIG[ENCODER_BB].htim, &ENCODER_HW_CONFIG[ENCODER_BB].calib, PID_PERIOD) == ENCODER_OK)
 80059c6:	4b0a      	ldr	r3, [pc, #40]	@ (80059f0 <init_encoders_pid+0x7c>)
 80059c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ca:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 80059ce:	4a0f      	ldr	r2, [pc, #60]	@ (8005a0c <init_encoders_pid+0x98>)
 80059d0:	4619      	mov	r1, r3
 80059d2:	480f      	ldr	r0, [pc, #60]	@ (8005a10 <init_encoders_pid+0x9c>)
 80059d4:	f001 fc2a 	bl	800722c <encoder_init>
 80059d8:	4603      	mov	r3, r0
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d101      	bne.n	80059e2 <init_encoders_pid+0x6e>
                {
                    status = ENCODER_OK;
 80059de:	2300      	movs	r3, #0
 80059e0:	71fb      	strb	r3, [r7, #7]
                }
            }
        }
    }

    return status;
 80059e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3708      	adds	r7, #8
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	08018414 	.word	0x08018414
 80059f4:	08018418 	.word	0x08018418
 80059f8:	200010d4 	.word	0x200010d4
 80059fc:	08018424 	.word	0x08018424
 8005a00:	200010f0 	.word	0x200010f0
 8005a04:	08018430 	.word	0x08018430
 8005a08:	2000110c 	.word	0x2000110c
 8005a0c:	0801843c 	.word	0x0801843c
 8005a10:	20001128 	.word	0x20001128

08005a14 <init_motors>:

static Motor_Status_t init_motors(void)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b082      	sub	sp, #8
 8005a18:	af00      	add	r7, sp, #0
    Motor_Status_t status = MOTOR_ERR;
 8005a1a:	23ff      	movs	r3, #255	@ 0xff
 8005a1c:	71fb      	strb	r3, [r7, #7]

    if (motor_init(&motor_FA, MOTOR_HW_CONFIG[MOTOR_FA].htim, MOTOR_HW_CONFIG[MOTOR_FA].channel, &MOTOR_HW_CONFIG[MOTOR_FA].calib) == MOTOR_OK)
 8005a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8005a88 <init_motors+0x74>)
 8005a20:	6819      	ldr	r1, [r3, #0]
 8005a22:	4b19      	ldr	r3, [pc, #100]	@ (8005a88 <init_motors+0x74>)
 8005a24:	685a      	ldr	r2, [r3, #4]
 8005a26:	4b19      	ldr	r3, [pc, #100]	@ (8005a8c <init_motors+0x78>)
 8005a28:	4819      	ldr	r0, [pc, #100]	@ (8005a90 <init_motors+0x7c>)
 8005a2a:	f003 f96c 	bl	8008d06 <motor_init>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d122      	bne.n	8005a7a <init_motors+0x66>
    {
        if (motor_init(&motor_FB, MOTOR_HW_CONFIG[MOTOR_FB].htim, MOTOR_HW_CONFIG[MOTOR_FB].channel, &MOTOR_HW_CONFIG[MOTOR_FB].calib) == MOTOR_OK)
 8005a34:	4b14      	ldr	r3, [pc, #80]	@ (8005a88 <init_motors+0x74>)
 8005a36:	6919      	ldr	r1, [r3, #16]
 8005a38:	4b13      	ldr	r3, [pc, #76]	@ (8005a88 <init_motors+0x74>)
 8005a3a:	695a      	ldr	r2, [r3, #20]
 8005a3c:	4b15      	ldr	r3, [pc, #84]	@ (8005a94 <init_motors+0x80>)
 8005a3e:	4816      	ldr	r0, [pc, #88]	@ (8005a98 <init_motors+0x84>)
 8005a40:	f003 f961 	bl	8008d06 <motor_init>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d117      	bne.n	8005a7a <init_motors+0x66>
        {
            if (motor_init(&motor_BA, MOTOR_HW_CONFIG[MOTOR_BA].htim, MOTOR_HW_CONFIG[MOTOR_BA].channel, &MOTOR_HW_CONFIG[MOTOR_BA].calib) == MOTOR_OK)
 8005a4a:	4b0f      	ldr	r3, [pc, #60]	@ (8005a88 <init_motors+0x74>)
 8005a4c:	6a19      	ldr	r1, [r3, #32]
 8005a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8005a88 <init_motors+0x74>)
 8005a50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a52:	4b12      	ldr	r3, [pc, #72]	@ (8005a9c <init_motors+0x88>)
 8005a54:	4812      	ldr	r0, [pc, #72]	@ (8005aa0 <init_motors+0x8c>)
 8005a56:	f003 f956 	bl	8008d06 <motor_init>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d10c      	bne.n	8005a7a <init_motors+0x66>
            {
                if (motor_init(&motor_BB, MOTOR_HW_CONFIG[MOTOR_BB].htim, MOTOR_HW_CONFIG[MOTOR_BB].channel, &MOTOR_HW_CONFIG[MOTOR_BB].calib) == MOTOR_OK)
 8005a60:	4b09      	ldr	r3, [pc, #36]	@ (8005a88 <init_motors+0x74>)
 8005a62:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005a64:	4b08      	ldr	r3, [pc, #32]	@ (8005a88 <init_motors+0x74>)
 8005a66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a68:	4b0e      	ldr	r3, [pc, #56]	@ (8005aa4 <init_motors+0x90>)
 8005a6a:	480f      	ldr	r0, [pc, #60]	@ (8005aa8 <init_motors+0x94>)
 8005a6c:	f003 f94b 	bl	8008d06 <motor_init>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d101      	bne.n	8005a7a <init_motors+0x66>
                {
                    status = MOTOR_OK;
 8005a76:	2300      	movs	r3, #0
 8005a78:	71fb      	strb	r3, [r7, #7]
                }
            }
        }
    }

    return status;
 8005a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3708      	adds	r7, #8
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
 8005a86:	bf00      	nop
 8005a88:	080183d4 	.word	0x080183d4
 8005a8c:	080183dc 	.word	0x080183dc
 8005a90:	200011ac 	.word	0x200011ac
 8005a94:	080183ec 	.word	0x080183ec
 8005a98:	200011bc 	.word	0x200011bc
 8005a9c:	080183fc 	.word	0x080183fc
 8005aa0:	200011cc 	.word	0x200011cc
 8005aa4:	0801840c 	.word	0x0801840c
 8005aa8:	200011dc 	.word	0x200011dc

08005aac <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b084      	sub	sp, #16
 8005ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	uint8_t init_status = 1U;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	73fb      	strb	r3, [r7, #15]

	DWD_Init(&hard_rt_deadline_wd, &htim4, SYSTEM_ALIVE_MASK, safety_stop_and_halt);
 8005ab6:	4b9c      	ldr	r3, [pc, #624]	@ (8005d28 <MX_FREERTOS_Init+0x27c>)
 8005ab8:	220f      	movs	r2, #15
 8005aba:	499c      	ldr	r1, [pc, #624]	@ (8005d2c <MX_FREERTOS_Init+0x280>)
 8005abc:	489c      	ldr	r0, [pc, #624]	@ (8005d30 <MX_FREERTOS_Init+0x284>)
 8005abe:	f001 fb17 	bl	80070f0 <DWD_Init>

	if(batt_init(&battery_sensor, ADC_HW_CONFIG[ADC_BATTERY_VOLTAGE].hadc, &ADC_HW_CONFIG[ADC_BATTERY_VOLTAGE].channel_cfg, BATT_DEFAULT_TIMEOUT_MS) != BATT_OK){
 8005ac2:	4b9c      	ldr	r3, [pc, #624]	@ (8005d34 <MX_FREERTOS_Init+0x288>)
 8005ac4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005ac6:	230a      	movs	r3, #10
 8005ac8:	4a9b      	ldr	r2, [pc, #620]	@ (8005d38 <MX_FREERTOS_Init+0x28c>)
 8005aca:	489c      	ldr	r0, [pc, #624]	@ (8005d3c <MX_FREERTOS_Init+0x290>)
 8005acc:	f000 ff00 	bl	80068d0 <batt_init>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d001      	beq.n	8005ada <MX_FREERTOS_Init+0x2e>
		init_status = 0U;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	73fb      	strb	r3, [r7, #15]
	}

	if (init_status == 1U) {
 8005ada:	7bfb      	ldrb	r3, [r7, #15]
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d10b      	bne.n	8005af8 <MX_FREERTOS_Init+0x4c>
		if(temp_init(&temp_sensor,ADC_HW_CONFIG[ADC_TEMP_SENSOR].hadc, &ADC_HW_CONFIG[ADC_TEMP_SENSOR].channel_cfg, TEMP_DEFAULT_TIMEOUT_MS) != TEMP_OK){
 8005ae0:	4b94      	ldr	r3, [pc, #592]	@ (8005d34 <MX_FREERTOS_Init+0x288>)
 8005ae2:	6819      	ldr	r1, [r3, #0]
 8005ae4:	230a      	movs	r3, #10
 8005ae6:	4a96      	ldr	r2, [pc, #600]	@ (8005d40 <MX_FREERTOS_Init+0x294>)
 8005ae8:	4896      	ldr	r0, [pc, #600]	@ (8005d44 <MX_FREERTOS_Init+0x298>)
 8005aea:	f003 fe49 	bl	8009780 <temp_init>
 8005aee:	4603      	mov	r3, r0
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d001      	beq.n	8005af8 <MX_FREERTOS_Init+0x4c>
			init_status = 0U;
 8005af4:	2300      	movs	r3, #0
 8005af6:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005af8:	7bfb      	ldrb	r3, [r7, #15]
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d106      	bne.n	8005b0c <MX_FREERTOS_Init+0x60>
		if (init_encoders_supervision() != ENCODER_OK){
 8005afe:	f7ff fee7 	bl	80058d0 <init_encoders_supervision>
 8005b02:	4603      	mov	r3, r0
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d001      	beq.n	8005b0c <MX_FREERTOS_Init+0x60>
			init_status = 0U;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005b0c:	7bfb      	ldrb	r3, [r7, #15]
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d106      	bne.n	8005b20 <MX_FREERTOS_Init+0x74>
		if (init_encoders_pid() != ENCODER_OK){
 8005b12:	f7ff ff2f 	bl	8005974 <init_encoders_pid>
 8005b16:	4603      	mov	r3, r0
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d001      	beq.n	8005b20 <MX_FREERTOS_Init+0x74>
			init_status = 0U;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005b20:	7bfb      	ldrb	r3, [r7, #15]
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d106      	bne.n	8005b34 <MX_FREERTOS_Init+0x88>
		if (init_motors() != MOTOR_OK){
 8005b26:	f7ff ff75 	bl	8005a14 <init_motors>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d001      	beq.n	8005b34 <MX_FREERTOS_Init+0x88>
			init_status = 0U;
 8005b30:	2300      	movs	r3, #0
 8005b32:	73fb      	strb	r3, [r7, #15]
		}
	}

	MotorDiag_Config_t diag_cfg = {
 8005b34:	2300      	movs	r3, #0
 8005b36:	80bb      	strh	r3, [r7, #4]
 8005b38:	4b83      	ldr	r3, [pc, #524]	@ (8005d48 <MX_FREERTOS_Init+0x29c>)
 8005b3a:	60bb      	str	r3, [r7, #8]
		.delay_shift = DIAG_DELAY_SHIFT,
		.max_area_limit = DIAG_MAX_AREA_ERR
	};

	if (init_status == 1U) {
 8005b3c:	7bfb      	ldrb	r3, [r7, #15]
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d109      	bne.n	8005b56 <MX_FREERTOS_Init+0xaa>
		if (motor_diag_init(&h_diag_FA, &diag_cfg) != M_DIAG_OK) {
 8005b42:	1d3b      	adds	r3, r7, #4
 8005b44:	4619      	mov	r1, r3
 8005b46:	4881      	ldr	r0, [pc, #516]	@ (8005d4c <MX_FREERTOS_Init+0x2a0>)
 8005b48:	f003 f989 	bl	8008e5e <motor_diag_init>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d001      	beq.n	8005b56 <MX_FREERTOS_Init+0xaa>
			init_status = 0U;
 8005b52:	2300      	movs	r3, #0
 8005b54:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005b56:	7bfb      	ldrb	r3, [r7, #15]
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d109      	bne.n	8005b70 <MX_FREERTOS_Init+0xc4>
		if (motor_diag_init(&h_diag_FB, &diag_cfg) != M_DIAG_OK) {
 8005b5c:	1d3b      	adds	r3, r7, #4
 8005b5e:	4619      	mov	r1, r3
 8005b60:	487b      	ldr	r0, [pc, #492]	@ (8005d50 <MX_FREERTOS_Init+0x2a4>)
 8005b62:	f003 f97c 	bl	8008e5e <motor_diag_init>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d001      	beq.n	8005b70 <MX_FREERTOS_Init+0xc4>
			init_status = 0U;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005b70:	7bfb      	ldrb	r3, [r7, #15]
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d109      	bne.n	8005b8a <MX_FREERTOS_Init+0xde>
		if (motor_diag_init(&h_diag_BA, &diag_cfg) != M_DIAG_OK) {
 8005b76:	1d3b      	adds	r3, r7, #4
 8005b78:	4619      	mov	r1, r3
 8005b7a:	4876      	ldr	r0, [pc, #472]	@ (8005d54 <MX_FREERTOS_Init+0x2a8>)
 8005b7c:	f003 f96f 	bl	8008e5e <motor_diag_init>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d001      	beq.n	8005b8a <MX_FREERTOS_Init+0xde>
			init_status = 0U;
 8005b86:	2300      	movs	r3, #0
 8005b88:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005b8a:	7bfb      	ldrb	r3, [r7, #15]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d109      	bne.n	8005ba4 <MX_FREERTOS_Init+0xf8>
		if (motor_diag_init(&h_diag_BB, &diag_cfg) != M_DIAG_OK) {
 8005b90:	1d3b      	adds	r3, r7, #4
 8005b92:	4619      	mov	r1, r3
 8005b94:	4870      	ldr	r0, [pc, #448]	@ (8005d58 <MX_FREERTOS_Init+0x2ac>)
 8005b96:	f003 f962 	bl	8008e5e <motor_diag_init>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d001      	beq.n	8005ba4 <MX_FREERTOS_Init+0xf8>
			init_status = 0U;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005ba4:	7bfb      	ldrb	r3, [r7, #15]
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d116      	bne.n	8005bd8 <MX_FREERTOS_Init+0x12c>
		if (PID_Law_init(&pid_FA, a1, b0_FA, b1_FA) != PID_LAW_OK) {
 8005baa:	4b6c      	ldr	r3, [pc, #432]	@ (8005d5c <MX_FREERTOS_Init+0x2b0>)
 8005bac:	edd3 7a00 	vldr	s15, [r3]
 8005bb0:	4b6b      	ldr	r3, [pc, #428]	@ (8005d60 <MX_FREERTOS_Init+0x2b4>)
 8005bb2:	ed93 7a00 	vldr	s14, [r3]
 8005bb6:	4b6b      	ldr	r3, [pc, #428]	@ (8005d64 <MX_FREERTOS_Init+0x2b8>)
 8005bb8:	edd3 6a00 	vldr	s13, [r3]
 8005bbc:	eeb0 1a66 	vmov.f32	s2, s13
 8005bc0:	eef0 0a47 	vmov.f32	s1, s14
 8005bc4:	eeb0 0a67 	vmov.f32	s0, s15
 8005bc8:	4867      	ldr	r0, [pc, #412]	@ (8005d68 <MX_FREERTOS_Init+0x2bc>)
 8005bca:	f003 fa48 	bl	800905e <PID_Law_init>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d001      	beq.n	8005bd8 <MX_FREERTOS_Init+0x12c>
			init_status = 0U;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005bd8:	7bfb      	ldrb	r3, [r7, #15]
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d116      	bne.n	8005c0c <MX_FREERTOS_Init+0x160>
		if (PID_Law_init(&pid_FB, a1, b0_FB, b1_FB) != PID_LAW_OK) {
 8005bde:	4b5f      	ldr	r3, [pc, #380]	@ (8005d5c <MX_FREERTOS_Init+0x2b0>)
 8005be0:	edd3 7a00 	vldr	s15, [r3]
 8005be4:	4b61      	ldr	r3, [pc, #388]	@ (8005d6c <MX_FREERTOS_Init+0x2c0>)
 8005be6:	ed93 7a00 	vldr	s14, [r3]
 8005bea:	4b61      	ldr	r3, [pc, #388]	@ (8005d70 <MX_FREERTOS_Init+0x2c4>)
 8005bec:	edd3 6a00 	vldr	s13, [r3]
 8005bf0:	eeb0 1a66 	vmov.f32	s2, s13
 8005bf4:	eef0 0a47 	vmov.f32	s1, s14
 8005bf8:	eeb0 0a67 	vmov.f32	s0, s15
 8005bfc:	485d      	ldr	r0, [pc, #372]	@ (8005d74 <MX_FREERTOS_Init+0x2c8>)
 8005bfe:	f003 fa2e 	bl	800905e <PID_Law_init>
 8005c02:	4603      	mov	r3, r0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d001      	beq.n	8005c0c <MX_FREERTOS_Init+0x160>
			init_status = 0U;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005c0c:	7bfb      	ldrb	r3, [r7, #15]
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d116      	bne.n	8005c40 <MX_FREERTOS_Init+0x194>
		if (PID_Law_init(&pid_BA, a1, b0_BA, b1_BA) != PID_LAW_OK) {
 8005c12:	4b52      	ldr	r3, [pc, #328]	@ (8005d5c <MX_FREERTOS_Init+0x2b0>)
 8005c14:	edd3 7a00 	vldr	s15, [r3]
 8005c18:	4b57      	ldr	r3, [pc, #348]	@ (8005d78 <MX_FREERTOS_Init+0x2cc>)
 8005c1a:	ed93 7a00 	vldr	s14, [r3]
 8005c1e:	4b57      	ldr	r3, [pc, #348]	@ (8005d7c <MX_FREERTOS_Init+0x2d0>)
 8005c20:	edd3 6a00 	vldr	s13, [r3]
 8005c24:	eeb0 1a66 	vmov.f32	s2, s13
 8005c28:	eef0 0a47 	vmov.f32	s1, s14
 8005c2c:	eeb0 0a67 	vmov.f32	s0, s15
 8005c30:	4853      	ldr	r0, [pc, #332]	@ (8005d80 <MX_FREERTOS_Init+0x2d4>)
 8005c32:	f003 fa14 	bl	800905e <PID_Law_init>
 8005c36:	4603      	mov	r3, r0
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d001      	beq.n	8005c40 <MX_FREERTOS_Init+0x194>
			init_status = 0U;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005c40:	7bfb      	ldrb	r3, [r7, #15]
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d116      	bne.n	8005c74 <MX_FREERTOS_Init+0x1c8>
		if (PID_Law_init(&pid_BB, a1, b0_BB, b1_BB) != PID_LAW_OK) {
 8005c46:	4b45      	ldr	r3, [pc, #276]	@ (8005d5c <MX_FREERTOS_Init+0x2b0>)
 8005c48:	edd3 7a00 	vldr	s15, [r3]
 8005c4c:	4b4d      	ldr	r3, [pc, #308]	@ (8005d84 <MX_FREERTOS_Init+0x2d8>)
 8005c4e:	ed93 7a00 	vldr	s14, [r3]
 8005c52:	4b4d      	ldr	r3, [pc, #308]	@ (8005d88 <MX_FREERTOS_Init+0x2dc>)
 8005c54:	edd3 6a00 	vldr	s13, [r3]
 8005c58:	eeb0 1a66 	vmov.f32	s2, s13
 8005c5c:	eef0 0a47 	vmov.f32	s1, s14
 8005c60:	eeb0 0a67 	vmov.f32	s0, s15
 8005c64:	4849      	ldr	r0, [pc, #292]	@ (8005d8c <MX_FREERTOS_Init+0x2e0>)
 8005c66:	f003 f9fa 	bl	800905e <PID_Law_init>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d001      	beq.n	8005c74 <MX_FREERTOS_Init+0x1c8>
			init_status = 0U;
 8005c70:	2300      	movs	r3, #0
 8005c72:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005c74:	7bfb      	ldrb	r3, [r7, #15]
 8005c76:	2b01      	cmp	r3, #1
 8005c78:	d107      	bne.n	8005c8a <MX_FREERTOS_Init+0x1de>
		if(led_stripe_init(&led_stripes_cfg[LED_STRIPES_MAIN]) != LED_STRIPE_OK){
 8005c7a:	4845      	ldr	r0, [pc, #276]	@ (8005d90 <MX_FREERTOS_Init+0x2e4>)
 8005c7c:	f001 ff42 	bl	8007b04 <led_stripe_init>
 8005c80:	4603      	mov	r3, r0
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d001      	beq.n	8005c8a <MX_FREERTOS_Init+0x1de>
			init_status = 0U;
 8005c86:	2300      	movs	r3, #0
 8005c88:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005c8a:	7bfb      	ldrb	r3, [r7, #15]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d10a      	bne.n	8005ca6 <MX_FREERTOS_Init+0x1fa>
		if(led_init(&ledA, HW_LED_CONFIG[LED_A].port, HW_LED_CONFIG[LED_A].pin, HW_LED_CONFIG[LED_A].init_pin_state) != LED_OK){
 8005c90:	4b40      	ldr	r3, [pc, #256]	@ (8005d94 <MX_FREERTOS_Init+0x2e8>)
 8005c92:	4a41      	ldr	r2, [pc, #260]	@ (8005d98 <MX_FREERTOS_Init+0x2ec>)
 8005c94:	4941      	ldr	r1, [pc, #260]	@ (8005d9c <MX_FREERTOS_Init+0x2f0>)
 8005c96:	4842      	ldr	r0, [pc, #264]	@ (8005da0 <MX_FREERTOS_Init+0x2f4>)
 8005c98:	f001 fc76 	bl	8007588 <led_init>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d001      	beq.n	8005ca6 <MX_FREERTOS_Init+0x1fa>
			init_status = 0U;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 1U) {
 8005ca6:	7bfb      	ldrb	r3, [r7, #15]
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d10a      	bne.n	8005cc2 <MX_FREERTOS_Init+0x216>
		if(led_init(&ledB, HW_LED_CONFIG[LED_B].port, HW_LED_CONFIG[LED_B].pin, HW_LED_CONFIG[LED_B].init_pin_state) != LED_OK){
 8005cac:	4b3d      	ldr	r3, [pc, #244]	@ (8005da4 <MX_FREERTOS_Init+0x2f8>)
 8005cae:	4a3e      	ldr	r2, [pc, #248]	@ (8005da8 <MX_FREERTOS_Init+0x2fc>)
 8005cb0:	493e      	ldr	r1, [pc, #248]	@ (8005dac <MX_FREERTOS_Init+0x300>)
 8005cb2:	483f      	ldr	r0, [pc, #252]	@ (8005db0 <MX_FREERTOS_Init+0x304>)
 8005cb4:	f001 fc68 	bl	8007588 <led_init>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d001      	beq.n	8005cc2 <MX_FREERTOS_Init+0x216>
			init_status = 0U;
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (init_status == 0U) {
 8005cc2:	7bfb      	ldrb	r3, [r7, #15]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d102      	bne.n	8005cce <MX_FREERTOS_Init+0x222>
		Error_Handler();
 8005cc8:	f002 ff5c 	bl	8008b84 <Error_Handler>
 8005ccc:	e001      	b.n	8005cd2 <MX_FREERTOS_Init+0x226>
	}
	else {
		Board1_initialize();
 8005cce:	f7ff fcc3 	bl	8005658 <Board1_initialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of supervision */
  supervisionHandle = osThreadNew(supervisionTask, NULL, &supervision_attributes);
 8005cd2:	4a38      	ldr	r2, [pc, #224]	@ (8005db4 <MX_FREERTOS_Init+0x308>)
 8005cd4:	2100      	movs	r1, #0
 8005cd6:	4838      	ldr	r0, [pc, #224]	@ (8005db8 <MX_FREERTOS_Init+0x30c>)
 8005cd8:	f00c fc20 	bl	801251c <osThreadNew>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	4a37      	ldr	r2, [pc, #220]	@ (8005dbc <MX_FREERTOS_Init+0x310>)
 8005ce0:	6013      	str	r3, [r2, #0]

  /* creation of readSensors */
  readSensorsHandle = osThreadNew(readSensorsTask, NULL, &readSensors_attributes);
 8005ce2:	4a37      	ldr	r2, [pc, #220]	@ (8005dc0 <MX_FREERTOS_Init+0x314>)
 8005ce4:	2100      	movs	r1, #0
 8005ce6:	4837      	ldr	r0, [pc, #220]	@ (8005dc4 <MX_FREERTOS_Init+0x318>)
 8005ce8:	f00c fc18 	bl	801251c <osThreadNew>
 8005cec:	4603      	mov	r3, r0
 8005cee:	4a36      	ldr	r2, [pc, #216]	@ (8005dc8 <MX_FREERTOS_Init+0x31c>)
 8005cf0:	6013      	str	r3, [r2, #0]

  /* creation of pid */
  pidHandle = osThreadNew(pidTask, NULL, &pid_attributes);
 8005cf2:	4a36      	ldr	r2, [pc, #216]	@ (8005dcc <MX_FREERTOS_Init+0x320>)
 8005cf4:	2100      	movs	r1, #0
 8005cf6:	4836      	ldr	r0, [pc, #216]	@ (8005dd0 <MX_FREERTOS_Init+0x324>)
 8005cf8:	f00c fc10 	bl	801251c <osThreadNew>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	4a35      	ldr	r2, [pc, #212]	@ (8005dd4 <MX_FREERTOS_Init+0x328>)
 8005d00:	6013      	str	r3, [r2, #0]

  /* creation of lights */
  lightsHandle = osThreadNew(lightsTask, NULL, &lights_attributes);
 8005d02:	4a35      	ldr	r2, [pc, #212]	@ (8005dd8 <MX_FREERTOS_Init+0x32c>)
 8005d04:	2100      	movs	r1, #0
 8005d06:	4835      	ldr	r0, [pc, #212]	@ (8005ddc <MX_FREERTOS_Init+0x330>)
 8005d08:	f00c fc08 	bl	801251c <osThreadNew>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	4a34      	ldr	r2, [pc, #208]	@ (8005de0 <MX_FREERTOS_Init+0x334>)
 8005d10:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of SessionEvent */
  SessionEventHandle = osEventFlagsNew(&SessionEvent_attributes);
 8005d12:	4834      	ldr	r0, [pc, #208]	@ (8005de4 <MX_FREERTOS_Init+0x338>)
 8005d14:	f00c fc94 	bl	8012640 <osEventFlagsNew>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	4a33      	ldr	r2, [pc, #204]	@ (8005de8 <MX_FREERTOS_Init+0x33c>)
 8005d1c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8005d1e:	bf00      	nop
 8005d20:	3710      	adds	r7, #16
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	bf00      	nop
 8005d28:	08006669 	.word	0x08006669
 8005d2c:	20002bc4 	.word	0x20002bc4
 8005d30:	20001054 	.word	0x20001054
 8005d34:	08018444 	.word	0x08018444
 8005d38:	0801846c 	.word	0x0801846c
 8005d3c:	20001174 	.word	0x20001174
 8005d40:	08018448 	.word	0x08018448
 8005d44:	20001144 	.word	0x20001144
 8005d48:	459c4000 	.word	0x459c4000
 8005d4c:	200003f4 	.word	0x200003f4
 8005d50:	2000070c 	.word	0x2000070c
 8005d54:	20000a24 	.word	0x20000a24
 8005d58:	20000d3c 	.word	0x20000d3c
 8005d5c:	20000000 	.word	0x20000000
 8005d60:	20000004 	.word	0x20000004
 8005d64:	20000014 	.word	0x20000014
 8005d68:	20001200 	.word	0x20001200
 8005d6c:	20000008 	.word	0x20000008
 8005d70:	20000018 	.word	0x20000018
 8005d74:	20001214 	.word	0x20001214
 8005d78:	2000000c 	.word	0x2000000c
 8005d7c:	2000001c 	.word	0x2000001c
 8005d80:	20001228 	.word	0x20001228
 8005d84:	20000010 	.word	0x20000010
 8005d88:	20000020 	.word	0x20000020
 8005d8c:	2000123c 	.word	0x2000123c
 8005d90:	080184ac 	.word	0x080184ac
 8005d94:	08018498 	.word	0x08018498
 8005d98:	08018494 	.word	0x08018494
 8005d9c:	0801848c 	.word	0x0801848c
 8005da0:	20001254 	.word	0x20001254
 8005da4:	080184a8 	.word	0x080184a8
 8005da8:	080184a4 	.word	0x080184a4
 8005dac:	0801849c 	.word	0x0801849c
 8005db0:	20001268 	.word	0x20001268
 8005db4:	08018334 	.word	0x08018334
 8005db8:	08005ded 	.word	0x08005ded
 8005dbc:	2000127c 	.word	0x2000127c
 8005dc0:	08018358 	.word	0x08018358
 8005dc4:	08005e1d 	.word	0x08005e1d
 8005dc8:	20001b28 	.word	0x20001b28
 8005dcc:	0801837c 	.word	0x0801837c
 8005dd0:	080060f9 	.word	0x080060f9
 8005dd4:	20001fd4 	.word	0x20001fd4
 8005dd8:	080183a0 	.word	0x080183a0
 8005ddc:	08006595 	.word	0x08006595
 8005de0:	20002680 	.word	0x20002680
 8005de4:	080183c4 	.word	0x080183c4
 8005de8:	2000292c 	.word	0x2000292c

08005dec <supervisionTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_supervisionTask */
void supervisionTask(void *argument)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b082      	sub	sp, #8
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN supervisionTask */

	for(;;){
		osEventFlagsWait(SessionEventHandle, EVT_SESSION, osFlagsWaitAny, pdMS_TO_TICKS(SUPERVISION_PERIOD));
 8005df4:	4b07      	ldr	r3, [pc, #28]	@ (8005e14 <supervisionTask+0x28>)
 8005df6:	6818      	ldr	r0, [r3, #0]
 8005df8:	233c      	movs	r3, #60	@ 0x3c
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	2101      	movs	r1, #1
 8005dfe:	f00c fca1 	bl	8012744 <osEventFlagsWait>
		executeSupervision();
 8005e02:	f000 fc09 	bl	8006618 <executeSupervision>
		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_SUPERVISION);
 8005e06:	2101      	movs	r1, #1
 8005e08:	4803      	ldr	r0, [pc, #12]	@ (8005e18 <supervisionTask+0x2c>)
 8005e0a:	f001 f998 	bl	800713e <DWD_Notify>
		osEventFlagsWait(SessionEventHandle, EVT_SESSION, osFlagsWaitAny, pdMS_TO_TICKS(SUPERVISION_PERIOD));
 8005e0e:	bf00      	nop
 8005e10:	e7f0      	b.n	8005df4 <supervisionTask+0x8>
 8005e12:	bf00      	nop
 8005e14:	2000292c 	.word	0x2000292c
 8005e18:	20001054 	.word	0x20001054

08005e1c <readSensorsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_readSensorsTask */
void readSensorsTask(void *argument)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b08a      	sub	sp, #40	@ 0x28
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readSensorsTask */
	uint8_t temp_comm_fail_count = 0;
 8005e24:	2300      	movs	r3, #0
 8005e26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t batt_comm_fail_count = 0;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8005e30:	f00e f820 	bl	8013e74 <xTaskGetTickCount>
 8005e34:	4603      	mov	r3, r0
 8005e36:	613b      	str	r3, [r7, #16]
	const TickType_t xFrequency = pdMS_TO_TICKS(SUPERVISION_PERIOD);
 8005e38:	233c      	movs	r3, #60	@ 0x3c
 8005e3a:	61fb      	str	r3, [r7, #28]

	real32_T battery_voltage_raw = 0.0f;
 8005e3c:	f04f 0300 	mov.w	r3, #0
 8005e40:	60fb      	str	r3, [r7, #12]
	real32_T temperature;

	const real32_T batt_alpha = 0.05f;
 8005e42:	4b9b      	ldr	r3, [pc, #620]	@ (80060b0 <readSensorsTask+0x294>)
 8005e44:	61bb      	str	r3, [r7, #24]

	real32_T battery_voltage_filtered = -1.0f;
 8005e46:	4b9b      	ldr	r3, [pc, #620]	@ (80060b4 <readSensorsTask+0x298>)
 8005e48:	623b      	str	r3, [r7, #32]


	for(;;){
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005e4a:	f107 0310 	add.w	r3, r7, #16
 8005e4e:	69f9      	ldr	r1, [r7, #28]
 8005e50:	4618      	mov	r0, r3
 8005e52:	f00d fe73 	bl	8013b3c <vTaskDelayUntil>


		if (encoder_readRPM(&encoder_FA) != ENCODER_OK) { safety_stop_and_halt(); }
 8005e56:	4898      	ldr	r0, [pc, #608]	@ (80060b8 <readSensorsTask+0x29c>)
 8005e58:	f001 fa2a 	bl	80072b0 <encoder_readRPM>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d001      	beq.n	8005e66 <readSensorsTask+0x4a>
 8005e62:	f000 fc01 	bl	8006668 <safety_stop_and_halt>
		if (encoder_readRPM(&encoder_FB) != ENCODER_OK) { safety_stop_and_halt(); }
 8005e66:	4895      	ldr	r0, [pc, #596]	@ (80060bc <readSensorsTask+0x2a0>)
 8005e68:	f001 fa22 	bl	80072b0 <encoder_readRPM>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d001      	beq.n	8005e76 <readSensorsTask+0x5a>
 8005e72:	f000 fbf9 	bl	8006668 <safety_stop_and_halt>
		if (encoder_readRPM(&encoder_BA) != ENCODER_OK) { safety_stop_and_halt(); }
 8005e76:	4892      	ldr	r0, [pc, #584]	@ (80060c0 <readSensorsTask+0x2a4>)
 8005e78:	f001 fa1a 	bl	80072b0 <encoder_readRPM>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d001      	beq.n	8005e86 <readSensorsTask+0x6a>
 8005e82:	f000 fbf1 	bl	8006668 <safety_stop_and_halt>
		if (encoder_readRPM(&encoder_BB) != ENCODER_OK) { safety_stop_and_halt(); }
 8005e86:	488f      	ldr	r0, [pc, #572]	@ (80060c4 <readSensorsTask+0x2a8>)
 8005e88:	f001 fa12 	bl	80072b0 <encoder_readRPM>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d001      	beq.n	8005e96 <readSensorsTask+0x7a>
 8005e92:	f000 fbe9 	bl	8006668 <safety_stop_and_halt>


		Temp_Status_t temp_st = temp_get_celsius_once(&temp_sensor, &temperature);
 8005e96:	f107 0308 	add.w	r3, r7, #8
 8005e9a:	4619      	mov	r1, r3
 8005e9c:	488a      	ldr	r0, [pc, #552]	@ (80060c8 <readSensorsTask+0x2ac>)
 8005e9e:	f003 fcbc 	bl	800981a <temp_get_celsius_once>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	75fb      	strb	r3, [r7, #23]

		if (temp_st == TEMP_ERR) {
 8005ea6:	7dfb      	ldrb	r3, [r7, #23]
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d102      	bne.n	8005eb2 <readSensorsTask+0x96>
			safety_stop_and_halt();
 8005eac:	f000 fbdc 	bl	8006668 <safety_stop_and_halt>
 8005eb0:	e011      	b.n	8005ed6 <readSensorsTask+0xba>
		}
		else if (temp_st == TEMP_ERR_COMM) {
 8005eb2:	7dfb      	ldrb	r3, [r7, #23]
 8005eb4:	2b02      	cmp	r3, #2
 8005eb6:	d10b      	bne.n	8005ed0 <readSensorsTask+0xb4>
			temp_comm_fail_count++;
 8005eb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (temp_comm_fail_count >= 5U) {
 8005ec2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ec6:	2b04      	cmp	r3, #4
 8005ec8:	d905      	bls.n	8005ed6 <readSensorsTask+0xba>
				safety_stop_and_halt();
 8005eca:	f000 fbcd 	bl	8006668 <safety_stop_and_halt>
 8005ece:	e002      	b.n	8005ed6 <readSensorsTask+0xba>
			}
		}
		else {
			temp_comm_fail_count = 0U;
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}

		Batt_Status_t batt_st = batt_get_voltage_once(&battery_sensor, &battery_voltage_raw);
 8005ed6:	f107 030c 	add.w	r3, r7, #12
 8005eda:	4619      	mov	r1, r3
 8005edc:	487b      	ldr	r0, [pc, #492]	@ (80060cc <readSensorsTask+0x2b0>)
 8005ede:	f000 fd44 	bl	800696a <batt_get_voltage_once>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	75bb      	strb	r3, [r7, #22]
		if (batt_st == BATT_ERR) {
 8005ee6:	7dbb      	ldrb	r3, [r7, #22]
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d102      	bne.n	8005ef2 <readSensorsTask+0xd6>
			safety_stop_and_halt();
 8005eec:	f000 fbbc 	bl	8006668 <safety_stop_and_halt>
 8005ef0:	e02f      	b.n	8005f52 <readSensorsTask+0x136>
		}
		else if (batt_st == BATT_ERR_COMM) {
 8005ef2:	7dbb      	ldrb	r3, [r7, #22]
 8005ef4:	2b02      	cmp	r3, #2
 8005ef6:	d10b      	bne.n	8005f10 <readSensorsTask+0xf4>
			batt_comm_fail_count++;
 8005ef8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005efc:	3301      	adds	r3, #1
 8005efe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			if (batt_comm_fail_count >= 5U) {
 8005f02:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005f06:	2b04      	cmp	r3, #4
 8005f08:	d923      	bls.n	8005f52 <readSensorsTask+0x136>
				safety_stop_and_halt();
 8005f0a:	f000 fbad 	bl	8006668 <safety_stop_and_halt>
 8005f0e:	e020      	b.n	8005f52 <readSensorsTask+0x136>
			}
		}
		else {
			batt_comm_fail_count = 0U;
 8005f10:	2300      	movs	r3, #0
 8005f12:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

			if (battery_voltage_filtered < 0.0f) {
 8005f16:	edd7 7a08 	vldr	s15, [r7, #32]
 8005f1a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f22:	d502      	bpl.n	8005f2a <readSensorsTask+0x10e>
				battery_voltage_filtered = battery_voltage_raw;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	623b      	str	r3, [r7, #32]
 8005f28:	e013      	b.n	8005f52 <readSensorsTask+0x136>
			} else {
				battery_voltage_filtered = (battery_voltage_raw * batt_alpha) + (battery_voltage_filtered * (1.0f - batt_alpha));
 8005f2a:	ed97 7a03 	vldr	s14, [r7, #12]
 8005f2e:	edd7 7a06 	vldr	s15, [r7, #24]
 8005f32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f3a:	edd7 7a06 	vldr	s15, [r7, #24]
 8005f3e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005f42:	edd7 7a08 	vldr	s15, [r7, #32]
 8005f46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005f4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f4e:	edc7 7a08 	vstr	s15, [r7, #32]
			}
		}


		vel_FA = (int16_T) roundf(encoder_FA.velocity);
 8005f52:	4b59      	ldr	r3, [pc, #356]	@ (80060b8 <readSensorsTask+0x29c>)
 8005f54:	edd3 7a06 	vldr	s15, [r3, #24]
 8005f58:	eeb0 0a67 	vmov.f32	s0, s15
 8005f5c:	f012 f992 	bl	8018284 <roundf>
 8005f60:	eef0 7a40 	vmov.f32	s15, s0
 8005f64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005f68:	ee17 3a90 	vmov	r3, s15
 8005f6c:	b21a      	sxth	r2, r3
 8005f6e:	4b58      	ldr	r3, [pc, #352]	@ (80060d0 <readSensorsTask+0x2b4>)
 8005f70:	801a      	strh	r2, [r3, #0]
		vel_FB = (int16_T) roundf(encoder_FB.velocity);
 8005f72:	4b52      	ldr	r3, [pc, #328]	@ (80060bc <readSensorsTask+0x2a0>)
 8005f74:	edd3 7a06 	vldr	s15, [r3, #24]
 8005f78:	eeb0 0a67 	vmov.f32	s0, s15
 8005f7c:	f012 f982 	bl	8018284 <roundf>
 8005f80:	eef0 7a40 	vmov.f32	s15, s0
 8005f84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005f88:	ee17 3a90 	vmov	r3, s15
 8005f8c:	b21a      	sxth	r2, r3
 8005f8e:	4b51      	ldr	r3, [pc, #324]	@ (80060d4 <readSensorsTask+0x2b8>)
 8005f90:	801a      	strh	r2, [r3, #0]
		vel_BA = (int16_T) roundf(encoder_BA.velocity);
 8005f92:	4b4b      	ldr	r3, [pc, #300]	@ (80060c0 <readSensorsTask+0x2a4>)
 8005f94:	edd3 7a06 	vldr	s15, [r3, #24]
 8005f98:	eeb0 0a67 	vmov.f32	s0, s15
 8005f9c:	f012 f972 	bl	8018284 <roundf>
 8005fa0:	eef0 7a40 	vmov.f32	s15, s0
 8005fa4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005fa8:	ee17 3a90 	vmov	r3, s15
 8005fac:	b21a      	sxth	r2, r3
 8005fae:	4b4a      	ldr	r3, [pc, #296]	@ (80060d8 <readSensorsTask+0x2bc>)
 8005fb0:	801a      	strh	r2, [r3, #0]
		vel_BB = (int16_T) roundf(encoder_BB.velocity);
 8005fb2:	4b44      	ldr	r3, [pc, #272]	@ (80060c4 <readSensorsTask+0x2a8>)
 8005fb4:	edd3 7a06 	vldr	s15, [r3, #24]
 8005fb8:	eeb0 0a67 	vmov.f32	s0, s15
 8005fbc:	f012 f962 	bl	8018284 <roundf>
 8005fc0:	eef0 7a40 	vmov.f32	s15, s0
 8005fc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005fc8:	ee17 3a90 	vmov	r3, s15
 8005fcc:	b21a      	sxth	r2, r3
 8005fce:	4b43      	ldr	r3, [pc, #268]	@ (80060dc <readSensorsTask+0x2c0>)
 8005fd0:	801a      	strh	r2, [r3, #0]

		if (motor_diag_process(&h_diag_FA) != M_DIAG_OK) {
 8005fd2:	4843      	ldr	r0, [pc, #268]	@ (80060e0 <readSensorsTask+0x2c4>)
 8005fd4:	f002 ffee 	bl	8008fb4 <motor_diag_process>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d001      	beq.n	8005fe2 <readSensorsTask+0x1c6>
			safety_stop_and_halt();
 8005fde:	f000 fb43 	bl	8006668 <safety_stop_and_halt>
		}

		if (motor_diag_process(&h_diag_FB) != M_DIAG_OK) {
 8005fe2:	4840      	ldr	r0, [pc, #256]	@ (80060e4 <readSensorsTask+0x2c8>)
 8005fe4:	f002 ffe6 	bl	8008fb4 <motor_diag_process>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d001      	beq.n	8005ff2 <readSensorsTask+0x1d6>
			safety_stop_and_halt();
 8005fee:	f000 fb3b 	bl	8006668 <safety_stop_and_halt>
		}

		if (motor_diag_process(&h_diag_BA) != M_DIAG_OK) {
 8005ff2:	483d      	ldr	r0, [pc, #244]	@ (80060e8 <readSensorsTask+0x2cc>)
 8005ff4:	f002 ffde 	bl	8008fb4 <motor_diag_process>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d001      	beq.n	8006002 <readSensorsTask+0x1e6>
			safety_stop_and_halt();
 8005ffe:	f000 fb33 	bl	8006668 <safety_stop_and_halt>
		}

		if (motor_diag_process(&h_diag_BB) != M_DIAG_OK) {
 8006002:	483a      	ldr	r0, [pc, #232]	@ (80060ec <readSensorsTask+0x2d0>)
 8006004:	f002 ffd6 	bl	8008fb4 <motor_diag_process>
 8006008:	4603      	mov	r3, r0
 800600a:	2b00      	cmp	r3, #0
 800600c:	d001      	beq.n	8006012 <readSensorsTask+0x1f6>
			safety_stop_and_halt();
 800600e:	f000 fb2b 	bl	8006668 <safety_stop_and_halt>
		}

		taskENTER_CRITICAL();
 8006012:	f00f f8c9 	bl	80151a8 <vPortEnterCritical>

		Board1_U.temperature = temperature;
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	4a35      	ldr	r2, [pc, #212]	@ (80060f0 <readSensorsTask+0x2d4>)
 800601a:	6013      	str	r3, [r2, #0]
		Board1_U.battery_voltage = battery_voltage_filtered;
 800601c:	4a34      	ldr	r2, [pc, #208]	@ (80060f0 <readSensorsTask+0x2d4>)
 800601e:	6a3b      	ldr	r3, [r7, #32]
 8006020:	6053      	str	r3, [r2, #4]
		Board1_U.velocity_FA = vel_FA;
 8006022:	4b2b      	ldr	r3, [pc, #172]	@ (80060d0 <readSensorsTask+0x2b4>)
 8006024:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006028:	4b31      	ldr	r3, [pc, #196]	@ (80060f0 <readSensorsTask+0x2d4>)
 800602a:	819a      	strh	r2, [r3, #12]
		Board1_U.velocity_FB = vel_FB;
 800602c:	4b29      	ldr	r3, [pc, #164]	@ (80060d4 <readSensorsTask+0x2b8>)
 800602e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006032:	4b2f      	ldr	r3, [pc, #188]	@ (80060f0 <readSensorsTask+0x2d4>)
 8006034:	81da      	strh	r2, [r3, #14]
		Board1_U.velocity_BA = vel_BA;
 8006036:	4b28      	ldr	r3, [pc, #160]	@ (80060d8 <readSensorsTask+0x2bc>)
 8006038:	f9b3 2000 	ldrsh.w	r2, [r3]
 800603c:	4b2c      	ldr	r3, [pc, #176]	@ (80060f0 <readSensorsTask+0x2d4>)
 800603e:	811a      	strh	r2, [r3, #8]
		Board1_U.velocity_BB = vel_BB;
 8006040:	4b26      	ldr	r3, [pc, #152]	@ (80060dc <readSensorsTask+0x2c0>)
 8006042:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006046:	4b2a      	ldr	r3, [pc, #168]	@ (80060f0 <readSensorsTask+0x2d4>)
 8006048:	815a      	strh	r2, [r3, #10]

		Board1_U.motorError_FA = (h_diag_FA.health_status == MOTOR_FAILURE);
 800604a:	4b25      	ldr	r3, [pc, #148]	@ (80060e0 <readSensorsTask+0x2c4>)
 800604c:	f893 3314 	ldrb.w	r3, [r3, #788]	@ 0x314
 8006050:	2b00      	cmp	r3, #0
 8006052:	bf0c      	ite	eq
 8006054:	2301      	moveq	r3, #1
 8006056:	2300      	movne	r3, #0
 8006058:	b2db      	uxtb	r3, r3
 800605a:	461a      	mov	r2, r3
 800605c:	4b24      	ldr	r3, [pc, #144]	@ (80060f0 <readSensorsTask+0x2d4>)
 800605e:	741a      	strb	r2, [r3, #16]
		Board1_U.motorError_FB = (h_diag_FB.health_status == MOTOR_FAILURE);
 8006060:	4b20      	ldr	r3, [pc, #128]	@ (80060e4 <readSensorsTask+0x2c8>)
 8006062:	f893 3314 	ldrb.w	r3, [r3, #788]	@ 0x314
 8006066:	2b00      	cmp	r3, #0
 8006068:	bf0c      	ite	eq
 800606a:	2301      	moveq	r3, #1
 800606c:	2300      	movne	r3, #0
 800606e:	b2db      	uxtb	r3, r3
 8006070:	461a      	mov	r2, r3
 8006072:	4b1f      	ldr	r3, [pc, #124]	@ (80060f0 <readSensorsTask+0x2d4>)
 8006074:	745a      	strb	r2, [r3, #17]
		Board1_U.motorError_BA = (h_diag_BA.health_status == MOTOR_FAILURE);
 8006076:	4b1c      	ldr	r3, [pc, #112]	@ (80060e8 <readSensorsTask+0x2cc>)
 8006078:	f893 3314 	ldrb.w	r3, [r3, #788]	@ 0x314
 800607c:	2b00      	cmp	r3, #0
 800607e:	bf0c      	ite	eq
 8006080:	2301      	moveq	r3, #1
 8006082:	2300      	movne	r3, #0
 8006084:	b2db      	uxtb	r3, r3
 8006086:	461a      	mov	r2, r3
 8006088:	4b19      	ldr	r3, [pc, #100]	@ (80060f0 <readSensorsTask+0x2d4>)
 800608a:	749a      	strb	r2, [r3, #18]
		Board1_U.motorError_BB = (h_diag_BB.health_status == MOTOR_FAILURE);
 800608c:	4b17      	ldr	r3, [pc, #92]	@ (80060ec <readSensorsTask+0x2d0>)
 800608e:	f893 3314 	ldrb.w	r3, [r3, #788]	@ 0x314
 8006092:	2b00      	cmp	r3, #0
 8006094:	bf0c      	ite	eq
 8006096:	2301      	moveq	r3, #1
 8006098:	2300      	movne	r3, #0
 800609a:	b2db      	uxtb	r3, r3
 800609c:	461a      	mov	r2, r3
 800609e:	4b14      	ldr	r3, [pc, #80]	@ (80060f0 <readSensorsTask+0x2d4>)
 80060a0:	74da      	strb	r2, [r3, #19]

		taskEXIT_CRITICAL();
 80060a2:	f00f f8b3 	bl	801520c <vPortExitCritical>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_READ_SENSORS);
 80060a6:	2102      	movs	r1, #2
 80060a8:	4812      	ldr	r0, [pc, #72]	@ (80060f4 <readSensorsTask+0x2d8>)
 80060aa:	f001 f848 	bl	800713e <DWD_Notify>
	for(;;){
 80060ae:	e6cc      	b.n	8005e4a <readSensorsTask+0x2e>
 80060b0:	3d4ccccd 	.word	0x3d4ccccd
 80060b4:	bf800000 	.word	0xbf800000
 80060b8:	20001064 	.word	0x20001064
 80060bc:	20001080 	.word	0x20001080
 80060c0:	2000109c 	.word	0x2000109c
 80060c4:	200010b8 	.word	0x200010b8
 80060c8:	20001144 	.word	0x20001144
 80060cc:	20001174 	.word	0x20001174
 80060d0:	200011a4 	.word	0x200011a4
 80060d4:	200011a6 	.word	0x200011a6
 80060d8:	200011a8 	.word	0x200011a8
 80060dc:	200011aa 	.word	0x200011aa
 80060e0:	200003f4 	.word	0x200003f4
 80060e4:	2000070c 	.word	0x2000070c
 80060e8:	20000a24 	.word	0x20000a24
 80060ec:	20000d3c 	.word	0x20000d3c
 80060f0:	2000035c 	.word	0x2000035c
 80060f4:	20001054 	.word	0x20001054

080060f8 <pidTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pidTask */
void pidTask(void *argument)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b08e      	sub	sp, #56	@ 0x38
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pidTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8006100:	f00d feb8 	bl	8013e74 <xTaskGetTickCount>
 8006104:	4603      	mov	r3, r0
 8006106:	60fb      	str	r3, [r7, #12]
	const TickType_t xFrequency = pdMS_TO_TICKS(PID_PERIOD);
 8006108:	2305      	movs	r3, #5
 800610a:	627b      	str	r3, [r7, #36]	@ 0x24
	real32_T rif_FB;
	real32_T rif_BA;
	real32_T rif_BB;
	BRAKING_TYPE braking_mode;
	ROVER_MODE rover_mode;
	real32_T rif_FA_r = 0.0f;
 800610c:	f04f 0300 	mov.w	r3, #0
 8006110:	637b      	str	r3, [r7, #52]	@ 0x34
	real32_T rif_FB_r = 0.0f;
 8006112:	f04f 0300 	mov.w	r3, #0
 8006116:	633b      	str	r3, [r7, #48]	@ 0x30
	real32_T rif_BA_r = 0.0f;
 8006118:	f04f 0300 	mov.w	r3, #0
 800611c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	real32_T rif_BB_r = 0.0f;
 800611e:	f04f 0300 	mov.w	r3, #0
 8006122:	62bb      	str	r3, [r7, #40]	@ 0x28

	for (;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8006124:	f107 030c 	add.w	r3, r7, #12
 8006128:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800612a:	4618      	mov	r0, r3
 800612c:	f00d fd06 	bl	8013b3c <vTaskDelayUntil>
		taskENTER_CRITICAL();
 8006130:	f00f f83a 	bl	80151a8 <vPortEnterCritical>

		rif_FA = Board1_Y.output.rif_FA;
 8006134:	4b21      	ldr	r3, [pc, #132]	@ (80061bc <pidTask+0xc4>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	623b      	str	r3, [r7, #32]
		rif_FB = Board1_Y.output.rif_FB;
 800613a:	4b20      	ldr	r3, [pc, #128]	@ (80061bc <pidTask+0xc4>)
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	61fb      	str	r3, [r7, #28]
		rif_BA = Board1_Y.output.rif_BA;
 8006140:	4b1e      	ldr	r3, [pc, #120]	@ (80061bc <pidTask+0xc4>)
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	61bb      	str	r3, [r7, #24]
		rif_BB = Board1_Y.output.rif_BB;
 8006146:	4b1d      	ldr	r3, [pc, #116]	@ (80061bc <pidTask+0xc4>)
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	617b      	str	r3, [r7, #20]
		braking_mode = Board1_Y.output.brk_mode;
 800614c:	4b1b      	ldr	r3, [pc, #108]	@ (80061bc <pidTask+0xc4>)
 800614e:	7c1b      	ldrb	r3, [r3, #16]
 8006150:	74fb      	strb	r3, [r7, #19]
		rover_mode = Board1_Y.output.mode;
 8006152:	4b1a      	ldr	r3, [pc, #104]	@ (80061bc <pidTask+0xc4>)
 8006154:	7d5b      	ldrb	r3, [r3, #21]
 8006156:	74bb      	strb	r3, [r7, #18]

		taskEXIT_CRITICAL();
 8006158:	f00f f858 	bl	801520c <vPortExitCritical>

		if (encoder_readRPM(&encoder_FA_pid) != ENCODER_OK) {
 800615c:	4818      	ldr	r0, [pc, #96]	@ (80061c0 <pidTask+0xc8>)
 800615e:	f001 f8a7 	bl	80072b0 <encoder_readRPM>
 8006162:	4603      	mov	r3, r0
 8006164:	2b00      	cmp	r3, #0
 8006166:	d001      	beq.n	800616c <pidTask+0x74>
			safety_stop_and_halt();
 8006168:	f000 fa7e 	bl	8006668 <safety_stop_and_halt>
		}

		if (encoder_readRPM(&encoder_FB_pid) != ENCODER_OK) {
 800616c:	4815      	ldr	r0, [pc, #84]	@ (80061c4 <pidTask+0xcc>)
 800616e:	f001 f89f 	bl	80072b0 <encoder_readRPM>
 8006172:	4603      	mov	r3, r0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d001      	beq.n	800617c <pidTask+0x84>
			safety_stop_and_halt();
 8006178:	f000 fa76 	bl	8006668 <safety_stop_and_halt>
		}

		if (encoder_readRPM(&encoder_BA_pid) != ENCODER_OK) {
 800617c:	4812      	ldr	r0, [pc, #72]	@ (80061c8 <pidTask+0xd0>)
 800617e:	f001 f897 	bl	80072b0 <encoder_readRPM>
 8006182:	4603      	mov	r3, r0
 8006184:	2b00      	cmp	r3, #0
 8006186:	d001      	beq.n	800618c <pidTask+0x94>
			safety_stop_and_halt();
 8006188:	f000 fa6e 	bl	8006668 <safety_stop_and_halt>
		}

		if (encoder_readRPM(&encoder_BB_pid) != ENCODER_OK) {
 800618c:	480f      	ldr	r0, [pc, #60]	@ (80061cc <pidTask+0xd4>)
 800618e:	f001 f88f 	bl	80072b0 <encoder_readRPM>
 8006192:	4603      	mov	r3, r0
 8006194:	2b00      	cmp	r3, #0
 8006196:	d001      	beq.n	800619c <pidTask+0xa4>
			safety_stop_and_halt();
 8006198:	f000 fa66 	bl	8006668 <safety_stop_and_halt>
		}

		switch (rover_mode)
 800619c:	7cbb      	ldrb	r3, [r7, #18]
 800619e:	2b01      	cmp	r3, #1
 80061a0:	d002      	beq.n	80061a8 <pidTask+0xb0>
 80061a2:	2b02      	cmp	r3, #2
 80061a4:	d004      	beq.n	80061b0 <pidTask+0xb8>
 80061a6:	e017      	b.n	80061d8 <pidTask+0xe0>
		{
			case SPORT:
				ramp_step = RAMP_STEP_SPORT;
 80061a8:	4b09      	ldr	r3, [pc, #36]	@ (80061d0 <pidTask+0xd8>)
 80061aa:	4a0a      	ldr	r2, [pc, #40]	@ (80061d4 <pidTask+0xdc>)
 80061ac:	601a      	str	r2, [r3, #0]
				break;
 80061ae:	e017      	b.n	80061e0 <pidTask+0xe8>

			case ECO:
				ramp_step = RAMP_STEP_ECO;
 80061b0:	4b07      	ldr	r3, [pc, #28]	@ (80061d0 <pidTask+0xd8>)
 80061b2:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 80061b6:	601a      	str	r2, [r3, #0]
				break;
 80061b8:	e012      	b.n	80061e0 <pidTask+0xe8>
 80061ba:	bf00      	nop
 80061bc:	20000370 	.word	0x20000370
 80061c0:	200010d4 	.word	0x200010d4
 80061c4:	200010f0 	.word	0x200010f0
 80061c8:	2000110c 	.word	0x2000110c
 80061cc:	20001128 	.word	0x20001128
 80061d0:	20001250 	.word	0x20001250
 80061d4:	40a00000 	.word	0x40a00000

			default:
				ramp_step = RAMP_STEP_DEFAULT;
 80061d8:	4bca      	ldr	r3, [pc, #808]	@ (8006504 <pidTask+0x40c>)
 80061da:	4acb      	ldr	r2, [pc, #812]	@ (8006508 <pidTask+0x410>)
 80061dc:	601a      	str	r2, [r3, #0]
				break;
 80061de:	bf00      	nop
		}

		rif_FA_r = ramp(rif_FA_r, rif_FA, ramp_step, braking_mode);
 80061e0:	4bc8      	ldr	r3, [pc, #800]	@ (8006504 <pidTask+0x40c>)
 80061e2:	edd3 7a00 	vldr	s15, [r3]
 80061e6:	7cfb      	ldrb	r3, [r7, #19]
 80061e8:	4618      	mov	r0, r3
 80061ea:	eeb0 1a67 	vmov.f32	s2, s15
 80061ee:	edd7 0a08 	vldr	s1, [r7, #32]
 80061f2:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 80061f6:	f7ff fb0d 	bl	8005814 <ramp>
 80061fa:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
		rif_FB_r = ramp(rif_FB_r, rif_FB, ramp_step, braking_mode);
 80061fe:	4bc1      	ldr	r3, [pc, #772]	@ (8006504 <pidTask+0x40c>)
 8006200:	edd3 7a00 	vldr	s15, [r3]
 8006204:	7cfb      	ldrb	r3, [r7, #19]
 8006206:	4618      	mov	r0, r3
 8006208:	eeb0 1a67 	vmov.f32	s2, s15
 800620c:	edd7 0a07 	vldr	s1, [r7, #28]
 8006210:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8006214:	f7ff fafe 	bl	8005814 <ramp>
 8006218:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
		rif_BA_r = ramp(rif_BA_r, rif_BA, ramp_step, braking_mode);
 800621c:	4bb9      	ldr	r3, [pc, #740]	@ (8006504 <pidTask+0x40c>)
 800621e:	edd3 7a00 	vldr	s15, [r3]
 8006222:	7cfb      	ldrb	r3, [r7, #19]
 8006224:	4618      	mov	r0, r3
 8006226:	eeb0 1a67 	vmov.f32	s2, s15
 800622a:	edd7 0a06 	vldr	s1, [r7, #24]
 800622e:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8006232:	f7ff faef 	bl	8005814 <ramp>
 8006236:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
		rif_BB_r = ramp(rif_BB_r, rif_BB, ramp_step, braking_mode);
 800623a:	4bb2      	ldr	r3, [pc, #712]	@ (8006504 <pidTask+0x40c>)
 800623c:	edd3 7a00 	vldr	s15, [r3]
 8006240:	7cfb      	ldrb	r3, [r7, #19]
 8006242:	4618      	mov	r0, r3
 8006244:	eeb0 1a67 	vmov.f32	s2, s15
 8006248:	edd7 0a05 	vldr	s1, [r7, #20]
 800624c:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8006250:	f7ff fae0 	bl	8005814 <ramp>
 8006254:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28

		if (motor_diag_record(&h_diag_FA, rif_FA_r, encoder_FA_pid.velocity) != M_DIAG_OK) {
 8006258:	4bac      	ldr	r3, [pc, #688]	@ (800650c <pidTask+0x414>)
 800625a:	edd3 7a06 	vldr	s15, [r3, #24]
 800625e:	eef0 0a67 	vmov.f32	s1, s15
 8006262:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8006266:	48aa      	ldr	r0, [pc, #680]	@ (8006510 <pidTask+0x418>)
 8006268:	f002 fe48 	bl	8008efc <motor_diag_record>
 800626c:	4603      	mov	r3, r0
 800626e:	2b00      	cmp	r3, #0
 8006270:	d001      	beq.n	8006276 <pidTask+0x17e>
			safety_stop_and_halt();
 8006272:	f000 f9f9 	bl	8006668 <safety_stop_and_halt>
		}

		if (motor_diag_record(&h_diag_FB, rif_FB_r, encoder_FB_pid.velocity) != M_DIAG_OK) {
 8006276:	4ba7      	ldr	r3, [pc, #668]	@ (8006514 <pidTask+0x41c>)
 8006278:	edd3 7a06 	vldr	s15, [r3, #24]
 800627c:	eef0 0a67 	vmov.f32	s1, s15
 8006280:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8006284:	48a4      	ldr	r0, [pc, #656]	@ (8006518 <pidTask+0x420>)
 8006286:	f002 fe39 	bl	8008efc <motor_diag_record>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d001      	beq.n	8006294 <pidTask+0x19c>
			safety_stop_and_halt();
 8006290:	f000 f9ea 	bl	8006668 <safety_stop_and_halt>
		}

		if (motor_diag_record(&h_diag_BA, rif_BA_r, encoder_BA_pid.velocity) != M_DIAG_OK) {
 8006294:	4ba1      	ldr	r3, [pc, #644]	@ (800651c <pidTask+0x424>)
 8006296:	edd3 7a06 	vldr	s15, [r3, #24]
 800629a:	eef0 0a67 	vmov.f32	s1, s15
 800629e:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 80062a2:	489f      	ldr	r0, [pc, #636]	@ (8006520 <pidTask+0x428>)
 80062a4:	f002 fe2a 	bl	8008efc <motor_diag_record>
 80062a8:	4603      	mov	r3, r0
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d001      	beq.n	80062b2 <pidTask+0x1ba>
			safety_stop_and_halt();
 80062ae:	f000 f9db 	bl	8006668 <safety_stop_and_halt>
		}

		if (motor_diag_record(&h_diag_BB, rif_BB_r, encoder_BB_pid.velocity) != M_DIAG_OK) {
 80062b2:	4b9c      	ldr	r3, [pc, #624]	@ (8006524 <pidTask+0x42c>)
 80062b4:	edd3 7a06 	vldr	s15, [r3, #24]
 80062b8:	eef0 0a67 	vmov.f32	s1, s15
 80062bc:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 80062c0:	4899      	ldr	r0, [pc, #612]	@ (8006528 <pidTask+0x430>)
 80062c2:	f002 fe1b 	bl	8008efc <motor_diag_record>
 80062c6:	4603      	mov	r3, r0
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d001      	beq.n	80062d0 <pidTask+0x1d8>
			safety_stop_and_halt();
 80062cc:	f000 f9cc 	bl	8006668 <safety_stop_and_halt>
		}

		if (PID_Law_compute(&pid_FA, rif_FA_r, encoder_FA_pid.velocity, &control_FA) != PID_LAW_OK) {
 80062d0:	4b8e      	ldr	r3, [pc, #568]	@ (800650c <pidTask+0x414>)
 80062d2:	edd3 7a06 	vldr	s15, [r3, #24]
 80062d6:	4995      	ldr	r1, [pc, #596]	@ (800652c <pidTask+0x434>)
 80062d8:	eef0 0a67 	vmov.f32	s1, s15
 80062dc:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 80062e0:	4893      	ldr	r0, [pc, #588]	@ (8006530 <pidTask+0x438>)
 80062e2:	f002 fee5 	bl	80090b0 <PID_Law_compute>
 80062e6:	4603      	mov	r3, r0
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d001      	beq.n	80062f0 <pidTask+0x1f8>
			safety_stop_and_halt();
 80062ec:	f000 f9bc 	bl	8006668 <safety_stop_and_halt>
		}
		out_FA = abs(round(control_FA * (float)MOTOR_MAX_DUTY / U_MAX));
 80062f0:	4b8e      	ldr	r3, [pc, #568]	@ (800652c <pidTask+0x434>)
 80062f2:	edd3 7a00 	vldr	s15, [r3]
 80062f6:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8006534 <pidTask+0x43c>
 80062fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062fe:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8006302:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006306:	ee16 0a90 	vmov	r0, s13
 800630a:	f7fa f945 	bl	8000598 <__aeabi_f2d>
 800630e:	4602      	mov	r2, r0
 8006310:	460b      	mov	r3, r1
 8006312:	ec43 2b10 	vmov	d0, r2, r3
 8006316:	f011 ff6f 	bl	80181f8 <round>
 800631a:	ec53 2b10 	vmov	r2, r3, d0
 800631e:	4610      	mov	r0, r2
 8006320:	4619      	mov	r1, r3
 8006322:	f7fa fc41 	bl	8000ba8 <__aeabi_d2iz>
 8006326:	4603      	mov	r3, r0
 8006328:	2b00      	cmp	r3, #0
 800632a:	bfb8      	it	lt
 800632c:	425b      	neglt	r3, r3
 800632e:	b2da      	uxtb	r2, r3
 8006330:	4b81      	ldr	r3, [pc, #516]	@ (8006538 <pidTask+0x440>)
 8006332:	701a      	strb	r2, [r3, #0]

		if (PID_Law_compute(&pid_FB, rif_FB_r, encoder_FB_pid.velocity, &control_FB) != PID_LAW_OK) {
 8006334:	4b77      	ldr	r3, [pc, #476]	@ (8006514 <pidTask+0x41c>)
 8006336:	edd3 7a06 	vldr	s15, [r3, #24]
 800633a:	4980      	ldr	r1, [pc, #512]	@ (800653c <pidTask+0x444>)
 800633c:	eef0 0a67 	vmov.f32	s1, s15
 8006340:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8006344:	487e      	ldr	r0, [pc, #504]	@ (8006540 <pidTask+0x448>)
 8006346:	f002 feb3 	bl	80090b0 <PID_Law_compute>
 800634a:	4603      	mov	r3, r0
 800634c:	2b00      	cmp	r3, #0
 800634e:	d001      	beq.n	8006354 <pidTask+0x25c>
			safety_stop_and_halt();
 8006350:	f000 f98a 	bl	8006668 <safety_stop_and_halt>
		}
		out_FB = abs(round(control_FB * (float)MOTOR_MAX_DUTY / U_MAX));
 8006354:	4b79      	ldr	r3, [pc, #484]	@ (800653c <pidTask+0x444>)
 8006356:	edd3 7a00 	vldr	s15, [r3]
 800635a:	ed9f 7a76 	vldr	s14, [pc, #472]	@ 8006534 <pidTask+0x43c>
 800635e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006362:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8006366:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800636a:	ee16 0a90 	vmov	r0, s13
 800636e:	f7fa f913 	bl	8000598 <__aeabi_f2d>
 8006372:	4602      	mov	r2, r0
 8006374:	460b      	mov	r3, r1
 8006376:	ec43 2b10 	vmov	d0, r2, r3
 800637a:	f011 ff3d 	bl	80181f8 <round>
 800637e:	ec53 2b10 	vmov	r2, r3, d0
 8006382:	4610      	mov	r0, r2
 8006384:	4619      	mov	r1, r3
 8006386:	f7fa fc0f 	bl	8000ba8 <__aeabi_d2iz>
 800638a:	4603      	mov	r3, r0
 800638c:	2b00      	cmp	r3, #0
 800638e:	bfb8      	it	lt
 8006390:	425b      	neglt	r3, r3
 8006392:	b2da      	uxtb	r2, r3
 8006394:	4b6b      	ldr	r3, [pc, #428]	@ (8006544 <pidTask+0x44c>)
 8006396:	701a      	strb	r2, [r3, #0]

		if (PID_Law_compute(&pid_BA, rif_BA_r, encoder_BA_pid.velocity, &control_BA) != PID_LAW_OK) {
 8006398:	4b60      	ldr	r3, [pc, #384]	@ (800651c <pidTask+0x424>)
 800639a:	edd3 7a06 	vldr	s15, [r3, #24]
 800639e:	496a      	ldr	r1, [pc, #424]	@ (8006548 <pidTask+0x450>)
 80063a0:	eef0 0a67 	vmov.f32	s1, s15
 80063a4:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 80063a8:	4868      	ldr	r0, [pc, #416]	@ (800654c <pidTask+0x454>)
 80063aa:	f002 fe81 	bl	80090b0 <PID_Law_compute>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d001      	beq.n	80063b8 <pidTask+0x2c0>
			safety_stop_and_halt();
 80063b4:	f000 f958 	bl	8006668 <safety_stop_and_halt>
		}
		out_BA = abs(round(control_BA * (float)MOTOR_MAX_DUTY / U_MAX));
 80063b8:	4b63      	ldr	r3, [pc, #396]	@ (8006548 <pidTask+0x450>)
 80063ba:	edd3 7a00 	vldr	s15, [r3]
 80063be:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8006534 <pidTask+0x43c>
 80063c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80063c6:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80063ca:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80063ce:	ee16 0a90 	vmov	r0, s13
 80063d2:	f7fa f8e1 	bl	8000598 <__aeabi_f2d>
 80063d6:	4602      	mov	r2, r0
 80063d8:	460b      	mov	r3, r1
 80063da:	ec43 2b10 	vmov	d0, r2, r3
 80063de:	f011 ff0b 	bl	80181f8 <round>
 80063e2:	ec53 2b10 	vmov	r2, r3, d0
 80063e6:	4610      	mov	r0, r2
 80063e8:	4619      	mov	r1, r3
 80063ea:	f7fa fbdd 	bl	8000ba8 <__aeabi_d2iz>
 80063ee:	4603      	mov	r3, r0
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	bfb8      	it	lt
 80063f4:	425b      	neglt	r3, r3
 80063f6:	b2da      	uxtb	r2, r3
 80063f8:	4b55      	ldr	r3, [pc, #340]	@ (8006550 <pidTask+0x458>)
 80063fa:	701a      	strb	r2, [r3, #0]

		if (PID_Law_compute(&pid_BB, rif_BB_r, encoder_BB_pid.velocity, &control_BB) != PID_LAW_OK) {
 80063fc:	4b49      	ldr	r3, [pc, #292]	@ (8006524 <pidTask+0x42c>)
 80063fe:	edd3 7a06 	vldr	s15, [r3, #24]
 8006402:	4954      	ldr	r1, [pc, #336]	@ (8006554 <pidTask+0x45c>)
 8006404:	eef0 0a67 	vmov.f32	s1, s15
 8006408:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 800640c:	4852      	ldr	r0, [pc, #328]	@ (8006558 <pidTask+0x460>)
 800640e:	f002 fe4f 	bl	80090b0 <PID_Law_compute>
 8006412:	4603      	mov	r3, r0
 8006414:	2b00      	cmp	r3, #0
 8006416:	d001      	beq.n	800641c <pidTask+0x324>
			safety_stop_and_halt();
 8006418:	f000 f926 	bl	8006668 <safety_stop_and_halt>
		}
		out_BB = abs(round(control_BB * (float)MOTOR_MAX_DUTY / U_MAX));
 800641c:	4b4d      	ldr	r3, [pc, #308]	@ (8006554 <pidTask+0x45c>)
 800641e:	edd3 7a00 	vldr	s15, [r3]
 8006422:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8006534 <pidTask+0x43c>
 8006426:	ee67 7a87 	vmul.f32	s15, s15, s14
 800642a:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800642e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006432:	ee16 0a90 	vmov	r0, s13
 8006436:	f7fa f8af 	bl	8000598 <__aeabi_f2d>
 800643a:	4602      	mov	r2, r0
 800643c:	460b      	mov	r3, r1
 800643e:	ec43 2b10 	vmov	d0, r2, r3
 8006442:	f011 fed9 	bl	80181f8 <round>
 8006446:	ec53 2b10 	vmov	r2, r3, d0
 800644a:	4610      	mov	r0, r2
 800644c:	4619      	mov	r1, r3
 800644e:	f7fa fbab 	bl	8000ba8 <__aeabi_d2iz>
 8006452:	4603      	mov	r3, r0
 8006454:	2b00      	cmp	r3, #0
 8006456:	bfb8      	it	lt
 8006458:	425b      	neglt	r3, r3
 800645a:	b2da      	uxtb	r2, r3
 800645c:	4b3f      	ldr	r3, [pc, #252]	@ (800655c <pidTask+0x464>)
 800645e:	701a      	strb	r2, [r3, #0]

		if (motor_set(&motor_FA, out_FA, (control_FA > 0.0f) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 8006460:	4b35      	ldr	r3, [pc, #212]	@ (8006538 <pidTask+0x440>)
 8006462:	781b      	ldrb	r3, [r3, #0]
 8006464:	4a31      	ldr	r2, [pc, #196]	@ (800652c <pidTask+0x434>)
 8006466:	edd2 7a00 	vldr	s15, [r2]
 800646a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800646e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006472:	dd01      	ble.n	8006478 <pidTask+0x380>
 8006474:	2201      	movs	r2, #1
 8006476:	e001      	b.n	800647c <pidTask+0x384>
 8006478:	f04f 32ff 	mov.w	r2, #4294967295
 800647c:	4619      	mov	r1, r3
 800647e:	4838      	ldr	r0, [pc, #224]	@ (8006560 <pidTask+0x468>)
 8006480:	f002 fc72 	bl	8008d68 <motor_set>
 8006484:	4603      	mov	r3, r0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d001      	beq.n	800648e <pidTask+0x396>
			safety_stop_and_halt();
 800648a:	f000 f8ed 	bl	8006668 <safety_stop_and_halt>
		}

		if (motor_set(&motor_FB, out_FB, (control_FB > 0.0f) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 800648e:	4b2d      	ldr	r3, [pc, #180]	@ (8006544 <pidTask+0x44c>)
 8006490:	781b      	ldrb	r3, [r3, #0]
 8006492:	4a2a      	ldr	r2, [pc, #168]	@ (800653c <pidTask+0x444>)
 8006494:	edd2 7a00 	vldr	s15, [r2]
 8006498:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800649c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064a0:	dd01      	ble.n	80064a6 <pidTask+0x3ae>
 80064a2:	2201      	movs	r2, #1
 80064a4:	e001      	b.n	80064aa <pidTask+0x3b2>
 80064a6:	f04f 32ff 	mov.w	r2, #4294967295
 80064aa:	4619      	mov	r1, r3
 80064ac:	482d      	ldr	r0, [pc, #180]	@ (8006564 <pidTask+0x46c>)
 80064ae:	f002 fc5b 	bl	8008d68 <motor_set>
 80064b2:	4603      	mov	r3, r0
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d001      	beq.n	80064bc <pidTask+0x3c4>
			safety_stop_and_halt();
 80064b8:	f000 f8d6 	bl	8006668 <safety_stop_and_halt>
		}

		if (motor_set(&motor_BA, out_BA, (control_BA > 0.0f) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 80064bc:	4b24      	ldr	r3, [pc, #144]	@ (8006550 <pidTask+0x458>)
 80064be:	781b      	ldrb	r3, [r3, #0]
 80064c0:	4a21      	ldr	r2, [pc, #132]	@ (8006548 <pidTask+0x450>)
 80064c2:	edd2 7a00 	vldr	s15, [r2]
 80064c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80064ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064ce:	dd01      	ble.n	80064d4 <pidTask+0x3dc>
 80064d0:	2201      	movs	r2, #1
 80064d2:	e001      	b.n	80064d8 <pidTask+0x3e0>
 80064d4:	f04f 32ff 	mov.w	r2, #4294967295
 80064d8:	4619      	mov	r1, r3
 80064da:	4823      	ldr	r0, [pc, #140]	@ (8006568 <pidTask+0x470>)
 80064dc:	f002 fc44 	bl	8008d68 <motor_set>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d001      	beq.n	80064ea <pidTask+0x3f2>
			safety_stop_and_halt();
 80064e6:	f000 f8bf 	bl	8006668 <safety_stop_and_halt>
		}

		if (motor_set(&motor_BB, out_BB, (control_BB > 0.0f) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 80064ea:	4b1c      	ldr	r3, [pc, #112]	@ (800655c <pidTask+0x464>)
 80064ec:	781b      	ldrb	r3, [r3, #0]
 80064ee:	4a19      	ldr	r2, [pc, #100]	@ (8006554 <pidTask+0x45c>)
 80064f0:	edd2 7a00 	vldr	s15, [r2]
 80064f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80064f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064fc:	dd36      	ble.n	800656c <pidTask+0x474>
 80064fe:	2201      	movs	r2, #1
 8006500:	e036      	b.n	8006570 <pidTask+0x478>
 8006502:	bf00      	nop
 8006504:	20001250 	.word	0x20001250
 8006508:	40400000 	.word	0x40400000
 800650c:	200010d4 	.word	0x200010d4
 8006510:	200003f4 	.word	0x200003f4
 8006514:	200010f0 	.word	0x200010f0
 8006518:	2000070c 	.word	0x2000070c
 800651c:	2000110c 	.word	0x2000110c
 8006520:	20000a24 	.word	0x20000a24
 8006524:	20001128 	.word	0x20001128
 8006528:	20000d3c 	.word	0x20000d3c
 800652c:	200011f8 	.word	0x200011f8
 8006530:	20001200 	.word	0x20001200
 8006534:	42c80000 	.word	0x42c80000
 8006538:	200011ff 	.word	0x200011ff
 800653c:	200011f4 	.word	0x200011f4
 8006540:	20001214 	.word	0x20001214
 8006544:	200011fe 	.word	0x200011fe
 8006548:	200011f0 	.word	0x200011f0
 800654c:	20001228 	.word	0x20001228
 8006550:	200011fd 	.word	0x200011fd
 8006554:	200011ec 	.word	0x200011ec
 8006558:	2000123c 	.word	0x2000123c
 800655c:	200011fc 	.word	0x200011fc
 8006560:	200011ac 	.word	0x200011ac
 8006564:	200011bc 	.word	0x200011bc
 8006568:	200011cc 	.word	0x200011cc
 800656c:	f04f 32ff 	mov.w	r2, #4294967295
 8006570:	4619      	mov	r1, r3
 8006572:	4806      	ldr	r0, [pc, #24]	@ (800658c <pidTask+0x494>)
 8006574:	f002 fbf8 	bl	8008d68 <motor_set>
 8006578:	4603      	mov	r3, r0
 800657a:	2b00      	cmp	r3, #0
 800657c:	d001      	beq.n	8006582 <pidTask+0x48a>
			safety_stop_and_halt();
 800657e:	f000 f873 	bl	8006668 <safety_stop_and_halt>
		}


		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_PID);
 8006582:	2104      	movs	r1, #4
 8006584:	4802      	ldr	r0, [pc, #8]	@ (8006590 <pidTask+0x498>)
 8006586:	f000 fdda 	bl	800713e <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 800658a:	e5cb      	b.n	8006124 <pidTask+0x2c>
 800658c:	200011dc 	.word	0x200011dc
 8006590:	20001054 	.word	0x20001054

08006594 <lightsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_lightsTask */
void lightsTask(void *argument)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b086      	sub	sp, #24
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN lightsTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 800659c:	f00d fc6a 	bl	8013e74 <xTaskGetTickCount>
 80065a0:	4603      	mov	r3, r0
 80065a2:	60fb      	str	r3, [r7, #12]
	const TickType_t xFrequency = pdMS_TO_TICKS(LIGHTS_PERIOD);
 80065a4:	2332      	movs	r3, #50	@ 0x32
 80065a6:	617b      	str	r3, [r7, #20]
	REAR_SIGN_TYPE rear_sign;
	REAR_LED_TYPE rear_led;

	for(;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80065a8:	f107 030c 	add.w	r3, r7, #12
 80065ac:	6979      	ldr	r1, [r7, #20]
 80065ae:	4618      	mov	r0, r3
 80065b0:	f00d fac4 	bl	8013b3c <vTaskDelayUntil>

		taskENTER_CRITICAL();
 80065b4:	f00e fdf8 	bl	80151a8 <vPortEnterCritical>

		led_FA = Board1_Y.output.led_A;
 80065b8:	4b13      	ldr	r3, [pc, #76]	@ (8006608 <lightsTask+0x74>)
 80065ba:	7c5b      	ldrb	r3, [r3, #17]
 80065bc:	74fb      	strb	r3, [r7, #19]
		led_FB = Board1_Y.output.led_B;
 80065be:	4b12      	ldr	r3, [pc, #72]	@ (8006608 <lightsTask+0x74>)
 80065c0:	7c9b      	ldrb	r3, [r3, #18]
 80065c2:	74bb      	strb	r3, [r7, #18]
		rear_led = Board1_Y.output.rear_led;
 80065c4:	4b10      	ldr	r3, [pc, #64]	@ (8006608 <lightsTask+0x74>)
 80065c6:	7cdb      	ldrb	r3, [r3, #19]
 80065c8:	747b      	strb	r3, [r7, #17]
		rear_sign = Board1_Y.output.rear_sign;
 80065ca:	4b0f      	ldr	r3, [pc, #60]	@ (8006608 <lightsTask+0x74>)
 80065cc:	7d1b      	ldrb	r3, [r3, #20]
 80065ce:	743b      	strb	r3, [r7, #16]

		taskEXIT_CRITICAL();
 80065d0:	f00e fe1c 	bl	801520c <vPortExitCritical>

		(void)led_step(&ledA, led_FA);
 80065d4:	7cfb      	ldrb	r3, [r7, #19]
 80065d6:	4619      	mov	r1, r3
 80065d8:	480c      	ldr	r0, [pc, #48]	@ (800660c <lightsTask+0x78>)
 80065da:	f001 f871 	bl	80076c0 <led_step>
		(void)led_step(&ledB, led_FB);
 80065de:	7cbb      	ldrb	r3, [r7, #18]
 80065e0:	4619      	mov	r1, r3
 80065e2:	480b      	ldr	r0, [pc, #44]	@ (8006610 <lightsTask+0x7c>)
 80065e4:	f001 f86c 	bl	80076c0 <led_step>
		(void)rear_led_step(rear_led);
 80065e8:	7c7b      	ldrb	r3, [r7, #17]
 80065ea:	4618      	mov	r0, r3
 80065ec:	f001 fada 	bl	8007ba4 <rear_led_step>
		(void)rear_sign_step(rear_sign);
 80065f0:	7c3b      	ldrb	r3, [r7, #16]
 80065f2:	4618      	mov	r0, r3
 80065f4:	f001 fb70 	bl	8007cd8 <rear_sign_step>
		(void)led_render();
 80065f8:	f002 f810 	bl	800861c <led_render>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_LIGHT);
 80065fc:	2108      	movs	r1, #8
 80065fe:	4805      	ldr	r0, [pc, #20]	@ (8006614 <lightsTask+0x80>)
 8006600:	f000 fd9d 	bl	800713e <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8006604:	bf00      	nop
 8006606:	e7cf      	b.n	80065a8 <lightsTask+0x14>
 8006608:	20000370 	.word	0x20000370
 800660c:	20001254 	.word	0x20001254
 8006610:	20001268 	.word	0x20001268
 8006614:	20001054 	.word	0x20001054

08006618 <executeSupervision>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */


void executeSupervision(void){
 8006618:	b580      	push	{r7, lr}
 800661a:	af00      	add	r7, sp, #0

	do{
		Board1_step();
 800661c:	f7fe fe0a 	bl	8005234 <Board1_step>
	}
	while((Board1_DW.is_Supervisor != Board1_IN_Same_decision) &&
 8006620:	4b0a      	ldr	r3, [pc, #40]	@ (800664c <executeSupervision+0x34>)
 8006622:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
			(Board1_DW.is_Single_Board != Board1_IN_Other_board_failure) &&
				(Board1_DW.is_Degraded != Board1_IN_Restarting) &&
 8006626:	2b0a      	cmp	r3, #10
 8006628:	d00e      	beq.n	8006648 <executeSupervision+0x30>
			(Board1_DW.is_Single_Board != Board1_IN_Other_board_failure) &&
 800662a:	4b08      	ldr	r3, [pc, #32]	@ (800664c <executeSupervision+0x34>)
 800662c:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
	while((Board1_DW.is_Supervisor != Board1_IN_Same_decision) &&
 8006630:	2b01      	cmp	r3, #1
 8006632:	d009      	beq.n	8006648 <executeSupervision+0x30>
				(Board1_DW.is_Degraded != Board1_IN_Restarting) &&
 8006634:	4b05      	ldr	r3, [pc, #20]	@ (800664c <executeSupervision+0x34>)
 8006636:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
			(Board1_DW.is_Single_Board != Board1_IN_Other_board_failure) &&
 800663a:	2b02      	cmp	r3, #2
 800663c:	d004      	beq.n	8006648 <executeSupervision+0x30>
					(Board1_DW.is_Restablish != Boar_IN_Connection_restablished));
 800663e:	4b03      	ldr	r3, [pc, #12]	@ (800664c <executeSupervision+0x34>)
 8006640:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
				(Board1_DW.is_Degraded != Board1_IN_Restarting) &&
 8006644:	2b01      	cmp	r3, #1
 8006646:	d1e9      	bne.n	800661c <executeSupervision+0x4>
}
 8006648:	bf00      	nop
 800664a:	bd80      	pop	{r7, pc}
 800664c:	2000021c 	.word	0x2000021c

08006650 <vApplicationStackOverflowHook>:

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b082      	sub	sp, #8
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	6039      	str	r1, [r7, #0]
    safety_stop_and_halt();
 800665a:	f000 f805 	bl	8006668 <safety_stop_and_halt>
}
 800665e:	bf00      	nop
 8006660:	3708      	adds	r7, #8
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}
	...

08006668 <safety_stop_and_halt>:

/* Wrapper unico per arresto di sicurezza */
void safety_stop_and_halt(void)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800666c:	b672      	cpsid	i
}
 800666e:	bf00      	nop
	__disable_irq(); // Disabilitazione di ogni ulteriore Interrupt

	// Ferma tutti i motori
	(void)motor_set(&motor_FA, 0U, CLOCKWISE);
 8006670:	2201      	movs	r2, #1
 8006672:	2100      	movs	r1, #0
 8006674:	4817      	ldr	r0, [pc, #92]	@ (80066d4 <safety_stop_and_halt+0x6c>)
 8006676:	f002 fb77 	bl	8008d68 <motor_set>
	(void)motor_set(&motor_FB, 0U, CLOCKWISE);
 800667a:	2201      	movs	r2, #1
 800667c:	2100      	movs	r1, #0
 800667e:	4816      	ldr	r0, [pc, #88]	@ (80066d8 <safety_stop_and_halt+0x70>)
 8006680:	f002 fb72 	bl	8008d68 <motor_set>
	(void)motor_set(&motor_BA, 0U, CLOCKWISE);
 8006684:	2201      	movs	r2, #1
 8006686:	2100      	movs	r1, #0
 8006688:	4814      	ldr	r0, [pc, #80]	@ (80066dc <safety_stop_and_halt+0x74>)
 800668a:	f002 fb6d 	bl	8008d68 <motor_set>
	(void)motor_set(&motor_BB, 0U, CLOCKWISE);
 800668e:	2201      	movs	r2, #1
 8006690:	2100      	movs	r1, #0
 8006692:	4813      	ldr	r0, [pc, #76]	@ (80066e0 <safety_stop_and_halt+0x78>)
 8006694:	f002 fb68 	bl	8008d68 <motor_set>

	// Ferma i PWM
	(void)HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8006698:	2100      	movs	r1, #0
 800669a:	4812      	ldr	r0, [pc, #72]	@ (80066e4 <safety_stop_and_halt+0x7c>)
 800669c:	f008 f8b2 	bl	800e804 <HAL_TIM_PWM_Stop>
	(void)HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 80066a0:	2104      	movs	r1, #4
 80066a2:	4810      	ldr	r0, [pc, #64]	@ (80066e4 <safety_stop_and_halt+0x7c>)
 80066a4:	f008 f8ae 	bl	800e804 <HAL_TIM_PWM_Stop>
	(void)HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 80066a8:	2108      	movs	r1, #8
 80066aa:	480e      	ldr	r0, [pc, #56]	@ (80066e4 <safety_stop_and_halt+0x7c>)
 80066ac:	f008 f8aa 	bl	800e804 <HAL_TIM_PWM_Stop>
	(void)HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80066b0:	210c      	movs	r1, #12
 80066b2:	480c      	ldr	r0, [pc, #48]	@ (80066e4 <safety_stop_and_halt+0x7c>)
 80066b4:	f008 f8a6 	bl	800e804 <HAL_TIM_PWM_Stop>

	// Ferma gli encoder
	(void)HAL_TIM_Base_Stop(&htim20);
 80066b8:	480b      	ldr	r0, [pc, #44]	@ (80066e8 <safety_stop_and_halt+0x80>)
 80066ba:	f007 fe6b 	bl	800e394 <HAL_TIM_Base_Stop>
	(void)HAL_TIM_Base_Stop(&htim8);
 80066be:	480b      	ldr	r0, [pc, #44]	@ (80066ec <safety_stop_and_halt+0x84>)
 80066c0:	f007 fe68 	bl	800e394 <HAL_TIM_Base_Stop>
	(void)HAL_TIM_Base_Stop(&htim5);
 80066c4:	480a      	ldr	r0, [pc, #40]	@ (80066f0 <safety_stop_and_halt+0x88>)
 80066c6:	f007 fe65 	bl	800e394 <HAL_TIM_Base_Stop>
	(void)HAL_TIM_Base_Stop(&htim1);
 80066ca:	480a      	ldr	r0, [pc, #40]	@ (80066f4 <safety_stop_and_halt+0x8c>)
 80066cc:	f007 fe62 	bl	800e394 <HAL_TIM_Base_Stop>

	while (1) {
 80066d0:	bf00      	nop
 80066d2:	e7fd      	b.n	80066d0 <safety_stop_and_halt+0x68>
 80066d4:	200011ac 	.word	0x200011ac
 80066d8:	200011bc 	.word	0x200011bc
 80066dc:	200011cc 	.word	0x200011cc
 80066e0:	200011dc 	.word	0x200011dc
 80066e4:	20002b78 	.word	0x20002b78
 80066e8:	20002cf4 	.word	0x20002cf4
 80066ec:	20002c5c 	.word	0x20002c5c
 80066f0:	20002c10 	.word	0x20002c10
 80066f4:	20002ae0 	.word	0x20002ae0

080066f8 <HAL_GPIO_EXTI_Callback>:
		// Blocco del sistema in condizioni di sicurezza
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b082      	sub	sp, #8
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	4603      	mov	r3, r0
 8006700:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == SESSION_Pin)
 8006702:	88fb      	ldrh	r3, [r7, #6]
 8006704:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006708:	d105      	bne.n	8006716 <HAL_GPIO_EXTI_Callback+0x1e>
	{
		osEventFlagsSet(SessionEventHandle, EVT_SESSION);
 800670a:	4b05      	ldr	r3, [pc, #20]	@ (8006720 <HAL_GPIO_EXTI_Callback+0x28>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	2101      	movs	r1, #1
 8006710:	4618      	mov	r0, r3
 8006712:	f00b ffd5 	bl	80126c0 <osEventFlagsSet>
	}
}
 8006716:	bf00      	nop
 8006718:	3708      	adds	r7, #8
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
 800671e:	bf00      	nop
 8006720:	2000292c 	.word	0x2000292c

08006724 <batt_cfg_channel_>:
#include "batt.h"

static Batt_Status_t batt_cfg_channel_(batt_t *b)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b084      	sub	sp, #16
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
    Batt_Status_t status = BATT_ERR;
 800672c:	2301      	movs	r3, #1
 800672e:	73fb      	strb	r3, [r7, #15]

    if ((b != NULL) && (b->hadc != NULL))
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d013      	beq.n	800675e <batt_cfg_channel_+0x3a>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00f      	beq.n	800675e <batt_cfg_channel_+0x3a>
    {
        if (HAL_ADC_ConfigChannel(b->hadc, &b->channel_cfg) == HAL_OK)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	3304      	adds	r3, #4
 8006746:	4619      	mov	r1, r3
 8006748:	4610      	mov	r0, r2
 800674a:	f004 fd5b 	bl	800b204 <HAL_ADC_ConfigChannel>
 800674e:	4603      	mov	r3, r0
 8006750:	2b00      	cmp	r3, #0
 8006752:	d102      	bne.n	800675a <batt_cfg_channel_+0x36>
        {
            status = BATT_OK;
 8006754:	2300      	movs	r3, #0
 8006756:	73fb      	strb	r3, [r7, #15]
 8006758:	e001      	b.n	800675e <batt_cfg_channel_+0x3a>
        }
        else
        {
            status = BATT_ERR_COMM;
 800675a:	2302      	movs	r3, #2
 800675c:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 800675e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006760:	4618      	mov	r0, r3
 8006762:	3710      	adds	r7, #16
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}

08006768 <batt_read_once_>:

static Batt_Status_t batt_read_once_(batt_t *b, uint32_t *raw)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b084      	sub	sp, #16
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	6039      	str	r1, [r7, #0]
    Batt_Status_t status = BATT_ERR;
 8006772:	2301      	movs	r3, #1
 8006774:	73fb      	strb	r3, [r7, #15]

    if ((b != NULL) && (raw != NULL) && (b->hadc != NULL))
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d02e      	beq.n	80067da <batt_read_once_+0x72>
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d02b      	beq.n	80067da <batt_read_once_+0x72>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d027      	beq.n	80067da <batt_read_once_+0x72>
    {
        if (HAL_ADC_Start(b->hadc) != HAL_OK)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4618      	mov	r0, r3
 8006790:	f004 fb0c 	bl	800adac <HAL_ADC_Start>
 8006794:	4603      	mov	r3, r0
 8006796:	2b00      	cmp	r3, #0
 8006798:	d002      	beq.n	80067a0 <batt_read_once_+0x38>
        {
            status = BATT_ERR_COMM;
 800679a:	2302      	movs	r3, #2
 800679c:	73fb      	strb	r3, [r7, #15]
 800679e:	e01c      	b.n	80067da <batt_read_once_+0x72>
        }
        else
        {
            if (HAL_ADC_PollForConversion(b->hadc, b->timeout_ms) == HAL_OK)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a8:	4619      	mov	r1, r3
 80067aa:	4610      	mov	r0, r2
 80067ac:	f004 fc16 	bl	800afdc <HAL_ADC_PollForConversion>
 80067b0:	4603      	mov	r3, r0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d10a      	bne.n	80067cc <batt_read_once_+0x64>
            {
                *raw = HAL_ADC_GetValue(b->hadc);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4618      	mov	r0, r3
 80067bc:	f004 fd14 	bl	800b1e8 <HAL_ADC_GetValue>
 80067c0:	4602      	mov	r2, r0
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	601a      	str	r2, [r3, #0]
                status = BATT_OK;
 80067c6:	2300      	movs	r3, #0
 80067c8:	73fb      	strb	r3, [r7, #15]
 80067ca:	e001      	b.n	80067d0 <batt_read_once_+0x68>
            }
            else
            {
                status = BATT_ERR_COMM;
 80067cc:	2302      	movs	r3, #2
 80067ce:	73fb      	strb	r3, [r7, #15]
            }

            HAL_ADC_Stop(b->hadc);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4618      	mov	r0, r3
 80067d6:	f004 fbcd 	bl	800af74 <HAL_ADC_Stop>
        }
    }

    return status;
 80067da:	7bfb      	ldrb	r3, [r7, #15]
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3710      	adds	r7, #16
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}

080067e4 <batt_raw_to_voltage_>:


static float batt_raw_to_voltage_(uint32_t raw){
 80067e4:	b480      	push	{r7}
 80067e6:	b085      	sub	sp, #20
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
    float v_adc;
    float ratio;

    v_adc = ((float)raw * BATT_ADC_VREF_MV) / (BATT_ADC_MAX_CNT * 1000.0f);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	ee07 3a90 	vmov	s15, r3
 80067f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067f6:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8006828 <batt_raw_to_voltage_+0x44>
 80067fa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80067fe:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 800682c <batt_raw_to_voltage_+0x48>
 8006802:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006806:	edc7 7a03 	vstr	s15, [r7, #12]

    ratio = (BATT_R1_OHM + BATT_R2_OHM) / BATT_R2_OHM;
 800680a:	4b09      	ldr	r3, [pc, #36]	@ (8006830 <batt_raw_to_voltage_+0x4c>)
 800680c:	60bb      	str	r3, [r7, #8]

    return v_adc * ratio;
 800680e:	ed97 7a03 	vldr	s14, [r7, #12]
 8006812:	edd7 7a02 	vldr	s15, [r7, #8]
 8006816:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800681a:	eeb0 0a67 	vmov.f32	s0, s15
 800681e:	3714      	adds	r7, #20
 8006820:	46bd      	mov	sp, r7
 8006822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006826:	4770      	bx	lr
 8006828:	454e4000 	.word	0x454e4000
 800682c:	4a79f060 	.word	0x4a79f060
 8006830:	409684be 	.word	0x409684be

08006834 <batt_read_raw_internal_>:

static Batt_Status_t batt_read_raw_internal_(batt_t *b, uint8_t samples, uint32_t *raw)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b088      	sub	sp, #32
 8006838:	af00      	add	r7, sp, #0
 800683a:	60f8      	str	r0, [r7, #12]
 800683c:	460b      	mov	r3, r1
 800683e:	607a      	str	r2, [r7, #4]
 8006840:	72fb      	strb	r3, [r7, #11]
    Batt_Status_t status = BATT_ERR;
 8006842:	2301      	movs	r3, #1
 8006844:	77fb      	strb	r3, [r7, #31]
    Batt_Status_t step_status = BATT_OK;
 8006846:	2300      	movs	r3, #0
 8006848:	77bb      	strb	r3, [r7, #30]
    uint32_t acc = 0U;
 800684a:	2300      	movs	r3, #0
 800684c:	61bb      	str	r3, [r7, #24]
    uint32_t sample = 0U;
 800684e:	2300      	movs	r3, #0
 8006850:	613b      	str	r3, [r7, #16]
    uint8_t i;

    if ((b != NULL) && (raw != NULL) && (samples != 0U))
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d036      	beq.n	80068c6 <batt_read_raw_internal_+0x92>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d033      	beq.n	80068c6 <batt_read_raw_internal_+0x92>
 800685e:	7afb      	ldrb	r3, [r7, #11]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d030      	beq.n	80068c6 <batt_read_raw_internal_+0x92>
    {
        if (batt_cfg_channel_(b) == BATT_OK)
 8006864:	68f8      	ldr	r0, [r7, #12]
 8006866:	f7ff ff5d 	bl	8006724 <batt_cfg_channel_>
 800686a:	4603      	mov	r3, r0
 800686c:	2b00      	cmp	r3, #0
 800686e:	d12a      	bne.n	80068c6 <batt_read_raw_internal_+0x92>
        {
            for (i = 0U; (i < samples) && (step_status == BATT_OK); i++)
 8006870:	2300      	movs	r3, #0
 8006872:	75fb      	strb	r3, [r7, #23]
 8006874:	e011      	b.n	800689a <batt_read_raw_internal_+0x66>
            {
                step_status = batt_read_once_(b, &sample);
 8006876:	f107 0310 	add.w	r3, r7, #16
 800687a:	4619      	mov	r1, r3
 800687c:	68f8      	ldr	r0, [r7, #12]
 800687e:	f7ff ff73 	bl	8006768 <batt_read_once_>
 8006882:	4603      	mov	r3, r0
 8006884:	77bb      	strb	r3, [r7, #30]

                if (step_status == BATT_OK)
 8006886:	7fbb      	ldrb	r3, [r7, #30]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d103      	bne.n	8006894 <batt_read_raw_internal_+0x60>
                {
                    acc += sample;
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	69ba      	ldr	r2, [r7, #24]
 8006890:	4413      	add	r3, r2
 8006892:	61bb      	str	r3, [r7, #24]
            for (i = 0U; (i < samples) && (step_status == BATT_OK); i++)
 8006894:	7dfb      	ldrb	r3, [r7, #23]
 8006896:	3301      	adds	r3, #1
 8006898:	75fb      	strb	r3, [r7, #23]
 800689a:	7dfa      	ldrb	r2, [r7, #23]
 800689c:	7afb      	ldrb	r3, [r7, #11]
 800689e:	429a      	cmp	r2, r3
 80068a0:	d202      	bcs.n	80068a8 <batt_read_raw_internal_+0x74>
 80068a2:	7fbb      	ldrb	r3, [r7, #30]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d0e6      	beq.n	8006876 <batt_read_raw_internal_+0x42>
                }
            }

            if (step_status == BATT_OK)
 80068a8:	7fbb      	ldrb	r3, [r7, #30]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d10b      	bne.n	80068c6 <batt_read_raw_internal_+0x92>
            {
                *raw = acc / (uint32_t)samples;
 80068ae:	7afb      	ldrb	r3, [r7, #11]
 80068b0:	69ba      	ldr	r2, [r7, #24]
 80068b2:	fbb2 f2f3 	udiv	r2, r2, r3
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	601a      	str	r2, [r3, #0]
                b->raw_last = *raw;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	629a      	str	r2, [r3, #40]	@ 0x28
                status = BATT_OK;
 80068c2:	2300      	movs	r3, #0
 80068c4:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    return status;
 80068c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3720      	adds	r7, #32
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}

080068d0 <batt_init>:



Batt_Status_t batt_init(batt_t *b, ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *channel_cfg, uint32_t timeout_ms)
{
 80068d0:	b5b0      	push	{r4, r5, r7, lr}
 80068d2:	b086      	sub	sp, #24
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	607a      	str	r2, [r7, #4]
 80068dc:	603b      	str	r3, [r7, #0]
    Batt_Status_t status = BATT_ERR;
 80068de:	2301      	movs	r3, #1
 80068e0:	75fb      	strb	r3, [r7, #23]

    if ((b != NULL) && (hadc != NULL) && (channel_cfg != NULL))
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d02c      	beq.n	8006942 <batt_init+0x72>
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d029      	beq.n	8006942 <batt_init+0x72>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d026      	beq.n	8006942 <batt_init+0x72>
    {
        b->hadc        = hadc;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	68ba      	ldr	r2, [r7, #8]
 80068f8:	601a      	str	r2, [r3, #0]
        b->channel_cfg = *channel_cfg;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	687a      	ldr	r2, [r7, #4]
 80068fe:	1d1c      	adds	r4, r3, #4
 8006900:	4615      	mov	r5, r2
 8006902:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006904:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006906:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800690a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        b->timeout_ms  = timeout_ms;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	683a      	ldr	r2, [r7, #0]
 8006912:	625a      	str	r2, [r3, #36]	@ 0x24

        b->raw_last  = 0U;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2200      	movs	r2, #0
 8006918:	629a      	str	r2, [r3, #40]	@ 0x28
        b->volt_last = 0.0f;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f04f 0200 	mov.w	r2, #0
 8006920:	62da      	str	r2, [r3, #44]	@ 0x2c

        if (HAL_ADCEx_Calibration_Start(b->hadc, b->channel_cfg.SingleDiff) != HAL_OK)
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	691b      	ldr	r3, [r3, #16]
 800692a:	4619      	mov	r1, r3
 800692c:	4610      	mov	r0, r2
 800692e:	f005 faad 	bl	800be8c <HAL_ADCEx_Calibration_Start>
 8006932:	4603      	mov	r3, r0
 8006934:	2b00      	cmp	r3, #0
 8006936:	d002      	beq.n	800693e <batt_init+0x6e>
        {
            status = BATT_ERR_COMM;
 8006938:	2302      	movs	r3, #2
 800693a:	75fb      	strb	r3, [r7, #23]
 800693c:	e001      	b.n	8006942 <batt_init+0x72>
        }
        else
        {
            status = BATT_OK;
 800693e:	2300      	movs	r3, #0
 8006940:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 8006942:	7dfb      	ldrb	r3, [r7, #23]
}
 8006944:	4618      	mov	r0, r3
 8006946:	3718      	adds	r7, #24
 8006948:	46bd      	mov	sp, r7
 800694a:	bdb0      	pop	{r4, r5, r7, pc}

0800694c <batt_read_raw_once>:

Batt_Status_t batt_read_raw_once(batt_t *b, uint32_t *raw){
 800694c:	b580      	push	{r7, lr}
 800694e:	b082      	sub	sp, #8
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	6039      	str	r1, [r7, #0]
    return batt_read_raw_internal_(b, 1, raw);
 8006956:	683a      	ldr	r2, [r7, #0]
 8006958:	2101      	movs	r1, #1
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f7ff ff6a 	bl	8006834 <batt_read_raw_internal_>
 8006960:	4603      	mov	r3, r0
}
 8006962:	4618      	mov	r0, r3
 8006964:	3708      	adds	r7, #8
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}

0800696a <batt_get_voltage_once>:

Batt_Status_t batt_get_voltage_once(batt_t *b, float *volt)
{
 800696a:	b580      	push	{r7, lr}
 800696c:	b084      	sub	sp, #16
 800696e:	af00      	add	r7, sp, #0
 8006970:	6078      	str	r0, [r7, #4]
 8006972:	6039      	str	r1, [r7, #0]
    Batt_Status_t status = BATT_ERR;
 8006974:	2301      	movs	r3, #1
 8006976:	73fb      	strb	r3, [r7, #15]
    uint32_t raw;

    if ((b != NULL) && (volt != NULL))
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d01a      	beq.n	80069b4 <batt_get_voltage_once+0x4a>
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d017      	beq.n	80069b4 <batt_get_voltage_once+0x4a>
    {
        if (batt_read_raw_once(b, &raw) == BATT_OK)
 8006984:	f107 0308 	add.w	r3, r7, #8
 8006988:	4619      	mov	r1, r3
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f7ff ffde 	bl	800694c <batt_read_raw_once>
 8006990:	4603      	mov	r3, r0
 8006992:	2b00      	cmp	r3, #0
 8006994:	d10e      	bne.n	80069b4 <batt_get_voltage_once+0x4a>
        {
            b->volt_last = batt_raw_to_voltage_(raw);
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	4618      	mov	r0, r3
 800699a:	f7ff ff23 	bl	80067e4 <batt_raw_to_voltage_>
 800699e:	eef0 7a40 	vmov.f32	s15, s0
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
            *volt = b->volt_last;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	601a      	str	r2, [r3, #0]
            status = BATT_OK;
 80069b0:	2300      	movs	r3, #0
 80069b2:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 80069b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3710      	adds	r7, #16
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}

080069be <Copy_StateBusB1>:
/**
 * @brief Copia sicura campo per campo di StateBusB1.
 * @details Necessaria per evitare problemi di allineamento/padding durante
 * la serializzazione e garantire che il CRC sia calcolato solo sui dati utili.
 */
static void Copy_StateBusB1(StateBusB1* dest, const StateBusB1* src) {
 80069be:	b480      	push	{r7}
 80069c0:	b083      	sub	sp, #12
 80069c2:	af00      	add	r7, sp, #0
 80069c4:	6078      	str	r0, [r7, #4]
 80069c6:	6039      	str	r1, [r7, #0]
    dest->battery_voltage = src->battery_voltage;
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	681a      	ldr	r2, [r3, #0]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	601a      	str	r2, [r3, #0]
    dest->temperature = src->temperature;
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	685a      	ldr	r2, [r3, #4]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	605a      	str	r2, [r3, #4]
    dest->velocity_FA = src->velocity_FA;
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	811a      	strh	r2, [r3, #8]
    dest->velocity_FB = src->velocity_FB;
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	815a      	strh	r2, [r3, #10]
    dest->velocity_BA = src->velocity_BA;
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	819a      	strh	r2, [r3, #12]
    dest->velocity_BB = src->velocity_BB;
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	81da      	strh	r2, [r3, #14]
    dest->motorError_FA = src->motorError_FA;
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	7c1a      	ldrb	r2, [r3, #16]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	741a      	strb	r2, [r3, #16]
    dest->motorError_FB = src->motorError_FB;
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	7c5a      	ldrb	r2, [r3, #17]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	745a      	strb	r2, [r3, #17]
    dest->motorError_BA = src->motorError_BA;
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	7c9a      	ldrb	r2, [r3, #18]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	749a      	strb	r2, [r3, #18]
    dest->motorError_BB = src->motorError_BB;
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	7cda      	ldrb	r2, [r3, #19]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	74da      	strb	r2, [r3, #19]
}
 8006a20:	bf00      	nop
 8006a22:	370c      	adds	r7, #12
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr

08006a2c <Copy_StateBusB2>:

/**
 * @brief Copia sicura campo per campo di StateBusB2.
 */
static void Copy_StateBusB2(StateBusB2* dest, const StateBusB2* src) {
 8006a2c:	b480      	push	{r7}
 8006a2e:	b083      	sub	sp, #12
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
 8006a34:	6039      	str	r1, [r7, #0]
    dest->gyroYaw = src->gyroYaw;
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	681a      	ldr	r2, [r3, #0]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	601a      	str	r2, [r3, #0]
    dest->sonar1 = src->sonar1;
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	889a      	ldrh	r2, [r3, #4]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	809a      	strh	r2, [r3, #4]
    dest->sonar2 = src->sonar2;
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	88da      	ldrh	r2, [r3, #6]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	80da      	strh	r2, [r3, #6]
    dest->sonar3 = src->sonar3;
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	891a      	ldrh	r2, [r3, #8]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	811a      	strh	r2, [r3, #8]
    dest->controller_y = src->controller_y;
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	895a      	ldrh	r2, [r3, #10]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	815a      	strh	r2, [r3, #10]
    dest->controller_x = src->controller_x;
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	899a      	ldrh	r2, [r3, #12]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	819a      	strh	r2, [r3, #12]
    dest->button1 = src->button1;
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	7b9a      	ldrb	r2, [r3, #14]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	739a      	strb	r2, [r3, #14]
    dest->button2 = src->button2;
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	7bda      	ldrb	r2, [r3, #15]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	73da      	strb	r2, [r3, #15]
    dest->button3 = src->button3;
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	7c1a      	ldrb	r2, [r3, #16]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	741a      	strb	r2, [r3, #16]
    dest->button4 = src->button4;
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	7c5a      	ldrb	r2, [r3, #17]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	745a      	strb	r2, [r3, #17]
    dest->r_stick_button = src->r_stick_button;
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	7c9a      	ldrb	r2, [r3, #18]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	749a      	strb	r2, [r3, #18]
    dest->l_stick_button = src->l_stick_button;
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	7cda      	ldrb	r2, [r3, #19]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	74da      	strb	r2, [r3, #19]
    dest->controller_battery = src->controller_battery;
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	7d1a      	ldrb	r2, [r3, #20]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	751a      	strb	r2, [r3, #20]
    dest->controllerError = src->controllerError;
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	7d5a      	ldrb	r2, [r3, #21]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	755a      	strb	r2, [r3, #21]
    dest->gyroError = src->gyroError;
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	7d9a      	ldrb	r2, [r3, #22]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	759a      	strb	r2, [r3, #22]
}
 8006aae:	bf00      	nop
 8006ab0:	370c      	adds	r7, #12
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr

08006aba <Copy_GSBus>:

/**
 * @brief Copia sicura per la struttura Global State.
 */
static void Copy_GSBus(GSBus* dest, const GSBus* src) {
 8006aba:	b580      	push	{r7, lr}
 8006abc:	b082      	sub	sp, #8
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
 8006ac2:	6039      	str	r1, [r7, #0]
    Copy_StateBusB1(&dest->stateB1, &src->stateB1);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	683a      	ldr	r2, [r7, #0]
 8006ac8:	4611      	mov	r1, r2
 8006aca:	4618      	mov	r0, r3
 8006acc:	f7ff ff77 	bl	80069be <Copy_StateBusB1>
    Copy_StateBusB2(&dest->stateB2, &src->stateB2);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f103 0214 	add.w	r2, r3, #20
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	3314      	adds	r3, #20
 8006ada:	4619      	mov	r1, r3
 8006adc:	4610      	mov	r0, r2
 8006ade:	f7ff ffa5 	bl	8006a2c <Copy_StateBusB2>
    dest->mov_obs = src->mov_obs;
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    dest->spc_retro = src->spc_retro;
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    dest->limit_vel = src->limit_vel;
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    dest->change_vel = src->change_vel;
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	f993 202f 	ldrsb.w	r2, [r3, #47]	@ 0x2f
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    dest->obs_detection = src->obs_detection;
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
}
 8006b1e:	bf00      	nop
 8006b20:	3708      	adds	r7, #8
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}

08006b26 <Copy_DecBus>:

/**
 * @brief Copia sicura per la struttura Decision.
 */
static void Copy_DecBus(DecBus* dest, const DecBus* src) {
 8006b26:	b480      	push	{r7}
 8006b28:	b083      	sub	sp, #12
 8006b2a:	af00      	add	r7, sp, #0
 8006b2c:	6078      	str	r0, [r7, #4]
 8006b2e:	6039      	str	r1, [r7, #0]
    dest->rif_FA = src->rif_FA;
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	601a      	str	r2, [r3, #0]
    dest->rif_FB = src->rif_FB;
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	685a      	ldr	r2, [r3, #4]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	605a      	str	r2, [r3, #4]
    dest->rif_BA = src->rif_BA;
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	689a      	ldr	r2, [r3, #8]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	609a      	str	r2, [r3, #8]
    dest->rif_BB = src->rif_BB;
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	68da      	ldr	r2, [r3, #12]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	60da      	str	r2, [r3, #12]
    dest->brk_mode = src->brk_mode;
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	7c1a      	ldrb	r2, [r3, #16]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	741a      	strb	r2, [r3, #16]
    dest->led_A = src->led_A;
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	7c5a      	ldrb	r2, [r3, #17]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	745a      	strb	r2, [r3, #17]
    dest->led_B = src->led_B;
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	7c9a      	ldrb	r2, [r3, #18]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	749a      	strb	r2, [r3, #18]
    dest->rear_led = src->rear_led;
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	7cda      	ldrb	r2, [r3, #19]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	74da      	strb	r2, [r3, #19]
    dest->rear_sign = src->rear_sign;
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	7d1a      	ldrb	r2, [r3, #20]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	751a      	strb	r2, [r3, #20]
    dest->mode = src->mode;
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	7d5a      	ldrb	r2, [r3, #21]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	755a      	strb	r2, [r3, #21]
    dest->relay = src->relay;
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	7d9a      	ldrb	r2, [r3, #22]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	759a      	strb	r2, [r3, #22]
    dest->mux = src->mux;
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	7dda      	ldrb	r2, [r3, #23]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	75da      	strb	r2, [r3, #23]
}
 8006b90:	bf00      	nop
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr

08006b9c <UART_Is_Tx_Complete>:
/* ========================================================================== */
/* 							   UART FUNCTIONS                                 */
/* ========================================================================== */

boolean_T UART_Is_Tx_Complete(void)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	af00      	add	r7, sp, #0
    if (tx_complete) {
 8006ba0:	4b07      	ldr	r3, [pc, #28]	@ (8006bc0 <UART_Is_Tx_Complete+0x24>)
 8006ba2:	781b      	ldrb	r3, [r3, #0]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d004      	beq.n	8006bb2 <UART_Is_Tx_Complete+0x16>
        tx_complete = 0; /* Reset flag dopo la lettura */
 8006ba8:	4b05      	ldr	r3, [pc, #20]	@ (8006bc0 <UART_Is_Tx_Complete+0x24>)
 8006baa:	2200      	movs	r2, #0
 8006bac:	701a      	strb	r2, [r3, #0]
        return 1;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e000      	b.n	8006bb4 <UART_Is_Tx_Complete+0x18>
    }
    return 0;
 8006bb2:	2300      	movs	r3, #0
}
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbc:	4770      	bx	lr
 8006bbe:	bf00      	nop
 8006bc0:	20002950 	.word	0x20002950

08006bc4 <UART_Is_Rx_Complete>:

boolean_T UART_Is_Rx_Complete(void)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	af00      	add	r7, sp, #0
    if (rx_complete) {
 8006bc8:	4b07      	ldr	r3, [pc, #28]	@ (8006be8 <UART_Is_Rx_Complete+0x24>)
 8006bca:	781b      	ldrb	r3, [r3, #0]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d004      	beq.n	8006bda <UART_Is_Rx_Complete+0x16>
        rx_complete = 0; /* Reset flag dopo la lettura */
 8006bd0:	4b05      	ldr	r3, [pc, #20]	@ (8006be8 <UART_Is_Rx_Complete+0x24>)
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	701a      	strb	r2, [r3, #0]
        return 1;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	e000      	b.n	8006bdc <UART_Is_Rx_Complete+0x18>
    }
    return 0;
 8006bda:	2300      	movs	r3, #0
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	46bd      	mov	sp, r7
 8006be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be4:	4770      	bx	lr
 8006be6:	bf00      	nop
 8006be8:	20002951 	.word	0x20002951

08006bec <UART_Stop_DMA>:

void UART_Stop_DMA(void)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	af00      	add	r7, sp, #0
    HAL_UART_DMAStop(&huart3);
 8006bf0:	4802      	ldr	r0, [pc, #8]	@ (8006bfc <UART_Stop_DMA+0x10>)
 8006bf2:	f009 fea9 	bl	8010948 <HAL_UART_DMAStop>
}
 8006bf6:	bf00      	nop
 8006bf8:	bd80      	pop	{r7, pc}
 8006bfa:	bf00      	nop
 8006bfc:	20002da0 	.word	0x20002da0

08006c00 <UART_Send_Local_State>:

void UART_Send_Local_State(const void* s)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b082      	sub	sp, #8
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
     * prima che il DMA finisca di leggere i dati, causando corruzione.
     */
    static PacketStateB1 packet;

    /* 1. Pulizia memoria (Padding bytes a 0) */
    (void)memset(&packet, 0, sizeof(packet));
 8006c08:	2218      	movs	r2, #24
 8006c0a:	2100      	movs	r1, #0
 8006c0c:	4811      	ldr	r0, [pc, #68]	@ (8006c54 <UART_Send_Local_State+0x54>)
 8006c0e:	f00f fb36 	bl	801627e <memset>

    /* 2. Copia dati sicura */
    Copy_StateBusB1(&packet.state, (const StateBusB1*)s);
 8006c12:	6879      	ldr	r1, [r7, #4]
 8006c14:	480f      	ldr	r0, [pc, #60]	@ (8006c54 <UART_Send_Local_State+0x54>)
 8006c16:	f7ff fed2 	bl	80069be <Copy_StateBusB1>

    /* 3. Calcolo CRC Hardware */
    __HAL_CRC_DR_RESET(&hcrc);
 8006c1a:	4b0f      	ldr	r3, [pc, #60]	@ (8006c58 <UART_Send_Local_State+0x58>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	689a      	ldr	r2, [r3, #8]
 8006c20:	4b0d      	ldr	r3, [pc, #52]	@ (8006c58 <UART_Send_Local_State+0x58>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f042 0201 	orr.w	r2, r2, #1
 8006c28:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8006c2a:	2214      	movs	r2, #20
 8006c2c:	4909      	ldr	r1, [pc, #36]	@ (8006c54 <UART_Send_Local_State+0x54>)
 8006c2e:	480a      	ldr	r0, [pc, #40]	@ (8006c58 <UART_Send_Local_State+0x58>)
 8006c30:	f005 fbda 	bl	800c3e8 <HAL_CRC_Calculate>
 8006c34:	4603      	mov	r3, r0
 8006c36:	4a07      	ldr	r2, [pc, #28]	@ (8006c54 <UART_Send_Local_State+0x54>)
 8006c38:	6153      	str	r3, [r2, #20]
                                  (uint32_t*)&packet.state,
                                  sizeof(packet.state));

    /* 4. Avvio trasmissione DMA in Half-Duplex */
    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006c3a:	4808      	ldr	r0, [pc, #32]	@ (8006c5c <UART_Send_Local_State+0x5c>)
 8006c3c:	f00a fa86 	bl	801114c <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8006c40:	2218      	movs	r2, #24
 8006c42:	4904      	ldr	r1, [pc, #16]	@ (8006c54 <UART_Send_Local_State+0x54>)
 8006c44:	4805      	ldr	r0, [pc, #20]	@ (8006c5c <UART_Send_Local_State+0x5c>)
 8006c46:	f009 fdb3 	bl	80107b0 <HAL_UART_Transmit_DMA>
}
 8006c4a:	bf00      	nop
 8006c4c:	3708      	adds	r7, #8
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop
 8006c54:	20002954 	.word	0x20002954
 8006c58:	200029c0 	.word	0x200029c0
 8006c5c:	20002da0 	.word	0x20002da0

08006c60 <UART_Send_GlobalState>:

void UART_Send_GlobalState(const void* gs)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b082      	sub	sp, #8
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
    static PacketGstate packet; /* Static per persistenza DMA */

    (void)memset(&packet, 0, sizeof(packet));
 8006c68:	2238      	movs	r2, #56	@ 0x38
 8006c6a:	2100      	movs	r1, #0
 8006c6c:	4811      	ldr	r0, [pc, #68]	@ (8006cb4 <UART_Send_GlobalState+0x54>)
 8006c6e:	f00f fb06 	bl	801627e <memset>
    Copy_GSBus(&packet.global_state, (const GSBus*)gs);
 8006c72:	6879      	ldr	r1, [r7, #4]
 8006c74:	480f      	ldr	r0, [pc, #60]	@ (8006cb4 <UART_Send_GlobalState+0x54>)
 8006c76:	f7ff ff20 	bl	8006aba <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006c7a:	4b0f      	ldr	r3, [pc, #60]	@ (8006cb8 <UART_Send_GlobalState+0x58>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	689a      	ldr	r2, [r3, #8]
 8006c80:	4b0d      	ldr	r3, [pc, #52]	@ (8006cb8 <UART_Send_GlobalState+0x58>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f042 0201 	orr.w	r2, r2, #1
 8006c88:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8006c8a:	2234      	movs	r2, #52	@ 0x34
 8006c8c:	4909      	ldr	r1, [pc, #36]	@ (8006cb4 <UART_Send_GlobalState+0x54>)
 8006c8e:	480a      	ldr	r0, [pc, #40]	@ (8006cb8 <UART_Send_GlobalState+0x58>)
 8006c90:	f005 fbaa 	bl	800c3e8 <HAL_CRC_Calculate>
 8006c94:	4603      	mov	r3, r0
 8006c96:	4a07      	ldr	r2, [pc, #28]	@ (8006cb4 <UART_Send_GlobalState+0x54>)
 8006c98:	6353      	str	r3, [r2, #52]	@ 0x34
                                  (uint32_t*)&packet.global_state,
                                  sizeof(packet.global_state));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006c9a:	4808      	ldr	r0, [pc, #32]	@ (8006cbc <UART_Send_GlobalState+0x5c>)
 8006c9c:	f00a fa56 	bl	801114c <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8006ca0:	2238      	movs	r2, #56	@ 0x38
 8006ca2:	4904      	ldr	r1, [pc, #16]	@ (8006cb4 <UART_Send_GlobalState+0x54>)
 8006ca4:	4805      	ldr	r0, [pc, #20]	@ (8006cbc <UART_Send_GlobalState+0x5c>)
 8006ca6:	f009 fd83 	bl	80107b0 <HAL_UART_Transmit_DMA>
}
 8006caa:	bf00      	nop
 8006cac:	3708      	adds	r7, #8
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
 8006cb2:	bf00      	nop
 8006cb4:	2000296c 	.word	0x2000296c
 8006cb8:	200029c0 	.word	0x200029c0
 8006cbc:	20002da0 	.word	0x20002da0

08006cc0 <UART_Send_Decision>:

void UART_Send_Decision(const void* dec)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b082      	sub	sp, #8
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
    static PacketDecision packet; /* Static per persistenza DMA */

    (void)memset(&packet, 0, sizeof(packet));
 8006cc8:	221c      	movs	r2, #28
 8006cca:	2100      	movs	r1, #0
 8006ccc:	4811      	ldr	r0, [pc, #68]	@ (8006d14 <UART_Send_Decision+0x54>)
 8006cce:	f00f fad6 	bl	801627e <memset>
    Copy_DecBus(&packet.decision, (const DecBus*)dec);
 8006cd2:	6879      	ldr	r1, [r7, #4]
 8006cd4:	480f      	ldr	r0, [pc, #60]	@ (8006d14 <UART_Send_Decision+0x54>)
 8006cd6:	f7ff ff26 	bl	8006b26 <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006cda:	4b0f      	ldr	r3, [pc, #60]	@ (8006d18 <UART_Send_Decision+0x58>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	689a      	ldr	r2, [r3, #8]
 8006ce0:	4b0d      	ldr	r3, [pc, #52]	@ (8006d18 <UART_Send_Decision+0x58>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f042 0201 	orr.w	r2, r2, #1
 8006ce8:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8006cea:	2218      	movs	r2, #24
 8006cec:	4909      	ldr	r1, [pc, #36]	@ (8006d14 <UART_Send_Decision+0x54>)
 8006cee:	480a      	ldr	r0, [pc, #40]	@ (8006d18 <UART_Send_Decision+0x58>)
 8006cf0:	f005 fb7a 	bl	800c3e8 <HAL_CRC_Calculate>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	4a07      	ldr	r2, [pc, #28]	@ (8006d14 <UART_Send_Decision+0x54>)
 8006cf8:	6193      	str	r3, [r2, #24]
                                  (uint32_t*)&packet.decision,
                                  sizeof(packet.decision));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006cfa:	4808      	ldr	r0, [pc, #32]	@ (8006d1c <UART_Send_Decision+0x5c>)
 8006cfc:	f00a fa26 	bl	801114c <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8006d00:	221c      	movs	r2, #28
 8006d02:	4904      	ldr	r1, [pc, #16]	@ (8006d14 <UART_Send_Decision+0x54>)
 8006d04:	4805      	ldr	r0, [pc, #20]	@ (8006d1c <UART_Send_Decision+0x5c>)
 8006d06:	f009 fd53 	bl	80107b0 <HAL_UART_Transmit_DMA>
}
 8006d0a:	bf00      	nop
 8006d0c:	3708      	adds	r7, #8
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}
 8006d12:	bf00      	nop
 8006d14:	200029a4 	.word	0x200029a4
 8006d18:	200029c0 	.word	0x200029c0
 8006d1c:	20002da0 	.word	0x20002da0

08006d20 <UART_Send_Ping>:

void UART_Send_Ping(void)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	af00      	add	r7, sp, #0
    static uint8_t ping = PING; /* Static per persistenza DMA */

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006d24:	4804      	ldr	r0, [pc, #16]	@ (8006d38 <UART_Send_Ping+0x18>)
 8006d26:	f00a fa11 	bl	801114c <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, &ping, sizeof(ping));
 8006d2a:	2201      	movs	r2, #1
 8006d2c:	4903      	ldr	r1, [pc, #12]	@ (8006d3c <UART_Send_Ping+0x1c>)
 8006d2e:	4802      	ldr	r0, [pc, #8]	@ (8006d38 <UART_Send_Ping+0x18>)
 8006d30:	f009 fd3e 	bl	80107b0 <HAL_UART_Transmit_DMA>
}
 8006d34:	bf00      	nop
 8006d36:	bd80      	pop	{r7, pc}
 8006d38:	20002da0 	.word	0x20002da0
 8006d3c:	20000024 	.word	0x20000024

08006d40 <UART_Wait_State>:

void UART_Wait_State(void* s)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b082      	sub	sp, #8
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
    /* Configura la UART in ricezione e avvia il DMA circolare/normale */
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006d48:	4805      	ldr	r0, [pc, #20]	@ (8006d60 <UART_Wait_State+0x20>)
 8006d4a:	f00a fa53 	bl	80111f4 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8006d4e:	221c      	movs	r2, #28
 8006d50:	6879      	ldr	r1, [r7, #4]
 8006d52:	4803      	ldr	r0, [pc, #12]	@ (8006d60 <UART_Wait_State+0x20>)
 8006d54:	f009 fdac 	bl	80108b0 <HAL_UART_Receive_DMA>
                         (uint8_t*)s,
                         sizeof(PacketStateB2));
}
 8006d58:	bf00      	nop
 8006d5a:	3708      	adds	r7, #8
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bd80      	pop	{r7, pc}
 8006d60:	20002da0 	.word	0x20002da0

08006d64 <UART_Wait_GlobalState>:

void UART_Wait_GlobalState(void* gs)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b082      	sub	sp, #8
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006d6c:	4805      	ldr	r0, [pc, #20]	@ (8006d84 <UART_Wait_GlobalState+0x20>)
 8006d6e:	f00a fa41 	bl	80111f4 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8006d72:	2238      	movs	r2, #56	@ 0x38
 8006d74:	6879      	ldr	r1, [r7, #4]
 8006d76:	4803      	ldr	r0, [pc, #12]	@ (8006d84 <UART_Wait_GlobalState+0x20>)
 8006d78:	f009 fd9a 	bl	80108b0 <HAL_UART_Receive_DMA>
                         (uint8_t*)gs,
                         sizeof(PacketGstate));
}
 8006d7c:	bf00      	nop
 8006d7e:	3708      	adds	r7, #8
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}
 8006d84:	20002da0 	.word	0x20002da0

08006d88 <UART_Wait_Decision>:

void UART_Wait_Decision(void* dec)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b082      	sub	sp, #8
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006d90:	4805      	ldr	r0, [pc, #20]	@ (8006da8 <UART_Wait_Decision+0x20>)
 8006d92:	f00a fa2f 	bl	80111f4 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8006d96:	221c      	movs	r2, #28
 8006d98:	6879      	ldr	r1, [r7, #4]
 8006d9a:	4803      	ldr	r0, [pc, #12]	@ (8006da8 <UART_Wait_Decision+0x20>)
 8006d9c:	f009 fd88 	bl	80108b0 <HAL_UART_Receive_DMA>
                         (uint8_t*)dec,
                         sizeof(PacketDecision));
}
 8006da0:	bf00      	nop
 8006da2:	3708      	adds	r7, #8
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}
 8006da8:	20002da0 	.word	0x20002da0

08006dac <UART_Wait_Ping>:

void UART_Wait_Ping(void* ping)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b082      	sub	sp, #8
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006db4:	4805      	ldr	r0, [pc, #20]	@ (8006dcc <UART_Wait_Ping+0x20>)
 8006db6:	f00a fa1d 	bl	80111f4 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8006dba:	2201      	movs	r2, #1
 8006dbc:	6879      	ldr	r1, [r7, #4]
 8006dbe:	4803      	ldr	r0, [pc, #12]	@ (8006dcc <UART_Wait_Ping+0x20>)
 8006dc0:	f009 fd76 	bl	80108b0 <HAL_UART_Receive_DMA>
                         (uint8_t*)ping,
                         sizeof(uint8_t));
}
 8006dc4:	bf00      	nop
 8006dc6:	3708      	adds	r7, #8
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}
 8006dcc:	20002da0 	.word	0x20002da0

08006dd0 <UART_Check_Ping>:

boolean_T UART_Check_Ping(uint8_t rec_ping)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b083      	sub	sp, #12
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	71fb      	strb	r3, [r7, #7]
    return (rec_ping == PING);
 8006dda:	79fb      	ldrb	r3, [r7, #7]
 8006ddc:	2baa      	cmp	r3, #170	@ 0xaa
 8006dde:	bf0c      	ite	eq
 8006de0:	2301      	moveq	r3, #1
 8006de2:	2300      	movne	r3, #0
 8006de4:	b2db      	uxtb	r3, r3
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	370c      	adds	r7, #12
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr
	...

08006df4 <CRC_Check_State>:
/* ========================================================================== */
/* 							   CRC FUNCTIONS                                  */
/* ========================================================================== */

boolean_T CRC_Check_State(const void* s_packet)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b08a      	sub	sp, #40	@ 0x28
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
    const PacketStateB2* packet = (const PacketStateB2*)s_packet;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Crea una copia locale pulita per ricalcolare il CRC */
    StateBusB2 clean_state;
    (void)memset(&clean_state, 0, sizeof(clean_state));
 8006e00:	f107 0308 	add.w	r3, r7, #8
 8006e04:	2218      	movs	r2, #24
 8006e06:	2100      	movs	r1, #0
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f00f fa38 	bl	801627e <memset>
    Copy_StateBusB2(&clean_state, &packet->state);
 8006e0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e10:	f107 0308 	add.w	r3, r7, #8
 8006e14:	4611      	mov	r1, r2
 8006e16:	4618      	mov	r0, r3
 8006e18:	f7ff fe08 	bl	8006a2c <Copy_StateBusB2>

    __HAL_CRC_DR_RESET(&hcrc);
 8006e1c:	4b0d      	ldr	r3, [pc, #52]	@ (8006e54 <CRC_Check_State+0x60>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	689a      	ldr	r2, [r3, #8]
 8006e22:	4b0c      	ldr	r3, [pc, #48]	@ (8006e54 <CRC_Check_State+0x60>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f042 0201 	orr.w	r2, r2, #1
 8006e2a:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 8006e2c:	f107 0308 	add.w	r3, r7, #8
 8006e30:	2218      	movs	r2, #24
 8006e32:	4619      	mov	r1, r3
 8006e34:	4807      	ldr	r0, [pc, #28]	@ (8006e54 <CRC_Check_State+0x60>)
 8006e36:	f005 fad7 	bl	800c3e8 <HAL_CRC_Calculate>
 8006e3a:	6238      	str	r0, [r7, #32]
                          (uint32_t*)&clean_state,
                          sizeof(clean_state));

    /* Confronta CRC Calcolato vs CRC Ricevuto */
    return (crc_calc == packet->crc);
 8006e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e3e:	699b      	ldr	r3, [r3, #24]
 8006e40:	6a3a      	ldr	r2, [r7, #32]
 8006e42:	429a      	cmp	r2, r3
 8006e44:	bf0c      	ite	eq
 8006e46:	2301      	moveq	r3, #1
 8006e48:	2300      	movne	r3, #0
 8006e4a:	b2db      	uxtb	r3, r3
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	3728      	adds	r7, #40	@ 0x28
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bd80      	pop	{r7, pc}
 8006e54:	200029c0 	.word	0x200029c0

08006e58 <CRC_Check_GlobalState>:

boolean_T CRC_Check_GlobalState(const void* gs_packet)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b092      	sub	sp, #72	@ 0x48
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
    const PacketGstate* packet = (const PacketGstate*)gs_packet;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	647b      	str	r3, [r7, #68]	@ 0x44

    GSBus clean_state;
    (void)memset(&clean_state, 0, sizeof(clean_state));
 8006e64:	f107 030c 	add.w	r3, r7, #12
 8006e68:	2234      	movs	r2, #52	@ 0x34
 8006e6a:	2100      	movs	r1, #0
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	f00f fa06 	bl	801627e <memset>
    Copy_GSBus(&clean_state, &packet->global_state);
 8006e72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e74:	f107 030c 	add.w	r3, r7, #12
 8006e78:	4611      	mov	r1, r2
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f7ff fe1d 	bl	8006aba <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006e80:	4b0d      	ldr	r3, [pc, #52]	@ (8006eb8 <CRC_Check_GlobalState+0x60>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	689a      	ldr	r2, [r3, #8]
 8006e86:	4b0c      	ldr	r3, [pc, #48]	@ (8006eb8 <CRC_Check_GlobalState+0x60>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f042 0201 	orr.w	r2, r2, #1
 8006e8e:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 8006e90:	f107 030c 	add.w	r3, r7, #12
 8006e94:	2234      	movs	r2, #52	@ 0x34
 8006e96:	4619      	mov	r1, r3
 8006e98:	4807      	ldr	r0, [pc, #28]	@ (8006eb8 <CRC_Check_GlobalState+0x60>)
 8006e9a:	f005 faa5 	bl	800c3e8 <HAL_CRC_Calculate>
 8006e9e:	6438      	str	r0, [r7, #64]	@ 0x40
                          (uint32_t*)&clean_state,
                          sizeof(clean_state));

    return (crc_calc == packet->crc);
 8006ea0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ea2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ea4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ea6:	429a      	cmp	r2, r3
 8006ea8:	bf0c      	ite	eq
 8006eaa:	2301      	moveq	r3, #1
 8006eac:	2300      	movne	r3, #0
 8006eae:	b2db      	uxtb	r3, r3
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	3748      	adds	r7, #72	@ 0x48
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bd80      	pop	{r7, pc}
 8006eb8:	200029c0 	.word	0x200029c0

08006ebc <CRC_Check_Decision>:

boolean_T CRC_Check_Decision(const void* dec_packet)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b08a      	sub	sp, #40	@ 0x28
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
    const PacketDecision* packet = (const PacketDecision*)dec_packet;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	627b      	str	r3, [r7, #36]	@ 0x24

    DecBus clean_decision;
    (void)memset(&clean_decision, 0, sizeof(clean_decision));
 8006ec8:	f107 0308 	add.w	r3, r7, #8
 8006ecc:	2218      	movs	r2, #24
 8006ece:	2100      	movs	r1, #0
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f00f f9d4 	bl	801627e <memset>
    Copy_DecBus(&clean_decision, &packet->decision);
 8006ed6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ed8:	f107 0308 	add.w	r3, r7, #8
 8006edc:	4611      	mov	r1, r2
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f7ff fe21 	bl	8006b26 <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8006f1c <CRC_Check_Decision+0x60>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	689a      	ldr	r2, [r3, #8]
 8006eea:	4b0c      	ldr	r3, [pc, #48]	@ (8006f1c <CRC_Check_Decision+0x60>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f042 0201 	orr.w	r2, r2, #1
 8006ef2:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 8006ef4:	f107 0308 	add.w	r3, r7, #8
 8006ef8:	2218      	movs	r2, #24
 8006efa:	4619      	mov	r1, r3
 8006efc:	4807      	ldr	r0, [pc, #28]	@ (8006f1c <CRC_Check_Decision+0x60>)
 8006efe:	f005 fa73 	bl	800c3e8 <HAL_CRC_Calculate>
 8006f02:	6238      	str	r0, [r7, #32]
                          (uint32_t*)&clean_decision,
                          sizeof(clean_decision));

    return (crc_calc == packet->crc);
 8006f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f06:	699b      	ldr	r3, [r3, #24]
 8006f08:	6a3a      	ldr	r2, [r7, #32]
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	bf0c      	ite	eq
 8006f0e:	2301      	moveq	r3, #1
 8006f10:	2300      	movne	r3, #0
 8006f12:	b2db      	uxtb	r3, r3
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	3728      	adds	r7, #40	@ 0x28
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}
 8006f1c:	200029c0 	.word	0x200029c0

08006f20 <IO_Read_Session>:
/* ========================================================================== */
/* 							   GPIO & SIGNALS                                 */
/* ========================================================================== */

boolean_T IO_Read_Session(void)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(SESSION_GPIO_Port, SESSION_Pin)
 8006f24:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006f28:	4805      	ldr	r0, [pc, #20]	@ (8006f40 <IO_Read_Session+0x20>)
 8006f2a:	f006 f8c1 	bl	800d0b0 <HAL_GPIO_ReadPin>
 8006f2e:	4603      	mov	r3, r0
            == GPIO_PIN_SET);
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	bf0c      	ite	eq
 8006f34:	2301      	moveq	r3, #1
 8006f36:	2300      	movne	r3, #0
 8006f38:	b2db      	uxtb	r3, r3
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	bf00      	nop
 8006f40:	48000800 	.word	0x48000800

08006f44 <IO_Set_SlaveTalk>:

void IO_Set_SlaveTalk(void)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(STALK_GPIO_Port,
 8006f48:	2201      	movs	r2, #1
 8006f4a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006f4e:	4802      	ldr	r0, [pc, #8]	@ (8006f58 <IO_Set_SlaveTalk+0x14>)
 8006f50:	f006 f8c6 	bl	800d0e0 <HAL_GPIO_WritePin>
                      STALK_Pin,
                      GPIO_PIN_SET);
}
 8006f54:	bf00      	nop
 8006f56:	bd80      	pop	{r7, pc}
 8006f58:	48000800 	.word	0x48000800

08006f5c <IO_Reset_SlaveTalk>:

void IO_Reset_SlaveTalk(void)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(STALK_GPIO_Port,
 8006f60:	2200      	movs	r2, #0
 8006f62:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006f66:	4802      	ldr	r0, [pc, #8]	@ (8006f70 <IO_Reset_SlaveTalk+0x14>)
 8006f68:	f006 f8ba 	bl	800d0e0 <HAL_GPIO_WritePin>
                      STALK_Pin,
                      GPIO_PIN_RESET);
}
 8006f6c:	bf00      	nop
 8006f6e:	bd80      	pop	{r7, pc}
 8006f70:	48000800 	.word	0x48000800

08006f74 <IO_Read_MasterTalk>:

boolean_T IO_Read_MasterTalk(void)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(MTALK_GPIO_Port, MTALK_Pin)
 8006f78:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006f7c:	4805      	ldr	r0, [pc, #20]	@ (8006f94 <IO_Read_MasterTalk+0x20>)
 8006f7e:	f006 f897 	bl	800d0b0 <HAL_GPIO_ReadPin>
 8006f82:	4603      	mov	r3, r0
            == GPIO_PIN_SET);
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	bf0c      	ite	eq
 8006f88:	2301      	moveq	r3, #1
 8006f8a:	2300      	movne	r3, #0
 8006f8c:	b2db      	uxtb	r3, r3
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	bd80      	pop	{r7, pc}
 8006f92:	bf00      	nop
 8006f94:	48000800 	.word	0x48000800

08006f98 <PID_Reset>:
/* ========================================================================== */
/* 							   PID                                            */
/* ========================================================================== */

void PID_Reset(void)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	af00      	add	r7, sp, #0
	/*Reset dello stato interno di tutti i regolatori PID.*/
	(void)PID_Law_reset(&pid_FA);
 8006f9c:	4806      	ldr	r0, [pc, #24]	@ (8006fb8 <PID_Reset+0x20>)
 8006f9e:	f002 f8e9 	bl	8009174 <PID_Law_reset>
	(void)PID_Law_reset(&pid_FB);
 8006fa2:	4806      	ldr	r0, [pc, #24]	@ (8006fbc <PID_Reset+0x24>)
 8006fa4:	f002 f8e6 	bl	8009174 <PID_Law_reset>
	(void)PID_Law_reset(&pid_BA);
 8006fa8:	4805      	ldr	r0, [pc, #20]	@ (8006fc0 <PID_Reset+0x28>)
 8006faa:	f002 f8e3 	bl	8009174 <PID_Law_reset>
	(void)PID_Law_reset(&pid_BB);
 8006fae:	4805      	ldr	r0, [pc, #20]	@ (8006fc4 <PID_Reset+0x2c>)
 8006fb0:	f002 f8e0 	bl	8009174 <PID_Law_reset>
}
 8006fb4:	bf00      	nop
 8006fb6:	bd80      	pop	{r7, pc}
 8006fb8:	20001200 	.word	0x20001200
 8006fbc:	20001214 	.word	0x20001214
 8006fc0:	20001228 	.word	0x20001228
 8006fc4:	2000123c 	.word	0x2000123c

08006fc8 <Time_Get_Tick>:
/* ========================================================================== */
/* 							   TIMING & OS                                    */
/* ========================================================================== */

uint32_t Time_Get_Tick(void)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	af00      	add	r7, sp, #0
    /* Restituisce il valore corrente del Timer dedicato (microsecondi) */
    return __HAL_TIM_GET_COUNTER(&htim2);
 8006fcc:	4b03      	ldr	r3, [pc, #12]	@ (8006fdc <Time_Get_Tick+0x14>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr
 8006fdc:	20002b2c 	.word	0x20002b2c

08006fe0 <Time_Check_Elapsed_us>:

boolean_T Time_Check_Elapsed_us(uint32_T start_time_us,
                                uint32_T min_elapsed_us)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b085      	sub	sp, #20
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
 8006fe8:	6039      	str	r1, [r7, #0]
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim2);
 8006fea:	4b09      	ldr	r3, [pc, #36]	@ (8007010 <Time_Check_Elapsed_us+0x30>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ff0:	60fb      	str	r3, [r7, #12]
    /* Nota: Gestisce implicitamente l'overflow se uint32_t e timer sono a 32bit */
    return ((current_us - start_time_us) >= min_elapsed_us);
 8006ff2:	68fa      	ldr	r2, [r7, #12]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	1ad3      	subs	r3, r2, r3
 8006ff8:	683a      	ldr	r2, [r7, #0]
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	bf94      	ite	ls
 8006ffe:	2301      	movls	r3, #1
 8007000:	2300      	movhi	r3, #0
 8007002:	b2db      	uxtb	r3, r3
}
 8007004:	4618      	mov	r0, r3
 8007006:	3714      	adds	r7, #20
 8007008:	46bd      	mov	sp, r7
 800700a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700e:	4770      	bx	lr
 8007010:	20002b2c 	.word	0x20002b2c

08007014 <Time_Check_Elapsed_ms>:

boolean_T Time_Check_Elapsed_ms(uint32_T start_time,
                                uint32_T min_elapsed_time_ms)
{
 8007014:	b480      	push	{r7}
 8007016:	b085      	sub	sp, #20
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
    /* Conversione: min_elapsed_time  in ms, timer  in us */
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim2);
 800701e:	4b0c      	ldr	r3, [pc, #48]	@ (8007050 <Time_Check_Elapsed_ms+0x3c>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007024:	60fb      	str	r3, [r7, #12]
    uint32_t elapsed_us = current_us - start_time;
 8007026:	68fa      	ldr	r2, [r7, #12]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	1ad3      	subs	r3, r2, r3
 800702c:	60bb      	str	r3, [r7, #8]

    return (elapsed_us >= (min_elapsed_time_ms * 1000U));
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007034:	fb02 f303 	mul.w	r3, r2, r3
 8007038:	68ba      	ldr	r2, [r7, #8]
 800703a:	429a      	cmp	r2, r3
 800703c:	bf2c      	ite	cs
 800703e:	2301      	movcs	r3, #1
 8007040:	2300      	movcc	r3, #0
 8007042:	b2db      	uxtb	r3, r3
}
 8007044:	4618      	mov	r0, r3
 8007046:	3714      	adds	r7, #20
 8007048:	46bd      	mov	sp, r7
 800704a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704e:	4770      	bx	lr
 8007050:	20002b2c 	.word	0x20002b2c

08007054 <OS_Enter_Critical>:

void OS_Enter_Critical(void)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	af00      	add	r7, sp, #0
    /* Wrapper per macro FreeRTOS: disabilita context switch/interrupts */
    taskENTER_CRITICAL();
 8007058:	f00e f8a6 	bl	80151a8 <vPortEnterCritical>
}
 800705c:	bf00      	nop
 800705e:	bd80      	pop	{r7, pc}

08007060 <OS_Exit_Critical>:

void OS_Exit_Critical(void)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	af00      	add	r7, sp, #0
    /* Wrapper per macro FreeRTOS: riabilita */
    taskEXIT_CRITICAL();
 8007064:	f00e f8d2 	bl	801520c <vPortExitCritical>
}
 8007068:	bf00      	nop
 800706a:	bd80      	pop	{r7, pc}

0800706c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8007070:	4b0d      	ldr	r3, [pc, #52]	@ (80070a8 <MX_CRC_Init+0x3c>)
 8007072:	4a0e      	ldr	r2, [pc, #56]	@ (80070ac <MX_CRC_Init+0x40>)
 8007074:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8007076:	4b0c      	ldr	r3, [pc, #48]	@ (80070a8 <MX_CRC_Init+0x3c>)
 8007078:	2200      	movs	r2, #0
 800707a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800707c:	4b0a      	ldr	r3, [pc, #40]	@ (80070a8 <MX_CRC_Init+0x3c>)
 800707e:	2200      	movs	r2, #0
 8007080:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8007082:	4b09      	ldr	r3, [pc, #36]	@ (80070a8 <MX_CRC_Init+0x3c>)
 8007084:	2200      	movs	r2, #0
 8007086:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8007088:	4b07      	ldr	r3, [pc, #28]	@ (80070a8 <MX_CRC_Init+0x3c>)
 800708a:	2200      	movs	r2, #0
 800708c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800708e:	4b06      	ldr	r3, [pc, #24]	@ (80070a8 <MX_CRC_Init+0x3c>)
 8007090:	2201      	movs	r2, #1
 8007092:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8007094:	4804      	ldr	r0, [pc, #16]	@ (80070a8 <MX_CRC_Init+0x3c>)
 8007096:	f005 f943 	bl	800c320 <HAL_CRC_Init>
 800709a:	4603      	mov	r3, r0
 800709c:	2b00      	cmp	r3, #0
 800709e:	d001      	beq.n	80070a4 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80070a0:	f001 fd70 	bl	8008b84 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80070a4:	bf00      	nop
 80070a6:	bd80      	pop	{r7, pc}
 80070a8:	200029c0 	.word	0x200029c0
 80070ac:	40023000 	.word	0x40023000

080070b0 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b085      	sub	sp, #20
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a0a      	ldr	r2, [pc, #40]	@ (80070e8 <HAL_CRC_MspInit+0x38>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d10b      	bne.n	80070da <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80070c2:	4b0a      	ldr	r3, [pc, #40]	@ (80070ec <HAL_CRC_MspInit+0x3c>)
 80070c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070c6:	4a09      	ldr	r2, [pc, #36]	@ (80070ec <HAL_CRC_MspInit+0x3c>)
 80070c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80070cc:	6493      	str	r3, [r2, #72]	@ 0x48
 80070ce:	4b07      	ldr	r3, [pc, #28]	@ (80070ec <HAL_CRC_MspInit+0x3c>)
 80070d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80070d6:	60fb      	str	r3, [r7, #12]
 80070d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80070da:	bf00      	nop
 80070dc:	3714      	adds	r7, #20
 80070de:	46bd      	mov	sp, r7
 80070e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e4:	4770      	bx	lr
 80070e6:	bf00      	nop
 80070e8:	40023000 	.word	0x40023000
 80070ec:	40021000 	.word	0x40021000

080070f0 <DWD_Init>:
#include "deadline_watchdog.h"
#include "FreeRTOS.h"
#include "task.h"

void DWD_Init(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim, uint32_t target_mask, DWD_Callback_t callback)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b084      	sub	sp, #16
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	60f8      	str	r0, [r7, #12]
 80070f8:	60b9      	str	r1, [r7, #8]
 80070fa:	607a      	str	r2, [r7, #4]
 80070fc:	603b      	str	r3, [r7, #0]
    hwd->htim = htim;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	68ba      	ldr	r2, [r7, #8]
 8007102:	601a      	str	r2, [r3, #0]
    hwd->target_mask = target_mask;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	605a      	str	r2, [r3, #4]
    hwd->on_deadline_cb = callback;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	683a      	ldr	r2, [r7, #0]
 800710e:	60da      	str	r2, [r3, #12]

    hwd->current_mask = 0;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2200      	movs	r2, #0
 8007114:	609a      	str	r2, [r3, #8]

    __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	2200      	movs	r2, #0
 800711e:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_CLEAR_FLAG(hwd->htim, TIM_FLAG_UPDATE);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f06f 0201 	mvn.w	r2, #1
 800712a:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Start_IT(hwd->htim);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4618      	mov	r0, r3
 8007132:	f007 f957 	bl	800e3e4 <HAL_TIM_Base_Start_IT>
}
 8007136:	bf00      	nop
 8007138:	3710      	adds	r7, #16
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}

0800713e <DWD_Notify>:

void DWD_Notify(Deadline_Watchdog_t *hwd, uint32_t flag)
{
 800713e:	b580      	push	{r7, lr}
 8007140:	b082      	sub	sp, #8
 8007142:	af00      	add	r7, sp, #0
 8007144:	6078      	str	r0, [r7, #4]
 8007146:	6039      	str	r1, [r7, #0]
    taskENTER_CRITICAL();
 8007148:	f00e f82e 	bl	80151a8 <vPortEnterCritical>
    hwd->current_mask |= flag;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	689a      	ldr	r2, [r3, #8]
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	431a      	orrs	r2, r3
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	609a      	str	r2, [r3, #8]
    if (hwd->current_mask == hwd->target_mask)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	689a      	ldr	r2, [r3, #8]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	429a      	cmp	r2, r3
 8007162:	d107      	bne.n	8007174 <DWD_Notify+0x36>
    {
        hwd->current_mask = 0;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2200      	movs	r2, #0
 8007168:	609a      	str	r2, [r3, #8]
        __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	2200      	movs	r2, #0
 8007172:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    taskEXIT_CRITICAL();
 8007174:	f00e f84a 	bl	801520c <vPortExitCritical>
}
 8007178:	bf00      	nop
 800717a:	3708      	adds	r7, #8
 800717c:	46bd      	mov	sp, r7
 800717e:	bd80      	pop	{r7, pc}

08007180 <DWD_CheckStatus>:

void DWD_CheckStatus(Deadline_Watchdog_t *hwd, const TIM_HandleTypeDef *htim_irq)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b082      	sub	sp, #8
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
 8007188:	6039      	str	r1, [r7, #0]
    if (htim_irq->Instance == hwd->htim->Instance)
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	429a      	cmp	r2, r3
 8007196:	d10b      	bne.n	80071b0 <DWD_CheckStatus+0x30>
    {
        (void)HAL_TIM_Base_Stop_IT(hwd->htim);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4618      	mov	r0, r3
 800719e:	f007 f999 	bl	800e4d4 <HAL_TIM_Base_Stop_IT>

        if (hwd->on_deadline_cb != NULL)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	68db      	ldr	r3, [r3, #12]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d002      	beq.n	80071b0 <DWD_CheckStatus+0x30>
        {
            hwd->on_deadline_cb();
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	68db      	ldr	r3, [r3, #12]
 80071ae:	4798      	blx	r3
        }
    }
}
 80071b0:	bf00      	nop
 80071b2:	3708      	adds	r7, #8
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bd80      	pop	{r7, pc}

080071b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b082      	sub	sp, #8
 80071bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80071be:	4b1a      	ldr	r3, [pc, #104]	@ (8007228 <MX_DMA_Init+0x70>)
 80071c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071c2:	4a19      	ldr	r2, [pc, #100]	@ (8007228 <MX_DMA_Init+0x70>)
 80071c4:	f043 0304 	orr.w	r3, r3, #4
 80071c8:	6493      	str	r3, [r2, #72]	@ 0x48
 80071ca:	4b17      	ldr	r3, [pc, #92]	@ (8007228 <MX_DMA_Init+0x70>)
 80071cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071ce:	f003 0304 	and.w	r3, r3, #4
 80071d2:	607b      	str	r3, [r7, #4]
 80071d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80071d6:	4b14      	ldr	r3, [pc, #80]	@ (8007228 <MX_DMA_Init+0x70>)
 80071d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071da:	4a13      	ldr	r2, [pc, #76]	@ (8007228 <MX_DMA_Init+0x70>)
 80071dc:	f043 0301 	orr.w	r3, r3, #1
 80071e0:	6493      	str	r3, [r2, #72]	@ 0x48
 80071e2:	4b11      	ldr	r3, [pc, #68]	@ (8007228 <MX_DMA_Init+0x70>)
 80071e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071e6:	f003 0301 	and.w	r3, r3, #1
 80071ea:	603b      	str	r3, [r7, #0]
 80071ec:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80071ee:	2200      	movs	r2, #0
 80071f0:	2105      	movs	r1, #5
 80071f2:	200b      	movs	r0, #11
 80071f4:	f005 f86c 	bl	800c2d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80071f8:	200b      	movs	r0, #11
 80071fa:	f005 f883 	bl	800c304 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80071fe:	2200      	movs	r2, #0
 8007200:	2105      	movs	r1, #5
 8007202:	200c      	movs	r0, #12
 8007204:	f005 f864 	bl	800c2d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8007208:	200c      	movs	r0, #12
 800720a:	f005 f87b 	bl	800c304 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800720e:	2200      	movs	r2, #0
 8007210:	2100      	movs	r1, #0
 8007212:	200d      	movs	r0, #13
 8007214:	f005 f85c 	bl	800c2d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8007218:	200d      	movs	r0, #13
 800721a:	f005 f873 	bl	800c304 <HAL_NVIC_EnableIRQ>

}
 800721e:	bf00      	nop
 8007220:	3708      	adds	r7, #8
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}
 8007226:	bf00      	nop
 8007228:	40021000 	.word	0x40021000

0800722c <encoder_init>:
#include "encoder.h"
#include "gpio.h"

Encoder_Status_t encoder_init(EncoderHandle* enc, TIM_HandleTypeDef* htim, const Encoder_Calibration_t* calib, float reading_period_ms)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b086      	sub	sp, #24
 8007230:	af00      	add	r7, sp, #0
 8007232:	60f8      	str	r0, [r7, #12]
 8007234:	60b9      	str	r1, [r7, #8]
 8007236:	607a      	str	r2, [r7, #4]
 8007238:	ed87 0a00 	vstr	s0, [r7]
    Encoder_Status_t status = ENCODER_ERR;
 800723c:	23ff      	movs	r3, #255	@ 0xff
 800723e:	75fb      	strb	r3, [r7, #23]

    if ((enc != NULL) && (htim != NULL) && (calib != NULL))
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d02c      	beq.n	80072a0 <encoder_init+0x74>
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d029      	beq.n	80072a0 <encoder_init+0x74>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d026      	beq.n	80072a0 <encoder_init+0x74>
    {
        enc->htim = htim;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	68ba      	ldr	r2, [r7, #8]
 8007256:	601a      	str	r2, [r3, #0]
        enc->prev_count = __HAL_TIM_GET_COUNTER(htim);
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	605a      	str	r2, [r3, #4]
        enc->arr = __HAL_TIM_GET_AUTORELOAD(htim);
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	609a      	str	r2, [r3, #8]
        enc->reading_period = reading_period_ms / 1000.0f;
 800726c:	ed97 7a00 	vldr	s14, [r7]
 8007270:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80072ac <encoder_init+0x80>
 8007274:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	edc3 7a03 	vstr	s15, [r3, #12]
        enc->calib = *calib;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	3310      	adds	r3, #16
 8007284:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007288:	e883 0003 	stmia.w	r3, {r0, r1}
        enc->velocity = 0.0f;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f04f 0200 	mov.w	r2, #0
 8007292:	619a      	str	r2, [r3, #24]

        (void)HAL_TIM_Encoder_Start(htim, TIM_CHANNEL_ALL);
 8007294:	213c      	movs	r1, #60	@ 0x3c
 8007296:	68b8      	ldr	r0, [r7, #8]
 8007298:	f007 ff20 	bl	800f0dc <HAL_TIM_Encoder_Start>

        status = ENCODER_OK;
 800729c:	2300      	movs	r3, #0
 800729e:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 80072a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	3718      	adds	r7, #24
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}
 80072ac:	447a0000 	.word	0x447a0000

080072b0 <encoder_readRPM>:



Encoder_Status_t encoder_readRPM(EncoderHandle* enc)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b087      	sub	sp, #28
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
    Encoder_Status_t status = ENCODER_ERR;
 80072b8:	23ff      	movs	r3, #255	@ 0xff
 80072ba:	75fb      	strb	r3, [r7, #23]

    if ((enc != NULL) && (enc->htim != NULL))
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	f000 80bb 	beq.w	800743a <encoder_readRPM+0x18a>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	f000 80b6 	beq.w	800743a <encoder_readRPM+0x18a>
    {
        float diff;
        uint32_t cnt = __HAL_TIM_GET_COUNTER(enc->htim);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072d6:	60fb      	str	r3, [r7, #12]

        if (enc->prev_count == cnt)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	68fa      	ldr	r2, [r7, #12]
 80072de:	429a      	cmp	r2, r3
 80072e0:	d107      	bne.n	80072f2 <encoder_readRPM+0x42>
        {
            diff = 0.0f;
 80072e2:	f04f 0300 	mov.w	r3, #0
 80072e6:	613b      	str	r3, [r7, #16]
            enc->velocity = 0.0f;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f04f 0200 	mov.w	r2, #0
 80072ee:	619a      	str	r2, [r3, #24]
 80072f0:	e089      	b.n	8007406 <encoder_readRPM+0x156>
        }
        else if (__HAL_TIM_IS_TIM_COUNTING_DOWN(enc->htim))
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f003 0310 	and.w	r3, r3, #16
 80072fe:	2b10      	cmp	r3, #16
 8007300:	d138      	bne.n	8007374 <encoder_readRPM+0xc4>
        {
            if (cnt < enc->prev_count)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	68fa      	ldr	r2, [r7, #12]
 8007308:	429a      	cmp	r2, r3
 800730a:	d20a      	bcs.n	8007322 <encoder_readRPM+0x72>
            {
                diff = (float)(enc->prev_count - cnt);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	685a      	ldr	r2, [r3, #4]
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	1ad3      	subs	r3, r2, r3
 8007314:	ee07 3a90 	vmov	s15, r3
 8007318:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800731c:	edc7 7a04 	vstr	s15, [r7, #16]
 8007320:	e00c      	b.n	800733c <encoder_readRPM+0x8c>
            }
            else
            {
                diff = (float)((enc->arr - cnt) + enc->prev_count);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	689a      	ldr	r2, [r3, #8]
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	1ad2      	subs	r2, r2, r3
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	685b      	ldr	r3, [r3, #4]
 800732e:	4413      	add	r3, r2
 8007330:	ee07 3a90 	vmov	s15, r3
 8007334:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007338:	edc7 7a04 	vstr	s15, [r7, #16]
            }

            enc->velocity = (60.0f * diff) /
 800733c:	edd7 7a04 	vldr	s15, [r7, #16]
 8007340:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 800744c <encoder_readRPM+0x19c>
 8007344:	ee67 6a87 	vmul.f32	s13, s15, s14
                            ((float)enc->calib.pulses_per_rev * enc->reading_period * enc->calib.gear_ratio);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	8a1b      	ldrh	r3, [r3, #16]
 800734c:	ee07 3a90 	vmov	s15, r3
 8007350:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	edd3 7a03 	vldr	s15, [r3, #12]
 800735a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	edd3 7a05 	vldr	s15, [r3, #20]
 8007364:	ee27 7a27 	vmul.f32	s14, s14, s15
            enc->velocity = (60.0f * diff) /
 8007368:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	edc3 7a06 	vstr	s15, [r3, #24]
 8007372:	e048      	b.n	8007406 <encoder_readRPM+0x156>
        }
        else
        {
            if (cnt > enc->prev_count)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	68fa      	ldr	r2, [r7, #12]
 800737a:	429a      	cmp	r2, r3
 800737c:	d90f      	bls.n	800739e <encoder_readRPM+0xee>
            {
                diff = ((float)cnt - (float)(enc->prev_count));
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	ee07 3a90 	vmov	s15, r3
 8007384:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	ee07 3a90 	vmov	s15, r3
 8007390:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007394:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007398:	edc7 7a04 	vstr	s15, [r7, #16]
 800739c:	e016      	b.n	80073cc <encoder_readRPM+0x11c>
            }
            else
            {
                diff = (((float)(enc->arr) - (float)(enc->prev_count)) + (float)cnt);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	ee07 3a90 	vmov	s15, r3
 80073a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	685b      	ldr	r3, [r3, #4]
 80073ae:	ee07 3a90 	vmov	s15, r3
 80073b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	ee07 3a90 	vmov	s15, r3
 80073c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80073c8:	edc7 7a04 	vstr	s15, [r7, #16]
            }

            enc->velocity = -(60.0f * diff) /
 80073cc:	edd7 7a04 	vldr	s15, [r7, #16]
 80073d0:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800744c <encoder_readRPM+0x19c>
 80073d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80073d8:	eef1 6a67 	vneg.f32	s13, s15
                            ((float)enc->calib.pulses_per_rev * enc->reading_period * enc->calib.gear_ratio);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	8a1b      	ldrh	r3, [r3, #16]
 80073e0:	ee07 3a90 	vmov	s15, r3
 80073e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	edd3 7a03 	vldr	s15, [r3, #12]
 80073ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	edd3 7a05 	vldr	s15, [r3, #20]
 80073f8:	ee27 7a27 	vmul.f32	s14, s14, s15
            enc->velocity = -(60.0f * diff) /
 80073fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	edc3 7a06 	vstr	s15, [r3, #24]
        }

        if ((enc->htim->Instance->SMCR & 0x3U) == 0x3U)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	689b      	ldr	r3, [r3, #8]
 800740e:	f003 0303 	and.w	r3, r3, #3
 8007412:	2b03      	cmp	r3, #3
 8007414:	d109      	bne.n	800742a <encoder_readRPM+0x17a>
        {
            enc->velocity /= 2.0f;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	ed93 7a06 	vldr	s14, [r3, #24]
 800741c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8007420:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	edc3 7a06 	vstr	s15, [r3, #24]
        }

        enc->prev_count = __HAL_TIM_GET_COUNTER(enc->htim);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	605a      	str	r2, [r3, #4]

        status = ENCODER_OK;
 8007436:	2300      	movs	r3, #0
 8007438:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800743a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800743e:	4618      	mov	r0, r3
 8007440:	371c      	adds	r7, #28
 8007442:	46bd      	mov	sp, r7
 8007444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007448:	4770      	bx	lr
 800744a:	bf00      	nop
 800744c:	42700000 	.word	0x42700000

08007450 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b088      	sub	sp, #32
 8007454:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007456:	f107 030c 	add.w	r3, r7, #12
 800745a:	2200      	movs	r2, #0
 800745c:	601a      	str	r2, [r3, #0]
 800745e:	605a      	str	r2, [r3, #4]
 8007460:	609a      	str	r2, [r3, #8]
 8007462:	60da      	str	r2, [r3, #12]
 8007464:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007466:	4b45      	ldr	r3, [pc, #276]	@ (800757c <MX_GPIO_Init+0x12c>)
 8007468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800746a:	4a44      	ldr	r2, [pc, #272]	@ (800757c <MX_GPIO_Init+0x12c>)
 800746c:	f043 0304 	orr.w	r3, r3, #4
 8007470:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007472:	4b42      	ldr	r3, [pc, #264]	@ (800757c <MX_GPIO_Init+0x12c>)
 8007474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007476:	f003 0304 	and.w	r3, r3, #4
 800747a:	60bb      	str	r3, [r7, #8]
 800747c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800747e:	4b3f      	ldr	r3, [pc, #252]	@ (800757c <MX_GPIO_Init+0x12c>)
 8007480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007482:	4a3e      	ldr	r2, [pc, #248]	@ (800757c <MX_GPIO_Init+0x12c>)
 8007484:	f043 0301 	orr.w	r3, r3, #1
 8007488:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800748a:	4b3c      	ldr	r3, [pc, #240]	@ (800757c <MX_GPIO_Init+0x12c>)
 800748c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800748e:	f003 0301 	and.w	r3, r3, #1
 8007492:	607b      	str	r3, [r7, #4]
 8007494:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007496:	4b39      	ldr	r3, [pc, #228]	@ (800757c <MX_GPIO_Init+0x12c>)
 8007498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800749a:	4a38      	ldr	r2, [pc, #224]	@ (800757c <MX_GPIO_Init+0x12c>)
 800749c:	f043 0302 	orr.w	r3, r3, #2
 80074a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80074a2:	4b36      	ldr	r3, [pc, #216]	@ (800757c <MX_GPIO_Init+0x12c>)
 80074a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074a6:	f003 0302 	and.w	r3, r3, #2
 80074aa:	603b      	str	r3, [r7, #0]
 80074ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STALK_GPIO_Port, STALK_Pin, GPIO_PIN_RESET);
 80074ae:	2200      	movs	r2, #0
 80074b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80074b4:	4832      	ldr	r0, [pc, #200]	@ (8007580 <MX_GPIO_Init+0x130>)
 80074b6:	f005 fe13 	bl	800d0e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FB_LED_WHITE_GPIO_Port, FB_LED_WHITE_Pin, GPIO_PIN_RESET);
 80074ba:	2200      	movs	r2, #0
 80074bc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80074c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80074c4:	f005 fe0c 	bl	800d0e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FB_LED_RED_Pin|FA_LED_WHITE_Pin|FA_LED_RED_Pin, GPIO_PIN_RESET);
 80074c8:	2200      	movs	r2, #0
 80074ca:	2138      	movs	r1, #56	@ 0x38
 80074cc:	482d      	ldr	r0, [pc, #180]	@ (8007584 <MX_GPIO_Init+0x134>)
 80074ce:	f005 fe07 	bl	800d0e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MTALK_Pin */
  GPIO_InitStruct.Pin = MTALK_Pin;
 80074d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80074d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80074d8:	2300      	movs	r3, #0
 80074da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80074dc:	2302      	movs	r3, #2
 80074de:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MTALK_GPIO_Port, &GPIO_InitStruct);
 80074e0:	f107 030c 	add.w	r3, r7, #12
 80074e4:	4619      	mov	r1, r3
 80074e6:	4826      	ldr	r0, [pc, #152]	@ (8007580 <MX_GPIO_Init+0x130>)
 80074e8:	f005 fc60 	bl	800cdac <HAL_GPIO_Init>

  /*Configure GPIO pin : STALK_Pin */
  GPIO_InitStruct.Pin = STALK_Pin;
 80074ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80074f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80074f2:	2301      	movs	r3, #1
 80074f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074f6:	2300      	movs	r3, #0
 80074f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80074fa:	2300      	movs	r3, #0
 80074fc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(STALK_GPIO_Port, &GPIO_InitStruct);
 80074fe:	f107 030c 	add.w	r3, r7, #12
 8007502:	4619      	mov	r1, r3
 8007504:	481e      	ldr	r0, [pc, #120]	@ (8007580 <MX_GPIO_Init+0x130>)
 8007506:	f005 fc51 	bl	800cdac <HAL_GPIO_Init>

  /*Configure GPIO pin : FB_LED_WHITE_Pin */
  GPIO_InitStruct.Pin = FB_LED_WHITE_Pin;
 800750a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800750e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007510:	2301      	movs	r3, #1
 8007512:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007514:	2300      	movs	r3, #0
 8007516:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007518:	2300      	movs	r3, #0
 800751a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(FB_LED_WHITE_GPIO_Port, &GPIO_InitStruct);
 800751c:	f107 030c 	add.w	r3, r7, #12
 8007520:	4619      	mov	r1, r3
 8007522:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007526:	f005 fc41 	bl	800cdac <HAL_GPIO_Init>

  /*Configure GPIO pin : SESSION_Pin */
  GPIO_InitStruct.Pin = SESSION_Pin;
 800752a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800752e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007530:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8007534:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007536:	2302      	movs	r3, #2
 8007538:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SESSION_GPIO_Port, &GPIO_InitStruct);
 800753a:	f107 030c 	add.w	r3, r7, #12
 800753e:	4619      	mov	r1, r3
 8007540:	480f      	ldr	r0, [pc, #60]	@ (8007580 <MX_GPIO_Init+0x130>)
 8007542:	f005 fc33 	bl	800cdac <HAL_GPIO_Init>

  /*Configure GPIO pins : FB_LED_RED_Pin FA_LED_WHITE_Pin FA_LED_RED_Pin */
  GPIO_InitStruct.Pin = FB_LED_RED_Pin|FA_LED_WHITE_Pin|FA_LED_RED_Pin;
 8007546:	2338      	movs	r3, #56	@ 0x38
 8007548:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800754a:	2301      	movs	r3, #1
 800754c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800754e:	2300      	movs	r3, #0
 8007550:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007552:	2300      	movs	r3, #0
 8007554:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007556:	f107 030c 	add.w	r3, r7, #12
 800755a:	4619      	mov	r1, r3
 800755c:	4809      	ldr	r0, [pc, #36]	@ (8007584 <MX_GPIO_Init+0x134>)
 800755e:	f005 fc25 	bl	800cdac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8007562:	2200      	movs	r2, #0
 8007564:	2105      	movs	r1, #5
 8007566:	2028      	movs	r0, #40	@ 0x28
 8007568:	f004 feb2 	bl	800c2d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800756c:	2028      	movs	r0, #40	@ 0x28
 800756e:	f004 fec9 	bl	800c304 <HAL_NVIC_EnableIRQ>

}
 8007572:	bf00      	nop
 8007574:	3720      	adds	r7, #32
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}
 800757a:	bf00      	nop
 800757c:	40021000 	.word	0x40021000
 8007580:	48000800 	.word	0x48000800
 8007584:	48000400 	.word	0x48000400

08007588 <led_init>:




int8_t led_init(led_t* led, GPIO_TypeDef* const GPIOx[LED_COUNT], const uint16_t GPIO_Pin[LED_COUNT],const pin_state_t init_pin_state[LED_COUNT])
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b086      	sub	sp, #24
 800758c:	af00      	add	r7, sp, #0
 800758e:	60f8      	str	r0, [r7, #12]
 8007590:	60b9      	str	r1, [r7, #8]
 8007592:	607a      	str	r2, [r7, #4]
 8007594:	603b      	str	r3, [r7, #0]

	int8_t res = LED_ERR;
 8007596:	23ff      	movs	r3, #255	@ 0xff
 8007598:	75fb      	strb	r3, [r7, #23]

	if(led != NULL)
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d03c      	beq.n	800761a <led_init+0x92>
	{

		led->state = OFF;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2200      	movs	r2, #0
 80075a4:	731a      	strb	r2, [r3, #12]
		led->step = 0;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	2200      	movs	r2, #0
 80075aa:	735a      	strb	r2, [r3, #13]


		for(uint8_t i = 0; i < (uint8_t)LED_COUNT; i++){
 80075ac:	2300      	movs	r3, #0
 80075ae:	75bb      	strb	r3, [r7, #22]
 80075b0:	e02e      	b.n	8007610 <led_init+0x88>
			led->pin[i] = GPIO_Pin[i];
 80075b2:	7dbb      	ldrb	r3, [r7, #22]
 80075b4:	005b      	lsls	r3, r3, #1
 80075b6:	687a      	ldr	r2, [r7, #4]
 80075b8:	4413      	add	r3, r2
 80075ba:	7dba      	ldrb	r2, [r7, #22]
 80075bc:	8819      	ldrh	r1, [r3, #0]
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	3204      	adds	r2, #4
 80075c2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			led->port[i] = GPIOx[i];
 80075c6:	7dbb      	ldrb	r3, [r7, #22]
 80075c8:	009b      	lsls	r3, r3, #2
 80075ca:	68ba      	ldr	r2, [r7, #8]
 80075cc:	4413      	add	r3, r2
 80075ce:	7dba      	ldrb	r2, [r7, #22]
 80075d0:	6819      	ldr	r1, [r3, #0]
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			led->pinState[i] = init_pin_state[i];
 80075d8:	7dbb      	ldrb	r3, [r7, #22]
 80075da:	683a      	ldr	r2, [r7, #0]
 80075dc:	441a      	add	r2, r3
 80075de:	7dbb      	ldrb	r3, [r7, #22]
 80075e0:	7811      	ldrb	r1, [r2, #0]
 80075e2:	68fa      	ldr	r2, [r7, #12]
 80075e4:	4413      	add	r3, r2
 80075e6:	460a      	mov	r2, r1
 80075e8:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(led->port[i], led->pin[i], led->pinState[i]);
 80075ea:	7dba      	ldrb	r2, [r7, #22]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80075f2:	7dba      	ldrb	r2, [r7, #22]
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	3204      	adds	r2, #4
 80075f8:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80075fc:	7dbb      	ldrb	r3, [r7, #22]
 80075fe:	68fa      	ldr	r2, [r7, #12]
 8007600:	4413      	add	r3, r2
 8007602:	7b9b      	ldrb	r3, [r3, #14]
 8007604:	461a      	mov	r2, r3
 8007606:	f005 fd6b 	bl	800d0e0 <HAL_GPIO_WritePin>
		for(uint8_t i = 0; i < (uint8_t)LED_COUNT; i++){
 800760a:	7dbb      	ldrb	r3, [r7, #22]
 800760c:	3301      	adds	r3, #1
 800760e:	75bb      	strb	r3, [r7, #22]
 8007610:	7dbb      	ldrb	r3, [r7, #22]
 8007612:	2b01      	cmp	r3, #1
 8007614:	d9cd      	bls.n	80075b2 <led_init+0x2a>
		}

		res = LED_OK;
 8007616:	2300      	movs	r3, #0
 8007618:	75fb      	strb	r3, [r7, #23]
	}

	return res;
 800761a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800761e:	4618      	mov	r0, r3
 8007620:	3718      	adds	r7, #24
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}

08007626 <led_write>:


int8_t led_write(led_t* led, pin_state_t status, controlled_led_t controlled_led)
{
 8007626:	b580      	push	{r7, lr}
 8007628:	b084      	sub	sp, #16
 800762a:	af00      	add	r7, sp, #0
 800762c:	6078      	str	r0, [r7, #4]
 800762e:	460b      	mov	r3, r1
 8007630:	70fb      	strb	r3, [r7, #3]
 8007632:	4613      	mov	r3, r2
 8007634:	70bb      	strb	r3, [r7, #2]
	int8_t res = LED_ERR;
 8007636:	23ff      	movs	r3, #255	@ 0xff
 8007638:	73fb      	strb	r3, [r7, #15]

	if(led != NULL)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d016      	beq.n	800766e <led_write+0x48>
	{
		led->pinState[controlled_led] = status;
 8007640:	78bb      	ldrb	r3, [r7, #2]
 8007642:	687a      	ldr	r2, [r7, #4]
 8007644:	4413      	add	r3, r2
 8007646:	78fa      	ldrb	r2, [r7, #3]
 8007648:	739a      	strb	r2, [r3, #14]
		HAL_GPIO_WritePin(led->port[controlled_led], led->pin[controlled_led], led->pinState[controlled_led]);
 800764a:	78ba      	ldrb	r2, [r7, #2]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007652:	78ba      	ldrb	r2, [r7, #2]
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	3204      	adds	r2, #4
 8007658:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 800765c:	78bb      	ldrb	r3, [r7, #2]
 800765e:	687a      	ldr	r2, [r7, #4]
 8007660:	4413      	add	r3, r2
 8007662:	7b9b      	ldrb	r3, [r3, #14]
 8007664:	461a      	mov	r2, r3
 8007666:	f005 fd3b 	bl	800d0e0 <HAL_GPIO_WritePin>
		res = LED_OK;
 800766a:	2300      	movs	r3, #0
 800766c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800766e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007672:	4618      	mov	r0, r3
 8007674:	3710      	adds	r7, #16
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}

0800767a <led_on>:



int8_t led_on(led_t* led, controlled_led_t controlled_led)
{
 800767a:	b580      	push	{r7, lr}
 800767c:	b082      	sub	sp, #8
 800767e:	af00      	add	r7, sp, #0
 8007680:	6078      	str	r0, [r7, #4]
 8007682:	460b      	mov	r3, r1
 8007684:	70fb      	strb	r3, [r7, #3]
	return led_write(led, 1, controlled_led);
 8007686:	78fb      	ldrb	r3, [r7, #3]
 8007688:	461a      	mov	r2, r3
 800768a:	2101      	movs	r1, #1
 800768c:	6878      	ldr	r0, [r7, #4]
 800768e:	f7ff ffca 	bl	8007626 <led_write>
 8007692:	4603      	mov	r3, r0
}
 8007694:	4618      	mov	r0, r3
 8007696:	3708      	adds	r7, #8
 8007698:	46bd      	mov	sp, r7
 800769a:	bd80      	pop	{r7, pc}

0800769c <led_off>:

int8_t led_off(led_t* led, controlled_led_t controlled_led)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b082      	sub	sp, #8
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
 80076a4:	460b      	mov	r3, r1
 80076a6:	70fb      	strb	r3, [r7, #3]
	return led_write(led, 0, controlled_led);
 80076a8:	78fb      	ldrb	r3, [r7, #3]
 80076aa:	461a      	mov	r2, r3
 80076ac:	2100      	movs	r1, #0
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f7ff ffb9 	bl	8007626 <led_write>
 80076b4:	4603      	mov	r3, r0
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3708      	adds	r7, #8
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}
	...

080076c0 <led_step>:

int8_t led_step(led_t* led, led_state_t state)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b084      	sub	sp, #16
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	460b      	mov	r3, r1
 80076ca:	70fb      	strb	r3, [r7, #3]
    int8_t res = LED_ERR;
 80076cc:	23ff      	movs	r3, #255	@ 0xff
 80076ce:	73fb      	strb	r3, [r7, #15]

    if (led != NULL)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d06c      	beq.n	80077b0 <led_step+0xf0>
    {
        if (state != led->state)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	7b1b      	ldrb	r3, [r3, #12]
 80076da:	78fa      	ldrb	r2, [r7, #3]
 80076dc:	429a      	cmp	r2, r3
 80076de:	d008      	beq.n	80076f2 <led_step+0x32>
        {
            led->step = 0U;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	735a      	strb	r2, [r3, #13]
            led->state = state;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	78fa      	ldrb	r2, [r7, #3]
 80076ea:	731a      	strb	r2, [r3, #12]
            led->first_entry = 1U;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	741a      	strb	r2, [r3, #16]
        }

        switch (state)
 80076f2:	78fb      	ldrb	r3, [r7, #3]
 80076f4:	2b05      	cmp	r3, #5
 80076f6:	d845      	bhi.n	8007784 <led_step+0xc4>
 80076f8:	a201      	add	r2, pc, #4	@ (adr r2, 8007700 <led_step+0x40>)
 80076fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076fe:	bf00      	nop
 8007700:	08007719 	.word	0x08007719
 8007704:	0800772b 	.word	0x0800772b
 8007708:	0800773d 	.word	0x0800773d
 800770c:	08007761 	.word	0x08007761
 8007710:	0800774f 	.word	0x0800774f
 8007714:	08007773 	.word	0x08007773
        {
            case OFF:
                if (led_mode_off(led) == LED_OK)
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f000 f84f 	bl	80077bc <led_mode_off>
 800771e:	4603      	mov	r3, r0
 8007720:	2b00      	cmp	r3, #0
 8007722:	d13a      	bne.n	800779a <led_step+0xda>
                {
                    res = LED_OK;
 8007724:	2300      	movs	r3, #0
 8007726:	73fb      	strb	r3, [r7, #15]
                }
                break;
 8007728:	e037      	b.n	800779a <led_step+0xda>

            case WHITE:
                if (led_mode_white(led) == LED_OK)
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f000 f86d 	bl	800780a <led_mode_white>
 8007730:	4603      	mov	r3, r0
 8007732:	2b00      	cmp	r3, #0
 8007734:	d133      	bne.n	800779e <led_step+0xde>
                {
                    res = LED_OK;
 8007736:	2300      	movs	r3, #0
 8007738:	73fb      	strb	r3, [r7, #15]
                }
                break;
 800773a:	e030      	b.n	800779e <led_step+0xde>

            case RED:
                if (led_mode_red(led) == LED_OK)
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f000 f88d 	bl	800785c <led_mode_red>
 8007742:	4603      	mov	r3, r0
 8007744:	2b00      	cmp	r3, #0
 8007746:	d12c      	bne.n	80077a2 <led_step+0xe2>
                {
                    res = LED_OK;
 8007748:	2300      	movs	r3, #0
 800774a:	73fb      	strb	r3, [r7, #15]
                }
                break;
 800774c:	e029      	b.n	80077a2 <led_step+0xe2>

            case BLINKING_RED:
                if (led_mode_blinking_red(led) == LED_OK)
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f000 f8ad 	bl	80078ae <led_mode_blinking_red>
 8007754:	4603      	mov	r3, r0
 8007756:	2b00      	cmp	r3, #0
 8007758:	d125      	bne.n	80077a6 <led_step+0xe6>
                {
                    res = LED_OK;
 800775a:	2300      	movs	r3, #0
 800775c:	73fb      	strb	r3, [r7, #15]
                }
                break;
 800775e:	e022      	b.n	80077a6 <led_step+0xe6>

            case BLINKING_WHITE:
                if (led_mode_blinking_white(led) == LED_OK)
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f000 f902 	bl	800796a <led_mode_blinking_white>
 8007766:	4603      	mov	r3, r0
 8007768:	2b00      	cmp	r3, #0
 800776a:	d11e      	bne.n	80077aa <led_step+0xea>
                {
                    res = LED_OK;
 800776c:	2300      	movs	r3, #0
 800776e:	73fb      	strb	r3, [r7, #15]
                }
                break;
 8007770:	e01b      	b.n	80077aa <led_step+0xea>

            case BLINKING_RED_SLOW:
                if (led_mode_blinking_red_slow(led) == LED_OK)
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	f000 f8ca 	bl	800790c <led_mode_blinking_red_slow>
 8007778:	4603      	mov	r3, r0
 800777a:	2b00      	cmp	r3, #0
 800777c:	d117      	bne.n	80077ae <led_step+0xee>
                {
                    res = LED_OK;
 800777e:	2300      	movs	r3, #0
 8007780:	73fb      	strb	r3, [r7, #15]
                }
                break;
 8007782:	e014      	b.n	80077ae <led_step+0xee>

            default:
                (void)led_off(led, LED_WHITE);
 8007784:	2101      	movs	r1, #1
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f7ff ff88 	bl	800769c <led_off>
                (void)led_off(led, LED_RED);
 800778c:	2100      	movs	r1, #0
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f7ff ff84 	bl	800769c <led_off>
                res = LED_ERR;
 8007794:	23ff      	movs	r3, #255	@ 0xff
 8007796:	73fb      	strb	r3, [r7, #15]
                break;
 8007798:	e00a      	b.n	80077b0 <led_step+0xf0>
                break;
 800779a:	bf00      	nop
 800779c:	e008      	b.n	80077b0 <led_step+0xf0>
                break;
 800779e:	bf00      	nop
 80077a0:	e006      	b.n	80077b0 <led_step+0xf0>
                break;
 80077a2:	bf00      	nop
 80077a4:	e004      	b.n	80077b0 <led_step+0xf0>
                break;
 80077a6:	bf00      	nop
 80077a8:	e002      	b.n	80077b0 <led_step+0xf0>
                break;
 80077aa:	bf00      	nop
 80077ac:	e000      	b.n	80077b0 <led_step+0xf0>
                break;
 80077ae:	bf00      	nop
        }
    }

    return res;
 80077b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3710      	adds	r7, #16
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}

080077bc <led_mode_off>:



static int8_t led_mode_off(led_t* led)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
    int8_t res = LED_OK;
 80077c4:	2300      	movs	r3, #0
 80077c6:	73fb      	strb	r3, [r7, #15]

    if (led->step == 0U)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	7b5b      	ldrb	r3, [r3, #13]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d116      	bne.n	80077fe <led_mode_off+0x42>
    {
        if ((led_off(led, LED_RED) == LED_OK) &&
 80077d0:	2100      	movs	r1, #0
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f7ff ff62 	bl	800769c <led_off>
 80077d8:	4603      	mov	r3, r0
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d10d      	bne.n	80077fa <led_mode_off+0x3e>
            (led_off(led, LED_WHITE) == LED_OK))
 80077de:	2101      	movs	r1, #1
 80077e0:	6878      	ldr	r0, [r7, #4]
 80077e2:	f7ff ff5b 	bl	800769c <led_off>
 80077e6:	4603      	mov	r3, r0
        if ((led_off(led, LED_RED) == LED_OK) &&
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d106      	bne.n	80077fa <led_mode_off+0x3e>
        {
            led->step++;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	7b5b      	ldrb	r3, [r3, #13]
 80077f0:	3301      	adds	r3, #1
 80077f2:	b2da      	uxtb	r2, r3
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	735a      	strb	r2, [r3, #13]
 80077f8:	e001      	b.n	80077fe <led_mode_off+0x42>
        }
        else
        {
            res = LED_ERR;
 80077fa:	23ff      	movs	r3, #255	@ 0xff
 80077fc:	73fb      	strb	r3, [r7, #15]
        }
    }

    return res;
 80077fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007802:	4618      	mov	r0, r3
 8007804:	3710      	adds	r7, #16
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}

0800780a <led_mode_white>:


static int8_t led_mode_white(led_t* led)
{
 800780a:	b580      	push	{r7, lr}
 800780c:	b084      	sub	sp, #16
 800780e:	af00      	add	r7, sp, #0
 8007810:	6078      	str	r0, [r7, #4]
    int8_t res = LED_ERR;
 8007812:	23ff      	movs	r3, #255	@ 0xff
 8007814:	73fb      	strb	r3, [r7, #15]

    if (led->step != 0U)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	7b5b      	ldrb	r3, [r3, #13]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d002      	beq.n	8007824 <led_mode_white+0x1a>
    {
        res = LED_OK;
 800781e:	2300      	movs	r3, #0
 8007820:	73fb      	strb	r3, [r7, #15]
 8007822:	e015      	b.n	8007850 <led_mode_white+0x46>
    }
    else
    {
        if ((led_off(led, LED_RED) == LED_OK) &&
 8007824:	2100      	movs	r1, #0
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f7ff ff38 	bl	800769c <led_off>
 800782c:	4603      	mov	r3, r0
 800782e:	2b00      	cmp	r3, #0
 8007830:	d10e      	bne.n	8007850 <led_mode_white+0x46>
            (led_on(led, LED_WHITE) == LED_OK))
 8007832:	2101      	movs	r1, #1
 8007834:	6878      	ldr	r0, [r7, #4]
 8007836:	f7ff ff20 	bl	800767a <led_on>
 800783a:	4603      	mov	r3, r0
        if ((led_off(led, LED_RED) == LED_OK) &&
 800783c:	2b00      	cmp	r3, #0
 800783e:	d107      	bne.n	8007850 <led_mode_white+0x46>
        {
            led->step++;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	7b5b      	ldrb	r3, [r3, #13]
 8007844:	3301      	adds	r3, #1
 8007846:	b2da      	uxtb	r2, r3
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	735a      	strb	r2, [r3, #13]
            res = LED_OK;
 800784c:	2300      	movs	r3, #0
 800784e:	73fb      	strb	r3, [r7, #15]
        }
    }

    return res;
 8007850:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007854:	4618      	mov	r0, r3
 8007856:	3710      	adds	r7, #16
 8007858:	46bd      	mov	sp, r7
 800785a:	bd80      	pop	{r7, pc}

0800785c <led_mode_red>:

static int8_t led_mode_red(led_t* led)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b084      	sub	sp, #16
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
    int8_t res = LED_ERR;
 8007864:	23ff      	movs	r3, #255	@ 0xff
 8007866:	73fb      	strb	r3, [r7, #15]

    if (led->step != 0U)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	7b5b      	ldrb	r3, [r3, #13]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d002      	beq.n	8007876 <led_mode_red+0x1a>
    {
        res = LED_OK;
 8007870:	2300      	movs	r3, #0
 8007872:	73fb      	strb	r3, [r7, #15]
 8007874:	e015      	b.n	80078a2 <led_mode_red+0x46>
    }
    else
    {
        if ((led_on(led, LED_RED) == LED_OK) &&
 8007876:	2100      	movs	r1, #0
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f7ff fefe 	bl	800767a <led_on>
 800787e:	4603      	mov	r3, r0
 8007880:	2b00      	cmp	r3, #0
 8007882:	d10e      	bne.n	80078a2 <led_mode_red+0x46>
            (led_off(led, LED_WHITE) == LED_OK))
 8007884:	2101      	movs	r1, #1
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f7ff ff08 	bl	800769c <led_off>
 800788c:	4603      	mov	r3, r0
        if ((led_on(led, LED_RED) == LED_OK) &&
 800788e:	2b00      	cmp	r3, #0
 8007890:	d107      	bne.n	80078a2 <led_mode_red+0x46>
        {
            led->step++;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	7b5b      	ldrb	r3, [r3, #13]
 8007896:	3301      	adds	r3, #1
 8007898:	b2da      	uxtb	r2, r3
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	735a      	strb	r2, [r3, #13]
            res = LED_OK;
 800789e:	2300      	movs	r3, #0
 80078a0:	73fb      	strb	r3, [r7, #15]
        }
    }

    return res;
 80078a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80078a6:	4618      	mov	r0, r3
 80078a8:	3710      	adds	r7, #16
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}

080078ae <led_mode_blinking_red>:

static int8_t led_mode_blinking_red(led_t* led)
{
 80078ae:	b580      	push	{r7, lr}
 80078b0:	b082      	sub	sp, #8
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	6078      	str	r0, [r7, #4]
    if (led->pinState[LED_WHITE] != GPIO_PIN_RESET){
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	7bdb      	ldrb	r3, [r3, #15]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d003      	beq.n	80078c6 <led_mode_blinking_red+0x18>
    	(void)led_off(led, LED_WHITE);
 80078be:	2101      	movs	r1, #1
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f7ff feeb 	bl	800769c <led_off>
    }
    if (led->step < RED_STEPS_ON) {
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	7b5b      	ldrb	r3, [r3, #13]
 80078ca:	2b03      	cmp	r3, #3
 80078cc:	d808      	bhi.n	80078e0 <led_mode_blinking_red+0x32>
        if (led->pinState[LED_RED] != GPIO_PIN_SET){
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	7b9b      	ldrb	r3, [r3, #14]
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d00c      	beq.n	80078f0 <led_mode_blinking_red+0x42>
        	(void)led_on(led, LED_RED);
 80078d6:	2100      	movs	r1, #0
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f7ff fece 	bl	800767a <led_on>
 80078de:	e007      	b.n	80078f0 <led_mode_blinking_red+0x42>
        }
    }
    else {
        if (led->pinState[LED_RED] != GPIO_PIN_RESET){
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	7b9b      	ldrb	r3, [r3, #14]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d003      	beq.n	80078f0 <led_mode_blinking_red+0x42>
        	(void)led_off(led, LED_RED);
 80078e8:	2100      	movs	r1, #0
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f7ff fed6 	bl	800769c <led_off>
        }
    }

    led->step = (led->step + 1U) % BLINKING_RED_STEPS;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	7b5b      	ldrb	r3, [r3, #13]
 80078f4:	3301      	adds	r3, #1
 80078f6:	b2db      	uxtb	r3, r3
 80078f8:	f003 0307 	and.w	r3, r3, #7
 80078fc:	b2da      	uxtb	r2, r3
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	735a      	strb	r2, [r3, #13]

    return LED_OK;
 8007902:	2300      	movs	r3, #0
}
 8007904:	4618      	mov	r0, r3
 8007906:	3708      	adds	r7, #8
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <led_mode_blinking_red_slow>:

static int8_t led_mode_blinking_red_slow(led_t* led)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b082      	sub	sp, #8
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
    if (led->pinState[LED_WHITE] != GPIO_PIN_RESET){
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	7bdb      	ldrb	r3, [r3, #15]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d003      	beq.n	8007924 <led_mode_blinking_red_slow+0x18>
    	(void)led_off(led, LED_WHITE);
 800791c:	2101      	movs	r1, #1
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f7ff febc 	bl	800769c <led_off>
    }

    if (led->step < RED_STEPS_SLOW_ON) {
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	7b5b      	ldrb	r3, [r3, #13]
 8007928:	2b07      	cmp	r3, #7
 800792a:	d808      	bhi.n	800793e <led_mode_blinking_red_slow+0x32>
        if (led->pinState[LED_RED] != GPIO_PIN_SET){
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	7b9b      	ldrb	r3, [r3, #14]
 8007930:	2b01      	cmp	r3, #1
 8007932:	d00c      	beq.n	800794e <led_mode_blinking_red_slow+0x42>
        	(void)led_on(led, LED_RED);
 8007934:	2100      	movs	r1, #0
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f7ff fe9f 	bl	800767a <led_on>
 800793c:	e007      	b.n	800794e <led_mode_blinking_red_slow+0x42>
        }

    }
    else {
        if (led->pinState[LED_RED] != GPIO_PIN_RESET){
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	7b9b      	ldrb	r3, [r3, #14]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d003      	beq.n	800794e <led_mode_blinking_red_slow+0x42>
        	(void)led_off(led, LED_RED);
 8007946:	2100      	movs	r1, #0
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f7ff fea7 	bl	800769c <led_off>
        }

    }

    led->step = (led->step + 1U) % BLINKING_RED_SLOW_STEPS;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	7b5b      	ldrb	r3, [r3, #13]
 8007952:	3301      	adds	r3, #1
 8007954:	b2db      	uxtb	r3, r3
 8007956:	f003 030f 	and.w	r3, r3, #15
 800795a:	b2da      	uxtb	r2, r3
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	735a      	strb	r2, [r3, #13]

    return LED_OK;
 8007960:	2300      	movs	r3, #0
}
 8007962:	4618      	mov	r0, r3
 8007964:	3708      	adds	r7, #8
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}

0800796a <led_mode_blinking_white>:



static int8_t led_mode_blinking_white(led_t* led)
{
 800796a:	b580      	push	{r7, lr}
 800796c:	b082      	sub	sp, #8
 800796e:	af00      	add	r7, sp, #0
 8007970:	6078      	str	r0, [r7, #4]
    if (led->pinState[LED_RED] != GPIO_PIN_RESET){
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	7b9b      	ldrb	r3, [r3, #14]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d003      	beq.n	8007982 <led_mode_blinking_white+0x18>
    	(void)led_off(led, LED_RED);
 800797a:	2100      	movs	r1, #0
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f7ff fe8d 	bl	800769c <led_off>
    }


    if (led->step < WHITE_STEPS_ON) {
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	7b5b      	ldrb	r3, [r3, #13]
 8007986:	2b07      	cmp	r3, #7
 8007988:	d808      	bhi.n	800799c <led_mode_blinking_white+0x32>
        if (led->pinState[LED_WHITE] != GPIO_PIN_SET){
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	7bdb      	ldrb	r3, [r3, #15]
 800798e:	2b01      	cmp	r3, #1
 8007990:	d00c      	beq.n	80079ac <led_mode_blinking_white+0x42>
        	(void)led_on(led, LED_WHITE);
 8007992:	2101      	movs	r1, #1
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f7ff fe70 	bl	800767a <led_on>
 800799a:	e007      	b.n	80079ac <led_mode_blinking_white+0x42>
        }
    } else {
        if (led->pinState[LED_WHITE] != GPIO_PIN_RESET){
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	7bdb      	ldrb	r3, [r3, #15]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d003      	beq.n	80079ac <led_mode_blinking_white+0x42>
        	(void)led_off(led, LED_WHITE);
 80079a4:	2101      	movs	r1, #1
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f7ff fe78 	bl	800769c <led_off>
        }

    }

    led->step = (led->step + 1U) % BLINKING_WHITE_STEPS;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	7b5b      	ldrb	r3, [r3, #13]
 80079b0:	3301      	adds	r3, #1
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	f003 030f 	and.w	r3, r3, #15
 80079b8:	b2da      	uxtb	r2, r3
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	735a      	strb	r2, [r3, #13]

    return LED_OK;
 80079be:	2300      	movs	r3, #0
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3708      	adds	r7, #8
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <lfsr_next>:
static led_status_t rear_sign_green();
static led_status_t rear_sign_red();
static led_status_t rear_sign_yellow();

static inline uint16_t lfsr_next(void)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b083      	sub	sp, #12
 80079cc:	af00      	add	r7, sp, #0
    uint16_t lsb = lfsr & 1u;
 80079ce:	4b0e      	ldr	r3, [pc, #56]	@ (8007a08 <lfsr_next+0x40>)
 80079d0:	881b      	ldrh	r3, [r3, #0]
 80079d2:	f003 0301 	and.w	r3, r3, #1
 80079d6:	80fb      	strh	r3, [r7, #6]
    lfsr >>= 1;
 80079d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007a08 <lfsr_next+0x40>)
 80079da:	881b      	ldrh	r3, [r3, #0]
 80079dc:	085b      	lsrs	r3, r3, #1
 80079de:	b29a      	uxth	r2, r3
 80079e0:	4b09      	ldr	r3, [pc, #36]	@ (8007a08 <lfsr_next+0x40>)
 80079e2:	801a      	strh	r2, [r3, #0]
    if (lsb)
 80079e4:	88fb      	ldrh	r3, [r7, #6]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d006      	beq.n	80079f8 <lfsr_next+0x30>
        lfsr ^= 0xB400u;  /* polinomio x^16 + x^14 + x^13 + x^11 + 1 */
 80079ea:	4b07      	ldr	r3, [pc, #28]	@ (8007a08 <lfsr_next+0x40>)
 80079ec:	881a      	ldrh	r2, [r3, #0]
 80079ee:	4b07      	ldr	r3, [pc, #28]	@ (8007a0c <lfsr_next+0x44>)
 80079f0:	4053      	eors	r3, r2
 80079f2:	b29a      	uxth	r2, r3
 80079f4:	4b04      	ldr	r3, [pc, #16]	@ (8007a08 <lfsr_next+0x40>)
 80079f6:	801a      	strh	r2, [r3, #0]
    return lfsr;
 80079f8:	4b03      	ldr	r3, [pc, #12]	@ (8007a08 <lfsr_next+0x40>)
 80079fa:	881b      	ldrh	r3, [r3, #0]
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	370c      	adds	r7, #12
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr
 8007a08:	20000026 	.word	0x20000026
 8007a0c:	ffffb400 	.word	0xffffb400

08007a10 <random_rainbow>:


static inline void random_rainbow(uint8_t *r, uint8_t *g, uint8_t *b)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b084      	sub	sp, #16
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	60f8      	str	r0, [r7, #12]
 8007a18:	60b9      	str	r1, [r7, #8]
 8007a1a:	607a      	str	r2, [r7, #4]
    switch (lfsr_next() % 6) {
 8007a1c:	f7ff ffd4 	bl	80079c8 <lfsr_next>
 8007a20:	4603      	mov	r3, r0
 8007a22:	461a      	mov	r2, r3
 8007a24:	4b2c      	ldr	r3, [pc, #176]	@ (8007ad8 <random_rainbow+0xc8>)
 8007a26:	fba3 1302 	umull	r1, r3, r3, r2
 8007a2a:	0899      	lsrs	r1, r3, #2
 8007a2c:	460b      	mov	r3, r1
 8007a2e:	005b      	lsls	r3, r3, #1
 8007a30:	440b      	add	r3, r1
 8007a32:	005b      	lsls	r3, r3, #1
 8007a34:	1ad3      	subs	r3, r2, r3
 8007a36:	b29b      	uxth	r3, r3
 8007a38:	2b04      	cmp	r3, #4
 8007a3a:	d83f      	bhi.n	8007abc <random_rainbow+0xac>
 8007a3c:	a201      	add	r2, pc, #4	@ (adr r2, 8007a44 <random_rainbow+0x34>)
 8007a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a42:	bf00      	nop
 8007a44:	08007a59 	.word	0x08007a59
 8007a48:	08007a6d 	.word	0x08007a6d
 8007a4c:	08007a81 	.word	0x08007a81
 8007a50:	08007a95 	.word	0x08007a95
 8007a54:	08007aa9 	.word	0x08007aa9
        case 0: *r = 255; *g = 0;   *b = 0;   break; // rosso
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	22ff      	movs	r2, #255	@ 0xff
 8007a5c:	701a      	strb	r2, [r3, #0]
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	2200      	movs	r2, #0
 8007a62:	701a      	strb	r2, [r3, #0]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2200      	movs	r2, #0
 8007a68:	701a      	strb	r2, [r3, #0]
 8007a6a:	e031      	b.n	8007ad0 <random_rainbow+0xc0>
        case 1: *r = 255; *g = 80;  *b = 0;   break; // arancio
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	22ff      	movs	r2, #255	@ 0xff
 8007a70:	701a      	strb	r2, [r3, #0]
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	2250      	movs	r2, #80	@ 0x50
 8007a76:	701a      	strb	r2, [r3, #0]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	701a      	strb	r2, [r3, #0]
 8007a7e:	e027      	b.n	8007ad0 <random_rainbow+0xc0>
        case 2: *r = 255; *g = 255; *b = 0;   break; // giallo
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	22ff      	movs	r2, #255	@ 0xff
 8007a84:	701a      	strb	r2, [r3, #0]
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	22ff      	movs	r2, #255	@ 0xff
 8007a8a:	701a      	strb	r2, [r3, #0]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	701a      	strb	r2, [r3, #0]
 8007a92:	e01d      	b.n	8007ad0 <random_rainbow+0xc0>
        case 3: *r = 0;   *g = 255; *b = 0;   break; // verde
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2200      	movs	r2, #0
 8007a98:	701a      	strb	r2, [r3, #0]
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	22ff      	movs	r2, #255	@ 0xff
 8007a9e:	701a      	strb	r2, [r3, #0]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	701a      	strb	r2, [r3, #0]
 8007aa6:	e013      	b.n	8007ad0 <random_rainbow+0xc0>
        case 4: *r = 0;   *g = 0;   *b = 255; break; // blu
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	701a      	strb	r2, [r3, #0]
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	701a      	strb	r2, [r3, #0]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	22ff      	movs	r2, #255	@ 0xff
 8007ab8:	701a      	strb	r2, [r3, #0]
 8007aba:	e009      	b.n	8007ad0 <random_rainbow+0xc0>
        default:*r = 160; *g = 0;   *b = 255; break; // viola
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	22a0      	movs	r2, #160	@ 0xa0
 8007ac0:	701a      	strb	r2, [r3, #0]
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	701a      	strb	r2, [r3, #0]
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	22ff      	movs	r2, #255	@ 0xff
 8007acc:	701a      	strb	r2, [r3, #0]
 8007ace:	bf00      	nop
    }
}
 8007ad0:	bf00      	nop
 8007ad2:	3710      	adds	r7, #16
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}
 8007ad8:	aaaaaaab 	.word	0xaaaaaaab

08007adc <scale8>:




static inline uint8_t scale8(uint8_t x, uint8_t scale) {
 8007adc:	b480      	push	{r7}
 8007ade:	b083      	sub	sp, #12
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	460a      	mov	r2, r1
 8007ae6:	71fb      	strb	r3, [r7, #7]
 8007ae8:	4613      	mov	r3, r2
 8007aea:	71bb      	strb	r3, [r7, #6]
  return ((uint16_t)x * scale) >> 8;
 8007aec:	79fb      	ldrb	r3, [r7, #7]
 8007aee:	79ba      	ldrb	r2, [r7, #6]
 8007af0:	fb02 f303 	mul.w	r3, r2, r3
 8007af4:	121b      	asrs	r3, r3, #8
 8007af6:	b2db      	uxtb	r3, r3
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	370c      	adds	r7, #12
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr

08007b04 <led_stripe_init>:


led_status_t led_stripe_init(const led_stripes_config_t *cfg){
 8007b04:	b5b0      	push	{r4, r5, r7, lr}
 8007b06:	b082      	sub	sp, #8
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]

  if (!cfg) return LED_STRIPE_ERR;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d101      	bne.n	8007b16 <led_stripe_init+0x12>
 8007b12:	2301      	movs	r3, #1
 8007b14:	e038      	b.n	8007b88 <led_stripe_init+0x84>

  g_led_bus.cfg = *cfg;
 8007b16:	4a1e      	ldr	r2, [pc, #120]	@ (8007b90 <led_stripe_init+0x8c>)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	4614      	mov	r4, r2
 8007b1c:	461d      	mov	r5, r3
 8007b1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007b20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007b22:	682b      	ldr	r3, [r5, #0]
 8007b24:	6023      	str	r3, [r4, #0]
  g_led_bus.wr_buf_p = 0;
 8007b26:	4b1a      	ldr	r3, [pc, #104]	@ (8007b90 <led_stripe_init+0x8c>)
 8007b28:	2200      	movs	r2, #0
 8007b2a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  g_led_bus.dirty = 0;
 8007b2e:	4b18      	ldr	r3, [pc, #96]	@ (8007b90 <led_stripe_init+0x8c>)
 8007b30:	2200      	movs	r2, #0
 8007b32:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  memset(g_led_bus.rgb_arr, 0, sizeof(g_led_bus.rgb_arr));
 8007b36:	223f      	movs	r2, #63	@ 0x3f
 8007b38:	2100      	movs	r1, #0
 8007b3a:	4816      	ldr	r0, [pc, #88]	@ (8007b94 <led_stripe_init+0x90>)
 8007b3c:	f00e fb9f 	bl	801627e <memset>
  memset(g_led_bus.wr_buf,  0, sizeof(g_led_bus.wr_buf));
 8007b40:	2230      	movs	r2, #48	@ 0x30
 8007b42:	2100      	movs	r1, #0
 8007b44:	4814      	ldr	r0, [pc, #80]	@ (8007b98 <led_stripe_init+0x94>)
 8007b46:	f00e fb9a 	bl	801627e <memset>

  rear_led.bus  = &g_led_bus;
 8007b4a:	4b14      	ldr	r3, [pc, #80]	@ (8007b9c <led_stripe_init+0x98>)
 8007b4c:	4a10      	ldr	r2, [pc, #64]	@ (8007b90 <led_stripe_init+0x8c>)
 8007b4e:	601a      	str	r2, [r3, #0]
  rear_led.start = LED_REAR_LED_START;
 8007b50:	4b12      	ldr	r3, [pc, #72]	@ (8007b9c <led_stripe_init+0x98>)
 8007b52:	2208      	movs	r2, #8
 8007b54:	809a      	strh	r2, [r3, #4]
  rear_led.end   = LED_REAR_LED_END;
 8007b56:	4b11      	ldr	r3, [pc, #68]	@ (8007b9c <led_stripe_init+0x98>)
 8007b58:	2214      	movs	r2, #20
 8007b5a:	80da      	strh	r2, [r3, #6]
  rear_led.last_animation = IDLE;
 8007b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8007b9c <led_stripe_init+0x98>)
 8007b5e:	2200      	movs	r2, #0
 8007b60:	721a      	strb	r2, [r3, #8]
  rear_led.step = 0;
 8007b62:	4b0e      	ldr	r3, [pc, #56]	@ (8007b9c <led_stripe_init+0x98>)
 8007b64:	2200      	movs	r2, #0
 8007b66:	815a      	strh	r2, [r3, #10]

  rear_sign.bus  = &g_led_bus;
 8007b68:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba0 <led_stripe_init+0x9c>)
 8007b6a:	4a09      	ldr	r2, [pc, #36]	@ (8007b90 <led_stripe_init+0x8c>)
 8007b6c:	601a      	str	r2, [r3, #0]
  rear_sign.start = LED_REAR_SIGN_START;
 8007b6e:	4b0c      	ldr	r3, [pc, #48]	@ (8007ba0 <led_stripe_init+0x9c>)
 8007b70:	2200      	movs	r2, #0
 8007b72:	809a      	strh	r2, [r3, #4]
  rear_sign.end   = LED_REAR_SIGN_END;
 8007b74:	4b0a      	ldr	r3, [pc, #40]	@ (8007ba0 <led_stripe_init+0x9c>)
 8007b76:	2207      	movs	r2, #7
 8007b78:	80da      	strh	r2, [r3, #6]
  rear_sign.last_animation = IDLE;
 8007b7a:	4b09      	ldr	r3, [pc, #36]	@ (8007ba0 <led_stripe_init+0x9c>)
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	721a      	strb	r2, [r3, #8]
  rear_sign.step = 0;
 8007b80:	4b07      	ldr	r3, [pc, #28]	@ (8007ba0 <led_stripe_init+0x9c>)
 8007b82:	2200      	movs	r2, #0
 8007b84:	815a      	strh	r2, [r3, #10]

  return LED_STRIPE_OK;
 8007b86:	2300      	movs	r3, #0
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3708      	adds	r7, #8
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bdb0      	pop	{r4, r5, r7, pc}
 8007b90:	200029e4 	.word	0x200029e4
 8007b94:	200029f8 	.word	0x200029f8
 8007b98:	20002a37 	.word	0x20002a37
 8007b9c:	20002a70 	.word	0x20002a70
 8007ba0:	20002a7c 	.word	0x20002a7c

08007ba4 <rear_led_step>:

led_status_t rear_led_step(REAR_LED_TYPE animation){
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b084      	sub	sp, #16
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	4603      	mov	r3, r0
 8007bac:	71fb      	strb	r3, [r7, #7]

    if (g_led_bus.wr_buf_p != 0) {
 8007bae:	4b48      	ldr	r3, [pc, #288]	@ (8007cd0 <rear_led_step+0x12c>)
 8007bb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d001      	beq.n	8007bbc <rear_led_step+0x18>
        return LED_STRIPE_OK;   // DMA attivo  non tocco lo stato
 8007bb8:	2300      	movs	r3, #0
 8007bba:	e084      	b.n	8007cc6 <rear_led_step+0x122>
    }

	led_status_t res = LED_STRIPE_ERR;
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	73fb      	strb	r3, [r7, #15]


	if (animation != rear_led.last_animation){
 8007bc0:	4b44      	ldr	r3, [pc, #272]	@ (8007cd4 <rear_led_step+0x130>)
 8007bc2:	7a1b      	ldrb	r3, [r3, #8]
 8007bc4:	79fa      	ldrb	r2, [r7, #7]
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d005      	beq.n	8007bd6 <rear_led_step+0x32>
		rear_led.step = 0;
 8007bca:	4b42      	ldr	r3, [pc, #264]	@ (8007cd4 <rear_led_step+0x130>)
 8007bcc:	2200      	movs	r2, #0
 8007bce:	815a      	strh	r2, [r3, #10]
		rear_led.last_animation = animation;
 8007bd0:	4a40      	ldr	r2, [pc, #256]	@ (8007cd4 <rear_led_step+0x130>)
 8007bd2:	79fb      	ldrb	r3, [r7, #7]
 8007bd4:	7213      	strb	r3, [r2, #8]
	}

	switch(animation){
 8007bd6:	79fb      	ldrb	r3, [r7, #7]
 8007bd8:	2b08      	cmp	r3, #8
 8007bda:	d85d      	bhi.n	8007c98 <rear_led_step+0xf4>
 8007bdc:	a201      	add	r2, pc, #4	@ (adr r2, 8007be4 <rear_led_step+0x40>)
 8007bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007be2:	bf00      	nop
 8007be4:	08007c09 	.word	0x08007c09
 8007be8:	08007c19 	.word	0x08007c19
 8007bec:	08007c29 	.word	0x08007c29
 8007bf0:	08007c39 	.word	0x08007c39
 8007bf4:	08007c49 	.word	0x08007c49
 8007bf8:	08007c59 	.word	0x08007c59
 8007bfc:	08007c69 	.word	0x08007c69
 8007c00:	08007c79 	.word	0x08007c79
 8007c04:	08007c89 	.word	0x08007c89
		case IDLE:
			if(rear_led_off() == LED_STRIPE_OK){
 8007c08:	f000 f8dc 	bl	8007dc4 <rear_led_off>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d147      	bne.n	8007ca2 <rear_led_step+0xfe>
				res = LED_STRIPE_OK;
 8007c12:	2300      	movs	r3, #0
 8007c14:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007c16:	e044      	b.n	8007ca2 <rear_led_step+0xfe>
		case BACKLIGHTS:
			if(rear_led_anim_backlights() == LED_STRIPE_OK){
 8007c18:	f000 f9ec 	bl	8007ff4 <rear_led_anim_backlights>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d141      	bne.n	8007ca6 <rear_led_step+0x102>
				res = LED_STRIPE_OK;
 8007c22:	2300      	movs	r3, #0
 8007c24:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007c26:	e03e      	b.n	8007ca6 <rear_led_step+0x102>
		case  BRAKING_LIGHTS:
			if(rear_led_anim_stop() == LED_STRIPE_OK){
 8007c28:	f000 f9bc 	bl	8007fa4 <rear_led_anim_stop>
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d13b      	bne.n	8007caa <rear_led_step+0x106>
				res = LED_STRIPE_OK;
 8007c32:	2300      	movs	r3, #0
 8007c34:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007c36:	e038      	b.n	8007caa <rear_led_step+0x106>
		case  BACKWARD_LIGHTS:
			if(rear_led_anim_backward() == LED_STRIPE_OK){
 8007c38:	f000 fb8c 	bl	8008354 <rear_led_anim_backward>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d135      	bne.n	8007cae <rear_led_step+0x10a>
				res = LED_STRIPE_OK;
 8007c42:	2300      	movs	r3, #0
 8007c44:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007c46:	e032      	b.n	8007cae <rear_led_step+0x10a>
		case  ARROW_LEFT:
			if(rear_led_anim_arrow_left() == LED_STRIPE_OK){
 8007c48:	f000 fad8 	bl	80081fc <rear_led_anim_arrow_left>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d12f      	bne.n	8007cb2 <rear_led_step+0x10e>
				res = LED_STRIPE_OK;
 8007c52:	2300      	movs	r3, #0
 8007c54:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007c56:	e02c      	b.n	8007cb2 <rear_led_step+0x10e>
		case  ARROW_RIGHT:
			if(rear_led_anim_arrow_right() == LED_STRIPE_OK){
 8007c58:	f000 fa24 	bl	80080a4 <rear_led_anim_arrow_right>
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d129      	bne.n	8007cb6 <rear_led_step+0x112>
				res = LED_STRIPE_OK;
 8007c62:	2300      	movs	r3, #0
 8007c64:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007c66:	e026      	b.n	8007cb6 <rear_led_step+0x112>

		case SPECIAL_LIGHTS:
			if(rear_led_special_lights() == LED_STRIPE_OK){
 8007c68:	f000 f8fc 	bl	8007e64 <rear_led_special_lights>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d123      	bne.n	8007cba <rear_led_step+0x116>
				res = LED_STRIPE_OK;
 8007c72:	2300      	movs	r3, #0
 8007c74:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007c76:	e020      	b.n	8007cba <rear_led_step+0x116>

		case  EMERGENCY_LIGHTS:
			if(rear_led_emercency_lights() == LED_STRIPE_OK){
 8007c78:	f000 f91e 	bl	8007eb8 <rear_led_emercency_lights>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d11d      	bne.n	8007cbe <rear_led_step+0x11a>
				res = LED_STRIPE_OK;
 8007c82:	2300      	movs	r3, #0
 8007c84:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007c86:	e01a      	b.n	8007cbe <rear_led_step+0x11a>

		case DEGRADED_LIGHTS:
			if(rear_led_degraded_lights() == LED_STRIPE_OK){
 8007c88:	f000 f964 	bl	8007f54 <rear_led_degraded_lights>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d117      	bne.n	8007cc2 <rear_led_step+0x11e>
				res = LED_STRIPE_OK;
 8007c92:	2300      	movs	r3, #0
 8007c94:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007c96:	e014      	b.n	8007cc2 <rear_led_step+0x11e>
		default:
			rear_led_off();
 8007c98:	f000 f894 	bl	8007dc4 <rear_led_off>
			res = LED_STRIPE_ERR;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	73fb      	strb	r3, [r7, #15]
			break;
 8007ca0:	e010      	b.n	8007cc4 <rear_led_step+0x120>
			break;
 8007ca2:	bf00      	nop
 8007ca4:	e00e      	b.n	8007cc4 <rear_led_step+0x120>
			break;
 8007ca6:	bf00      	nop
 8007ca8:	e00c      	b.n	8007cc4 <rear_led_step+0x120>
			break;
 8007caa:	bf00      	nop
 8007cac:	e00a      	b.n	8007cc4 <rear_led_step+0x120>
			break;
 8007cae:	bf00      	nop
 8007cb0:	e008      	b.n	8007cc4 <rear_led_step+0x120>
			break;
 8007cb2:	bf00      	nop
 8007cb4:	e006      	b.n	8007cc4 <rear_led_step+0x120>
			break;
 8007cb6:	bf00      	nop
 8007cb8:	e004      	b.n	8007cc4 <rear_led_step+0x120>
			break;
 8007cba:	bf00      	nop
 8007cbc:	e002      	b.n	8007cc4 <rear_led_step+0x120>
			break;
 8007cbe:	bf00      	nop
 8007cc0:	e000      	b.n	8007cc4 <rear_led_step+0x120>
			break;
 8007cc2:	bf00      	nop

	}
	return res;
 8007cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3710      	adds	r7, #16
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}
 8007cce:	bf00      	nop
 8007cd0:	200029e4 	.word	0x200029e4
 8007cd4:	20002a70 	.word	0x20002a70

08007cd8 <rear_sign_step>:



led_status_t rear_sign_step(REAR_SIGN_TYPE animation){
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b084      	sub	sp, #16
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	4603      	mov	r3, r0
 8007ce0:	71fb      	strb	r3, [r7, #7]


    if (g_led_bus.wr_buf_p != 0) {
 8007ce2:	4b36      	ldr	r3, [pc, #216]	@ (8007dbc <rear_sign_step+0xe4>)
 8007ce4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d001      	beq.n	8007cf0 <rear_sign_step+0x18>
        return LED_STRIPE_OK;   // DMA attivo  non tocco lo stato
 8007cec:	2300      	movs	r3, #0
 8007cee:	e060      	b.n	8007db2 <rear_sign_step+0xda>
    }

	led_status_t res = LED_STRIPE_ERR;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	73fb      	strb	r3, [r7, #15]


	if (animation != rear_sign.last_animation){
 8007cf4:	4b32      	ldr	r3, [pc, #200]	@ (8007dc0 <rear_sign_step+0xe8>)
 8007cf6:	7a1b      	ldrb	r3, [r3, #8]
 8007cf8:	79fa      	ldrb	r2, [r7, #7]
 8007cfa:	429a      	cmp	r2, r3
 8007cfc:	d005      	beq.n	8007d0a <rear_sign_step+0x32>
		rear_sign.step = 0;
 8007cfe:	4b30      	ldr	r3, [pc, #192]	@ (8007dc0 <rear_sign_step+0xe8>)
 8007d00:	2200      	movs	r2, #0
 8007d02:	815a      	strh	r2, [r3, #10]
		rear_sign.last_animation = animation;
 8007d04:	4a2e      	ldr	r2, [pc, #184]	@ (8007dc0 <rear_sign_step+0xe8>)
 8007d06:	79fb      	ldrb	r3, [r7, #7]
 8007d08:	7213      	strb	r3, [r2, #8]
	}

	switch(animation){
 8007d0a:	79fb      	ldrb	r3, [r7, #7]
 8007d0c:	2b05      	cmp	r3, #5
 8007d0e:	d83f      	bhi.n	8007d90 <rear_sign_step+0xb8>
 8007d10:	a201      	add	r2, pc, #4	@ (adr r2, 8007d18 <rear_sign_step+0x40>)
 8007d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d16:	bf00      	nop
 8007d18:	08007d31 	.word	0x08007d31
 8007d1c:	08007d41 	.word	0x08007d41
 8007d20:	08007d51 	.word	0x08007d51
 8007d24:	08007d61 	.word	0x08007d61
 8007d28:	08007d71 	.word	0x08007d71
 8007d2c:	08007d81 	.word	0x08007d81
		case SIGN_OFF:
			if(rear_sign_off() == LED_STRIPE_OK){
 8007d30:	f000 f870 	bl	8007e14 <rear_sign_off>
 8007d34:	4603      	mov	r3, r0
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d12f      	bne.n	8007d9a <rear_sign_step+0xc2>
				res = LED_STRIPE_OK;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007d3e:	e02c      	b.n	8007d9a <rear_sign_step+0xc2>
		case SIGN_WHITE:
			if(rear_sign_white() == LED_STRIPE_OK){
 8007d40:	f000 fb30 	bl	80083a4 <rear_sign_white>
 8007d44:	4603      	mov	r3, r0
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d129      	bne.n	8007d9e <rear_sign_step+0xc6>
				res = LED_STRIPE_OK;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007d4e:	e026      	b.n	8007d9e <rear_sign_step+0xc6>
		case SIGN_GREEN:
			if(rear_sign_green() == LED_STRIPE_OK){
 8007d50:	f000 fb78 	bl	8008444 <rear_sign_green>
 8007d54:	4603      	mov	r3, r0
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d123      	bne.n	8007da2 <rear_sign_step+0xca>
				res = LED_STRIPE_OK;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007d5e:	e020      	b.n	8007da2 <rear_sign_step+0xca>
		case SIGN_ORANGE:
			if(rear_sign_orange() == LED_STRIPE_OK){
 8007d60:	f000 fb98 	bl	8008494 <rear_sign_orange>
 8007d64:	4603      	mov	r3, r0
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d11d      	bne.n	8007da6 <rear_sign_step+0xce>
				res = LED_STRIPE_OK;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007d6e:	e01a      	b.n	8007da6 <rear_sign_step+0xce>
		case SIGN_RED:
			if(rear_sign_red() == LED_STRIPE_OK){
 8007d70:	f000 fb40 	bl	80083f4 <rear_sign_red>
 8007d74:	4603      	mov	r3, r0
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d117      	bne.n	8007daa <rear_sign_step+0xd2>
				res = LED_STRIPE_OK;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007d7e:	e014      	b.n	8007daa <rear_sign_step+0xd2>
		case SIGN_YELLOW:
			if(rear_sign_yellow() == LED_STRIPE_OK){
 8007d80:	f000 fbb0 	bl	80084e4 <rear_sign_yellow>
 8007d84:	4603      	mov	r3, r0
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d111      	bne.n	8007dae <rear_sign_step+0xd6>
				res = LED_STRIPE_OK;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007d8e:	e00e      	b.n	8007dae <rear_sign_step+0xd6>
		default:
			rear_sign_off();
 8007d90:	f000 f840 	bl	8007e14 <rear_sign_off>
			res = LED_STRIPE_ERR;
 8007d94:	2301      	movs	r3, #1
 8007d96:	73fb      	strb	r3, [r7, #15]
			break;
 8007d98:	e00a      	b.n	8007db0 <rear_sign_step+0xd8>
			break;
 8007d9a:	bf00      	nop
 8007d9c:	e008      	b.n	8007db0 <rear_sign_step+0xd8>
			break;
 8007d9e:	bf00      	nop
 8007da0:	e006      	b.n	8007db0 <rear_sign_step+0xd8>
			break;
 8007da2:	bf00      	nop
 8007da4:	e004      	b.n	8007db0 <rear_sign_step+0xd8>
			break;
 8007da6:	bf00      	nop
 8007da8:	e002      	b.n	8007db0 <rear_sign_step+0xd8>
			break;
 8007daa:	bf00      	nop
 8007dac:	e000      	b.n	8007db0 <rear_sign_step+0xd8>
			break;
 8007dae:	bf00      	nop

	}
	return res;
 8007db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	3710      	adds	r7, #16
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}
 8007dba:	bf00      	nop
 8007dbc:	200029e4 	.word	0x200029e4
 8007dc0:	20002a7c 	.word	0x20002a7c

08007dc4 <rear_led_off>:

static led_status_t rear_led_off(void)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b082      	sub	sp, #8
 8007dc8:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 8007dca:	4b10      	ldr	r3, [pc, #64]	@ (8007e0c <rear_led_off+0x48>)
 8007dcc:	895b      	ldrh	r3, [r3, #10]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d001      	beq.n	8007dd6 <rear_led_off+0x12>
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	e016      	b.n	8007e04 <rear_led_off+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 0, 0, 0) != LED_STRIPE_OK)
 8007dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8007e0c <rear_led_off+0x48>)
 8007dd8:	8898      	ldrh	r0, [r3, #4]
 8007dda:	4b0c      	ldr	r3, [pc, #48]	@ (8007e0c <rear_led_off+0x48>)
 8007ddc:	88d9      	ldrh	r1, [r3, #6]
 8007dde:	2300      	movs	r3, #0
 8007de0:	9300      	str	r3, [sp, #0]
 8007de2:	2300      	movs	r3, #0
 8007de4:	2200      	movs	r2, #0
 8007de6:	f000 fbe3 	bl	80085b0 <led_set_RGB_range>
 8007dea:	4603      	mov	r3, r0
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d001      	beq.n	8007df4 <rear_led_off+0x30>
        return LED_STRIPE_ERR;
 8007df0:	2301      	movs	r3, #1
 8007df2:	e007      	b.n	8007e04 <rear_led_off+0x40>

    g_led_bus.dirty = 1;
 8007df4:	4b06      	ldr	r3, [pc, #24]	@ (8007e10 <rear_led_off+0x4c>)
 8007df6:	2201      	movs	r2, #1
 8007df8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8007dfc:	4b03      	ldr	r3, [pc, #12]	@ (8007e0c <rear_led_off+0x48>)
 8007dfe:	2201      	movs	r2, #1
 8007e00:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007e02:	2300      	movs	r3, #0
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}
 8007e0a:	bf00      	nop
 8007e0c:	20002a70 	.word	0x20002a70
 8007e10:	200029e4 	.word	0x200029e4

08007e14 <rear_sign_off>:



static led_status_t rear_sign_off(void)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b082      	sub	sp, #8
 8007e18:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 8007e1a:	4b10      	ldr	r3, [pc, #64]	@ (8007e5c <rear_sign_off+0x48>)
 8007e1c:	895b      	ldrh	r3, [r3, #10]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d001      	beq.n	8007e26 <rear_sign_off+0x12>
 8007e22:	2300      	movs	r3, #0
 8007e24:	e016      	b.n	8007e54 <rear_sign_off+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 0, 0, 0) != LED_STRIPE_OK)
 8007e26:	4b0d      	ldr	r3, [pc, #52]	@ (8007e5c <rear_sign_off+0x48>)
 8007e28:	8898      	ldrh	r0, [r3, #4]
 8007e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8007e5c <rear_sign_off+0x48>)
 8007e2c:	88d9      	ldrh	r1, [r3, #6]
 8007e2e:	2300      	movs	r3, #0
 8007e30:	9300      	str	r3, [sp, #0]
 8007e32:	2300      	movs	r3, #0
 8007e34:	2200      	movs	r2, #0
 8007e36:	f000 fbbb 	bl	80085b0 <led_set_RGB_range>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d001      	beq.n	8007e44 <rear_sign_off+0x30>
        return LED_STRIPE_ERR;
 8007e40:	2301      	movs	r3, #1
 8007e42:	e007      	b.n	8007e54 <rear_sign_off+0x40>

    g_led_bus.dirty = 1;
 8007e44:	4b06      	ldr	r3, [pc, #24]	@ (8007e60 <rear_sign_off+0x4c>)
 8007e46:	2201      	movs	r2, #1
 8007e48:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 8007e4c:	4b03      	ldr	r3, [pc, #12]	@ (8007e5c <rear_sign_off+0x48>)
 8007e4e:	2201      	movs	r2, #1
 8007e50:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007e52:	2300      	movs	r3, #0
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	bf00      	nop
 8007e5c:	20002a7c 	.word	0x20002a7c
 8007e60:	200029e4 	.word	0x200029e4

08007e64 <rear_led_special_lights>:


static led_status_t rear_led_special_lights(void)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b082      	sub	sp, #8
 8007e68:	af00      	add	r7, sp, #0

    for (uint16_t i = rear_led.start; i <= rear_led.end; i++) {
 8007e6a:	4b11      	ldr	r3, [pc, #68]	@ (8007eb0 <rear_led_special_lights+0x4c>)
 8007e6c:	889b      	ldrh	r3, [r3, #4]
 8007e6e:	80fb      	strh	r3, [r7, #6]
 8007e70:	e00f      	b.n	8007e92 <rear_led_special_lights+0x2e>

        uint8_t r, g, b;
        random_rainbow(&r, &g, &b);
 8007e72:	1cfa      	adds	r2, r7, #3
 8007e74:	1d39      	adds	r1, r7, #4
 8007e76:	1d7b      	adds	r3, r7, #5
 8007e78:	4618      	mov	r0, r3
 8007e7a:	f7ff fdc9 	bl	8007a10 <random_rainbow>

        led_set_RGB((uint8_t)i, r, g, b);
 8007e7e:	88fb      	ldrh	r3, [r7, #6]
 8007e80:	b2d8      	uxtb	r0, r3
 8007e82:	7979      	ldrb	r1, [r7, #5]
 8007e84:	793a      	ldrb	r2, [r7, #4]
 8007e86:	78fb      	ldrb	r3, [r7, #3]
 8007e88:	f000 fb54 	bl	8008534 <led_set_RGB>
    for (uint16_t i = rear_led.start; i <= rear_led.end; i++) {
 8007e8c:	88fb      	ldrh	r3, [r7, #6]
 8007e8e:	3301      	adds	r3, #1
 8007e90:	80fb      	strh	r3, [r7, #6]
 8007e92:	4b07      	ldr	r3, [pc, #28]	@ (8007eb0 <rear_led_special_lights+0x4c>)
 8007e94:	88db      	ldrh	r3, [r3, #6]
 8007e96:	88fa      	ldrh	r2, [r7, #6]
 8007e98:	429a      	cmp	r2, r3
 8007e9a:	d9ea      	bls.n	8007e72 <rear_led_special_lights+0xe>

    }

    g_led_bus.dirty = 1;
 8007e9c:	4b05      	ldr	r3, [pc, #20]	@ (8007eb4 <rear_led_special_lights+0x50>)
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    return LED_STRIPE_OK;
 8007ea4:	2300      	movs	r3, #0
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3708      	adds	r7, #8
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}
 8007eae:	bf00      	nop
 8007eb0:	20002a70 	.word	0x20002a70
 8007eb4:	200029e4 	.word	0x200029e4

08007eb8 <rear_led_emercency_lights>:


static led_status_t rear_led_emercency_lights(void)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b084      	sub	sp, #16
 8007ebc:	af02      	add	r7, sp, #8
	led_status_t res = LED_STRIPE_ERR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	71fb      	strb	r3, [r7, #7]
	if (rear_led.step == 0 && led_set_RGB_range(rear_led.start, rear_led.end, 255, 0, 0) == LED_STRIPE_OK){
 8007ec2:	4b22      	ldr	r3, [pc, #136]	@ (8007f4c <rear_led_emercency_lights+0x94>)
 8007ec4:	895b      	ldrh	r3, [r3, #10]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d113      	bne.n	8007ef2 <rear_led_emercency_lights+0x3a>
 8007eca:	4b20      	ldr	r3, [pc, #128]	@ (8007f4c <rear_led_emercency_lights+0x94>)
 8007ecc:	8898      	ldrh	r0, [r3, #4]
 8007ece:	4b1f      	ldr	r3, [pc, #124]	@ (8007f4c <rear_led_emercency_lights+0x94>)
 8007ed0:	88d9      	ldrh	r1, [r3, #6]
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	9300      	str	r3, [sp, #0]
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	22ff      	movs	r2, #255	@ 0xff
 8007eda:	f000 fb69 	bl	80085b0 <led_set_RGB_range>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d106      	bne.n	8007ef2 <rear_led_emercency_lights+0x3a>
		g_led_bus.dirty = 1;
 8007ee4:	4b1a      	ldr	r3, [pc, #104]	@ (8007f50 <rear_led_emercency_lights+0x98>)
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
		res = LED_STRIPE_OK;
 8007eec:	2300      	movs	r3, #0
 8007eee:	71fb      	strb	r3, [r7, #7]
 8007ef0:	e019      	b.n	8007f26 <rear_led_emercency_lights+0x6e>
	}else if (rear_led.step == (EMERGENCY_PERIOD / 2) && led_set_RGB_range(rear_led.start, rear_led.end, 0, 0, 0) == LED_STRIPE_OK){
 8007ef2:	4b16      	ldr	r3, [pc, #88]	@ (8007f4c <rear_led_emercency_lights+0x94>)
 8007ef4:	895b      	ldrh	r3, [r3, #10]
 8007ef6:	2b08      	cmp	r3, #8
 8007ef8:	d113      	bne.n	8007f22 <rear_led_emercency_lights+0x6a>
 8007efa:	4b14      	ldr	r3, [pc, #80]	@ (8007f4c <rear_led_emercency_lights+0x94>)
 8007efc:	8898      	ldrh	r0, [r3, #4]
 8007efe:	4b13      	ldr	r3, [pc, #76]	@ (8007f4c <rear_led_emercency_lights+0x94>)
 8007f00:	88d9      	ldrh	r1, [r3, #6]
 8007f02:	2300      	movs	r3, #0
 8007f04:	9300      	str	r3, [sp, #0]
 8007f06:	2300      	movs	r3, #0
 8007f08:	2200      	movs	r2, #0
 8007f0a:	f000 fb51 	bl	80085b0 <led_set_RGB_range>
 8007f0e:	4603      	mov	r3, r0
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d106      	bne.n	8007f22 <rear_led_emercency_lights+0x6a>
		g_led_bus.dirty = 1;
 8007f14:	4b0e      	ldr	r3, [pc, #56]	@ (8007f50 <rear_led_emercency_lights+0x98>)
 8007f16:	2201      	movs	r2, #1
 8007f18:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
		res = LED_STRIPE_OK;
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	71fb      	strb	r3, [r7, #7]
 8007f20:	e001      	b.n	8007f26 <rear_led_emercency_lights+0x6e>
	}else{
		res = LED_STRIPE_OK;
 8007f22:	2300      	movs	r3, #0
 8007f24:	71fb      	strb	r3, [r7, #7]
	}


	rear_led.step = (rear_led.step + 1) % EMERGENCY_PERIOD;
 8007f26:	4b09      	ldr	r3, [pc, #36]	@ (8007f4c <rear_led_emercency_lights+0x94>)
 8007f28:	895b      	ldrh	r3, [r3, #10]
 8007f2a:	3301      	adds	r3, #1
 8007f2c:	425a      	negs	r2, r3
 8007f2e:	f003 030f 	and.w	r3, r3, #15
 8007f32:	f002 020f 	and.w	r2, r2, #15
 8007f36:	bf58      	it	pl
 8007f38:	4253      	negpl	r3, r2
 8007f3a:	b29a      	uxth	r2, r3
 8007f3c:	4b03      	ldr	r3, [pc, #12]	@ (8007f4c <rear_led_emercency_lights+0x94>)
 8007f3e:	815a      	strh	r2, [r3, #10]

	return res;
 8007f40:	79fb      	ldrb	r3, [r7, #7]
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	3708      	adds	r7, #8
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}
 8007f4a:	bf00      	nop
 8007f4c:	20002a70 	.word	0x20002a70
 8007f50:	200029e4 	.word	0x200029e4

08007f54 <rear_led_degraded_lights>:

static led_status_t rear_led_degraded_lights(void)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b082      	sub	sp, #8
 8007f58:	af02      	add	r7, sp, #8
	if (rear_led.step != 0) return LED_STRIPE_OK;
 8007f5a:	4b10      	ldr	r3, [pc, #64]	@ (8007f9c <rear_led_degraded_lights+0x48>)
 8007f5c:	895b      	ldrh	r3, [r3, #10]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d001      	beq.n	8007f66 <rear_led_degraded_lights+0x12>
 8007f62:	2300      	movs	r3, #0
 8007f64:	e016      	b.n	8007f94 <rear_led_degraded_lights+0x40>

	if (led_set_RGB_range(rear_led.start, rear_led.end, 255, 255, 0) != LED_STRIPE_OK)
 8007f66:	4b0d      	ldr	r3, [pc, #52]	@ (8007f9c <rear_led_degraded_lights+0x48>)
 8007f68:	8898      	ldrh	r0, [r3, #4]
 8007f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8007f9c <rear_led_degraded_lights+0x48>)
 8007f6c:	88d9      	ldrh	r1, [r3, #6]
 8007f6e:	2300      	movs	r3, #0
 8007f70:	9300      	str	r3, [sp, #0]
 8007f72:	23ff      	movs	r3, #255	@ 0xff
 8007f74:	22ff      	movs	r2, #255	@ 0xff
 8007f76:	f000 fb1b 	bl	80085b0 <led_set_RGB_range>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d001      	beq.n	8007f84 <rear_led_degraded_lights+0x30>
		return LED_STRIPE_ERR;
 8007f80:	2301      	movs	r3, #1
 8007f82:	e007      	b.n	8007f94 <rear_led_degraded_lights+0x40>

	g_led_bus.dirty = 1;
 8007f84:	4b06      	ldr	r3, [pc, #24]	@ (8007fa0 <rear_led_degraded_lights+0x4c>)
 8007f86:	2201      	movs	r2, #1
 8007f88:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
	rear_led.step = 1;
 8007f8c:	4b03      	ldr	r3, [pc, #12]	@ (8007f9c <rear_led_degraded_lights+0x48>)
 8007f8e:	2201      	movs	r2, #1
 8007f90:	815a      	strh	r2, [r3, #10]
	return LED_STRIPE_OK;
 8007f92:	2300      	movs	r3, #0
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}
 8007f9a:	bf00      	nop
 8007f9c:	20002a70 	.word	0x20002a70
 8007fa0:	200029e4 	.word	0x200029e4

08007fa4 <rear_led_anim_stop>:

static led_status_t rear_led_anim_stop(void)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b082      	sub	sp, #8
 8007fa8:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 8007faa:	4b10      	ldr	r3, [pc, #64]	@ (8007fec <rear_led_anim_stop+0x48>)
 8007fac:	895b      	ldrh	r3, [r3, #10]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d001      	beq.n	8007fb6 <rear_led_anim_stop+0x12>
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	e016      	b.n	8007fe4 <rear_led_anim_stop+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 255, 0, 0) != LED_STRIPE_OK)
 8007fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8007fec <rear_led_anim_stop+0x48>)
 8007fb8:	8898      	ldrh	r0, [r3, #4]
 8007fba:	4b0c      	ldr	r3, [pc, #48]	@ (8007fec <rear_led_anim_stop+0x48>)
 8007fbc:	88d9      	ldrh	r1, [r3, #6]
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	9300      	str	r3, [sp, #0]
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	22ff      	movs	r2, #255	@ 0xff
 8007fc6:	f000 faf3 	bl	80085b0 <led_set_RGB_range>
 8007fca:	4603      	mov	r3, r0
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d001      	beq.n	8007fd4 <rear_led_anim_stop+0x30>
        return LED_STRIPE_ERR;
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	e007      	b.n	8007fe4 <rear_led_anim_stop+0x40>

    g_led_bus.dirty = 1;
 8007fd4:	4b06      	ldr	r3, [pc, #24]	@ (8007ff0 <rear_led_anim_stop+0x4c>)
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8007fdc:	4b03      	ldr	r3, [pc, #12]	@ (8007fec <rear_led_anim_stop+0x48>)
 8007fde:	2201      	movs	r2, #1
 8007fe0:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007fe2:	2300      	movs	r3, #0
}
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}
 8007fea:	bf00      	nop
 8007fec:	20002a70 	.word	0x20002a70
 8007ff0:	200029e4 	.word	0x200029e4

08007ff4 <rear_led_anim_backlights>:


static led_status_t rear_led_anim_backlights(void)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b084      	sub	sp, #16
 8007ff8:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 8007ffa:	4b28      	ldr	r3, [pc, #160]	@ (800809c <rear_led_anim_backlights+0xa8>)
 8007ffc:	895b      	ldrh	r3, [r3, #10]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d001      	beq.n	8008006 <rear_led_anim_backlights+0x12>
 8008002:	2300      	movs	r3, #0
 8008004:	e045      	b.n	8008092 <rear_led_anim_backlights+0x9e>

    // spegni solo il range rear_led
    if (led_set_RGB_range(rear_led.start, rear_led.end, 0, 0, 0) != LED_STRIPE_OK)
 8008006:	4b25      	ldr	r3, [pc, #148]	@ (800809c <rear_led_anim_backlights+0xa8>)
 8008008:	8898      	ldrh	r0, [r3, #4]
 800800a:	4b24      	ldr	r3, [pc, #144]	@ (800809c <rear_led_anim_backlights+0xa8>)
 800800c:	88d9      	ldrh	r1, [r3, #6]
 800800e:	2300      	movs	r3, #0
 8008010:	9300      	str	r3, [sp, #0]
 8008012:	2300      	movs	r3, #0
 8008014:	2200      	movs	r2, #0
 8008016:	f000 facb 	bl	80085b0 <led_set_RGB_range>
 800801a:	4603      	mov	r3, r0
 800801c:	2b00      	cmp	r3, #0
 800801e:	d001      	beq.n	8008024 <rear_led_anim_backlights+0x30>
        return LED_STRIPE_ERR;
 8008020:	2301      	movs	r3, #1
 8008022:	e036      	b.n	8008092 <rear_led_anim_backlights+0x9e>

    uint16_t len = rear_led.end - rear_led.start + 1;
 8008024:	4b1d      	ldr	r3, [pc, #116]	@ (800809c <rear_led_anim_backlights+0xa8>)
 8008026:	88da      	ldrh	r2, [r3, #6]
 8008028:	4b1c      	ldr	r3, [pc, #112]	@ (800809c <rear_led_anim_backlights+0xa8>)
 800802a:	889b      	ldrh	r3, [r3, #4]
 800802c:	1ad3      	subs	r3, r2, r3
 800802e:	b29b      	uxth	r3, r3
 8008030:	3301      	adds	r3, #1
 8008032:	80bb      	strh	r3, [r7, #4]
    uint16_t k = (len < 4) ? len : 4;
 8008034:	88bb      	ldrh	r3, [r7, #4]
 8008036:	2b04      	cmp	r3, #4
 8008038:	bf28      	it	cs
 800803a:	2304      	movcs	r3, #4
 800803c:	807b      	strh	r3, [r7, #2]

    for (uint16_t i = 0; i < k; i++) {
 800803e:	2300      	movs	r3, #0
 8008040:	80fb      	strh	r3, [r7, #6]
 8008042:	e01a      	b.n	800807a <rear_led_anim_backlights+0x86>
        led_set_RGB((uint8_t)(rear_led.start + i), 100, 0, 0);
 8008044:	4b15      	ldr	r3, [pc, #84]	@ (800809c <rear_led_anim_backlights+0xa8>)
 8008046:	889b      	ldrh	r3, [r3, #4]
 8008048:	b2da      	uxtb	r2, r3
 800804a:	88fb      	ldrh	r3, [r7, #6]
 800804c:	b2db      	uxtb	r3, r3
 800804e:	4413      	add	r3, r2
 8008050:	b2d8      	uxtb	r0, r3
 8008052:	2300      	movs	r3, #0
 8008054:	2200      	movs	r2, #0
 8008056:	2164      	movs	r1, #100	@ 0x64
 8008058:	f000 fa6c 	bl	8008534 <led_set_RGB>
        led_set_RGB((uint8_t)(rear_led.end - i),   100, 0, 0);
 800805c:	4b0f      	ldr	r3, [pc, #60]	@ (800809c <rear_led_anim_backlights+0xa8>)
 800805e:	88db      	ldrh	r3, [r3, #6]
 8008060:	b2da      	uxtb	r2, r3
 8008062:	88fb      	ldrh	r3, [r7, #6]
 8008064:	b2db      	uxtb	r3, r3
 8008066:	1ad3      	subs	r3, r2, r3
 8008068:	b2d8      	uxtb	r0, r3
 800806a:	2300      	movs	r3, #0
 800806c:	2200      	movs	r2, #0
 800806e:	2164      	movs	r1, #100	@ 0x64
 8008070:	f000 fa60 	bl	8008534 <led_set_RGB>
    for (uint16_t i = 0; i < k; i++) {
 8008074:	88fb      	ldrh	r3, [r7, #6]
 8008076:	3301      	adds	r3, #1
 8008078:	80fb      	strh	r3, [r7, #6]
 800807a:	88fa      	ldrh	r2, [r7, #6]
 800807c:	887b      	ldrh	r3, [r7, #2]
 800807e:	429a      	cmp	r2, r3
 8008080:	d3e0      	bcc.n	8008044 <rear_led_anim_backlights+0x50>
    }

    g_led_bus.dirty = 1;
 8008082:	4b07      	ldr	r3, [pc, #28]	@ (80080a0 <rear_led_anim_backlights+0xac>)
 8008084:	2201      	movs	r2, #1
 8008086:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 800808a:	4b04      	ldr	r3, [pc, #16]	@ (800809c <rear_led_anim_backlights+0xa8>)
 800808c:	2201      	movs	r2, #1
 800808e:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8008090:	2300      	movs	r3, #0
}
 8008092:	4618      	mov	r0, r3
 8008094:	3708      	adds	r7, #8
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}
 800809a:	bf00      	nop
 800809c:	20002a70 	.word	0x20002a70
 80080a0:	200029e4 	.word	0x200029e4

080080a4 <rear_led_anim_arrow_right>:



static led_status_t rear_led_anim_arrow_right(void)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b088      	sub	sp, #32
 80080a8:	af02      	add	r7, sp, #8
    const uint8_t r = 255, g = 80, b = 0;
 80080aa:	23ff      	movs	r3, #255	@ 0xff
 80080ac:	74fb      	strb	r3, [r7, #19]
 80080ae:	2350      	movs	r3, #80	@ 0x50
 80080b0:	74bb      	strb	r3, [r7, #18]
 80080b2:	2300      	movs	r3, #0
 80080b4:	747b      	strb	r3, [r7, #17]

    const uint16_t full_start = rear_led.start;
 80080b6:	4b4f      	ldr	r3, [pc, #316]	@ (80081f4 <rear_led_anim_arrow_right+0x150>)
 80080b8:	889b      	ldrh	r3, [r3, #4]
 80080ba:	81fb      	strh	r3, [r7, #14]
    const uint16_t full_end   = rear_led.end;
 80080bc:	4b4d      	ldr	r3, [pc, #308]	@ (80081f4 <rear_led_anim_arrow_right+0x150>)
 80080be:	88db      	ldrh	r3, [r3, #6]
 80080c0:	81bb      	strh	r3, [r7, #12]
    const uint16_t full_len   = (uint16_t)(full_end - full_start + 1);
 80080c2:	89ba      	ldrh	r2, [r7, #12]
 80080c4:	89fb      	ldrh	r3, [r7, #14]
 80080c6:	1ad3      	subs	r3, r2, r3
 80080c8:	b29b      	uxth	r3, r3
 80080ca:	3301      	adds	r3, #1
 80080cc:	817b      	strh	r3, [r7, #10]

    /* met sinistra = [full_start .. mid], met destra = [mid+1 .. full_end] */
    const uint16_t mid        = (uint16_t)(full_start + (full_len - 1) / 2);
 80080ce:	897b      	ldrh	r3, [r7, #10]
 80080d0:	3b01      	subs	r3, #1
 80080d2:	0fda      	lsrs	r2, r3, #31
 80080d4:	4413      	add	r3, r2
 80080d6:	105b      	asrs	r3, r3, #1
 80080d8:	b29a      	uxth	r2, r3
 80080da:	89fb      	ldrh	r3, [r7, #14]
 80080dc:	4413      	add	r3, r2
 80080de:	813b      	strh	r3, [r7, #8]

    const uint16_t left_len   = (uint16_t)(mid - full_start + 1);     /* numero LED met sinistra */
 80080e0:	893a      	ldrh	r2, [r7, #8]
 80080e2:	89fb      	ldrh	r3, [r7, #14]
 80080e4:	1ad3      	subs	r3, r2, r3
 80080e6:	b29b      	uxth	r3, r3
 80080e8:	3301      	adds	r3, #1
 80080ea:	80fb      	strh	r3, [r7, #6]
    const uint16_t fill_steps = left_len;
 80080ec:	88fb      	ldrh	r3, [r7, #6]
 80080ee:	80bb      	strh	r3, [r7, #4]
    const uint16_t cycle      = (uint16_t)(ARROW_OFF_STEPS + fill_steps + ARROW_ON_STEPS);
 80080f0:	88bb      	ldrh	r3, [r7, #4]
 80080f2:	330a      	adds	r3, #10
 80080f4:	807b      	strh	r3, [r7, #2]

    /* 1) OFF */
    if (rear_led.step < ARROW_OFF_STEPS) {
 80080f6:	4b3f      	ldr	r3, [pc, #252]	@ (80081f4 <rear_led_anim_arrow_right+0x150>)
 80080f8:	895b      	ldrh	r3, [r3, #10]
 80080fa:	2b04      	cmp	r3, #4
 80080fc:	d810      	bhi.n	8008120 <rear_led_anim_arrow_right+0x7c>
        if (rear_led.step == 0) {
 80080fe:	4b3d      	ldr	r3, [pc, #244]	@ (80081f4 <rear_led_anim_arrow_right+0x150>)
 8008100:	895b      	ldrh	r3, [r3, #10]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d165      	bne.n	80081d2 <rear_led_anim_arrow_right+0x12e>
            led_set_RGB_range(full_start, full_end, 0, 0, 0);          /* spegni tutto il segmento */
 8008106:	89b9      	ldrh	r1, [r7, #12]
 8008108:	89f8      	ldrh	r0, [r7, #14]
 800810a:	2300      	movs	r3, #0
 800810c:	9300      	str	r3, [sp, #0]
 800810e:	2300      	movs	r3, #0
 8008110:	2200      	movs	r2, #0
 8008112:	f000 fa4d 	bl	80085b0 <led_set_RGB_range>
            g_led_bus.dirty = 1;
 8008116:	4b38      	ldr	r3, [pc, #224]	@ (80081f8 <rear_led_anim_arrow_right+0x154>)
 8008118:	2201      	movs	r2, #1
 800811a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 800811e:	e058      	b.n	80081d2 <rear_led_anim_arrow_right+0x12e>
        }
    }
    /* 2) FILL: centro -> sinistra (parte da mid) */
    else if (rear_led.step < (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 8008120:	4b34      	ldr	r3, [pc, #208]	@ (80081f4 <rear_led_anim_arrow_right+0x150>)
 8008122:	895a      	ldrh	r2, [r3, #10]
 8008124:	88bb      	ldrh	r3, [r7, #4]
 8008126:	3305      	adds	r3, #5
 8008128:	b29b      	uxth	r3, r3
 800812a:	429a      	cmp	r2, r3
 800812c:	d229      	bcs.n	8008182 <rear_led_anim_arrow_right+0xde>

        uint16_t s = (uint16_t)(rear_led.step - ARROW_OFF_STEPS + 1);  /* 1..left_len */
 800812e:	4b31      	ldr	r3, [pc, #196]	@ (80081f4 <rear_led_anim_arrow_right+0x150>)
 8008130:	895b      	ldrh	r3, [r3, #10]
 8008132:	3b04      	subs	r3, #4
 8008134:	803b      	strh	r3, [r7, #0]

        led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8008136:	89b9      	ldrh	r1, [r7, #12]
 8008138:	89f8      	ldrh	r0, [r7, #14]
 800813a:	2300      	movs	r3, #0
 800813c:	9300      	str	r3, [sp, #0]
 800813e:	2300      	movs	r3, #0
 8008140:	2200      	movs	r2, #0
 8008142:	f000 fa35 	bl	80085b0 <led_set_RGB_range>
        for (uint16_t i = 0; i < s && i < left_len; i++) {
 8008146:	2300      	movs	r3, #0
 8008148:	82fb      	strh	r3, [r7, #22]
 800814a:	e00d      	b.n	8008168 <rear_led_anim_arrow_right+0xc4>
            led_set_RGB((uint8_t)(mid - i), r, g, b);
 800814c:	893b      	ldrh	r3, [r7, #8]
 800814e:	b2da      	uxtb	r2, r3
 8008150:	8afb      	ldrh	r3, [r7, #22]
 8008152:	b2db      	uxtb	r3, r3
 8008154:	1ad3      	subs	r3, r2, r3
 8008156:	b2d8      	uxtb	r0, r3
 8008158:	7c7b      	ldrb	r3, [r7, #17]
 800815a:	7cba      	ldrb	r2, [r7, #18]
 800815c:	7cf9      	ldrb	r1, [r7, #19]
 800815e:	f000 f9e9 	bl	8008534 <led_set_RGB>
        for (uint16_t i = 0; i < s && i < left_len; i++) {
 8008162:	8afb      	ldrh	r3, [r7, #22]
 8008164:	3301      	adds	r3, #1
 8008166:	82fb      	strh	r3, [r7, #22]
 8008168:	8afa      	ldrh	r2, [r7, #22]
 800816a:	883b      	ldrh	r3, [r7, #0]
 800816c:	429a      	cmp	r2, r3
 800816e:	d203      	bcs.n	8008178 <rear_led_anim_arrow_right+0xd4>
 8008170:	8afa      	ldrh	r2, [r7, #22]
 8008172:	88fb      	ldrh	r3, [r7, #6]
 8008174:	429a      	cmp	r2, r3
 8008176:	d3e9      	bcc.n	800814c <rear_led_anim_arrow_right+0xa8>
        }
        g_led_bus.dirty = 1;
 8008178:	4b1f      	ldr	r3, [pc, #124]	@ (80081f8 <rear_led_anim_arrow_right+0x154>)
 800817a:	2201      	movs	r2, #1
 800817c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8008180:	e027      	b.n	80081d2 <rear_led_anim_arrow_right+0x12e>
    }
    /* 3) ON (FULL): met sinistra accesa */
    else {
        if (rear_led.step == (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 8008182:	4b1c      	ldr	r3, [pc, #112]	@ (80081f4 <rear_led_anim_arrow_right+0x150>)
 8008184:	895a      	ldrh	r2, [r3, #10]
 8008186:	88bb      	ldrh	r3, [r7, #4]
 8008188:	3305      	adds	r3, #5
 800818a:	b29b      	uxth	r3, r3
 800818c:	429a      	cmp	r2, r3
 800818e:	d120      	bne.n	80081d2 <rear_led_anim_arrow_right+0x12e>

            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8008190:	89b9      	ldrh	r1, [r7, #12]
 8008192:	89f8      	ldrh	r0, [r7, #14]
 8008194:	2300      	movs	r3, #0
 8008196:	9300      	str	r3, [sp, #0]
 8008198:	2300      	movs	r3, #0
 800819a:	2200      	movs	r2, #0
 800819c:	f000 fa08 	bl	80085b0 <led_set_RGB_range>
            for (uint16_t i = 0; i < left_len; i++) {
 80081a0:	2300      	movs	r3, #0
 80081a2:	82bb      	strh	r3, [r7, #20]
 80081a4:	e00d      	b.n	80081c2 <rear_led_anim_arrow_right+0x11e>
                led_set_RGB((uint8_t)(mid - i), r, g, b);
 80081a6:	893b      	ldrh	r3, [r7, #8]
 80081a8:	b2da      	uxtb	r2, r3
 80081aa:	8abb      	ldrh	r3, [r7, #20]
 80081ac:	b2db      	uxtb	r3, r3
 80081ae:	1ad3      	subs	r3, r2, r3
 80081b0:	b2d8      	uxtb	r0, r3
 80081b2:	7c7b      	ldrb	r3, [r7, #17]
 80081b4:	7cba      	ldrb	r2, [r7, #18]
 80081b6:	7cf9      	ldrb	r1, [r7, #19]
 80081b8:	f000 f9bc 	bl	8008534 <led_set_RGB>
            for (uint16_t i = 0; i < left_len; i++) {
 80081bc:	8abb      	ldrh	r3, [r7, #20]
 80081be:	3301      	adds	r3, #1
 80081c0:	82bb      	strh	r3, [r7, #20]
 80081c2:	8aba      	ldrh	r2, [r7, #20]
 80081c4:	88fb      	ldrh	r3, [r7, #6]
 80081c6:	429a      	cmp	r2, r3
 80081c8:	d3ed      	bcc.n	80081a6 <rear_led_anim_arrow_right+0x102>
            }
            g_led_bus.dirty = 1;
 80081ca:	4b0b      	ldr	r3, [pc, #44]	@ (80081f8 <rear_led_anim_arrow_right+0x154>)
 80081cc:	2201      	movs	r2, #1
 80081ce:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        }
    }

    rear_led.step = (uint16_t)((rear_led.step + 1) % cycle);
 80081d2:	4b08      	ldr	r3, [pc, #32]	@ (80081f4 <rear_led_anim_arrow_right+0x150>)
 80081d4:	895b      	ldrh	r3, [r3, #10]
 80081d6:	3301      	adds	r3, #1
 80081d8:	887a      	ldrh	r2, [r7, #2]
 80081da:	fb93 f1f2 	sdiv	r1, r3, r2
 80081de:	fb01 f202 	mul.w	r2, r1, r2
 80081e2:	1a9b      	subs	r3, r3, r2
 80081e4:	b29a      	uxth	r2, r3
 80081e6:	4b03      	ldr	r3, [pc, #12]	@ (80081f4 <rear_led_anim_arrow_right+0x150>)
 80081e8:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 80081ea:	2300      	movs	r3, #0
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3718      	adds	r7, #24
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}
 80081f4:	20002a70 	.word	0x20002a70
 80081f8:	200029e4 	.word	0x200029e4

080081fc <rear_led_anim_arrow_left>:

static led_status_t rear_led_anim_arrow_left(void)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b088      	sub	sp, #32
 8008200:	af02      	add	r7, sp, #8
    const uint8_t r = 255, g = 80, b = 0;
 8008202:	23ff      	movs	r3, #255	@ 0xff
 8008204:	74fb      	strb	r3, [r7, #19]
 8008206:	2350      	movs	r3, #80	@ 0x50
 8008208:	74bb      	strb	r3, [r7, #18]
 800820a:	2300      	movs	r3, #0
 800820c:	747b      	strb	r3, [r7, #17]

    const uint16_t full_start = rear_led.start;
 800820e:	4b4f      	ldr	r3, [pc, #316]	@ (800834c <rear_led_anim_arrow_left+0x150>)
 8008210:	889b      	ldrh	r3, [r3, #4]
 8008212:	81fb      	strh	r3, [r7, #14]
    const uint16_t full_end   = rear_led.end;
 8008214:	4b4d      	ldr	r3, [pc, #308]	@ (800834c <rear_led_anim_arrow_left+0x150>)
 8008216:	88db      	ldrh	r3, [r3, #6]
 8008218:	81bb      	strh	r3, [r7, #12]
    const uint16_t full_len   = (uint16_t)(full_end - full_start + 1);
 800821a:	89ba      	ldrh	r2, [r7, #12]
 800821c:	89fb      	ldrh	r3, [r7, #14]
 800821e:	1ad3      	subs	r3, r2, r3
 8008220:	b29b      	uxth	r3, r3
 8008222:	3301      	adds	r3, #1
 8008224:	817b      	strh	r3, [r7, #10]

    /* met sinistra = [full_start .. mid], met destra = [mid+1 .. full_end] */
    const uint16_t mid        = (uint16_t)(full_start + (full_len - 1) / 2);
 8008226:	897b      	ldrh	r3, [r7, #10]
 8008228:	3b01      	subs	r3, #1
 800822a:	0fda      	lsrs	r2, r3, #31
 800822c:	4413      	add	r3, r2
 800822e:	105b      	asrs	r3, r3, #1
 8008230:	b29a      	uxth	r2, r3
 8008232:	89fb      	ldrh	r3, [r7, #14]
 8008234:	4413      	add	r3, r2
 8008236:	813b      	strh	r3, [r7, #8]

    const uint16_t right_len  = (uint16_t)(full_end - mid + 1);
 8008238:	89ba      	ldrh	r2, [r7, #12]
 800823a:	893b      	ldrh	r3, [r7, #8]
 800823c:	1ad3      	subs	r3, r2, r3
 800823e:	b29b      	uxth	r3, r3
 8008240:	3301      	adds	r3, #1
 8008242:	80fb      	strh	r3, [r7, #6]
    const uint16_t fill_steps = right_len;
 8008244:	88fb      	ldrh	r3, [r7, #6]
 8008246:	80bb      	strh	r3, [r7, #4]
    const uint16_t cycle      = (uint16_t)(ARROW_OFF_STEPS + fill_steps + ARROW_ON_STEPS);
 8008248:	88bb      	ldrh	r3, [r7, #4]
 800824a:	330a      	adds	r3, #10
 800824c:	807b      	strh	r3, [r7, #2]

    /* 1) OFF */
    if (rear_led.step < ARROW_OFF_STEPS) {
 800824e:	4b3f      	ldr	r3, [pc, #252]	@ (800834c <rear_led_anim_arrow_left+0x150>)
 8008250:	895b      	ldrh	r3, [r3, #10]
 8008252:	2b04      	cmp	r3, #4
 8008254:	d810      	bhi.n	8008278 <rear_led_anim_arrow_left+0x7c>
        if (rear_led.step == 0) {
 8008256:	4b3d      	ldr	r3, [pc, #244]	@ (800834c <rear_led_anim_arrow_left+0x150>)
 8008258:	895b      	ldrh	r3, [r3, #10]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d165      	bne.n	800832a <rear_led_anim_arrow_left+0x12e>
            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 800825e:	89b9      	ldrh	r1, [r7, #12]
 8008260:	89f8      	ldrh	r0, [r7, #14]
 8008262:	2300      	movs	r3, #0
 8008264:	9300      	str	r3, [sp, #0]
 8008266:	2300      	movs	r3, #0
 8008268:	2200      	movs	r2, #0
 800826a:	f000 f9a1 	bl	80085b0 <led_set_RGB_range>
            g_led_bus.dirty = 1;
 800826e:	4b38      	ldr	r3, [pc, #224]	@ (8008350 <rear_led_anim_arrow_left+0x154>)
 8008270:	2201      	movs	r2, #1
 8008272:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8008276:	e058      	b.n	800832a <rear_led_anim_arrow_left+0x12e>
        }
    }
    /* 2) FILL: centro -> destra (parte da right_start = mid+1) */
    else if (rear_led.step < (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 8008278:	4b34      	ldr	r3, [pc, #208]	@ (800834c <rear_led_anim_arrow_left+0x150>)
 800827a:	895a      	ldrh	r2, [r3, #10]
 800827c:	88bb      	ldrh	r3, [r7, #4]
 800827e:	3305      	adds	r3, #5
 8008280:	b29b      	uxth	r3, r3
 8008282:	429a      	cmp	r2, r3
 8008284:	d229      	bcs.n	80082da <rear_led_anim_arrow_left+0xde>

        uint16_t s = (uint16_t)(rear_led.step - ARROW_OFF_STEPS + 1);  /* 1..right_len */
 8008286:	4b31      	ldr	r3, [pc, #196]	@ (800834c <rear_led_anim_arrow_left+0x150>)
 8008288:	895b      	ldrh	r3, [r3, #10]
 800828a:	3b04      	subs	r3, #4
 800828c:	803b      	strh	r3, [r7, #0]

        led_set_RGB_range(full_start, full_end, 0, 0, 0);
 800828e:	89b9      	ldrh	r1, [r7, #12]
 8008290:	89f8      	ldrh	r0, [r7, #14]
 8008292:	2300      	movs	r3, #0
 8008294:	9300      	str	r3, [sp, #0]
 8008296:	2300      	movs	r3, #0
 8008298:	2200      	movs	r2, #0
 800829a:	f000 f989 	bl	80085b0 <led_set_RGB_range>
        for (uint16_t i = 0; i < s && i < right_len; i++) {
 800829e:	2300      	movs	r3, #0
 80082a0:	82fb      	strh	r3, [r7, #22]
 80082a2:	e00d      	b.n	80082c0 <rear_led_anim_arrow_left+0xc4>
            led_set_RGB((uint8_t)(mid + i), r, g, b);
 80082a4:	893b      	ldrh	r3, [r7, #8]
 80082a6:	b2da      	uxtb	r2, r3
 80082a8:	8afb      	ldrh	r3, [r7, #22]
 80082aa:	b2db      	uxtb	r3, r3
 80082ac:	4413      	add	r3, r2
 80082ae:	b2d8      	uxtb	r0, r3
 80082b0:	7c7b      	ldrb	r3, [r7, #17]
 80082b2:	7cba      	ldrb	r2, [r7, #18]
 80082b4:	7cf9      	ldrb	r1, [r7, #19]
 80082b6:	f000 f93d 	bl	8008534 <led_set_RGB>
        for (uint16_t i = 0; i < s && i < right_len; i++) {
 80082ba:	8afb      	ldrh	r3, [r7, #22]
 80082bc:	3301      	adds	r3, #1
 80082be:	82fb      	strh	r3, [r7, #22]
 80082c0:	8afa      	ldrh	r2, [r7, #22]
 80082c2:	883b      	ldrh	r3, [r7, #0]
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d203      	bcs.n	80082d0 <rear_led_anim_arrow_left+0xd4>
 80082c8:	8afa      	ldrh	r2, [r7, #22]
 80082ca:	88fb      	ldrh	r3, [r7, #6]
 80082cc:	429a      	cmp	r2, r3
 80082ce:	d3e9      	bcc.n	80082a4 <rear_led_anim_arrow_left+0xa8>
        }
        g_led_bus.dirty = 1;
 80082d0:	4b1f      	ldr	r3, [pc, #124]	@ (8008350 <rear_led_anim_arrow_left+0x154>)
 80082d2:	2201      	movs	r2, #1
 80082d4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 80082d8:	e027      	b.n	800832a <rear_led_anim_arrow_left+0x12e>
    }
    /* 3) ON (FULL): met destra accesa */
    else {
        if (rear_led.step == (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 80082da:	4b1c      	ldr	r3, [pc, #112]	@ (800834c <rear_led_anim_arrow_left+0x150>)
 80082dc:	895a      	ldrh	r2, [r3, #10]
 80082de:	88bb      	ldrh	r3, [r7, #4]
 80082e0:	3305      	adds	r3, #5
 80082e2:	b29b      	uxth	r3, r3
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d120      	bne.n	800832a <rear_led_anim_arrow_left+0x12e>

            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 80082e8:	89b9      	ldrh	r1, [r7, #12]
 80082ea:	89f8      	ldrh	r0, [r7, #14]
 80082ec:	2300      	movs	r3, #0
 80082ee:	9300      	str	r3, [sp, #0]
 80082f0:	2300      	movs	r3, #0
 80082f2:	2200      	movs	r2, #0
 80082f4:	f000 f95c 	bl	80085b0 <led_set_RGB_range>
            for (uint16_t i = 0; i < right_len; i++) {
 80082f8:	2300      	movs	r3, #0
 80082fa:	82bb      	strh	r3, [r7, #20]
 80082fc:	e00d      	b.n	800831a <rear_led_anim_arrow_left+0x11e>
                led_set_RGB((uint8_t)(mid + i), r, g, b);
 80082fe:	893b      	ldrh	r3, [r7, #8]
 8008300:	b2da      	uxtb	r2, r3
 8008302:	8abb      	ldrh	r3, [r7, #20]
 8008304:	b2db      	uxtb	r3, r3
 8008306:	4413      	add	r3, r2
 8008308:	b2d8      	uxtb	r0, r3
 800830a:	7c7b      	ldrb	r3, [r7, #17]
 800830c:	7cba      	ldrb	r2, [r7, #18]
 800830e:	7cf9      	ldrb	r1, [r7, #19]
 8008310:	f000 f910 	bl	8008534 <led_set_RGB>
            for (uint16_t i = 0; i < right_len; i++) {
 8008314:	8abb      	ldrh	r3, [r7, #20]
 8008316:	3301      	adds	r3, #1
 8008318:	82bb      	strh	r3, [r7, #20]
 800831a:	8aba      	ldrh	r2, [r7, #20]
 800831c:	88fb      	ldrh	r3, [r7, #6]
 800831e:	429a      	cmp	r2, r3
 8008320:	d3ed      	bcc.n	80082fe <rear_led_anim_arrow_left+0x102>
            }
            g_led_bus.dirty = 1;
 8008322:	4b0b      	ldr	r3, [pc, #44]	@ (8008350 <rear_led_anim_arrow_left+0x154>)
 8008324:	2201      	movs	r2, #1
 8008326:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        }
    }

    rear_led.step = (uint16_t)((rear_led.step + 1) % cycle);
 800832a:	4b08      	ldr	r3, [pc, #32]	@ (800834c <rear_led_anim_arrow_left+0x150>)
 800832c:	895b      	ldrh	r3, [r3, #10]
 800832e:	3301      	adds	r3, #1
 8008330:	887a      	ldrh	r2, [r7, #2]
 8008332:	fb93 f1f2 	sdiv	r1, r3, r2
 8008336:	fb01 f202 	mul.w	r2, r1, r2
 800833a:	1a9b      	subs	r3, r3, r2
 800833c:	b29a      	uxth	r2, r3
 800833e:	4b03      	ldr	r3, [pc, #12]	@ (800834c <rear_led_anim_arrow_left+0x150>)
 8008340:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8008342:	2300      	movs	r3, #0
}
 8008344:	4618      	mov	r0, r3
 8008346:	3718      	adds	r7, #24
 8008348:	46bd      	mov	sp, r7
 800834a:	bd80      	pop	{r7, pc}
 800834c:	20002a70 	.word	0x20002a70
 8008350:	200029e4 	.word	0x200029e4

08008354 <rear_led_anim_backward>:


static led_status_t rear_led_anim_backward(void)
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b082      	sub	sp, #8
 8008358:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 800835a:	4b10      	ldr	r3, [pc, #64]	@ (800839c <rear_led_anim_backward+0x48>)
 800835c:	895b      	ldrh	r3, [r3, #10]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d001      	beq.n	8008366 <rear_led_anim_backward+0x12>
 8008362:	2300      	movs	r3, #0
 8008364:	e016      	b.n	8008394 <rear_led_anim_backward+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 255, 180, 180) != LED_STRIPE_OK)
 8008366:	4b0d      	ldr	r3, [pc, #52]	@ (800839c <rear_led_anim_backward+0x48>)
 8008368:	8898      	ldrh	r0, [r3, #4]
 800836a:	4b0c      	ldr	r3, [pc, #48]	@ (800839c <rear_led_anim_backward+0x48>)
 800836c:	88d9      	ldrh	r1, [r3, #6]
 800836e:	23b4      	movs	r3, #180	@ 0xb4
 8008370:	9300      	str	r3, [sp, #0]
 8008372:	23b4      	movs	r3, #180	@ 0xb4
 8008374:	22ff      	movs	r2, #255	@ 0xff
 8008376:	f000 f91b 	bl	80085b0 <led_set_RGB_range>
 800837a:	4603      	mov	r3, r0
 800837c:	2b00      	cmp	r3, #0
 800837e:	d001      	beq.n	8008384 <rear_led_anim_backward+0x30>
        return LED_STRIPE_ERR;
 8008380:	2301      	movs	r3, #1
 8008382:	e007      	b.n	8008394 <rear_led_anim_backward+0x40>

    g_led_bus.dirty = 1;
 8008384:	4b06      	ldr	r3, [pc, #24]	@ (80083a0 <rear_led_anim_backward+0x4c>)
 8008386:	2201      	movs	r2, #1
 8008388:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 800838c:	4b03      	ldr	r3, [pc, #12]	@ (800839c <rear_led_anim_backward+0x48>)
 800838e:	2201      	movs	r2, #1
 8008390:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8008392:	2300      	movs	r3, #0
}
 8008394:	4618      	mov	r0, r3
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}
 800839a:	bf00      	nop
 800839c:	20002a70 	.word	0x20002a70
 80083a0:	200029e4 	.word	0x200029e4

080083a4 <rear_sign_white>:


static led_status_t rear_sign_white(void)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b082      	sub	sp, #8
 80083a8:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 80083aa:	4b10      	ldr	r3, [pc, #64]	@ (80083ec <rear_sign_white+0x48>)
 80083ac:	895b      	ldrh	r3, [r3, #10]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d001      	beq.n	80083b6 <rear_sign_white+0x12>
 80083b2:	2300      	movs	r3, #0
 80083b4:	e016      	b.n	80083e4 <rear_sign_white+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 255, 255, 255) != LED_STRIPE_OK)
 80083b6:	4b0d      	ldr	r3, [pc, #52]	@ (80083ec <rear_sign_white+0x48>)
 80083b8:	8898      	ldrh	r0, [r3, #4]
 80083ba:	4b0c      	ldr	r3, [pc, #48]	@ (80083ec <rear_sign_white+0x48>)
 80083bc:	88d9      	ldrh	r1, [r3, #6]
 80083be:	23ff      	movs	r3, #255	@ 0xff
 80083c0:	9300      	str	r3, [sp, #0]
 80083c2:	23ff      	movs	r3, #255	@ 0xff
 80083c4:	22ff      	movs	r2, #255	@ 0xff
 80083c6:	f000 f8f3 	bl	80085b0 <led_set_RGB_range>
 80083ca:	4603      	mov	r3, r0
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d001      	beq.n	80083d4 <rear_sign_white+0x30>
        return LED_STRIPE_ERR;
 80083d0:	2301      	movs	r3, #1
 80083d2:	e007      	b.n	80083e4 <rear_sign_white+0x40>

    g_led_bus.dirty = 1;
 80083d4:	4b06      	ldr	r3, [pc, #24]	@ (80083f0 <rear_sign_white+0x4c>)
 80083d6:	2201      	movs	r2, #1
 80083d8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 80083dc:	4b03      	ldr	r3, [pc, #12]	@ (80083ec <rear_sign_white+0x48>)
 80083de:	2201      	movs	r2, #1
 80083e0:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 80083e2:	2300      	movs	r3, #0
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}
 80083ea:	bf00      	nop
 80083ec:	20002a7c 	.word	0x20002a7c
 80083f0:	200029e4 	.word	0x200029e4

080083f4 <rear_sign_red>:

static led_status_t rear_sign_red(void)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b082      	sub	sp, #8
 80083f8:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 80083fa:	4b10      	ldr	r3, [pc, #64]	@ (800843c <rear_sign_red+0x48>)
 80083fc:	895b      	ldrh	r3, [r3, #10]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d001      	beq.n	8008406 <rear_sign_red+0x12>
 8008402:	2300      	movs	r3, #0
 8008404:	e016      	b.n	8008434 <rear_sign_red+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 255, 0, 0) != LED_STRIPE_OK)
 8008406:	4b0d      	ldr	r3, [pc, #52]	@ (800843c <rear_sign_red+0x48>)
 8008408:	8898      	ldrh	r0, [r3, #4]
 800840a:	4b0c      	ldr	r3, [pc, #48]	@ (800843c <rear_sign_red+0x48>)
 800840c:	88d9      	ldrh	r1, [r3, #6]
 800840e:	2300      	movs	r3, #0
 8008410:	9300      	str	r3, [sp, #0]
 8008412:	2300      	movs	r3, #0
 8008414:	22ff      	movs	r2, #255	@ 0xff
 8008416:	f000 f8cb 	bl	80085b0 <led_set_RGB_range>
 800841a:	4603      	mov	r3, r0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d001      	beq.n	8008424 <rear_sign_red+0x30>
        return LED_STRIPE_ERR;
 8008420:	2301      	movs	r3, #1
 8008422:	e007      	b.n	8008434 <rear_sign_red+0x40>

    g_led_bus.dirty = 1;
 8008424:	4b06      	ldr	r3, [pc, #24]	@ (8008440 <rear_sign_red+0x4c>)
 8008426:	2201      	movs	r2, #1
 8008428:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 800842c:	4b03      	ldr	r3, [pc, #12]	@ (800843c <rear_sign_red+0x48>)
 800842e:	2201      	movs	r2, #1
 8008430:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8008432:	2300      	movs	r3, #0
}
 8008434:	4618      	mov	r0, r3
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}
 800843a:	bf00      	nop
 800843c:	20002a7c 	.word	0x20002a7c
 8008440:	200029e4 	.word	0x200029e4

08008444 <rear_sign_green>:


static led_status_t rear_sign_green(void)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b082      	sub	sp, #8
 8008448:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 800844a:	4b10      	ldr	r3, [pc, #64]	@ (800848c <rear_sign_green+0x48>)
 800844c:	895b      	ldrh	r3, [r3, #10]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d001      	beq.n	8008456 <rear_sign_green+0x12>
 8008452:	2300      	movs	r3, #0
 8008454:	e016      	b.n	8008484 <rear_sign_green+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 0, 255, 0) != LED_STRIPE_OK)
 8008456:	4b0d      	ldr	r3, [pc, #52]	@ (800848c <rear_sign_green+0x48>)
 8008458:	8898      	ldrh	r0, [r3, #4]
 800845a:	4b0c      	ldr	r3, [pc, #48]	@ (800848c <rear_sign_green+0x48>)
 800845c:	88d9      	ldrh	r1, [r3, #6]
 800845e:	2300      	movs	r3, #0
 8008460:	9300      	str	r3, [sp, #0]
 8008462:	23ff      	movs	r3, #255	@ 0xff
 8008464:	2200      	movs	r2, #0
 8008466:	f000 f8a3 	bl	80085b0 <led_set_RGB_range>
 800846a:	4603      	mov	r3, r0
 800846c:	2b00      	cmp	r3, #0
 800846e:	d001      	beq.n	8008474 <rear_sign_green+0x30>
        return LED_STRIPE_ERR;
 8008470:	2301      	movs	r3, #1
 8008472:	e007      	b.n	8008484 <rear_sign_green+0x40>

    g_led_bus.dirty = 1;
 8008474:	4b06      	ldr	r3, [pc, #24]	@ (8008490 <rear_sign_green+0x4c>)
 8008476:	2201      	movs	r2, #1
 8008478:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 800847c:	4b03      	ldr	r3, [pc, #12]	@ (800848c <rear_sign_green+0x48>)
 800847e:	2201      	movs	r2, #1
 8008480:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8008482:	2300      	movs	r3, #0
}
 8008484:	4618      	mov	r0, r3
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}
 800848a:	bf00      	nop
 800848c:	20002a7c 	.word	0x20002a7c
 8008490:	200029e4 	.word	0x200029e4

08008494 <rear_sign_orange>:


static led_status_t rear_sign_orange(void)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b082      	sub	sp, #8
 8008498:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 800849a:	4b10      	ldr	r3, [pc, #64]	@ (80084dc <rear_sign_orange+0x48>)
 800849c:	895b      	ldrh	r3, [r3, #10]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d001      	beq.n	80084a6 <rear_sign_orange+0x12>
 80084a2:	2300      	movs	r3, #0
 80084a4:	e016      	b.n	80084d4 <rear_sign_orange+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 255, 40, 0) != LED_STRIPE_OK)
 80084a6:	4b0d      	ldr	r3, [pc, #52]	@ (80084dc <rear_sign_orange+0x48>)
 80084a8:	8898      	ldrh	r0, [r3, #4]
 80084aa:	4b0c      	ldr	r3, [pc, #48]	@ (80084dc <rear_sign_orange+0x48>)
 80084ac:	88d9      	ldrh	r1, [r3, #6]
 80084ae:	2300      	movs	r3, #0
 80084b0:	9300      	str	r3, [sp, #0]
 80084b2:	2328      	movs	r3, #40	@ 0x28
 80084b4:	22ff      	movs	r2, #255	@ 0xff
 80084b6:	f000 f87b 	bl	80085b0 <led_set_RGB_range>
 80084ba:	4603      	mov	r3, r0
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d001      	beq.n	80084c4 <rear_sign_orange+0x30>
        return LED_STRIPE_ERR;
 80084c0:	2301      	movs	r3, #1
 80084c2:	e007      	b.n	80084d4 <rear_sign_orange+0x40>

    g_led_bus.dirty = 1;
 80084c4:	4b06      	ldr	r3, [pc, #24]	@ (80084e0 <rear_sign_orange+0x4c>)
 80084c6:	2201      	movs	r2, #1
 80084c8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 80084cc:	4b03      	ldr	r3, [pc, #12]	@ (80084dc <rear_sign_orange+0x48>)
 80084ce:	2201      	movs	r2, #1
 80084d0:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 80084d2:	2300      	movs	r3, #0
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}
 80084da:	bf00      	nop
 80084dc:	20002a7c 	.word	0x20002a7c
 80084e0:	200029e4 	.word	0x200029e4

080084e4 <rear_sign_yellow>:

static led_status_t rear_sign_yellow(void)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b082      	sub	sp, #8
 80084e8:	af02      	add	r7, sp, #8
	if (rear_sign.step != 0) return LED_STRIPE_OK;
 80084ea:	4b10      	ldr	r3, [pc, #64]	@ (800852c <rear_sign_yellow+0x48>)
 80084ec:	895b      	ldrh	r3, [r3, #10]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d001      	beq.n	80084f6 <rear_sign_yellow+0x12>
 80084f2:	2300      	movs	r3, #0
 80084f4:	e016      	b.n	8008524 <rear_sign_yellow+0x40>

	if (led_set_RGB_range(rear_sign.start, rear_sign.end, 255, 255, 0) != LED_STRIPE_OK)
 80084f6:	4b0d      	ldr	r3, [pc, #52]	@ (800852c <rear_sign_yellow+0x48>)
 80084f8:	8898      	ldrh	r0, [r3, #4]
 80084fa:	4b0c      	ldr	r3, [pc, #48]	@ (800852c <rear_sign_yellow+0x48>)
 80084fc:	88d9      	ldrh	r1, [r3, #6]
 80084fe:	2300      	movs	r3, #0
 8008500:	9300      	str	r3, [sp, #0]
 8008502:	23ff      	movs	r3, #255	@ 0xff
 8008504:	22ff      	movs	r2, #255	@ 0xff
 8008506:	f000 f853 	bl	80085b0 <led_set_RGB_range>
 800850a:	4603      	mov	r3, r0
 800850c:	2b00      	cmp	r3, #0
 800850e:	d001      	beq.n	8008514 <rear_sign_yellow+0x30>
		return LED_STRIPE_ERR;
 8008510:	2301      	movs	r3, #1
 8008512:	e007      	b.n	8008524 <rear_sign_yellow+0x40>

	g_led_bus.dirty = 1;
 8008514:	4b06      	ldr	r3, [pc, #24]	@ (8008530 <rear_sign_yellow+0x4c>)
 8008516:	2201      	movs	r2, #1
 8008518:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
	rear_sign.step = 1;
 800851c:	4b03      	ldr	r3, [pc, #12]	@ (800852c <rear_sign_yellow+0x48>)
 800851e:	2201      	movs	r2, #1
 8008520:	815a      	strh	r2, [r3, #10]
	return LED_STRIPE_OK;
 8008522:	2300      	movs	r3, #0
}
 8008524:	4618      	mov	r0, r3
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}
 800852a:	bf00      	nop
 800852c:	20002a7c 	.word	0x20002a7c
 8008530:	200029e4 	.word	0x200029e4

08008534 <led_set_RGB>:


led_status_t led_set_RGB(uint8_t index, uint8_t r, uint8_t g, uint8_t b) {
 8008534:	b590      	push	{r4, r7, lr}
 8008536:	b083      	sub	sp, #12
 8008538:	af00      	add	r7, sp, #0
 800853a:	4604      	mov	r4, r0
 800853c:	4608      	mov	r0, r1
 800853e:	4611      	mov	r1, r2
 8008540:	461a      	mov	r2, r3
 8008542:	4623      	mov	r3, r4
 8008544:	71fb      	strb	r3, [r7, #7]
 8008546:	4603      	mov	r3, r0
 8008548:	71bb      	strb	r3, [r7, #6]
 800854a:	460b      	mov	r3, r1
 800854c:	717b      	strb	r3, [r7, #5]
 800854e:	4613      	mov	r3, r2
 8008550:	713b      	strb	r3, [r7, #4]



  g_led_bus.rgb_arr[NUM_BPP * index] = scale8(g, g_led_bus.cfg.scale_g); // g;
 8008552:	4b16      	ldr	r3, [pc, #88]	@ (80085ac <led_set_RGB+0x78>)
 8008554:	7c19      	ldrb	r1, [r3, #16]
 8008556:	79fa      	ldrb	r2, [r7, #7]
 8008558:	4613      	mov	r3, r2
 800855a:	005b      	lsls	r3, r3, #1
 800855c:	189c      	adds	r4, r3, r2
 800855e:	797b      	ldrb	r3, [r7, #5]
 8008560:	4618      	mov	r0, r3
 8008562:	f7ff fabb 	bl	8007adc <scale8>
 8008566:	4603      	mov	r3, r0
 8008568:	461a      	mov	r2, r3
 800856a:	4b10      	ldr	r3, [pc, #64]	@ (80085ac <led_set_RGB+0x78>)
 800856c:	4423      	add	r3, r4
 800856e:	751a      	strb	r2, [r3, #20]
  g_led_bus.rgb_arr[NUM_BPP * index + 1] = r;
 8008570:	79fa      	ldrb	r2, [r7, #7]
 8008572:	4613      	mov	r3, r2
 8008574:	005b      	lsls	r3, r3, #1
 8008576:	4413      	add	r3, r2
 8008578:	3301      	adds	r3, #1
 800857a:	4a0c      	ldr	r2, [pc, #48]	@ (80085ac <led_set_RGB+0x78>)
 800857c:	4413      	add	r3, r2
 800857e:	79ba      	ldrb	r2, [r7, #6]
 8008580:	751a      	strb	r2, [r3, #20]
  g_led_bus.rgb_arr[NUM_BPP * index + 2] = scale8(b, g_led_bus.cfg.scale_b); // b;
 8008582:	4b0a      	ldr	r3, [pc, #40]	@ (80085ac <led_set_RGB+0x78>)
 8008584:	7c99      	ldrb	r1, [r3, #18]
 8008586:	79fa      	ldrb	r2, [r7, #7]
 8008588:	4613      	mov	r3, r2
 800858a:	005b      	lsls	r3, r3, #1
 800858c:	4413      	add	r3, r2
 800858e:	1c9c      	adds	r4, r3, #2
 8008590:	793b      	ldrb	r3, [r7, #4]
 8008592:	4618      	mov	r0, r3
 8008594:	f7ff faa2 	bl	8007adc <scale8>
 8008598:	4603      	mov	r3, r0
 800859a:	461a      	mov	r2, r3
 800859c:	4b03      	ldr	r3, [pc, #12]	@ (80085ac <led_set_RGB+0x78>)
 800859e:	4423      	add	r3, r4
 80085a0:	751a      	strb	r2, [r3, #20]

  return LED_STRIPE_OK;
 80085a2:	2300      	movs	r3, #0
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	370c      	adds	r7, #12
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd90      	pop	{r4, r7, pc}
 80085ac:	200029e4 	.word	0x200029e4

080085b0 <led_set_RGB_range>:

  return LED_STRIPE_OK;
}


led_status_t led_set_RGB_range(uint16_t start, uint16_t end, uint8_t r, uint8_t g, uint8_t b) {
 80085b0:	b590      	push	{r4, r7, lr}
 80085b2:	b085      	sub	sp, #20
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	4604      	mov	r4, r0
 80085b8:	4608      	mov	r0, r1
 80085ba:	4611      	mov	r1, r2
 80085bc:	461a      	mov	r2, r3
 80085be:	4623      	mov	r3, r4
 80085c0:	80fb      	strh	r3, [r7, #6]
 80085c2:	4603      	mov	r3, r0
 80085c4:	80bb      	strh	r3, [r7, #4]
 80085c6:	460b      	mov	r3, r1
 80085c8:	70fb      	strb	r3, [r7, #3]
 80085ca:	4613      	mov	r3, r2
 80085cc:	70bb      	strb	r3, [r7, #2]
    if (start > end) return LED_STRIPE_ERR;
 80085ce:	88fa      	ldrh	r2, [r7, #6]
 80085d0:	88bb      	ldrh	r3, [r7, #4]
 80085d2:	429a      	cmp	r2, r3
 80085d4:	d901      	bls.n	80085da <led_set_RGB_range+0x2a>
 80085d6:	2301      	movs	r3, #1
 80085d8:	e01c      	b.n	8008614 <led_set_RGB_range+0x64>
    if (end >= NUM_PIXELS) return LED_STRIPE_ERR;
 80085da:	88bb      	ldrh	r3, [r7, #4]
 80085dc:	2b14      	cmp	r3, #20
 80085de:	d901      	bls.n	80085e4 <led_set_RGB_range+0x34>
 80085e0:	2301      	movs	r3, #1
 80085e2:	e017      	b.n	8008614 <led_set_RGB_range+0x64>

    for (uint16_t i = start; i <= end; i++) {
 80085e4:	88fb      	ldrh	r3, [r7, #6]
 80085e6:	81fb      	strh	r3, [r7, #14]
 80085e8:	e00f      	b.n	800860a <led_set_RGB_range+0x5a>
        if (led_set_RGB((uint8_t)i, r, g, b) != LED_STRIPE_OK) {
 80085ea:	89fb      	ldrh	r3, [r7, #14]
 80085ec:	b2d8      	uxtb	r0, r3
 80085ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 80085f2:	78ba      	ldrb	r2, [r7, #2]
 80085f4:	78f9      	ldrb	r1, [r7, #3]
 80085f6:	f7ff ff9d 	bl	8008534 <led_set_RGB>
 80085fa:	4603      	mov	r3, r0
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d001      	beq.n	8008604 <led_set_RGB_range+0x54>
            return LED_STRIPE_ERR;
 8008600:	2301      	movs	r3, #1
 8008602:	e007      	b.n	8008614 <led_set_RGB_range+0x64>
    for (uint16_t i = start; i <= end; i++) {
 8008604:	89fb      	ldrh	r3, [r7, #14]
 8008606:	3301      	adds	r3, #1
 8008608:	81fb      	strh	r3, [r7, #14]
 800860a:	89fa      	ldrh	r2, [r7, #14]
 800860c:	88bb      	ldrh	r3, [r7, #4]
 800860e:	429a      	cmp	r2, r3
 8008610:	d9eb      	bls.n	80085ea <led_set_RGB_range+0x3a>
        }
    }
    return LED_STRIPE_OK;
 8008612:	2300      	movs	r3, #0
}
 8008614:	4618      	mov	r0, r3
 8008616:	3714      	adds	r7, #20
 8008618:	46bd      	mov	sp, r7
 800861a:	bd90      	pop	{r4, r7, pc}

0800861c <led_render>:

// Shuttle the data to the LEDs!
led_status_t led_render() {
 800861c:	b580      	push	{r7, lr}
 800861e:	b082      	sub	sp, #8
 8008620:	af00      	add	r7, sp, #0

  if(!g_led_bus.dirty)
 8008622:	4b65      	ldr	r3, [pc, #404]	@ (80087b8 <led_render+0x19c>)
 8008624:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008628:	b2db      	uxtb	r3, r3
 800862a:	2b00      	cmp	r3, #0
 800862c:	d101      	bne.n	8008632 <led_render+0x16>
	  return LED_STRIPE_OK;
 800862e:	2300      	movs	r3, #0
 8008630:	e0be      	b.n	80087b0 <led_render+0x194>

  if(g_led_bus.wr_buf_p != 0 || g_led_bus.cfg.hdma->State != HAL_DMA_STATE_READY) {
 8008632:	4b61      	ldr	r3, [pc, #388]	@ (80087b8 <led_render+0x19c>)
 8008634:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008638:	2b00      	cmp	r3, #0
 800863a:	d106      	bne.n	800864a <led_render+0x2e>
 800863c:	4b5e      	ldr	r3, [pc, #376]	@ (80087b8 <led_render+0x19c>)
 800863e:	685b      	ldr	r3, [r3, #4]
 8008640:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008644:	b2db      	uxtb	r3, r3
 8008646:	2b01      	cmp	r3, #1
 8008648:	d001      	beq.n	800864e <led_render+0x32>
	  /*
    for(uint8_t i = 0; i < WR_BUF_LEN; ++i) g_led_bus.wr_buf[i] = 0;
    g_led_bus.wr_buf_p = 0;
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);
    */
    return LED_STRIPE_OK;
 800864a:	2300      	movs	r3, #0
 800864c:	e0b0      	b.n	80087b0 <led_render+0x194>

  }

  for(uint_fast8_t i = 0; i < 8; ++i) {
 800864e:	2300      	movs	r3, #0
 8008650:	607b      	str	r3, [r7, #4]
 8008652:	e098      	b.n	8008786 <led_render+0x16a>
	  g_led_bus.wr_buf[i     ] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[0] << i) & 0x80) > 0);
 8008654:	4b58      	ldr	r3, [pc, #352]	@ (80087b8 <led_render+0x19c>)
 8008656:	89db      	ldrh	r3, [r3, #14]
 8008658:	461a      	mov	r2, r3
 800865a:	4b57      	ldr	r3, [pc, #348]	@ (80087b8 <led_render+0x19c>)
 800865c:	7d1b      	ldrb	r3, [r3, #20]
 800865e:	4619      	mov	r1, r3
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	fa01 f303 	lsl.w	r3, r1, r3
 8008666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800866a:	2b00      	cmp	r3, #0
 800866c:	bfcc      	ite	gt
 800866e:	2301      	movgt	r3, #1
 8008670:	2300      	movle	r3, #0
 8008672:	b2db      	uxtb	r3, r3
 8008674:	fa02 f303 	lsl.w	r3, r2, r3
 8008678:	b2d9      	uxtb	r1, r3
 800867a:	4a4f      	ldr	r2, [pc, #316]	@ (80087b8 <led_render+0x19c>)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	4413      	add	r3, r2
 8008680:	3353      	adds	r3, #83	@ 0x53
 8008682:	460a      	mov	r2, r1
 8008684:	701a      	strb	r2, [r3, #0]
	  g_led_bus.wr_buf[i +  8] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[1] << i) & 0x80) > 0);
 8008686:	4b4c      	ldr	r3, [pc, #304]	@ (80087b8 <led_render+0x19c>)
 8008688:	89db      	ldrh	r3, [r3, #14]
 800868a:	461a      	mov	r2, r3
 800868c:	4b4a      	ldr	r3, [pc, #296]	@ (80087b8 <led_render+0x19c>)
 800868e:	7d5b      	ldrb	r3, [r3, #21]
 8008690:	4619      	mov	r1, r3
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	fa01 f303 	lsl.w	r3, r1, r3
 8008698:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800869c:	2b00      	cmp	r3, #0
 800869e:	bfcc      	ite	gt
 80086a0:	2301      	movgt	r3, #1
 80086a2:	2300      	movle	r3, #0
 80086a4:	b2db      	uxtb	r3, r3
 80086a6:	409a      	lsls	r2, r3
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	3308      	adds	r3, #8
 80086ac:	b2d1      	uxtb	r1, r2
 80086ae:	4a42      	ldr	r2, [pc, #264]	@ (80087b8 <led_render+0x19c>)
 80086b0:	4413      	add	r3, r2
 80086b2:	460a      	mov	r2, r1
 80086b4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 16] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[2] << i) & 0x80) > 0);
 80086b8:	4b3f      	ldr	r3, [pc, #252]	@ (80087b8 <led_render+0x19c>)
 80086ba:	89db      	ldrh	r3, [r3, #14]
 80086bc:	461a      	mov	r2, r3
 80086be:	4b3e      	ldr	r3, [pc, #248]	@ (80087b8 <led_render+0x19c>)
 80086c0:	7d9b      	ldrb	r3, [r3, #22]
 80086c2:	4619      	mov	r1, r3
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	fa01 f303 	lsl.w	r3, r1, r3
 80086ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	bfcc      	ite	gt
 80086d2:	2301      	movgt	r3, #1
 80086d4:	2300      	movle	r3, #0
 80086d6:	b2db      	uxtb	r3, r3
 80086d8:	409a      	lsls	r2, r3
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	3310      	adds	r3, #16
 80086de:	b2d1      	uxtb	r1, r2
 80086e0:	4a35      	ldr	r2, [pc, #212]	@ (80087b8 <led_render+0x19c>)
 80086e2:	4413      	add	r3, r2
 80086e4:	460a      	mov	r2, r1
 80086e6:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 24] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3] << i) & 0x80) > 0);
 80086ea:	4b33      	ldr	r3, [pc, #204]	@ (80087b8 <led_render+0x19c>)
 80086ec:	89db      	ldrh	r3, [r3, #14]
 80086ee:	461a      	mov	r2, r3
 80086f0:	4b31      	ldr	r3, [pc, #196]	@ (80087b8 <led_render+0x19c>)
 80086f2:	7ddb      	ldrb	r3, [r3, #23]
 80086f4:	4619      	mov	r1, r3
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	fa01 f303 	lsl.w	r3, r1, r3
 80086fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008700:	2b00      	cmp	r3, #0
 8008702:	bfcc      	ite	gt
 8008704:	2301      	movgt	r3, #1
 8008706:	2300      	movle	r3, #0
 8008708:	b2db      	uxtb	r3, r3
 800870a:	409a      	lsls	r2, r3
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	3318      	adds	r3, #24
 8008710:	b2d1      	uxtb	r1, r2
 8008712:	4a29      	ldr	r2, [pc, #164]	@ (80087b8 <led_render+0x19c>)
 8008714:	4413      	add	r3, r2
 8008716:	460a      	mov	r2, r1
 8008718:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 32] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[4] << i) & 0x80) > 0);
 800871c:	4b26      	ldr	r3, [pc, #152]	@ (80087b8 <led_render+0x19c>)
 800871e:	89db      	ldrh	r3, [r3, #14]
 8008720:	461a      	mov	r2, r3
 8008722:	4b25      	ldr	r3, [pc, #148]	@ (80087b8 <led_render+0x19c>)
 8008724:	7e1b      	ldrb	r3, [r3, #24]
 8008726:	4619      	mov	r1, r3
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	fa01 f303 	lsl.w	r3, r1, r3
 800872e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008732:	2b00      	cmp	r3, #0
 8008734:	bfcc      	ite	gt
 8008736:	2301      	movgt	r3, #1
 8008738:	2300      	movle	r3, #0
 800873a:	b2db      	uxtb	r3, r3
 800873c:	409a      	lsls	r2, r3
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	3320      	adds	r3, #32
 8008742:	b2d1      	uxtb	r1, r2
 8008744:	4a1c      	ldr	r2, [pc, #112]	@ (80087b8 <led_render+0x19c>)
 8008746:	4413      	add	r3, r2
 8008748:	460a      	mov	r2, r1
 800874a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 40] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[5] << i) & 0x80) > 0);
 800874e:	4b1a      	ldr	r3, [pc, #104]	@ (80087b8 <led_render+0x19c>)
 8008750:	89db      	ldrh	r3, [r3, #14]
 8008752:	461a      	mov	r2, r3
 8008754:	4b18      	ldr	r3, [pc, #96]	@ (80087b8 <led_render+0x19c>)
 8008756:	7e5b      	ldrb	r3, [r3, #25]
 8008758:	4619      	mov	r1, r3
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	fa01 f303 	lsl.w	r3, r1, r3
 8008760:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008764:	2b00      	cmp	r3, #0
 8008766:	bfcc      	ite	gt
 8008768:	2301      	movgt	r3, #1
 800876a:	2300      	movle	r3, #0
 800876c:	b2db      	uxtb	r3, r3
 800876e:	409a      	lsls	r2, r3
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	3328      	adds	r3, #40	@ 0x28
 8008774:	b2d1      	uxtb	r1, r2
 8008776:	4a10      	ldr	r2, [pc, #64]	@ (80087b8 <led_render+0x19c>)
 8008778:	4413      	add	r3, r2
 800877a:	460a      	mov	r2, r1
 800877c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
  for(uint_fast8_t i = 0; i < 8; ++i) {
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	3301      	adds	r3, #1
 8008784:	607b      	str	r3, [r7, #4]
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2b07      	cmp	r3, #7
 800878a:	f67f af63 	bls.w	8008654 <led_render+0x38>
  }

  g_led_bus.dirty = 0;
 800878e:	4b0a      	ldr	r3, [pc, #40]	@ (80087b8 <led_render+0x19c>)
 8008790:	2200      	movs	r2, #0
 8008792:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
  HAL_TIM_PWM_Start_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel, (uint32_t *)g_led_bus.wr_buf, WR_BUF_LEN);
 8008796:	4b08      	ldr	r3, [pc, #32]	@ (80087b8 <led_render+0x19c>)
 8008798:	6818      	ldr	r0, [r3, #0]
 800879a:	4b07      	ldr	r3, [pc, #28]	@ (80087b8 <led_render+0x19c>)
 800879c:	6899      	ldr	r1, [r3, #8]
 800879e:	2330      	movs	r3, #48	@ 0x30
 80087a0:	4a06      	ldr	r2, [pc, #24]	@ (80087bc <led_render+0x1a0>)
 80087a2:	f006 f8cb 	bl	800e93c <HAL_TIM_PWM_Start_DMA>
  g_led_bus.wr_buf_p = 2; // Since we're ready for the next buffer
 80087a6:	4b04      	ldr	r3, [pc, #16]	@ (80087b8 <led_render+0x19c>)
 80087a8:	2202      	movs	r2, #2
 80087aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return LED_STRIPE_OK;
 80087ae:	2300      	movs	r3, #0
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	3708      	adds	r7, #8
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}
 80087b8:	200029e4 	.word	0x200029e4
 80087bc:	20002a37 	.word	0x20002a37

080087c0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:





void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 80087c0:	b480      	push	{r7}
 80087c2:	b085      	sub	sp, #20
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]


	// DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(g_led_bus.wr_buf_p < NUM_PIXELS) {
 80087c8:	4b4d      	ldr	r3, [pc, #308]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80087ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80087ce:	2b14      	cmp	r3, #20
 80087d0:	d874      	bhi.n	80088bc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>
    // We're in. Fill the even buffer

    for(uint_fast8_t i = 0; i < 8; ++i) {
 80087d2:	2300      	movs	r3, #0
 80087d4:	60fb      	str	r3, [r7, #12]
 80087d6:	e066      	b.n	80088a6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe6>
    	g_led_bus.wr_buf[i     ] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p    ] << i) & 0x80) > 0);
 80087d8:	4b49      	ldr	r3, [pc, #292]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80087da:	89db      	ldrh	r3, [r3, #14]
 80087dc:	4619      	mov	r1, r3
 80087de:	4b48      	ldr	r3, [pc, #288]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80087e0:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80087e4:	4613      	mov	r3, r2
 80087e6:	005b      	lsls	r3, r3, #1
 80087e8:	4413      	add	r3, r2
 80087ea:	4a45      	ldr	r2, [pc, #276]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80087ec:	4413      	add	r3, r2
 80087ee:	7d1b      	ldrb	r3, [r3, #20]
 80087f0:	461a      	mov	r2, r3
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	fa02 f303 	lsl.w	r3, r2, r3
 80087f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	bfcc      	ite	gt
 8008800:	2301      	movgt	r3, #1
 8008802:	2300      	movle	r3, #0
 8008804:	b2db      	uxtb	r3, r3
 8008806:	fa01 f303 	lsl.w	r3, r1, r3
 800880a:	b2d9      	uxtb	r1, r3
 800880c:	4a3c      	ldr	r2, [pc, #240]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	4413      	add	r3, r2
 8008812:	3353      	adds	r3, #83	@ 0x53
 8008814:	460a      	mov	r2, r1
 8008816:	701a      	strb	r2, [r3, #0]
    	g_led_bus.wr_buf[i +  8] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 1] << i) & 0x80) > 0);
 8008818:	4b39      	ldr	r3, [pc, #228]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 800881a:	89db      	ldrh	r3, [r3, #14]
 800881c:	4619      	mov	r1, r3
 800881e:	4b38      	ldr	r3, [pc, #224]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8008820:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8008824:	4613      	mov	r3, r2
 8008826:	005b      	lsls	r3, r3, #1
 8008828:	4413      	add	r3, r2
 800882a:	3301      	adds	r3, #1
 800882c:	4a34      	ldr	r2, [pc, #208]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 800882e:	4413      	add	r3, r2
 8008830:	7d1b      	ldrb	r3, [r3, #20]
 8008832:	461a      	mov	r2, r3
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	fa02 f303 	lsl.w	r3, r2, r3
 800883a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800883e:	2b00      	cmp	r3, #0
 8008840:	bfcc      	ite	gt
 8008842:	2301      	movgt	r3, #1
 8008844:	2300      	movle	r3, #0
 8008846:	b2db      	uxtb	r3, r3
 8008848:	fa01 f203 	lsl.w	r2, r1, r3
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	3308      	adds	r3, #8
 8008850:	b2d1      	uxtb	r1, r2
 8008852:	4a2b      	ldr	r2, [pc, #172]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8008854:	4413      	add	r3, r2
 8008856:	460a      	mov	r2, r1
 8008858:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 16] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 2] << i) & 0x80) > 0);
 800885c:	4b28      	ldr	r3, [pc, #160]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 800885e:	89db      	ldrh	r3, [r3, #14]
 8008860:	4619      	mov	r1, r3
 8008862:	4b27      	ldr	r3, [pc, #156]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8008864:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8008868:	4613      	mov	r3, r2
 800886a:	005b      	lsls	r3, r3, #1
 800886c:	4413      	add	r3, r2
 800886e:	3302      	adds	r3, #2
 8008870:	4a23      	ldr	r2, [pc, #140]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8008872:	4413      	add	r3, r2
 8008874:	7d1b      	ldrb	r3, [r3, #20]
 8008876:	461a      	mov	r2, r3
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	fa02 f303 	lsl.w	r3, r2, r3
 800887e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008882:	2b00      	cmp	r3, #0
 8008884:	bfcc      	ite	gt
 8008886:	2301      	movgt	r3, #1
 8008888:	2300      	movle	r3, #0
 800888a:	b2db      	uxtb	r3, r3
 800888c:	fa01 f203 	lsl.w	r2, r1, r3
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	3310      	adds	r3, #16
 8008894:	b2d1      	uxtb	r1, r2
 8008896:	4a1a      	ldr	r2, [pc, #104]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8008898:	4413      	add	r3, r2
 800889a:	460a      	mov	r2, r1
 800889c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    for(uint_fast8_t i = 0; i < 8; ++i) {
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	3301      	adds	r3, #1
 80088a4:	60fb      	str	r3, [r7, #12]
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	2b07      	cmp	r3, #7
 80088aa:	d995      	bls.n	80087d8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x18>
    }
    g_led_bus.wr_buf_p++;
 80088ac:	4b14      	ldr	r3, [pc, #80]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80088ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80088b2:	3301      	adds	r3, #1
 80088b4:	4a12      	ldr	r2, [pc, #72]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80088b6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    // First half reset zero fill
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) g_led_bus.wr_buf[i] = 0;
    g_led_bus.wr_buf_p++;
  }

}
 80088ba:	e01a      	b.n	80088f2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x132>
  } else if (g_led_bus.wr_buf_p < NUM_PIXELS + 2) {
 80088bc:	4b10      	ldr	r3, [pc, #64]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80088be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80088c2:	2b16      	cmp	r3, #22
 80088c4:	d815      	bhi.n	80088f2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x132>
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) g_led_bus.wr_buf[i] = 0;
 80088c6:	2300      	movs	r3, #0
 80088c8:	72fb      	strb	r3, [r7, #11]
 80088ca:	e008      	b.n	80088de <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x11e>
 80088cc:	7afb      	ldrb	r3, [r7, #11]
 80088ce:	4a0c      	ldr	r2, [pc, #48]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80088d0:	4413      	add	r3, r2
 80088d2:	2200      	movs	r2, #0
 80088d4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 80088d8:	7afb      	ldrb	r3, [r7, #11]
 80088da:	3301      	adds	r3, #1
 80088dc:	72fb      	strb	r3, [r7, #11]
 80088de:	7afb      	ldrb	r3, [r7, #11]
 80088e0:	2b17      	cmp	r3, #23
 80088e2:	d9f3      	bls.n	80088cc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x10c>
    g_led_bus.wr_buf_p++;
 80088e4:	4b06      	ldr	r3, [pc, #24]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80088e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80088ea:	3301      	adds	r3, #1
 80088ec:	4a04      	ldr	r2, [pc, #16]	@ (8008900 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80088ee:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
}
 80088f2:	bf00      	nop
 80088f4:	3714      	adds	r7, #20
 80088f6:	46bd      	mov	sp, r7
 80088f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fc:	4770      	bx	lr
 80088fe:	bf00      	nop
 8008900:	200029e4 	.word	0x200029e4

08008904 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8008904:	b580      	push	{r7, lr}
 8008906:	b084      	sub	sp, #16
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]

  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(g_led_bus.wr_buf_p < NUM_PIXELS) {
 800890c:	4b53      	ldr	r3, [pc, #332]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800890e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008912:	2b14      	cmp	r3, #20
 8008914:	d875      	bhi.n	8008a02 <HAL_TIM_PWM_PulseFinishedCallback+0xfe>
    // We're in. Fill the odd buffer

    for(uint_fast8_t i = 0; i < 8; ++i) {
 8008916:	2300      	movs	r3, #0
 8008918:	60fb      	str	r3, [r7, #12]
 800891a:	e067      	b.n	80089ec <HAL_TIM_PWM_PulseFinishedCallback+0xe8>
    	g_led_bus.wr_buf[i + 24] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p    ] << i) & 0x80) > 0);
 800891c:	4b4f      	ldr	r3, [pc, #316]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800891e:	89db      	ldrh	r3, [r3, #14]
 8008920:	4619      	mov	r1, r3
 8008922:	4b4e      	ldr	r3, [pc, #312]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8008924:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8008928:	4613      	mov	r3, r2
 800892a:	005b      	lsls	r3, r3, #1
 800892c:	4413      	add	r3, r2
 800892e:	4a4b      	ldr	r2, [pc, #300]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8008930:	4413      	add	r3, r2
 8008932:	7d1b      	ldrb	r3, [r3, #20]
 8008934:	461a      	mov	r2, r3
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	fa02 f303 	lsl.w	r3, r2, r3
 800893c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008940:	2b00      	cmp	r3, #0
 8008942:	bfcc      	ite	gt
 8008944:	2301      	movgt	r3, #1
 8008946:	2300      	movle	r3, #0
 8008948:	b2db      	uxtb	r3, r3
 800894a:	fa01 f203 	lsl.w	r2, r1, r3
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	3318      	adds	r3, #24
 8008952:	b2d1      	uxtb	r1, r2
 8008954:	4a41      	ldr	r2, [pc, #260]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8008956:	4413      	add	r3, r2
 8008958:	460a      	mov	r2, r1
 800895a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 32] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 1] << i) & 0x80) > 0);
 800895e:	4b3f      	ldr	r3, [pc, #252]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8008960:	89db      	ldrh	r3, [r3, #14]
 8008962:	4619      	mov	r1, r3
 8008964:	4b3d      	ldr	r3, [pc, #244]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8008966:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800896a:	4613      	mov	r3, r2
 800896c:	005b      	lsls	r3, r3, #1
 800896e:	4413      	add	r3, r2
 8008970:	3301      	adds	r3, #1
 8008972:	4a3a      	ldr	r2, [pc, #232]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8008974:	4413      	add	r3, r2
 8008976:	7d1b      	ldrb	r3, [r3, #20]
 8008978:	461a      	mov	r2, r3
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	fa02 f303 	lsl.w	r3, r2, r3
 8008980:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008984:	2b00      	cmp	r3, #0
 8008986:	bfcc      	ite	gt
 8008988:	2301      	movgt	r3, #1
 800898a:	2300      	movle	r3, #0
 800898c:	b2db      	uxtb	r3, r3
 800898e:	fa01 f203 	lsl.w	r2, r1, r3
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	3320      	adds	r3, #32
 8008996:	b2d1      	uxtb	r1, r2
 8008998:	4a30      	ldr	r2, [pc, #192]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800899a:	4413      	add	r3, r2
 800899c:	460a      	mov	r2, r1
 800899e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 40] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 2] << i) & 0x80) > 0);
 80089a2:	4b2e      	ldr	r3, [pc, #184]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80089a4:	89db      	ldrh	r3, [r3, #14]
 80089a6:	4619      	mov	r1, r3
 80089a8:	4b2c      	ldr	r3, [pc, #176]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80089aa:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80089ae:	4613      	mov	r3, r2
 80089b0:	005b      	lsls	r3, r3, #1
 80089b2:	4413      	add	r3, r2
 80089b4:	3302      	adds	r3, #2
 80089b6:	4a29      	ldr	r2, [pc, #164]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80089b8:	4413      	add	r3, r2
 80089ba:	7d1b      	ldrb	r3, [r3, #20]
 80089bc:	461a      	mov	r2, r3
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	fa02 f303 	lsl.w	r3, r2, r3
 80089c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	bfcc      	ite	gt
 80089cc:	2301      	movgt	r3, #1
 80089ce:	2300      	movle	r3, #0
 80089d0:	b2db      	uxtb	r3, r3
 80089d2:	fa01 f203 	lsl.w	r2, r1, r3
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	3328      	adds	r3, #40	@ 0x28
 80089da:	b2d1      	uxtb	r1, r2
 80089dc:	4a1f      	ldr	r2, [pc, #124]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80089de:	4413      	add	r3, r2
 80089e0:	460a      	mov	r2, r1
 80089e2:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    for(uint_fast8_t i = 0; i < 8; ++i) {
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	3301      	adds	r3, #1
 80089ea:	60fb      	str	r3, [r7, #12]
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	2b07      	cmp	r3, #7
 80089f0:	d994      	bls.n	800891c <HAL_TIM_PWM_PulseFinishedCallback+0x18>
    }
    g_led_bus.wr_buf_p++;
 80089f2:	4b1a      	ldr	r3, [pc, #104]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80089f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089f8:	3301      	adds	r3, #1
 80089fa:	4a18      	ldr	r2, [pc, #96]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80089fc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    // We're done. Lean back and until next time!
	g_led_bus.wr_buf_p = 0;
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);

  }
}
 8008a00:	e027      	b.n	8008a52 <HAL_TIM_PWM_PulseFinishedCallback+0x14e>
  } else if (g_led_bus.wr_buf_p < NUM_PIXELS + 2) {
 8008a02:	4b16      	ldr	r3, [pc, #88]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8008a04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a08:	2b16      	cmp	r3, #22
 8008a0a:	d816      	bhi.n	8008a3a <HAL_TIM_PWM_PulseFinishedCallback+0x136>
    for(uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i) g_led_bus.wr_buf[i] = 0;
 8008a0c:	2318      	movs	r3, #24
 8008a0e:	72fb      	strb	r3, [r7, #11]
 8008a10:	e008      	b.n	8008a24 <HAL_TIM_PWM_PulseFinishedCallback+0x120>
 8008a12:	7afb      	ldrb	r3, [r7, #11]
 8008a14:	4a11      	ldr	r2, [pc, #68]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8008a16:	4413      	add	r3, r2
 8008a18:	2200      	movs	r2, #0
 8008a1a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8008a1e:	7afb      	ldrb	r3, [r7, #11]
 8008a20:	3301      	adds	r3, #1
 8008a22:	72fb      	strb	r3, [r7, #11]
 8008a24:	7afb      	ldrb	r3, [r7, #11]
 8008a26:	2b2f      	cmp	r3, #47	@ 0x2f
 8008a28:	d9f3      	bls.n	8008a12 <HAL_TIM_PWM_PulseFinishedCallback+0x10e>
    ++g_led_bus.wr_buf_p;
 8008a2a:	4b0c      	ldr	r3, [pc, #48]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8008a2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a30:	3301      	adds	r3, #1
 8008a32:	4a0a      	ldr	r2, [pc, #40]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8008a34:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
}
 8008a38:	e00b      	b.n	8008a52 <HAL_TIM_PWM_PulseFinishedCallback+0x14e>
	g_led_bus.wr_buf_p = 0;
 8008a3a:	4b08      	ldr	r3, [pc, #32]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);
 8008a42:	4b06      	ldr	r3, [pc, #24]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	4a05      	ldr	r2, [pc, #20]	@ (8008a5c <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8008a48:	6892      	ldr	r2, [r2, #8]
 8008a4a:	4611      	mov	r1, r2
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f006 f9a1 	bl	800ed94 <HAL_TIM_PWM_Stop_DMA>
}
 8008a52:	bf00      	nop
 8008a54:	3710      	adds	r7, #16
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}
 8008a5a:	bf00      	nop
 8008a5c:	200029e4 	.word	0x200029e4

08008a60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008a64:	f001 fd35 	bl	800a4d2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008a68:	f000 f828 	bl	8008abc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008a6c:	f7fe fcf0 	bl	8007450 <MX_GPIO_Init>
  MX_DMA_Init();
 8008a70:	f7fe fba2 	bl	80071b8 <MX_DMA_Init>
  MX_CRC_Init();
 8008a74:	f7fe fafa 	bl	800706c <MX_CRC_Init>
  MX_TIM3_Init();
 8008a78:	f000 ffa2 	bl	80099c0 <MX_TIM3_Init>
  MX_ADC1_Init();
 8008a7c:	f7fc fdfe 	bl	800567c <MX_ADC1_Init>
  MX_TIM1_Init();
 8008a80:	f000 fef6 	bl	8009870 <MX_TIM1_Init>
  MX_TIM5_Init();
 8008a84:	f001 f868 	bl	8009b58 <MX_TIM5_Init>
  MX_TIM8_Init();
 8008a88:	f001 f8bc 	bl	8009c04 <MX_TIM8_Init>
  MX_TIM20_Init();
 8008a8c:	f001 f98c 	bl	8009da8 <MX_TIM20_Init>
  MX_TIM4_Init();
 8008a90:	f001 f812 	bl	8009ab8 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 8008a94:	f001 fbea 	bl	800a26c <MX_USART3_UART_Init>
  MX_TIM17_Init();
 8008a98:	f001 f90e 	bl	8009cb8 <MX_TIM17_Init>
  MX_TIM2_Init();
 8008a9c:	f000 ff42 	bl	8009924 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8008aa0:	4805      	ldr	r0, [pc, #20]	@ (8008ab8 <main+0x58>)
 8008aa2:	f005 fc07 	bl	800e2b4 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8008aa6:	f009 fcef 	bl	8012488 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8008aaa:	f7fc ffff 	bl	8005aac <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8008aae:	f009 fd0f 	bl	80124d0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8008ab2:	bf00      	nop
 8008ab4:	e7fd      	b.n	8008ab2 <main+0x52>
 8008ab6:	bf00      	nop
 8008ab8:	20002b2c 	.word	0x20002b2c

08008abc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b094      	sub	sp, #80	@ 0x50
 8008ac0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008ac2:	f107 0318 	add.w	r3, r7, #24
 8008ac6:	2238      	movs	r2, #56	@ 0x38
 8008ac8:	2100      	movs	r1, #0
 8008aca:	4618      	mov	r0, r3
 8008acc:	f00d fbd7 	bl	801627e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008ad0:	1d3b      	adds	r3, r7, #4
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	601a      	str	r2, [r3, #0]
 8008ad6:	605a      	str	r2, [r3, #4]
 8008ad8:	609a      	str	r2, [r3, #8]
 8008ada:	60da      	str	r2, [r3, #12]
 8008adc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8008ade:	2000      	movs	r0, #0
 8008ae0:	f004 fb2e 	bl	800d140 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8008ae4:	2302      	movs	r3, #2
 8008ae6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8008ae8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008aec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8008aee:	2340      	movs	r3, #64	@ 0x40
 8008af0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008af2:	2302      	movs	r3, #2
 8008af4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8008af6:	2302      	movs	r3, #2
 8008af8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8008afa:	2304      	movs	r3, #4
 8008afc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8008afe:	2355      	movs	r3, #85	@ 0x55
 8008b00:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8008b02:	2302      	movs	r3, #2
 8008b04:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8008b06:	2302      	movs	r3, #2
 8008b08:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8008b0a:	2302      	movs	r3, #2
 8008b0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008b0e:	f107 0318 	add.w	r3, r7, #24
 8008b12:	4618      	mov	r0, r3
 8008b14:	f004 fbc8 	bl	800d2a8 <HAL_RCC_OscConfig>
 8008b18:	4603      	mov	r3, r0
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d001      	beq.n	8008b22 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8008b1e:	f000 f831 	bl	8008b84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008b22:	230f      	movs	r3, #15
 8008b24:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008b26:	2303      	movs	r3, #3
 8008b28:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8008b2e:	2300      	movs	r3, #0
 8008b30:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8008b32:	2300      	movs	r3, #0
 8008b34:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8008b36:	1d3b      	adds	r3, r7, #4
 8008b38:	2104      	movs	r1, #4
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f004 fec6 	bl	800d8cc <HAL_RCC_ClockConfig>
 8008b40:	4603      	mov	r3, r0
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d001      	beq.n	8008b4a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8008b46:	f000 f81d 	bl	8008b84 <Error_Handler>
  }
}
 8008b4a:	bf00      	nop
 8008b4c:	3750      	adds	r7, #80	@ 0x50
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}
	...

08008b54 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b082      	sub	sp, #8
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	4a06      	ldr	r2, [pc, #24]	@ (8008b7c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d101      	bne.n	8008b6a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8008b66:	f001 fccd 	bl	800a504 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  DWD_CheckStatus(&hard_rt_deadline_wd, htim);
 8008b6a:	6879      	ldr	r1, [r7, #4]
 8008b6c:	4804      	ldr	r0, [pc, #16]	@ (8008b80 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8008b6e:	f7fe fb07 	bl	8007180 <DWD_CheckStatus>
  /* USER CODE END Callback 1 */
}
 8008b72:	bf00      	nop
 8008b74:	3708      	adds	r7, #8
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}
 8008b7a:	bf00      	nop
 8008b7c:	40001000 	.word	0x40001000
 8008b80:	20001054 	.word	0x20001054

08008b84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008b84:	b480      	push	{r7}
 8008b86:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8008b88:	b672      	cpsid	i
}
 8008b8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008b8c:	bf00      	nop
 8008b8e:	e7fd      	b.n	8008b8c <Error_Handler+0x8>

08008b90 <clip_duty>:
#include <math.h>

/* -------------------- Helpers -------------------- */

static inline uint8_t clip_duty(uint8_t duty)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b085      	sub	sp, #20
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	4603      	mov	r3, r0
 8008b98:	71fb      	strb	r3, [r7, #7]
    uint8_t res = duty;
 8008b9a:	79fb      	ldrb	r3, [r7, #7]
 8008b9c:	73fb      	strb	r3, [r7, #15]

    if (res > MOTOR_MAX_DUTY)
 8008b9e:	7bfb      	ldrb	r3, [r7, #15]
 8008ba0:	2b64      	cmp	r3, #100	@ 0x64
 8008ba2:	d901      	bls.n	8008ba8 <clip_duty+0x18>
    {
        res = MOTOR_MAX_DUTY;
 8008ba4:	2364      	movs	r3, #100	@ 0x64
 8008ba6:	73fb      	strb	r3, [r7, #15]
    }

    return res;
 8008ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3714      	adds	r7, #20
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr
	...

08008bb8 <compute_pwm>:

static uint16_t compute_pwm(const Motor_t* m, uint8_t duty, Motor_Direction_t dir){
 8008bb8:	b590      	push	{r4, r7, lr}
 8008bba:	b085      	sub	sp, #20
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
 8008bc0:	460b      	mov	r3, r1
 8008bc2:	70fb      	strb	r3, [r7, #3]
 8008bc4:	4613      	mov	r3, r2
 8008bc6:	70bb      	strb	r3, [r7, #2]
    uint16_t pwm;

    if (duty == MOTOR_MIN_DUTY){
 8008bc8:	78fb      	ldrb	r3, [r7, #3]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d103      	bne.n	8008bd6 <compute_pwm+0x1e>
        pwm = m->calib.pwm_stop;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	891b      	ldrh	r3, [r3, #8]
 8008bd2:	81fb      	strh	r3, [r7, #14]
 8008bd4:	e04d      	b.n	8008c72 <compute_pwm+0xba>
    }

    else if (dir == CLOCKWISE){
 8008bd6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008bda:	2b01      	cmp	r3, #1
 8008bdc:	d120      	bne.n	8008c20 <compute_pwm+0x68>
        pwm = m->calib.pwm_stop + (uint16_t)roundf((float)duty * m->calib.pwm_scale_forward / MOTOR_MAX_DUTY);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	891c      	ldrh	r4, [r3, #8]
 8008be2:	78fb      	ldrb	r3, [r7, #3]
 8008be4:	ee07 3a90 	vmov	s15, r3
 8008be8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	895b      	ldrh	r3, [r3, #10]
 8008bf0:	ee07 3a90 	vmov	s15, r3
 8008bf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008bf8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bfc:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8008c7c <compute_pwm+0xc4>
 8008c00:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008c04:	eeb0 0a47 	vmov.f32	s0, s14
 8008c08:	f00f fb3c 	bl	8018284 <roundf>
 8008c0c:	eef0 7a40 	vmov.f32	s15, s0
 8008c10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008c14:	ee17 3a90 	vmov	r3, s15
 8008c18:	b29b      	uxth	r3, r3
 8008c1a:	4423      	add	r3, r4
 8008c1c:	81fb      	strh	r3, [r7, #14]
 8008c1e:	e028      	b.n	8008c72 <compute_pwm+0xba>
    }

    else if (dir == COUNTERCLOCKWISE){
 8008c20:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c28:	d120      	bne.n	8008c6c <compute_pwm+0xb4>
        pwm = m->calib.pwm_stop - (uint16_t)roundf((float)duty * m->calib.pwm_scale_backward / MOTOR_MAX_DUTY);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	891c      	ldrh	r4, [r3, #8]
 8008c2e:	78fb      	ldrb	r3, [r7, #3]
 8008c30:	ee07 3a90 	vmov	s15, r3
 8008c34:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	899b      	ldrh	r3, [r3, #12]
 8008c3c:	ee07 3a90 	vmov	s15, r3
 8008c40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008c44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c48:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8008c7c <compute_pwm+0xc4>
 8008c4c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008c50:	eeb0 0a47 	vmov.f32	s0, s14
 8008c54:	f00f fb16 	bl	8018284 <roundf>
 8008c58:	eef0 7a40 	vmov.f32	s15, s0
 8008c5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008c60:	ee17 3a90 	vmov	r3, s15
 8008c64:	b29b      	uxth	r3, r3
 8008c66:	1ae3      	subs	r3, r4, r3
 8008c68:	81fb      	strh	r3, [r7, #14]
 8008c6a:	e002      	b.n	8008c72 <compute_pwm+0xba>
    }

    else{
        pwm = m->calib.pwm_stop;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	891b      	ldrh	r3, [r3, #8]
 8008c70:	81fb      	strh	r3, [r7, #14]
    }

    return pwm;
 8008c72:	89fb      	ldrh	r3, [r7, #14]
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	3714      	adds	r7, #20
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd90      	pop	{r4, r7, pc}
 8008c7c:	42c80000 	.word	0x42c80000

08008c80 <apply_pwm>:

static inline void apply_pwm(const Motor_t* m, uint16_t value){
 8008c80:	b480      	push	{r7}
 8008c82:	b083      	sub	sp, #12
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
 8008c88:	460b      	mov	r3, r1
 8008c8a:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d105      	bne.n	8008ca0 <apply_pwm+0x20>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	887a      	ldrh	r2, [r7, #2]
 8008c9c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8008c9e:	e02c      	b.n	8008cfa <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	2b04      	cmp	r3, #4
 8008ca6:	d105      	bne.n	8008cb4 <apply_pwm+0x34>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	681a      	ldr	r2, [r3, #0]
 8008cae:	887b      	ldrh	r3, [r7, #2]
 8008cb0:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8008cb2:	e022      	b.n	8008cfa <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	685b      	ldr	r3, [r3, #4]
 8008cb8:	2b08      	cmp	r3, #8
 8008cba:	d105      	bne.n	8008cc8 <apply_pwm+0x48>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	681a      	ldr	r2, [r3, #0]
 8008cc2:	887b      	ldrh	r3, [r7, #2]
 8008cc4:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8008cc6:	e018      	b.n	8008cfa <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	2b0c      	cmp	r3, #12
 8008cce:	d105      	bne.n	8008cdc <apply_pwm+0x5c>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	681a      	ldr	r2, [r3, #0]
 8008cd6:	887b      	ldrh	r3, [r7, #2]
 8008cd8:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8008cda:	e00e      	b.n	8008cfa <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	685b      	ldr	r3, [r3, #4]
 8008ce0:	2b10      	cmp	r3, #16
 8008ce2:	d105      	bne.n	8008cf0 <apply_pwm+0x70>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	681a      	ldr	r2, [r3, #0]
 8008cea:	887b      	ldrh	r3, [r7, #2]
 8008cec:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8008cee:	e004      	b.n	8008cfa <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	681a      	ldr	r2, [r3, #0]
 8008cf6:	887b      	ldrh	r3, [r7, #2]
 8008cf8:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8008cfa:	bf00      	nop
 8008cfc:	370c      	adds	r7, #12
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d04:	4770      	bx	lr

08008d06 <motor_init>:

/* -------------------- API -------------------- */

Motor_Status_t motor_init(Motor_t* motor, TIM_HandleTypeDef* htim, uint32_t channel, const Motor_Calibration_t* calib)
{
 8008d06:	b580      	push	{r7, lr}
 8008d08:	b086      	sub	sp, #24
 8008d0a:	af00      	add	r7, sp, #0
 8008d0c:	60f8      	str	r0, [r7, #12]
 8008d0e:	60b9      	str	r1, [r7, #8]
 8008d10:	607a      	str	r2, [r7, #4]
 8008d12:	603b      	str	r3, [r7, #0]
    Motor_Status_t status = MOTOR_ERR;
 8008d14:	23ff      	movs	r3, #255	@ 0xff
 8008d16:	75fb      	strb	r3, [r7, #23]

    if ((motor != NULL) && (htim != NULL) && (calib != NULL))
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d01e      	beq.n	8008d5c <motor_init+0x56>
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d01b      	beq.n	8008d5c <motor_init+0x56>
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d018      	beq.n	8008d5c <motor_init+0x56>
    {
        motor->htim = htim;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	68ba      	ldr	r2, [r7, #8]
 8008d2e:	601a      	str	r2, [r3, #0]
        motor->channel = channel;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	687a      	ldr	r2, [r7, #4]
 8008d34:	605a      	str	r2, [r3, #4]
        motor->calib = *calib;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	683a      	ldr	r2, [r7, #0]
 8008d3a:	3308      	adds	r3, #8
 8008d3c:	6810      	ldr	r0, [r2, #0]
 8008d3e:	6018      	str	r0, [r3, #0]
 8008d40:	8892      	ldrh	r2, [r2, #4]
 8008d42:	809a      	strh	r2, [r3, #4]

        apply_pwm(motor, calib->pwm_stop);
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	881b      	ldrh	r3, [r3, #0]
 8008d48:	4619      	mov	r1, r3
 8008d4a:	68f8      	ldr	r0, [r7, #12]
 8008d4c:	f7ff ff98 	bl	8008c80 <apply_pwm>
        (void)HAL_TIM_PWM_Start(htim, channel);
 8008d50:	6879      	ldr	r1, [r7, #4]
 8008d52:	68b8      	ldr	r0, [r7, #8]
 8008d54:	f005 fc44 	bl	800e5e0 <HAL_TIM_PWM_Start>

        status = MOTOR_OK;
 8008d58:	2300      	movs	r3, #0
 8008d5a:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 8008d5c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3718      	adds	r7, #24
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}

08008d68 <motor_set>:

Motor_Status_t motor_set(const Motor_t* motor, uint8_t duty, Motor_Direction_t dir)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b084      	sub	sp, #16
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	460b      	mov	r3, r1
 8008d72:	70fb      	strb	r3, [r7, #3]
 8008d74:	4613      	mov	r3, r2
 8008d76:	70bb      	strb	r3, [r7, #2]
    Motor_Status_t status = MOTOR_ERR;
 8008d78:	23ff      	movs	r3, #255	@ 0xff
 8008d7a:	73fb      	strb	r3, [r7, #15]

    if (motor != NULL)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d013      	beq.n	8008daa <motor_set+0x42>
    {
        uint8_t safe_duty = clip_duty(duty);
 8008d82:	78fb      	ldrb	r3, [r7, #3]
 8008d84:	4618      	mov	r0, r3
 8008d86:	f7ff ff03 	bl	8008b90 <clip_duty>
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	73bb      	strb	r3, [r7, #14]

        apply_pwm(motor, compute_pwm(motor, safe_duty, dir));
 8008d8e:	f997 2002 	ldrsb.w	r2, [r7, #2]
 8008d92:	7bbb      	ldrb	r3, [r7, #14]
 8008d94:	4619      	mov	r1, r3
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f7ff ff0e 	bl	8008bb8 <compute_pwm>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	4619      	mov	r1, r3
 8008da0:	6878      	ldr	r0, [r7, #4]
 8008da2:	f7ff ff6d 	bl	8008c80 <apply_pwm>

        status = MOTOR_OK;
 8008da6:	2300      	movs	r3, #0
 8008da8:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8008daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008dae:	4618      	mov	r0, r3
 8008db0:	3710      	adds	r7, #16
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bd80      	pop	{r7, pc}

08008db6 <calculate_iae_shifted>:
#include <stddef.h>

/* -------------------- Helpers -------------------- */

static float calculate_iae_shifted(const float* ref, const float* meas, uint16_t len, uint16_t shift)
{
 8008db6:	b480      	push	{r7}
 8008db8:	b089      	sub	sp, #36	@ 0x24
 8008dba:	af00      	add	r7, sp, #0
 8008dbc:	60f8      	str	r0, [r7, #12]
 8008dbe:	60b9      	str	r1, [r7, #8]
 8008dc0:	4611      	mov	r1, r2
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	460b      	mov	r3, r1
 8008dc6:	80fb      	strh	r3, [r7, #6]
 8008dc8:	4613      	mov	r3, r2
 8008dca:	80bb      	strh	r3, [r7, #4]
    float area = 0.0f;
 8008dcc:	f04f 0300 	mov.w	r3, #0
 8008dd0:	61fb      	str	r3, [r7, #28]
    float diff = 0.0f;
 8008dd2:	f04f 0300 	mov.w	r3, #0
 8008dd6:	61bb      	str	r3, [r7, #24]
    uint16_t check_len;

    if (shift < len)
 8008dd8:	88ba      	ldrh	r2, [r7, #4]
 8008dda:	88fb      	ldrh	r3, [r7, #6]
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	d234      	bcs.n	8008e4a <calculate_iae_shifted+0x94>
    {
        check_len = (uint16_t)(len - shift);
 8008de0:	88fa      	ldrh	r2, [r7, #6]
 8008de2:	88bb      	ldrh	r3, [r7, #4]
 8008de4:	1ad3      	subs	r3, r2, r3
 8008de6:	82bb      	strh	r3, [r7, #20]

        for (uint16_t i = 0U; i < check_len; i++)
 8008de8:	2300      	movs	r3, #0
 8008dea:	82fb      	strh	r3, [r7, #22]
 8008dec:	e029      	b.n	8008e42 <calculate_iae_shifted+0x8c>
        {
            diff = ref[i] - meas[i + shift];
 8008dee:	8afb      	ldrh	r3, [r7, #22]
 8008df0:	009b      	lsls	r3, r3, #2
 8008df2:	68fa      	ldr	r2, [r7, #12]
 8008df4:	4413      	add	r3, r2
 8008df6:	ed93 7a00 	vldr	s14, [r3]
 8008dfa:	8afa      	ldrh	r2, [r7, #22]
 8008dfc:	88bb      	ldrh	r3, [r7, #4]
 8008dfe:	4413      	add	r3, r2
 8008e00:	009b      	lsls	r3, r3, #2
 8008e02:	68ba      	ldr	r2, [r7, #8]
 8008e04:	4413      	add	r3, r2
 8008e06:	edd3 7a00 	vldr	s15, [r3]
 8008e0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008e0e:	edc7 7a06 	vstr	s15, [r7, #24]

            if (diff < 0.0f)
 8008e12:	edd7 7a06 	vldr	s15, [r7, #24]
 8008e16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e1e:	d505      	bpl.n	8008e2c <calculate_iae_shifted+0x76>
            {
                diff = -diff;
 8008e20:	edd7 7a06 	vldr	s15, [r7, #24]
 8008e24:	eef1 7a67 	vneg.f32	s15, s15
 8008e28:	edc7 7a06 	vstr	s15, [r7, #24]
            }

            area += diff;
 8008e2c:	ed97 7a07 	vldr	s14, [r7, #28]
 8008e30:	edd7 7a06 	vldr	s15, [r7, #24]
 8008e34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008e38:	edc7 7a07 	vstr	s15, [r7, #28]
        for (uint16_t i = 0U; i < check_len; i++)
 8008e3c:	8afb      	ldrh	r3, [r7, #22]
 8008e3e:	3301      	adds	r3, #1
 8008e40:	82fb      	strh	r3, [r7, #22]
 8008e42:	8afa      	ldrh	r2, [r7, #22]
 8008e44:	8abb      	ldrh	r3, [r7, #20]
 8008e46:	429a      	cmp	r2, r3
 8008e48:	d3d1      	bcc.n	8008dee <calculate_iae_shifted+0x38>
        }
    }

    return area;
 8008e4a:	69fb      	ldr	r3, [r7, #28]
 8008e4c:	ee07 3a90 	vmov	s15, r3
}
 8008e50:	eeb0 0a67 	vmov.f32	s0, s15
 8008e54:	3724      	adds	r7, #36	@ 0x24
 8008e56:	46bd      	mov	sp, r7
 8008e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5c:	4770      	bx	lr

08008e5e <motor_diag_init>:

/* -------------------- API -------------------- */

MotorDiag_Status_t motor_diag_init(MotorDiag_Handle_t* hdiag, const MotorDiag_Config_t* config)
{
 8008e5e:	b580      	push	{r7, lr}
 8008e60:	b084      	sub	sp, #16
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	6078      	str	r0, [r7, #4]
 8008e66:	6039      	str	r1, [r7, #0]
    MotorDiag_Status_t status = M_DIAG_ERR;
 8008e68:	23ff      	movs	r3, #255	@ 0xff
 8008e6a:	73fb      	strb	r3, [r7, #15]

    if ((hdiag != NULL) && (config != NULL))
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d03e      	beq.n	8008ef0 <motor_diag_init+0x92>
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d03b      	beq.n	8008ef0 <motor_diag_init+0x92>
    {
        hdiag->config = *config;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	683a      	ldr	r2, [r7, #0]
 8008e7c:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8008e80:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008e84:	e883 0003 	stmia.w	r3, {r0, r1}

        (void)memset(hdiag->buf_ref_A, 0, sizeof(hdiag->buf_ref_A));
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	22c0      	movs	r2, #192	@ 0xc0
 8008e8c:	2100      	movs	r1, #0
 8008e8e:	4618      	mov	r0, r3
 8008e90:	f00d f9f5 	bl	801627e <memset>
        (void)memset(hdiag->buf_ref_B, 0, sizeof(hdiag->buf_ref_B));
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	33c0      	adds	r3, #192	@ 0xc0
 8008e98:	22c0      	movs	r2, #192	@ 0xc0
 8008e9a:	2100      	movs	r1, #0
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	f00d f9ee 	bl	801627e <memset>
        (void)memset(hdiag->buf_meas_A, 0, sizeof(hdiag->buf_meas_A));
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8008ea8:	22c0      	movs	r2, #192	@ 0xc0
 8008eaa:	2100      	movs	r1, #0
 8008eac:	4618      	mov	r0, r3
 8008eae:	f00d f9e6 	bl	801627e <memset>
        (void)memset(hdiag->buf_meas_B, 0, sizeof(hdiag->buf_meas_B));
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 8008eb8:	22c0      	movs	r2, #192	@ 0xc0
 8008eba:	2100      	movs	r1, #0
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	f00d f9de 	bl	801627e <memset>

        hdiag->active_buf_idx = 0U;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	f883 2308 	strb.w	r2, [r3, #776]	@ 0x308
        hdiag->write_idx = 0U;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	f8a3 230a 	strh.w	r2, [r3, #778]	@ 0x30a
        hdiag->is_buffer_ready = false;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c
        hdiag->last_area_error = 0.0f;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f04f 0200 	mov.w	r2, #0
 8008ee0:	f8c3 2310 	str.w	r2, [r3, #784]	@ 0x310
        hdiag->health_status = MOTOR_HEALTHY;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314

        status = M_DIAG_OK;
 8008eec:	2300      	movs	r3, #0
 8008eee:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8008ef0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3710      	adds	r7, #16
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bd80      	pop	{r7, pc}

08008efc <motor_diag_record>:

MotorDiag_Status_t motor_diag_record(MotorDiag_Handle_t* hdiag, float ref_val, float meas_val)
{
 8008efc:	b480      	push	{r7}
 8008efe:	b087      	sub	sp, #28
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	60f8      	str	r0, [r7, #12]
 8008f04:	ed87 0a02 	vstr	s0, [r7, #8]
 8008f08:	edc7 0a01 	vstr	s1, [r7, #4]
    MotorDiag_Status_t status = M_DIAG_ERR;
 8008f0c:	23ff      	movs	r3, #255	@ 0xff
 8008f0e:	75fb      	strb	r3, [r7, #23]

    if (hdiag != NULL)
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d046      	beq.n	8008fa4 <motor_diag_record+0xa8>
    {
        uint16_t pos = hdiag->write_idx;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	f8b3 330a 	ldrh.w	r3, [r3, #778]	@ 0x30a
 8008f1c:	82bb      	strh	r3, [r7, #20]

        if (hdiag->active_buf_idx == 0U)
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d10d      	bne.n	8008f44 <motor_diag_record+0x48>
        {
            hdiag->buf_ref_A[pos] = ref_val;
 8008f28:	8abb      	ldrh	r3, [r7, #20]
 8008f2a:	68fa      	ldr	r2, [r7, #12]
 8008f2c:	009b      	lsls	r3, r3, #2
 8008f2e:	4413      	add	r3, r2
 8008f30:	68ba      	ldr	r2, [r7, #8]
 8008f32:	601a      	str	r2, [r3, #0]
            hdiag->buf_meas_A[pos] = meas_val;
 8008f34:	8abb      	ldrh	r3, [r7, #20]
 8008f36:	68fa      	ldr	r2, [r7, #12]
 8008f38:	3360      	adds	r3, #96	@ 0x60
 8008f3a:	009b      	lsls	r3, r3, #2
 8008f3c:	4413      	add	r3, r2
 8008f3e:	687a      	ldr	r2, [r7, #4]
 8008f40:	601a      	str	r2, [r3, #0]
 8008f42:	e00d      	b.n	8008f60 <motor_diag_record+0x64>
        }
        else
        {
            hdiag->buf_ref_B[pos] = ref_val;
 8008f44:	8abb      	ldrh	r3, [r7, #20]
 8008f46:	68fa      	ldr	r2, [r7, #12]
 8008f48:	3330      	adds	r3, #48	@ 0x30
 8008f4a:	009b      	lsls	r3, r3, #2
 8008f4c:	4413      	add	r3, r2
 8008f4e:	68ba      	ldr	r2, [r7, #8]
 8008f50:	601a      	str	r2, [r3, #0]
            hdiag->buf_meas_B[pos] = meas_val;
 8008f52:	8abb      	ldrh	r3, [r7, #20]
 8008f54:	68fa      	ldr	r2, [r7, #12]
 8008f56:	3390      	adds	r3, #144	@ 0x90
 8008f58:	009b      	lsls	r3, r3, #2
 8008f5a:	4413      	add	r3, r2
 8008f5c:	687a      	ldr	r2, [r7, #4]
 8008f5e:	601a      	str	r2, [r3, #0]
        }

        hdiag->write_idx++;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	f8b3 330a 	ldrh.w	r3, [r3, #778]	@ 0x30a
 8008f66:	3301      	adds	r3, #1
 8008f68:	b29a      	uxth	r2, r3
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	f8a3 230a 	strh.w	r2, [r3, #778]	@ 0x30a

        if (hdiag->write_idx >= (uint16_t)M_DIAG_BUF_LEN)
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	f8b3 330a 	ldrh.w	r3, [r3, #778]	@ 0x30a
 8008f76:	2b2f      	cmp	r3, #47	@ 0x2f
 8008f78:	d912      	bls.n	8008fa0 <motor_diag_record+0xa4>
        {
            hdiag->write_idx = 0U;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	f8a3 230a 	strh.w	r2, [r3, #778]	@ 0x30a
            hdiag->is_buffer_ready = true;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	2201      	movs	r2, #1
 8008f86:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c
            hdiag->active_buf_idx = (hdiag->active_buf_idx == 0U) ? 1U : 0U;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d101      	bne.n	8008f98 <motor_diag_record+0x9c>
 8008f94:	2201      	movs	r2, #1
 8008f96:	e000      	b.n	8008f9a <motor_diag_record+0x9e>
 8008f98:	2200      	movs	r2, #0
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f883 2308 	strb.w	r2, [r3, #776]	@ 0x308
        }

        status = M_DIAG_OK;
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	75fb      	strb	r3, [r7, #23]
    }
    return status;
 8008fa4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	371c      	adds	r7, #28
 8008fac:	46bd      	mov	sp, r7
 8008fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb2:	4770      	bx	lr

08008fb4 <motor_diag_process>:



MotorDiag_Status_t motor_diag_process(MotorDiag_Handle_t* hdiag)
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b086      	sub	sp, #24
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
    MotorDiag_Status_t status = M_DIAG_ERR;
 8008fbc:	23ff      	movs	r3, #255	@ 0xff
 8008fbe:	75fb      	strb	r3, [r7, #23]

    if (hdiag != NULL)
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d045      	beq.n	8009052 <motor_diag_process+0x9e>
    {
        if (hdiag->is_buffer_ready)
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	f893 330c 	ldrb.w	r3, [r3, #780]	@ 0x30c
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d03e      	beq.n	800904e <motor_diag_process+0x9a>
        {
            uint8_t analyze_idx = (hdiag->active_buf_idx == 0U) ? 1U : 0U;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d101      	bne.n	8008fde <motor_diag_process+0x2a>
 8008fda:	2301      	movs	r3, #1
 8008fdc:	e000      	b.n	8008fe0 <motor_diag_process+0x2c>
 8008fde:	2300      	movs	r3, #0
 8008fe0:	72fb      	strb	r3, [r7, #11]
            const float* p_ref;
            const float* p_meas;

            if (analyze_idx == 0U)
 8008fe2:	7afb      	ldrb	r3, [r7, #11]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d106      	bne.n	8008ff6 <motor_diag_process+0x42>
            {
                p_ref = hdiag->buf_ref_A;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	613b      	str	r3, [r7, #16]
                p_meas = hdiag->buf_meas_A;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8008ff2:	60fb      	str	r3, [r7, #12]
 8008ff4:	e006      	b.n	8009004 <motor_diag_process+0x50>
            }
            else
            {
                p_ref = hdiag->buf_ref_B;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	33c0      	adds	r3, #192	@ 0xc0
 8008ffa:	613b      	str	r3, [r7, #16]
                p_meas = hdiag->buf_meas_B;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 8009002:	60fb      	str	r3, [r7, #12]
            }

            hdiag->last_area_error = calculate_iae_shifted(
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f8b3 3300 	ldrh.w	r3, [r3, #768]	@ 0x300
 800900a:	2230      	movs	r2, #48	@ 0x30
 800900c:	68f9      	ldr	r1, [r7, #12]
 800900e:	6938      	ldr	r0, [r7, #16]
 8009010:	f7ff fed1 	bl	8008db6 <calculate_iae_shifted>
 8009014:	eef0 7a40 	vmov.f32	s15, s0
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	edc3 7ac4 	vstr	s15, [r3, #784]	@ 0x310
                p_meas,
                (uint16_t)M_DIAG_BUF_LEN,
                hdiag->config.delay_shift
            );

            if (hdiag->last_area_error > hdiag->config.max_area_limit)
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	ed93 7ac4 	vldr	s14, [r3, #784]	@ 0x310
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	edd3 7ac1 	vldr	s15, [r3, #772]	@ 0x304
 800902a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800902e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009032:	dd04      	ble.n	800903e <motor_diag_process+0x8a>
            {
                hdiag->health_status = MOTOR_FAILURE;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2200      	movs	r2, #0
 8009038:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314
 800903c:	e003      	b.n	8009046 <motor_diag_process+0x92>
            }
            else
            {
                hdiag->health_status = MOTOR_HEALTHY;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2201      	movs	r2, #1
 8009042:	f883 2314 	strb.w	r2, [r3, #788]	@ 0x314
            }

            hdiag->is_buffer_ready = false;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2200      	movs	r2, #0
 800904a:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c
        }

        status = M_DIAG_OK;
 800904e:	2300      	movs	r3, #0
 8009050:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 8009052:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009056:	4618      	mov	r0, r3
 8009058:	3718      	adds	r7, #24
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}

0800905e <PID_Law_init>:
#include "pid_law.h"
#include <stddef.h>

pid_law_status PID_Law_init(PID_Law_t* pid, float a1, float b0, float b1){
 800905e:	b480      	push	{r7}
 8009060:	b085      	sub	sp, #20
 8009062:	af00      	add	r7, sp, #0
 8009064:	60f8      	str	r0, [r7, #12]
 8009066:	ed87 0a02 	vstr	s0, [r7, #8]
 800906a:	edc7 0a01 	vstr	s1, [r7, #4]
 800906e:	ed87 1a00 	vstr	s2, [r7]
    if (pid == NULL){
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d102      	bne.n	800907e <PID_Law_init+0x20>
    	return PID_LAW_ERR;
 8009078:	f04f 33ff 	mov.w	r3, #4294967295
 800907c:	e011      	b.n	80090a2 <PID_Law_init+0x44>
    }

    pid->a1 = a1;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	68ba      	ldr	r2, [r7, #8]
 8009082:	601a      	str	r2, [r3, #0]
    pid->b0 = b0;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	687a      	ldr	r2, [r7, #4]
 8009088:	605a      	str	r2, [r3, #4]
    pid->b1 = b1;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	683a      	ldr	r2, [r7, #0]
 800908e:	609a      	str	r2, [r3, #8]

    pid->u_prev = 0.0f;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f04f 0200 	mov.w	r2, #0
 8009096:	60da      	str	r2, [r3, #12]
    pid->e_prev = 0.0f;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	f04f 0200 	mov.w	r2, #0
 800909e:	611a      	str	r2, [r3, #16]

    return PID_LAW_OK;
 80090a0:	2300      	movs	r3, #0
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3714      	adds	r7, #20
 80090a6:	46bd      	mov	sp, r7
 80090a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ac:	4770      	bx	lr
	...

080090b0 <PID_Law_compute>:

pid_law_status PID_Law_compute(PID_Law_t* pid, float setpoint, float feedback, float* u_out){
 80090b0:	b480      	push	{r7}
 80090b2:	b087      	sub	sp, #28
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	60f8      	str	r0, [r7, #12]
 80090b8:	ed87 0a02 	vstr	s0, [r7, #8]
 80090bc:	edc7 0a01 	vstr	s1, [r7, #4]
 80090c0:	6039      	str	r1, [r7, #0]
    if (pid == NULL || u_out == NULL){
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d002      	beq.n	80090ce <PID_Law_compute+0x1e>
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d102      	bne.n	80090d4 <PID_Law_compute+0x24>
    	return PID_LAW_ERR;
 80090ce:	f04f 33ff 	mov.w	r3, #4294967295
 80090d2:	e045      	b.n	8009160 <PID_Law_compute+0xb0>
    }

    float e = setpoint - feedback;
 80090d4:	ed97 7a02 	vldr	s14, [r7, #8]
 80090d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80090dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80090e0:	edc7 7a04 	vstr	s15, [r7, #16]

    float u = pid->a1 * pid->u_prev
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	ed93 7a00 	vldr	s14, [r3]
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	edd3 7a03 	vldr	s15, [r3, #12]
 80090f0:	ee27 7a27 	vmul.f32	s14, s14, s15
            + pid->b0 * e
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	edd3 6a01 	vldr	s13, [r3, #4]
 80090fa:	edd7 7a04 	vldr	s15, [r7, #16]
 80090fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009102:	ee37 7a27 	vadd.f32	s14, s14, s15
            + pid->b1 * pid->e_prev;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	edd3 6a02 	vldr	s13, [r3, #8]
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	edd3 7a04 	vldr	s15, [r3, #16]
 8009112:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float u = pid->a1 * pid->u_prev
 8009116:	ee77 7a27 	vadd.f32	s15, s14, s15
 800911a:	edc7 7a05 	vstr	s15, [r7, #20]

    if (u > U_MAX){
 800911e:	edd7 7a05 	vldr	s15, [r7, #20]
 8009122:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8009126:	eef4 7ac7 	vcmpe.f32	s15, s14
 800912a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800912e:	dd02      	ble.n	8009136 <PID_Law_compute+0x86>
    	u = U_MAX;
 8009130:	4b0e      	ldr	r3, [pc, #56]	@ (800916c <PID_Law_compute+0xbc>)
 8009132:	617b      	str	r3, [r7, #20]
 8009134:	e00a      	b.n	800914c <PID_Law_compute+0x9c>
    }
    else if (u < U_MIN){
 8009136:	edd7 7a05 	vldr	s15, [r7, #20]
 800913a:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 800913e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009146:	d501      	bpl.n	800914c <PID_Law_compute+0x9c>
    	u = U_MIN;
 8009148:	4b09      	ldr	r3, [pc, #36]	@ (8009170 <PID_Law_compute+0xc0>)
 800914a:	617b      	str	r3, [r7, #20]
    }

    pid->u_prev = u;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	697a      	ldr	r2, [r7, #20]
 8009150:	60da      	str	r2, [r3, #12]
    pid->e_prev = e;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	693a      	ldr	r2, [r7, #16]
 8009156:	611a      	str	r2, [r3, #16]

    *u_out = u;
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	697a      	ldr	r2, [r7, #20]
 800915c:	601a      	str	r2, [r3, #0]

    return PID_LAW_OK;
 800915e:	2300      	movs	r3, #0
}
 8009160:	4618      	mov	r0, r3
 8009162:	371c      	adds	r7, #28
 8009164:	46bd      	mov	sp, r7
 8009166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916a:	4770      	bx	lr
 800916c:	41400000 	.word	0x41400000
 8009170:	c1400000 	.word	0xc1400000

08009174 <PID_Law_reset>:

pid_law_status PID_Law_reset(PID_Law_t* pid){
 8009174:	b480      	push	{r7}
 8009176:	b083      	sub	sp, #12
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
    if (pid == NULL){
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d102      	bne.n	8009188 <PID_Law_reset+0x14>
    	return PID_LAW_ERR;
 8009182:	f04f 33ff 	mov.w	r3, #4294967295
 8009186:	e008      	b.n	800919a <PID_Law_reset+0x26>
    }

    pid->u_prev = 0.0f;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f04f 0200 	mov.w	r2, #0
 800918e:	60da      	str	r2, [r3, #12]
    pid->e_prev = 0.0f;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	f04f 0200 	mov.w	r2, #0
 8009196:	611a      	str	r2, [r3, #16]

    return PID_LAW_OK;
 8009198:	2300      	movs	r3, #0
}
 800919a:	4618      	mov	r0, r3
 800919c:	370c      	adds	r7, #12
 800919e:	46bd      	mov	sp, r7
 80091a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a4:	4770      	bx	lr
	...

080091a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b082      	sub	sp, #8
 80091ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80091ae:	4b12      	ldr	r3, [pc, #72]	@ (80091f8 <HAL_MspInit+0x50>)
 80091b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091b2:	4a11      	ldr	r2, [pc, #68]	@ (80091f8 <HAL_MspInit+0x50>)
 80091b4:	f043 0301 	orr.w	r3, r3, #1
 80091b8:	6613      	str	r3, [r2, #96]	@ 0x60
 80091ba:	4b0f      	ldr	r3, [pc, #60]	@ (80091f8 <HAL_MspInit+0x50>)
 80091bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091be:	f003 0301 	and.w	r3, r3, #1
 80091c2:	607b      	str	r3, [r7, #4]
 80091c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80091c6:	4b0c      	ldr	r3, [pc, #48]	@ (80091f8 <HAL_MspInit+0x50>)
 80091c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091ca:	4a0b      	ldr	r2, [pc, #44]	@ (80091f8 <HAL_MspInit+0x50>)
 80091cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80091d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80091d2:	4b09      	ldr	r3, [pc, #36]	@ (80091f8 <HAL_MspInit+0x50>)
 80091d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80091da:	603b      	str	r3, [r7, #0]
 80091dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80091de:	2200      	movs	r2, #0
 80091e0:	210f      	movs	r1, #15
 80091e2:	f06f 0001 	mvn.w	r0, #1
 80091e6:	f003 f873 	bl	800c2d0 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80091ea:	f004 f84d 	bl	800d288 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80091ee:	bf00      	nop
 80091f0:	3708      	adds	r7, #8
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bd80      	pop	{r7, pc}
 80091f6:	bf00      	nop
 80091f8:	40021000 	.word	0x40021000

080091fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b08c      	sub	sp, #48	@ 0x30
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8009204:	2300      	movs	r3, #0
 8009206:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8009208:	2300      	movs	r3, #0
 800920a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800920c:	4b2c      	ldr	r3, [pc, #176]	@ (80092c0 <HAL_InitTick+0xc4>)
 800920e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009210:	4a2b      	ldr	r2, [pc, #172]	@ (80092c0 <HAL_InitTick+0xc4>)
 8009212:	f043 0310 	orr.w	r3, r3, #16
 8009216:	6593      	str	r3, [r2, #88]	@ 0x58
 8009218:	4b29      	ldr	r3, [pc, #164]	@ (80092c0 <HAL_InitTick+0xc4>)
 800921a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800921c:	f003 0310 	and.w	r3, r3, #16
 8009220:	60bb      	str	r3, [r7, #8]
 8009222:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8009224:	f107 020c 	add.w	r2, r7, #12
 8009228:	f107 0310 	add.w	r3, r7, #16
 800922c:	4611      	mov	r1, r2
 800922e:	4618      	mov	r0, r3
 8009230:	f004 fd22 	bl	800dc78 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8009234:	f004 fcf4 	bl	800dc20 <HAL_RCC_GetPCLK1Freq>
 8009238:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800923a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800923c:	4a21      	ldr	r2, [pc, #132]	@ (80092c4 <HAL_InitTick+0xc8>)
 800923e:	fba2 2303 	umull	r2, r3, r2, r3
 8009242:	0c9b      	lsrs	r3, r3, #18
 8009244:	3b01      	subs	r3, #1
 8009246:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8009248:	4b1f      	ldr	r3, [pc, #124]	@ (80092c8 <HAL_InitTick+0xcc>)
 800924a:	4a20      	ldr	r2, [pc, #128]	@ (80092cc <HAL_InitTick+0xd0>)
 800924c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800924e:	4b1e      	ldr	r3, [pc, #120]	@ (80092c8 <HAL_InitTick+0xcc>)
 8009250:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8009254:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8009256:	4a1c      	ldr	r2, [pc, #112]	@ (80092c8 <HAL_InitTick+0xcc>)
 8009258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800925a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800925c:	4b1a      	ldr	r3, [pc, #104]	@ (80092c8 <HAL_InitTick+0xcc>)
 800925e:	2200      	movs	r2, #0
 8009260:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009262:	4b19      	ldr	r3, [pc, #100]	@ (80092c8 <HAL_InitTick+0xcc>)
 8009264:	2200      	movs	r2, #0
 8009266:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8009268:	4817      	ldr	r0, [pc, #92]	@ (80092c8 <HAL_InitTick+0xcc>)
 800926a:	f004 ffcb 	bl	800e204 <HAL_TIM_Base_Init>
 800926e:	4603      	mov	r3, r0
 8009270:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8009274:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009278:	2b00      	cmp	r3, #0
 800927a:	d11b      	bne.n	80092b4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800927c:	4812      	ldr	r0, [pc, #72]	@ (80092c8 <HAL_InitTick+0xcc>)
 800927e:	f005 f8b1 	bl	800e3e4 <HAL_TIM_Base_Start_IT>
 8009282:	4603      	mov	r3, r0
 8009284:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8009288:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800928c:	2b00      	cmp	r3, #0
 800928e:	d111      	bne.n	80092b4 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8009290:	2036      	movs	r0, #54	@ 0x36
 8009292:	f003 f837 	bl	800c304 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2b0f      	cmp	r3, #15
 800929a:	d808      	bhi.n	80092ae <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800929c:	2200      	movs	r2, #0
 800929e:	6879      	ldr	r1, [r7, #4]
 80092a0:	2036      	movs	r0, #54	@ 0x36
 80092a2:	f003 f815 	bl	800c2d0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80092a6:	4a0a      	ldr	r2, [pc, #40]	@ (80092d0 <HAL_InitTick+0xd4>)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6013      	str	r3, [r2, #0]
 80092ac:	e002      	b.n	80092b4 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80092ae:	2301      	movs	r3, #1
 80092b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80092b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	3730      	adds	r7, #48	@ 0x30
 80092bc:	46bd      	mov	sp, r7
 80092be:	bd80      	pop	{r7, pc}
 80092c0:	40021000 	.word	0x40021000
 80092c4:	431bde83 	.word	0x431bde83
 80092c8:	20002a88 	.word	0x20002a88
 80092cc:	40001000 	.word	0x40001000
 80092d0:	2000002c 	.word	0x2000002c

080092d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80092d4:	b480      	push	{r7}
 80092d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80092d8:	bf00      	nop
 80092da:	e7fd      	b.n	80092d8 <NMI_Handler+0x4>

080092dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80092dc:	b480      	push	{r7}
 80092de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80092e0:	bf00      	nop
 80092e2:	e7fd      	b.n	80092e0 <HardFault_Handler+0x4>

080092e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80092e4:	b480      	push	{r7}
 80092e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80092e8:	bf00      	nop
 80092ea:	e7fd      	b.n	80092e8 <MemManage_Handler+0x4>

080092ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80092ec:	b480      	push	{r7}
 80092ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80092f0:	bf00      	nop
 80092f2:	e7fd      	b.n	80092f0 <BusFault_Handler+0x4>

080092f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80092f4:	b480      	push	{r7}
 80092f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80092f8:	bf00      	nop
 80092fa:	e7fd      	b.n	80092f8 <UsageFault_Handler+0x4>

080092fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80092fc:	b480      	push	{r7}
 80092fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009300:	bf00      	nop
 8009302:	46bd      	mov	sp, r7
 8009304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009308:	4770      	bx	lr
	...

0800930c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8009310:	4802      	ldr	r0, [pc, #8]	@ (800931c <DMA1_Channel1_IRQHandler+0x10>)
 8009312:	f003 fbf0 	bl	800caf6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8009316:	bf00      	nop
 8009318:	bd80      	pop	{r7, pc}
 800931a:	bf00      	nop
 800931c:	20002e34 	.word	0x20002e34

08009320 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8009324:	4802      	ldr	r0, [pc, #8]	@ (8009330 <DMA1_Channel2_IRQHandler+0x10>)
 8009326:	f003 fbe6 	bl	800caf6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800932a:	bf00      	nop
 800932c:	bd80      	pop	{r7, pc}
 800932e:	bf00      	nop
 8009330:	20002e94 	.word	0x20002e94

08009334 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim17_ch1);
 8009338:	4802      	ldr	r0, [pc, #8]	@ (8009344 <DMA1_Channel3_IRQHandler+0x10>)
 800933a:	f003 fbdc 	bl	800caf6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800933e:	bf00      	nop
 8009340:	bd80      	pop	{r7, pc}
 8009342:	bf00      	nop
 8009344:	20002d40 	.word	0x20002d40

08009348 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800934c:	4802      	ldr	r0, [pc, #8]	@ (8009358 <TIM4_IRQHandler+0x10>)
 800934e:	f005 ff53 	bl	800f1f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8009352:	bf00      	nop
 8009354:	bd80      	pop	{r7, pc}
 8009356:	bf00      	nop
 8009358:	20002bc4 	.word	0x20002bc4

0800935c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8009360:	4802      	ldr	r0, [pc, #8]	@ (800936c <USART3_IRQHandler+0x10>)
 8009362:	f007 fb87 	bl	8010a74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8009366:	bf00      	nop
 8009368:	bd80      	pop	{r7, pc}
 800936a:	bf00      	nop
 800936c:	20002da0 	.word	0x20002da0

08009370 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SESSION_Pin);
 8009374:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8009378:	f003 feca 	bl	800d110 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800937c:	bf00      	nop
 800937e:	bd80      	pop	{r7, pc}

08009380 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8009384:	4802      	ldr	r0, [pc, #8]	@ (8009390 <TIM6_DAC_IRQHandler+0x10>)
 8009386:	f005 ff37 	bl	800f1f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800938a:	bf00      	nop
 800938c:	bd80      	pop	{r7, pc}
 800938e:	bf00      	nop
 8009390:	20002a88 	.word	0x20002a88

08009394 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b082      	sub	sp, #8
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	4a08      	ldr	r2, [pc, #32]	@ (80093c4 <HAL_UART_TxCpltCallback+0x30>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d10a      	bne.n	80093bc <HAL_UART_TxCpltCallback+0x28>
    {
    	HAL_UART_DMAStop(&huart3);
 80093a6:	4808      	ldr	r0, [pc, #32]	@ (80093c8 <HAL_UART_TxCpltCallback+0x34>)
 80093a8:	f007 face 	bl	8010948 <HAL_UART_DMAStop>
    	transmitted++;
 80093ac:	4b07      	ldr	r3, [pc, #28]	@ (80093cc <HAL_UART_TxCpltCallback+0x38>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	3301      	adds	r3, #1
 80093b2:	4a06      	ldr	r2, [pc, #24]	@ (80093cc <HAL_UART_TxCpltCallback+0x38>)
 80093b4:	6013      	str	r3, [r2, #0]
        tx_complete = 1;
 80093b6:	4b06      	ldr	r3, [pc, #24]	@ (80093d0 <HAL_UART_TxCpltCallback+0x3c>)
 80093b8:	2201      	movs	r2, #1
 80093ba:	701a      	strb	r2, [r3, #0]
    }
}
 80093bc:	bf00      	nop
 80093be:	3708      	adds	r7, #8
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}
 80093c4:	40004800 	.word	0x40004800
 80093c8:	20002da0 	.word	0x20002da0
 80093cc:	20002ad8 	.word	0x20002ad8
 80093d0:	20002950 	.word	0x20002950

080093d4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b082      	sub	sp, #8
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	4a0a      	ldr	r2, [pc, #40]	@ (800940c <HAL_UART_RxCpltCallback+0x38>)
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d10d      	bne.n	8009402 <HAL_UART_RxCpltCallback+0x2e>
    {
    	HAL_UART_DMAStop(&huart3);
 80093e6:	480a      	ldr	r0, [pc, #40]	@ (8009410 <HAL_UART_RxCpltCallback+0x3c>)
 80093e8:	f007 faae 	bl	8010948 <HAL_UART_DMAStop>
    	HAL_HalfDuplex_EnableTransmitter(&huart3);
 80093ec:	4808      	ldr	r0, [pc, #32]	@ (8009410 <HAL_UART_RxCpltCallback+0x3c>)
 80093ee:	f007 fead 	bl	801114c <HAL_HalfDuplex_EnableTransmitter>
    	received++;
 80093f2:	4b08      	ldr	r3, [pc, #32]	@ (8009414 <HAL_UART_RxCpltCallback+0x40>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	3301      	adds	r3, #1
 80093f8:	4a06      	ldr	r2, [pc, #24]	@ (8009414 <HAL_UART_RxCpltCallback+0x40>)
 80093fa:	6013      	str	r3, [r2, #0]
    	rx_complete = 1;
 80093fc:	4b06      	ldr	r3, [pc, #24]	@ (8009418 <HAL_UART_RxCpltCallback+0x44>)
 80093fe:	2201      	movs	r2, #1
 8009400:	701a      	strb	r2, [r3, #0]
    }
}
 8009402:	bf00      	nop
 8009404:	3708      	adds	r7, #8
 8009406:	46bd      	mov	sp, r7
 8009408:	bd80      	pop	{r7, pc}
 800940a:	bf00      	nop
 800940c:	40004800 	.word	0x40004800
 8009410:	20002da0 	.word	0x20002da0
 8009414:	20002ad4 	.word	0x20002ad4
 8009418:	20002951 	.word	0x20002951

0800941c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800941c:	b480      	push	{r7}
 800941e:	af00      	add	r7, sp, #0
  return 1;
 8009420:	2301      	movs	r3, #1
}
 8009422:	4618      	mov	r0, r3
 8009424:	46bd      	mov	sp, r7
 8009426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942a:	4770      	bx	lr

0800942c <_kill>:

int _kill(int pid, int sig)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b082      	sub	sp, #8
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
 8009434:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8009436:	f00c ffd3 	bl	80163e0 <__errno>
 800943a:	4603      	mov	r3, r0
 800943c:	2216      	movs	r2, #22
 800943e:	601a      	str	r2, [r3, #0]
  return -1;
 8009440:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009444:	4618      	mov	r0, r3
 8009446:	3708      	adds	r7, #8
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}

0800944c <_exit>:

void _exit (int status)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b082      	sub	sp, #8
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8009454:	f04f 31ff 	mov.w	r1, #4294967295
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f7ff ffe7 	bl	800942c <_kill>
  while (1) {}    /* Make sure we hang here */
 800945e:	bf00      	nop
 8009460:	e7fd      	b.n	800945e <_exit+0x12>

08009462 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8009462:	b580      	push	{r7, lr}
 8009464:	b086      	sub	sp, #24
 8009466:	af00      	add	r7, sp, #0
 8009468:	60f8      	str	r0, [r7, #12]
 800946a:	60b9      	str	r1, [r7, #8]
 800946c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800946e:	2300      	movs	r3, #0
 8009470:	617b      	str	r3, [r7, #20]
 8009472:	e00a      	b.n	800948a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8009474:	f3af 8000 	nop.w
 8009478:	4601      	mov	r1, r0
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	1c5a      	adds	r2, r3, #1
 800947e:	60ba      	str	r2, [r7, #8]
 8009480:	b2ca      	uxtb	r2, r1
 8009482:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	3301      	adds	r3, #1
 8009488:	617b      	str	r3, [r7, #20]
 800948a:	697a      	ldr	r2, [r7, #20]
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	429a      	cmp	r2, r3
 8009490:	dbf0      	blt.n	8009474 <_read+0x12>
  }

  return len;
 8009492:	687b      	ldr	r3, [r7, #4]
}
 8009494:	4618      	mov	r0, r3
 8009496:	3718      	adds	r7, #24
 8009498:	46bd      	mov	sp, r7
 800949a:	bd80      	pop	{r7, pc}

0800949c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b086      	sub	sp, #24
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	60f8      	str	r0, [r7, #12]
 80094a4:	60b9      	str	r1, [r7, #8]
 80094a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80094a8:	2300      	movs	r3, #0
 80094aa:	617b      	str	r3, [r7, #20]
 80094ac:	e009      	b.n	80094c2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	1c5a      	adds	r2, r3, #1
 80094b2:	60ba      	str	r2, [r7, #8]
 80094b4:	781b      	ldrb	r3, [r3, #0]
 80094b6:	4618      	mov	r0, r3
 80094b8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80094bc:	697b      	ldr	r3, [r7, #20]
 80094be:	3301      	adds	r3, #1
 80094c0:	617b      	str	r3, [r7, #20]
 80094c2:	697a      	ldr	r2, [r7, #20]
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	429a      	cmp	r2, r3
 80094c8:	dbf1      	blt.n	80094ae <_write+0x12>
  }
  return len;
 80094ca:	687b      	ldr	r3, [r7, #4]
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	3718      	adds	r7, #24
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bd80      	pop	{r7, pc}

080094d4 <_close>:

int _close(int file)
{
 80094d4:	b480      	push	{r7}
 80094d6:	b083      	sub	sp, #12
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80094dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80094e0:	4618      	mov	r0, r3
 80094e2:	370c      	adds	r7, #12
 80094e4:	46bd      	mov	sp, r7
 80094e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ea:	4770      	bx	lr

080094ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80094ec:	b480      	push	{r7}
 80094ee:	b083      	sub	sp, #12
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
 80094f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80094fc:	605a      	str	r2, [r3, #4]
  return 0;
 80094fe:	2300      	movs	r3, #0
}
 8009500:	4618      	mov	r0, r3
 8009502:	370c      	adds	r7, #12
 8009504:	46bd      	mov	sp, r7
 8009506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950a:	4770      	bx	lr

0800950c <_isatty>:

int _isatty(int file)
{
 800950c:	b480      	push	{r7}
 800950e:	b083      	sub	sp, #12
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8009514:	2301      	movs	r3, #1
}
 8009516:	4618      	mov	r0, r3
 8009518:	370c      	adds	r7, #12
 800951a:	46bd      	mov	sp, r7
 800951c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009520:	4770      	bx	lr

08009522 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8009522:	b480      	push	{r7}
 8009524:	b085      	sub	sp, #20
 8009526:	af00      	add	r7, sp, #0
 8009528:	60f8      	str	r0, [r7, #12]
 800952a:	60b9      	str	r1, [r7, #8]
 800952c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800952e:	2300      	movs	r3, #0
}
 8009530:	4618      	mov	r0, r3
 8009532:	3714      	adds	r7, #20
 8009534:	46bd      	mov	sp, r7
 8009536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953a:	4770      	bx	lr

0800953c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b086      	sub	sp, #24
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009544:	4a14      	ldr	r2, [pc, #80]	@ (8009598 <_sbrk+0x5c>)
 8009546:	4b15      	ldr	r3, [pc, #84]	@ (800959c <_sbrk+0x60>)
 8009548:	1ad3      	subs	r3, r2, r3
 800954a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800954c:	697b      	ldr	r3, [r7, #20]
 800954e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8009550:	4b13      	ldr	r3, [pc, #76]	@ (80095a0 <_sbrk+0x64>)
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d102      	bne.n	800955e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8009558:	4b11      	ldr	r3, [pc, #68]	@ (80095a0 <_sbrk+0x64>)
 800955a:	4a12      	ldr	r2, [pc, #72]	@ (80095a4 <_sbrk+0x68>)
 800955c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800955e:	4b10      	ldr	r3, [pc, #64]	@ (80095a0 <_sbrk+0x64>)
 8009560:	681a      	ldr	r2, [r3, #0]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	4413      	add	r3, r2
 8009566:	693a      	ldr	r2, [r7, #16]
 8009568:	429a      	cmp	r2, r3
 800956a:	d207      	bcs.n	800957c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800956c:	f00c ff38 	bl	80163e0 <__errno>
 8009570:	4603      	mov	r3, r0
 8009572:	220c      	movs	r2, #12
 8009574:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8009576:	f04f 33ff 	mov.w	r3, #4294967295
 800957a:	e009      	b.n	8009590 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800957c:	4b08      	ldr	r3, [pc, #32]	@ (80095a0 <_sbrk+0x64>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8009582:	4b07      	ldr	r3, [pc, #28]	@ (80095a0 <_sbrk+0x64>)
 8009584:	681a      	ldr	r2, [r3, #0]
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	4413      	add	r3, r2
 800958a:	4a05      	ldr	r2, [pc, #20]	@ (80095a0 <_sbrk+0x64>)
 800958c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800958e:	68fb      	ldr	r3, [r7, #12]
}
 8009590:	4618      	mov	r0, r3
 8009592:	3718      	adds	r7, #24
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}
 8009598:	20020000 	.word	0x20020000
 800959c:	00000400 	.word	0x00000400
 80095a0:	20002adc 	.word	0x20002adc
 80095a4:	20007a30 	.word	0x20007a30

080095a8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80095a8:	b480      	push	{r7}
 80095aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80095ac:	4b06      	ldr	r3, [pc, #24]	@ (80095c8 <SystemInit+0x20>)
 80095ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095b2:	4a05      	ldr	r2, [pc, #20]	@ (80095c8 <SystemInit+0x20>)
 80095b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80095b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80095bc:	bf00      	nop
 80095be:	46bd      	mov	sp, r7
 80095c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c4:	4770      	bx	lr
 80095c6:	bf00      	nop
 80095c8:	e000ed00 	.word	0xe000ed00

080095cc <temp_cfg_channel_>:
#include "temp.h"

/* ================== STATIC SUPPORT FUNCTIONS ================== */

static Temp_Status_t temp_cfg_channel_(temp_t *t)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b084      	sub	sp, #16
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
    Temp_Status_t status = TEMP_ERR;
 80095d4:	2301      	movs	r3, #1
 80095d6:	73fb      	strb	r3, [r7, #15]

    if ((t != NULL) && (t->hadc != NULL))
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d013      	beq.n	8009606 <temp_cfg_channel_+0x3a>
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d00f      	beq.n	8009606 <temp_cfg_channel_+0x3a>
    {
        if (HAL_ADC_ConfigChannel(t->hadc, &t->channel_cfg) == HAL_OK)
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681a      	ldr	r2, [r3, #0]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	3304      	adds	r3, #4
 80095ee:	4619      	mov	r1, r3
 80095f0:	4610      	mov	r0, r2
 80095f2:	f001 fe07 	bl	800b204 <HAL_ADC_ConfigChannel>
 80095f6:	4603      	mov	r3, r0
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d102      	bne.n	8009602 <temp_cfg_channel_+0x36>
        {
            status = TEMP_OK;
 80095fc:	2300      	movs	r3, #0
 80095fe:	73fb      	strb	r3, [r7, #15]
 8009600:	e001      	b.n	8009606 <temp_cfg_channel_+0x3a>
        }
        else
        {
            status = TEMP_ERR_COMM;
 8009602:	2302      	movs	r3, #2
 8009604:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 8009606:	7bfb      	ldrb	r3, [r7, #15]
}
 8009608:	4618      	mov	r0, r3
 800960a:	3710      	adds	r7, #16
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}

08009610 <temp_read_once_>:

static Temp_Status_t temp_read_once_(temp_t *t, uint32_t *raw)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b084      	sub	sp, #16
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	6039      	str	r1, [r7, #0]
    Temp_Status_t status = TEMP_ERR;
 800961a:	2301      	movs	r3, #1
 800961c:	73fb      	strb	r3, [r7, #15]

    if ((t != NULL) && (raw != NULL) && (t->hadc != NULL))
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d02e      	beq.n	8009682 <temp_read_once_+0x72>
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d02b      	beq.n	8009682 <temp_read_once_+0x72>
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d027      	beq.n	8009682 <temp_read_once_+0x72>
    {
        if (HAL_ADC_Start(t->hadc) == HAL_OK)
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	4618      	mov	r0, r3
 8009638:	f001 fbb8 	bl	800adac <HAL_ADC_Start>
 800963c:	4603      	mov	r3, r0
 800963e:	2b00      	cmp	r3, #0
 8009640:	d11d      	bne.n	800967e <temp_read_once_+0x6e>
        {
            if (HAL_ADC_PollForConversion(t->hadc, t->timeout_ms) == HAL_OK)
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681a      	ldr	r2, [r3, #0]
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800964a:	4619      	mov	r1, r3
 800964c:	4610      	mov	r0, r2
 800964e:	f001 fcc5 	bl	800afdc <HAL_ADC_PollForConversion>
 8009652:	4603      	mov	r3, r0
 8009654:	2b00      	cmp	r3, #0
 8009656:	d10a      	bne.n	800966e <temp_read_once_+0x5e>
            {
                *raw = HAL_ADC_GetValue(t->hadc);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	4618      	mov	r0, r3
 800965e:	f001 fdc3 	bl	800b1e8 <HAL_ADC_GetValue>
 8009662:	4602      	mov	r2, r0
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	601a      	str	r2, [r3, #0]
                status = TEMP_OK;
 8009668:	2300      	movs	r3, #0
 800966a:	73fb      	strb	r3, [r7, #15]
 800966c:	e001      	b.n	8009672 <temp_read_once_+0x62>
            }
            else
            {
                status = TEMP_ERR_COMM;
 800966e:	2302      	movs	r3, #2
 8009670:	73fb      	strb	r3, [r7, #15]
            }

            (void)HAL_ADC_Stop(t->hadc);
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	4618      	mov	r0, r3
 8009678:	f001 fc7c 	bl	800af74 <HAL_ADC_Stop>
 800967c:	e001      	b.n	8009682 <temp_read_once_+0x72>
        }
        else
        {
            status = TEMP_ERR_COMM;
 800967e:	2302      	movs	r3, #2
 8009680:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 8009682:	7bfb      	ldrb	r3, [r7, #15]
}
 8009684:	4618      	mov	r0, r3
 8009686:	3710      	adds	r7, #16
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}

0800968c <temp_raw_to_celsius_>:


static float temp_raw_to_celsius_(uint32_t raw)
{
 800968c:	b480      	push	{r7}
 800968e:	b085      	sub	sp, #20
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
    float v_sense =((float)raw * TEMP_ADC_VREF_MV) / TEMP_ADC_MAX_CNT;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	ee07 3a90 	vmov	s15, r3
 800969a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800969e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80096dc <temp_raw_to_celsius_+0x50>
 80096a2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80096a6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80096e0 <temp_raw_to_celsius_+0x54>
 80096aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80096ae:	edc7 7a03 	vstr	s15, [r7, #12]

    return ((v_sense - TEMP_V25_MV) / TEMP_SLOPE_MV_PER_C) + 25.0f;
 80096b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80096b6:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80096e4 <temp_raw_to_celsius_+0x58>
 80096ba:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80096be:	eef0 6a04 	vmov.f32	s13, #4	@ 0x40200000  2.5
 80096c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80096c6:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 80096ca:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 80096ce:	eeb0 0a67 	vmov.f32	s0, s15
 80096d2:	3714      	adds	r7, #20
 80096d4:	46bd      	mov	sp, r7
 80096d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096da:	4770      	bx	lr
 80096dc:	454e4000 	.word	0x454e4000
 80096e0:	457ff000 	.word	0x457ff000
 80096e4:	443e0000 	.word	0x443e0000

080096e8 <temp_read_raw_internal_>:

static Temp_Status_t temp_read_raw_internal_(temp_t *t, uint8_t samples, uint32_t *raw)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b088      	sub	sp, #32
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	60f8      	str	r0, [r7, #12]
 80096f0:	460b      	mov	r3, r1
 80096f2:	607a      	str	r2, [r7, #4]
 80096f4:	72fb      	strb	r3, [r7, #11]
    Temp_Status_t status = TEMP_ERR;
 80096f6:	2301      	movs	r3, #1
 80096f8:	77fb      	strb	r3, [r7, #31]

    if ((t != NULL) && (raw != NULL) && (samples != 0U))
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d03a      	beq.n	8009776 <temp_read_raw_internal_+0x8e>
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d037      	beq.n	8009776 <temp_read_raw_internal_+0x8e>
 8009706:	7afb      	ldrb	r3, [r7, #11]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d034      	beq.n	8009776 <temp_read_raw_internal_+0x8e>
    {
        status = temp_cfg_channel_(t);
 800970c:	68f8      	ldr	r0, [r7, #12]
 800970e:	f7ff ff5d 	bl	80095cc <temp_cfg_channel_>
 8009712:	4603      	mov	r3, r0
 8009714:	77fb      	strb	r3, [r7, #31]

        if (status == TEMP_OK)
 8009716:	7ffb      	ldrb	r3, [r7, #31]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d12c      	bne.n	8009776 <temp_read_raw_internal_+0x8e>
        {
            uint32_t acc = 0U;
 800971c:	2300      	movs	r3, #0
 800971e:	61bb      	str	r3, [r7, #24]
            uint32_t sample = 0U;
 8009720:	2300      	movs	r3, #0
 8009722:	613b      	str	r3, [r7, #16]

            for (uint8_t i = 0U; (i < samples) && (status == TEMP_OK); i++)
 8009724:	2300      	movs	r3, #0
 8009726:	75fb      	strb	r3, [r7, #23]
 8009728:	e011      	b.n	800974e <temp_read_raw_internal_+0x66>
            {
                status = temp_read_once_(t, &sample);
 800972a:	f107 0310 	add.w	r3, r7, #16
 800972e:	4619      	mov	r1, r3
 8009730:	68f8      	ldr	r0, [r7, #12]
 8009732:	f7ff ff6d 	bl	8009610 <temp_read_once_>
 8009736:	4603      	mov	r3, r0
 8009738:	77fb      	strb	r3, [r7, #31]

                if (status == TEMP_OK)
 800973a:	7ffb      	ldrb	r3, [r7, #31]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d103      	bne.n	8009748 <temp_read_raw_internal_+0x60>
                {
                    acc += sample;
 8009740:	693b      	ldr	r3, [r7, #16]
 8009742:	69ba      	ldr	r2, [r7, #24]
 8009744:	4413      	add	r3, r2
 8009746:	61bb      	str	r3, [r7, #24]
            for (uint8_t i = 0U; (i < samples) && (status == TEMP_OK); i++)
 8009748:	7dfb      	ldrb	r3, [r7, #23]
 800974a:	3301      	adds	r3, #1
 800974c:	75fb      	strb	r3, [r7, #23]
 800974e:	7dfa      	ldrb	r2, [r7, #23]
 8009750:	7afb      	ldrb	r3, [r7, #11]
 8009752:	429a      	cmp	r2, r3
 8009754:	d202      	bcs.n	800975c <temp_read_raw_internal_+0x74>
 8009756:	7ffb      	ldrb	r3, [r7, #31]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d0e6      	beq.n	800972a <temp_read_raw_internal_+0x42>
                }
            }

            if (status == TEMP_OK)
 800975c:	7ffb      	ldrb	r3, [r7, #31]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d109      	bne.n	8009776 <temp_read_raw_internal_+0x8e>
            {
                *raw = acc / (uint32_t)samples;
 8009762:	7afb      	ldrb	r3, [r7, #11]
 8009764:	69ba      	ldr	r2, [r7, #24]
 8009766:	fbb2 f2f3 	udiv	r2, r2, r3
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	601a      	str	r2, [r3, #0]
                t->raw_last = *raw;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681a      	ldr	r2, [r3, #0]
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	629a      	str	r2, [r3, #40]	@ 0x28
            }
        }
    }

    return status;
 8009776:	7ffb      	ldrb	r3, [r7, #31]
}
 8009778:	4618      	mov	r0, r3
 800977a:	3720      	adds	r7, #32
 800977c:	46bd      	mov	sp, r7
 800977e:	bd80      	pop	{r7, pc}

08009780 <temp_init>:


/* ================== PUBLIC API ================== */

Temp_Status_t temp_init(temp_t *t, ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef* channel_cfg, uint32_t timeout_ms)
{
 8009780:	b5b0      	push	{r4, r5, r7, lr}
 8009782:	b086      	sub	sp, #24
 8009784:	af00      	add	r7, sp, #0
 8009786:	60f8      	str	r0, [r7, #12]
 8009788:	60b9      	str	r1, [r7, #8]
 800978a:	607a      	str	r2, [r7, #4]
 800978c:	603b      	str	r3, [r7, #0]
    Temp_Status_t status = TEMP_ERR;
 800978e:	2301      	movs	r3, #1
 8009790:	75fb      	strb	r3, [r7, #23]

    if ((t != NULL) && (hadc != NULL) && (channel_cfg != NULL))
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d02c      	beq.n	80097f2 <temp_init+0x72>
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d029      	beq.n	80097f2 <temp_init+0x72>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d026      	beq.n	80097f2 <temp_init+0x72>
    {
        t->hadc = hadc;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	68ba      	ldr	r2, [r7, #8]
 80097a8:	601a      	str	r2, [r3, #0]
        t->channel_cfg = *channel_cfg;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	687a      	ldr	r2, [r7, #4]
 80097ae:	1d1c      	adds	r4, r3, #4
 80097b0:	4615      	mov	r5, r2
 80097b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80097b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80097b6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80097ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        t->timeout_ms = timeout_ms;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	683a      	ldr	r2, [r7, #0]
 80097c2:	625a      	str	r2, [r3, #36]	@ 0x24

        t->raw_last = 0U;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	2200      	movs	r2, #0
 80097c8:	629a      	str	r2, [r3, #40]	@ 0x28
        t->temp_c_last = 0.0f;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	f04f 0200 	mov.w	r2, #0
 80097d0:	62da      	str	r2, [r3, #44]	@ 0x2c

        if (HAL_ADCEx_Calibration_Start(t->hadc, t->channel_cfg.SingleDiff) == HAL_OK)
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	681a      	ldr	r2, [r3, #0]
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	691b      	ldr	r3, [r3, #16]
 80097da:	4619      	mov	r1, r3
 80097dc:	4610      	mov	r0, r2
 80097de:	f002 fb55 	bl	800be8c <HAL_ADCEx_Calibration_Start>
 80097e2:	4603      	mov	r3, r0
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d102      	bne.n	80097ee <temp_init+0x6e>
        {
            status = TEMP_OK;
 80097e8:	2300      	movs	r3, #0
 80097ea:	75fb      	strb	r3, [r7, #23]
 80097ec:	e001      	b.n	80097f2 <temp_init+0x72>
        }
        else
        {
            status = TEMP_ERR_COMM;
 80097ee:	2302      	movs	r3, #2
 80097f0:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 80097f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80097f4:	4618      	mov	r0, r3
 80097f6:	3718      	adds	r7, #24
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bdb0      	pop	{r4, r5, r7, pc}

080097fc <temp_read_raw_once>:

Temp_Status_t temp_read_raw_once(temp_t *t, uint32_t *raw)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b082      	sub	sp, #8
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
 8009804:	6039      	str	r1, [r7, #0]
    return temp_read_raw_internal_(t, 1, raw);
 8009806:	683a      	ldr	r2, [r7, #0]
 8009808:	2101      	movs	r1, #1
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f7ff ff6c 	bl	80096e8 <temp_read_raw_internal_>
 8009810:	4603      	mov	r3, r0
}
 8009812:	4618      	mov	r0, r3
 8009814:	3708      	adds	r7, #8
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}

0800981a <temp_get_celsius_once>:

Temp_Status_t temp_get_celsius_once(temp_t *t, float *temp_c)
{
 800981a:	b580      	push	{r7, lr}
 800981c:	b084      	sub	sp, #16
 800981e:	af00      	add	r7, sp, #0
 8009820:	6078      	str	r0, [r7, #4]
 8009822:	6039      	str	r1, [r7, #0]
    Temp_Status_t status = TEMP_ERR;
 8009824:	2301      	movs	r3, #1
 8009826:	73fb      	strb	r3, [r7, #15]

    if ((t != NULL) && (temp_c != NULL))
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d01a      	beq.n	8009864 <temp_get_celsius_once+0x4a>
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d017      	beq.n	8009864 <temp_get_celsius_once+0x4a>
    {
        uint32_t raw;

        status = temp_read_raw_once(t, &raw);
 8009834:	f107 0308 	add.w	r3, r7, #8
 8009838:	4619      	mov	r1, r3
 800983a:	6878      	ldr	r0, [r7, #4]
 800983c:	f7ff ffde 	bl	80097fc <temp_read_raw_once>
 8009840:	4603      	mov	r3, r0
 8009842:	73fb      	strb	r3, [r7, #15]

        if (status == TEMP_OK)
 8009844:	7bfb      	ldrb	r3, [r7, #15]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d10c      	bne.n	8009864 <temp_get_celsius_once+0x4a>
        {
            t->temp_c_last = temp_raw_to_celsius_(raw);
 800984a:	68bb      	ldr	r3, [r7, #8]
 800984c:	4618      	mov	r0, r3
 800984e:	f7ff ff1d 	bl	800968c <temp_raw_to_celsius_>
 8009852:	eef0 7a40 	vmov.f32	s15, s0
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
            *temp_c = t->temp_c_last;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	601a      	str	r2, [r3, #0]
        }
    }

    return status;
 8009864:	7bfb      	ldrb	r3, [r7, #15]
}
 8009866:	4618      	mov	r0, r3
 8009868:	3710      	adds	r7, #16
 800986a:	46bd      	mov	sp, r7
 800986c:	bd80      	pop	{r7, pc}
	...

08009870 <MX_TIM1_Init>:
TIM_HandleTypeDef htim20;
DMA_HandleTypeDef hdma_tim17_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b08c      	sub	sp, #48	@ 0x30
 8009874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009876:	f107 030c 	add.w	r3, r7, #12
 800987a:	2224      	movs	r2, #36	@ 0x24
 800987c:	2100      	movs	r1, #0
 800987e:	4618      	mov	r0, r3
 8009880:	f00c fcfd 	bl	801627e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009884:	463b      	mov	r3, r7
 8009886:	2200      	movs	r2, #0
 8009888:	601a      	str	r2, [r3, #0]
 800988a:	605a      	str	r2, [r3, #4]
 800988c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800988e:	4b23      	ldr	r3, [pc, #140]	@ (800991c <MX_TIM1_Init+0xac>)
 8009890:	4a23      	ldr	r2, [pc, #140]	@ (8009920 <MX_TIM1_Init+0xb0>)
 8009892:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8009894:	4b21      	ldr	r3, [pc, #132]	@ (800991c <MX_TIM1_Init+0xac>)
 8009896:	2200      	movs	r2, #0
 8009898:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800989a:	4b20      	ldr	r3, [pc, #128]	@ (800991c <MX_TIM1_Init+0xac>)
 800989c:	2200      	movs	r2, #0
 800989e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80098a0:	4b1e      	ldr	r3, [pc, #120]	@ (800991c <MX_TIM1_Init+0xac>)
 80098a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80098a6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80098a8:	4b1c      	ldr	r3, [pc, #112]	@ (800991c <MX_TIM1_Init+0xac>)
 80098aa:	2200      	movs	r2, #0
 80098ac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80098ae:	4b1b      	ldr	r3, [pc, #108]	@ (800991c <MX_TIM1_Init+0xac>)
 80098b0:	2200      	movs	r2, #0
 80098b2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80098b4:	4b19      	ldr	r3, [pc, #100]	@ (800991c <MX_TIM1_Init+0xac>)
 80098b6:	2200      	movs	r2, #0
 80098b8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80098ba:	2303      	movs	r3, #3
 80098bc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80098be:	2300      	movs	r3, #0
 80098c0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80098c2:	2301      	movs	r3, #1
 80098c4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80098c6:	2300      	movs	r3, #0
 80098c8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80098ca:	2305      	movs	r3, #5
 80098cc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80098ce:	2300      	movs	r3, #0
 80098d0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80098d2:	2301      	movs	r3, #1
 80098d4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80098d6:	2300      	movs	r3, #0
 80098d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80098da:	2305      	movs	r3, #5
 80098dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80098de:	f107 030c 	add.w	r3, r7, #12
 80098e2:	4619      	mov	r1, r3
 80098e4:	480d      	ldr	r0, [pc, #52]	@ (800991c <MX_TIM1_Init+0xac>)
 80098e6:	f005 fb53 	bl	800ef90 <HAL_TIM_Encoder_Init>
 80098ea:	4603      	mov	r3, r0
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d001      	beq.n	80098f4 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80098f0:	f7ff f948 	bl	8008b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80098f4:	2300      	movs	r3, #0
 80098f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80098f8:	2300      	movs	r3, #0
 80098fa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80098fc:	2300      	movs	r3, #0
 80098fe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8009900:	463b      	mov	r3, r7
 8009902:	4619      	mov	r1, r3
 8009904:	4805      	ldr	r0, [pc, #20]	@ (800991c <MX_TIM1_Init+0xac>)
 8009906:	f006 fd8b 	bl	8010420 <HAL_TIMEx_MasterConfigSynchronization>
 800990a:	4603      	mov	r3, r0
 800990c:	2b00      	cmp	r3, #0
 800990e:	d001      	beq.n	8009914 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8009910:	f7ff f938 	bl	8008b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8009914:	bf00      	nop
 8009916:	3730      	adds	r7, #48	@ 0x30
 8009918:	46bd      	mov	sp, r7
 800991a:	bd80      	pop	{r7, pc}
 800991c:	20002ae0 	.word	0x20002ae0
 8009920:	40012c00 	.word	0x40012c00

08009924 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b088      	sub	sp, #32
 8009928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800992a:	f107 0310 	add.w	r3, r7, #16
 800992e:	2200      	movs	r2, #0
 8009930:	601a      	str	r2, [r3, #0]
 8009932:	605a      	str	r2, [r3, #4]
 8009934:	609a      	str	r2, [r3, #8]
 8009936:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009938:	1d3b      	adds	r3, r7, #4
 800993a:	2200      	movs	r2, #0
 800993c:	601a      	str	r2, [r3, #0]
 800993e:	605a      	str	r2, [r3, #4]
 8009940:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8009942:	4b1e      	ldr	r3, [pc, #120]	@ (80099bc <MX_TIM2_Init+0x98>)
 8009944:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8009948:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 800994a:	4b1c      	ldr	r3, [pc, #112]	@ (80099bc <MX_TIM2_Init+0x98>)
 800994c:	22a9      	movs	r2, #169	@ 0xa9
 800994e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009950:	4b1a      	ldr	r3, [pc, #104]	@ (80099bc <MX_TIM2_Init+0x98>)
 8009952:	2200      	movs	r2, #0
 8009954:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8009956:	4b19      	ldr	r3, [pc, #100]	@ (80099bc <MX_TIM2_Init+0x98>)
 8009958:	f04f 32ff 	mov.w	r2, #4294967295
 800995c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800995e:	4b17      	ldr	r3, [pc, #92]	@ (80099bc <MX_TIM2_Init+0x98>)
 8009960:	2200      	movs	r2, #0
 8009962:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009964:	4b15      	ldr	r3, [pc, #84]	@ (80099bc <MX_TIM2_Init+0x98>)
 8009966:	2200      	movs	r2, #0
 8009968:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800996a:	4814      	ldr	r0, [pc, #80]	@ (80099bc <MX_TIM2_Init+0x98>)
 800996c:	f004 fc4a 	bl	800e204 <HAL_TIM_Base_Init>
 8009970:	4603      	mov	r3, r0
 8009972:	2b00      	cmp	r3, #0
 8009974:	d001      	beq.n	800997a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8009976:	f7ff f905 	bl	8008b84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800997a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800997e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8009980:	f107 0310 	add.w	r3, r7, #16
 8009984:	4619      	mov	r1, r3
 8009986:	480d      	ldr	r0, [pc, #52]	@ (80099bc <MX_TIM2_Init+0x98>)
 8009988:	f005 fe9a 	bl	800f6c0 <HAL_TIM_ConfigClockSource>
 800998c:	4603      	mov	r3, r0
 800998e:	2b00      	cmp	r3, #0
 8009990:	d001      	beq.n	8009996 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8009992:	f7ff f8f7 	bl	8008b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009996:	2300      	movs	r3, #0
 8009998:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800999a:	2300      	movs	r3, #0
 800999c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800999e:	1d3b      	adds	r3, r7, #4
 80099a0:	4619      	mov	r1, r3
 80099a2:	4806      	ldr	r0, [pc, #24]	@ (80099bc <MX_TIM2_Init+0x98>)
 80099a4:	f006 fd3c 	bl	8010420 <HAL_TIMEx_MasterConfigSynchronization>
 80099a8:	4603      	mov	r3, r0
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d001      	beq.n	80099b2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80099ae:	f7ff f8e9 	bl	8008b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80099b2:	bf00      	nop
 80099b4:	3720      	adds	r7, #32
 80099b6:	46bd      	mov	sp, r7
 80099b8:	bd80      	pop	{r7, pc}
 80099ba:	bf00      	nop
 80099bc:	20002b2c 	.word	0x20002b2c

080099c0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b08a      	sub	sp, #40	@ 0x28
 80099c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80099c6:	f107 031c 	add.w	r3, r7, #28
 80099ca:	2200      	movs	r2, #0
 80099cc:	601a      	str	r2, [r3, #0]
 80099ce:	605a      	str	r2, [r3, #4]
 80099d0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80099d2:	463b      	mov	r3, r7
 80099d4:	2200      	movs	r2, #0
 80099d6:	601a      	str	r2, [r3, #0]
 80099d8:	605a      	str	r2, [r3, #4]
 80099da:	609a      	str	r2, [r3, #8]
 80099dc:	60da      	str	r2, [r3, #12]
 80099de:	611a      	str	r2, [r3, #16]
 80099e0:	615a      	str	r2, [r3, #20]
 80099e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80099e4:	4b32      	ldr	r3, [pc, #200]	@ (8009ab0 <MX_TIM3_Init+0xf0>)
 80099e6:	4a33      	ldr	r2, [pc, #204]	@ (8009ab4 <MX_TIM3_Init+0xf4>)
 80099e8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 80099ea:	4b31      	ldr	r3, [pc, #196]	@ (8009ab0 <MX_TIM3_Init+0xf0>)
 80099ec:	2201      	movs	r2, #1
 80099ee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80099f0:	4b2f      	ldr	r3, [pc, #188]	@ (8009ab0 <MX_TIM3_Init+0xf0>)
 80099f2:	2200      	movs	r2, #0
 80099f4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4249;
 80099f6:	4b2e      	ldr	r3, [pc, #184]	@ (8009ab0 <MX_TIM3_Init+0xf0>)
 80099f8:	f241 0299 	movw	r2, #4249	@ 0x1099
 80099fc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80099fe:	4b2c      	ldr	r3, [pc, #176]	@ (8009ab0 <MX_TIM3_Init+0xf0>)
 8009a00:	2200      	movs	r2, #0
 8009a02:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009a04:	4b2a      	ldr	r3, [pc, #168]	@ (8009ab0 <MX_TIM3_Init+0xf0>)
 8009a06:	2200      	movs	r2, #0
 8009a08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8009a0a:	4829      	ldr	r0, [pc, #164]	@ (8009ab0 <MX_TIM3_Init+0xf0>)
 8009a0c:	f004 fd91 	bl	800e532 <HAL_TIM_PWM_Init>
 8009a10:	4603      	mov	r3, r0
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d001      	beq.n	8009a1a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8009a16:	f7ff f8b5 	bl	8008b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009a1e:	2300      	movs	r3, #0
 8009a20:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8009a22:	f107 031c 	add.w	r3, r7, #28
 8009a26:	4619      	mov	r1, r3
 8009a28:	4821      	ldr	r0, [pc, #132]	@ (8009ab0 <MX_TIM3_Init+0xf0>)
 8009a2a:	f006 fcf9 	bl	8010420 <HAL_TIMEx_MasterConfigSynchronization>
 8009a2e:	4603      	mov	r3, r0
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d001      	beq.n	8009a38 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8009a34:	f7ff f8a6 	bl	8008b84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009a38:	2360      	movs	r3, #96	@ 0x60
 8009a3a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009a40:	2300      	movs	r3, #0
 8009a42:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009a44:	2300      	movs	r3, #0
 8009a46:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009a48:	463b      	mov	r3, r7
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	4619      	mov	r1, r3
 8009a4e:	4818      	ldr	r0, [pc, #96]	@ (8009ab0 <MX_TIM3_Init+0xf0>)
 8009a50:	f005 fd22 	bl	800f498 <HAL_TIM_PWM_ConfigChannel>
 8009a54:	4603      	mov	r3, r0
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d001      	beq.n	8009a5e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8009a5a:	f7ff f893 	bl	8008b84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009a5e:	463b      	mov	r3, r7
 8009a60:	2204      	movs	r2, #4
 8009a62:	4619      	mov	r1, r3
 8009a64:	4812      	ldr	r0, [pc, #72]	@ (8009ab0 <MX_TIM3_Init+0xf0>)
 8009a66:	f005 fd17 	bl	800f498 <HAL_TIM_PWM_ConfigChannel>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d001      	beq.n	8009a74 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8009a70:	f7ff f888 	bl	8008b84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8009a74:	463b      	mov	r3, r7
 8009a76:	2208      	movs	r2, #8
 8009a78:	4619      	mov	r1, r3
 8009a7a:	480d      	ldr	r0, [pc, #52]	@ (8009ab0 <MX_TIM3_Init+0xf0>)
 8009a7c:	f005 fd0c 	bl	800f498 <HAL_TIM_PWM_ConfigChannel>
 8009a80:	4603      	mov	r3, r0
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d001      	beq.n	8009a8a <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8009a86:	f7ff f87d 	bl	8008b84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8009a8a:	463b      	mov	r3, r7
 8009a8c:	220c      	movs	r2, #12
 8009a8e:	4619      	mov	r1, r3
 8009a90:	4807      	ldr	r0, [pc, #28]	@ (8009ab0 <MX_TIM3_Init+0xf0>)
 8009a92:	f005 fd01 	bl	800f498 <HAL_TIM_PWM_ConfigChannel>
 8009a96:	4603      	mov	r3, r0
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d001      	beq.n	8009aa0 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8009a9c:	f7ff f872 	bl	8008b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8009aa0:	4803      	ldr	r0, [pc, #12]	@ (8009ab0 <MX_TIM3_Init+0xf0>)
 8009aa2:	f000 fb69 	bl	800a178 <HAL_TIM_MspPostInit>

}
 8009aa6:	bf00      	nop
 8009aa8:	3728      	adds	r7, #40	@ 0x28
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}
 8009aae:	bf00      	nop
 8009ab0:	20002b78 	.word	0x20002b78
 8009ab4:	40000400 	.word	0x40000400

08009ab8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b088      	sub	sp, #32
 8009abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009abe:	f107 0310 	add.w	r3, r7, #16
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	601a      	str	r2, [r3, #0]
 8009ac6:	605a      	str	r2, [r3, #4]
 8009ac8:	609a      	str	r2, [r3, #8]
 8009aca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009acc:	1d3b      	adds	r3, r7, #4
 8009ace:	2200      	movs	r2, #0
 8009ad0:	601a      	str	r2, [r3, #0]
 8009ad2:	605a      	str	r2, [r3, #4]
 8009ad4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8009ad6:	4b1e      	ldr	r3, [pc, #120]	@ (8009b50 <MX_TIM4_Init+0x98>)
 8009ad8:	4a1e      	ldr	r2, [pc, #120]	@ (8009b54 <MX_TIM4_Init+0x9c>)
 8009ada:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1699;
 8009adc:	4b1c      	ldr	r3, [pc, #112]	@ (8009b50 <MX_TIM4_Init+0x98>)
 8009ade:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8009ae2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8009b50 <MX_TIM4_Init+0x98>)
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 21999;
 8009aea:	4b19      	ldr	r3, [pc, #100]	@ (8009b50 <MX_TIM4_Init+0x98>)
 8009aec:	f245 52ef 	movw	r2, #21999	@ 0x55ef
 8009af0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009af2:	4b17      	ldr	r3, [pc, #92]	@ (8009b50 <MX_TIM4_Init+0x98>)
 8009af4:	2200      	movs	r2, #0
 8009af6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009af8:	4b15      	ldr	r3, [pc, #84]	@ (8009b50 <MX_TIM4_Init+0x98>)
 8009afa:	2200      	movs	r2, #0
 8009afc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8009afe:	4814      	ldr	r0, [pc, #80]	@ (8009b50 <MX_TIM4_Init+0x98>)
 8009b00:	f004 fb80 	bl	800e204 <HAL_TIM_Base_Init>
 8009b04:	4603      	mov	r3, r0
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d001      	beq.n	8009b0e <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8009b0a:	f7ff f83b 	bl	8008b84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009b0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009b12:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8009b14:	f107 0310 	add.w	r3, r7, #16
 8009b18:	4619      	mov	r1, r3
 8009b1a:	480d      	ldr	r0, [pc, #52]	@ (8009b50 <MX_TIM4_Init+0x98>)
 8009b1c:	f005 fdd0 	bl	800f6c0 <HAL_TIM_ConfigClockSource>
 8009b20:	4603      	mov	r3, r0
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d001      	beq.n	8009b2a <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8009b26:	f7ff f82d 	bl	8008b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009b2e:	2300      	movs	r3, #0
 8009b30:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8009b32:	1d3b      	adds	r3, r7, #4
 8009b34:	4619      	mov	r1, r3
 8009b36:	4806      	ldr	r0, [pc, #24]	@ (8009b50 <MX_TIM4_Init+0x98>)
 8009b38:	f006 fc72 	bl	8010420 <HAL_TIMEx_MasterConfigSynchronization>
 8009b3c:	4603      	mov	r3, r0
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d001      	beq.n	8009b46 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8009b42:	f7ff f81f 	bl	8008b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8009b46:	bf00      	nop
 8009b48:	3720      	adds	r7, #32
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bd80      	pop	{r7, pc}
 8009b4e:	bf00      	nop
 8009b50:	20002bc4 	.word	0x20002bc4
 8009b54:	40000800 	.word	0x40000800

08009b58 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	b08c      	sub	sp, #48	@ 0x30
 8009b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009b5e:	f107 030c 	add.w	r3, r7, #12
 8009b62:	2224      	movs	r2, #36	@ 0x24
 8009b64:	2100      	movs	r1, #0
 8009b66:	4618      	mov	r0, r3
 8009b68:	f00c fb89 	bl	801627e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009b6c:	463b      	mov	r3, r7
 8009b6e:	2200      	movs	r2, #0
 8009b70:	601a      	str	r2, [r3, #0]
 8009b72:	605a      	str	r2, [r3, #4]
 8009b74:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8009b76:	4b21      	ldr	r3, [pc, #132]	@ (8009bfc <MX_TIM5_Init+0xa4>)
 8009b78:	4a21      	ldr	r2, [pc, #132]	@ (8009c00 <MX_TIM5_Init+0xa8>)
 8009b7a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8009b7c:	4b1f      	ldr	r3, [pc, #124]	@ (8009bfc <MX_TIM5_Init+0xa4>)
 8009b7e:	2200      	movs	r2, #0
 8009b80:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009b82:	4b1e      	ldr	r3, [pc, #120]	@ (8009bfc <MX_TIM5_Init+0xa4>)
 8009b84:	2200      	movs	r2, #0
 8009b86:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8009b88:	4b1c      	ldr	r3, [pc, #112]	@ (8009bfc <MX_TIM5_Init+0xa4>)
 8009b8a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009b8e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009b90:	4b1a      	ldr	r3, [pc, #104]	@ (8009bfc <MX_TIM5_Init+0xa4>)
 8009b92:	2200      	movs	r2, #0
 8009b94:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009b96:	4b19      	ldr	r3, [pc, #100]	@ (8009bfc <MX_TIM5_Init+0xa4>)
 8009b98:	2200      	movs	r2, #0
 8009b9a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8009b9c:	2303      	movs	r3, #3
 8009b9e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8009ba8:	2300      	movs	r3, #0
 8009baa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8009bac:	2305      	movs	r3, #5
 8009bae:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8009bb8:	2300      	movs	r3, #0
 8009bba:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8009bbc:	2305      	movs	r3, #5
 8009bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8009bc0:	f107 030c 	add.w	r3, r7, #12
 8009bc4:	4619      	mov	r1, r3
 8009bc6:	480d      	ldr	r0, [pc, #52]	@ (8009bfc <MX_TIM5_Init+0xa4>)
 8009bc8:	f005 f9e2 	bl	800ef90 <HAL_TIM_Encoder_Init>
 8009bcc:	4603      	mov	r3, r0
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d001      	beq.n	8009bd6 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8009bd2:	f7fe ffd7 	bl	8008b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009bda:	2300      	movs	r3, #0
 8009bdc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8009bde:	463b      	mov	r3, r7
 8009be0:	4619      	mov	r1, r3
 8009be2:	4806      	ldr	r0, [pc, #24]	@ (8009bfc <MX_TIM5_Init+0xa4>)
 8009be4:	f006 fc1c 	bl	8010420 <HAL_TIMEx_MasterConfigSynchronization>
 8009be8:	4603      	mov	r3, r0
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d001      	beq.n	8009bf2 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8009bee:	f7fe ffc9 	bl	8008b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8009bf2:	bf00      	nop
 8009bf4:	3730      	adds	r7, #48	@ 0x30
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bd80      	pop	{r7, pc}
 8009bfa:	bf00      	nop
 8009bfc:	20002c10 	.word	0x20002c10
 8009c00:	40000c00 	.word	0x40000c00

08009c04 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b08c      	sub	sp, #48	@ 0x30
 8009c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009c0a:	f107 030c 	add.w	r3, r7, #12
 8009c0e:	2224      	movs	r2, #36	@ 0x24
 8009c10:	2100      	movs	r1, #0
 8009c12:	4618      	mov	r0, r3
 8009c14:	f00c fb33 	bl	801627e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009c18:	463b      	mov	r3, r7
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	601a      	str	r2, [r3, #0]
 8009c1e:	605a      	str	r2, [r3, #4]
 8009c20:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8009c22:	4b23      	ldr	r3, [pc, #140]	@ (8009cb0 <MX_TIM8_Init+0xac>)
 8009c24:	4a23      	ldr	r2, [pc, #140]	@ (8009cb4 <MX_TIM8_Init+0xb0>)
 8009c26:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8009c28:	4b21      	ldr	r3, [pc, #132]	@ (8009cb0 <MX_TIM8_Init+0xac>)
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009c2e:	4b20      	ldr	r3, [pc, #128]	@ (8009cb0 <MX_TIM8_Init+0xac>)
 8009c30:	2200      	movs	r2, #0
 8009c32:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8009c34:	4b1e      	ldr	r3, [pc, #120]	@ (8009cb0 <MX_TIM8_Init+0xac>)
 8009c36:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009c3a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009c3c:	4b1c      	ldr	r3, [pc, #112]	@ (8009cb0 <MX_TIM8_Init+0xac>)
 8009c3e:	2200      	movs	r2, #0
 8009c40:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8009c42:	4b1b      	ldr	r3, [pc, #108]	@ (8009cb0 <MX_TIM8_Init+0xac>)
 8009c44:	2200      	movs	r2, #0
 8009c46:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009c48:	4b19      	ldr	r3, [pc, #100]	@ (8009cb0 <MX_TIM8_Init+0xac>)
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8009c4e:	2303      	movs	r3, #3
 8009c50:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8009c52:	2300      	movs	r3, #0
 8009c54:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8009c56:	2301      	movs	r3, #1
 8009c58:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8009c5e:	2305      	movs	r3, #5
 8009c60:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8009c62:	2300      	movs	r3, #0
 8009c64:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8009c66:	2301      	movs	r3, #1
 8009c68:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8009c6e:	2305      	movs	r3, #5
 8009c70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8009c72:	f107 030c 	add.w	r3, r7, #12
 8009c76:	4619      	mov	r1, r3
 8009c78:	480d      	ldr	r0, [pc, #52]	@ (8009cb0 <MX_TIM8_Init+0xac>)
 8009c7a:	f005 f989 	bl	800ef90 <HAL_TIM_Encoder_Init>
 8009c7e:	4603      	mov	r3, r0
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d001      	beq.n	8009c88 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8009c84:	f7fe ff7e 	bl	8008b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009c88:	2300      	movs	r3, #0
 8009c8a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009c90:	2300      	movs	r3, #0
 8009c92:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8009c94:	463b      	mov	r3, r7
 8009c96:	4619      	mov	r1, r3
 8009c98:	4805      	ldr	r0, [pc, #20]	@ (8009cb0 <MX_TIM8_Init+0xac>)
 8009c9a:	f006 fbc1 	bl	8010420 <HAL_TIMEx_MasterConfigSynchronization>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d001      	beq.n	8009ca8 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8009ca4:	f7fe ff6e 	bl	8008b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8009ca8:	bf00      	nop
 8009caa:	3730      	adds	r7, #48	@ 0x30
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}
 8009cb0:	20002c5c 	.word	0x20002c5c
 8009cb4:	40013400 	.word	0x40013400

08009cb8 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b094      	sub	sp, #80	@ 0x50
 8009cbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8009cbe:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	601a      	str	r2, [r3, #0]
 8009cc6:	605a      	str	r2, [r3, #4]
 8009cc8:	609a      	str	r2, [r3, #8]
 8009cca:	60da      	str	r2, [r3, #12]
 8009ccc:	611a      	str	r2, [r3, #16]
 8009cce:	615a      	str	r2, [r3, #20]
 8009cd0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8009cd2:	463b      	mov	r3, r7
 8009cd4:	2234      	movs	r2, #52	@ 0x34
 8009cd6:	2100      	movs	r1, #0
 8009cd8:	4618      	mov	r0, r3
 8009cda:	f00c fad0 	bl	801627e <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8009cde:	4b30      	ldr	r3, [pc, #192]	@ (8009da0 <MX_TIM17_Init+0xe8>)
 8009ce0:	4a30      	ldr	r2, [pc, #192]	@ (8009da4 <MX_TIM17_Init+0xec>)
 8009ce2:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8009ce4:	4b2e      	ldr	r3, [pc, #184]	@ (8009da0 <MX_TIM17_Init+0xe8>)
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009cea:	4b2d      	ldr	r3, [pc, #180]	@ (8009da0 <MX_TIM17_Init+0xe8>)
 8009cec:	2200      	movs	r2, #0
 8009cee:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 211;
 8009cf0:	4b2b      	ldr	r3, [pc, #172]	@ (8009da0 <MX_TIM17_Init+0xe8>)
 8009cf2:	22d3      	movs	r2, #211	@ 0xd3
 8009cf4:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009cf6:	4b2a      	ldr	r3, [pc, #168]	@ (8009da0 <MX_TIM17_Init+0xe8>)
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8009cfc:	4b28      	ldr	r3, [pc, #160]	@ (8009da0 <MX_TIM17_Init+0xe8>)
 8009cfe:	2200      	movs	r2, #0
 8009d00:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009d02:	4b27      	ldr	r3, [pc, #156]	@ (8009da0 <MX_TIM17_Init+0xe8>)
 8009d04:	2200      	movs	r2, #0
 8009d06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8009d08:	4825      	ldr	r0, [pc, #148]	@ (8009da0 <MX_TIM17_Init+0xe8>)
 8009d0a:	f004 fa7b 	bl	800e204 <HAL_TIM_Base_Init>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d001      	beq.n	8009d18 <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 8009d14:	f7fe ff36 	bl	8008b84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8009d18:	4821      	ldr	r0, [pc, #132]	@ (8009da0 <MX_TIM17_Init+0xe8>)
 8009d1a:	f004 fc0a 	bl	800e532 <HAL_TIM_PWM_Init>
 8009d1e:	4603      	mov	r3, r0
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d001      	beq.n	8009d28 <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 8009d24:	f7fe ff2e 	bl	8008b84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009d28:	2360      	movs	r3, #96	@ 0x60
 8009d2a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009d30:	2300      	movs	r3, #0
 8009d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009d34:	2300      	movs	r3, #0
 8009d36:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009d38:	2300      	movs	r3, #0
 8009d3a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009d40:	2300      	movs	r3, #0
 8009d42:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009d44:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8009d48:	2200      	movs	r2, #0
 8009d4a:	4619      	mov	r1, r3
 8009d4c:	4814      	ldr	r0, [pc, #80]	@ (8009da0 <MX_TIM17_Init+0xe8>)
 8009d4e:	f005 fba3 	bl	800f498 <HAL_TIM_PWM_ConfigChannel>
 8009d52:	4603      	mov	r3, r0
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d001      	beq.n	8009d5c <MX_TIM17_Init+0xa4>
  {
    Error_Handler();
 8009d58:	f7fe ff14 	bl	8008b84 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8009d60:	2300      	movs	r3, #0
 8009d62:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8009d64:	2300      	movs	r3, #0
 8009d66:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8009d68:	2300      	movs	r3, #0
 8009d6a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8009d70:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009d74:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8009d76:	2300      	movs	r3, #0
 8009d78:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8009d7e:	463b      	mov	r3, r7
 8009d80:	4619      	mov	r1, r3
 8009d82:	4807      	ldr	r0, [pc, #28]	@ (8009da0 <MX_TIM17_Init+0xe8>)
 8009d84:	f006 fbe2 	bl	801054c <HAL_TIMEx_ConfigBreakDeadTime>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d001      	beq.n	8009d92 <MX_TIM17_Init+0xda>
  {
    Error_Handler();
 8009d8e:	f7fe fef9 	bl	8008b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8009d92:	4803      	ldr	r0, [pc, #12]	@ (8009da0 <MX_TIM17_Init+0xe8>)
 8009d94:	f000 f9f0 	bl	800a178 <HAL_TIM_MspPostInit>

}
 8009d98:	bf00      	nop
 8009d9a:	3750      	adds	r7, #80	@ 0x50
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	bd80      	pop	{r7, pc}
 8009da0:	20002ca8 	.word	0x20002ca8
 8009da4:	40014800 	.word	0x40014800

08009da8 <MX_TIM20_Init>:
/* TIM20 init function */
void MX_TIM20_Init(void)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b08c      	sub	sp, #48	@ 0x30
 8009dac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009dae:	f107 030c 	add.w	r3, r7, #12
 8009db2:	2224      	movs	r2, #36	@ 0x24
 8009db4:	2100      	movs	r1, #0
 8009db6:	4618      	mov	r0, r3
 8009db8:	f00c fa61 	bl	801627e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009dbc:	463b      	mov	r3, r7
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	601a      	str	r2, [r3, #0]
 8009dc2:	605a      	str	r2, [r3, #4]
 8009dc4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 8009dc6:	4b23      	ldr	r3, [pc, #140]	@ (8009e54 <MX_TIM20_Init+0xac>)
 8009dc8:	4a23      	ldr	r2, [pc, #140]	@ (8009e58 <MX_TIM20_Init+0xb0>)
 8009dca:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 0;
 8009dcc:	4b21      	ldr	r3, [pc, #132]	@ (8009e54 <MX_TIM20_Init+0xac>)
 8009dce:	2200      	movs	r2, #0
 8009dd0:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009dd2:	4b20      	ldr	r3, [pc, #128]	@ (8009e54 <MX_TIM20_Init+0xac>)
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 65535;
 8009dd8:	4b1e      	ldr	r3, [pc, #120]	@ (8009e54 <MX_TIM20_Init+0xac>)
 8009dda:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009dde:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009de0:	4b1c      	ldr	r3, [pc, #112]	@ (8009e54 <MX_TIM20_Init+0xac>)
 8009de2:	2200      	movs	r2, #0
 8009de4:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 8009de6:	4b1b      	ldr	r3, [pc, #108]	@ (8009e54 <MX_TIM20_Init+0xac>)
 8009de8:	2200      	movs	r2, #0
 8009dea:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009dec:	4b19      	ldr	r3, [pc, #100]	@ (8009e54 <MX_TIM20_Init+0xac>)
 8009dee:	2200      	movs	r2, #0
 8009df0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8009df2:	2303      	movs	r3, #3
 8009df4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8009df6:	2300      	movs	r3, #0
 8009df8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8009dfe:	2300      	movs	r3, #0
 8009e00:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8009e02:	2305      	movs	r3, #5
 8009e04:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8009e06:	2300      	movs	r3, #0
 8009e08:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8009e0e:	2300      	movs	r3, #0
 8009e10:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8009e12:	2305      	movs	r3, #5
 8009e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim20, &sConfig) != HAL_OK)
 8009e16:	f107 030c 	add.w	r3, r7, #12
 8009e1a:	4619      	mov	r1, r3
 8009e1c:	480d      	ldr	r0, [pc, #52]	@ (8009e54 <MX_TIM20_Init+0xac>)
 8009e1e:	f005 f8b7 	bl	800ef90 <HAL_TIM_Encoder_Init>
 8009e22:	4603      	mov	r3, r0
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d001      	beq.n	8009e2c <MX_TIM20_Init+0x84>
  {
    Error_Handler();
 8009e28:	f7fe feac 	bl	8008b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009e30:	2300      	movs	r3, #0
 8009e32:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009e34:	2300      	movs	r3, #0
 8009e36:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8009e38:	463b      	mov	r3, r7
 8009e3a:	4619      	mov	r1, r3
 8009e3c:	4805      	ldr	r0, [pc, #20]	@ (8009e54 <MX_TIM20_Init+0xac>)
 8009e3e:	f006 faef 	bl	8010420 <HAL_TIMEx_MasterConfigSynchronization>
 8009e42:	4603      	mov	r3, r0
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d001      	beq.n	8009e4c <MX_TIM20_Init+0xa4>
  {
    Error_Handler();
 8009e48:	f7fe fe9c 	bl	8008b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */

}
 8009e4c:	bf00      	nop
 8009e4e:	3730      	adds	r7, #48	@ 0x30
 8009e50:	46bd      	mov	sp, r7
 8009e52:	bd80      	pop	{r7, pc}
 8009e54:	20002cf4 	.word	0x20002cf4
 8009e58:	40015000 	.word	0x40015000

08009e5c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b090      	sub	sp, #64	@ 0x40
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009e64:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009e68:	2200      	movs	r2, #0
 8009e6a:	601a      	str	r2, [r3, #0]
 8009e6c:	605a      	str	r2, [r3, #4]
 8009e6e:	609a      	str	r2, [r3, #8]
 8009e70:	60da      	str	r2, [r3, #12]
 8009e72:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	4a6b      	ldr	r2, [pc, #428]	@ (800a028 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8009e7a:	4293      	cmp	r3, r2
 8009e7c:	d12a      	bne.n	8009ed4 <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8009e7e:	4b6b      	ldr	r3, [pc, #428]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009e80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e82:	4a6a      	ldr	r2, [pc, #424]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009e84:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009e88:	6613      	str	r3, [r2, #96]	@ 0x60
 8009e8a:	4b68      	ldr	r3, [pc, #416]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009e92:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009e96:	4b65      	ldr	r3, [pc, #404]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e9a:	4a64      	ldr	r2, [pc, #400]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009e9c:	f043 0301 	orr.w	r3, r3, #1
 8009ea0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009ea2:	4b62      	ldr	r3, [pc, #392]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ea6:	f003 0301 	and.w	r3, r3, #1
 8009eaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8009eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_BB_CH1_Pin|ENCODER_BB_CH2_Pin;
 8009eae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8009eb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009eb4:	2302      	movs	r3, #2
 8009eb6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009eb8:	2300      	movs	r3, #0
 8009eba:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8009ec0:	2306      	movs	r3, #6
 8009ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009ec4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009ec8:	4619      	mov	r1, r3
 8009eca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009ece:	f002 ff6d 	bl	800cdac <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 8009ed2:	e0a5      	b.n	800a020 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM5)
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	4a55      	ldr	r2, [pc, #340]	@ (800a030 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8009eda:	4293      	cmp	r3, r2
 8009edc:	d129      	bne.n	8009f32 <HAL_TIM_Encoder_MspInit+0xd6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8009ede:	4b53      	ldr	r3, [pc, #332]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ee2:	4a52      	ldr	r2, [pc, #328]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009ee4:	f043 0308 	orr.w	r3, r3, #8
 8009ee8:	6593      	str	r3, [r2, #88]	@ 0x58
 8009eea:	4b50      	ldr	r3, [pc, #320]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009eee:	f003 0308 	and.w	r3, r3, #8
 8009ef2:	623b      	str	r3, [r7, #32]
 8009ef4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009ef6:	4b4d      	ldr	r3, [pc, #308]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009efa:	4a4c      	ldr	r2, [pc, #304]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009efc:	f043 0301 	orr.w	r3, r3, #1
 8009f00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009f02:	4b4a      	ldr	r3, [pc, #296]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f06:	f003 0301 	and.w	r3, r3, #1
 8009f0a:	61fb      	str	r3, [r7, #28]
 8009f0c:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = ENCODER_BA_CH1_Pin|ENCODER_BA_CH2_Pin;
 8009f0e:	2303      	movs	r3, #3
 8009f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f12:	2302      	movs	r3, #2
 8009f14:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f16:	2300      	movs	r3, #0
 8009f18:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8009f1e:	2302      	movs	r3, #2
 8009f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009f22:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009f26:	4619      	mov	r1, r3
 8009f28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009f2c:	f002 ff3e 	bl	800cdac <HAL_GPIO_Init>
}
 8009f30:	e076      	b.n	800a020 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM8)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	4a3f      	ldr	r2, [pc, #252]	@ (800a034 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8009f38:	4293      	cmp	r3, r2
 8009f3a:	d128      	bne.n	8009f8e <HAL_TIM_Encoder_MspInit+0x132>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8009f3c:	4b3b      	ldr	r3, [pc, #236]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009f3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f40:	4a3a      	ldr	r2, [pc, #232]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009f42:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8009f46:	6613      	str	r3, [r2, #96]	@ 0x60
 8009f48:	4b38      	ldr	r3, [pc, #224]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009f4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009f50:	61bb      	str	r3, [r7, #24]
 8009f52:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009f54:	4b35      	ldr	r3, [pc, #212]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009f56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f58:	4a34      	ldr	r2, [pc, #208]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009f5a:	f043 0304 	orr.w	r3, r3, #4
 8009f5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009f60:	4b32      	ldr	r3, [pc, #200]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009f62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f64:	f003 0304 	and.w	r3, r3, #4
 8009f68:	617b      	str	r3, [r7, #20]
 8009f6a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ENCODER_FB_CH1_Pin|ENCODER_FB_CH2_Pin;
 8009f6c:	23c0      	movs	r3, #192	@ 0xc0
 8009f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f70:	2302      	movs	r3, #2
 8009f72:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f74:	2300      	movs	r3, #0
 8009f76:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009f78:	2300      	movs	r3, #0
 8009f7a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8009f7c:	2304      	movs	r3, #4
 8009f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009f80:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009f84:	4619      	mov	r1, r3
 8009f86:	482c      	ldr	r0, [pc, #176]	@ (800a038 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8009f88:	f002 ff10 	bl	800cdac <HAL_GPIO_Init>
}
 8009f8c:	e048      	b.n	800a020 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM20)
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	4a2a      	ldr	r2, [pc, #168]	@ (800a03c <HAL_TIM_Encoder_MspInit+0x1e0>)
 8009f94:	4293      	cmp	r3, r2
 8009f96:	d143      	bne.n	800a020 <HAL_TIM_Encoder_MspInit+0x1c4>
    __HAL_RCC_TIM20_CLK_ENABLE();
 8009f98:	4b24      	ldr	r3, [pc, #144]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009f9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f9c:	4a23      	ldr	r2, [pc, #140]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009f9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009fa2:	6613      	str	r3, [r2, #96]	@ 0x60
 8009fa4:	4b21      	ldr	r3, [pc, #132]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009fa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009fa8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009fac:	613b      	str	r3, [r7, #16]
 8009fae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009fb0:	4b1e      	ldr	r3, [pc, #120]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009fb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009fb4:	4a1d      	ldr	r2, [pc, #116]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009fb6:	f043 0304 	orr.w	r3, r3, #4
 8009fba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009fbc:	4b1b      	ldr	r3, [pc, #108]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009fbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009fc0:	f003 0304 	and.w	r3, r3, #4
 8009fc4:	60fb      	str	r3, [r7, #12]
 8009fc6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009fc8:	4b18      	ldr	r3, [pc, #96]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009fca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009fcc:	4a17      	ldr	r2, [pc, #92]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009fce:	f043 0302 	orr.w	r3, r3, #2
 8009fd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009fd4:	4b15      	ldr	r3, [pc, #84]	@ (800a02c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009fd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009fd8:	f003 0302 	and.w	r3, r3, #2
 8009fdc:	60bb      	str	r3, [r7, #8]
 8009fde:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_FA_CH2_Pin;
 8009fe0:	2304      	movs	r3, #4
 8009fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009fe4:	2302      	movs	r3, #2
 8009fe6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009fec:	2300      	movs	r3, #0
 8009fee:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM20;
 8009ff0:	2306      	movs	r3, #6
 8009ff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_FA_CH2_GPIO_Port, &GPIO_InitStruct);
 8009ff4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009ff8:	4619      	mov	r1, r3
 8009ffa:	480f      	ldr	r0, [pc, #60]	@ (800a038 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8009ffc:	f002 fed6 	bl	800cdac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENCODER_FA_CH1_Pin;
 800a000:	2304      	movs	r3, #4
 800a002:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a004:	2302      	movs	r3, #2
 800a006:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a008:	2300      	movs	r3, #0
 800a00a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a00c:	2300      	movs	r3, #0
 800a00e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM20;
 800a010:	2303      	movs	r3, #3
 800a012:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_FA_CH1_GPIO_Port, &GPIO_InitStruct);
 800a014:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a018:	4619      	mov	r1, r3
 800a01a:	4809      	ldr	r0, [pc, #36]	@ (800a040 <HAL_TIM_Encoder_MspInit+0x1e4>)
 800a01c:	f002 fec6 	bl	800cdac <HAL_GPIO_Init>
}
 800a020:	bf00      	nop
 800a022:	3740      	adds	r7, #64	@ 0x40
 800a024:	46bd      	mov	sp, r7
 800a026:	bd80      	pop	{r7, pc}
 800a028:	40012c00 	.word	0x40012c00
 800a02c:	40021000 	.word	0x40021000
 800a030:	40000c00 	.word	0x40000c00
 800a034:	40013400 	.word	0x40013400
 800a038:	48000800 	.word	0x48000800
 800a03c:	40015000 	.word	0x40015000
 800a040:	48000400 	.word	0x48000400

0800a044 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b086      	sub	sp, #24
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a054:	d10c      	bne.n	800a070 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800a056:	4b33      	ldr	r3, [pc, #204]	@ (800a124 <HAL_TIM_Base_MspInit+0xe0>)
 800a058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a05a:	4a32      	ldr	r2, [pc, #200]	@ (800a124 <HAL_TIM_Base_MspInit+0xe0>)
 800a05c:	f043 0301 	orr.w	r3, r3, #1
 800a060:	6593      	str	r3, [r2, #88]	@ 0x58
 800a062:	4b30      	ldr	r3, [pc, #192]	@ (800a124 <HAL_TIM_Base_MspInit+0xe0>)
 800a064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a066:	f003 0301 	and.w	r3, r3, #1
 800a06a:	617b      	str	r3, [r7, #20]
 800a06c:	697b      	ldr	r3, [r7, #20]

  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 800a06e:	e054      	b.n	800a11a <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	4a2c      	ldr	r2, [pc, #176]	@ (800a128 <HAL_TIM_Base_MspInit+0xe4>)
 800a076:	4293      	cmp	r3, r2
 800a078:	d114      	bne.n	800a0a4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800a07a:	4b2a      	ldr	r3, [pc, #168]	@ (800a124 <HAL_TIM_Base_MspInit+0xe0>)
 800a07c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a07e:	4a29      	ldr	r2, [pc, #164]	@ (800a124 <HAL_TIM_Base_MspInit+0xe0>)
 800a080:	f043 0304 	orr.w	r3, r3, #4
 800a084:	6593      	str	r3, [r2, #88]	@ 0x58
 800a086:	4b27      	ldr	r3, [pc, #156]	@ (800a124 <HAL_TIM_Base_MspInit+0xe0>)
 800a088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a08a:	f003 0304 	and.w	r3, r3, #4
 800a08e:	613b      	str	r3, [r7, #16]
 800a090:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 800a092:	2200      	movs	r2, #0
 800a094:	2105      	movs	r1, #5
 800a096:	201e      	movs	r0, #30
 800a098:	f002 f91a 	bl	800c2d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800a09c:	201e      	movs	r0, #30
 800a09e:	f002 f931 	bl	800c304 <HAL_NVIC_EnableIRQ>
}
 800a0a2:	e03a      	b.n	800a11a <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM17)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	4a20      	ldr	r2, [pc, #128]	@ (800a12c <HAL_TIM_Base_MspInit+0xe8>)
 800a0aa:	4293      	cmp	r3, r2
 800a0ac:	d135      	bne.n	800a11a <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800a0ae:	4b1d      	ldr	r3, [pc, #116]	@ (800a124 <HAL_TIM_Base_MspInit+0xe0>)
 800a0b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0b2:	4a1c      	ldr	r2, [pc, #112]	@ (800a124 <HAL_TIM_Base_MspInit+0xe0>)
 800a0b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a0b8:	6613      	str	r3, [r2, #96]	@ 0x60
 800a0ba:	4b1a      	ldr	r3, [pc, #104]	@ (800a124 <HAL_TIM_Base_MspInit+0xe0>)
 800a0bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a0c2:	60fb      	str	r3, [r7, #12]
 800a0c4:	68fb      	ldr	r3, [r7, #12]
    hdma_tim17_ch1.Instance = DMA1_Channel3;
 800a0c6:	4b1a      	ldr	r3, [pc, #104]	@ (800a130 <HAL_TIM_Base_MspInit+0xec>)
 800a0c8:	4a1a      	ldr	r2, [pc, #104]	@ (800a134 <HAL_TIM_Base_MspInit+0xf0>)
 800a0ca:	601a      	str	r2, [r3, #0]
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
 800a0cc:	4b18      	ldr	r3, [pc, #96]	@ (800a130 <HAL_TIM_Base_MspInit+0xec>)
 800a0ce:	2254      	movs	r2, #84	@ 0x54
 800a0d0:	605a      	str	r2, [r3, #4]
    hdma_tim17_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a0d2:	4b17      	ldr	r3, [pc, #92]	@ (800a130 <HAL_TIM_Base_MspInit+0xec>)
 800a0d4:	2210      	movs	r2, #16
 800a0d6:	609a      	str	r2, [r3, #8]
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800a0d8:	4b15      	ldr	r3, [pc, #84]	@ (800a130 <HAL_TIM_Base_MspInit+0xec>)
 800a0da:	2200      	movs	r2, #0
 800a0dc:	60da      	str	r2, [r3, #12]
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800a0de:	4b14      	ldr	r3, [pc, #80]	@ (800a130 <HAL_TIM_Base_MspInit+0xec>)
 800a0e0:	2280      	movs	r2, #128	@ 0x80
 800a0e2:	611a      	str	r2, [r3, #16]
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800a0e4:	4b12      	ldr	r3, [pc, #72]	@ (800a130 <HAL_TIM_Base_MspInit+0xec>)
 800a0e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a0ea:	615a      	str	r2, [r3, #20]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a0ec:	4b10      	ldr	r3, [pc, #64]	@ (800a130 <HAL_TIM_Base_MspInit+0xec>)
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	619a      	str	r2, [r3, #24]
    hdma_tim17_ch1.Init.Mode = DMA_CIRCULAR;
 800a0f2:	4b0f      	ldr	r3, [pc, #60]	@ (800a130 <HAL_TIM_Base_MspInit+0xec>)
 800a0f4:	2220      	movs	r2, #32
 800a0f6:	61da      	str	r2, [r3, #28]
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800a0f8:	4b0d      	ldr	r3, [pc, #52]	@ (800a130 <HAL_TIM_Base_MspInit+0xec>)
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 800a0fe:	480c      	ldr	r0, [pc, #48]	@ (800a130 <HAL_TIM_Base_MspInit+0xec>)
 800a100:	f002 fb16 	bl	800c730 <HAL_DMA_Init>
 800a104:	4603      	mov	r3, r0
 800a106:	2b00      	cmp	r3, #0
 800a108:	d001      	beq.n	800a10e <HAL_TIM_Base_MspInit+0xca>
      Error_Handler();
 800a10a:	f7fe fd3b 	bl	8008b84 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	4a07      	ldr	r2, [pc, #28]	@ (800a130 <HAL_TIM_Base_MspInit+0xec>)
 800a112:	625a      	str	r2, [r3, #36]	@ 0x24
 800a114:	4a06      	ldr	r2, [pc, #24]	@ (800a130 <HAL_TIM_Base_MspInit+0xec>)
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6293      	str	r3, [r2, #40]	@ 0x28
}
 800a11a:	bf00      	nop
 800a11c:	3718      	adds	r7, #24
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd80      	pop	{r7, pc}
 800a122:	bf00      	nop
 800a124:	40021000 	.word	0x40021000
 800a128:	40000800 	.word	0x40000800
 800a12c:	40014800 	.word	0x40014800
 800a130:	20002d40 	.word	0x20002d40
 800a134:	40020030 	.word	0x40020030

0800a138 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800a138:	b480      	push	{r7}
 800a13a:	b085      	sub	sp, #20
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	4a0a      	ldr	r2, [pc, #40]	@ (800a170 <HAL_TIM_PWM_MspInit+0x38>)
 800a146:	4293      	cmp	r3, r2
 800a148:	d10b      	bne.n	800a162 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a14a:	4b0a      	ldr	r3, [pc, #40]	@ (800a174 <HAL_TIM_PWM_MspInit+0x3c>)
 800a14c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a14e:	4a09      	ldr	r2, [pc, #36]	@ (800a174 <HAL_TIM_PWM_MspInit+0x3c>)
 800a150:	f043 0302 	orr.w	r3, r3, #2
 800a154:	6593      	str	r3, [r2, #88]	@ 0x58
 800a156:	4b07      	ldr	r3, [pc, #28]	@ (800a174 <HAL_TIM_PWM_MspInit+0x3c>)
 800a158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a15a:	f003 0302 	and.w	r3, r3, #2
 800a15e:	60fb      	str	r3, [r7, #12]
 800a160:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800a162:	bf00      	nop
 800a164:	3714      	adds	r7, #20
 800a166:	46bd      	mov	sp, r7
 800a168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16c:	4770      	bx	lr
 800a16e:	bf00      	nop
 800a170:	40000400 	.word	0x40000400
 800a174:	40021000 	.word	0x40021000

0800a178 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b08a      	sub	sp, #40	@ 0x28
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a180:	f107 0314 	add.w	r3, r7, #20
 800a184:	2200      	movs	r2, #0
 800a186:	601a      	str	r2, [r3, #0]
 800a188:	605a      	str	r2, [r3, #4]
 800a18a:	609a      	str	r2, [r3, #8]
 800a18c:	60da      	str	r2, [r3, #12]
 800a18e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	4a31      	ldr	r2, [pc, #196]	@ (800a25c <HAL_TIM_MspPostInit+0xe4>)
 800a196:	4293      	cmp	r3, r2
 800a198:	d139      	bne.n	800a20e <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a19a:	4b31      	ldr	r3, [pc, #196]	@ (800a260 <HAL_TIM_MspPostInit+0xe8>)
 800a19c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a19e:	4a30      	ldr	r2, [pc, #192]	@ (800a260 <HAL_TIM_MspPostInit+0xe8>)
 800a1a0:	f043 0301 	orr.w	r3, r3, #1
 800a1a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a1a6:	4b2e      	ldr	r3, [pc, #184]	@ (800a260 <HAL_TIM_MspPostInit+0xe8>)
 800a1a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a1aa:	f003 0301 	and.w	r3, r3, #1
 800a1ae:	613b      	str	r3, [r7, #16]
 800a1b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a1b2:	4b2b      	ldr	r3, [pc, #172]	@ (800a260 <HAL_TIM_MspPostInit+0xe8>)
 800a1b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a1b6:	4a2a      	ldr	r2, [pc, #168]	@ (800a260 <HAL_TIM_MspPostInit+0xe8>)
 800a1b8:	f043 0302 	orr.w	r3, r3, #2
 800a1bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a1be:	4b28      	ldr	r3, [pc, #160]	@ (800a260 <HAL_TIM_MspPostInit+0xe8>)
 800a1c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a1c2:	f003 0302 	and.w	r3, r3, #2
 800a1c6:	60fb      	str	r3, [r7, #12]
 800a1c8:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_FB_Pin|MOTOR_FA_Pin;
 800a1ca:	2350      	movs	r3, #80	@ 0x50
 800a1cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a1ce:	2302      	movs	r3, #2
 800a1d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800a1da:	2302      	movs	r3, #2
 800a1dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a1de:	f107 0314 	add.w	r3, r7, #20
 800a1e2:	4619      	mov	r1, r3
 800a1e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a1e8:	f002 fde0 	bl	800cdac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_BA_Pin|MOTOR_BB_Pin;
 800a1ec:	2303      	movs	r3, #3
 800a1ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a1f0:	2302      	movs	r3, #2
 800a1f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800a1fc:	2302      	movs	r3, #2
 800a1fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a200:	f107 0314 	add.w	r3, r7, #20
 800a204:	4619      	mov	r1, r3
 800a206:	4817      	ldr	r0, [pc, #92]	@ (800a264 <HAL_TIM_MspPostInit+0xec>)
 800a208:	f002 fdd0 	bl	800cdac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 800a20c:	e021      	b.n	800a252 <HAL_TIM_MspPostInit+0xda>
  else if(timHandle->Instance==TIM17)
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	4a15      	ldr	r2, [pc, #84]	@ (800a268 <HAL_TIM_MspPostInit+0xf0>)
 800a214:	4293      	cmp	r3, r2
 800a216:	d11c      	bne.n	800a252 <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a218:	4b11      	ldr	r3, [pc, #68]	@ (800a260 <HAL_TIM_MspPostInit+0xe8>)
 800a21a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a21c:	4a10      	ldr	r2, [pc, #64]	@ (800a260 <HAL_TIM_MspPostInit+0xe8>)
 800a21e:	f043 0302 	orr.w	r3, r3, #2
 800a222:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a224:	4b0e      	ldr	r3, [pc, #56]	@ (800a260 <HAL_TIM_MspPostInit+0xe8>)
 800a226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a228:	f003 0302 	and.w	r3, r3, #2
 800a22c:	60bb      	str	r3, [r7, #8]
 800a22e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = REAR_LED_Pin;
 800a230:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a234:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a236:	2302      	movs	r3, #2
 800a238:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a23a:	2300      	movs	r3, #0
 800a23c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a23e:	2300      	movs	r3, #0
 800a240:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 800a242:	2301      	movs	r3, #1
 800a244:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(REAR_LED_GPIO_Port, &GPIO_InitStruct);
 800a246:	f107 0314 	add.w	r3, r7, #20
 800a24a:	4619      	mov	r1, r3
 800a24c:	4805      	ldr	r0, [pc, #20]	@ (800a264 <HAL_TIM_MspPostInit+0xec>)
 800a24e:	f002 fdad 	bl	800cdac <HAL_GPIO_Init>
}
 800a252:	bf00      	nop
 800a254:	3728      	adds	r7, #40	@ 0x28
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}
 800a25a:	bf00      	nop
 800a25c:	40000400 	.word	0x40000400
 800a260:	40021000 	.word	0x40021000
 800a264:	48000400 	.word	0x48000400
 800a268:	40014800 	.word	0x40014800

0800a26c <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800a270:	4b22      	ldr	r3, [pc, #136]	@ (800a2fc <MX_USART3_UART_Init+0x90>)
 800a272:	4a23      	ldr	r2, [pc, #140]	@ (800a300 <MX_USART3_UART_Init+0x94>)
 800a274:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800a276:	4b21      	ldr	r3, [pc, #132]	@ (800a2fc <MX_USART3_UART_Init+0x90>)
 800a278:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800a27c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800a27e:	4b1f      	ldr	r3, [pc, #124]	@ (800a2fc <MX_USART3_UART_Init+0x90>)
 800a280:	2200      	movs	r2, #0
 800a282:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800a284:	4b1d      	ldr	r3, [pc, #116]	@ (800a2fc <MX_USART3_UART_Init+0x90>)
 800a286:	2200      	movs	r2, #0
 800a288:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800a28a:	4b1c      	ldr	r3, [pc, #112]	@ (800a2fc <MX_USART3_UART_Init+0x90>)
 800a28c:	2200      	movs	r2, #0
 800a28e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800a290:	4b1a      	ldr	r3, [pc, #104]	@ (800a2fc <MX_USART3_UART_Init+0x90>)
 800a292:	220c      	movs	r2, #12
 800a294:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a296:	4b19      	ldr	r3, [pc, #100]	@ (800a2fc <MX_USART3_UART_Init+0x90>)
 800a298:	2200      	movs	r2, #0
 800a29a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800a29c:	4b17      	ldr	r3, [pc, #92]	@ (800a2fc <MX_USART3_UART_Init+0x90>)
 800a29e:	2200      	movs	r2, #0
 800a2a0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a2a2:	4b16      	ldr	r3, [pc, #88]	@ (800a2fc <MX_USART3_UART_Init+0x90>)
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a2a8:	4b14      	ldr	r3, [pc, #80]	@ (800a2fc <MX_USART3_UART_Init+0x90>)
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a2ae:	4b13      	ldr	r3, [pc, #76]	@ (800a2fc <MX_USART3_UART_Init+0x90>)
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 800a2b4:	4811      	ldr	r0, [pc, #68]	@ (800a2fc <MX_USART3_UART_Init+0x90>)
 800a2b6:	f006 fa23 	bl	8010700 <HAL_HalfDuplex_Init>
 800a2ba:	4603      	mov	r3, r0
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d001      	beq.n	800a2c4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800a2c0:	f7fe fc60 	bl	8008b84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a2c4:	2100      	movs	r1, #0
 800a2c6:	480d      	ldr	r0, [pc, #52]	@ (800a2fc <MX_USART3_UART_Init+0x90>)
 800a2c8:	f007 ffcf 	bl	801226a <HAL_UARTEx_SetTxFifoThreshold>
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d001      	beq.n	800a2d6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800a2d2:	f7fe fc57 	bl	8008b84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a2d6:	2100      	movs	r1, #0
 800a2d8:	4808      	ldr	r0, [pc, #32]	@ (800a2fc <MX_USART3_UART_Init+0x90>)
 800a2da:	f008 f804 	bl	80122e6 <HAL_UARTEx_SetRxFifoThreshold>
 800a2de:	4603      	mov	r3, r0
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d001      	beq.n	800a2e8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800a2e4:	f7fe fc4e 	bl	8008b84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800a2e8:	4804      	ldr	r0, [pc, #16]	@ (800a2fc <MX_USART3_UART_Init+0x90>)
 800a2ea:	f007 ff85 	bl	80121f8 <HAL_UARTEx_DisableFifoMode>
 800a2ee:	4603      	mov	r3, r0
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d001      	beq.n	800a2f8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800a2f4:	f7fe fc46 	bl	8008b84 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800a2f8:	bf00      	nop
 800a2fa:	bd80      	pop	{r7, pc}
 800a2fc:	20002da0 	.word	0x20002da0
 800a300:	40004800 	.word	0x40004800

0800a304 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b09e      	sub	sp, #120	@ 0x78
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a30c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a310:	2200      	movs	r2, #0
 800a312:	601a      	str	r2, [r3, #0]
 800a314:	605a      	str	r2, [r3, #4]
 800a316:	609a      	str	r2, [r3, #8]
 800a318:	60da      	str	r2, [r3, #12]
 800a31a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a31c:	f107 0310 	add.w	r3, r7, #16
 800a320:	2254      	movs	r2, #84	@ 0x54
 800a322:	2100      	movs	r1, #0
 800a324:	4618      	mov	r0, r3
 800a326:	f00b ffaa 	bl	801627e <memset>
  if(uartHandle->Instance==USART3)
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	4a4d      	ldr	r2, [pc, #308]	@ (800a464 <HAL_UART_MspInit+0x160>)
 800a330:	4293      	cmp	r3, r2
 800a332:	f040 8092 	bne.w	800a45a <HAL_UART_MspInit+0x156>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800a336:	2304      	movs	r3, #4
 800a338:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800a33a:	2300      	movs	r3, #0
 800a33c:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a33e:	f107 0310 	add.w	r3, r7, #16
 800a342:	4618      	mov	r0, r3
 800a344:	f003 fd10 	bl	800dd68 <HAL_RCCEx_PeriphCLKConfig>
 800a348:	4603      	mov	r3, r0
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d001      	beq.n	800a352 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800a34e:	f7fe fc19 	bl	8008b84 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800a352:	4b45      	ldr	r3, [pc, #276]	@ (800a468 <HAL_UART_MspInit+0x164>)
 800a354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a356:	4a44      	ldr	r2, [pc, #272]	@ (800a468 <HAL_UART_MspInit+0x164>)
 800a358:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a35c:	6593      	str	r3, [r2, #88]	@ 0x58
 800a35e:	4b42      	ldr	r3, [pc, #264]	@ (800a468 <HAL_UART_MspInit+0x164>)
 800a360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a362:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a366:	60fb      	str	r3, [r7, #12]
 800a368:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a36a:	4b3f      	ldr	r3, [pc, #252]	@ (800a468 <HAL_UART_MspInit+0x164>)
 800a36c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a36e:	4a3e      	ldr	r2, [pc, #248]	@ (800a468 <HAL_UART_MspInit+0x164>)
 800a370:	f043 0304 	orr.w	r3, r3, #4
 800a374:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a376:	4b3c      	ldr	r3, [pc, #240]	@ (800a468 <HAL_UART_MspInit+0x164>)
 800a378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a37a:	f003 0304 	and.w	r3, r3, #4
 800a37e:	60bb      	str	r3, [r7, #8]
 800a380:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800a382:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a386:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a388:	2312      	movs	r3, #18
 800a38a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a38c:	2300      	movs	r3, #0
 800a38e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a390:	2300      	movs	r3, #0
 800a392:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800a394:	2307      	movs	r3, #7
 800a396:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a398:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a39c:	4619      	mov	r1, r3
 800a39e:	4833      	ldr	r0, [pc, #204]	@ (800a46c <HAL_UART_MspInit+0x168>)
 800a3a0:	f002 fd04 	bl	800cdac <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel1;
 800a3a4:	4b32      	ldr	r3, [pc, #200]	@ (800a470 <HAL_UART_MspInit+0x16c>)
 800a3a6:	4a33      	ldr	r2, [pc, #204]	@ (800a474 <HAL_UART_MspInit+0x170>)
 800a3a8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 800a3aa:	4b31      	ldr	r3, [pc, #196]	@ (800a470 <HAL_UART_MspInit+0x16c>)
 800a3ac:	221c      	movs	r2, #28
 800a3ae:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a3b0:	4b2f      	ldr	r3, [pc, #188]	@ (800a470 <HAL_UART_MspInit+0x16c>)
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a3b6:	4b2e      	ldr	r3, [pc, #184]	@ (800a470 <HAL_UART_MspInit+0x16c>)
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a3bc:	4b2c      	ldr	r3, [pc, #176]	@ (800a470 <HAL_UART_MspInit+0x16c>)
 800a3be:	2280      	movs	r2, #128	@ 0x80
 800a3c0:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a3c2:	4b2b      	ldr	r3, [pc, #172]	@ (800a470 <HAL_UART_MspInit+0x16c>)
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a3c8:	4b29      	ldr	r3, [pc, #164]	@ (800a470 <HAL_UART_MspInit+0x16c>)
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800a3ce:	4b28      	ldr	r3, [pc, #160]	@ (800a470 <HAL_UART_MspInit+0x16c>)
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800a3d4:	4b26      	ldr	r3, [pc, #152]	@ (800a470 <HAL_UART_MspInit+0x16c>)
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800a3da:	4825      	ldr	r0, [pc, #148]	@ (800a470 <HAL_UART_MspInit+0x16c>)
 800a3dc:	f002 f9a8 	bl	800c730 <HAL_DMA_Init>
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d001      	beq.n	800a3ea <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800a3e6:	f7fe fbcd 	bl	8008b84 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	4a20      	ldr	r2, [pc, #128]	@ (800a470 <HAL_UART_MspInit+0x16c>)
 800a3ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800a3f2:	4a1f      	ldr	r2, [pc, #124]	@ (800a470 <HAL_UART_MspInit+0x16c>)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 800a3f8:	4b1f      	ldr	r3, [pc, #124]	@ (800a478 <HAL_UART_MspInit+0x174>)
 800a3fa:	4a20      	ldr	r2, [pc, #128]	@ (800a47c <HAL_UART_MspInit+0x178>)
 800a3fc:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 800a3fe:	4b1e      	ldr	r3, [pc, #120]	@ (800a478 <HAL_UART_MspInit+0x174>)
 800a400:	221d      	movs	r2, #29
 800a402:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a404:	4b1c      	ldr	r3, [pc, #112]	@ (800a478 <HAL_UART_MspInit+0x174>)
 800a406:	2210      	movs	r2, #16
 800a408:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a40a:	4b1b      	ldr	r3, [pc, #108]	@ (800a478 <HAL_UART_MspInit+0x174>)
 800a40c:	2200      	movs	r2, #0
 800a40e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800a410:	4b19      	ldr	r3, [pc, #100]	@ (800a478 <HAL_UART_MspInit+0x174>)
 800a412:	2280      	movs	r2, #128	@ 0x80
 800a414:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a416:	4b18      	ldr	r3, [pc, #96]	@ (800a478 <HAL_UART_MspInit+0x174>)
 800a418:	2200      	movs	r2, #0
 800a41a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a41c:	4b16      	ldr	r3, [pc, #88]	@ (800a478 <HAL_UART_MspInit+0x174>)
 800a41e:	2200      	movs	r2, #0
 800a420:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800a422:	4b15      	ldr	r3, [pc, #84]	@ (800a478 <HAL_UART_MspInit+0x174>)
 800a424:	2200      	movs	r2, #0
 800a426:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800a428:	4b13      	ldr	r3, [pc, #76]	@ (800a478 <HAL_UART_MspInit+0x174>)
 800a42a:	2200      	movs	r2, #0
 800a42c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800a42e:	4812      	ldr	r0, [pc, #72]	@ (800a478 <HAL_UART_MspInit+0x174>)
 800a430:	f002 f97e 	bl	800c730 <HAL_DMA_Init>
 800a434:	4603      	mov	r3, r0
 800a436:	2b00      	cmp	r3, #0
 800a438:	d001      	beq.n	800a43e <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 800a43a:	f7fe fba3 	bl	8008b84 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	4a0d      	ldr	r2, [pc, #52]	@ (800a478 <HAL_UART_MspInit+0x174>)
 800a442:	67da      	str	r2, [r3, #124]	@ 0x7c
 800a444:	4a0c      	ldr	r2, [pc, #48]	@ (800a478 <HAL_UART_MspInit+0x174>)
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800a44a:	2200      	movs	r2, #0
 800a44c:	2105      	movs	r1, #5
 800a44e:	2027      	movs	r0, #39	@ 0x27
 800a450:	f001 ff3e 	bl	800c2d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800a454:	2027      	movs	r0, #39	@ 0x27
 800a456:	f001 ff55 	bl	800c304 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800a45a:	bf00      	nop
 800a45c:	3778      	adds	r7, #120	@ 0x78
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}
 800a462:	bf00      	nop
 800a464:	40004800 	.word	0x40004800
 800a468:	40021000 	.word	0x40021000
 800a46c:	48000800 	.word	0x48000800
 800a470:	20002e34 	.word	0x20002e34
 800a474:	40020008 	.word	0x40020008
 800a478:	20002e94 	.word	0x20002e94
 800a47c:	4002001c 	.word	0x4002001c

0800a480 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800a480:	480d      	ldr	r0, [pc, #52]	@ (800a4b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800a482:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800a484:	f7ff f890 	bl	80095a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800a488:	480c      	ldr	r0, [pc, #48]	@ (800a4bc <LoopForever+0x6>)
  ldr r1, =_edata
 800a48a:	490d      	ldr	r1, [pc, #52]	@ (800a4c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800a48c:	4a0d      	ldr	r2, [pc, #52]	@ (800a4c4 <LoopForever+0xe>)
  movs r3, #0
 800a48e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800a490:	e002      	b.n	800a498 <LoopCopyDataInit>

0800a492 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a492:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a494:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a496:	3304      	adds	r3, #4

0800a498 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a498:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a49a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a49c:	d3f9      	bcc.n	800a492 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a49e:	4a0a      	ldr	r2, [pc, #40]	@ (800a4c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800a4a0:	4c0a      	ldr	r4, [pc, #40]	@ (800a4cc <LoopForever+0x16>)
  movs r3, #0
 800a4a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a4a4:	e001      	b.n	800a4aa <LoopFillZerobss>

0800a4a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a4a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a4a8:	3204      	adds	r2, #4

0800a4aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a4aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a4ac:	d3fb      	bcc.n	800a4a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800a4ae:	f00b ff9d 	bl	80163ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800a4b2:	f7fe fad5 	bl	8008a60 <main>

0800a4b6 <LoopForever>:

LoopForever:
    b LoopForever
 800a4b6:	e7fe      	b.n	800a4b6 <LoopForever>
  ldr   r0, =_estack
 800a4b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800a4bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a4c0:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 800a4c4:	08018884 	.word	0x08018884
  ldr r2, =_sbss
 800a4c8:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 800a4cc:	20007a2c 	.word	0x20007a2c

0800a4d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800a4d0:	e7fe      	b.n	800a4d0 <ADC1_2_IRQHandler>

0800a4d2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a4d2:	b580      	push	{r7, lr}
 800a4d4:	b082      	sub	sp, #8
 800a4d6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800a4d8:	2300      	movs	r3, #0
 800a4da:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a4dc:	2003      	movs	r0, #3
 800a4de:	f001 feec 	bl	800c2ba <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a4e2:	200f      	movs	r0, #15
 800a4e4:	f7fe fe8a 	bl	80091fc <HAL_InitTick>
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d002      	beq.n	800a4f4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800a4ee:	2301      	movs	r3, #1
 800a4f0:	71fb      	strb	r3, [r7, #7]
 800a4f2:	e001      	b.n	800a4f8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800a4f4:	f7fe fe58 	bl	80091a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800a4f8:	79fb      	ldrb	r3, [r7, #7]

}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3708      	adds	r7, #8
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}
	...

0800a504 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a504:	b480      	push	{r7}
 800a506:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800a508:	4b05      	ldr	r3, [pc, #20]	@ (800a520 <HAL_IncTick+0x1c>)
 800a50a:	681a      	ldr	r2, [r3, #0]
 800a50c:	4b05      	ldr	r3, [pc, #20]	@ (800a524 <HAL_IncTick+0x20>)
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	4413      	add	r3, r2
 800a512:	4a03      	ldr	r2, [pc, #12]	@ (800a520 <HAL_IncTick+0x1c>)
 800a514:	6013      	str	r3, [r2, #0]
}
 800a516:	bf00      	nop
 800a518:	46bd      	mov	sp, r7
 800a51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51e:	4770      	bx	lr
 800a520:	20002ef4 	.word	0x20002ef4
 800a524:	20000030 	.word	0x20000030

0800a528 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a528:	b480      	push	{r7}
 800a52a:	af00      	add	r7, sp, #0
  return uwTick;
 800a52c:	4b03      	ldr	r3, [pc, #12]	@ (800a53c <HAL_GetTick+0x14>)
 800a52e:	681b      	ldr	r3, [r3, #0]
}
 800a530:	4618      	mov	r0, r3
 800a532:	46bd      	mov	sp, r7
 800a534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a538:	4770      	bx	lr
 800a53a:	bf00      	nop
 800a53c:	20002ef4 	.word	0x20002ef4

0800a540 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800a540:	b480      	push	{r7}
 800a542:	b083      	sub	sp, #12
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
 800a548:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	689b      	ldr	r3, [r3, #8]
 800a54e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	431a      	orrs	r2, r3
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	609a      	str	r2, [r3, #8]
}
 800a55a:	bf00      	nop
 800a55c:	370c      	adds	r7, #12
 800a55e:	46bd      	mov	sp, r7
 800a560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a564:	4770      	bx	lr

0800a566 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800a566:	b480      	push	{r7}
 800a568:	b083      	sub	sp, #12
 800a56a:	af00      	add	r7, sp, #0
 800a56c:	6078      	str	r0, [r7, #4]
 800a56e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	689b      	ldr	r3, [r3, #8]
 800a574:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	431a      	orrs	r2, r3
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	609a      	str	r2, [r3, #8]
}
 800a580:	bf00      	nop
 800a582:	370c      	adds	r7, #12
 800a584:	46bd      	mov	sp, r7
 800a586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58a:	4770      	bx	lr

0800a58c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800a58c:	b480      	push	{r7}
 800a58e:	b083      	sub	sp, #12
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	689b      	ldr	r3, [r3, #8]
 800a598:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800a59c:	4618      	mov	r0, r3
 800a59e:	370c      	adds	r7, #12
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a6:	4770      	bx	lr

0800a5a8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800a5a8:	b480      	push	{r7}
 800a5aa:	b087      	sub	sp, #28
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	60f8      	str	r0, [r7, #12]
 800a5b0:	60b9      	str	r1, [r7, #8]
 800a5b2:	607a      	str	r2, [r7, #4]
 800a5b4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	3360      	adds	r3, #96	@ 0x60
 800a5ba:	461a      	mov	r2, r3
 800a5bc:	68bb      	ldr	r3, [r7, #8]
 800a5be:	009b      	lsls	r3, r3, #2
 800a5c0:	4413      	add	r3, r2
 800a5c2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800a5c4:	697b      	ldr	r3, [r7, #20]
 800a5c6:	681a      	ldr	r2, [r3, #0]
 800a5c8:	4b08      	ldr	r3, [pc, #32]	@ (800a5ec <LL_ADC_SetOffset+0x44>)
 800a5ca:	4013      	ands	r3, r2
 800a5cc:	687a      	ldr	r2, [r7, #4]
 800a5ce:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800a5d2:	683a      	ldr	r2, [r7, #0]
 800a5d4:	430a      	orrs	r2, r1
 800a5d6:	4313      	orrs	r3, r2
 800a5d8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800a5dc:	697b      	ldr	r3, [r7, #20]
 800a5de:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800a5e0:	bf00      	nop
 800a5e2:	371c      	adds	r7, #28
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ea:	4770      	bx	lr
 800a5ec:	03fff000 	.word	0x03fff000

0800a5f0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b085      	sub	sp, #20
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
 800a5f8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	3360      	adds	r3, #96	@ 0x60
 800a5fe:	461a      	mov	r2, r3
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	009b      	lsls	r3, r3, #2
 800a604:	4413      	add	r3, r2
 800a606:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800a610:	4618      	mov	r0, r3
 800a612:	3714      	adds	r7, #20
 800a614:	46bd      	mov	sp, r7
 800a616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61a:	4770      	bx	lr

0800a61c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800a61c:	b480      	push	{r7}
 800a61e:	b087      	sub	sp, #28
 800a620:	af00      	add	r7, sp, #0
 800a622:	60f8      	str	r0, [r7, #12]
 800a624:	60b9      	str	r1, [r7, #8]
 800a626:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	3360      	adds	r3, #96	@ 0x60
 800a62c:	461a      	mov	r2, r3
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	009b      	lsls	r3, r3, #2
 800a632:	4413      	add	r3, r2
 800a634:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	431a      	orrs	r2, r3
 800a642:	697b      	ldr	r3, [r7, #20]
 800a644:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800a646:	bf00      	nop
 800a648:	371c      	adds	r7, #28
 800a64a:	46bd      	mov	sp, r7
 800a64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a650:	4770      	bx	lr

0800a652 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800a652:	b480      	push	{r7}
 800a654:	b087      	sub	sp, #28
 800a656:	af00      	add	r7, sp, #0
 800a658:	60f8      	str	r0, [r7, #12]
 800a65a:	60b9      	str	r1, [r7, #8]
 800a65c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	3360      	adds	r3, #96	@ 0x60
 800a662:	461a      	mov	r2, r3
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	009b      	lsls	r3, r3, #2
 800a668:	4413      	add	r3, r2
 800a66a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800a66c:	697b      	ldr	r3, [r7, #20]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	431a      	orrs	r2, r3
 800a678:	697b      	ldr	r3, [r7, #20]
 800a67a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800a67c:	bf00      	nop
 800a67e:	371c      	adds	r7, #28
 800a680:	46bd      	mov	sp, r7
 800a682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a686:	4770      	bx	lr

0800a688 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800a688:	b480      	push	{r7}
 800a68a:	b087      	sub	sp, #28
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	60f8      	str	r0, [r7, #12]
 800a690:	60b9      	str	r1, [r7, #8]
 800a692:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	3360      	adds	r3, #96	@ 0x60
 800a698:	461a      	mov	r2, r3
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	009b      	lsls	r3, r3, #2
 800a69e:	4413      	add	r3, r2
 800a6a0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800a6a2:	697b      	ldr	r3, [r7, #20]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	431a      	orrs	r2, r3
 800a6ae:	697b      	ldr	r3, [r7, #20]
 800a6b0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800a6b2:	bf00      	nop
 800a6b4:	371c      	adds	r7, #28
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6bc:	4770      	bx	lr

0800a6be <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800a6be:	b480      	push	{r7}
 800a6c0:	b083      	sub	sp, #12
 800a6c2:	af00      	add	r7, sp, #0
 800a6c4:	6078      	str	r0, [r7, #4]
 800a6c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	695b      	ldr	r3, [r3, #20]
 800a6cc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	431a      	orrs	r2, r3
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	615a      	str	r2, [r3, #20]
}
 800a6d8:	bf00      	nop
 800a6da:	370c      	adds	r7, #12
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e2:	4770      	bx	lr

0800a6e4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800a6e4:	b480      	push	{r7}
 800a6e6:	b083      	sub	sp, #12
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	68db      	ldr	r3, [r3, #12]
 800a6f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d101      	bne.n	800a6fc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	e000      	b.n	800a6fe <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800a6fc:	2300      	movs	r3, #0
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	370c      	adds	r7, #12
 800a702:	46bd      	mov	sp, r7
 800a704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a708:	4770      	bx	lr

0800a70a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800a70a:	b480      	push	{r7}
 800a70c:	b087      	sub	sp, #28
 800a70e:	af00      	add	r7, sp, #0
 800a710:	60f8      	str	r0, [r7, #12]
 800a712:	60b9      	str	r1, [r7, #8]
 800a714:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	3330      	adds	r3, #48	@ 0x30
 800a71a:	461a      	mov	r2, r3
 800a71c:	68bb      	ldr	r3, [r7, #8]
 800a71e:	0a1b      	lsrs	r3, r3, #8
 800a720:	009b      	lsls	r3, r3, #2
 800a722:	f003 030c 	and.w	r3, r3, #12
 800a726:	4413      	add	r3, r2
 800a728:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800a72a:	697b      	ldr	r3, [r7, #20]
 800a72c:	681a      	ldr	r2, [r3, #0]
 800a72e:	68bb      	ldr	r3, [r7, #8]
 800a730:	f003 031f 	and.w	r3, r3, #31
 800a734:	211f      	movs	r1, #31
 800a736:	fa01 f303 	lsl.w	r3, r1, r3
 800a73a:	43db      	mvns	r3, r3
 800a73c:	401a      	ands	r2, r3
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	0e9b      	lsrs	r3, r3, #26
 800a742:	f003 011f 	and.w	r1, r3, #31
 800a746:	68bb      	ldr	r3, [r7, #8]
 800a748:	f003 031f 	and.w	r3, r3, #31
 800a74c:	fa01 f303 	lsl.w	r3, r1, r3
 800a750:	431a      	orrs	r2, r3
 800a752:	697b      	ldr	r3, [r7, #20]
 800a754:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800a756:	bf00      	nop
 800a758:	371c      	adds	r7, #28
 800a75a:	46bd      	mov	sp, r7
 800a75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a760:	4770      	bx	lr

0800a762 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800a762:	b480      	push	{r7}
 800a764:	b087      	sub	sp, #28
 800a766:	af00      	add	r7, sp, #0
 800a768:	60f8      	str	r0, [r7, #12]
 800a76a:	60b9      	str	r1, [r7, #8]
 800a76c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	3314      	adds	r3, #20
 800a772:	461a      	mov	r2, r3
 800a774:	68bb      	ldr	r3, [r7, #8]
 800a776:	0e5b      	lsrs	r3, r3, #25
 800a778:	009b      	lsls	r3, r3, #2
 800a77a:	f003 0304 	and.w	r3, r3, #4
 800a77e:	4413      	add	r3, r2
 800a780:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	681a      	ldr	r2, [r3, #0]
 800a786:	68bb      	ldr	r3, [r7, #8]
 800a788:	0d1b      	lsrs	r3, r3, #20
 800a78a:	f003 031f 	and.w	r3, r3, #31
 800a78e:	2107      	movs	r1, #7
 800a790:	fa01 f303 	lsl.w	r3, r1, r3
 800a794:	43db      	mvns	r3, r3
 800a796:	401a      	ands	r2, r3
 800a798:	68bb      	ldr	r3, [r7, #8]
 800a79a:	0d1b      	lsrs	r3, r3, #20
 800a79c:	f003 031f 	and.w	r3, r3, #31
 800a7a0:	6879      	ldr	r1, [r7, #4]
 800a7a2:	fa01 f303 	lsl.w	r3, r1, r3
 800a7a6:	431a      	orrs	r2, r3
 800a7a8:	697b      	ldr	r3, [r7, #20]
 800a7aa:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800a7ac:	bf00      	nop
 800a7ae:	371c      	adds	r7, #28
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b6:	4770      	bx	lr

0800a7b8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800a7b8:	b480      	push	{r7}
 800a7ba:	b085      	sub	sp, #20
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	60f8      	str	r0, [r7, #12]
 800a7c0:	60b9      	str	r1, [r7, #8]
 800a7c2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800a7ca:	68bb      	ldr	r3, [r7, #8]
 800a7cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a7d0:	43db      	mvns	r3, r3
 800a7d2:	401a      	ands	r2, r3
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f003 0318 	and.w	r3, r3, #24
 800a7da:	4908      	ldr	r1, [pc, #32]	@ (800a7fc <LL_ADC_SetChannelSingleDiff+0x44>)
 800a7dc:	40d9      	lsrs	r1, r3
 800a7de:	68bb      	ldr	r3, [r7, #8]
 800a7e0:	400b      	ands	r3, r1
 800a7e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a7e6:	431a      	orrs	r2, r3
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800a7ee:	bf00      	nop
 800a7f0:	3714      	adds	r7, #20
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f8:	4770      	bx	lr
 800a7fa:	bf00      	nop
 800a7fc:	0007ffff 	.word	0x0007ffff

0800a800 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800a800:	b480      	push	{r7}
 800a802:	b083      	sub	sp, #12
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	689b      	ldr	r3, [r3, #8]
 800a80c:	f003 031f 	and.w	r3, r3, #31
}
 800a810:	4618      	mov	r0, r3
 800a812:	370c      	adds	r7, #12
 800a814:	46bd      	mov	sp, r7
 800a816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81a:	4770      	bx	lr

0800a81c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800a81c:	b480      	push	{r7}
 800a81e:	b083      	sub	sp, #12
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	689b      	ldr	r3, [r3, #8]
 800a828:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800a82c:	4618      	mov	r0, r3
 800a82e:	370c      	adds	r7, #12
 800a830:	46bd      	mov	sp, r7
 800a832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a836:	4770      	bx	lr

0800a838 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800a838:	b480      	push	{r7}
 800a83a:	b083      	sub	sp, #12
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	689b      	ldr	r3, [r3, #8]
 800a844:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800a848:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a84c:	687a      	ldr	r2, [r7, #4]
 800a84e:	6093      	str	r3, [r2, #8]
}
 800a850:	bf00      	nop
 800a852:	370c      	adds	r7, #12
 800a854:	46bd      	mov	sp, r7
 800a856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85a:	4770      	bx	lr

0800a85c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800a85c:	b480      	push	{r7}
 800a85e:	b083      	sub	sp, #12
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	689b      	ldr	r3, [r3, #8]
 800a868:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a86c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a870:	d101      	bne.n	800a876 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800a872:	2301      	movs	r3, #1
 800a874:	e000      	b.n	800a878 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800a876:	2300      	movs	r3, #0
}
 800a878:	4618      	mov	r0, r3
 800a87a:	370c      	adds	r7, #12
 800a87c:	46bd      	mov	sp, r7
 800a87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a882:	4770      	bx	lr

0800a884 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800a884:	b480      	push	{r7}
 800a886:	b083      	sub	sp, #12
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	689b      	ldr	r3, [r3, #8]
 800a890:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800a894:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a898:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800a8a0:	bf00      	nop
 800a8a2:	370c      	adds	r7, #12
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8aa:	4770      	bx	lr

0800a8ac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b083      	sub	sp, #12
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	689b      	ldr	r3, [r3, #8]
 800a8b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a8bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a8c0:	d101      	bne.n	800a8c6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	e000      	b.n	800a8c8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800a8c6:	2300      	movs	r3, #0
}
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	370c      	adds	r7, #12
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d2:	4770      	bx	lr

0800a8d4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800a8d4:	b480      	push	{r7}
 800a8d6:	b083      	sub	sp, #12
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	689b      	ldr	r3, [r3, #8]
 800a8e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a8e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a8e8:	f043 0201 	orr.w	r2, r3, #1
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800a8f0:	bf00      	nop
 800a8f2:	370c      	adds	r7, #12
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fa:	4770      	bx	lr

0800a8fc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800a8fc:	b480      	push	{r7}
 800a8fe:	b083      	sub	sp, #12
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	689b      	ldr	r3, [r3, #8]
 800a908:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a90c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a910:	f043 0202 	orr.w	r2, r3, #2
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800a918:	bf00      	nop
 800a91a:	370c      	adds	r7, #12
 800a91c:	46bd      	mov	sp, r7
 800a91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a922:	4770      	bx	lr

0800a924 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800a924:	b480      	push	{r7}
 800a926:	b083      	sub	sp, #12
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	689b      	ldr	r3, [r3, #8]
 800a930:	f003 0301 	and.w	r3, r3, #1
 800a934:	2b01      	cmp	r3, #1
 800a936:	d101      	bne.n	800a93c <LL_ADC_IsEnabled+0x18>
 800a938:	2301      	movs	r3, #1
 800a93a:	e000      	b.n	800a93e <LL_ADC_IsEnabled+0x1a>
 800a93c:	2300      	movs	r3, #0
}
 800a93e:	4618      	mov	r0, r3
 800a940:	370c      	adds	r7, #12
 800a942:	46bd      	mov	sp, r7
 800a944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a948:	4770      	bx	lr

0800a94a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800a94a:	b480      	push	{r7}
 800a94c:	b083      	sub	sp, #12
 800a94e:	af00      	add	r7, sp, #0
 800a950:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	689b      	ldr	r3, [r3, #8]
 800a956:	f003 0302 	and.w	r3, r3, #2
 800a95a:	2b02      	cmp	r3, #2
 800a95c:	d101      	bne.n	800a962 <LL_ADC_IsDisableOngoing+0x18>
 800a95e:	2301      	movs	r3, #1
 800a960:	e000      	b.n	800a964 <LL_ADC_IsDisableOngoing+0x1a>
 800a962:	2300      	movs	r3, #0
}
 800a964:	4618      	mov	r0, r3
 800a966:	370c      	adds	r7, #12
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr

0800a970 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800a970:	b480      	push	{r7}
 800a972:	b083      	sub	sp, #12
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	689b      	ldr	r3, [r3, #8]
 800a97c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a980:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a984:	f043 0204 	orr.w	r2, r3, #4
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800a98c:	bf00      	nop
 800a98e:	370c      	adds	r7, #12
 800a990:	46bd      	mov	sp, r7
 800a992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a996:	4770      	bx	lr

0800a998 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800a998:	b480      	push	{r7}
 800a99a:	b083      	sub	sp, #12
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	689b      	ldr	r3, [r3, #8]
 800a9a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a9a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a9ac:	f043 0210 	orr.w	r2, r3, #16
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800a9b4:	bf00      	nop
 800a9b6:	370c      	adds	r7, #12
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9be:	4770      	bx	lr

0800a9c0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800a9c0:	b480      	push	{r7}
 800a9c2:	b083      	sub	sp, #12
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	689b      	ldr	r3, [r3, #8]
 800a9cc:	f003 0304 	and.w	r3, r3, #4
 800a9d0:	2b04      	cmp	r3, #4
 800a9d2:	d101      	bne.n	800a9d8 <LL_ADC_REG_IsConversionOngoing+0x18>
 800a9d4:	2301      	movs	r3, #1
 800a9d6:	e000      	b.n	800a9da <LL_ADC_REG_IsConversionOngoing+0x1a>
 800a9d8:	2300      	movs	r3, #0
}
 800a9da:	4618      	mov	r0, r3
 800a9dc:	370c      	adds	r7, #12
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e4:	4770      	bx	lr

0800a9e6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800a9e6:	b480      	push	{r7}
 800a9e8:	b083      	sub	sp, #12
 800a9ea:	af00      	add	r7, sp, #0
 800a9ec:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	689b      	ldr	r3, [r3, #8]
 800a9f2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a9f6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a9fa:	f043 0220 	orr.w	r2, r3, #32
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800aa02:	bf00      	nop
 800aa04:	370c      	adds	r7, #12
 800aa06:	46bd      	mov	sp, r7
 800aa08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0c:	4770      	bx	lr

0800aa0e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800aa0e:	b480      	push	{r7}
 800aa10:	b083      	sub	sp, #12
 800aa12:	af00      	add	r7, sp, #0
 800aa14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	689b      	ldr	r3, [r3, #8]
 800aa1a:	f003 0308 	and.w	r3, r3, #8
 800aa1e:	2b08      	cmp	r3, #8
 800aa20:	d101      	bne.n	800aa26 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800aa22:	2301      	movs	r3, #1
 800aa24:	e000      	b.n	800aa28 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800aa26:	2300      	movs	r3, #0
}
 800aa28:	4618      	mov	r0, r3
 800aa2a:	370c      	adds	r7, #12
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa32:	4770      	bx	lr

0800aa34 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800aa34:	b590      	push	{r4, r7, lr}
 800aa36:	b089      	sub	sp, #36	@ 0x24
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800aa40:	2300      	movs	r3, #0
 800aa42:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d101      	bne.n	800aa4e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	e1a9      	b.n	800ada2 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	695b      	ldr	r3, [r3, #20]
 800aa52:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d109      	bne.n	800aa70 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800aa5c:	6878      	ldr	r0, [r7, #4]
 800aa5e:	f7fa fe85 	bl	800576c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	2200      	movs	r2, #0
 800aa66:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	4618      	mov	r0, r3
 800aa76:	f7ff fef1 	bl	800a85c <LL_ADC_IsDeepPowerDownEnabled>
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d004      	beq.n	800aa8a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	4618      	mov	r0, r3
 800aa86:	f7ff fed7 	bl	800a838 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f7ff ff0c 	bl	800a8ac <LL_ADC_IsInternalRegulatorEnabled>
 800aa94:	4603      	mov	r3, r0
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d115      	bne.n	800aac6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	f7ff fef0 	bl	800a884 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800aaa4:	4b9c      	ldr	r3, [pc, #624]	@ (800ad18 <HAL_ADC_Init+0x2e4>)
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	099b      	lsrs	r3, r3, #6
 800aaaa:	4a9c      	ldr	r2, [pc, #624]	@ (800ad1c <HAL_ADC_Init+0x2e8>)
 800aaac:	fba2 2303 	umull	r2, r3, r2, r3
 800aab0:	099b      	lsrs	r3, r3, #6
 800aab2:	3301      	adds	r3, #1
 800aab4:	005b      	lsls	r3, r3, #1
 800aab6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800aab8:	e002      	b.n	800aac0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	3b01      	subs	r3, #1
 800aabe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d1f9      	bne.n	800aaba <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	4618      	mov	r0, r3
 800aacc:	f7ff feee 	bl	800a8ac <LL_ADC_IsInternalRegulatorEnabled>
 800aad0:	4603      	mov	r3, r0
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d10d      	bne.n	800aaf2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aada:	f043 0210 	orr.w	r2, r3, #16
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aae6:	f043 0201 	orr.w	r2, r3, #1
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800aaee:	2301      	movs	r3, #1
 800aaf0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	f7ff ff62 	bl	800a9c0 <LL_ADC_REG_IsConversionOngoing>
 800aafc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab02:	f003 0310 	and.w	r3, r3, #16
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	f040 8142 	bne.w	800ad90 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800ab0c:	697b      	ldr	r3, [r7, #20]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	f040 813e 	bne.w	800ad90 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab18:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800ab1c:	f043 0202 	orr.w	r2, r3, #2
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	4618      	mov	r0, r3
 800ab2a:	f7ff fefb 	bl	800a924 <LL_ADC_IsEnabled>
 800ab2e:	4603      	mov	r3, r0
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d141      	bne.n	800abb8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab3c:	d004      	beq.n	800ab48 <HAL_ADC_Init+0x114>
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	4a77      	ldr	r2, [pc, #476]	@ (800ad20 <HAL_ADC_Init+0x2ec>)
 800ab44:	4293      	cmp	r3, r2
 800ab46:	d10f      	bne.n	800ab68 <HAL_ADC_Init+0x134>
 800ab48:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800ab4c:	f7ff feea 	bl	800a924 <LL_ADC_IsEnabled>
 800ab50:	4604      	mov	r4, r0
 800ab52:	4873      	ldr	r0, [pc, #460]	@ (800ad20 <HAL_ADC_Init+0x2ec>)
 800ab54:	f7ff fee6 	bl	800a924 <LL_ADC_IsEnabled>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	4323      	orrs	r3, r4
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	bf0c      	ite	eq
 800ab60:	2301      	moveq	r3, #1
 800ab62:	2300      	movne	r3, #0
 800ab64:	b2db      	uxtb	r3, r3
 800ab66:	e012      	b.n	800ab8e <HAL_ADC_Init+0x15a>
 800ab68:	486e      	ldr	r0, [pc, #440]	@ (800ad24 <HAL_ADC_Init+0x2f0>)
 800ab6a:	f7ff fedb 	bl	800a924 <LL_ADC_IsEnabled>
 800ab6e:	4604      	mov	r4, r0
 800ab70:	486d      	ldr	r0, [pc, #436]	@ (800ad28 <HAL_ADC_Init+0x2f4>)
 800ab72:	f7ff fed7 	bl	800a924 <LL_ADC_IsEnabled>
 800ab76:	4603      	mov	r3, r0
 800ab78:	431c      	orrs	r4, r3
 800ab7a:	486c      	ldr	r0, [pc, #432]	@ (800ad2c <HAL_ADC_Init+0x2f8>)
 800ab7c:	f7ff fed2 	bl	800a924 <LL_ADC_IsEnabled>
 800ab80:	4603      	mov	r3, r0
 800ab82:	4323      	orrs	r3, r4
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	bf0c      	ite	eq
 800ab88:	2301      	moveq	r3, #1
 800ab8a:	2300      	movne	r3, #0
 800ab8c:	b2db      	uxtb	r3, r3
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d012      	beq.n	800abb8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab9a:	d004      	beq.n	800aba6 <HAL_ADC_Init+0x172>
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	4a5f      	ldr	r2, [pc, #380]	@ (800ad20 <HAL_ADC_Init+0x2ec>)
 800aba2:	4293      	cmp	r3, r2
 800aba4:	d101      	bne.n	800abaa <HAL_ADC_Init+0x176>
 800aba6:	4a62      	ldr	r2, [pc, #392]	@ (800ad30 <HAL_ADC_Init+0x2fc>)
 800aba8:	e000      	b.n	800abac <HAL_ADC_Init+0x178>
 800abaa:	4a62      	ldr	r2, [pc, #392]	@ (800ad34 <HAL_ADC_Init+0x300>)
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	685b      	ldr	r3, [r3, #4]
 800abb0:	4619      	mov	r1, r3
 800abb2:	4610      	mov	r0, r2
 800abb4:	f7ff fcc4 	bl	800a540 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	7f5b      	ldrb	r3, [r3, #29]
 800abbc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800abc2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800abc8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800abce:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800abd6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800abd8:	4313      	orrs	r3, r2
 800abda:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800abe2:	2b01      	cmp	r3, #1
 800abe4:	d106      	bne.n	800abf4 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abea:	3b01      	subs	r3, #1
 800abec:	045b      	lsls	r3, r3, #17
 800abee:	69ba      	ldr	r2, [r7, #24]
 800abf0:	4313      	orrs	r3, r2
 800abf2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d009      	beq.n	800ac10 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac00:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac08:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800ac0a:	69ba      	ldr	r2, [r7, #24]
 800ac0c:	4313      	orrs	r3, r2
 800ac0e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	68da      	ldr	r2, [r3, #12]
 800ac16:	4b48      	ldr	r3, [pc, #288]	@ (800ad38 <HAL_ADC_Init+0x304>)
 800ac18:	4013      	ands	r3, r2
 800ac1a:	687a      	ldr	r2, [r7, #4]
 800ac1c:	6812      	ldr	r2, [r2, #0]
 800ac1e:	69b9      	ldr	r1, [r7, #24]
 800ac20:	430b      	orrs	r3, r1
 800ac22:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	691b      	ldr	r3, [r3, #16]
 800ac2a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	430a      	orrs	r2, r1
 800ac38:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	4618      	mov	r0, r3
 800ac40:	f7ff fee5 	bl	800aa0e <LL_ADC_INJ_IsConversionOngoing>
 800ac44:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800ac46:	697b      	ldr	r3, [r7, #20]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d17f      	bne.n	800ad4c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800ac4c:	693b      	ldr	r3, [r7, #16]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d17c      	bne.n	800ad4c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800ac56:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ac5e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800ac60:	4313      	orrs	r3, r2
 800ac62:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	68db      	ldr	r3, [r3, #12]
 800ac6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ac6e:	f023 0302 	bic.w	r3, r3, #2
 800ac72:	687a      	ldr	r2, [r7, #4]
 800ac74:	6812      	ldr	r2, [r2, #0]
 800ac76:	69b9      	ldr	r1, [r7, #24]
 800ac78:	430b      	orrs	r3, r1
 800ac7a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	691b      	ldr	r3, [r3, #16]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d017      	beq.n	800acb4 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	691a      	ldr	r2, [r3, #16]
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800ac92:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800ac9c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800aca0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800aca4:	687a      	ldr	r2, [r7, #4]
 800aca6:	6911      	ldr	r1, [r2, #16]
 800aca8:	687a      	ldr	r2, [r7, #4]
 800acaa:	6812      	ldr	r2, [r2, #0]
 800acac:	430b      	orrs	r3, r1
 800acae:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800acb2:	e013      	b.n	800acdc <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	691a      	ldr	r2, [r3, #16]
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800acc2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800accc:	687a      	ldr	r2, [r7, #4]
 800acce:	6812      	ldr	r2, [r2, #0]
 800acd0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800acd4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800acd8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ace2:	2b01      	cmp	r3, #1
 800ace4:	d12a      	bne.n	800ad3c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	691b      	ldr	r3, [r3, #16]
 800acec:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800acf0:	f023 0304 	bic.w	r3, r3, #4
 800acf4:	687a      	ldr	r2, [r7, #4]
 800acf6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800acf8:	687a      	ldr	r2, [r7, #4]
 800acfa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800acfc:	4311      	orrs	r1, r2
 800acfe:	687a      	ldr	r2, [r7, #4]
 800ad00:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800ad02:	4311      	orrs	r1, r2
 800ad04:	687a      	ldr	r2, [r7, #4]
 800ad06:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800ad08:	430a      	orrs	r2, r1
 800ad0a:	431a      	orrs	r2, r3
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	f042 0201 	orr.w	r2, r2, #1
 800ad14:	611a      	str	r2, [r3, #16]
 800ad16:	e019      	b.n	800ad4c <HAL_ADC_Init+0x318>
 800ad18:	20000028 	.word	0x20000028
 800ad1c:	053e2d63 	.word	0x053e2d63
 800ad20:	50000100 	.word	0x50000100
 800ad24:	50000400 	.word	0x50000400
 800ad28:	50000500 	.word	0x50000500
 800ad2c:	50000600 	.word	0x50000600
 800ad30:	50000300 	.word	0x50000300
 800ad34:	50000700 	.word	0x50000700
 800ad38:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	691a      	ldr	r2, [r3, #16]
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	f022 0201 	bic.w	r2, r2, #1
 800ad4a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	695b      	ldr	r3, [r3, #20]
 800ad50:	2b01      	cmp	r3, #1
 800ad52:	d10c      	bne.n	800ad6e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad5a:	f023 010f 	bic.w	r1, r3, #15
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	6a1b      	ldr	r3, [r3, #32]
 800ad62:	1e5a      	subs	r2, r3, #1
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	430a      	orrs	r2, r1
 800ad6a:	631a      	str	r2, [r3, #48]	@ 0x30
 800ad6c:	e007      	b.n	800ad7e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	f022 020f 	bic.w	r2, r2, #15
 800ad7c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ad82:	f023 0303 	bic.w	r3, r3, #3
 800ad86:	f043 0201 	orr.w	r2, r3, #1
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ad8e:	e007      	b.n	800ada0 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ad94:	f043 0210 	orr.w	r2, r3, #16
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800ad9c:	2301      	movs	r3, #1
 800ad9e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800ada0:	7ffb      	ldrb	r3, [r7, #31]
}
 800ada2:	4618      	mov	r0, r3
 800ada4:	3724      	adds	r7, #36	@ 0x24
 800ada6:	46bd      	mov	sp, r7
 800ada8:	bd90      	pop	{r4, r7, pc}
 800adaa:	bf00      	nop

0800adac <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b086      	sub	sp, #24
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800adbc:	d004      	beq.n	800adc8 <HAL_ADC_Start+0x1c>
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	4a67      	ldr	r2, [pc, #412]	@ (800af60 <HAL_ADC_Start+0x1b4>)
 800adc4:	4293      	cmp	r3, r2
 800adc6:	d101      	bne.n	800adcc <HAL_ADC_Start+0x20>
 800adc8:	4b66      	ldr	r3, [pc, #408]	@ (800af64 <HAL_ADC_Start+0x1b8>)
 800adca:	e000      	b.n	800adce <HAL_ADC_Start+0x22>
 800adcc:	4b66      	ldr	r3, [pc, #408]	@ (800af68 <HAL_ADC_Start+0x1bc>)
 800adce:	4618      	mov	r0, r3
 800add0:	f7ff fd16 	bl	800a800 <LL_ADC_GetMultimode>
 800add4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	4618      	mov	r0, r3
 800addc:	f7ff fdf0 	bl	800a9c0 <LL_ADC_REG_IsConversionOngoing>
 800ade0:	4603      	mov	r3, r0
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	f040 80b4 	bne.w	800af50 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800adee:	2b01      	cmp	r3, #1
 800adf0:	d101      	bne.n	800adf6 <HAL_ADC_Start+0x4a>
 800adf2:	2302      	movs	r3, #2
 800adf4:	e0af      	b.n	800af56 <HAL_ADC_Start+0x1aa>
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	2201      	movs	r2, #1
 800adfa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800adfe:	6878      	ldr	r0, [r7, #4]
 800ae00:	f000 fefc 	bl	800bbfc <ADC_Enable>
 800ae04:	4603      	mov	r3, r0
 800ae06:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800ae08:	7dfb      	ldrb	r3, [r7, #23]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	f040 809b 	bne.w	800af46 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ae14:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800ae18:	f023 0301 	bic.w	r3, r3, #1
 800ae1c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	4a4d      	ldr	r2, [pc, #308]	@ (800af60 <HAL_ADC_Start+0x1b4>)
 800ae2a:	4293      	cmp	r3, r2
 800ae2c:	d009      	beq.n	800ae42 <HAL_ADC_Start+0x96>
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	4a4e      	ldr	r2, [pc, #312]	@ (800af6c <HAL_ADC_Start+0x1c0>)
 800ae34:	4293      	cmp	r3, r2
 800ae36:	d002      	beq.n	800ae3e <HAL_ADC_Start+0x92>
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	e003      	b.n	800ae46 <HAL_ADC_Start+0x9a>
 800ae3e:	4b4c      	ldr	r3, [pc, #304]	@ (800af70 <HAL_ADC_Start+0x1c4>)
 800ae40:	e001      	b.n	800ae46 <HAL_ADC_Start+0x9a>
 800ae42:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800ae46:	687a      	ldr	r2, [r7, #4]
 800ae48:	6812      	ldr	r2, [r2, #0]
 800ae4a:	4293      	cmp	r3, r2
 800ae4c:	d002      	beq.n	800ae54 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800ae4e:	693b      	ldr	r3, [r7, #16]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d105      	bne.n	800ae60 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ae58:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ae64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ae68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ae6c:	d106      	bne.n	800ae7c <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ae72:	f023 0206 	bic.w	r2, r3, #6
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	661a      	str	r2, [r3, #96]	@ 0x60
 800ae7a:	e002      	b.n	800ae82 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2200      	movs	r2, #0
 800ae80:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	221c      	movs	r2, #28
 800ae88:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	4a32      	ldr	r2, [pc, #200]	@ (800af60 <HAL_ADC_Start+0x1b4>)
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d009      	beq.n	800aeb0 <HAL_ADC_Start+0x104>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	4a32      	ldr	r2, [pc, #200]	@ (800af6c <HAL_ADC_Start+0x1c0>)
 800aea2:	4293      	cmp	r3, r2
 800aea4:	d002      	beq.n	800aeac <HAL_ADC_Start+0x100>
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	e003      	b.n	800aeb4 <HAL_ADC_Start+0x108>
 800aeac:	4b30      	ldr	r3, [pc, #192]	@ (800af70 <HAL_ADC_Start+0x1c4>)
 800aeae:	e001      	b.n	800aeb4 <HAL_ADC_Start+0x108>
 800aeb0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800aeb4:	687a      	ldr	r2, [r7, #4]
 800aeb6:	6812      	ldr	r2, [r2, #0]
 800aeb8:	4293      	cmp	r3, r2
 800aeba:	d008      	beq.n	800aece <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800aebc:	693b      	ldr	r3, [r7, #16]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d005      	beq.n	800aece <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800aec2:	693b      	ldr	r3, [r7, #16]
 800aec4:	2b05      	cmp	r3, #5
 800aec6:	d002      	beq.n	800aece <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800aec8:	693b      	ldr	r3, [r7, #16]
 800aeca:	2b09      	cmp	r3, #9
 800aecc:	d114      	bne.n	800aef8 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	68db      	ldr	r3, [r3, #12]
 800aed4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d007      	beq.n	800aeec <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aee0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800aee4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	4618      	mov	r0, r3
 800aef2:	f7ff fd3d 	bl	800a970 <LL_ADC_REG_StartConversion>
 800aef6:	e02d      	b.n	800af54 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aefc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	4a15      	ldr	r2, [pc, #84]	@ (800af60 <HAL_ADC_Start+0x1b4>)
 800af0a:	4293      	cmp	r3, r2
 800af0c:	d009      	beq.n	800af22 <HAL_ADC_Start+0x176>
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	4a16      	ldr	r2, [pc, #88]	@ (800af6c <HAL_ADC_Start+0x1c0>)
 800af14:	4293      	cmp	r3, r2
 800af16:	d002      	beq.n	800af1e <HAL_ADC_Start+0x172>
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	e003      	b.n	800af26 <HAL_ADC_Start+0x17a>
 800af1e:	4b14      	ldr	r3, [pc, #80]	@ (800af70 <HAL_ADC_Start+0x1c4>)
 800af20:	e001      	b.n	800af26 <HAL_ADC_Start+0x17a>
 800af22:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800af26:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	68db      	ldr	r3, [r3, #12]
 800af2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800af30:	2b00      	cmp	r3, #0
 800af32:	d00f      	beq.n	800af54 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800af38:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800af3c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	65da      	str	r2, [r3, #92]	@ 0x5c
 800af44:	e006      	b.n	800af54 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	2200      	movs	r2, #0
 800af4a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800af4e:	e001      	b.n	800af54 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800af50:	2302      	movs	r3, #2
 800af52:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800af54:	7dfb      	ldrb	r3, [r7, #23]
}
 800af56:	4618      	mov	r0, r3
 800af58:	3718      	adds	r7, #24
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}
 800af5e:	bf00      	nop
 800af60:	50000100 	.word	0x50000100
 800af64:	50000300 	.word	0x50000300
 800af68:	50000700 	.word	0x50000700
 800af6c:	50000500 	.word	0x50000500
 800af70:	50000400 	.word	0x50000400

0800af74 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b084      	sub	sp, #16
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800af82:	2b01      	cmp	r3, #1
 800af84:	d101      	bne.n	800af8a <HAL_ADC_Stop+0x16>
 800af86:	2302      	movs	r3, #2
 800af88:	e023      	b.n	800afd2 <HAL_ADC_Stop+0x5e>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	2201      	movs	r2, #1
 800af8e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800af92:	2103      	movs	r1, #3
 800af94:	6878      	ldr	r0, [r7, #4]
 800af96:	f000 fd75 	bl	800ba84 <ADC_ConversionStop>
 800af9a:	4603      	mov	r3, r0
 800af9c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800af9e:	7bfb      	ldrb	r3, [r7, #15]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d111      	bne.n	800afc8 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800afa4:	6878      	ldr	r0, [r7, #4]
 800afa6:	f000 febf 	bl	800bd28 <ADC_Disable>
 800afaa:	4603      	mov	r3, r0
 800afac:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800afae:	7bfb      	ldrb	r3, [r7, #15]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d109      	bne.n	800afc8 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800afb8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800afbc:	f023 0301 	bic.w	r3, r3, #1
 800afc0:	f043 0201 	orr.w	r2, r3, #1
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2200      	movs	r2, #0
 800afcc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800afd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800afd2:	4618      	mov	r0, r3
 800afd4:	3710      	adds	r7, #16
 800afd6:	46bd      	mov	sp, r7
 800afd8:	bd80      	pop	{r7, pc}
	...

0800afdc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b088      	sub	sp, #32
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
 800afe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800afee:	d004      	beq.n	800affa <HAL_ADC_PollForConversion+0x1e>
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	4a77      	ldr	r2, [pc, #476]	@ (800b1d4 <HAL_ADC_PollForConversion+0x1f8>)
 800aff6:	4293      	cmp	r3, r2
 800aff8:	d101      	bne.n	800affe <HAL_ADC_PollForConversion+0x22>
 800affa:	4b77      	ldr	r3, [pc, #476]	@ (800b1d8 <HAL_ADC_PollForConversion+0x1fc>)
 800affc:	e000      	b.n	800b000 <HAL_ADC_PollForConversion+0x24>
 800affe:	4b77      	ldr	r3, [pc, #476]	@ (800b1dc <HAL_ADC_PollForConversion+0x200>)
 800b000:	4618      	mov	r0, r3
 800b002:	f7ff fbfd 	bl	800a800 <LL_ADC_GetMultimode>
 800b006:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	699b      	ldr	r3, [r3, #24]
 800b00c:	2b08      	cmp	r3, #8
 800b00e:	d102      	bne.n	800b016 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800b010:	2308      	movs	r3, #8
 800b012:	61fb      	str	r3, [r7, #28]
 800b014:	e037      	b.n	800b086 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b016:	697b      	ldr	r3, [r7, #20]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d005      	beq.n	800b028 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800b01c:	697b      	ldr	r3, [r7, #20]
 800b01e:	2b05      	cmp	r3, #5
 800b020:	d002      	beq.n	800b028 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	2b09      	cmp	r3, #9
 800b026:	d111      	bne.n	800b04c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	68db      	ldr	r3, [r3, #12]
 800b02e:	f003 0301 	and.w	r3, r3, #1
 800b032:	2b00      	cmp	r3, #0
 800b034:	d007      	beq.n	800b046 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b03a:	f043 0220 	orr.w	r2, r3, #32
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800b042:	2301      	movs	r3, #1
 800b044:	e0c1      	b.n	800b1ca <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800b046:	2304      	movs	r3, #4
 800b048:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800b04a:	e01c      	b.n	800b086 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b054:	d004      	beq.n	800b060 <HAL_ADC_PollForConversion+0x84>
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	4a5e      	ldr	r2, [pc, #376]	@ (800b1d4 <HAL_ADC_PollForConversion+0x1f8>)
 800b05c:	4293      	cmp	r3, r2
 800b05e:	d101      	bne.n	800b064 <HAL_ADC_PollForConversion+0x88>
 800b060:	4b5d      	ldr	r3, [pc, #372]	@ (800b1d8 <HAL_ADC_PollForConversion+0x1fc>)
 800b062:	e000      	b.n	800b066 <HAL_ADC_PollForConversion+0x8a>
 800b064:	4b5d      	ldr	r3, [pc, #372]	@ (800b1dc <HAL_ADC_PollForConversion+0x200>)
 800b066:	4618      	mov	r0, r3
 800b068:	f7ff fbd8 	bl	800a81c <LL_ADC_GetMultiDMATransfer>
 800b06c:	4603      	mov	r3, r0
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d007      	beq.n	800b082 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b076:	f043 0220 	orr.w	r2, r3, #32
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800b07e:	2301      	movs	r3, #1
 800b080:	e0a3      	b.n	800b1ca <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800b082:	2304      	movs	r3, #4
 800b084:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800b086:	f7ff fa4f 	bl	800a528 <HAL_GetTick>
 800b08a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800b08c:	e021      	b.n	800b0d2 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800b08e:	683b      	ldr	r3, [r7, #0]
 800b090:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b094:	d01d      	beq.n	800b0d2 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800b096:	f7ff fa47 	bl	800a528 <HAL_GetTick>
 800b09a:	4602      	mov	r2, r0
 800b09c:	693b      	ldr	r3, [r7, #16]
 800b09e:	1ad3      	subs	r3, r2, r3
 800b0a0:	683a      	ldr	r2, [r7, #0]
 800b0a2:	429a      	cmp	r2, r3
 800b0a4:	d302      	bcc.n	800b0ac <HAL_ADC_PollForConversion+0xd0>
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d112      	bne.n	800b0d2 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	681a      	ldr	r2, [r3, #0]
 800b0b2:	69fb      	ldr	r3, [r7, #28]
 800b0b4:	4013      	ands	r3, r2
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d10b      	bne.n	800b0d2 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b0be:	f043 0204 	orr.w	r2, r3, #4
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	2200      	movs	r2, #0
 800b0ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 800b0ce:	2303      	movs	r3, #3
 800b0d0:	e07b      	b.n	800b1ca <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	681a      	ldr	r2, [r3, #0]
 800b0d8:	69fb      	ldr	r3, [r7, #28]
 800b0da:	4013      	ands	r3, r2
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d0d6      	beq.n	800b08e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b0e4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f7ff faf7 	bl	800a6e4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800b0f6:	4603      	mov	r3, r0
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d01c      	beq.n	800b136 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	7f5b      	ldrb	r3, [r3, #29]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d118      	bne.n	800b136 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	f003 0308 	and.w	r3, r3, #8
 800b10e:	2b08      	cmp	r3, #8
 800b110:	d111      	bne.n	800b136 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b116:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b122:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b126:	2b00      	cmp	r3, #0
 800b128:	d105      	bne.n	800b136 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b12e:	f043 0201 	orr.w	r2, r3, #1
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	4a26      	ldr	r2, [pc, #152]	@ (800b1d4 <HAL_ADC_PollForConversion+0x1f8>)
 800b13c:	4293      	cmp	r3, r2
 800b13e:	d009      	beq.n	800b154 <HAL_ADC_PollForConversion+0x178>
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	4a26      	ldr	r2, [pc, #152]	@ (800b1e0 <HAL_ADC_PollForConversion+0x204>)
 800b146:	4293      	cmp	r3, r2
 800b148:	d002      	beq.n	800b150 <HAL_ADC_PollForConversion+0x174>
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	e003      	b.n	800b158 <HAL_ADC_PollForConversion+0x17c>
 800b150:	4b24      	ldr	r3, [pc, #144]	@ (800b1e4 <HAL_ADC_PollForConversion+0x208>)
 800b152:	e001      	b.n	800b158 <HAL_ADC_PollForConversion+0x17c>
 800b154:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b158:	687a      	ldr	r2, [r7, #4]
 800b15a:	6812      	ldr	r2, [r2, #0]
 800b15c:	4293      	cmp	r3, r2
 800b15e:	d008      	beq.n	800b172 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b160:	697b      	ldr	r3, [r7, #20]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d005      	beq.n	800b172 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800b166:	697b      	ldr	r3, [r7, #20]
 800b168:	2b05      	cmp	r3, #5
 800b16a:	d002      	beq.n	800b172 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800b16c:	697b      	ldr	r3, [r7, #20]
 800b16e:	2b09      	cmp	r3, #9
 800b170:	d104      	bne.n	800b17c <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	68db      	ldr	r3, [r3, #12]
 800b178:	61bb      	str	r3, [r7, #24]
 800b17a:	e014      	b.n	800b1a6 <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	4a14      	ldr	r2, [pc, #80]	@ (800b1d4 <HAL_ADC_PollForConversion+0x1f8>)
 800b182:	4293      	cmp	r3, r2
 800b184:	d009      	beq.n	800b19a <HAL_ADC_PollForConversion+0x1be>
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	4a15      	ldr	r2, [pc, #84]	@ (800b1e0 <HAL_ADC_PollForConversion+0x204>)
 800b18c:	4293      	cmp	r3, r2
 800b18e:	d002      	beq.n	800b196 <HAL_ADC_PollForConversion+0x1ba>
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	e003      	b.n	800b19e <HAL_ADC_PollForConversion+0x1c2>
 800b196:	4b13      	ldr	r3, [pc, #76]	@ (800b1e4 <HAL_ADC_PollForConversion+0x208>)
 800b198:	e001      	b.n	800b19e <HAL_ADC_PollForConversion+0x1c2>
 800b19a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b19e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	68db      	ldr	r3, [r3, #12]
 800b1a4:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800b1a6:	69fb      	ldr	r3, [r7, #28]
 800b1a8:	2b08      	cmp	r3, #8
 800b1aa:	d104      	bne.n	800b1b6 <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	2208      	movs	r2, #8
 800b1b2:	601a      	str	r2, [r3, #0]
 800b1b4:	e008      	b.n	800b1c8 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800b1b6:	69bb      	ldr	r3, [r7, #24]
 800b1b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d103      	bne.n	800b1c8 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	220c      	movs	r2, #12
 800b1c6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800b1c8:	2300      	movs	r3, #0
}
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	3720      	adds	r7, #32
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}
 800b1d2:	bf00      	nop
 800b1d4:	50000100 	.word	0x50000100
 800b1d8:	50000300 	.word	0x50000300
 800b1dc:	50000700 	.word	0x50000700
 800b1e0:	50000500 	.word	0x50000500
 800b1e4:	50000400 	.word	0x50000400

0800b1e8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800b1e8:	b480      	push	{r7}
 800b1ea:	b083      	sub	sp, #12
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	370c      	adds	r7, #12
 800b1fa:	46bd      	mov	sp, r7
 800b1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b200:	4770      	bx	lr
	...

0800b204 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800b204:	b580      	push	{r7, lr}
 800b206:	b0b6      	sub	sp, #216	@ 0xd8
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
 800b20c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b20e:	2300      	movs	r3, #0
 800b210:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800b214:	2300      	movs	r3, #0
 800b216:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b21e:	2b01      	cmp	r3, #1
 800b220:	d102      	bne.n	800b228 <HAL_ADC_ConfigChannel+0x24>
 800b222:	2302      	movs	r3, #2
 800b224:	f000 bc13 	b.w	800ba4e <HAL_ADC_ConfigChannel+0x84a>
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2201      	movs	r2, #1
 800b22c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	4618      	mov	r0, r3
 800b236:	f7ff fbc3 	bl	800a9c0 <LL_ADC_REG_IsConversionOngoing>
 800b23a:	4603      	mov	r3, r0
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	f040 83f3 	bne.w	800ba28 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	6818      	ldr	r0, [r3, #0]
 800b246:	683b      	ldr	r3, [r7, #0]
 800b248:	6859      	ldr	r1, [r3, #4]
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	461a      	mov	r2, r3
 800b250:	f7ff fa5b 	bl	800a70a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	4618      	mov	r0, r3
 800b25a:	f7ff fbb1 	bl	800a9c0 <LL_ADC_REG_IsConversionOngoing>
 800b25e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	4618      	mov	r0, r3
 800b268:	f7ff fbd1 	bl	800aa0e <LL_ADC_INJ_IsConversionOngoing>
 800b26c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b270:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800b274:	2b00      	cmp	r3, #0
 800b276:	f040 81d9 	bne.w	800b62c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b27a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800b27e:	2b00      	cmp	r3, #0
 800b280:	f040 81d4 	bne.w	800b62c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800b284:	683b      	ldr	r3, [r7, #0]
 800b286:	689b      	ldr	r3, [r3, #8]
 800b288:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b28c:	d10f      	bne.n	800b2ae <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	6818      	ldr	r0, [r3, #0]
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	2200      	movs	r2, #0
 800b298:	4619      	mov	r1, r3
 800b29a:	f7ff fa62 	bl	800a762 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800b2a6:	4618      	mov	r0, r3
 800b2a8:	f7ff fa09 	bl	800a6be <LL_ADC_SetSamplingTimeCommonConfig>
 800b2ac:	e00e      	b.n	800b2cc <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6818      	ldr	r0, [r3, #0]
 800b2b2:	683b      	ldr	r3, [r7, #0]
 800b2b4:	6819      	ldr	r1, [r3, #0]
 800b2b6:	683b      	ldr	r3, [r7, #0]
 800b2b8:	689b      	ldr	r3, [r3, #8]
 800b2ba:	461a      	mov	r2, r3
 800b2bc:	f7ff fa51 	bl	800a762 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	2100      	movs	r1, #0
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f7ff f9f9 	bl	800a6be <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	695a      	ldr	r2, [r3, #20]
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	68db      	ldr	r3, [r3, #12]
 800b2d6:	08db      	lsrs	r3, r3, #3
 800b2d8:	f003 0303 	and.w	r3, r3, #3
 800b2dc:	005b      	lsls	r3, r3, #1
 800b2de:	fa02 f303 	lsl.w	r3, r2, r3
 800b2e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	691b      	ldr	r3, [r3, #16]
 800b2ea:	2b04      	cmp	r3, #4
 800b2ec:	d022      	beq.n	800b334 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	6818      	ldr	r0, [r3, #0]
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	6919      	ldr	r1, [r3, #16]
 800b2f6:	683b      	ldr	r3, [r7, #0]
 800b2f8:	681a      	ldr	r2, [r3, #0]
 800b2fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b2fe:	f7ff f953 	bl	800a5a8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	6818      	ldr	r0, [r3, #0]
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	6919      	ldr	r1, [r3, #16]
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	699b      	ldr	r3, [r3, #24]
 800b30e:	461a      	mov	r2, r3
 800b310:	f7ff f99f 	bl	800a652 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	6818      	ldr	r0, [r3, #0]
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800b320:	2b01      	cmp	r3, #1
 800b322:	d102      	bne.n	800b32a <HAL_ADC_ConfigChannel+0x126>
 800b324:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b328:	e000      	b.n	800b32c <HAL_ADC_ConfigChannel+0x128>
 800b32a:	2300      	movs	r3, #0
 800b32c:	461a      	mov	r2, r3
 800b32e:	f7ff f9ab 	bl	800a688 <LL_ADC_SetOffsetSaturation>
 800b332:	e17b      	b.n	800b62c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	2100      	movs	r1, #0
 800b33a:	4618      	mov	r0, r3
 800b33c:	f7ff f958 	bl	800a5f0 <LL_ADC_GetOffsetChannel>
 800b340:	4603      	mov	r3, r0
 800b342:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b346:	2b00      	cmp	r3, #0
 800b348:	d10a      	bne.n	800b360 <HAL_ADC_ConfigChannel+0x15c>
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	2100      	movs	r1, #0
 800b350:	4618      	mov	r0, r3
 800b352:	f7ff f94d 	bl	800a5f0 <LL_ADC_GetOffsetChannel>
 800b356:	4603      	mov	r3, r0
 800b358:	0e9b      	lsrs	r3, r3, #26
 800b35a:	f003 021f 	and.w	r2, r3, #31
 800b35e:	e01e      	b.n	800b39e <HAL_ADC_ConfigChannel+0x19a>
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	2100      	movs	r1, #0
 800b366:	4618      	mov	r0, r3
 800b368:	f7ff f942 	bl	800a5f0 <LL_ADC_GetOffsetChannel>
 800b36c:	4603      	mov	r3, r0
 800b36e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b372:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800b376:	fa93 f3a3 	rbit	r3, r3
 800b37a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800b37e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b382:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800b386:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d101      	bne.n	800b392 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800b38e:	2320      	movs	r3, #32
 800b390:	e004      	b.n	800b39c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800b392:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b396:	fab3 f383 	clz	r3, r3
 800b39a:	b2db      	uxtb	r3, r3
 800b39c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b39e:	683b      	ldr	r3, [r7, #0]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d105      	bne.n	800b3b6 <HAL_ADC_ConfigChannel+0x1b2>
 800b3aa:	683b      	ldr	r3, [r7, #0]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	0e9b      	lsrs	r3, r3, #26
 800b3b0:	f003 031f 	and.w	r3, r3, #31
 800b3b4:	e018      	b.n	800b3e8 <HAL_ADC_ConfigChannel+0x1e4>
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b3be:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b3c2:	fa93 f3a3 	rbit	r3, r3
 800b3c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800b3ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800b3d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d101      	bne.n	800b3de <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800b3da:	2320      	movs	r3, #32
 800b3dc:	e004      	b.n	800b3e8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800b3de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b3e2:	fab3 f383 	clz	r3, r3
 800b3e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b3e8:	429a      	cmp	r2, r3
 800b3ea:	d106      	bne.n	800b3fa <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	2100      	movs	r1, #0
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	f7ff f911 	bl	800a61c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	2101      	movs	r1, #1
 800b400:	4618      	mov	r0, r3
 800b402:	f7ff f8f5 	bl	800a5f0 <LL_ADC_GetOffsetChannel>
 800b406:	4603      	mov	r3, r0
 800b408:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d10a      	bne.n	800b426 <HAL_ADC_ConfigChannel+0x222>
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	2101      	movs	r1, #1
 800b416:	4618      	mov	r0, r3
 800b418:	f7ff f8ea 	bl	800a5f0 <LL_ADC_GetOffsetChannel>
 800b41c:	4603      	mov	r3, r0
 800b41e:	0e9b      	lsrs	r3, r3, #26
 800b420:	f003 021f 	and.w	r2, r3, #31
 800b424:	e01e      	b.n	800b464 <HAL_ADC_ConfigChannel+0x260>
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	2101      	movs	r1, #1
 800b42c:	4618      	mov	r0, r3
 800b42e:	f7ff f8df 	bl	800a5f0 <LL_ADC_GetOffsetChannel>
 800b432:	4603      	mov	r3, r0
 800b434:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b438:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b43c:	fa93 f3a3 	rbit	r3, r3
 800b440:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800b444:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b448:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800b44c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b450:	2b00      	cmp	r3, #0
 800b452:	d101      	bne.n	800b458 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800b454:	2320      	movs	r3, #32
 800b456:	e004      	b.n	800b462 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800b458:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b45c:	fab3 f383 	clz	r3, r3
 800b460:	b2db      	uxtb	r3, r3
 800b462:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d105      	bne.n	800b47c <HAL_ADC_ConfigChannel+0x278>
 800b470:	683b      	ldr	r3, [r7, #0]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	0e9b      	lsrs	r3, r3, #26
 800b476:	f003 031f 	and.w	r3, r3, #31
 800b47a:	e018      	b.n	800b4ae <HAL_ADC_ConfigChannel+0x2aa>
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b484:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b488:	fa93 f3a3 	rbit	r3, r3
 800b48c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800b490:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b494:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800b498:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d101      	bne.n	800b4a4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800b4a0:	2320      	movs	r3, #32
 800b4a2:	e004      	b.n	800b4ae <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800b4a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b4a8:	fab3 f383 	clz	r3, r3
 800b4ac:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800b4ae:	429a      	cmp	r2, r3
 800b4b0:	d106      	bne.n	800b4c0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	2101      	movs	r1, #1
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	f7ff f8ae 	bl	800a61c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	2102      	movs	r1, #2
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	f7ff f892 	bl	800a5f0 <LL_ADC_GetOffsetChannel>
 800b4cc:	4603      	mov	r3, r0
 800b4ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d10a      	bne.n	800b4ec <HAL_ADC_ConfigChannel+0x2e8>
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	2102      	movs	r1, #2
 800b4dc:	4618      	mov	r0, r3
 800b4de:	f7ff f887 	bl	800a5f0 <LL_ADC_GetOffsetChannel>
 800b4e2:	4603      	mov	r3, r0
 800b4e4:	0e9b      	lsrs	r3, r3, #26
 800b4e6:	f003 021f 	and.w	r2, r3, #31
 800b4ea:	e01e      	b.n	800b52a <HAL_ADC_ConfigChannel+0x326>
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	2102      	movs	r1, #2
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	f7ff f87c 	bl	800a5f0 <LL_ADC_GetOffsetChannel>
 800b4f8:	4603      	mov	r3, r0
 800b4fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b4fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b502:	fa93 f3a3 	rbit	r3, r3
 800b506:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800b50a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b50e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800b512:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b516:	2b00      	cmp	r3, #0
 800b518:	d101      	bne.n	800b51e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800b51a:	2320      	movs	r3, #32
 800b51c:	e004      	b.n	800b528 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800b51e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b522:	fab3 f383 	clz	r3, r3
 800b526:	b2db      	uxtb	r3, r3
 800b528:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b532:	2b00      	cmp	r3, #0
 800b534:	d105      	bne.n	800b542 <HAL_ADC_ConfigChannel+0x33e>
 800b536:	683b      	ldr	r3, [r7, #0]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	0e9b      	lsrs	r3, r3, #26
 800b53c:	f003 031f 	and.w	r3, r3, #31
 800b540:	e016      	b.n	800b570 <HAL_ADC_ConfigChannel+0x36c>
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b54a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b54e:	fa93 f3a3 	rbit	r3, r3
 800b552:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800b554:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b556:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800b55a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d101      	bne.n	800b566 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800b562:	2320      	movs	r3, #32
 800b564:	e004      	b.n	800b570 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800b566:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b56a:	fab3 f383 	clz	r3, r3
 800b56e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800b570:	429a      	cmp	r2, r3
 800b572:	d106      	bne.n	800b582 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	2200      	movs	r2, #0
 800b57a:	2102      	movs	r1, #2
 800b57c:	4618      	mov	r0, r3
 800b57e:	f7ff f84d 	bl	800a61c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	2103      	movs	r1, #3
 800b588:	4618      	mov	r0, r3
 800b58a:	f7ff f831 	bl	800a5f0 <LL_ADC_GetOffsetChannel>
 800b58e:	4603      	mov	r3, r0
 800b590:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b594:	2b00      	cmp	r3, #0
 800b596:	d10a      	bne.n	800b5ae <HAL_ADC_ConfigChannel+0x3aa>
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	2103      	movs	r1, #3
 800b59e:	4618      	mov	r0, r3
 800b5a0:	f7ff f826 	bl	800a5f0 <LL_ADC_GetOffsetChannel>
 800b5a4:	4603      	mov	r3, r0
 800b5a6:	0e9b      	lsrs	r3, r3, #26
 800b5a8:	f003 021f 	and.w	r2, r3, #31
 800b5ac:	e017      	b.n	800b5de <HAL_ADC_ConfigChannel+0x3da>
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	2103      	movs	r1, #3
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	f7ff f81b 	bl	800a5f0 <LL_ADC_GetOffsetChannel>
 800b5ba:	4603      	mov	r3, r0
 800b5bc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b5be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b5c0:	fa93 f3a3 	rbit	r3, r3
 800b5c4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800b5c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b5c8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800b5ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d101      	bne.n	800b5d4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800b5d0:	2320      	movs	r3, #32
 800b5d2:	e003      	b.n	800b5dc <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800b5d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b5d6:	fab3 f383 	clz	r3, r3
 800b5da:	b2db      	uxtb	r3, r3
 800b5dc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d105      	bne.n	800b5f6 <HAL_ADC_ConfigChannel+0x3f2>
 800b5ea:	683b      	ldr	r3, [r7, #0]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	0e9b      	lsrs	r3, r3, #26
 800b5f0:	f003 031f 	and.w	r3, r3, #31
 800b5f4:	e011      	b.n	800b61a <HAL_ADC_ConfigChannel+0x416>
 800b5f6:	683b      	ldr	r3, [r7, #0]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b5fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b5fe:	fa93 f3a3 	rbit	r3, r3
 800b602:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800b604:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b606:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800b608:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d101      	bne.n	800b612 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800b60e:	2320      	movs	r3, #32
 800b610:	e003      	b.n	800b61a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800b612:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b614:	fab3 f383 	clz	r3, r3
 800b618:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800b61a:	429a      	cmp	r2, r3
 800b61c:	d106      	bne.n	800b62c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	2200      	movs	r2, #0
 800b624:	2103      	movs	r1, #3
 800b626:	4618      	mov	r0, r3
 800b628:	f7fe fff8 	bl	800a61c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	4618      	mov	r0, r3
 800b632:	f7ff f977 	bl	800a924 <LL_ADC_IsEnabled>
 800b636:	4603      	mov	r3, r0
 800b638:	2b00      	cmp	r3, #0
 800b63a:	f040 813d 	bne.w	800b8b8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	6818      	ldr	r0, [r3, #0]
 800b642:	683b      	ldr	r3, [r7, #0]
 800b644:	6819      	ldr	r1, [r3, #0]
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	68db      	ldr	r3, [r3, #12]
 800b64a:	461a      	mov	r2, r3
 800b64c:	f7ff f8b4 	bl	800a7b8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	68db      	ldr	r3, [r3, #12]
 800b654:	4aa2      	ldr	r2, [pc, #648]	@ (800b8e0 <HAL_ADC_ConfigChannel+0x6dc>)
 800b656:	4293      	cmp	r3, r2
 800b658:	f040 812e 	bne.w	800b8b8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d10b      	bne.n	800b684 <HAL_ADC_ConfigChannel+0x480>
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	0e9b      	lsrs	r3, r3, #26
 800b672:	3301      	adds	r3, #1
 800b674:	f003 031f 	and.w	r3, r3, #31
 800b678:	2b09      	cmp	r3, #9
 800b67a:	bf94      	ite	ls
 800b67c:	2301      	movls	r3, #1
 800b67e:	2300      	movhi	r3, #0
 800b680:	b2db      	uxtb	r3, r3
 800b682:	e019      	b.n	800b6b8 <HAL_ADC_ConfigChannel+0x4b4>
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b68a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b68c:	fa93 f3a3 	rbit	r3, r3
 800b690:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800b692:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b694:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800b696:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d101      	bne.n	800b6a0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800b69c:	2320      	movs	r3, #32
 800b69e:	e003      	b.n	800b6a8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800b6a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6a2:	fab3 f383 	clz	r3, r3
 800b6a6:	b2db      	uxtb	r3, r3
 800b6a8:	3301      	adds	r3, #1
 800b6aa:	f003 031f 	and.w	r3, r3, #31
 800b6ae:	2b09      	cmp	r3, #9
 800b6b0:	bf94      	ite	ls
 800b6b2:	2301      	movls	r3, #1
 800b6b4:	2300      	movhi	r3, #0
 800b6b6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d079      	beq.n	800b7b0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d107      	bne.n	800b6d8 <HAL_ADC_ConfigChannel+0x4d4>
 800b6c8:	683b      	ldr	r3, [r7, #0]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	0e9b      	lsrs	r3, r3, #26
 800b6ce:	3301      	adds	r3, #1
 800b6d0:	069b      	lsls	r3, r3, #26
 800b6d2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b6d6:	e015      	b.n	800b704 <HAL_ADC_ConfigChannel+0x500>
 800b6d8:	683b      	ldr	r3, [r7, #0]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b6de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b6e0:	fa93 f3a3 	rbit	r3, r3
 800b6e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800b6e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b6e8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800b6ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d101      	bne.n	800b6f4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800b6f0:	2320      	movs	r3, #32
 800b6f2:	e003      	b.n	800b6fc <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800b6f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b6f6:	fab3 f383 	clz	r3, r3
 800b6fa:	b2db      	uxtb	r3, r3
 800b6fc:	3301      	adds	r3, #1
 800b6fe:	069b      	lsls	r3, r3, #26
 800b700:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b704:	683b      	ldr	r3, [r7, #0]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d109      	bne.n	800b724 <HAL_ADC_ConfigChannel+0x520>
 800b710:	683b      	ldr	r3, [r7, #0]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	0e9b      	lsrs	r3, r3, #26
 800b716:	3301      	adds	r3, #1
 800b718:	f003 031f 	and.w	r3, r3, #31
 800b71c:	2101      	movs	r1, #1
 800b71e:	fa01 f303 	lsl.w	r3, r1, r3
 800b722:	e017      	b.n	800b754 <HAL_ADC_ConfigChannel+0x550>
 800b724:	683b      	ldr	r3, [r7, #0]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b72a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b72c:	fa93 f3a3 	rbit	r3, r3
 800b730:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800b732:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b734:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800b736:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d101      	bne.n	800b740 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800b73c:	2320      	movs	r3, #32
 800b73e:	e003      	b.n	800b748 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800b740:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b742:	fab3 f383 	clz	r3, r3
 800b746:	b2db      	uxtb	r3, r3
 800b748:	3301      	adds	r3, #1
 800b74a:	f003 031f 	and.w	r3, r3, #31
 800b74e:	2101      	movs	r1, #1
 800b750:	fa01 f303 	lsl.w	r3, r1, r3
 800b754:	ea42 0103 	orr.w	r1, r2, r3
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b760:	2b00      	cmp	r3, #0
 800b762:	d10a      	bne.n	800b77a <HAL_ADC_ConfigChannel+0x576>
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	0e9b      	lsrs	r3, r3, #26
 800b76a:	3301      	adds	r3, #1
 800b76c:	f003 021f 	and.w	r2, r3, #31
 800b770:	4613      	mov	r3, r2
 800b772:	005b      	lsls	r3, r3, #1
 800b774:	4413      	add	r3, r2
 800b776:	051b      	lsls	r3, r3, #20
 800b778:	e018      	b.n	800b7ac <HAL_ADC_ConfigChannel+0x5a8>
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b782:	fa93 f3a3 	rbit	r3, r3
 800b786:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800b788:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b78a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800b78c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d101      	bne.n	800b796 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800b792:	2320      	movs	r3, #32
 800b794:	e003      	b.n	800b79e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800b796:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b798:	fab3 f383 	clz	r3, r3
 800b79c:	b2db      	uxtb	r3, r3
 800b79e:	3301      	adds	r3, #1
 800b7a0:	f003 021f 	and.w	r2, r3, #31
 800b7a4:	4613      	mov	r3, r2
 800b7a6:	005b      	lsls	r3, r3, #1
 800b7a8:	4413      	add	r3, r2
 800b7aa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b7ac:	430b      	orrs	r3, r1
 800b7ae:	e07e      	b.n	800b8ae <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d107      	bne.n	800b7cc <HAL_ADC_ConfigChannel+0x5c8>
 800b7bc:	683b      	ldr	r3, [r7, #0]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	0e9b      	lsrs	r3, r3, #26
 800b7c2:	3301      	adds	r3, #1
 800b7c4:	069b      	lsls	r3, r3, #26
 800b7c6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b7ca:	e015      	b.n	800b7f8 <HAL_ADC_ConfigChannel+0x5f4>
 800b7cc:	683b      	ldr	r3, [r7, #0]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b7d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7d4:	fa93 f3a3 	rbit	r3, r3
 800b7d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800b7da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7dc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800b7de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d101      	bne.n	800b7e8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800b7e4:	2320      	movs	r3, #32
 800b7e6:	e003      	b.n	800b7f0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800b7e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7ea:	fab3 f383 	clz	r3, r3
 800b7ee:	b2db      	uxtb	r3, r3
 800b7f0:	3301      	adds	r3, #1
 800b7f2:	069b      	lsls	r3, r3, #26
 800b7f4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b7f8:	683b      	ldr	r3, [r7, #0]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b800:	2b00      	cmp	r3, #0
 800b802:	d109      	bne.n	800b818 <HAL_ADC_ConfigChannel+0x614>
 800b804:	683b      	ldr	r3, [r7, #0]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	0e9b      	lsrs	r3, r3, #26
 800b80a:	3301      	adds	r3, #1
 800b80c:	f003 031f 	and.w	r3, r3, #31
 800b810:	2101      	movs	r1, #1
 800b812:	fa01 f303 	lsl.w	r3, r1, r3
 800b816:	e017      	b.n	800b848 <HAL_ADC_ConfigChannel+0x644>
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b81e:	6a3b      	ldr	r3, [r7, #32]
 800b820:	fa93 f3a3 	rbit	r3, r3
 800b824:	61fb      	str	r3, [r7, #28]
  return result;
 800b826:	69fb      	ldr	r3, [r7, #28]
 800b828:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b82a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d101      	bne.n	800b834 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800b830:	2320      	movs	r3, #32
 800b832:	e003      	b.n	800b83c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800b834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b836:	fab3 f383 	clz	r3, r3
 800b83a:	b2db      	uxtb	r3, r3
 800b83c:	3301      	adds	r3, #1
 800b83e:	f003 031f 	and.w	r3, r3, #31
 800b842:	2101      	movs	r1, #1
 800b844:	fa01 f303 	lsl.w	r3, r1, r3
 800b848:	ea42 0103 	orr.w	r1, r2, r3
 800b84c:	683b      	ldr	r3, [r7, #0]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b854:	2b00      	cmp	r3, #0
 800b856:	d10d      	bne.n	800b874 <HAL_ADC_ConfigChannel+0x670>
 800b858:	683b      	ldr	r3, [r7, #0]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	0e9b      	lsrs	r3, r3, #26
 800b85e:	3301      	adds	r3, #1
 800b860:	f003 021f 	and.w	r2, r3, #31
 800b864:	4613      	mov	r3, r2
 800b866:	005b      	lsls	r3, r3, #1
 800b868:	4413      	add	r3, r2
 800b86a:	3b1e      	subs	r3, #30
 800b86c:	051b      	lsls	r3, r3, #20
 800b86e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b872:	e01b      	b.n	800b8ac <HAL_ADC_ConfigChannel+0x6a8>
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b87a:	697b      	ldr	r3, [r7, #20]
 800b87c:	fa93 f3a3 	rbit	r3, r3
 800b880:	613b      	str	r3, [r7, #16]
  return result;
 800b882:	693b      	ldr	r3, [r7, #16]
 800b884:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b886:	69bb      	ldr	r3, [r7, #24]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d101      	bne.n	800b890 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800b88c:	2320      	movs	r3, #32
 800b88e:	e003      	b.n	800b898 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800b890:	69bb      	ldr	r3, [r7, #24]
 800b892:	fab3 f383 	clz	r3, r3
 800b896:	b2db      	uxtb	r3, r3
 800b898:	3301      	adds	r3, #1
 800b89a:	f003 021f 	and.w	r2, r3, #31
 800b89e:	4613      	mov	r3, r2
 800b8a0:	005b      	lsls	r3, r3, #1
 800b8a2:	4413      	add	r3, r2
 800b8a4:	3b1e      	subs	r3, #30
 800b8a6:	051b      	lsls	r3, r3, #20
 800b8a8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b8ac:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800b8ae:	683a      	ldr	r2, [r7, #0]
 800b8b0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b8b2:	4619      	mov	r1, r3
 800b8b4:	f7fe ff55 	bl	800a762 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	681a      	ldr	r2, [r3, #0]
 800b8bc:	4b09      	ldr	r3, [pc, #36]	@ (800b8e4 <HAL_ADC_ConfigChannel+0x6e0>)
 800b8be:	4013      	ands	r3, r2
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	f000 80be 	beq.w	800ba42 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b8ce:	d004      	beq.n	800b8da <HAL_ADC_ConfigChannel+0x6d6>
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	4a04      	ldr	r2, [pc, #16]	@ (800b8e8 <HAL_ADC_ConfigChannel+0x6e4>)
 800b8d6:	4293      	cmp	r3, r2
 800b8d8:	d10a      	bne.n	800b8f0 <HAL_ADC_ConfigChannel+0x6ec>
 800b8da:	4b04      	ldr	r3, [pc, #16]	@ (800b8ec <HAL_ADC_ConfigChannel+0x6e8>)
 800b8dc:	e009      	b.n	800b8f2 <HAL_ADC_ConfigChannel+0x6ee>
 800b8de:	bf00      	nop
 800b8e0:	407f0000 	.word	0x407f0000
 800b8e4:	80080000 	.word	0x80080000
 800b8e8:	50000100 	.word	0x50000100
 800b8ec:	50000300 	.word	0x50000300
 800b8f0:	4b59      	ldr	r3, [pc, #356]	@ (800ba58 <HAL_ADC_ConfigChannel+0x854>)
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	f7fe fe4a 	bl	800a58c <LL_ADC_GetCommonPathInternalCh>
 800b8f8:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	4a56      	ldr	r2, [pc, #344]	@ (800ba5c <HAL_ADC_ConfigChannel+0x858>)
 800b902:	4293      	cmp	r3, r2
 800b904:	d004      	beq.n	800b910 <HAL_ADC_ConfigChannel+0x70c>
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	4a55      	ldr	r2, [pc, #340]	@ (800ba60 <HAL_ADC_ConfigChannel+0x85c>)
 800b90c:	4293      	cmp	r3, r2
 800b90e:	d13a      	bne.n	800b986 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800b910:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b914:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d134      	bne.n	800b986 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b924:	d005      	beq.n	800b932 <HAL_ADC_ConfigChannel+0x72e>
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	4a4e      	ldr	r2, [pc, #312]	@ (800ba64 <HAL_ADC_ConfigChannel+0x860>)
 800b92c:	4293      	cmp	r3, r2
 800b92e:	f040 8085 	bne.w	800ba3c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b93a:	d004      	beq.n	800b946 <HAL_ADC_ConfigChannel+0x742>
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	4a49      	ldr	r2, [pc, #292]	@ (800ba68 <HAL_ADC_ConfigChannel+0x864>)
 800b942:	4293      	cmp	r3, r2
 800b944:	d101      	bne.n	800b94a <HAL_ADC_ConfigChannel+0x746>
 800b946:	4a49      	ldr	r2, [pc, #292]	@ (800ba6c <HAL_ADC_ConfigChannel+0x868>)
 800b948:	e000      	b.n	800b94c <HAL_ADC_ConfigChannel+0x748>
 800b94a:	4a43      	ldr	r2, [pc, #268]	@ (800ba58 <HAL_ADC_ConfigChannel+0x854>)
 800b94c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b950:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b954:	4619      	mov	r1, r3
 800b956:	4610      	mov	r0, r2
 800b958:	f7fe fe05 	bl	800a566 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b95c:	4b44      	ldr	r3, [pc, #272]	@ (800ba70 <HAL_ADC_ConfigChannel+0x86c>)
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	099b      	lsrs	r3, r3, #6
 800b962:	4a44      	ldr	r2, [pc, #272]	@ (800ba74 <HAL_ADC_ConfigChannel+0x870>)
 800b964:	fba2 2303 	umull	r2, r3, r2, r3
 800b968:	099b      	lsrs	r3, r3, #6
 800b96a:	1c5a      	adds	r2, r3, #1
 800b96c:	4613      	mov	r3, r2
 800b96e:	005b      	lsls	r3, r3, #1
 800b970:	4413      	add	r3, r2
 800b972:	009b      	lsls	r3, r3, #2
 800b974:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800b976:	e002      	b.n	800b97e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	3b01      	subs	r3, #1
 800b97c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d1f9      	bne.n	800b978 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800b984:	e05a      	b.n	800ba3c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800b986:	683b      	ldr	r3, [r7, #0]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	4a3b      	ldr	r2, [pc, #236]	@ (800ba78 <HAL_ADC_ConfigChannel+0x874>)
 800b98c:	4293      	cmp	r3, r2
 800b98e:	d125      	bne.n	800b9dc <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800b990:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b994:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d11f      	bne.n	800b9dc <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	4a31      	ldr	r2, [pc, #196]	@ (800ba68 <HAL_ADC_ConfigChannel+0x864>)
 800b9a2:	4293      	cmp	r3, r2
 800b9a4:	d104      	bne.n	800b9b0 <HAL_ADC_ConfigChannel+0x7ac>
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	4a34      	ldr	r2, [pc, #208]	@ (800ba7c <HAL_ADC_ConfigChannel+0x878>)
 800b9ac:	4293      	cmp	r3, r2
 800b9ae:	d047      	beq.n	800ba40 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b9b8:	d004      	beq.n	800b9c4 <HAL_ADC_ConfigChannel+0x7c0>
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	4a2a      	ldr	r2, [pc, #168]	@ (800ba68 <HAL_ADC_ConfigChannel+0x864>)
 800b9c0:	4293      	cmp	r3, r2
 800b9c2:	d101      	bne.n	800b9c8 <HAL_ADC_ConfigChannel+0x7c4>
 800b9c4:	4a29      	ldr	r2, [pc, #164]	@ (800ba6c <HAL_ADC_ConfigChannel+0x868>)
 800b9c6:	e000      	b.n	800b9ca <HAL_ADC_ConfigChannel+0x7c6>
 800b9c8:	4a23      	ldr	r2, [pc, #140]	@ (800ba58 <HAL_ADC_ConfigChannel+0x854>)
 800b9ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b9ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b9d2:	4619      	mov	r1, r3
 800b9d4:	4610      	mov	r0, r2
 800b9d6:	f7fe fdc6 	bl	800a566 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800b9da:	e031      	b.n	800ba40 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	4a27      	ldr	r2, [pc, #156]	@ (800ba80 <HAL_ADC_ConfigChannel+0x87c>)
 800b9e2:	4293      	cmp	r3, r2
 800b9e4:	d12d      	bne.n	800ba42 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800b9e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b9ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d127      	bne.n	800ba42 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	4a1c      	ldr	r2, [pc, #112]	@ (800ba68 <HAL_ADC_ConfigChannel+0x864>)
 800b9f8:	4293      	cmp	r3, r2
 800b9fa:	d022      	beq.n	800ba42 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ba04:	d004      	beq.n	800ba10 <HAL_ADC_ConfigChannel+0x80c>
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	4a17      	ldr	r2, [pc, #92]	@ (800ba68 <HAL_ADC_ConfigChannel+0x864>)
 800ba0c:	4293      	cmp	r3, r2
 800ba0e:	d101      	bne.n	800ba14 <HAL_ADC_ConfigChannel+0x810>
 800ba10:	4a16      	ldr	r2, [pc, #88]	@ (800ba6c <HAL_ADC_ConfigChannel+0x868>)
 800ba12:	e000      	b.n	800ba16 <HAL_ADC_ConfigChannel+0x812>
 800ba14:	4a10      	ldr	r2, [pc, #64]	@ (800ba58 <HAL_ADC_ConfigChannel+0x854>)
 800ba16:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ba1a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800ba1e:	4619      	mov	r1, r3
 800ba20:	4610      	mov	r0, r2
 800ba22:	f7fe fda0 	bl	800a566 <LL_ADC_SetCommonPathInternalCh>
 800ba26:	e00c      	b.n	800ba42 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ba2c:	f043 0220 	orr.w	r2, r3, #32
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800ba34:	2301      	movs	r3, #1
 800ba36:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800ba3a:	e002      	b.n	800ba42 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800ba3c:	bf00      	nop
 800ba3e:	e000      	b.n	800ba42 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800ba40:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2200      	movs	r2, #0
 800ba46:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800ba4a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800ba4e:	4618      	mov	r0, r3
 800ba50:	37d8      	adds	r7, #216	@ 0xd8
 800ba52:	46bd      	mov	sp, r7
 800ba54:	bd80      	pop	{r7, pc}
 800ba56:	bf00      	nop
 800ba58:	50000700 	.word	0x50000700
 800ba5c:	c3210000 	.word	0xc3210000
 800ba60:	90c00010 	.word	0x90c00010
 800ba64:	50000600 	.word	0x50000600
 800ba68:	50000100 	.word	0x50000100
 800ba6c:	50000300 	.word	0x50000300
 800ba70:	20000028 	.word	0x20000028
 800ba74:	053e2d63 	.word	0x053e2d63
 800ba78:	c7520000 	.word	0xc7520000
 800ba7c:	50000500 	.word	0x50000500
 800ba80:	cb840000 	.word	0xcb840000

0800ba84 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800ba84:	b580      	push	{r7, lr}
 800ba86:	b088      	sub	sp, #32
 800ba88:	af00      	add	r7, sp, #0
 800ba8a:	6078      	str	r0, [r7, #4]
 800ba8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800ba8e:	2300      	movs	r3, #0
 800ba90:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800ba92:	683b      	ldr	r3, [r7, #0]
 800ba94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	f7fe ff90 	bl	800a9c0 <LL_ADC_REG_IsConversionOngoing>
 800baa0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	4618      	mov	r0, r3
 800baa8:	f7fe ffb1 	bl	800aa0e <LL_ADC_INJ_IsConversionOngoing>
 800baac:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800baae:	693b      	ldr	r3, [r7, #16]
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d103      	bne.n	800babc <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	f000 8098 	beq.w	800bbec <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	68db      	ldr	r3, [r3, #12]
 800bac2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d02a      	beq.n	800bb20 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	7f5b      	ldrb	r3, [r3, #29]
 800bace:	2b01      	cmp	r3, #1
 800bad0:	d126      	bne.n	800bb20 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	7f1b      	ldrb	r3, [r3, #28]
 800bad6:	2b01      	cmp	r3, #1
 800bad8:	d122      	bne.n	800bb20 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800bada:	2301      	movs	r3, #1
 800badc:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800bade:	e014      	b.n	800bb0a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800bae0:	69fb      	ldr	r3, [r7, #28]
 800bae2:	4a45      	ldr	r2, [pc, #276]	@ (800bbf8 <ADC_ConversionStop+0x174>)
 800bae4:	4293      	cmp	r3, r2
 800bae6:	d90d      	bls.n	800bb04 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800baec:	f043 0210 	orr.w	r2, r3, #16
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800baf8:	f043 0201 	orr.w	r2, r3, #1
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800bb00:	2301      	movs	r3, #1
 800bb02:	e074      	b.n	800bbee <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800bb04:	69fb      	ldr	r3, [r7, #28]
 800bb06:	3301      	adds	r3, #1
 800bb08:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb14:	2b40      	cmp	r3, #64	@ 0x40
 800bb16:	d1e3      	bne.n	800bae0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	2240      	movs	r2, #64	@ 0x40
 800bb1e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800bb20:	69bb      	ldr	r3, [r7, #24]
 800bb22:	2b02      	cmp	r3, #2
 800bb24:	d014      	beq.n	800bb50 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	4618      	mov	r0, r3
 800bb2c:	f7fe ff48 	bl	800a9c0 <LL_ADC_REG_IsConversionOngoing>
 800bb30:	4603      	mov	r3, r0
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d00c      	beq.n	800bb50 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	f7fe ff05 	bl	800a94a <LL_ADC_IsDisableOngoing>
 800bb40:	4603      	mov	r3, r0
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d104      	bne.n	800bb50 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	f7fe ff24 	bl	800a998 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800bb50:	69bb      	ldr	r3, [r7, #24]
 800bb52:	2b01      	cmp	r3, #1
 800bb54:	d014      	beq.n	800bb80 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	f7fe ff57 	bl	800aa0e <LL_ADC_INJ_IsConversionOngoing>
 800bb60:	4603      	mov	r3, r0
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d00c      	beq.n	800bb80 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	f7fe feed 	bl	800a94a <LL_ADC_IsDisableOngoing>
 800bb70:	4603      	mov	r3, r0
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d104      	bne.n	800bb80 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	4618      	mov	r0, r3
 800bb7c:	f7fe ff33 	bl	800a9e6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800bb80:	69bb      	ldr	r3, [r7, #24]
 800bb82:	2b02      	cmp	r3, #2
 800bb84:	d005      	beq.n	800bb92 <ADC_ConversionStop+0x10e>
 800bb86:	69bb      	ldr	r3, [r7, #24]
 800bb88:	2b03      	cmp	r3, #3
 800bb8a:	d105      	bne.n	800bb98 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800bb8c:	230c      	movs	r3, #12
 800bb8e:	617b      	str	r3, [r7, #20]
        break;
 800bb90:	e005      	b.n	800bb9e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800bb92:	2308      	movs	r3, #8
 800bb94:	617b      	str	r3, [r7, #20]
        break;
 800bb96:	e002      	b.n	800bb9e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800bb98:	2304      	movs	r3, #4
 800bb9a:	617b      	str	r3, [r7, #20]
        break;
 800bb9c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800bb9e:	f7fe fcc3 	bl	800a528 <HAL_GetTick>
 800bba2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800bba4:	e01b      	b.n	800bbde <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800bba6:	f7fe fcbf 	bl	800a528 <HAL_GetTick>
 800bbaa:	4602      	mov	r2, r0
 800bbac:	68bb      	ldr	r3, [r7, #8]
 800bbae:	1ad3      	subs	r3, r2, r3
 800bbb0:	2b05      	cmp	r3, #5
 800bbb2:	d914      	bls.n	800bbde <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	689a      	ldr	r2, [r3, #8]
 800bbba:	697b      	ldr	r3, [r7, #20]
 800bbbc:	4013      	ands	r3, r2
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d00d      	beq.n	800bbde <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bbc6:	f043 0210 	orr.w	r2, r3, #16
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bbd2:	f043 0201 	orr.w	r2, r3, #1
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800bbda:	2301      	movs	r3, #1
 800bbdc:	e007      	b.n	800bbee <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	689a      	ldr	r2, [r3, #8]
 800bbe4:	697b      	ldr	r3, [r7, #20]
 800bbe6:	4013      	ands	r3, r2
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d1dc      	bne.n	800bba6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800bbec:	2300      	movs	r3, #0
}
 800bbee:	4618      	mov	r0, r3
 800bbf0:	3720      	adds	r7, #32
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	bd80      	pop	{r7, pc}
 800bbf6:	bf00      	nop
 800bbf8:	a33fffff 	.word	0xa33fffff

0800bbfc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b084      	sub	sp, #16
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800bc04:	2300      	movs	r3, #0
 800bc06:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	f7fe fe89 	bl	800a924 <LL_ADC_IsEnabled>
 800bc12:	4603      	mov	r3, r0
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d176      	bne.n	800bd06 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	689a      	ldr	r2, [r3, #8]
 800bc1e:	4b3c      	ldr	r3, [pc, #240]	@ (800bd10 <ADC_Enable+0x114>)
 800bc20:	4013      	ands	r3, r2
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d00d      	beq.n	800bc42 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bc2a:	f043 0210 	orr.w	r2, r3, #16
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc36:	f043 0201 	orr.w	r2, r3, #1
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800bc3e:	2301      	movs	r3, #1
 800bc40:	e062      	b.n	800bd08 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	4618      	mov	r0, r3
 800bc48:	f7fe fe44 	bl	800a8d4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bc54:	d004      	beq.n	800bc60 <ADC_Enable+0x64>
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	4a2e      	ldr	r2, [pc, #184]	@ (800bd14 <ADC_Enable+0x118>)
 800bc5c:	4293      	cmp	r3, r2
 800bc5e:	d101      	bne.n	800bc64 <ADC_Enable+0x68>
 800bc60:	4b2d      	ldr	r3, [pc, #180]	@ (800bd18 <ADC_Enable+0x11c>)
 800bc62:	e000      	b.n	800bc66 <ADC_Enable+0x6a>
 800bc64:	4b2d      	ldr	r3, [pc, #180]	@ (800bd1c <ADC_Enable+0x120>)
 800bc66:	4618      	mov	r0, r3
 800bc68:	f7fe fc90 	bl	800a58c <LL_ADC_GetCommonPathInternalCh>
 800bc6c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800bc6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d013      	beq.n	800bc9e <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800bc76:	4b2a      	ldr	r3, [pc, #168]	@ (800bd20 <ADC_Enable+0x124>)
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	099b      	lsrs	r3, r3, #6
 800bc7c:	4a29      	ldr	r2, [pc, #164]	@ (800bd24 <ADC_Enable+0x128>)
 800bc7e:	fba2 2303 	umull	r2, r3, r2, r3
 800bc82:	099b      	lsrs	r3, r3, #6
 800bc84:	1c5a      	adds	r2, r3, #1
 800bc86:	4613      	mov	r3, r2
 800bc88:	005b      	lsls	r3, r3, #1
 800bc8a:	4413      	add	r3, r2
 800bc8c:	009b      	lsls	r3, r3, #2
 800bc8e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800bc90:	e002      	b.n	800bc98 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800bc92:	68bb      	ldr	r3, [r7, #8]
 800bc94:	3b01      	subs	r3, #1
 800bc96:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800bc98:	68bb      	ldr	r3, [r7, #8]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d1f9      	bne.n	800bc92 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800bc9e:	f7fe fc43 	bl	800a528 <HAL_GetTick>
 800bca2:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800bca4:	e028      	b.n	800bcf8 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	4618      	mov	r0, r3
 800bcac:	f7fe fe3a 	bl	800a924 <LL_ADC_IsEnabled>
 800bcb0:	4603      	mov	r3, r0
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d104      	bne.n	800bcc0 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	4618      	mov	r0, r3
 800bcbc:	f7fe fe0a 	bl	800a8d4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800bcc0:	f7fe fc32 	bl	800a528 <HAL_GetTick>
 800bcc4:	4602      	mov	r2, r0
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	1ad3      	subs	r3, r2, r3
 800bcca:	2b02      	cmp	r3, #2
 800bccc:	d914      	bls.n	800bcf8 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	f003 0301 	and.w	r3, r3, #1
 800bcd8:	2b01      	cmp	r3, #1
 800bcda:	d00d      	beq.n	800bcf8 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bce0:	f043 0210 	orr.w	r2, r3, #16
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bcec:	f043 0201 	orr.w	r2, r3, #1
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800bcf4:	2301      	movs	r3, #1
 800bcf6:	e007      	b.n	800bd08 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	f003 0301 	and.w	r3, r3, #1
 800bd02:	2b01      	cmp	r3, #1
 800bd04:	d1cf      	bne.n	800bca6 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800bd06:	2300      	movs	r3, #0
}
 800bd08:	4618      	mov	r0, r3
 800bd0a:	3710      	adds	r7, #16
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	bd80      	pop	{r7, pc}
 800bd10:	8000003f 	.word	0x8000003f
 800bd14:	50000100 	.word	0x50000100
 800bd18:	50000300 	.word	0x50000300
 800bd1c:	50000700 	.word	0x50000700
 800bd20:	20000028 	.word	0x20000028
 800bd24:	053e2d63 	.word	0x053e2d63

0800bd28 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b084      	sub	sp, #16
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	4618      	mov	r0, r3
 800bd36:	f7fe fe08 	bl	800a94a <LL_ADC_IsDisableOngoing>
 800bd3a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	4618      	mov	r0, r3
 800bd42:	f7fe fdef 	bl	800a924 <LL_ADC_IsEnabled>
 800bd46:	4603      	mov	r3, r0
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d047      	beq.n	800bddc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d144      	bne.n	800bddc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	689b      	ldr	r3, [r3, #8]
 800bd58:	f003 030d 	and.w	r3, r3, #13
 800bd5c:	2b01      	cmp	r3, #1
 800bd5e:	d10c      	bne.n	800bd7a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	4618      	mov	r0, r3
 800bd66:	f7fe fdc9 	bl	800a8fc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	2203      	movs	r2, #3
 800bd70:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800bd72:	f7fe fbd9 	bl	800a528 <HAL_GetTick>
 800bd76:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800bd78:	e029      	b.n	800bdce <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bd7e:	f043 0210 	orr.w	r2, r3, #16
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bd8a:	f043 0201 	orr.w	r2, r3, #1
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800bd92:	2301      	movs	r3, #1
 800bd94:	e023      	b.n	800bdde <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800bd96:	f7fe fbc7 	bl	800a528 <HAL_GetTick>
 800bd9a:	4602      	mov	r2, r0
 800bd9c:	68bb      	ldr	r3, [r7, #8]
 800bd9e:	1ad3      	subs	r3, r2, r3
 800bda0:	2b02      	cmp	r3, #2
 800bda2:	d914      	bls.n	800bdce <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	689b      	ldr	r3, [r3, #8]
 800bdaa:	f003 0301 	and.w	r3, r3, #1
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d00d      	beq.n	800bdce <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bdb6:	f043 0210 	orr.w	r2, r3, #16
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bdc2:	f043 0201 	orr.w	r2, r3, #1
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800bdca:	2301      	movs	r3, #1
 800bdcc:	e007      	b.n	800bdde <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	689b      	ldr	r3, [r3, #8]
 800bdd4:	f003 0301 	and.w	r3, r3, #1
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d1dc      	bne.n	800bd96 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800bddc:	2300      	movs	r3, #0
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	3710      	adds	r7, #16
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}

0800bde6 <LL_ADC_IsEnabled>:
{
 800bde6:	b480      	push	{r7}
 800bde8:	b083      	sub	sp, #12
 800bdea:	af00      	add	r7, sp, #0
 800bdec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	689b      	ldr	r3, [r3, #8]
 800bdf2:	f003 0301 	and.w	r3, r3, #1
 800bdf6:	2b01      	cmp	r3, #1
 800bdf8:	d101      	bne.n	800bdfe <LL_ADC_IsEnabled+0x18>
 800bdfa:	2301      	movs	r3, #1
 800bdfc:	e000      	b.n	800be00 <LL_ADC_IsEnabled+0x1a>
 800bdfe:	2300      	movs	r3, #0
}
 800be00:	4618      	mov	r0, r3
 800be02:	370c      	adds	r7, #12
 800be04:	46bd      	mov	sp, r7
 800be06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0a:	4770      	bx	lr

0800be0c <LL_ADC_StartCalibration>:
{
 800be0c:	b480      	push	{r7}
 800be0e:	b083      	sub	sp, #12
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
 800be14:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	689b      	ldr	r3, [r3, #8]
 800be1a:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800be1e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800be22:	683a      	ldr	r2, [r7, #0]
 800be24:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800be28:	4313      	orrs	r3, r2
 800be2a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	609a      	str	r2, [r3, #8]
}
 800be32:	bf00      	nop
 800be34:	370c      	adds	r7, #12
 800be36:	46bd      	mov	sp, r7
 800be38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be3c:	4770      	bx	lr

0800be3e <LL_ADC_IsCalibrationOnGoing>:
{
 800be3e:	b480      	push	{r7}
 800be40:	b083      	sub	sp, #12
 800be42:	af00      	add	r7, sp, #0
 800be44:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	689b      	ldr	r3, [r3, #8]
 800be4a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800be4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800be52:	d101      	bne.n	800be58 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800be54:	2301      	movs	r3, #1
 800be56:	e000      	b.n	800be5a <LL_ADC_IsCalibrationOnGoing+0x1c>
 800be58:	2300      	movs	r3, #0
}
 800be5a:	4618      	mov	r0, r3
 800be5c:	370c      	adds	r7, #12
 800be5e:	46bd      	mov	sp, r7
 800be60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be64:	4770      	bx	lr

0800be66 <LL_ADC_REG_IsConversionOngoing>:
{
 800be66:	b480      	push	{r7}
 800be68:	b083      	sub	sp, #12
 800be6a:	af00      	add	r7, sp, #0
 800be6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	689b      	ldr	r3, [r3, #8]
 800be72:	f003 0304 	and.w	r3, r3, #4
 800be76:	2b04      	cmp	r3, #4
 800be78:	d101      	bne.n	800be7e <LL_ADC_REG_IsConversionOngoing+0x18>
 800be7a:	2301      	movs	r3, #1
 800be7c:	e000      	b.n	800be80 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800be7e:	2300      	movs	r3, #0
}
 800be80:	4618      	mov	r0, r3
 800be82:	370c      	adds	r7, #12
 800be84:	46bd      	mov	sp, r7
 800be86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8a:	4770      	bx	lr

0800be8c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b084      	sub	sp, #16
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
 800be94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800be96:	2300      	movs	r3, #0
 800be98:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800bea0:	2b01      	cmp	r3, #1
 800bea2:	d101      	bne.n	800bea8 <HAL_ADCEx_Calibration_Start+0x1c>
 800bea4:	2302      	movs	r3, #2
 800bea6:	e04d      	b.n	800bf44 <HAL_ADCEx_Calibration_Start+0xb8>
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	2201      	movs	r2, #1
 800beac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800beb0:	6878      	ldr	r0, [r7, #4]
 800beb2:	f7ff ff39 	bl	800bd28 <ADC_Disable>
 800beb6:	4603      	mov	r3, r0
 800beb8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800beba:	7bfb      	ldrb	r3, [r7, #15]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d136      	bne.n	800bf2e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bec4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800bec8:	f023 0302 	bic.w	r3, r3, #2
 800becc:	f043 0202 	orr.w	r2, r3, #2
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	6839      	ldr	r1, [r7, #0]
 800beda:	4618      	mov	r0, r3
 800bedc:	f7ff ff96 	bl	800be0c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800bee0:	e014      	b.n	800bf0c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	3301      	adds	r3, #1
 800bee6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800bee8:	68bb      	ldr	r3, [r7, #8]
 800beea:	4a18      	ldr	r2, [pc, #96]	@ (800bf4c <HAL_ADCEx_Calibration_Start+0xc0>)
 800beec:	4293      	cmp	r3, r2
 800beee:	d90d      	bls.n	800bf0c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bef4:	f023 0312 	bic.w	r3, r3, #18
 800bef8:	f043 0210 	orr.w	r2, r3, #16
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2200      	movs	r2, #0
 800bf04:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 800bf08:	2301      	movs	r3, #1
 800bf0a:	e01b      	b.n	800bf44 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	4618      	mov	r0, r3
 800bf12:	f7ff ff94 	bl	800be3e <LL_ADC_IsCalibrationOnGoing>
 800bf16:	4603      	mov	r3, r0
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d1e2      	bne.n	800bee2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bf20:	f023 0303 	bic.w	r3, r3, #3
 800bf24:	f043 0201 	orr.w	r2, r3, #1
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800bf2c:	e005      	b.n	800bf3a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bf32:	f043 0210 	orr.w	r2, r3, #16
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800bf42:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf44:	4618      	mov	r0, r3
 800bf46:	3710      	adds	r7, #16
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	bd80      	pop	{r7, pc}
 800bf4c:	0004de01 	.word	0x0004de01

0800bf50 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800bf50:	b590      	push	{r4, r7, lr}
 800bf52:	b0a1      	sub	sp, #132	@ 0x84
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	6078      	str	r0, [r7, #4]
 800bf58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800bf66:	2b01      	cmp	r3, #1
 800bf68:	d101      	bne.n	800bf6e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800bf6a:	2302      	movs	r3, #2
 800bf6c:	e0e7      	b.n	800c13e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	2201      	movs	r2, #1
 800bf72:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800bf76:	2300      	movs	r3, #0
 800bf78:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800bf7a:	2300      	movs	r3, #0
 800bf7c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bf86:	d102      	bne.n	800bf8e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800bf88:	4b6f      	ldr	r3, [pc, #444]	@ (800c148 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800bf8a:	60bb      	str	r3, [r7, #8]
 800bf8c:	e009      	b.n	800bfa2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	4a6e      	ldr	r2, [pc, #440]	@ (800c14c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800bf94:	4293      	cmp	r3, r2
 800bf96:	d102      	bne.n	800bf9e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800bf98:	4b6d      	ldr	r3, [pc, #436]	@ (800c150 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800bf9a:	60bb      	str	r3, [r7, #8]
 800bf9c:	e001      	b.n	800bfa2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800bfa2:	68bb      	ldr	r3, [r7, #8]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d10b      	bne.n	800bfc0 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bfac:	f043 0220 	orr.w	r2, r3, #32
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800bfbc:	2301      	movs	r3, #1
 800bfbe:	e0be      	b.n	800c13e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800bfc0:	68bb      	ldr	r3, [r7, #8]
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	f7ff ff4f 	bl	800be66 <LL_ADC_REG_IsConversionOngoing>
 800bfc8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	4618      	mov	r0, r3
 800bfd0:	f7ff ff49 	bl	800be66 <LL_ADC_REG_IsConversionOngoing>
 800bfd4:	4603      	mov	r3, r0
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	f040 80a0 	bne.w	800c11c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800bfdc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	f040 809c 	bne.w	800c11c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bfec:	d004      	beq.n	800bff8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	4a55      	ldr	r2, [pc, #340]	@ (800c148 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800bff4:	4293      	cmp	r3, r2
 800bff6:	d101      	bne.n	800bffc <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800bff8:	4b56      	ldr	r3, [pc, #344]	@ (800c154 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800bffa:	e000      	b.n	800bffe <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800bffc:	4b56      	ldr	r3, [pc, #344]	@ (800c158 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800bffe:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d04b      	beq.n	800c0a0 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800c008:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c00a:	689b      	ldr	r3, [r3, #8]
 800c00c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c010:	683b      	ldr	r3, [r7, #0]
 800c012:	6859      	ldr	r1, [r3, #4]
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c01a:	035b      	lsls	r3, r3, #13
 800c01c:	430b      	orrs	r3, r1
 800c01e:	431a      	orrs	r2, r3
 800c020:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c022:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c02c:	d004      	beq.n	800c038 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	4a45      	ldr	r2, [pc, #276]	@ (800c148 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c034:	4293      	cmp	r3, r2
 800c036:	d10f      	bne.n	800c058 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800c038:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800c03c:	f7ff fed3 	bl	800bde6 <LL_ADC_IsEnabled>
 800c040:	4604      	mov	r4, r0
 800c042:	4841      	ldr	r0, [pc, #260]	@ (800c148 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c044:	f7ff fecf 	bl	800bde6 <LL_ADC_IsEnabled>
 800c048:	4603      	mov	r3, r0
 800c04a:	4323      	orrs	r3, r4
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	bf0c      	ite	eq
 800c050:	2301      	moveq	r3, #1
 800c052:	2300      	movne	r3, #0
 800c054:	b2db      	uxtb	r3, r3
 800c056:	e012      	b.n	800c07e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800c058:	483c      	ldr	r0, [pc, #240]	@ (800c14c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800c05a:	f7ff fec4 	bl	800bde6 <LL_ADC_IsEnabled>
 800c05e:	4604      	mov	r4, r0
 800c060:	483b      	ldr	r0, [pc, #236]	@ (800c150 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800c062:	f7ff fec0 	bl	800bde6 <LL_ADC_IsEnabled>
 800c066:	4603      	mov	r3, r0
 800c068:	431c      	orrs	r4, r3
 800c06a:	483c      	ldr	r0, [pc, #240]	@ (800c15c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800c06c:	f7ff febb 	bl	800bde6 <LL_ADC_IsEnabled>
 800c070:	4603      	mov	r3, r0
 800c072:	4323      	orrs	r3, r4
 800c074:	2b00      	cmp	r3, #0
 800c076:	bf0c      	ite	eq
 800c078:	2301      	moveq	r3, #1
 800c07a:	2300      	movne	r3, #0
 800c07c:	b2db      	uxtb	r3, r3
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d056      	beq.n	800c130 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800c082:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c084:	689b      	ldr	r3, [r3, #8]
 800c086:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800c08a:	f023 030f 	bic.w	r3, r3, #15
 800c08e:	683a      	ldr	r2, [r7, #0]
 800c090:	6811      	ldr	r1, [r2, #0]
 800c092:	683a      	ldr	r2, [r7, #0]
 800c094:	6892      	ldr	r2, [r2, #8]
 800c096:	430a      	orrs	r2, r1
 800c098:	431a      	orrs	r2, r3
 800c09a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c09c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c09e:	e047      	b.n	800c130 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800c0a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c0a2:	689b      	ldr	r3, [r3, #8]
 800c0a4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c0a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c0aa:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c0b4:	d004      	beq.n	800c0c0 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	4a23      	ldr	r2, [pc, #140]	@ (800c148 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c0bc:	4293      	cmp	r3, r2
 800c0be:	d10f      	bne.n	800c0e0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800c0c0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800c0c4:	f7ff fe8f 	bl	800bde6 <LL_ADC_IsEnabled>
 800c0c8:	4604      	mov	r4, r0
 800c0ca:	481f      	ldr	r0, [pc, #124]	@ (800c148 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c0cc:	f7ff fe8b 	bl	800bde6 <LL_ADC_IsEnabled>
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	4323      	orrs	r3, r4
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	bf0c      	ite	eq
 800c0d8:	2301      	moveq	r3, #1
 800c0da:	2300      	movne	r3, #0
 800c0dc:	b2db      	uxtb	r3, r3
 800c0de:	e012      	b.n	800c106 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800c0e0:	481a      	ldr	r0, [pc, #104]	@ (800c14c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800c0e2:	f7ff fe80 	bl	800bde6 <LL_ADC_IsEnabled>
 800c0e6:	4604      	mov	r4, r0
 800c0e8:	4819      	ldr	r0, [pc, #100]	@ (800c150 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800c0ea:	f7ff fe7c 	bl	800bde6 <LL_ADC_IsEnabled>
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	431c      	orrs	r4, r3
 800c0f2:	481a      	ldr	r0, [pc, #104]	@ (800c15c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800c0f4:	f7ff fe77 	bl	800bde6 <LL_ADC_IsEnabled>
 800c0f8:	4603      	mov	r3, r0
 800c0fa:	4323      	orrs	r3, r4
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	bf0c      	ite	eq
 800c100:	2301      	moveq	r3, #1
 800c102:	2300      	movne	r3, #0
 800c104:	b2db      	uxtb	r3, r3
 800c106:	2b00      	cmp	r3, #0
 800c108:	d012      	beq.n	800c130 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800c10a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c10c:	689b      	ldr	r3, [r3, #8]
 800c10e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800c112:	f023 030f 	bic.w	r3, r3, #15
 800c116:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c118:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c11a:	e009      	b.n	800c130 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c120:	f043 0220 	orr.w	r2, r3, #32
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800c128:	2301      	movs	r3, #1
 800c12a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800c12e:	e000      	b.n	800c132 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c130:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	2200      	movs	r2, #0
 800c136:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800c13a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800c13e:	4618      	mov	r0, r3
 800c140:	3784      	adds	r7, #132	@ 0x84
 800c142:	46bd      	mov	sp, r7
 800c144:	bd90      	pop	{r4, r7, pc}
 800c146:	bf00      	nop
 800c148:	50000100 	.word	0x50000100
 800c14c:	50000400 	.word	0x50000400
 800c150:	50000500 	.word	0x50000500
 800c154:	50000300 	.word	0x50000300
 800c158:	50000700 	.word	0x50000700
 800c15c:	50000600 	.word	0x50000600

0800c160 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c160:	b480      	push	{r7}
 800c162:	b085      	sub	sp, #20
 800c164:	af00      	add	r7, sp, #0
 800c166:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	f003 0307 	and.w	r3, r3, #7
 800c16e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800c170:	4b0c      	ldr	r3, [pc, #48]	@ (800c1a4 <__NVIC_SetPriorityGrouping+0x44>)
 800c172:	68db      	ldr	r3, [r3, #12]
 800c174:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800c176:	68ba      	ldr	r2, [r7, #8]
 800c178:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800c17c:	4013      	ands	r3, r2
 800c17e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800c184:	68bb      	ldr	r3, [r7, #8]
 800c186:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800c188:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800c18c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c190:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800c192:	4a04      	ldr	r2, [pc, #16]	@ (800c1a4 <__NVIC_SetPriorityGrouping+0x44>)
 800c194:	68bb      	ldr	r3, [r7, #8]
 800c196:	60d3      	str	r3, [r2, #12]
}
 800c198:	bf00      	nop
 800c19a:	3714      	adds	r7, #20
 800c19c:	46bd      	mov	sp, r7
 800c19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a2:	4770      	bx	lr
 800c1a4:	e000ed00 	.word	0xe000ed00

0800c1a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800c1a8:	b480      	push	{r7}
 800c1aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800c1ac:	4b04      	ldr	r3, [pc, #16]	@ (800c1c0 <__NVIC_GetPriorityGrouping+0x18>)
 800c1ae:	68db      	ldr	r3, [r3, #12]
 800c1b0:	0a1b      	lsrs	r3, r3, #8
 800c1b2:	f003 0307 	and.w	r3, r3, #7
}
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	46bd      	mov	sp, r7
 800c1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1be:	4770      	bx	lr
 800c1c0:	e000ed00 	.word	0xe000ed00

0800c1c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c1c4:	b480      	push	{r7}
 800c1c6:	b083      	sub	sp, #12
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	4603      	mov	r3, r0
 800c1cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c1ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	db0b      	blt.n	800c1ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c1d6:	79fb      	ldrb	r3, [r7, #7]
 800c1d8:	f003 021f 	and.w	r2, r3, #31
 800c1dc:	4907      	ldr	r1, [pc, #28]	@ (800c1fc <__NVIC_EnableIRQ+0x38>)
 800c1de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c1e2:	095b      	lsrs	r3, r3, #5
 800c1e4:	2001      	movs	r0, #1
 800c1e6:	fa00 f202 	lsl.w	r2, r0, r2
 800c1ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800c1ee:	bf00      	nop
 800c1f0:	370c      	adds	r7, #12
 800c1f2:	46bd      	mov	sp, r7
 800c1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f8:	4770      	bx	lr
 800c1fa:	bf00      	nop
 800c1fc:	e000e100 	.word	0xe000e100

0800c200 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800c200:	b480      	push	{r7}
 800c202:	b083      	sub	sp, #12
 800c204:	af00      	add	r7, sp, #0
 800c206:	4603      	mov	r3, r0
 800c208:	6039      	str	r1, [r7, #0]
 800c20a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c20c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c210:	2b00      	cmp	r3, #0
 800c212:	db0a      	blt.n	800c22a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	b2da      	uxtb	r2, r3
 800c218:	490c      	ldr	r1, [pc, #48]	@ (800c24c <__NVIC_SetPriority+0x4c>)
 800c21a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c21e:	0112      	lsls	r2, r2, #4
 800c220:	b2d2      	uxtb	r2, r2
 800c222:	440b      	add	r3, r1
 800c224:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800c228:	e00a      	b.n	800c240 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c22a:	683b      	ldr	r3, [r7, #0]
 800c22c:	b2da      	uxtb	r2, r3
 800c22e:	4908      	ldr	r1, [pc, #32]	@ (800c250 <__NVIC_SetPriority+0x50>)
 800c230:	79fb      	ldrb	r3, [r7, #7]
 800c232:	f003 030f 	and.w	r3, r3, #15
 800c236:	3b04      	subs	r3, #4
 800c238:	0112      	lsls	r2, r2, #4
 800c23a:	b2d2      	uxtb	r2, r2
 800c23c:	440b      	add	r3, r1
 800c23e:	761a      	strb	r2, [r3, #24]
}
 800c240:	bf00      	nop
 800c242:	370c      	adds	r7, #12
 800c244:	46bd      	mov	sp, r7
 800c246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24a:	4770      	bx	lr
 800c24c:	e000e100 	.word	0xe000e100
 800c250:	e000ed00 	.word	0xe000ed00

0800c254 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c254:	b480      	push	{r7}
 800c256:	b089      	sub	sp, #36	@ 0x24
 800c258:	af00      	add	r7, sp, #0
 800c25a:	60f8      	str	r0, [r7, #12]
 800c25c:	60b9      	str	r1, [r7, #8]
 800c25e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	f003 0307 	and.w	r3, r3, #7
 800c266:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c268:	69fb      	ldr	r3, [r7, #28]
 800c26a:	f1c3 0307 	rsb	r3, r3, #7
 800c26e:	2b04      	cmp	r3, #4
 800c270:	bf28      	it	cs
 800c272:	2304      	movcs	r3, #4
 800c274:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c276:	69fb      	ldr	r3, [r7, #28]
 800c278:	3304      	adds	r3, #4
 800c27a:	2b06      	cmp	r3, #6
 800c27c:	d902      	bls.n	800c284 <NVIC_EncodePriority+0x30>
 800c27e:	69fb      	ldr	r3, [r7, #28]
 800c280:	3b03      	subs	r3, #3
 800c282:	e000      	b.n	800c286 <NVIC_EncodePriority+0x32>
 800c284:	2300      	movs	r3, #0
 800c286:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c288:	f04f 32ff 	mov.w	r2, #4294967295
 800c28c:	69bb      	ldr	r3, [r7, #24]
 800c28e:	fa02 f303 	lsl.w	r3, r2, r3
 800c292:	43da      	mvns	r2, r3
 800c294:	68bb      	ldr	r3, [r7, #8]
 800c296:	401a      	ands	r2, r3
 800c298:	697b      	ldr	r3, [r7, #20]
 800c29a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c29c:	f04f 31ff 	mov.w	r1, #4294967295
 800c2a0:	697b      	ldr	r3, [r7, #20]
 800c2a2:	fa01 f303 	lsl.w	r3, r1, r3
 800c2a6:	43d9      	mvns	r1, r3
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c2ac:	4313      	orrs	r3, r2
         );
}
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	3724      	adds	r7, #36	@ 0x24
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b8:	4770      	bx	lr

0800c2ba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c2ba:	b580      	push	{r7, lr}
 800c2bc:	b082      	sub	sp, #8
 800c2be:	af00      	add	r7, sp, #0
 800c2c0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800c2c2:	6878      	ldr	r0, [r7, #4]
 800c2c4:	f7ff ff4c 	bl	800c160 <__NVIC_SetPriorityGrouping>
}
 800c2c8:	bf00      	nop
 800c2ca:	3708      	adds	r7, #8
 800c2cc:	46bd      	mov	sp, r7
 800c2ce:	bd80      	pop	{r7, pc}

0800c2d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b086      	sub	sp, #24
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	4603      	mov	r3, r0
 800c2d8:	60b9      	str	r1, [r7, #8]
 800c2da:	607a      	str	r2, [r7, #4]
 800c2dc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800c2de:	f7ff ff63 	bl	800c1a8 <__NVIC_GetPriorityGrouping>
 800c2e2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c2e4:	687a      	ldr	r2, [r7, #4]
 800c2e6:	68b9      	ldr	r1, [r7, #8]
 800c2e8:	6978      	ldr	r0, [r7, #20]
 800c2ea:	f7ff ffb3 	bl	800c254 <NVIC_EncodePriority>
 800c2ee:	4602      	mov	r2, r0
 800c2f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c2f4:	4611      	mov	r1, r2
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	f7ff ff82 	bl	800c200 <__NVIC_SetPriority>
}
 800c2fc:	bf00      	nop
 800c2fe:	3718      	adds	r7, #24
 800c300:	46bd      	mov	sp, r7
 800c302:	bd80      	pop	{r7, pc}

0800c304 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c304:	b580      	push	{r7, lr}
 800c306:	b082      	sub	sp, #8
 800c308:	af00      	add	r7, sp, #0
 800c30a:	4603      	mov	r3, r0
 800c30c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c30e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c312:	4618      	mov	r0, r3
 800c314:	f7ff ff56 	bl	800c1c4 <__NVIC_EnableIRQ>
}
 800c318:	bf00      	nop
 800c31a:	3708      	adds	r7, #8
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bd80      	pop	{r7, pc}

0800c320 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b082      	sub	sp, #8
 800c324:	af00      	add	r7, sp, #0
 800c326:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d101      	bne.n	800c332 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800c32e:	2301      	movs	r3, #1
 800c330:	e054      	b.n	800c3dc <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	7f5b      	ldrb	r3, [r3, #29]
 800c336:	b2db      	uxtb	r3, r3
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d105      	bne.n	800c348 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2200      	movs	r2, #0
 800c340:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800c342:	6878      	ldr	r0, [r7, #4]
 800c344:	f7fa feb4 	bl	80070b0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2202      	movs	r2, #2
 800c34c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	791b      	ldrb	r3, [r3, #4]
 800c352:	2b00      	cmp	r3, #0
 800c354:	d10c      	bne.n	800c370 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	4a22      	ldr	r2, [pc, #136]	@ (800c3e4 <HAL_CRC_Init+0xc4>)
 800c35c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	689a      	ldr	r2, [r3, #8]
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	f022 0218 	bic.w	r2, r2, #24
 800c36c:	609a      	str	r2, [r3, #8]
 800c36e:	e00c      	b.n	800c38a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	6899      	ldr	r1, [r3, #8]
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	68db      	ldr	r3, [r3, #12]
 800c378:	461a      	mov	r2, r3
 800c37a:	6878      	ldr	r0, [r7, #4]
 800c37c:	f000 f94a 	bl	800c614 <HAL_CRCEx_Polynomial_Set>
 800c380:	4603      	mov	r3, r0
 800c382:	2b00      	cmp	r3, #0
 800c384:	d001      	beq.n	800c38a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800c386:	2301      	movs	r3, #1
 800c388:	e028      	b.n	800c3dc <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	795b      	ldrb	r3, [r3, #5]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d105      	bne.n	800c39e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	f04f 32ff 	mov.w	r2, #4294967295
 800c39a:	611a      	str	r2, [r3, #16]
 800c39c:	e004      	b.n	800c3a8 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	687a      	ldr	r2, [r7, #4]
 800c3a4:	6912      	ldr	r2, [r2, #16]
 800c3a6:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	689b      	ldr	r3, [r3, #8]
 800c3ae:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	695a      	ldr	r2, [r3, #20]
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	430a      	orrs	r2, r1
 800c3bc:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	689b      	ldr	r3, [r3, #8]
 800c3c4:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	699a      	ldr	r2, [r3, #24]
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	430a      	orrs	r2, r1
 800c3d2:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	2201      	movs	r2, #1
 800c3d8:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800c3da:	2300      	movs	r3, #0
}
 800c3dc:	4618      	mov	r0, r3
 800c3de:	3708      	adds	r7, #8
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	bd80      	pop	{r7, pc}
 800c3e4:	04c11db7 	.word	0x04c11db7

0800c3e8 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b086      	sub	sp, #24
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	60f8      	str	r0, [r7, #12]
 800c3f0:	60b9      	str	r1, [r7, #8]
 800c3f2:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	2202      	movs	r2, #2
 800c3fc:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	689a      	ldr	r2, [r3, #8]
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	f042 0201 	orr.w	r2, r2, #1
 800c40c:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	6a1b      	ldr	r3, [r3, #32]
 800c412:	2b03      	cmp	r3, #3
 800c414:	d006      	beq.n	800c424 <HAL_CRC_Calculate+0x3c>
 800c416:	2b03      	cmp	r3, #3
 800c418:	d829      	bhi.n	800c46e <HAL_CRC_Calculate+0x86>
 800c41a:	2b01      	cmp	r3, #1
 800c41c:	d019      	beq.n	800c452 <HAL_CRC_Calculate+0x6a>
 800c41e:	2b02      	cmp	r3, #2
 800c420:	d01e      	beq.n	800c460 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800c422:	e024      	b.n	800c46e <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 800c424:	2300      	movs	r3, #0
 800c426:	617b      	str	r3, [r7, #20]
 800c428:	e00a      	b.n	800c440 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 800c42a:	697b      	ldr	r3, [r7, #20]
 800c42c:	009b      	lsls	r3, r3, #2
 800c42e:	68ba      	ldr	r2, [r7, #8]
 800c430:	441a      	add	r2, r3
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	6812      	ldr	r2, [r2, #0]
 800c438:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800c43a:	697b      	ldr	r3, [r7, #20]
 800c43c:	3301      	adds	r3, #1
 800c43e:	617b      	str	r3, [r7, #20]
 800c440:	697a      	ldr	r2, [r7, #20]
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	429a      	cmp	r2, r3
 800c446:	d3f0      	bcc.n	800c42a <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	613b      	str	r3, [r7, #16]
      break;
 800c450:	e00e      	b.n	800c470 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800c452:	687a      	ldr	r2, [r7, #4]
 800c454:	68b9      	ldr	r1, [r7, #8]
 800c456:	68f8      	ldr	r0, [r7, #12]
 800c458:	f000 f812 	bl	800c480 <CRC_Handle_8>
 800c45c:	6138      	str	r0, [r7, #16]
      break;
 800c45e:	e007      	b.n	800c470 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800c460:	687a      	ldr	r2, [r7, #4]
 800c462:	68b9      	ldr	r1, [r7, #8]
 800c464:	68f8      	ldr	r0, [r7, #12]
 800c466:	f000 f89b 	bl	800c5a0 <CRC_Handle_16>
 800c46a:	6138      	str	r0, [r7, #16]
      break;
 800c46c:	e000      	b.n	800c470 <HAL_CRC_Calculate+0x88>
      break;
 800c46e:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	2201      	movs	r2, #1
 800c474:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800c476:	693b      	ldr	r3, [r7, #16]
}
 800c478:	4618      	mov	r0, r3
 800c47a:	3718      	adds	r7, #24
 800c47c:	46bd      	mov	sp, r7
 800c47e:	bd80      	pop	{r7, pc}

0800c480 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 800c480:	b480      	push	{r7}
 800c482:	b089      	sub	sp, #36	@ 0x24
 800c484:	af00      	add	r7, sp, #0
 800c486:	60f8      	str	r0, [r7, #12]
 800c488:	60b9      	str	r1, [r7, #8]
 800c48a:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 800c48c:	2300      	movs	r3, #0
 800c48e:	61fb      	str	r3, [r7, #28]
 800c490:	e023      	b.n	800c4da <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800c492:	69fb      	ldr	r3, [r7, #28]
 800c494:	009b      	lsls	r3, r3, #2
 800c496:	68ba      	ldr	r2, [r7, #8]
 800c498:	4413      	add	r3, r2
 800c49a:	781b      	ldrb	r3, [r3, #0]
 800c49c:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800c49e:	69fb      	ldr	r3, [r7, #28]
 800c4a0:	009b      	lsls	r3, r3, #2
 800c4a2:	3301      	adds	r3, #1
 800c4a4:	68b9      	ldr	r1, [r7, #8]
 800c4a6:	440b      	add	r3, r1
 800c4a8:	781b      	ldrb	r3, [r3, #0]
 800c4aa:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800c4ac:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800c4ae:	69fb      	ldr	r3, [r7, #28]
 800c4b0:	009b      	lsls	r3, r3, #2
 800c4b2:	3302      	adds	r3, #2
 800c4b4:	68b9      	ldr	r1, [r7, #8]
 800c4b6:	440b      	add	r3, r1
 800c4b8:	781b      	ldrb	r3, [r3, #0]
 800c4ba:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800c4bc:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800c4be:	69fb      	ldr	r3, [r7, #28]
 800c4c0:	009b      	lsls	r3, r3, #2
 800c4c2:	3303      	adds	r3, #3
 800c4c4:	68b9      	ldr	r1, [r7, #8]
 800c4c6:	440b      	add	r3, r1
 800c4c8:	781b      	ldrb	r3, [r3, #0]
 800c4ca:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800c4d0:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800c4d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800c4d4:	69fb      	ldr	r3, [r7, #28]
 800c4d6:	3301      	adds	r3, #1
 800c4d8:	61fb      	str	r3, [r7, #28]
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	089b      	lsrs	r3, r3, #2
 800c4de:	69fa      	ldr	r2, [r7, #28]
 800c4e0:	429a      	cmp	r2, r3
 800c4e2:	d3d6      	bcc.n	800c492 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	f003 0303 	and.w	r3, r3, #3
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d04f      	beq.n	800c58e <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	f003 0303 	and.w	r3, r3, #3
 800c4f4:	2b01      	cmp	r3, #1
 800c4f6:	d107      	bne.n	800c508 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 800c4f8:	69fb      	ldr	r3, [r7, #28]
 800c4fa:	009b      	lsls	r3, r3, #2
 800c4fc:	68ba      	ldr	r2, [r7, #8]
 800c4fe:	4413      	add	r3, r2
 800c500:	68fa      	ldr	r2, [r7, #12]
 800c502:	6812      	ldr	r2, [r2, #0]
 800c504:	781b      	ldrb	r3, [r3, #0]
 800c506:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	f003 0303 	and.w	r3, r3, #3
 800c50e:	2b02      	cmp	r3, #2
 800c510:	d117      	bne.n	800c542 <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800c512:	69fb      	ldr	r3, [r7, #28]
 800c514:	009b      	lsls	r3, r3, #2
 800c516:	68ba      	ldr	r2, [r7, #8]
 800c518:	4413      	add	r3, r2
 800c51a:	781b      	ldrb	r3, [r3, #0]
 800c51c:	b21b      	sxth	r3, r3
 800c51e:	021b      	lsls	r3, r3, #8
 800c520:	b21a      	sxth	r2, r3
 800c522:	69fb      	ldr	r3, [r7, #28]
 800c524:	009b      	lsls	r3, r3, #2
 800c526:	3301      	adds	r3, #1
 800c528:	68b9      	ldr	r1, [r7, #8]
 800c52a:	440b      	add	r3, r1
 800c52c:	781b      	ldrb	r3, [r3, #0]
 800c52e:	b21b      	sxth	r3, r3
 800c530:	4313      	orrs	r3, r2
 800c532:	b21b      	sxth	r3, r3
 800c534:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800c53c:	697b      	ldr	r3, [r7, #20]
 800c53e:	8b7a      	ldrh	r2, [r7, #26]
 800c540:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	f003 0303 	and.w	r3, r3, #3
 800c548:	2b03      	cmp	r3, #3
 800c54a:	d120      	bne.n	800c58e <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800c54c:	69fb      	ldr	r3, [r7, #28]
 800c54e:	009b      	lsls	r3, r3, #2
 800c550:	68ba      	ldr	r2, [r7, #8]
 800c552:	4413      	add	r3, r2
 800c554:	781b      	ldrb	r3, [r3, #0]
 800c556:	b21b      	sxth	r3, r3
 800c558:	021b      	lsls	r3, r3, #8
 800c55a:	b21a      	sxth	r2, r3
 800c55c:	69fb      	ldr	r3, [r7, #28]
 800c55e:	009b      	lsls	r3, r3, #2
 800c560:	3301      	adds	r3, #1
 800c562:	68b9      	ldr	r1, [r7, #8]
 800c564:	440b      	add	r3, r1
 800c566:	781b      	ldrb	r3, [r3, #0]
 800c568:	b21b      	sxth	r3, r3
 800c56a:	4313      	orrs	r3, r2
 800c56c:	b21b      	sxth	r3, r3
 800c56e:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800c576:	697b      	ldr	r3, [r7, #20]
 800c578:	8b7a      	ldrh	r2, [r7, #26]
 800c57a:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 800c57c:	69fb      	ldr	r3, [r7, #28]
 800c57e:	009b      	lsls	r3, r3, #2
 800c580:	3302      	adds	r3, #2
 800c582:	68ba      	ldr	r2, [r7, #8]
 800c584:	4413      	add	r3, r2
 800c586:	68fa      	ldr	r2, [r7, #12]
 800c588:	6812      	ldr	r2, [r2, #0]
 800c58a:	781b      	ldrb	r3, [r3, #0]
 800c58c:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	681b      	ldr	r3, [r3, #0]
}
 800c594:	4618      	mov	r0, r3
 800c596:	3724      	adds	r7, #36	@ 0x24
 800c598:	46bd      	mov	sp, r7
 800c59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c59e:	4770      	bx	lr

0800c5a0 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800c5a0:	b480      	push	{r7}
 800c5a2:	b087      	sub	sp, #28
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	60f8      	str	r0, [r7, #12]
 800c5a8:	60b9      	str	r1, [r7, #8]
 800c5aa:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	617b      	str	r3, [r7, #20]
 800c5b0:	e013      	b.n	800c5da <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800c5b2:	697b      	ldr	r3, [r7, #20]
 800c5b4:	009b      	lsls	r3, r3, #2
 800c5b6:	68ba      	ldr	r2, [r7, #8]
 800c5b8:	4413      	add	r3, r2
 800c5ba:	881b      	ldrh	r3, [r3, #0]
 800c5bc:	041a      	lsls	r2, r3, #16
 800c5be:	697b      	ldr	r3, [r7, #20]
 800c5c0:	009b      	lsls	r3, r3, #2
 800c5c2:	3302      	adds	r3, #2
 800c5c4:	68b9      	ldr	r1, [r7, #8]
 800c5c6:	440b      	add	r3, r1
 800c5c8:	881b      	ldrh	r3, [r3, #0]
 800c5ca:	4619      	mov	r1, r3
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	430a      	orrs	r2, r1
 800c5d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800c5d4:	697b      	ldr	r3, [r7, #20]
 800c5d6:	3301      	adds	r3, #1
 800c5d8:	617b      	str	r3, [r7, #20]
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	085b      	lsrs	r3, r3, #1
 800c5de:	697a      	ldr	r2, [r7, #20]
 800c5e0:	429a      	cmp	r2, r3
 800c5e2:	d3e6      	bcc.n	800c5b2 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	f003 0301 	and.w	r3, r3, #1
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d009      	beq.n	800c602 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800c5f4:	697b      	ldr	r3, [r7, #20]
 800c5f6:	009b      	lsls	r3, r3, #2
 800c5f8:	68ba      	ldr	r2, [r7, #8]
 800c5fa:	4413      	add	r3, r2
 800c5fc:	881a      	ldrh	r2, [r3, #0]
 800c5fe:	693b      	ldr	r3, [r7, #16]
 800c600:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	681b      	ldr	r3, [r3, #0]
}
 800c608:	4618      	mov	r0, r3
 800c60a:	371c      	adds	r7, #28
 800c60c:	46bd      	mov	sp, r7
 800c60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c612:	4770      	bx	lr

0800c614 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800c614:	b480      	push	{r7}
 800c616:	b087      	sub	sp, #28
 800c618:	af00      	add	r7, sp, #0
 800c61a:	60f8      	str	r0, [r7, #12]
 800c61c:	60b9      	str	r1, [r7, #8]
 800c61e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c620:	2300      	movs	r3, #0
 800c622:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800c624:	231f      	movs	r3, #31
 800c626:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800c628:	68bb      	ldr	r3, [r7, #8]
 800c62a:	f003 0301 	and.w	r3, r3, #1
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d102      	bne.n	800c638 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800c632:	2301      	movs	r3, #1
 800c634:	75fb      	strb	r3, [r7, #23]
 800c636:	e063      	b.n	800c700 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800c638:	bf00      	nop
 800c63a:	693b      	ldr	r3, [r7, #16]
 800c63c:	1e5a      	subs	r2, r3, #1
 800c63e:	613a      	str	r2, [r7, #16]
 800c640:	2b00      	cmp	r3, #0
 800c642:	d009      	beq.n	800c658 <HAL_CRCEx_Polynomial_Set+0x44>
 800c644:	693b      	ldr	r3, [r7, #16]
 800c646:	f003 031f 	and.w	r3, r3, #31
 800c64a:	68ba      	ldr	r2, [r7, #8]
 800c64c:	fa22 f303 	lsr.w	r3, r2, r3
 800c650:	f003 0301 	and.w	r3, r3, #1
 800c654:	2b00      	cmp	r3, #0
 800c656:	d0f0      	beq.n	800c63a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	2b18      	cmp	r3, #24
 800c65c:	d846      	bhi.n	800c6ec <HAL_CRCEx_Polynomial_Set+0xd8>
 800c65e:	a201      	add	r2, pc, #4	@ (adr r2, 800c664 <HAL_CRCEx_Polynomial_Set+0x50>)
 800c660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c664:	0800c6f3 	.word	0x0800c6f3
 800c668:	0800c6ed 	.word	0x0800c6ed
 800c66c:	0800c6ed 	.word	0x0800c6ed
 800c670:	0800c6ed 	.word	0x0800c6ed
 800c674:	0800c6ed 	.word	0x0800c6ed
 800c678:	0800c6ed 	.word	0x0800c6ed
 800c67c:	0800c6ed 	.word	0x0800c6ed
 800c680:	0800c6ed 	.word	0x0800c6ed
 800c684:	0800c6e1 	.word	0x0800c6e1
 800c688:	0800c6ed 	.word	0x0800c6ed
 800c68c:	0800c6ed 	.word	0x0800c6ed
 800c690:	0800c6ed 	.word	0x0800c6ed
 800c694:	0800c6ed 	.word	0x0800c6ed
 800c698:	0800c6ed 	.word	0x0800c6ed
 800c69c:	0800c6ed 	.word	0x0800c6ed
 800c6a0:	0800c6ed 	.word	0x0800c6ed
 800c6a4:	0800c6d5 	.word	0x0800c6d5
 800c6a8:	0800c6ed 	.word	0x0800c6ed
 800c6ac:	0800c6ed 	.word	0x0800c6ed
 800c6b0:	0800c6ed 	.word	0x0800c6ed
 800c6b4:	0800c6ed 	.word	0x0800c6ed
 800c6b8:	0800c6ed 	.word	0x0800c6ed
 800c6bc:	0800c6ed 	.word	0x0800c6ed
 800c6c0:	0800c6ed 	.word	0x0800c6ed
 800c6c4:	0800c6c9 	.word	0x0800c6c9
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800c6c8:	693b      	ldr	r3, [r7, #16]
 800c6ca:	2b06      	cmp	r3, #6
 800c6cc:	d913      	bls.n	800c6f6 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800c6ce:	2301      	movs	r3, #1
 800c6d0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800c6d2:	e010      	b.n	800c6f6 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800c6d4:	693b      	ldr	r3, [r7, #16]
 800c6d6:	2b07      	cmp	r3, #7
 800c6d8:	d90f      	bls.n	800c6fa <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800c6da:	2301      	movs	r3, #1
 800c6dc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800c6de:	e00c      	b.n	800c6fa <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800c6e0:	693b      	ldr	r3, [r7, #16]
 800c6e2:	2b0f      	cmp	r3, #15
 800c6e4:	d90b      	bls.n	800c6fe <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800c6e6:	2301      	movs	r3, #1
 800c6e8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800c6ea:	e008      	b.n	800c6fe <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 800c6ec:	2301      	movs	r3, #1
 800c6ee:	75fb      	strb	r3, [r7, #23]
        break;
 800c6f0:	e006      	b.n	800c700 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800c6f2:	bf00      	nop
 800c6f4:	e004      	b.n	800c700 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800c6f6:	bf00      	nop
 800c6f8:	e002      	b.n	800c700 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800c6fa:	bf00      	nop
 800c6fc:	e000      	b.n	800c700 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800c6fe:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800c700:	7dfb      	ldrb	r3, [r7, #23]
 800c702:	2b00      	cmp	r3, #0
 800c704:	d10d      	bne.n	800c722 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	68ba      	ldr	r2, [r7, #8]
 800c70c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	689b      	ldr	r3, [r3, #8]
 800c714:	f023 0118 	bic.w	r1, r3, #24
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	687a      	ldr	r2, [r7, #4]
 800c71e:	430a      	orrs	r2, r1
 800c720:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800c722:	7dfb      	ldrb	r3, [r7, #23]
}
 800c724:	4618      	mov	r0, r3
 800c726:	371c      	adds	r7, #28
 800c728:	46bd      	mov	sp, r7
 800c72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72e:	4770      	bx	lr

0800c730 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b084      	sub	sp, #16
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d101      	bne.n	800c742 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800c73e:	2301      	movs	r3, #1
 800c740:	e08d      	b.n	800c85e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	461a      	mov	r2, r3
 800c748:	4b47      	ldr	r3, [pc, #284]	@ (800c868 <HAL_DMA_Init+0x138>)
 800c74a:	429a      	cmp	r2, r3
 800c74c:	d80f      	bhi.n	800c76e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	461a      	mov	r2, r3
 800c754:	4b45      	ldr	r3, [pc, #276]	@ (800c86c <HAL_DMA_Init+0x13c>)
 800c756:	4413      	add	r3, r2
 800c758:	4a45      	ldr	r2, [pc, #276]	@ (800c870 <HAL_DMA_Init+0x140>)
 800c75a:	fba2 2303 	umull	r2, r3, r2, r3
 800c75e:	091b      	lsrs	r3, r3, #4
 800c760:	009a      	lsls	r2, r3, #2
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	4a42      	ldr	r2, [pc, #264]	@ (800c874 <HAL_DMA_Init+0x144>)
 800c76a:	641a      	str	r2, [r3, #64]	@ 0x40
 800c76c:	e00e      	b.n	800c78c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	461a      	mov	r2, r3
 800c774:	4b40      	ldr	r3, [pc, #256]	@ (800c878 <HAL_DMA_Init+0x148>)
 800c776:	4413      	add	r3, r2
 800c778:	4a3d      	ldr	r2, [pc, #244]	@ (800c870 <HAL_DMA_Init+0x140>)
 800c77a:	fba2 2303 	umull	r2, r3, r2, r3
 800c77e:	091b      	lsrs	r3, r3, #4
 800c780:	009a      	lsls	r2, r3, #2
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	4a3c      	ldr	r2, [pc, #240]	@ (800c87c <HAL_DMA_Init+0x14c>)
 800c78a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	2202      	movs	r2, #2
 800c790:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800c7a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c7a6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800c7b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	691b      	ldr	r3, [r3, #16]
 800c7b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c7bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	699b      	ldr	r3, [r3, #24]
 800c7c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c7c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	6a1b      	ldr	r3, [r3, #32]
 800c7ce:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800c7d0:	68fa      	ldr	r2, [r7, #12]
 800c7d2:	4313      	orrs	r3, r2
 800c7d4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	68fa      	ldr	r2, [r7, #12]
 800c7dc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800c7de:	6878      	ldr	r0, [r7, #4]
 800c7e0:	f000 fa82 	bl	800cce8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	689b      	ldr	r3, [r3, #8]
 800c7e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c7ec:	d102      	bne.n	800c7f4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	685a      	ldr	r2, [r3, #4]
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c7fc:	b2d2      	uxtb	r2, r2
 800c7fe:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c804:	687a      	ldr	r2, [r7, #4]
 800c806:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800c808:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	685b      	ldr	r3, [r3, #4]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d010      	beq.n	800c834 <HAL_DMA_Init+0x104>
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	685b      	ldr	r3, [r3, #4]
 800c816:	2b04      	cmp	r3, #4
 800c818:	d80c      	bhi.n	800c834 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800c81a:	6878      	ldr	r0, [r7, #4]
 800c81c:	f000 faa2 	bl	800cd64 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c824:	2200      	movs	r2, #0
 800c826:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c82c:	687a      	ldr	r2, [r7, #4]
 800c82e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800c830:	605a      	str	r2, [r3, #4]
 800c832:	e008      	b.n	800c846 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	2200      	movs	r2, #0
 800c838:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	2200      	movs	r2, #0
 800c83e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	2200      	movs	r2, #0
 800c844:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	2200      	movs	r2, #0
 800c84a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	2201      	movs	r2, #1
 800c850:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	2200      	movs	r2, #0
 800c858:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800c85c:	2300      	movs	r3, #0
}
 800c85e:	4618      	mov	r0, r3
 800c860:	3710      	adds	r7, #16
 800c862:	46bd      	mov	sp, r7
 800c864:	bd80      	pop	{r7, pc}
 800c866:	bf00      	nop
 800c868:	40020407 	.word	0x40020407
 800c86c:	bffdfff8 	.word	0xbffdfff8
 800c870:	cccccccd 	.word	0xcccccccd
 800c874:	40020000 	.word	0x40020000
 800c878:	bffdfbf8 	.word	0xbffdfbf8
 800c87c:	40020400 	.word	0x40020400

0800c880 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800c880:	b580      	push	{r7, lr}
 800c882:	b086      	sub	sp, #24
 800c884:	af00      	add	r7, sp, #0
 800c886:	60f8      	str	r0, [r7, #12]
 800c888:	60b9      	str	r1, [r7, #8]
 800c88a:	607a      	str	r2, [r7, #4]
 800c88c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c88e:	2300      	movs	r3, #0
 800c890:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800c898:	2b01      	cmp	r3, #1
 800c89a:	d101      	bne.n	800c8a0 <HAL_DMA_Start_IT+0x20>
 800c89c:	2302      	movs	r3, #2
 800c89e:	e066      	b.n	800c96e <HAL_DMA_Start_IT+0xee>
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	2201      	movs	r2, #1
 800c8a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800c8ae:	b2db      	uxtb	r3, r3
 800c8b0:	2b01      	cmp	r3, #1
 800c8b2:	d155      	bne.n	800c960 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	2202      	movs	r2, #2
 800c8b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	2200      	movs	r2, #0
 800c8c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	681a      	ldr	r2, [r3, #0]
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	f022 0201 	bic.w	r2, r2, #1
 800c8d0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800c8d2:	683b      	ldr	r3, [r7, #0]
 800c8d4:	687a      	ldr	r2, [r7, #4]
 800c8d6:	68b9      	ldr	r1, [r7, #8]
 800c8d8:	68f8      	ldr	r0, [r7, #12]
 800c8da:	f000 f9c7 	bl	800cc6c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d008      	beq.n	800c8f8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	681a      	ldr	r2, [r3, #0]
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	f042 020e 	orr.w	r2, r2, #14
 800c8f4:	601a      	str	r2, [r3, #0]
 800c8f6:	e00f      	b.n	800c918 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	681a      	ldr	r2, [r3, #0]
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	f022 0204 	bic.w	r2, r2, #4
 800c906:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	681a      	ldr	r2, [r3, #0]
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	f042 020a 	orr.w	r2, r2, #10
 800c916:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c922:	2b00      	cmp	r3, #0
 800c924:	d007      	beq.n	800c936 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c92a:	681a      	ldr	r2, [r3, #0]
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c930:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c934:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d007      	beq.n	800c94e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c942:	681a      	ldr	r2, [r3, #0]
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c948:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c94c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	681a      	ldr	r2, [r3, #0]
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	f042 0201 	orr.w	r2, r2, #1
 800c95c:	601a      	str	r2, [r3, #0]
 800c95e:	e005      	b.n	800c96c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	2200      	movs	r2, #0
 800c964:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800c968:	2302      	movs	r3, #2
 800c96a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800c96c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c96e:	4618      	mov	r0, r3
 800c970:	3718      	adds	r7, #24
 800c972:	46bd      	mov	sp, r7
 800c974:	bd80      	pop	{r7, pc}

0800c976 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800c976:	b480      	push	{r7}
 800c978:	b085      	sub	sp, #20
 800c97a:	af00      	add	r7, sp, #0
 800c97c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c97e:	2300      	movs	r3, #0
 800c980:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800c988:	b2db      	uxtb	r3, r3
 800c98a:	2b02      	cmp	r3, #2
 800c98c:	d005      	beq.n	800c99a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	2204      	movs	r2, #4
 800c992:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800c994:	2301      	movs	r3, #1
 800c996:	73fb      	strb	r3, [r7, #15]
 800c998:	e037      	b.n	800ca0a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	681a      	ldr	r2, [r3, #0]
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	f022 020e 	bic.w	r2, r2, #14
 800c9a8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c9ae:	681a      	ldr	r2, [r3, #0]
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c9b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c9b8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	681a      	ldr	r2, [r3, #0]
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	f022 0201 	bic.w	r2, r2, #1
 800c9c8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c9ce:	f003 021f 	and.w	r2, r3, #31
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9d6:	2101      	movs	r1, #1
 800c9d8:	fa01 f202 	lsl.w	r2, r1, r2
 800c9dc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c9e2:	687a      	ldr	r2, [r7, #4]
 800c9e4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800c9e6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d00c      	beq.n	800ca0a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c9f4:	681a      	ldr	r2, [r3, #0]
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c9fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c9fe:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca04:	687a      	ldr	r2, [r7, #4]
 800ca06:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800ca08:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	2201      	movs	r2, #1
 800ca0e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	2200      	movs	r2, #0
 800ca16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800ca1a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	3714      	adds	r7, #20
 800ca20:	46bd      	mov	sp, r7
 800ca22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca26:	4770      	bx	lr

0800ca28 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b084      	sub	sp, #16
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ca30:	2300      	movs	r3, #0
 800ca32:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ca3a:	b2db      	uxtb	r3, r3
 800ca3c:	2b02      	cmp	r3, #2
 800ca3e:	d00d      	beq.n	800ca5c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	2204      	movs	r2, #4
 800ca44:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	2201      	movs	r2, #1
 800ca4a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	2200      	movs	r2, #0
 800ca52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800ca56:	2301      	movs	r3, #1
 800ca58:	73fb      	strb	r3, [r7, #15]
 800ca5a:	e047      	b.n	800caec <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	681a      	ldr	r2, [r3, #0]
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	f022 020e 	bic.w	r2, r2, #14
 800ca6a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	681a      	ldr	r2, [r3, #0]
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	f022 0201 	bic.w	r2, r2, #1
 800ca7a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ca80:	681a      	ldr	r2, [r3, #0]
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ca86:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ca8a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca90:	f003 021f 	and.w	r2, r3, #31
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca98:	2101      	movs	r1, #1
 800ca9a:	fa01 f202 	lsl.w	r2, r1, r2
 800ca9e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800caa4:	687a      	ldr	r2, [r7, #4]
 800caa6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800caa8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d00c      	beq.n	800cacc <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cab6:	681a      	ldr	r2, [r3, #0]
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cabc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cac0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cac6:	687a      	ldr	r2, [r7, #4]
 800cac8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800caca:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	2201      	movs	r2, #1
 800cad0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	2200      	movs	r2, #0
 800cad8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d003      	beq.n	800caec <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cae8:	6878      	ldr	r0, [r7, #4]
 800caea:	4798      	blx	r3
    }
  }
  return status;
 800caec:	7bfb      	ldrb	r3, [r7, #15]
}
 800caee:	4618      	mov	r0, r3
 800caf0:	3710      	adds	r7, #16
 800caf2:	46bd      	mov	sp, r7
 800caf4:	bd80      	pop	{r7, pc}

0800caf6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800caf6:	b580      	push	{r7, lr}
 800caf8:	b084      	sub	sp, #16
 800cafa:	af00      	add	r7, sp, #0
 800cafc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb12:	f003 031f 	and.w	r3, r3, #31
 800cb16:	2204      	movs	r2, #4
 800cb18:	409a      	lsls	r2, r3
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	4013      	ands	r3, r2
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d026      	beq.n	800cb70 <HAL_DMA_IRQHandler+0x7a>
 800cb22:	68bb      	ldr	r3, [r7, #8]
 800cb24:	f003 0304 	and.w	r3, r3, #4
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d021      	beq.n	800cb70 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	f003 0320 	and.w	r3, r3, #32
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d107      	bne.n	800cb4a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	681a      	ldr	r2, [r3, #0]
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	f022 0204 	bic.w	r2, r2, #4
 800cb48:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb4e:	f003 021f 	and.w	r2, r3, #31
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb56:	2104      	movs	r1, #4
 800cb58:	fa01 f202 	lsl.w	r2, r1, r2
 800cb5c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d071      	beq.n	800cc4a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb6a:	6878      	ldr	r0, [r7, #4]
 800cb6c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800cb6e:	e06c      	b.n	800cc4a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb74:	f003 031f 	and.w	r3, r3, #31
 800cb78:	2202      	movs	r2, #2
 800cb7a:	409a      	lsls	r2, r3
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	4013      	ands	r3, r2
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d02e      	beq.n	800cbe2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800cb84:	68bb      	ldr	r3, [r7, #8]
 800cb86:	f003 0302 	and.w	r3, r3, #2
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d029      	beq.n	800cbe2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	f003 0320 	and.w	r3, r3, #32
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d10b      	bne.n	800cbb4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	681a      	ldr	r2, [r3, #0]
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	f022 020a 	bic.w	r2, r2, #10
 800cbaa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	2201      	movs	r2, #1
 800cbb0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cbb8:	f003 021f 	and.w	r2, r3, #31
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbc0:	2102      	movs	r1, #2
 800cbc2:	fa01 f202 	lsl.w	r2, r1, r2
 800cbc6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	2200      	movs	r2, #0
 800cbcc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d038      	beq.n	800cc4a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbdc:	6878      	ldr	r0, [r7, #4]
 800cbde:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800cbe0:	e033      	b.n	800cc4a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cbe6:	f003 031f 	and.w	r3, r3, #31
 800cbea:	2208      	movs	r2, #8
 800cbec:	409a      	lsls	r2, r3
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	4013      	ands	r3, r2
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d02a      	beq.n	800cc4c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800cbf6:	68bb      	ldr	r3, [r7, #8]
 800cbf8:	f003 0308 	and.w	r3, r3, #8
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d025      	beq.n	800cc4c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	681a      	ldr	r2, [r3, #0]
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	f022 020e 	bic.w	r2, r2, #14
 800cc0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc14:	f003 021f 	and.w	r2, r3, #31
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc1c:	2101      	movs	r1, #1
 800cc1e:	fa01 f202 	lsl.w	r2, r1, r2
 800cc22:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	2201      	movs	r2, #1
 800cc28:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	2201      	movs	r2, #1
 800cc2e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	2200      	movs	r2, #0
 800cc36:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d004      	beq.n	800cc4c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc46:	6878      	ldr	r0, [r7, #4]
 800cc48:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800cc4a:	bf00      	nop
 800cc4c:	bf00      	nop
}
 800cc4e:	3710      	adds	r7, #16
 800cc50:	46bd      	mov	sp, r7
 800cc52:	bd80      	pop	{r7, pc}

0800cc54 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800cc54:	b480      	push	{r7}
 800cc56:	b083      	sub	sp, #12
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800cc60:	4618      	mov	r0, r3
 800cc62:	370c      	adds	r7, #12
 800cc64:	46bd      	mov	sp, r7
 800cc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc6a:	4770      	bx	lr

0800cc6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800cc6c:	b480      	push	{r7}
 800cc6e:	b085      	sub	sp, #20
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	60f8      	str	r0, [r7, #12]
 800cc74:	60b9      	str	r1, [r7, #8]
 800cc76:	607a      	str	r2, [r7, #4]
 800cc78:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cc7e:	68fa      	ldr	r2, [r7, #12]
 800cc80:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800cc82:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d004      	beq.n	800cc96 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc90:	68fa      	ldr	r2, [r7, #12]
 800cc92:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800cc94:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc9a:	f003 021f 	and.w	r2, r3, #31
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cca2:	2101      	movs	r1, #1
 800cca4:	fa01 f202 	lsl.w	r2, r1, r2
 800cca8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	683a      	ldr	r2, [r7, #0]
 800ccb0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	689b      	ldr	r3, [r3, #8]
 800ccb6:	2b10      	cmp	r3, #16
 800ccb8:	d108      	bne.n	800cccc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	687a      	ldr	r2, [r7, #4]
 800ccc0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	68ba      	ldr	r2, [r7, #8]
 800ccc8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800ccca:	e007      	b.n	800ccdc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	68ba      	ldr	r2, [r7, #8]
 800ccd2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	687a      	ldr	r2, [r7, #4]
 800ccda:	60da      	str	r2, [r3, #12]
}
 800ccdc:	bf00      	nop
 800ccde:	3714      	adds	r7, #20
 800cce0:	46bd      	mov	sp, r7
 800cce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce6:	4770      	bx	lr

0800cce8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800cce8:	b480      	push	{r7}
 800ccea:	b087      	sub	sp, #28
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	461a      	mov	r2, r3
 800ccf6:	4b16      	ldr	r3, [pc, #88]	@ (800cd50 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800ccf8:	429a      	cmp	r2, r3
 800ccfa:	d802      	bhi.n	800cd02 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800ccfc:	4b15      	ldr	r3, [pc, #84]	@ (800cd54 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800ccfe:	617b      	str	r3, [r7, #20]
 800cd00:	e001      	b.n	800cd06 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800cd02:	4b15      	ldr	r3, [pc, #84]	@ (800cd58 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800cd04:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800cd06:	697b      	ldr	r3, [r7, #20]
 800cd08:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	b2db      	uxtb	r3, r3
 800cd10:	3b08      	subs	r3, #8
 800cd12:	4a12      	ldr	r2, [pc, #72]	@ (800cd5c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800cd14:	fba2 2303 	umull	r2, r3, r2, r3
 800cd18:	091b      	lsrs	r3, r3, #4
 800cd1a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd20:	089b      	lsrs	r3, r3, #2
 800cd22:	009a      	lsls	r2, r3, #2
 800cd24:	693b      	ldr	r3, [r7, #16]
 800cd26:	4413      	add	r3, r2
 800cd28:	461a      	mov	r2, r3
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	4a0b      	ldr	r2, [pc, #44]	@ (800cd60 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800cd32:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	f003 031f 	and.w	r3, r3, #31
 800cd3a:	2201      	movs	r2, #1
 800cd3c:	409a      	lsls	r2, r3
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800cd42:	bf00      	nop
 800cd44:	371c      	adds	r7, #28
 800cd46:	46bd      	mov	sp, r7
 800cd48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4c:	4770      	bx	lr
 800cd4e:	bf00      	nop
 800cd50:	40020407 	.word	0x40020407
 800cd54:	40020800 	.word	0x40020800
 800cd58:	40020820 	.word	0x40020820
 800cd5c:	cccccccd 	.word	0xcccccccd
 800cd60:	40020880 	.word	0x40020880

0800cd64 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800cd64:	b480      	push	{r7}
 800cd66:	b085      	sub	sp, #20
 800cd68:	af00      	add	r7, sp, #0
 800cd6a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	685b      	ldr	r3, [r3, #4]
 800cd70:	b2db      	uxtb	r3, r3
 800cd72:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800cd74:	68fa      	ldr	r2, [r7, #12]
 800cd76:	4b0b      	ldr	r3, [pc, #44]	@ (800cda4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800cd78:	4413      	add	r3, r2
 800cd7a:	009b      	lsls	r3, r3, #2
 800cd7c:	461a      	mov	r2, r3
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	4a08      	ldr	r2, [pc, #32]	@ (800cda8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800cd86:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	3b01      	subs	r3, #1
 800cd8c:	f003 031f 	and.w	r3, r3, #31
 800cd90:	2201      	movs	r2, #1
 800cd92:	409a      	lsls	r2, r3
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800cd98:	bf00      	nop
 800cd9a:	3714      	adds	r7, #20
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda2:	4770      	bx	lr
 800cda4:	1000823f 	.word	0x1000823f
 800cda8:	40020940 	.word	0x40020940

0800cdac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800cdac:	b480      	push	{r7}
 800cdae:	b087      	sub	sp, #28
 800cdb0:	af00      	add	r7, sp, #0
 800cdb2:	6078      	str	r0, [r7, #4]
 800cdb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800cdba:	e15a      	b.n	800d072 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	681a      	ldr	r2, [r3, #0]
 800cdc0:	2101      	movs	r1, #1
 800cdc2:	697b      	ldr	r3, [r7, #20]
 800cdc4:	fa01 f303 	lsl.w	r3, r1, r3
 800cdc8:	4013      	ands	r3, r2
 800cdca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	f000 814c 	beq.w	800d06c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800cdd4:	683b      	ldr	r3, [r7, #0]
 800cdd6:	685b      	ldr	r3, [r3, #4]
 800cdd8:	f003 0303 	and.w	r3, r3, #3
 800cddc:	2b01      	cmp	r3, #1
 800cdde:	d005      	beq.n	800cdec <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800cde0:	683b      	ldr	r3, [r7, #0]
 800cde2:	685b      	ldr	r3, [r3, #4]
 800cde4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800cde8:	2b02      	cmp	r3, #2
 800cdea:	d130      	bne.n	800ce4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	689b      	ldr	r3, [r3, #8]
 800cdf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800cdf2:	697b      	ldr	r3, [r7, #20]
 800cdf4:	005b      	lsls	r3, r3, #1
 800cdf6:	2203      	movs	r2, #3
 800cdf8:	fa02 f303 	lsl.w	r3, r2, r3
 800cdfc:	43db      	mvns	r3, r3
 800cdfe:	693a      	ldr	r2, [r7, #16]
 800ce00:	4013      	ands	r3, r2
 800ce02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800ce04:	683b      	ldr	r3, [r7, #0]
 800ce06:	68da      	ldr	r2, [r3, #12]
 800ce08:	697b      	ldr	r3, [r7, #20]
 800ce0a:	005b      	lsls	r3, r3, #1
 800ce0c:	fa02 f303 	lsl.w	r3, r2, r3
 800ce10:	693a      	ldr	r2, [r7, #16]
 800ce12:	4313      	orrs	r3, r2
 800ce14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	693a      	ldr	r2, [r7, #16]
 800ce1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	685b      	ldr	r3, [r3, #4]
 800ce20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800ce22:	2201      	movs	r2, #1
 800ce24:	697b      	ldr	r3, [r7, #20]
 800ce26:	fa02 f303 	lsl.w	r3, r2, r3
 800ce2a:	43db      	mvns	r3, r3
 800ce2c:	693a      	ldr	r2, [r7, #16]
 800ce2e:	4013      	ands	r3, r2
 800ce30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ce32:	683b      	ldr	r3, [r7, #0]
 800ce34:	685b      	ldr	r3, [r3, #4]
 800ce36:	091b      	lsrs	r3, r3, #4
 800ce38:	f003 0201 	and.w	r2, r3, #1
 800ce3c:	697b      	ldr	r3, [r7, #20]
 800ce3e:	fa02 f303 	lsl.w	r3, r2, r3
 800ce42:	693a      	ldr	r2, [r7, #16]
 800ce44:	4313      	orrs	r3, r2
 800ce46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	693a      	ldr	r2, [r7, #16]
 800ce4c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ce4e:	683b      	ldr	r3, [r7, #0]
 800ce50:	685b      	ldr	r3, [r3, #4]
 800ce52:	f003 0303 	and.w	r3, r3, #3
 800ce56:	2b03      	cmp	r3, #3
 800ce58:	d017      	beq.n	800ce8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	68db      	ldr	r3, [r3, #12]
 800ce5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800ce60:	697b      	ldr	r3, [r7, #20]
 800ce62:	005b      	lsls	r3, r3, #1
 800ce64:	2203      	movs	r2, #3
 800ce66:	fa02 f303 	lsl.w	r3, r2, r3
 800ce6a:	43db      	mvns	r3, r3
 800ce6c:	693a      	ldr	r2, [r7, #16]
 800ce6e:	4013      	ands	r3, r2
 800ce70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ce72:	683b      	ldr	r3, [r7, #0]
 800ce74:	689a      	ldr	r2, [r3, #8]
 800ce76:	697b      	ldr	r3, [r7, #20]
 800ce78:	005b      	lsls	r3, r3, #1
 800ce7a:	fa02 f303 	lsl.w	r3, r2, r3
 800ce7e:	693a      	ldr	r2, [r7, #16]
 800ce80:	4313      	orrs	r3, r2
 800ce82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	693a      	ldr	r2, [r7, #16]
 800ce88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ce8a:	683b      	ldr	r3, [r7, #0]
 800ce8c:	685b      	ldr	r3, [r3, #4]
 800ce8e:	f003 0303 	and.w	r3, r3, #3
 800ce92:	2b02      	cmp	r3, #2
 800ce94:	d123      	bne.n	800cede <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800ce96:	697b      	ldr	r3, [r7, #20]
 800ce98:	08da      	lsrs	r2, r3, #3
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	3208      	adds	r2, #8
 800ce9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cea2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800cea4:	697b      	ldr	r3, [r7, #20]
 800cea6:	f003 0307 	and.w	r3, r3, #7
 800ceaa:	009b      	lsls	r3, r3, #2
 800ceac:	220f      	movs	r2, #15
 800ceae:	fa02 f303 	lsl.w	r3, r2, r3
 800ceb2:	43db      	mvns	r3, r3
 800ceb4:	693a      	ldr	r2, [r7, #16]
 800ceb6:	4013      	ands	r3, r2
 800ceb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	691a      	ldr	r2, [r3, #16]
 800cebe:	697b      	ldr	r3, [r7, #20]
 800cec0:	f003 0307 	and.w	r3, r3, #7
 800cec4:	009b      	lsls	r3, r3, #2
 800cec6:	fa02 f303 	lsl.w	r3, r2, r3
 800ceca:	693a      	ldr	r2, [r7, #16]
 800cecc:	4313      	orrs	r3, r2
 800cece:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800ced0:	697b      	ldr	r3, [r7, #20]
 800ced2:	08da      	lsrs	r2, r3, #3
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	3208      	adds	r2, #8
 800ced8:	6939      	ldr	r1, [r7, #16]
 800ceda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800cee4:	697b      	ldr	r3, [r7, #20]
 800cee6:	005b      	lsls	r3, r3, #1
 800cee8:	2203      	movs	r2, #3
 800ceea:	fa02 f303 	lsl.w	r3, r2, r3
 800ceee:	43db      	mvns	r3, r3
 800cef0:	693a      	ldr	r2, [r7, #16]
 800cef2:	4013      	ands	r3, r2
 800cef4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800cef6:	683b      	ldr	r3, [r7, #0]
 800cef8:	685b      	ldr	r3, [r3, #4]
 800cefa:	f003 0203 	and.w	r2, r3, #3
 800cefe:	697b      	ldr	r3, [r7, #20]
 800cf00:	005b      	lsls	r3, r3, #1
 800cf02:	fa02 f303 	lsl.w	r3, r2, r3
 800cf06:	693a      	ldr	r2, [r7, #16]
 800cf08:	4313      	orrs	r3, r2
 800cf0a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	693a      	ldr	r2, [r7, #16]
 800cf10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800cf12:	683b      	ldr	r3, [r7, #0]
 800cf14:	685b      	ldr	r3, [r3, #4]
 800cf16:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	f000 80a6 	beq.w	800d06c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800cf20:	4b5b      	ldr	r3, [pc, #364]	@ (800d090 <HAL_GPIO_Init+0x2e4>)
 800cf22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cf24:	4a5a      	ldr	r2, [pc, #360]	@ (800d090 <HAL_GPIO_Init+0x2e4>)
 800cf26:	f043 0301 	orr.w	r3, r3, #1
 800cf2a:	6613      	str	r3, [r2, #96]	@ 0x60
 800cf2c:	4b58      	ldr	r3, [pc, #352]	@ (800d090 <HAL_GPIO_Init+0x2e4>)
 800cf2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cf30:	f003 0301 	and.w	r3, r3, #1
 800cf34:	60bb      	str	r3, [r7, #8]
 800cf36:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800cf38:	4a56      	ldr	r2, [pc, #344]	@ (800d094 <HAL_GPIO_Init+0x2e8>)
 800cf3a:	697b      	ldr	r3, [r7, #20]
 800cf3c:	089b      	lsrs	r3, r3, #2
 800cf3e:	3302      	adds	r3, #2
 800cf40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cf44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800cf46:	697b      	ldr	r3, [r7, #20]
 800cf48:	f003 0303 	and.w	r3, r3, #3
 800cf4c:	009b      	lsls	r3, r3, #2
 800cf4e:	220f      	movs	r2, #15
 800cf50:	fa02 f303 	lsl.w	r3, r2, r3
 800cf54:	43db      	mvns	r3, r3
 800cf56:	693a      	ldr	r2, [r7, #16]
 800cf58:	4013      	ands	r3, r2
 800cf5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800cf62:	d01f      	beq.n	800cfa4 <HAL_GPIO_Init+0x1f8>
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	4a4c      	ldr	r2, [pc, #304]	@ (800d098 <HAL_GPIO_Init+0x2ec>)
 800cf68:	4293      	cmp	r3, r2
 800cf6a:	d019      	beq.n	800cfa0 <HAL_GPIO_Init+0x1f4>
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	4a4b      	ldr	r2, [pc, #300]	@ (800d09c <HAL_GPIO_Init+0x2f0>)
 800cf70:	4293      	cmp	r3, r2
 800cf72:	d013      	beq.n	800cf9c <HAL_GPIO_Init+0x1f0>
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	4a4a      	ldr	r2, [pc, #296]	@ (800d0a0 <HAL_GPIO_Init+0x2f4>)
 800cf78:	4293      	cmp	r3, r2
 800cf7a:	d00d      	beq.n	800cf98 <HAL_GPIO_Init+0x1ec>
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	4a49      	ldr	r2, [pc, #292]	@ (800d0a4 <HAL_GPIO_Init+0x2f8>)
 800cf80:	4293      	cmp	r3, r2
 800cf82:	d007      	beq.n	800cf94 <HAL_GPIO_Init+0x1e8>
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	4a48      	ldr	r2, [pc, #288]	@ (800d0a8 <HAL_GPIO_Init+0x2fc>)
 800cf88:	4293      	cmp	r3, r2
 800cf8a:	d101      	bne.n	800cf90 <HAL_GPIO_Init+0x1e4>
 800cf8c:	2305      	movs	r3, #5
 800cf8e:	e00a      	b.n	800cfa6 <HAL_GPIO_Init+0x1fa>
 800cf90:	2306      	movs	r3, #6
 800cf92:	e008      	b.n	800cfa6 <HAL_GPIO_Init+0x1fa>
 800cf94:	2304      	movs	r3, #4
 800cf96:	e006      	b.n	800cfa6 <HAL_GPIO_Init+0x1fa>
 800cf98:	2303      	movs	r3, #3
 800cf9a:	e004      	b.n	800cfa6 <HAL_GPIO_Init+0x1fa>
 800cf9c:	2302      	movs	r3, #2
 800cf9e:	e002      	b.n	800cfa6 <HAL_GPIO_Init+0x1fa>
 800cfa0:	2301      	movs	r3, #1
 800cfa2:	e000      	b.n	800cfa6 <HAL_GPIO_Init+0x1fa>
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	697a      	ldr	r2, [r7, #20]
 800cfa8:	f002 0203 	and.w	r2, r2, #3
 800cfac:	0092      	lsls	r2, r2, #2
 800cfae:	4093      	lsls	r3, r2
 800cfb0:	693a      	ldr	r2, [r7, #16]
 800cfb2:	4313      	orrs	r3, r2
 800cfb4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800cfb6:	4937      	ldr	r1, [pc, #220]	@ (800d094 <HAL_GPIO_Init+0x2e8>)
 800cfb8:	697b      	ldr	r3, [r7, #20]
 800cfba:	089b      	lsrs	r3, r3, #2
 800cfbc:	3302      	adds	r3, #2
 800cfbe:	693a      	ldr	r2, [r7, #16]
 800cfc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800cfc4:	4b39      	ldr	r3, [pc, #228]	@ (800d0ac <HAL_GPIO_Init+0x300>)
 800cfc6:	689b      	ldr	r3, [r3, #8]
 800cfc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	43db      	mvns	r3, r3
 800cfce:	693a      	ldr	r2, [r7, #16]
 800cfd0:	4013      	ands	r3, r2
 800cfd2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	685b      	ldr	r3, [r3, #4]
 800cfd8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d003      	beq.n	800cfe8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800cfe0:	693a      	ldr	r2, [r7, #16]
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	4313      	orrs	r3, r2
 800cfe6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800cfe8:	4a30      	ldr	r2, [pc, #192]	@ (800d0ac <HAL_GPIO_Init+0x300>)
 800cfea:	693b      	ldr	r3, [r7, #16]
 800cfec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800cfee:	4b2f      	ldr	r3, [pc, #188]	@ (800d0ac <HAL_GPIO_Init+0x300>)
 800cff0:	68db      	ldr	r3, [r3, #12]
 800cff2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	43db      	mvns	r3, r3
 800cff8:	693a      	ldr	r2, [r7, #16]
 800cffa:	4013      	ands	r3, r2
 800cffc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800cffe:	683b      	ldr	r3, [r7, #0]
 800d000:	685b      	ldr	r3, [r3, #4]
 800d002:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d006:	2b00      	cmp	r3, #0
 800d008:	d003      	beq.n	800d012 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800d00a:	693a      	ldr	r2, [r7, #16]
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	4313      	orrs	r3, r2
 800d010:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800d012:	4a26      	ldr	r2, [pc, #152]	@ (800d0ac <HAL_GPIO_Init+0x300>)
 800d014:	693b      	ldr	r3, [r7, #16]
 800d016:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800d018:	4b24      	ldr	r3, [pc, #144]	@ (800d0ac <HAL_GPIO_Init+0x300>)
 800d01a:	685b      	ldr	r3, [r3, #4]
 800d01c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	43db      	mvns	r3, r3
 800d022:	693a      	ldr	r2, [r7, #16]
 800d024:	4013      	ands	r3, r2
 800d026:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800d028:	683b      	ldr	r3, [r7, #0]
 800d02a:	685b      	ldr	r3, [r3, #4]
 800d02c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d030:	2b00      	cmp	r3, #0
 800d032:	d003      	beq.n	800d03c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800d034:	693a      	ldr	r2, [r7, #16]
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	4313      	orrs	r3, r2
 800d03a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800d03c:	4a1b      	ldr	r2, [pc, #108]	@ (800d0ac <HAL_GPIO_Init+0x300>)
 800d03e:	693b      	ldr	r3, [r7, #16]
 800d040:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800d042:	4b1a      	ldr	r3, [pc, #104]	@ (800d0ac <HAL_GPIO_Init+0x300>)
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	43db      	mvns	r3, r3
 800d04c:	693a      	ldr	r2, [r7, #16]
 800d04e:	4013      	ands	r3, r2
 800d050:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800d052:	683b      	ldr	r3, [r7, #0]
 800d054:	685b      	ldr	r3, [r3, #4]
 800d056:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d003      	beq.n	800d066 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800d05e:	693a      	ldr	r2, [r7, #16]
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	4313      	orrs	r3, r2
 800d064:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800d066:	4a11      	ldr	r2, [pc, #68]	@ (800d0ac <HAL_GPIO_Init+0x300>)
 800d068:	693b      	ldr	r3, [r7, #16]
 800d06a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800d06c:	697b      	ldr	r3, [r7, #20]
 800d06e:	3301      	adds	r3, #1
 800d070:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800d072:	683b      	ldr	r3, [r7, #0]
 800d074:	681a      	ldr	r2, [r3, #0]
 800d076:	697b      	ldr	r3, [r7, #20]
 800d078:	fa22 f303 	lsr.w	r3, r2, r3
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	f47f ae9d 	bne.w	800cdbc <HAL_GPIO_Init+0x10>
  }
}
 800d082:	bf00      	nop
 800d084:	bf00      	nop
 800d086:	371c      	adds	r7, #28
 800d088:	46bd      	mov	sp, r7
 800d08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d08e:	4770      	bx	lr
 800d090:	40021000 	.word	0x40021000
 800d094:	40010000 	.word	0x40010000
 800d098:	48000400 	.word	0x48000400
 800d09c:	48000800 	.word	0x48000800
 800d0a0:	48000c00 	.word	0x48000c00
 800d0a4:	48001000 	.word	0x48001000
 800d0a8:	48001400 	.word	0x48001400
 800d0ac:	40010400 	.word	0x40010400

0800d0b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800d0b0:	b480      	push	{r7}
 800d0b2:	b085      	sub	sp, #20
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	6078      	str	r0, [r7, #4]
 800d0b8:	460b      	mov	r3, r1
 800d0ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	691a      	ldr	r2, [r3, #16]
 800d0c0:	887b      	ldrh	r3, [r7, #2]
 800d0c2:	4013      	ands	r3, r2
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d002      	beq.n	800d0ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800d0c8:	2301      	movs	r3, #1
 800d0ca:	73fb      	strb	r3, [r7, #15]
 800d0cc:	e001      	b.n	800d0d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800d0d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0d4:	4618      	mov	r0, r3
 800d0d6:	3714      	adds	r7, #20
 800d0d8:	46bd      	mov	sp, r7
 800d0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0de:	4770      	bx	lr

0800d0e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800d0e0:	b480      	push	{r7}
 800d0e2:	b083      	sub	sp, #12
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	6078      	str	r0, [r7, #4]
 800d0e8:	460b      	mov	r3, r1
 800d0ea:	807b      	strh	r3, [r7, #2]
 800d0ec:	4613      	mov	r3, r2
 800d0ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800d0f0:	787b      	ldrb	r3, [r7, #1]
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d003      	beq.n	800d0fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800d0f6:	887a      	ldrh	r2, [r7, #2]
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800d0fc:	e002      	b.n	800d104 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800d0fe:	887a      	ldrh	r2, [r7, #2]
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800d104:	bf00      	nop
 800d106:	370c      	adds	r7, #12
 800d108:	46bd      	mov	sp, r7
 800d10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d10e:	4770      	bx	lr

0800d110 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b082      	sub	sp, #8
 800d114:	af00      	add	r7, sp, #0
 800d116:	4603      	mov	r3, r0
 800d118:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800d11a:	4b08      	ldr	r3, [pc, #32]	@ (800d13c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800d11c:	695a      	ldr	r2, [r3, #20]
 800d11e:	88fb      	ldrh	r3, [r7, #6]
 800d120:	4013      	ands	r3, r2
 800d122:	2b00      	cmp	r3, #0
 800d124:	d006      	beq.n	800d134 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800d126:	4a05      	ldr	r2, [pc, #20]	@ (800d13c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800d128:	88fb      	ldrh	r3, [r7, #6]
 800d12a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800d12c:	88fb      	ldrh	r3, [r7, #6]
 800d12e:	4618      	mov	r0, r3
 800d130:	f7f9 fae2 	bl	80066f8 <HAL_GPIO_EXTI_Callback>
  }
}
 800d134:	bf00      	nop
 800d136:	3708      	adds	r7, #8
 800d138:	46bd      	mov	sp, r7
 800d13a:	bd80      	pop	{r7, pc}
 800d13c:	40010400 	.word	0x40010400

0800d140 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800d140:	b480      	push	{r7}
 800d142:	b085      	sub	sp, #20
 800d144:	af00      	add	r7, sp, #0
 800d146:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d141      	bne.n	800d1d2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d14e:	4b4b      	ldr	r3, [pc, #300]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d156:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d15a:	d131      	bne.n	800d1c0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d15c:	4b47      	ldr	r3, [pc, #284]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d15e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d162:	4a46      	ldr	r2, [pc, #280]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d164:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d168:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d16c:	4b43      	ldr	r3, [pc, #268]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d174:	4a41      	ldr	r2, [pc, #260]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d176:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d17a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d17c:	4b40      	ldr	r3, [pc, #256]	@ (800d280 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	2232      	movs	r2, #50	@ 0x32
 800d182:	fb02 f303 	mul.w	r3, r2, r3
 800d186:	4a3f      	ldr	r2, [pc, #252]	@ (800d284 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d188:	fba2 2303 	umull	r2, r3, r2, r3
 800d18c:	0c9b      	lsrs	r3, r3, #18
 800d18e:	3301      	adds	r3, #1
 800d190:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d192:	e002      	b.n	800d19a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	3b01      	subs	r3, #1
 800d198:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d19a:	4b38      	ldr	r3, [pc, #224]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d19c:	695b      	ldr	r3, [r3, #20]
 800d19e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d1a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d1a6:	d102      	bne.n	800d1ae <HAL_PWREx_ControlVoltageScaling+0x6e>
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d1f2      	bne.n	800d194 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d1ae:	4b33      	ldr	r3, [pc, #204]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d1b0:	695b      	ldr	r3, [r3, #20]
 800d1b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d1b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d1ba:	d158      	bne.n	800d26e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d1bc:	2303      	movs	r3, #3
 800d1be:	e057      	b.n	800d270 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d1c0:	4b2e      	ldr	r3, [pc, #184]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d1c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d1c6:	4a2d      	ldr	r2, [pc, #180]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d1c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d1cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d1d0:	e04d      	b.n	800d26e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d1d8:	d141      	bne.n	800d25e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d1da:	4b28      	ldr	r3, [pc, #160]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d1e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d1e6:	d131      	bne.n	800d24c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d1e8:	4b24      	ldr	r3, [pc, #144]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d1ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d1ee:	4a23      	ldr	r2, [pc, #140]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d1f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d1f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d1f8:	4b20      	ldr	r3, [pc, #128]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d200:	4a1e      	ldr	r2, [pc, #120]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d202:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d206:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d208:	4b1d      	ldr	r3, [pc, #116]	@ (800d280 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	2232      	movs	r2, #50	@ 0x32
 800d20e:	fb02 f303 	mul.w	r3, r2, r3
 800d212:	4a1c      	ldr	r2, [pc, #112]	@ (800d284 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d214:	fba2 2303 	umull	r2, r3, r2, r3
 800d218:	0c9b      	lsrs	r3, r3, #18
 800d21a:	3301      	adds	r3, #1
 800d21c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d21e:	e002      	b.n	800d226 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	3b01      	subs	r3, #1
 800d224:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d226:	4b15      	ldr	r3, [pc, #84]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d228:	695b      	ldr	r3, [r3, #20]
 800d22a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d22e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d232:	d102      	bne.n	800d23a <HAL_PWREx_ControlVoltageScaling+0xfa>
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	2b00      	cmp	r3, #0
 800d238:	d1f2      	bne.n	800d220 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d23a:	4b10      	ldr	r3, [pc, #64]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d23c:	695b      	ldr	r3, [r3, #20]
 800d23e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d242:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d246:	d112      	bne.n	800d26e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d248:	2303      	movs	r3, #3
 800d24a:	e011      	b.n	800d270 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d24c:	4b0b      	ldr	r3, [pc, #44]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d24e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d252:	4a0a      	ldr	r2, [pc, #40]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d254:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d258:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d25c:	e007      	b.n	800d26e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800d25e:	4b07      	ldr	r3, [pc, #28]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d266:	4a05      	ldr	r2, [pc, #20]	@ (800d27c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d268:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d26c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800d26e:	2300      	movs	r3, #0
}
 800d270:	4618      	mov	r0, r3
 800d272:	3714      	adds	r7, #20
 800d274:	46bd      	mov	sp, r7
 800d276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d27a:	4770      	bx	lr
 800d27c:	40007000 	.word	0x40007000
 800d280:	20000028 	.word	0x20000028
 800d284:	431bde83 	.word	0x431bde83

0800d288 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800d288:	b480      	push	{r7}
 800d28a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800d28c:	4b05      	ldr	r3, [pc, #20]	@ (800d2a4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d28e:	689b      	ldr	r3, [r3, #8]
 800d290:	4a04      	ldr	r2, [pc, #16]	@ (800d2a4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d292:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d296:	6093      	str	r3, [r2, #8]
}
 800d298:	bf00      	nop
 800d29a:	46bd      	mov	sp, r7
 800d29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a0:	4770      	bx	lr
 800d2a2:	bf00      	nop
 800d2a4:	40007000 	.word	0x40007000

0800d2a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d2a8:	b580      	push	{r7, lr}
 800d2aa:	b088      	sub	sp, #32
 800d2ac:	af00      	add	r7, sp, #0
 800d2ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d101      	bne.n	800d2ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d2b6:	2301      	movs	r3, #1
 800d2b8:	e2fe      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	f003 0301 	and.w	r3, r3, #1
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d075      	beq.n	800d3b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d2c6:	4b97      	ldr	r3, [pc, #604]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d2c8:	689b      	ldr	r3, [r3, #8]
 800d2ca:	f003 030c 	and.w	r3, r3, #12
 800d2ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d2d0:	4b94      	ldr	r3, [pc, #592]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d2d2:	68db      	ldr	r3, [r3, #12]
 800d2d4:	f003 0303 	and.w	r3, r3, #3
 800d2d8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800d2da:	69bb      	ldr	r3, [r7, #24]
 800d2dc:	2b0c      	cmp	r3, #12
 800d2de:	d102      	bne.n	800d2e6 <HAL_RCC_OscConfig+0x3e>
 800d2e0:	697b      	ldr	r3, [r7, #20]
 800d2e2:	2b03      	cmp	r3, #3
 800d2e4:	d002      	beq.n	800d2ec <HAL_RCC_OscConfig+0x44>
 800d2e6:	69bb      	ldr	r3, [r7, #24]
 800d2e8:	2b08      	cmp	r3, #8
 800d2ea:	d10b      	bne.n	800d304 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d2ec:	4b8d      	ldr	r3, [pc, #564]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d05b      	beq.n	800d3b0 <HAL_RCC_OscConfig+0x108>
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	685b      	ldr	r3, [r3, #4]
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d157      	bne.n	800d3b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d300:	2301      	movs	r3, #1
 800d302:	e2d9      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	685b      	ldr	r3, [r3, #4]
 800d308:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d30c:	d106      	bne.n	800d31c <HAL_RCC_OscConfig+0x74>
 800d30e:	4b85      	ldr	r3, [pc, #532]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	4a84      	ldr	r2, [pc, #528]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d314:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d318:	6013      	str	r3, [r2, #0]
 800d31a:	e01d      	b.n	800d358 <HAL_RCC_OscConfig+0xb0>
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	685b      	ldr	r3, [r3, #4]
 800d320:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d324:	d10c      	bne.n	800d340 <HAL_RCC_OscConfig+0x98>
 800d326:	4b7f      	ldr	r3, [pc, #508]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	4a7e      	ldr	r2, [pc, #504]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d32c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d330:	6013      	str	r3, [r2, #0]
 800d332:	4b7c      	ldr	r3, [pc, #496]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	4a7b      	ldr	r2, [pc, #492]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d338:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d33c:	6013      	str	r3, [r2, #0]
 800d33e:	e00b      	b.n	800d358 <HAL_RCC_OscConfig+0xb0>
 800d340:	4b78      	ldr	r3, [pc, #480]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	4a77      	ldr	r2, [pc, #476]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d346:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d34a:	6013      	str	r3, [r2, #0]
 800d34c:	4b75      	ldr	r3, [pc, #468]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	4a74      	ldr	r2, [pc, #464]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d352:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d356:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	685b      	ldr	r3, [r3, #4]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d013      	beq.n	800d388 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d360:	f7fd f8e2 	bl	800a528 <HAL_GetTick>
 800d364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d366:	e008      	b.n	800d37a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d368:	f7fd f8de 	bl	800a528 <HAL_GetTick>
 800d36c:	4602      	mov	r2, r0
 800d36e:	693b      	ldr	r3, [r7, #16]
 800d370:	1ad3      	subs	r3, r2, r3
 800d372:	2b64      	cmp	r3, #100	@ 0x64
 800d374:	d901      	bls.n	800d37a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d376:	2303      	movs	r3, #3
 800d378:	e29e      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d37a:	4b6a      	ldr	r3, [pc, #424]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d382:	2b00      	cmp	r3, #0
 800d384:	d0f0      	beq.n	800d368 <HAL_RCC_OscConfig+0xc0>
 800d386:	e014      	b.n	800d3b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d388:	f7fd f8ce 	bl	800a528 <HAL_GetTick>
 800d38c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d38e:	e008      	b.n	800d3a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d390:	f7fd f8ca 	bl	800a528 <HAL_GetTick>
 800d394:	4602      	mov	r2, r0
 800d396:	693b      	ldr	r3, [r7, #16]
 800d398:	1ad3      	subs	r3, r2, r3
 800d39a:	2b64      	cmp	r3, #100	@ 0x64
 800d39c:	d901      	bls.n	800d3a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d39e:	2303      	movs	r3, #3
 800d3a0:	e28a      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d3a2:	4b60      	ldr	r3, [pc, #384]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d1f0      	bne.n	800d390 <HAL_RCC_OscConfig+0xe8>
 800d3ae:	e000      	b.n	800d3b2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d3b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	f003 0302 	and.w	r3, r3, #2
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d075      	beq.n	800d4aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d3be:	4b59      	ldr	r3, [pc, #356]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d3c0:	689b      	ldr	r3, [r3, #8]
 800d3c2:	f003 030c 	and.w	r3, r3, #12
 800d3c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d3c8:	4b56      	ldr	r3, [pc, #344]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d3ca:	68db      	ldr	r3, [r3, #12]
 800d3cc:	f003 0303 	and.w	r3, r3, #3
 800d3d0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800d3d2:	69bb      	ldr	r3, [r7, #24]
 800d3d4:	2b0c      	cmp	r3, #12
 800d3d6:	d102      	bne.n	800d3de <HAL_RCC_OscConfig+0x136>
 800d3d8:	697b      	ldr	r3, [r7, #20]
 800d3da:	2b02      	cmp	r3, #2
 800d3dc:	d002      	beq.n	800d3e4 <HAL_RCC_OscConfig+0x13c>
 800d3de:	69bb      	ldr	r3, [r7, #24]
 800d3e0:	2b04      	cmp	r3, #4
 800d3e2:	d11f      	bne.n	800d424 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d3e4:	4b4f      	ldr	r3, [pc, #316]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d005      	beq.n	800d3fc <HAL_RCC_OscConfig+0x154>
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	68db      	ldr	r3, [r3, #12]
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d101      	bne.n	800d3fc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800d3f8:	2301      	movs	r3, #1
 800d3fa:	e25d      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d3fc:	4b49      	ldr	r3, [pc, #292]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d3fe:	685b      	ldr	r3, [r3, #4]
 800d400:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	691b      	ldr	r3, [r3, #16]
 800d408:	061b      	lsls	r3, r3, #24
 800d40a:	4946      	ldr	r1, [pc, #280]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d40c:	4313      	orrs	r3, r2
 800d40e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d410:	4b45      	ldr	r3, [pc, #276]	@ (800d528 <HAL_RCC_OscConfig+0x280>)
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	4618      	mov	r0, r3
 800d416:	f7fb fef1 	bl	80091fc <HAL_InitTick>
 800d41a:	4603      	mov	r3, r0
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d043      	beq.n	800d4a8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800d420:	2301      	movs	r3, #1
 800d422:	e249      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	68db      	ldr	r3, [r3, #12]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d023      	beq.n	800d474 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d42c:	4b3d      	ldr	r3, [pc, #244]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	4a3c      	ldr	r2, [pc, #240]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d432:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d436:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d438:	f7fd f876 	bl	800a528 <HAL_GetTick>
 800d43c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d43e:	e008      	b.n	800d452 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d440:	f7fd f872 	bl	800a528 <HAL_GetTick>
 800d444:	4602      	mov	r2, r0
 800d446:	693b      	ldr	r3, [r7, #16]
 800d448:	1ad3      	subs	r3, r2, r3
 800d44a:	2b02      	cmp	r3, #2
 800d44c:	d901      	bls.n	800d452 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d44e:	2303      	movs	r3, #3
 800d450:	e232      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d452:	4b34      	ldr	r3, [pc, #208]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d0f0      	beq.n	800d440 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d45e:	4b31      	ldr	r3, [pc, #196]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d460:	685b      	ldr	r3, [r3, #4]
 800d462:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	691b      	ldr	r3, [r3, #16]
 800d46a:	061b      	lsls	r3, r3, #24
 800d46c:	492d      	ldr	r1, [pc, #180]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d46e:	4313      	orrs	r3, r2
 800d470:	604b      	str	r3, [r1, #4]
 800d472:	e01a      	b.n	800d4aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d474:	4b2b      	ldr	r3, [pc, #172]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	4a2a      	ldr	r2, [pc, #168]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d47a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d47e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d480:	f7fd f852 	bl	800a528 <HAL_GetTick>
 800d484:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d486:	e008      	b.n	800d49a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d488:	f7fd f84e 	bl	800a528 <HAL_GetTick>
 800d48c:	4602      	mov	r2, r0
 800d48e:	693b      	ldr	r3, [r7, #16]
 800d490:	1ad3      	subs	r3, r2, r3
 800d492:	2b02      	cmp	r3, #2
 800d494:	d901      	bls.n	800d49a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800d496:	2303      	movs	r3, #3
 800d498:	e20e      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d49a:	4b22      	ldr	r3, [pc, #136]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d1f0      	bne.n	800d488 <HAL_RCC_OscConfig+0x1e0>
 800d4a6:	e000      	b.n	800d4aa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d4a8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	f003 0308 	and.w	r3, r3, #8
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d041      	beq.n	800d53a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	695b      	ldr	r3, [r3, #20]
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	d01c      	beq.n	800d4f8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d4be:	4b19      	ldr	r3, [pc, #100]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d4c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d4c4:	4a17      	ldr	r2, [pc, #92]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d4c6:	f043 0301 	orr.w	r3, r3, #1
 800d4ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d4ce:	f7fd f82b 	bl	800a528 <HAL_GetTick>
 800d4d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d4d4:	e008      	b.n	800d4e8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d4d6:	f7fd f827 	bl	800a528 <HAL_GetTick>
 800d4da:	4602      	mov	r2, r0
 800d4dc:	693b      	ldr	r3, [r7, #16]
 800d4de:	1ad3      	subs	r3, r2, r3
 800d4e0:	2b02      	cmp	r3, #2
 800d4e2:	d901      	bls.n	800d4e8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d4e4:	2303      	movs	r3, #3
 800d4e6:	e1e7      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d4e8:	4b0e      	ldr	r3, [pc, #56]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d4ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d4ee:	f003 0302 	and.w	r3, r3, #2
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d0ef      	beq.n	800d4d6 <HAL_RCC_OscConfig+0x22e>
 800d4f6:	e020      	b.n	800d53a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d4f8:	4b0a      	ldr	r3, [pc, #40]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d4fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d4fe:	4a09      	ldr	r2, [pc, #36]	@ (800d524 <HAL_RCC_OscConfig+0x27c>)
 800d500:	f023 0301 	bic.w	r3, r3, #1
 800d504:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d508:	f7fd f80e 	bl	800a528 <HAL_GetTick>
 800d50c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d50e:	e00d      	b.n	800d52c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d510:	f7fd f80a 	bl	800a528 <HAL_GetTick>
 800d514:	4602      	mov	r2, r0
 800d516:	693b      	ldr	r3, [r7, #16]
 800d518:	1ad3      	subs	r3, r2, r3
 800d51a:	2b02      	cmp	r3, #2
 800d51c:	d906      	bls.n	800d52c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d51e:	2303      	movs	r3, #3
 800d520:	e1ca      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
 800d522:	bf00      	nop
 800d524:	40021000 	.word	0x40021000
 800d528:	2000002c 	.word	0x2000002c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d52c:	4b8c      	ldr	r3, [pc, #560]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d52e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d532:	f003 0302 	and.w	r3, r3, #2
 800d536:	2b00      	cmp	r3, #0
 800d538:	d1ea      	bne.n	800d510 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	f003 0304 	and.w	r3, r3, #4
 800d542:	2b00      	cmp	r3, #0
 800d544:	f000 80a6 	beq.w	800d694 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d548:	2300      	movs	r3, #0
 800d54a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d54c:	4b84      	ldr	r3, [pc, #528]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d54e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d550:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d554:	2b00      	cmp	r3, #0
 800d556:	d101      	bne.n	800d55c <HAL_RCC_OscConfig+0x2b4>
 800d558:	2301      	movs	r3, #1
 800d55a:	e000      	b.n	800d55e <HAL_RCC_OscConfig+0x2b6>
 800d55c:	2300      	movs	r3, #0
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d00d      	beq.n	800d57e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d562:	4b7f      	ldr	r3, [pc, #508]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d566:	4a7e      	ldr	r2, [pc, #504]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d568:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d56c:	6593      	str	r3, [r2, #88]	@ 0x58
 800d56e:	4b7c      	ldr	r3, [pc, #496]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d576:	60fb      	str	r3, [r7, #12]
 800d578:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800d57a:	2301      	movs	r3, #1
 800d57c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d57e:	4b79      	ldr	r3, [pc, #484]	@ (800d764 <HAL_RCC_OscConfig+0x4bc>)
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d586:	2b00      	cmp	r3, #0
 800d588:	d118      	bne.n	800d5bc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d58a:	4b76      	ldr	r3, [pc, #472]	@ (800d764 <HAL_RCC_OscConfig+0x4bc>)
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	4a75      	ldr	r2, [pc, #468]	@ (800d764 <HAL_RCC_OscConfig+0x4bc>)
 800d590:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d594:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d596:	f7fc ffc7 	bl	800a528 <HAL_GetTick>
 800d59a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d59c:	e008      	b.n	800d5b0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d59e:	f7fc ffc3 	bl	800a528 <HAL_GetTick>
 800d5a2:	4602      	mov	r2, r0
 800d5a4:	693b      	ldr	r3, [r7, #16]
 800d5a6:	1ad3      	subs	r3, r2, r3
 800d5a8:	2b02      	cmp	r3, #2
 800d5aa:	d901      	bls.n	800d5b0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800d5ac:	2303      	movs	r3, #3
 800d5ae:	e183      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d5b0:	4b6c      	ldr	r3, [pc, #432]	@ (800d764 <HAL_RCC_OscConfig+0x4bc>)
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d0f0      	beq.n	800d59e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	689b      	ldr	r3, [r3, #8]
 800d5c0:	2b01      	cmp	r3, #1
 800d5c2:	d108      	bne.n	800d5d6 <HAL_RCC_OscConfig+0x32e>
 800d5c4:	4b66      	ldr	r3, [pc, #408]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d5c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d5ca:	4a65      	ldr	r2, [pc, #404]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d5cc:	f043 0301 	orr.w	r3, r3, #1
 800d5d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d5d4:	e024      	b.n	800d620 <HAL_RCC_OscConfig+0x378>
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	689b      	ldr	r3, [r3, #8]
 800d5da:	2b05      	cmp	r3, #5
 800d5dc:	d110      	bne.n	800d600 <HAL_RCC_OscConfig+0x358>
 800d5de:	4b60      	ldr	r3, [pc, #384]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d5e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d5e4:	4a5e      	ldr	r2, [pc, #376]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d5e6:	f043 0304 	orr.w	r3, r3, #4
 800d5ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d5ee:	4b5c      	ldr	r3, [pc, #368]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d5f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d5f4:	4a5a      	ldr	r2, [pc, #360]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d5f6:	f043 0301 	orr.w	r3, r3, #1
 800d5fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d5fe:	e00f      	b.n	800d620 <HAL_RCC_OscConfig+0x378>
 800d600:	4b57      	ldr	r3, [pc, #348]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d602:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d606:	4a56      	ldr	r2, [pc, #344]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d608:	f023 0301 	bic.w	r3, r3, #1
 800d60c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d610:	4b53      	ldr	r3, [pc, #332]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d612:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d616:	4a52      	ldr	r2, [pc, #328]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d618:	f023 0304 	bic.w	r3, r3, #4
 800d61c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	689b      	ldr	r3, [r3, #8]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d016      	beq.n	800d656 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d628:	f7fc ff7e 	bl	800a528 <HAL_GetTick>
 800d62c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d62e:	e00a      	b.n	800d646 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d630:	f7fc ff7a 	bl	800a528 <HAL_GetTick>
 800d634:	4602      	mov	r2, r0
 800d636:	693b      	ldr	r3, [r7, #16]
 800d638:	1ad3      	subs	r3, r2, r3
 800d63a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d63e:	4293      	cmp	r3, r2
 800d640:	d901      	bls.n	800d646 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800d642:	2303      	movs	r3, #3
 800d644:	e138      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d646:	4b46      	ldr	r3, [pc, #280]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d648:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d64c:	f003 0302 	and.w	r3, r3, #2
 800d650:	2b00      	cmp	r3, #0
 800d652:	d0ed      	beq.n	800d630 <HAL_RCC_OscConfig+0x388>
 800d654:	e015      	b.n	800d682 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d656:	f7fc ff67 	bl	800a528 <HAL_GetTick>
 800d65a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d65c:	e00a      	b.n	800d674 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d65e:	f7fc ff63 	bl	800a528 <HAL_GetTick>
 800d662:	4602      	mov	r2, r0
 800d664:	693b      	ldr	r3, [r7, #16]
 800d666:	1ad3      	subs	r3, r2, r3
 800d668:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d66c:	4293      	cmp	r3, r2
 800d66e:	d901      	bls.n	800d674 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800d670:	2303      	movs	r3, #3
 800d672:	e121      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d674:	4b3a      	ldr	r3, [pc, #232]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d676:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d67a:	f003 0302 	and.w	r3, r3, #2
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d1ed      	bne.n	800d65e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800d682:	7ffb      	ldrb	r3, [r7, #31]
 800d684:	2b01      	cmp	r3, #1
 800d686:	d105      	bne.n	800d694 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d688:	4b35      	ldr	r3, [pc, #212]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d68a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d68c:	4a34      	ldr	r2, [pc, #208]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d68e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d692:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	f003 0320 	and.w	r3, r3, #32
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d03c      	beq.n	800d71a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	699b      	ldr	r3, [r3, #24]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d01c      	beq.n	800d6e2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d6a8:	4b2d      	ldr	r3, [pc, #180]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d6aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d6ae:	4a2c      	ldr	r2, [pc, #176]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d6b0:	f043 0301 	orr.w	r3, r3, #1
 800d6b4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d6b8:	f7fc ff36 	bl	800a528 <HAL_GetTick>
 800d6bc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d6be:	e008      	b.n	800d6d2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d6c0:	f7fc ff32 	bl	800a528 <HAL_GetTick>
 800d6c4:	4602      	mov	r2, r0
 800d6c6:	693b      	ldr	r3, [r7, #16]
 800d6c8:	1ad3      	subs	r3, r2, r3
 800d6ca:	2b02      	cmp	r3, #2
 800d6cc:	d901      	bls.n	800d6d2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800d6ce:	2303      	movs	r3, #3
 800d6d0:	e0f2      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d6d2:	4b23      	ldr	r3, [pc, #140]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d6d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d6d8:	f003 0302 	and.w	r3, r3, #2
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d0ef      	beq.n	800d6c0 <HAL_RCC_OscConfig+0x418>
 800d6e0:	e01b      	b.n	800d71a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d6e2:	4b1f      	ldr	r3, [pc, #124]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d6e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d6e8:	4a1d      	ldr	r2, [pc, #116]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d6ea:	f023 0301 	bic.w	r3, r3, #1
 800d6ee:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d6f2:	f7fc ff19 	bl	800a528 <HAL_GetTick>
 800d6f6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d6f8:	e008      	b.n	800d70c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d6fa:	f7fc ff15 	bl	800a528 <HAL_GetTick>
 800d6fe:	4602      	mov	r2, r0
 800d700:	693b      	ldr	r3, [r7, #16]
 800d702:	1ad3      	subs	r3, r2, r3
 800d704:	2b02      	cmp	r3, #2
 800d706:	d901      	bls.n	800d70c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800d708:	2303      	movs	r3, #3
 800d70a:	e0d5      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d70c:	4b14      	ldr	r3, [pc, #80]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d70e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d712:	f003 0302 	and.w	r3, r3, #2
 800d716:	2b00      	cmp	r3, #0
 800d718:	d1ef      	bne.n	800d6fa <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	69db      	ldr	r3, [r3, #28]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	f000 80c9 	beq.w	800d8b6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d724:	4b0e      	ldr	r3, [pc, #56]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d726:	689b      	ldr	r3, [r3, #8]
 800d728:	f003 030c 	and.w	r3, r3, #12
 800d72c:	2b0c      	cmp	r3, #12
 800d72e:	f000 8083 	beq.w	800d838 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	69db      	ldr	r3, [r3, #28]
 800d736:	2b02      	cmp	r3, #2
 800d738:	d15e      	bne.n	800d7f8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d73a:	4b09      	ldr	r3, [pc, #36]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	4a08      	ldr	r2, [pc, #32]	@ (800d760 <HAL_RCC_OscConfig+0x4b8>)
 800d740:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d744:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d746:	f7fc feef 	bl	800a528 <HAL_GetTick>
 800d74a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d74c:	e00c      	b.n	800d768 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d74e:	f7fc feeb 	bl	800a528 <HAL_GetTick>
 800d752:	4602      	mov	r2, r0
 800d754:	693b      	ldr	r3, [r7, #16]
 800d756:	1ad3      	subs	r3, r2, r3
 800d758:	2b02      	cmp	r3, #2
 800d75a:	d905      	bls.n	800d768 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800d75c:	2303      	movs	r3, #3
 800d75e:	e0ab      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
 800d760:	40021000 	.word	0x40021000
 800d764:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d768:	4b55      	ldr	r3, [pc, #340]	@ (800d8c0 <HAL_RCC_OscConfig+0x618>)
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d770:	2b00      	cmp	r3, #0
 800d772:	d1ec      	bne.n	800d74e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d774:	4b52      	ldr	r3, [pc, #328]	@ (800d8c0 <HAL_RCC_OscConfig+0x618>)
 800d776:	68da      	ldr	r2, [r3, #12]
 800d778:	4b52      	ldr	r3, [pc, #328]	@ (800d8c4 <HAL_RCC_OscConfig+0x61c>)
 800d77a:	4013      	ands	r3, r2
 800d77c:	687a      	ldr	r2, [r7, #4]
 800d77e:	6a11      	ldr	r1, [r2, #32]
 800d780:	687a      	ldr	r2, [r7, #4]
 800d782:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d784:	3a01      	subs	r2, #1
 800d786:	0112      	lsls	r2, r2, #4
 800d788:	4311      	orrs	r1, r2
 800d78a:	687a      	ldr	r2, [r7, #4]
 800d78c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800d78e:	0212      	lsls	r2, r2, #8
 800d790:	4311      	orrs	r1, r2
 800d792:	687a      	ldr	r2, [r7, #4]
 800d794:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d796:	0852      	lsrs	r2, r2, #1
 800d798:	3a01      	subs	r2, #1
 800d79a:	0552      	lsls	r2, r2, #21
 800d79c:	4311      	orrs	r1, r2
 800d79e:	687a      	ldr	r2, [r7, #4]
 800d7a0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800d7a2:	0852      	lsrs	r2, r2, #1
 800d7a4:	3a01      	subs	r2, #1
 800d7a6:	0652      	lsls	r2, r2, #25
 800d7a8:	4311      	orrs	r1, r2
 800d7aa:	687a      	ldr	r2, [r7, #4]
 800d7ac:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d7ae:	06d2      	lsls	r2, r2, #27
 800d7b0:	430a      	orrs	r2, r1
 800d7b2:	4943      	ldr	r1, [pc, #268]	@ (800d8c0 <HAL_RCC_OscConfig+0x618>)
 800d7b4:	4313      	orrs	r3, r2
 800d7b6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d7b8:	4b41      	ldr	r3, [pc, #260]	@ (800d8c0 <HAL_RCC_OscConfig+0x618>)
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	4a40      	ldr	r2, [pc, #256]	@ (800d8c0 <HAL_RCC_OscConfig+0x618>)
 800d7be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d7c2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d7c4:	4b3e      	ldr	r3, [pc, #248]	@ (800d8c0 <HAL_RCC_OscConfig+0x618>)
 800d7c6:	68db      	ldr	r3, [r3, #12]
 800d7c8:	4a3d      	ldr	r2, [pc, #244]	@ (800d8c0 <HAL_RCC_OscConfig+0x618>)
 800d7ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d7ce:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d7d0:	f7fc feaa 	bl	800a528 <HAL_GetTick>
 800d7d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d7d6:	e008      	b.n	800d7ea <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d7d8:	f7fc fea6 	bl	800a528 <HAL_GetTick>
 800d7dc:	4602      	mov	r2, r0
 800d7de:	693b      	ldr	r3, [r7, #16]
 800d7e0:	1ad3      	subs	r3, r2, r3
 800d7e2:	2b02      	cmp	r3, #2
 800d7e4:	d901      	bls.n	800d7ea <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800d7e6:	2303      	movs	r3, #3
 800d7e8:	e066      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d7ea:	4b35      	ldr	r3, [pc, #212]	@ (800d8c0 <HAL_RCC_OscConfig+0x618>)
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d0f0      	beq.n	800d7d8 <HAL_RCC_OscConfig+0x530>
 800d7f6:	e05e      	b.n	800d8b6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d7f8:	4b31      	ldr	r3, [pc, #196]	@ (800d8c0 <HAL_RCC_OscConfig+0x618>)
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	4a30      	ldr	r2, [pc, #192]	@ (800d8c0 <HAL_RCC_OscConfig+0x618>)
 800d7fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d802:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d804:	f7fc fe90 	bl	800a528 <HAL_GetTick>
 800d808:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d80a:	e008      	b.n	800d81e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d80c:	f7fc fe8c 	bl	800a528 <HAL_GetTick>
 800d810:	4602      	mov	r2, r0
 800d812:	693b      	ldr	r3, [r7, #16]
 800d814:	1ad3      	subs	r3, r2, r3
 800d816:	2b02      	cmp	r3, #2
 800d818:	d901      	bls.n	800d81e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800d81a:	2303      	movs	r3, #3
 800d81c:	e04c      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d81e:	4b28      	ldr	r3, [pc, #160]	@ (800d8c0 <HAL_RCC_OscConfig+0x618>)
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d826:	2b00      	cmp	r3, #0
 800d828:	d1f0      	bne.n	800d80c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800d82a:	4b25      	ldr	r3, [pc, #148]	@ (800d8c0 <HAL_RCC_OscConfig+0x618>)
 800d82c:	68da      	ldr	r2, [r3, #12]
 800d82e:	4924      	ldr	r1, [pc, #144]	@ (800d8c0 <HAL_RCC_OscConfig+0x618>)
 800d830:	4b25      	ldr	r3, [pc, #148]	@ (800d8c8 <HAL_RCC_OscConfig+0x620>)
 800d832:	4013      	ands	r3, r2
 800d834:	60cb      	str	r3, [r1, #12]
 800d836:	e03e      	b.n	800d8b6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	69db      	ldr	r3, [r3, #28]
 800d83c:	2b01      	cmp	r3, #1
 800d83e:	d101      	bne.n	800d844 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800d840:	2301      	movs	r3, #1
 800d842:	e039      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800d844:	4b1e      	ldr	r3, [pc, #120]	@ (800d8c0 <HAL_RCC_OscConfig+0x618>)
 800d846:	68db      	ldr	r3, [r3, #12]
 800d848:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d84a:	697b      	ldr	r3, [r7, #20]
 800d84c:	f003 0203 	and.w	r2, r3, #3
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	6a1b      	ldr	r3, [r3, #32]
 800d854:	429a      	cmp	r2, r3
 800d856:	d12c      	bne.n	800d8b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d858:	697b      	ldr	r3, [r7, #20]
 800d85a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d862:	3b01      	subs	r3, #1
 800d864:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d866:	429a      	cmp	r2, r3
 800d868:	d123      	bne.n	800d8b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d86a:	697b      	ldr	r3, [r7, #20]
 800d86c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d874:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d876:	429a      	cmp	r2, r3
 800d878:	d11b      	bne.n	800d8b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d87a:	697b      	ldr	r3, [r7, #20]
 800d87c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d884:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d886:	429a      	cmp	r2, r3
 800d888:	d113      	bne.n	800d8b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d88a:	697b      	ldr	r3, [r7, #20]
 800d88c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d894:	085b      	lsrs	r3, r3, #1
 800d896:	3b01      	subs	r3, #1
 800d898:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d89a:	429a      	cmp	r2, r3
 800d89c:	d109      	bne.n	800d8b2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800d89e:	697b      	ldr	r3, [r7, #20]
 800d8a0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d8a8:	085b      	lsrs	r3, r3, #1
 800d8aa:	3b01      	subs	r3, #1
 800d8ac:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d8ae:	429a      	cmp	r2, r3
 800d8b0:	d001      	beq.n	800d8b6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800d8b2:	2301      	movs	r3, #1
 800d8b4:	e000      	b.n	800d8b8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800d8b6:	2300      	movs	r3, #0
}
 800d8b8:	4618      	mov	r0, r3
 800d8ba:	3720      	adds	r7, #32
 800d8bc:	46bd      	mov	sp, r7
 800d8be:	bd80      	pop	{r7, pc}
 800d8c0:	40021000 	.word	0x40021000
 800d8c4:	019f800c 	.word	0x019f800c
 800d8c8:	feeefffc 	.word	0xfeeefffc

0800d8cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d8cc:	b580      	push	{r7, lr}
 800d8ce:	b086      	sub	sp, #24
 800d8d0:	af00      	add	r7, sp, #0
 800d8d2:	6078      	str	r0, [r7, #4]
 800d8d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800d8d6:	2300      	movs	r3, #0
 800d8d8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d101      	bne.n	800d8e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800d8e0:	2301      	movs	r3, #1
 800d8e2:	e11e      	b.n	800db22 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d8e4:	4b91      	ldr	r3, [pc, #580]	@ (800db2c <HAL_RCC_ClockConfig+0x260>)
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	f003 030f 	and.w	r3, r3, #15
 800d8ec:	683a      	ldr	r2, [r7, #0]
 800d8ee:	429a      	cmp	r2, r3
 800d8f0:	d910      	bls.n	800d914 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d8f2:	4b8e      	ldr	r3, [pc, #568]	@ (800db2c <HAL_RCC_ClockConfig+0x260>)
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	f023 020f 	bic.w	r2, r3, #15
 800d8fa:	498c      	ldr	r1, [pc, #560]	@ (800db2c <HAL_RCC_ClockConfig+0x260>)
 800d8fc:	683b      	ldr	r3, [r7, #0]
 800d8fe:	4313      	orrs	r3, r2
 800d900:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d902:	4b8a      	ldr	r3, [pc, #552]	@ (800db2c <HAL_RCC_ClockConfig+0x260>)
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	f003 030f 	and.w	r3, r3, #15
 800d90a:	683a      	ldr	r2, [r7, #0]
 800d90c:	429a      	cmp	r2, r3
 800d90e:	d001      	beq.n	800d914 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800d910:	2301      	movs	r3, #1
 800d912:	e106      	b.n	800db22 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	f003 0301 	and.w	r3, r3, #1
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d073      	beq.n	800da08 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	685b      	ldr	r3, [r3, #4]
 800d924:	2b03      	cmp	r3, #3
 800d926:	d129      	bne.n	800d97c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d928:	4b81      	ldr	r3, [pc, #516]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d930:	2b00      	cmp	r3, #0
 800d932:	d101      	bne.n	800d938 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800d934:	2301      	movs	r3, #1
 800d936:	e0f4      	b.n	800db22 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800d938:	f000 f9d0 	bl	800dcdc <RCC_GetSysClockFreqFromPLLSource>
 800d93c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800d93e:	693b      	ldr	r3, [r7, #16]
 800d940:	4a7c      	ldr	r2, [pc, #496]	@ (800db34 <HAL_RCC_ClockConfig+0x268>)
 800d942:	4293      	cmp	r3, r2
 800d944:	d93f      	bls.n	800d9c6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d946:	4b7a      	ldr	r3, [pc, #488]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800d948:	689b      	ldr	r3, [r3, #8]
 800d94a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d009      	beq.n	800d966 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d033      	beq.n	800d9c6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d962:	2b00      	cmp	r3, #0
 800d964:	d12f      	bne.n	800d9c6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d966:	4b72      	ldr	r3, [pc, #456]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800d968:	689b      	ldr	r3, [r3, #8]
 800d96a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d96e:	4a70      	ldr	r2, [pc, #448]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800d970:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d974:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800d976:	2380      	movs	r3, #128	@ 0x80
 800d978:	617b      	str	r3, [r7, #20]
 800d97a:	e024      	b.n	800d9c6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	685b      	ldr	r3, [r3, #4]
 800d980:	2b02      	cmp	r3, #2
 800d982:	d107      	bne.n	800d994 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d984:	4b6a      	ldr	r3, [pc, #424]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d109      	bne.n	800d9a4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d990:	2301      	movs	r3, #1
 800d992:	e0c6      	b.n	800db22 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d994:	4b66      	ldr	r3, [pc, #408]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d101      	bne.n	800d9a4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d9a0:	2301      	movs	r3, #1
 800d9a2:	e0be      	b.n	800db22 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800d9a4:	f000 f8ce 	bl	800db44 <HAL_RCC_GetSysClockFreq>
 800d9a8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800d9aa:	693b      	ldr	r3, [r7, #16]
 800d9ac:	4a61      	ldr	r2, [pc, #388]	@ (800db34 <HAL_RCC_ClockConfig+0x268>)
 800d9ae:	4293      	cmp	r3, r2
 800d9b0:	d909      	bls.n	800d9c6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d9b2:	4b5f      	ldr	r3, [pc, #380]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800d9b4:	689b      	ldr	r3, [r3, #8]
 800d9b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d9ba:	4a5d      	ldr	r2, [pc, #372]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800d9bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d9c0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800d9c2:	2380      	movs	r3, #128	@ 0x80
 800d9c4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d9c6:	4b5a      	ldr	r3, [pc, #360]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800d9c8:	689b      	ldr	r3, [r3, #8]
 800d9ca:	f023 0203 	bic.w	r2, r3, #3
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	685b      	ldr	r3, [r3, #4]
 800d9d2:	4957      	ldr	r1, [pc, #348]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800d9d4:	4313      	orrs	r3, r2
 800d9d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d9d8:	f7fc fda6 	bl	800a528 <HAL_GetTick>
 800d9dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d9de:	e00a      	b.n	800d9f6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d9e0:	f7fc fda2 	bl	800a528 <HAL_GetTick>
 800d9e4:	4602      	mov	r2, r0
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	1ad3      	subs	r3, r2, r3
 800d9ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d9ee:	4293      	cmp	r3, r2
 800d9f0:	d901      	bls.n	800d9f6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800d9f2:	2303      	movs	r3, #3
 800d9f4:	e095      	b.n	800db22 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d9f6:	4b4e      	ldr	r3, [pc, #312]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800d9f8:	689b      	ldr	r3, [r3, #8]
 800d9fa:	f003 020c 	and.w	r2, r3, #12
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	685b      	ldr	r3, [r3, #4]
 800da02:	009b      	lsls	r3, r3, #2
 800da04:	429a      	cmp	r2, r3
 800da06:	d1eb      	bne.n	800d9e0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	f003 0302 	and.w	r3, r3, #2
 800da10:	2b00      	cmp	r3, #0
 800da12:	d023      	beq.n	800da5c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	f003 0304 	and.w	r3, r3, #4
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d005      	beq.n	800da2c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800da20:	4b43      	ldr	r3, [pc, #268]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800da22:	689b      	ldr	r3, [r3, #8]
 800da24:	4a42      	ldr	r2, [pc, #264]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800da26:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800da2a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	f003 0308 	and.w	r3, r3, #8
 800da34:	2b00      	cmp	r3, #0
 800da36:	d007      	beq.n	800da48 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800da38:	4b3d      	ldr	r3, [pc, #244]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800da3a:	689b      	ldr	r3, [r3, #8]
 800da3c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800da40:	4a3b      	ldr	r2, [pc, #236]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800da42:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800da46:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800da48:	4b39      	ldr	r3, [pc, #228]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800da4a:	689b      	ldr	r3, [r3, #8]
 800da4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	689b      	ldr	r3, [r3, #8]
 800da54:	4936      	ldr	r1, [pc, #216]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800da56:	4313      	orrs	r3, r2
 800da58:	608b      	str	r3, [r1, #8]
 800da5a:	e008      	b.n	800da6e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800da5c:	697b      	ldr	r3, [r7, #20]
 800da5e:	2b80      	cmp	r3, #128	@ 0x80
 800da60:	d105      	bne.n	800da6e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800da62:	4b33      	ldr	r3, [pc, #204]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800da64:	689b      	ldr	r3, [r3, #8]
 800da66:	4a32      	ldr	r2, [pc, #200]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800da68:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800da6c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800da6e:	4b2f      	ldr	r3, [pc, #188]	@ (800db2c <HAL_RCC_ClockConfig+0x260>)
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	f003 030f 	and.w	r3, r3, #15
 800da76:	683a      	ldr	r2, [r7, #0]
 800da78:	429a      	cmp	r2, r3
 800da7a:	d21d      	bcs.n	800dab8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800da7c:	4b2b      	ldr	r3, [pc, #172]	@ (800db2c <HAL_RCC_ClockConfig+0x260>)
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	f023 020f 	bic.w	r2, r3, #15
 800da84:	4929      	ldr	r1, [pc, #164]	@ (800db2c <HAL_RCC_ClockConfig+0x260>)
 800da86:	683b      	ldr	r3, [r7, #0]
 800da88:	4313      	orrs	r3, r2
 800da8a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800da8c:	f7fc fd4c 	bl	800a528 <HAL_GetTick>
 800da90:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800da92:	e00a      	b.n	800daaa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800da94:	f7fc fd48 	bl	800a528 <HAL_GetTick>
 800da98:	4602      	mov	r2, r0
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	1ad3      	subs	r3, r2, r3
 800da9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800daa2:	4293      	cmp	r3, r2
 800daa4:	d901      	bls.n	800daaa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800daa6:	2303      	movs	r3, #3
 800daa8:	e03b      	b.n	800db22 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800daaa:	4b20      	ldr	r3, [pc, #128]	@ (800db2c <HAL_RCC_ClockConfig+0x260>)
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	f003 030f 	and.w	r3, r3, #15
 800dab2:	683a      	ldr	r2, [r7, #0]
 800dab4:	429a      	cmp	r2, r3
 800dab6:	d1ed      	bne.n	800da94 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	f003 0304 	and.w	r3, r3, #4
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d008      	beq.n	800dad6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800dac4:	4b1a      	ldr	r3, [pc, #104]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800dac6:	689b      	ldr	r3, [r3, #8]
 800dac8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	68db      	ldr	r3, [r3, #12]
 800dad0:	4917      	ldr	r1, [pc, #92]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800dad2:	4313      	orrs	r3, r2
 800dad4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	f003 0308 	and.w	r3, r3, #8
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d009      	beq.n	800daf6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800dae2:	4b13      	ldr	r3, [pc, #76]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800dae4:	689b      	ldr	r3, [r3, #8]
 800dae6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	691b      	ldr	r3, [r3, #16]
 800daee:	00db      	lsls	r3, r3, #3
 800daf0:	490f      	ldr	r1, [pc, #60]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800daf2:	4313      	orrs	r3, r2
 800daf4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800daf6:	f000 f825 	bl	800db44 <HAL_RCC_GetSysClockFreq>
 800dafa:	4602      	mov	r2, r0
 800dafc:	4b0c      	ldr	r3, [pc, #48]	@ (800db30 <HAL_RCC_ClockConfig+0x264>)
 800dafe:	689b      	ldr	r3, [r3, #8]
 800db00:	091b      	lsrs	r3, r3, #4
 800db02:	f003 030f 	and.w	r3, r3, #15
 800db06:	490c      	ldr	r1, [pc, #48]	@ (800db38 <HAL_RCC_ClockConfig+0x26c>)
 800db08:	5ccb      	ldrb	r3, [r1, r3]
 800db0a:	f003 031f 	and.w	r3, r3, #31
 800db0e:	fa22 f303 	lsr.w	r3, r2, r3
 800db12:	4a0a      	ldr	r2, [pc, #40]	@ (800db3c <HAL_RCC_ClockConfig+0x270>)
 800db14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800db16:	4b0a      	ldr	r3, [pc, #40]	@ (800db40 <HAL_RCC_ClockConfig+0x274>)
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	4618      	mov	r0, r3
 800db1c:	f7fb fb6e 	bl	80091fc <HAL_InitTick>
 800db20:	4603      	mov	r3, r0
}
 800db22:	4618      	mov	r0, r3
 800db24:	3718      	adds	r7, #24
 800db26:	46bd      	mov	sp, r7
 800db28:	bd80      	pop	{r7, pc}
 800db2a:	bf00      	nop
 800db2c:	40022000 	.word	0x40022000
 800db30:	40021000 	.word	0x40021000
 800db34:	04c4b400 	.word	0x04c4b400
 800db38:	080184c0 	.word	0x080184c0
 800db3c:	20000028 	.word	0x20000028
 800db40:	2000002c 	.word	0x2000002c

0800db44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800db44:	b480      	push	{r7}
 800db46:	b087      	sub	sp, #28
 800db48:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800db4a:	4b2c      	ldr	r3, [pc, #176]	@ (800dbfc <HAL_RCC_GetSysClockFreq+0xb8>)
 800db4c:	689b      	ldr	r3, [r3, #8]
 800db4e:	f003 030c 	and.w	r3, r3, #12
 800db52:	2b04      	cmp	r3, #4
 800db54:	d102      	bne.n	800db5c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800db56:	4b2a      	ldr	r3, [pc, #168]	@ (800dc00 <HAL_RCC_GetSysClockFreq+0xbc>)
 800db58:	613b      	str	r3, [r7, #16]
 800db5a:	e047      	b.n	800dbec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800db5c:	4b27      	ldr	r3, [pc, #156]	@ (800dbfc <HAL_RCC_GetSysClockFreq+0xb8>)
 800db5e:	689b      	ldr	r3, [r3, #8]
 800db60:	f003 030c 	and.w	r3, r3, #12
 800db64:	2b08      	cmp	r3, #8
 800db66:	d102      	bne.n	800db6e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800db68:	4b26      	ldr	r3, [pc, #152]	@ (800dc04 <HAL_RCC_GetSysClockFreq+0xc0>)
 800db6a:	613b      	str	r3, [r7, #16]
 800db6c:	e03e      	b.n	800dbec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800db6e:	4b23      	ldr	r3, [pc, #140]	@ (800dbfc <HAL_RCC_GetSysClockFreq+0xb8>)
 800db70:	689b      	ldr	r3, [r3, #8]
 800db72:	f003 030c 	and.w	r3, r3, #12
 800db76:	2b0c      	cmp	r3, #12
 800db78:	d136      	bne.n	800dbe8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800db7a:	4b20      	ldr	r3, [pc, #128]	@ (800dbfc <HAL_RCC_GetSysClockFreq+0xb8>)
 800db7c:	68db      	ldr	r3, [r3, #12]
 800db7e:	f003 0303 	and.w	r3, r3, #3
 800db82:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800db84:	4b1d      	ldr	r3, [pc, #116]	@ (800dbfc <HAL_RCC_GetSysClockFreq+0xb8>)
 800db86:	68db      	ldr	r3, [r3, #12]
 800db88:	091b      	lsrs	r3, r3, #4
 800db8a:	f003 030f 	and.w	r3, r3, #15
 800db8e:	3301      	adds	r3, #1
 800db90:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	2b03      	cmp	r3, #3
 800db96:	d10c      	bne.n	800dbb2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800db98:	4a1a      	ldr	r2, [pc, #104]	@ (800dc04 <HAL_RCC_GetSysClockFreq+0xc0>)
 800db9a:	68bb      	ldr	r3, [r7, #8]
 800db9c:	fbb2 f3f3 	udiv	r3, r2, r3
 800dba0:	4a16      	ldr	r2, [pc, #88]	@ (800dbfc <HAL_RCC_GetSysClockFreq+0xb8>)
 800dba2:	68d2      	ldr	r2, [r2, #12]
 800dba4:	0a12      	lsrs	r2, r2, #8
 800dba6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dbaa:	fb02 f303 	mul.w	r3, r2, r3
 800dbae:	617b      	str	r3, [r7, #20]
      break;
 800dbb0:	e00c      	b.n	800dbcc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800dbb2:	4a13      	ldr	r2, [pc, #76]	@ (800dc00 <HAL_RCC_GetSysClockFreq+0xbc>)
 800dbb4:	68bb      	ldr	r3, [r7, #8]
 800dbb6:	fbb2 f3f3 	udiv	r3, r2, r3
 800dbba:	4a10      	ldr	r2, [pc, #64]	@ (800dbfc <HAL_RCC_GetSysClockFreq+0xb8>)
 800dbbc:	68d2      	ldr	r2, [r2, #12]
 800dbbe:	0a12      	lsrs	r2, r2, #8
 800dbc0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dbc4:	fb02 f303 	mul.w	r3, r2, r3
 800dbc8:	617b      	str	r3, [r7, #20]
      break;
 800dbca:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800dbcc:	4b0b      	ldr	r3, [pc, #44]	@ (800dbfc <HAL_RCC_GetSysClockFreq+0xb8>)
 800dbce:	68db      	ldr	r3, [r3, #12]
 800dbd0:	0e5b      	lsrs	r3, r3, #25
 800dbd2:	f003 0303 	and.w	r3, r3, #3
 800dbd6:	3301      	adds	r3, #1
 800dbd8:	005b      	lsls	r3, r3, #1
 800dbda:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800dbdc:	697a      	ldr	r2, [r7, #20]
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	fbb2 f3f3 	udiv	r3, r2, r3
 800dbe4:	613b      	str	r3, [r7, #16]
 800dbe6:	e001      	b.n	800dbec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800dbe8:	2300      	movs	r3, #0
 800dbea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800dbec:	693b      	ldr	r3, [r7, #16]
}
 800dbee:	4618      	mov	r0, r3
 800dbf0:	371c      	adds	r7, #28
 800dbf2:	46bd      	mov	sp, r7
 800dbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf8:	4770      	bx	lr
 800dbfa:	bf00      	nop
 800dbfc:	40021000 	.word	0x40021000
 800dc00:	00f42400 	.word	0x00f42400
 800dc04:	007a1200 	.word	0x007a1200

0800dc08 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800dc08:	b480      	push	{r7}
 800dc0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800dc0c:	4b03      	ldr	r3, [pc, #12]	@ (800dc1c <HAL_RCC_GetHCLKFreq+0x14>)
 800dc0e:	681b      	ldr	r3, [r3, #0]
}
 800dc10:	4618      	mov	r0, r3
 800dc12:	46bd      	mov	sp, r7
 800dc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc18:	4770      	bx	lr
 800dc1a:	bf00      	nop
 800dc1c:	20000028 	.word	0x20000028

0800dc20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800dc20:	b580      	push	{r7, lr}
 800dc22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800dc24:	f7ff fff0 	bl	800dc08 <HAL_RCC_GetHCLKFreq>
 800dc28:	4602      	mov	r2, r0
 800dc2a:	4b06      	ldr	r3, [pc, #24]	@ (800dc44 <HAL_RCC_GetPCLK1Freq+0x24>)
 800dc2c:	689b      	ldr	r3, [r3, #8]
 800dc2e:	0a1b      	lsrs	r3, r3, #8
 800dc30:	f003 0307 	and.w	r3, r3, #7
 800dc34:	4904      	ldr	r1, [pc, #16]	@ (800dc48 <HAL_RCC_GetPCLK1Freq+0x28>)
 800dc36:	5ccb      	ldrb	r3, [r1, r3]
 800dc38:	f003 031f 	and.w	r3, r3, #31
 800dc3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800dc40:	4618      	mov	r0, r3
 800dc42:	bd80      	pop	{r7, pc}
 800dc44:	40021000 	.word	0x40021000
 800dc48:	080184d0 	.word	0x080184d0

0800dc4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800dc4c:	b580      	push	{r7, lr}
 800dc4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800dc50:	f7ff ffda 	bl	800dc08 <HAL_RCC_GetHCLKFreq>
 800dc54:	4602      	mov	r2, r0
 800dc56:	4b06      	ldr	r3, [pc, #24]	@ (800dc70 <HAL_RCC_GetPCLK2Freq+0x24>)
 800dc58:	689b      	ldr	r3, [r3, #8]
 800dc5a:	0adb      	lsrs	r3, r3, #11
 800dc5c:	f003 0307 	and.w	r3, r3, #7
 800dc60:	4904      	ldr	r1, [pc, #16]	@ (800dc74 <HAL_RCC_GetPCLK2Freq+0x28>)
 800dc62:	5ccb      	ldrb	r3, [r1, r3]
 800dc64:	f003 031f 	and.w	r3, r3, #31
 800dc68:	fa22 f303 	lsr.w	r3, r2, r3
}
 800dc6c:	4618      	mov	r0, r3
 800dc6e:	bd80      	pop	{r7, pc}
 800dc70:	40021000 	.word	0x40021000
 800dc74:	080184d0 	.word	0x080184d0

0800dc78 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800dc78:	b480      	push	{r7}
 800dc7a:	b083      	sub	sp, #12
 800dc7c:	af00      	add	r7, sp, #0
 800dc7e:	6078      	str	r0, [r7, #4]
 800dc80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	220f      	movs	r2, #15
 800dc86:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800dc88:	4b12      	ldr	r3, [pc, #72]	@ (800dcd4 <HAL_RCC_GetClockConfig+0x5c>)
 800dc8a:	689b      	ldr	r3, [r3, #8]
 800dc8c:	f003 0203 	and.w	r2, r3, #3
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800dc94:	4b0f      	ldr	r3, [pc, #60]	@ (800dcd4 <HAL_RCC_GetClockConfig+0x5c>)
 800dc96:	689b      	ldr	r3, [r3, #8]
 800dc98:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800dca0:	4b0c      	ldr	r3, [pc, #48]	@ (800dcd4 <HAL_RCC_GetClockConfig+0x5c>)
 800dca2:	689b      	ldr	r3, [r3, #8]
 800dca4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800dcac:	4b09      	ldr	r3, [pc, #36]	@ (800dcd4 <HAL_RCC_GetClockConfig+0x5c>)
 800dcae:	689b      	ldr	r3, [r3, #8]
 800dcb0:	08db      	lsrs	r3, r3, #3
 800dcb2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800dcba:	4b07      	ldr	r3, [pc, #28]	@ (800dcd8 <HAL_RCC_GetClockConfig+0x60>)
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	f003 020f 	and.w	r2, r3, #15
 800dcc2:	683b      	ldr	r3, [r7, #0]
 800dcc4:	601a      	str	r2, [r3, #0]
}
 800dcc6:	bf00      	nop
 800dcc8:	370c      	adds	r7, #12
 800dcca:	46bd      	mov	sp, r7
 800dccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd0:	4770      	bx	lr
 800dcd2:	bf00      	nop
 800dcd4:	40021000 	.word	0x40021000
 800dcd8:	40022000 	.word	0x40022000

0800dcdc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800dcdc:	b480      	push	{r7}
 800dcde:	b087      	sub	sp, #28
 800dce0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800dce2:	4b1e      	ldr	r3, [pc, #120]	@ (800dd5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800dce4:	68db      	ldr	r3, [r3, #12]
 800dce6:	f003 0303 	and.w	r3, r3, #3
 800dcea:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800dcec:	4b1b      	ldr	r3, [pc, #108]	@ (800dd5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800dcee:	68db      	ldr	r3, [r3, #12]
 800dcf0:	091b      	lsrs	r3, r3, #4
 800dcf2:	f003 030f 	and.w	r3, r3, #15
 800dcf6:	3301      	adds	r3, #1
 800dcf8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800dcfa:	693b      	ldr	r3, [r7, #16]
 800dcfc:	2b03      	cmp	r3, #3
 800dcfe:	d10c      	bne.n	800dd1a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800dd00:	4a17      	ldr	r2, [pc, #92]	@ (800dd60 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd08:	4a14      	ldr	r2, [pc, #80]	@ (800dd5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800dd0a:	68d2      	ldr	r2, [r2, #12]
 800dd0c:	0a12      	lsrs	r2, r2, #8
 800dd0e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dd12:	fb02 f303 	mul.w	r3, r2, r3
 800dd16:	617b      	str	r3, [r7, #20]
    break;
 800dd18:	e00c      	b.n	800dd34 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800dd1a:	4a12      	ldr	r2, [pc, #72]	@ (800dd64 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd22:	4a0e      	ldr	r2, [pc, #56]	@ (800dd5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800dd24:	68d2      	ldr	r2, [r2, #12]
 800dd26:	0a12      	lsrs	r2, r2, #8
 800dd28:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dd2c:	fb02 f303 	mul.w	r3, r2, r3
 800dd30:	617b      	str	r3, [r7, #20]
    break;
 800dd32:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800dd34:	4b09      	ldr	r3, [pc, #36]	@ (800dd5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800dd36:	68db      	ldr	r3, [r3, #12]
 800dd38:	0e5b      	lsrs	r3, r3, #25
 800dd3a:	f003 0303 	and.w	r3, r3, #3
 800dd3e:	3301      	adds	r3, #1
 800dd40:	005b      	lsls	r3, r3, #1
 800dd42:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800dd44:	697a      	ldr	r2, [r7, #20]
 800dd46:	68bb      	ldr	r3, [r7, #8]
 800dd48:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd4c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800dd4e:	687b      	ldr	r3, [r7, #4]
}
 800dd50:	4618      	mov	r0, r3
 800dd52:	371c      	adds	r7, #28
 800dd54:	46bd      	mov	sp, r7
 800dd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd5a:	4770      	bx	lr
 800dd5c:	40021000 	.word	0x40021000
 800dd60:	007a1200 	.word	0x007a1200
 800dd64:	00f42400 	.word	0x00f42400

0800dd68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800dd68:	b580      	push	{r7, lr}
 800dd6a:	b086      	sub	sp, #24
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800dd70:	2300      	movs	r3, #0
 800dd72:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800dd74:	2300      	movs	r3, #0
 800dd76:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	f000 8098 	beq.w	800deb6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800dd86:	2300      	movs	r3, #0
 800dd88:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800dd8a:	4b43      	ldr	r3, [pc, #268]	@ (800de98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dd8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d10d      	bne.n	800ddb2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800dd96:	4b40      	ldr	r3, [pc, #256]	@ (800de98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dd98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd9a:	4a3f      	ldr	r2, [pc, #252]	@ (800de98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dd9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dda0:	6593      	str	r3, [r2, #88]	@ 0x58
 800dda2:	4b3d      	ldr	r3, [pc, #244]	@ (800de98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dda4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dda6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ddaa:	60bb      	str	r3, [r7, #8]
 800ddac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ddae:	2301      	movs	r3, #1
 800ddb0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ddb2:	4b3a      	ldr	r3, [pc, #232]	@ (800de9c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	4a39      	ldr	r2, [pc, #228]	@ (800de9c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800ddb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ddbc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ddbe:	f7fc fbb3 	bl	800a528 <HAL_GetTick>
 800ddc2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ddc4:	e009      	b.n	800ddda <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ddc6:	f7fc fbaf 	bl	800a528 <HAL_GetTick>
 800ddca:	4602      	mov	r2, r0
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	1ad3      	subs	r3, r2, r3
 800ddd0:	2b02      	cmp	r3, #2
 800ddd2:	d902      	bls.n	800ddda <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800ddd4:	2303      	movs	r3, #3
 800ddd6:	74fb      	strb	r3, [r7, #19]
        break;
 800ddd8:	e005      	b.n	800dde6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ddda:	4b30      	ldr	r3, [pc, #192]	@ (800de9c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d0ef      	beq.n	800ddc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800dde6:	7cfb      	ldrb	r3, [r7, #19]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d159      	bne.n	800dea0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800ddec:	4b2a      	ldr	r3, [pc, #168]	@ (800de98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ddee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ddf2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ddf6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800ddf8:	697b      	ldr	r3, [r7, #20]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d01e      	beq.n	800de3c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800de02:	697a      	ldr	r2, [r7, #20]
 800de04:	429a      	cmp	r2, r3
 800de06:	d019      	beq.n	800de3c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800de08:	4b23      	ldr	r3, [pc, #140]	@ (800de98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800de0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800de12:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800de14:	4b20      	ldr	r3, [pc, #128]	@ (800de98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800de16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de1a:	4a1f      	ldr	r2, [pc, #124]	@ (800de98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800de1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800de20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800de24:	4b1c      	ldr	r3, [pc, #112]	@ (800de98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800de26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de2a:	4a1b      	ldr	r2, [pc, #108]	@ (800de98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800de2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800de30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800de34:	4a18      	ldr	r2, [pc, #96]	@ (800de98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800de36:	697b      	ldr	r3, [r7, #20]
 800de38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800de3c:	697b      	ldr	r3, [r7, #20]
 800de3e:	f003 0301 	and.w	r3, r3, #1
 800de42:	2b00      	cmp	r3, #0
 800de44:	d016      	beq.n	800de74 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800de46:	f7fc fb6f 	bl	800a528 <HAL_GetTick>
 800de4a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800de4c:	e00b      	b.n	800de66 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800de4e:	f7fc fb6b 	bl	800a528 <HAL_GetTick>
 800de52:	4602      	mov	r2, r0
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	1ad3      	subs	r3, r2, r3
 800de58:	f241 3288 	movw	r2, #5000	@ 0x1388
 800de5c:	4293      	cmp	r3, r2
 800de5e:	d902      	bls.n	800de66 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800de60:	2303      	movs	r3, #3
 800de62:	74fb      	strb	r3, [r7, #19]
            break;
 800de64:	e006      	b.n	800de74 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800de66:	4b0c      	ldr	r3, [pc, #48]	@ (800de98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800de68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de6c:	f003 0302 	and.w	r3, r3, #2
 800de70:	2b00      	cmp	r3, #0
 800de72:	d0ec      	beq.n	800de4e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800de74:	7cfb      	ldrb	r3, [r7, #19]
 800de76:	2b00      	cmp	r3, #0
 800de78:	d10b      	bne.n	800de92 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800de7a:	4b07      	ldr	r3, [pc, #28]	@ (800de98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800de7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de80:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800de88:	4903      	ldr	r1, [pc, #12]	@ (800de98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800de8a:	4313      	orrs	r3, r2
 800de8c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800de90:	e008      	b.n	800dea4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800de92:	7cfb      	ldrb	r3, [r7, #19]
 800de94:	74bb      	strb	r3, [r7, #18]
 800de96:	e005      	b.n	800dea4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800de98:	40021000 	.word	0x40021000
 800de9c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dea0:	7cfb      	ldrb	r3, [r7, #19]
 800dea2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800dea4:	7c7b      	ldrb	r3, [r7, #17]
 800dea6:	2b01      	cmp	r3, #1
 800dea8:	d105      	bne.n	800deb6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800deaa:	4ba7      	ldr	r3, [pc, #668]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800deac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800deae:	4aa6      	ldr	r2, [pc, #664]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800deb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800deb4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	f003 0301 	and.w	r3, r3, #1
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d00a      	beq.n	800ded8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800dec2:	4ba1      	ldr	r3, [pc, #644]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dec8:	f023 0203 	bic.w	r2, r3, #3
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	685b      	ldr	r3, [r3, #4]
 800ded0:	499d      	ldr	r1, [pc, #628]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ded2:	4313      	orrs	r3, r2
 800ded4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	f003 0302 	and.w	r3, r3, #2
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d00a      	beq.n	800defa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800dee4:	4b98      	ldr	r3, [pc, #608]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800deea:	f023 020c 	bic.w	r2, r3, #12
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	689b      	ldr	r3, [r3, #8]
 800def2:	4995      	ldr	r1, [pc, #596]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800def4:	4313      	orrs	r3, r2
 800def6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	f003 0304 	and.w	r3, r3, #4
 800df02:	2b00      	cmp	r3, #0
 800df04:	d00a      	beq.n	800df1c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800df06:	4b90      	ldr	r3, [pc, #576]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800df08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df0c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	68db      	ldr	r3, [r3, #12]
 800df14:	498c      	ldr	r1, [pc, #560]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800df16:	4313      	orrs	r3, r2
 800df18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	f003 0308 	and.w	r3, r3, #8
 800df24:	2b00      	cmp	r3, #0
 800df26:	d00a      	beq.n	800df3e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800df28:	4b87      	ldr	r3, [pc, #540]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800df2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df2e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	691b      	ldr	r3, [r3, #16]
 800df36:	4984      	ldr	r1, [pc, #528]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800df38:	4313      	orrs	r3, r2
 800df3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	f003 0310 	and.w	r3, r3, #16
 800df46:	2b00      	cmp	r3, #0
 800df48:	d00a      	beq.n	800df60 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800df4a:	4b7f      	ldr	r3, [pc, #508]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800df4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	695b      	ldr	r3, [r3, #20]
 800df58:	497b      	ldr	r1, [pc, #492]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800df5a:	4313      	orrs	r3, r2
 800df5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	f003 0320 	and.w	r3, r3, #32
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d00a      	beq.n	800df82 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800df6c:	4b76      	ldr	r3, [pc, #472]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800df6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df72:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	699b      	ldr	r3, [r3, #24]
 800df7a:	4973      	ldr	r1, [pc, #460]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800df7c:	4313      	orrs	r3, r2
 800df7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d00a      	beq.n	800dfa4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800df8e:	4b6e      	ldr	r3, [pc, #440]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800df90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df94:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	69db      	ldr	r3, [r3, #28]
 800df9c:	496a      	ldr	r1, [pc, #424]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800df9e:	4313      	orrs	r3, r2
 800dfa0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d00a      	beq.n	800dfc6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800dfb0:	4b65      	ldr	r3, [pc, #404]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dfb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dfb6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	6a1b      	ldr	r3, [r3, #32]
 800dfbe:	4962      	ldr	r1, [pc, #392]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dfc0:	4313      	orrs	r3, r2
 800dfc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d00a      	beq.n	800dfe8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800dfd2:	4b5d      	ldr	r3, [pc, #372]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dfd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dfd8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dfe0:	4959      	ldr	r1, [pc, #356]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dfe2:	4313      	orrs	r3, r2
 800dfe4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d00a      	beq.n	800e00a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800dff4:	4b54      	ldr	r3, [pc, #336]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dff6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800dffa:	f023 0203 	bic.w	r2, r3, #3
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e002:	4951      	ldr	r1, [pc, #324]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e004:	4313      	orrs	r3, r2
 800e006:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e012:	2b00      	cmp	r3, #0
 800e014:	d00a      	beq.n	800e02c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e016:	4b4c      	ldr	r3, [pc, #304]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e018:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e01c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e024:	4948      	ldr	r1, [pc, #288]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e026:	4313      	orrs	r3, r2
 800e028:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e034:	2b00      	cmp	r3, #0
 800e036:	d015      	beq.n	800e064 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e038:	4b43      	ldr	r3, [pc, #268]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e03a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e03e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e046:	4940      	ldr	r1, [pc, #256]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e048:	4313      	orrs	r3, r2
 800e04a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e052:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e056:	d105      	bne.n	800e064 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e058:	4b3b      	ldr	r3, [pc, #236]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e05a:	68db      	ldr	r3, [r3, #12]
 800e05c:	4a3a      	ldr	r2, [pc, #232]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e05e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e062:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d015      	beq.n	800e09c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e070:	4b35      	ldr	r3, [pc, #212]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e076:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e07e:	4932      	ldr	r1, [pc, #200]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e080:	4313      	orrs	r3, r2
 800e082:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e08a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e08e:	d105      	bne.n	800e09c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e090:	4b2d      	ldr	r3, [pc, #180]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e092:	68db      	ldr	r3, [r3, #12]
 800e094:	4a2c      	ldr	r2, [pc, #176]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e096:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e09a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d015      	beq.n	800e0d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e0a8:	4b27      	ldr	r3, [pc, #156]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e0aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e0ae:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0b6:	4924      	ldr	r1, [pc, #144]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e0b8:	4313      	orrs	r3, r2
 800e0ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e0c6:	d105      	bne.n	800e0d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e0c8:	4b1f      	ldr	r3, [pc, #124]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e0ca:	68db      	ldr	r3, [r3, #12]
 800e0cc:	4a1e      	ldr	r2, [pc, #120]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e0ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e0d2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d015      	beq.n	800e10c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e0e0:	4b19      	ldr	r3, [pc, #100]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e0e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e0e6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0ee:	4916      	ldr	r1, [pc, #88]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e0f0:	4313      	orrs	r3, r2
 800e0f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e0fe:	d105      	bne.n	800e10c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e100:	4b11      	ldr	r3, [pc, #68]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e102:	68db      	ldr	r3, [r3, #12]
 800e104:	4a10      	ldr	r2, [pc, #64]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e106:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e10a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e114:	2b00      	cmp	r3, #0
 800e116:	d019      	beq.n	800e14c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e118:	4b0b      	ldr	r3, [pc, #44]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e11a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e11e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e126:	4908      	ldr	r1, [pc, #32]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e128:	4313      	orrs	r3, r2
 800e12a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e132:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e136:	d109      	bne.n	800e14c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e138:	4b03      	ldr	r3, [pc, #12]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e13a:	68db      	ldr	r3, [r3, #12]
 800e13c:	4a02      	ldr	r2, [pc, #8]	@ (800e148 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e13e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e142:	60d3      	str	r3, [r2, #12]
 800e144:	e002      	b.n	800e14c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800e146:	bf00      	nop
 800e148:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e154:	2b00      	cmp	r3, #0
 800e156:	d015      	beq.n	800e184 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800e158:	4b29      	ldr	r3, [pc, #164]	@ (800e200 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e15a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e15e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e166:	4926      	ldr	r1, [pc, #152]	@ (800e200 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e168:	4313      	orrs	r3, r2
 800e16a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e172:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e176:	d105      	bne.n	800e184 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e178:	4b21      	ldr	r3, [pc, #132]	@ (800e200 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e17a:	68db      	ldr	r3, [r3, #12]
 800e17c:	4a20      	ldr	r2, [pc, #128]	@ (800e200 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e17e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e182:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	681b      	ldr	r3, [r3, #0]
 800e188:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d015      	beq.n	800e1bc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800e190:	4b1b      	ldr	r3, [pc, #108]	@ (800e200 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e196:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e19e:	4918      	ldr	r1, [pc, #96]	@ (800e200 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e1a0:	4313      	orrs	r3, r2
 800e1a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e1aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e1ae:	d105      	bne.n	800e1bc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e1b0:	4b13      	ldr	r3, [pc, #76]	@ (800e200 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e1b2:	68db      	ldr	r3, [r3, #12]
 800e1b4:	4a12      	ldr	r2, [pc, #72]	@ (800e200 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e1b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e1ba:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d015      	beq.n	800e1f4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800e1c8:	4b0d      	ldr	r3, [pc, #52]	@ (800e200 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e1ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e1ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e1d6:	490a      	ldr	r1, [pc, #40]	@ (800e200 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e1d8:	4313      	orrs	r3, r2
 800e1da:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e1e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e1e6:	d105      	bne.n	800e1f4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e1e8:	4b05      	ldr	r3, [pc, #20]	@ (800e200 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e1ea:	68db      	ldr	r3, [r3, #12]
 800e1ec:	4a04      	ldr	r2, [pc, #16]	@ (800e200 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e1ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e1f2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800e1f4:	7cbb      	ldrb	r3, [r7, #18]
}
 800e1f6:	4618      	mov	r0, r3
 800e1f8:	3718      	adds	r7, #24
 800e1fa:	46bd      	mov	sp, r7
 800e1fc:	bd80      	pop	{r7, pc}
 800e1fe:	bf00      	nop
 800e200:	40021000 	.word	0x40021000

0800e204 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e204:	b580      	push	{r7, lr}
 800e206:	b082      	sub	sp, #8
 800e208:	af00      	add	r7, sp, #0
 800e20a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d101      	bne.n	800e216 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e212:	2301      	movs	r3, #1
 800e214:	e049      	b.n	800e2aa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e21c:	b2db      	uxtb	r3, r3
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d106      	bne.n	800e230 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	2200      	movs	r2, #0
 800e226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e22a:	6878      	ldr	r0, [r7, #4]
 800e22c:	f7fb ff0a 	bl	800a044 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	2202      	movs	r2, #2
 800e234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	681a      	ldr	r2, [r3, #0]
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	3304      	adds	r3, #4
 800e240:	4619      	mov	r1, r3
 800e242:	4610      	mov	r0, r2
 800e244:	f001 fc4c 	bl	800fae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	2201      	movs	r2, #1
 800e24c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	2201      	movs	r2, #1
 800e254:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	2201      	movs	r2, #1
 800e25c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	2201      	movs	r2, #1
 800e264:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	2201      	movs	r2, #1
 800e26c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	2201      	movs	r2, #1
 800e274:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	2201      	movs	r2, #1
 800e27c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	2201      	movs	r2, #1
 800e284:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	2201      	movs	r2, #1
 800e28c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	2201      	movs	r2, #1
 800e294:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	2201      	movs	r2, #1
 800e29c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	2201      	movs	r2, #1
 800e2a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e2a8:	2300      	movs	r3, #0
}
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	3708      	adds	r7, #8
 800e2ae:	46bd      	mov	sp, r7
 800e2b0:	bd80      	pop	{r7, pc}
	...

0800e2b4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800e2b4:	b480      	push	{r7}
 800e2b6:	b085      	sub	sp, #20
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e2c2:	b2db      	uxtb	r3, r3
 800e2c4:	2b01      	cmp	r3, #1
 800e2c6:	d001      	beq.n	800e2cc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800e2c8:	2301      	movs	r3, #1
 800e2ca:	e04c      	b.n	800e366 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	2202      	movs	r2, #2
 800e2d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	4a26      	ldr	r2, [pc, #152]	@ (800e374 <HAL_TIM_Base_Start+0xc0>)
 800e2da:	4293      	cmp	r3, r2
 800e2dc:	d022      	beq.n	800e324 <HAL_TIM_Base_Start+0x70>
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e2e6:	d01d      	beq.n	800e324 <HAL_TIM_Base_Start+0x70>
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	4a22      	ldr	r2, [pc, #136]	@ (800e378 <HAL_TIM_Base_Start+0xc4>)
 800e2ee:	4293      	cmp	r3, r2
 800e2f0:	d018      	beq.n	800e324 <HAL_TIM_Base_Start+0x70>
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	4a21      	ldr	r2, [pc, #132]	@ (800e37c <HAL_TIM_Base_Start+0xc8>)
 800e2f8:	4293      	cmp	r3, r2
 800e2fa:	d013      	beq.n	800e324 <HAL_TIM_Base_Start+0x70>
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	4a1f      	ldr	r2, [pc, #124]	@ (800e380 <HAL_TIM_Base_Start+0xcc>)
 800e302:	4293      	cmp	r3, r2
 800e304:	d00e      	beq.n	800e324 <HAL_TIM_Base_Start+0x70>
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	4a1e      	ldr	r2, [pc, #120]	@ (800e384 <HAL_TIM_Base_Start+0xd0>)
 800e30c:	4293      	cmp	r3, r2
 800e30e:	d009      	beq.n	800e324 <HAL_TIM_Base_Start+0x70>
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	4a1c      	ldr	r2, [pc, #112]	@ (800e388 <HAL_TIM_Base_Start+0xd4>)
 800e316:	4293      	cmp	r3, r2
 800e318:	d004      	beq.n	800e324 <HAL_TIM_Base_Start+0x70>
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	4a1b      	ldr	r2, [pc, #108]	@ (800e38c <HAL_TIM_Base_Start+0xd8>)
 800e320:	4293      	cmp	r3, r2
 800e322:	d115      	bne.n	800e350 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	689a      	ldr	r2, [r3, #8]
 800e32a:	4b19      	ldr	r3, [pc, #100]	@ (800e390 <HAL_TIM_Base_Start+0xdc>)
 800e32c:	4013      	ands	r3, r2
 800e32e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	2b06      	cmp	r3, #6
 800e334:	d015      	beq.n	800e362 <HAL_TIM_Base_Start+0xae>
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e33c:	d011      	beq.n	800e362 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	681a      	ldr	r2, [r3, #0]
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	f042 0201 	orr.w	r2, r2, #1
 800e34c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e34e:	e008      	b.n	800e362 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	681a      	ldr	r2, [r3, #0]
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	f042 0201 	orr.w	r2, r2, #1
 800e35e:	601a      	str	r2, [r3, #0]
 800e360:	e000      	b.n	800e364 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e362:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e364:	2300      	movs	r3, #0
}
 800e366:	4618      	mov	r0, r3
 800e368:	3714      	adds	r7, #20
 800e36a:	46bd      	mov	sp, r7
 800e36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e370:	4770      	bx	lr
 800e372:	bf00      	nop
 800e374:	40012c00 	.word	0x40012c00
 800e378:	40000400 	.word	0x40000400
 800e37c:	40000800 	.word	0x40000800
 800e380:	40000c00 	.word	0x40000c00
 800e384:	40013400 	.word	0x40013400
 800e388:	40014000 	.word	0x40014000
 800e38c:	40015000 	.word	0x40015000
 800e390:	00010007 	.word	0x00010007

0800e394 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800e394:	b480      	push	{r7}
 800e396:	b083      	sub	sp, #12
 800e398:	af00      	add	r7, sp, #0
 800e39a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	6a1a      	ldr	r2, [r3, #32]
 800e3a2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e3a6:	4013      	ands	r3, r2
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d10f      	bne.n	800e3cc <HAL_TIM_Base_Stop+0x38>
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	6a1a      	ldr	r2, [r3, #32]
 800e3b2:	f244 4344 	movw	r3, #17476	@ 0x4444
 800e3b6:	4013      	ands	r3, r2
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d107      	bne.n	800e3cc <HAL_TIM_Base_Stop+0x38>
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	681a      	ldr	r2, [r3, #0]
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	f022 0201 	bic.w	r2, r2, #1
 800e3ca:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	2201      	movs	r2, #1
 800e3d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800e3d4:	2300      	movs	r3, #0
}
 800e3d6:	4618      	mov	r0, r3
 800e3d8:	370c      	adds	r7, #12
 800e3da:	46bd      	mov	sp, r7
 800e3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e0:	4770      	bx	lr
	...

0800e3e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e3e4:	b480      	push	{r7}
 800e3e6:	b085      	sub	sp, #20
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e3f2:	b2db      	uxtb	r3, r3
 800e3f4:	2b01      	cmp	r3, #1
 800e3f6:	d001      	beq.n	800e3fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e3f8:	2301      	movs	r3, #1
 800e3fa:	e054      	b.n	800e4a6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	2202      	movs	r2, #2
 800e400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	68da      	ldr	r2, [r3, #12]
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	f042 0201 	orr.w	r2, r2, #1
 800e412:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	4a26      	ldr	r2, [pc, #152]	@ (800e4b4 <HAL_TIM_Base_Start_IT+0xd0>)
 800e41a:	4293      	cmp	r3, r2
 800e41c:	d022      	beq.n	800e464 <HAL_TIM_Base_Start_IT+0x80>
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e426:	d01d      	beq.n	800e464 <HAL_TIM_Base_Start_IT+0x80>
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	4a22      	ldr	r2, [pc, #136]	@ (800e4b8 <HAL_TIM_Base_Start_IT+0xd4>)
 800e42e:	4293      	cmp	r3, r2
 800e430:	d018      	beq.n	800e464 <HAL_TIM_Base_Start_IT+0x80>
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	4a21      	ldr	r2, [pc, #132]	@ (800e4bc <HAL_TIM_Base_Start_IT+0xd8>)
 800e438:	4293      	cmp	r3, r2
 800e43a:	d013      	beq.n	800e464 <HAL_TIM_Base_Start_IT+0x80>
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	4a1f      	ldr	r2, [pc, #124]	@ (800e4c0 <HAL_TIM_Base_Start_IT+0xdc>)
 800e442:	4293      	cmp	r3, r2
 800e444:	d00e      	beq.n	800e464 <HAL_TIM_Base_Start_IT+0x80>
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	4a1e      	ldr	r2, [pc, #120]	@ (800e4c4 <HAL_TIM_Base_Start_IT+0xe0>)
 800e44c:	4293      	cmp	r3, r2
 800e44e:	d009      	beq.n	800e464 <HAL_TIM_Base_Start_IT+0x80>
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	4a1c      	ldr	r2, [pc, #112]	@ (800e4c8 <HAL_TIM_Base_Start_IT+0xe4>)
 800e456:	4293      	cmp	r3, r2
 800e458:	d004      	beq.n	800e464 <HAL_TIM_Base_Start_IT+0x80>
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	4a1b      	ldr	r2, [pc, #108]	@ (800e4cc <HAL_TIM_Base_Start_IT+0xe8>)
 800e460:	4293      	cmp	r3, r2
 800e462:	d115      	bne.n	800e490 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	689a      	ldr	r2, [r3, #8]
 800e46a:	4b19      	ldr	r3, [pc, #100]	@ (800e4d0 <HAL_TIM_Base_Start_IT+0xec>)
 800e46c:	4013      	ands	r3, r2
 800e46e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	2b06      	cmp	r3, #6
 800e474:	d015      	beq.n	800e4a2 <HAL_TIM_Base_Start_IT+0xbe>
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e47c:	d011      	beq.n	800e4a2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	681a      	ldr	r2, [r3, #0]
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	f042 0201 	orr.w	r2, r2, #1
 800e48c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e48e:	e008      	b.n	800e4a2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	681a      	ldr	r2, [r3, #0]
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	f042 0201 	orr.w	r2, r2, #1
 800e49e:	601a      	str	r2, [r3, #0]
 800e4a0:	e000      	b.n	800e4a4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e4a2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e4a4:	2300      	movs	r3, #0
}
 800e4a6:	4618      	mov	r0, r3
 800e4a8:	3714      	adds	r7, #20
 800e4aa:	46bd      	mov	sp, r7
 800e4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4b0:	4770      	bx	lr
 800e4b2:	bf00      	nop
 800e4b4:	40012c00 	.word	0x40012c00
 800e4b8:	40000400 	.word	0x40000400
 800e4bc:	40000800 	.word	0x40000800
 800e4c0:	40000c00 	.word	0x40000c00
 800e4c4:	40013400 	.word	0x40013400
 800e4c8:	40014000 	.word	0x40014000
 800e4cc:	40015000 	.word	0x40015000
 800e4d0:	00010007 	.word	0x00010007

0800e4d4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800e4d4:	b480      	push	{r7}
 800e4d6:	b083      	sub	sp, #12
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	68da      	ldr	r2, [r3, #12]
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	f022 0201 	bic.w	r2, r2, #1
 800e4ea:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	6a1a      	ldr	r2, [r3, #32]
 800e4f2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e4f6:	4013      	ands	r3, r2
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d10f      	bne.n	800e51c <HAL_TIM_Base_Stop_IT+0x48>
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	6a1a      	ldr	r2, [r3, #32]
 800e502:	f244 4344 	movw	r3, #17476	@ 0x4444
 800e506:	4013      	ands	r3, r2
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d107      	bne.n	800e51c <HAL_TIM_Base_Stop_IT+0x48>
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	681a      	ldr	r2, [r3, #0]
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	f022 0201 	bic.w	r2, r2, #1
 800e51a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	2201      	movs	r2, #1
 800e520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800e524:	2300      	movs	r3, #0
}
 800e526:	4618      	mov	r0, r3
 800e528:	370c      	adds	r7, #12
 800e52a:	46bd      	mov	sp, r7
 800e52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e530:	4770      	bx	lr

0800e532 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e532:	b580      	push	{r7, lr}
 800e534:	b082      	sub	sp, #8
 800e536:	af00      	add	r7, sp, #0
 800e538:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d101      	bne.n	800e544 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e540:	2301      	movs	r3, #1
 800e542:	e049      	b.n	800e5d8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e54a:	b2db      	uxtb	r3, r3
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d106      	bne.n	800e55e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	2200      	movs	r2, #0
 800e554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e558:	6878      	ldr	r0, [r7, #4]
 800e55a:	f7fb fded 	bl	800a138 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	2202      	movs	r2, #2
 800e562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	681a      	ldr	r2, [r3, #0]
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	3304      	adds	r3, #4
 800e56e:	4619      	mov	r1, r3
 800e570:	4610      	mov	r0, r2
 800e572:	f001 fab5 	bl	800fae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	2201      	movs	r2, #1
 800e57a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	2201      	movs	r2, #1
 800e582:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	2201      	movs	r2, #1
 800e58a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	2201      	movs	r2, #1
 800e592:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	2201      	movs	r2, #1
 800e59a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	2201      	movs	r2, #1
 800e5a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	2201      	movs	r2, #1
 800e5aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	2201      	movs	r2, #1
 800e5b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	2201      	movs	r2, #1
 800e5ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	2201      	movs	r2, #1
 800e5c2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	2201      	movs	r2, #1
 800e5ca:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	2201      	movs	r2, #1
 800e5d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e5d6:	2300      	movs	r3, #0
}
 800e5d8:	4618      	mov	r0, r3
 800e5da:	3708      	adds	r7, #8
 800e5dc:	46bd      	mov	sp, r7
 800e5de:	bd80      	pop	{r7, pc}

0800e5e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	b084      	sub	sp, #16
 800e5e4:	af00      	add	r7, sp, #0
 800e5e6:	6078      	str	r0, [r7, #4]
 800e5e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e5ea:	683b      	ldr	r3, [r7, #0]
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d109      	bne.n	800e604 <HAL_TIM_PWM_Start+0x24>
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e5f6:	b2db      	uxtb	r3, r3
 800e5f8:	2b01      	cmp	r3, #1
 800e5fa:	bf14      	ite	ne
 800e5fc:	2301      	movne	r3, #1
 800e5fe:	2300      	moveq	r3, #0
 800e600:	b2db      	uxtb	r3, r3
 800e602:	e03c      	b.n	800e67e <HAL_TIM_PWM_Start+0x9e>
 800e604:	683b      	ldr	r3, [r7, #0]
 800e606:	2b04      	cmp	r3, #4
 800e608:	d109      	bne.n	800e61e <HAL_TIM_PWM_Start+0x3e>
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800e610:	b2db      	uxtb	r3, r3
 800e612:	2b01      	cmp	r3, #1
 800e614:	bf14      	ite	ne
 800e616:	2301      	movne	r3, #1
 800e618:	2300      	moveq	r3, #0
 800e61a:	b2db      	uxtb	r3, r3
 800e61c:	e02f      	b.n	800e67e <HAL_TIM_PWM_Start+0x9e>
 800e61e:	683b      	ldr	r3, [r7, #0]
 800e620:	2b08      	cmp	r3, #8
 800e622:	d109      	bne.n	800e638 <HAL_TIM_PWM_Start+0x58>
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e62a:	b2db      	uxtb	r3, r3
 800e62c:	2b01      	cmp	r3, #1
 800e62e:	bf14      	ite	ne
 800e630:	2301      	movne	r3, #1
 800e632:	2300      	moveq	r3, #0
 800e634:	b2db      	uxtb	r3, r3
 800e636:	e022      	b.n	800e67e <HAL_TIM_PWM_Start+0x9e>
 800e638:	683b      	ldr	r3, [r7, #0]
 800e63a:	2b0c      	cmp	r3, #12
 800e63c:	d109      	bne.n	800e652 <HAL_TIM_PWM_Start+0x72>
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e644:	b2db      	uxtb	r3, r3
 800e646:	2b01      	cmp	r3, #1
 800e648:	bf14      	ite	ne
 800e64a:	2301      	movne	r3, #1
 800e64c:	2300      	moveq	r3, #0
 800e64e:	b2db      	uxtb	r3, r3
 800e650:	e015      	b.n	800e67e <HAL_TIM_PWM_Start+0x9e>
 800e652:	683b      	ldr	r3, [r7, #0]
 800e654:	2b10      	cmp	r3, #16
 800e656:	d109      	bne.n	800e66c <HAL_TIM_PWM_Start+0x8c>
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e65e:	b2db      	uxtb	r3, r3
 800e660:	2b01      	cmp	r3, #1
 800e662:	bf14      	ite	ne
 800e664:	2301      	movne	r3, #1
 800e666:	2300      	moveq	r3, #0
 800e668:	b2db      	uxtb	r3, r3
 800e66a:	e008      	b.n	800e67e <HAL_TIM_PWM_Start+0x9e>
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800e672:	b2db      	uxtb	r3, r3
 800e674:	2b01      	cmp	r3, #1
 800e676:	bf14      	ite	ne
 800e678:	2301      	movne	r3, #1
 800e67a:	2300      	moveq	r3, #0
 800e67c:	b2db      	uxtb	r3, r3
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d001      	beq.n	800e686 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800e682:	2301      	movs	r3, #1
 800e684:	e0a6      	b.n	800e7d4 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e686:	683b      	ldr	r3, [r7, #0]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d104      	bne.n	800e696 <HAL_TIM_PWM_Start+0xb6>
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	2202      	movs	r2, #2
 800e690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e694:	e023      	b.n	800e6de <HAL_TIM_PWM_Start+0xfe>
 800e696:	683b      	ldr	r3, [r7, #0]
 800e698:	2b04      	cmp	r3, #4
 800e69a:	d104      	bne.n	800e6a6 <HAL_TIM_PWM_Start+0xc6>
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	2202      	movs	r2, #2
 800e6a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e6a4:	e01b      	b.n	800e6de <HAL_TIM_PWM_Start+0xfe>
 800e6a6:	683b      	ldr	r3, [r7, #0]
 800e6a8:	2b08      	cmp	r3, #8
 800e6aa:	d104      	bne.n	800e6b6 <HAL_TIM_PWM_Start+0xd6>
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	2202      	movs	r2, #2
 800e6b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e6b4:	e013      	b.n	800e6de <HAL_TIM_PWM_Start+0xfe>
 800e6b6:	683b      	ldr	r3, [r7, #0]
 800e6b8:	2b0c      	cmp	r3, #12
 800e6ba:	d104      	bne.n	800e6c6 <HAL_TIM_PWM_Start+0xe6>
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	2202      	movs	r2, #2
 800e6c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e6c4:	e00b      	b.n	800e6de <HAL_TIM_PWM_Start+0xfe>
 800e6c6:	683b      	ldr	r3, [r7, #0]
 800e6c8:	2b10      	cmp	r3, #16
 800e6ca:	d104      	bne.n	800e6d6 <HAL_TIM_PWM_Start+0xf6>
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	2202      	movs	r2, #2
 800e6d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e6d4:	e003      	b.n	800e6de <HAL_TIM_PWM_Start+0xfe>
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	2202      	movs	r2, #2
 800e6da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	2201      	movs	r2, #1
 800e6e4:	6839      	ldr	r1, [r7, #0]
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	f001 fe74 	bl	80103d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	4a3a      	ldr	r2, [pc, #232]	@ (800e7dc <HAL_TIM_PWM_Start+0x1fc>)
 800e6f2:	4293      	cmp	r3, r2
 800e6f4:	d018      	beq.n	800e728 <HAL_TIM_PWM_Start+0x148>
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	4a39      	ldr	r2, [pc, #228]	@ (800e7e0 <HAL_TIM_PWM_Start+0x200>)
 800e6fc:	4293      	cmp	r3, r2
 800e6fe:	d013      	beq.n	800e728 <HAL_TIM_PWM_Start+0x148>
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	4a37      	ldr	r2, [pc, #220]	@ (800e7e4 <HAL_TIM_PWM_Start+0x204>)
 800e706:	4293      	cmp	r3, r2
 800e708:	d00e      	beq.n	800e728 <HAL_TIM_PWM_Start+0x148>
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	4a36      	ldr	r2, [pc, #216]	@ (800e7e8 <HAL_TIM_PWM_Start+0x208>)
 800e710:	4293      	cmp	r3, r2
 800e712:	d009      	beq.n	800e728 <HAL_TIM_PWM_Start+0x148>
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	4a34      	ldr	r2, [pc, #208]	@ (800e7ec <HAL_TIM_PWM_Start+0x20c>)
 800e71a:	4293      	cmp	r3, r2
 800e71c:	d004      	beq.n	800e728 <HAL_TIM_PWM_Start+0x148>
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	4a33      	ldr	r2, [pc, #204]	@ (800e7f0 <HAL_TIM_PWM_Start+0x210>)
 800e724:	4293      	cmp	r3, r2
 800e726:	d101      	bne.n	800e72c <HAL_TIM_PWM_Start+0x14c>
 800e728:	2301      	movs	r3, #1
 800e72a:	e000      	b.n	800e72e <HAL_TIM_PWM_Start+0x14e>
 800e72c:	2300      	movs	r3, #0
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d007      	beq.n	800e742 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e740:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	4a25      	ldr	r2, [pc, #148]	@ (800e7dc <HAL_TIM_PWM_Start+0x1fc>)
 800e748:	4293      	cmp	r3, r2
 800e74a:	d022      	beq.n	800e792 <HAL_TIM_PWM_Start+0x1b2>
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e754:	d01d      	beq.n	800e792 <HAL_TIM_PWM_Start+0x1b2>
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	4a26      	ldr	r2, [pc, #152]	@ (800e7f4 <HAL_TIM_PWM_Start+0x214>)
 800e75c:	4293      	cmp	r3, r2
 800e75e:	d018      	beq.n	800e792 <HAL_TIM_PWM_Start+0x1b2>
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	4a24      	ldr	r2, [pc, #144]	@ (800e7f8 <HAL_TIM_PWM_Start+0x218>)
 800e766:	4293      	cmp	r3, r2
 800e768:	d013      	beq.n	800e792 <HAL_TIM_PWM_Start+0x1b2>
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	4a23      	ldr	r2, [pc, #140]	@ (800e7fc <HAL_TIM_PWM_Start+0x21c>)
 800e770:	4293      	cmp	r3, r2
 800e772:	d00e      	beq.n	800e792 <HAL_TIM_PWM_Start+0x1b2>
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	4a19      	ldr	r2, [pc, #100]	@ (800e7e0 <HAL_TIM_PWM_Start+0x200>)
 800e77a:	4293      	cmp	r3, r2
 800e77c:	d009      	beq.n	800e792 <HAL_TIM_PWM_Start+0x1b2>
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	4a18      	ldr	r2, [pc, #96]	@ (800e7e4 <HAL_TIM_PWM_Start+0x204>)
 800e784:	4293      	cmp	r3, r2
 800e786:	d004      	beq.n	800e792 <HAL_TIM_PWM_Start+0x1b2>
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	4a18      	ldr	r2, [pc, #96]	@ (800e7f0 <HAL_TIM_PWM_Start+0x210>)
 800e78e:	4293      	cmp	r3, r2
 800e790:	d115      	bne.n	800e7be <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	681b      	ldr	r3, [r3, #0]
 800e796:	689a      	ldr	r2, [r3, #8]
 800e798:	4b19      	ldr	r3, [pc, #100]	@ (800e800 <HAL_TIM_PWM_Start+0x220>)
 800e79a:	4013      	ands	r3, r2
 800e79c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	2b06      	cmp	r3, #6
 800e7a2:	d015      	beq.n	800e7d0 <HAL_TIM_PWM_Start+0x1f0>
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e7aa:	d011      	beq.n	800e7d0 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	681a      	ldr	r2, [r3, #0]
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	f042 0201 	orr.w	r2, r2, #1
 800e7ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e7bc:	e008      	b.n	800e7d0 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	681a      	ldr	r2, [r3, #0]
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	f042 0201 	orr.w	r2, r2, #1
 800e7cc:	601a      	str	r2, [r3, #0]
 800e7ce:	e000      	b.n	800e7d2 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e7d0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e7d2:	2300      	movs	r3, #0
}
 800e7d4:	4618      	mov	r0, r3
 800e7d6:	3710      	adds	r7, #16
 800e7d8:	46bd      	mov	sp, r7
 800e7da:	bd80      	pop	{r7, pc}
 800e7dc:	40012c00 	.word	0x40012c00
 800e7e0:	40013400 	.word	0x40013400
 800e7e4:	40014000 	.word	0x40014000
 800e7e8:	40014400 	.word	0x40014400
 800e7ec:	40014800 	.word	0x40014800
 800e7f0:	40015000 	.word	0x40015000
 800e7f4:	40000400 	.word	0x40000400
 800e7f8:	40000800 	.word	0x40000800
 800e7fc:	40000c00 	.word	0x40000c00
 800e800:	00010007 	.word	0x00010007

0800e804 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e804:	b580      	push	{r7, lr}
 800e806:	b082      	sub	sp, #8
 800e808:	af00      	add	r7, sp, #0
 800e80a:	6078      	str	r0, [r7, #4]
 800e80c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	2200      	movs	r2, #0
 800e814:	6839      	ldr	r1, [r7, #0]
 800e816:	4618      	mov	r0, r3
 800e818:	f001 fddc 	bl	80103d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	4a40      	ldr	r2, [pc, #256]	@ (800e924 <HAL_TIM_PWM_Stop+0x120>)
 800e822:	4293      	cmp	r3, r2
 800e824:	d018      	beq.n	800e858 <HAL_TIM_PWM_Stop+0x54>
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	4a3f      	ldr	r2, [pc, #252]	@ (800e928 <HAL_TIM_PWM_Stop+0x124>)
 800e82c:	4293      	cmp	r3, r2
 800e82e:	d013      	beq.n	800e858 <HAL_TIM_PWM_Stop+0x54>
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	4a3d      	ldr	r2, [pc, #244]	@ (800e92c <HAL_TIM_PWM_Stop+0x128>)
 800e836:	4293      	cmp	r3, r2
 800e838:	d00e      	beq.n	800e858 <HAL_TIM_PWM_Stop+0x54>
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	4a3c      	ldr	r2, [pc, #240]	@ (800e930 <HAL_TIM_PWM_Stop+0x12c>)
 800e840:	4293      	cmp	r3, r2
 800e842:	d009      	beq.n	800e858 <HAL_TIM_PWM_Stop+0x54>
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	4a3a      	ldr	r2, [pc, #232]	@ (800e934 <HAL_TIM_PWM_Stop+0x130>)
 800e84a:	4293      	cmp	r3, r2
 800e84c:	d004      	beq.n	800e858 <HAL_TIM_PWM_Stop+0x54>
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	4a39      	ldr	r2, [pc, #228]	@ (800e938 <HAL_TIM_PWM_Stop+0x134>)
 800e854:	4293      	cmp	r3, r2
 800e856:	d101      	bne.n	800e85c <HAL_TIM_PWM_Stop+0x58>
 800e858:	2301      	movs	r3, #1
 800e85a:	e000      	b.n	800e85e <HAL_TIM_PWM_Stop+0x5a>
 800e85c:	2300      	movs	r3, #0
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d017      	beq.n	800e892 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	6a1a      	ldr	r2, [r3, #32]
 800e868:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e86c:	4013      	ands	r3, r2
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d10f      	bne.n	800e892 <HAL_TIM_PWM_Stop+0x8e>
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	6a1a      	ldr	r2, [r3, #32]
 800e878:	f244 4344 	movw	r3, #17476	@ 0x4444
 800e87c:	4013      	ands	r3, r2
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d107      	bne.n	800e892 <HAL_TIM_PWM_Stop+0x8e>
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800e890:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	6a1a      	ldr	r2, [r3, #32]
 800e898:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e89c:	4013      	ands	r3, r2
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d10f      	bne.n	800e8c2 <HAL_TIM_PWM_Stop+0xbe>
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	6a1a      	ldr	r2, [r3, #32]
 800e8a8:	f244 4344 	movw	r3, #17476	@ 0x4444
 800e8ac:	4013      	ands	r3, r2
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d107      	bne.n	800e8c2 <HAL_TIM_PWM_Stop+0xbe>
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	681a      	ldr	r2, [r3, #0]
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	f022 0201 	bic.w	r2, r2, #1
 800e8c0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800e8c2:	683b      	ldr	r3, [r7, #0]
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d104      	bne.n	800e8d2 <HAL_TIM_PWM_Stop+0xce>
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	2201      	movs	r2, #1
 800e8cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e8d0:	e023      	b.n	800e91a <HAL_TIM_PWM_Stop+0x116>
 800e8d2:	683b      	ldr	r3, [r7, #0]
 800e8d4:	2b04      	cmp	r3, #4
 800e8d6:	d104      	bne.n	800e8e2 <HAL_TIM_PWM_Stop+0xde>
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	2201      	movs	r2, #1
 800e8dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e8e0:	e01b      	b.n	800e91a <HAL_TIM_PWM_Stop+0x116>
 800e8e2:	683b      	ldr	r3, [r7, #0]
 800e8e4:	2b08      	cmp	r3, #8
 800e8e6:	d104      	bne.n	800e8f2 <HAL_TIM_PWM_Stop+0xee>
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	2201      	movs	r2, #1
 800e8ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e8f0:	e013      	b.n	800e91a <HAL_TIM_PWM_Stop+0x116>
 800e8f2:	683b      	ldr	r3, [r7, #0]
 800e8f4:	2b0c      	cmp	r3, #12
 800e8f6:	d104      	bne.n	800e902 <HAL_TIM_PWM_Stop+0xfe>
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	2201      	movs	r2, #1
 800e8fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e900:	e00b      	b.n	800e91a <HAL_TIM_PWM_Stop+0x116>
 800e902:	683b      	ldr	r3, [r7, #0]
 800e904:	2b10      	cmp	r3, #16
 800e906:	d104      	bne.n	800e912 <HAL_TIM_PWM_Stop+0x10e>
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	2201      	movs	r2, #1
 800e90c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e910:	e003      	b.n	800e91a <HAL_TIM_PWM_Stop+0x116>
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	2201      	movs	r2, #1
 800e916:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800e91a:	2300      	movs	r3, #0
}
 800e91c:	4618      	mov	r0, r3
 800e91e:	3708      	adds	r7, #8
 800e920:	46bd      	mov	sp, r7
 800e922:	bd80      	pop	{r7, pc}
 800e924:	40012c00 	.word	0x40012c00
 800e928:	40013400 	.word	0x40013400
 800e92c:	40014000 	.word	0x40014000
 800e930:	40014400 	.word	0x40014400
 800e934:	40014800 	.word	0x40014800
 800e938:	40015000 	.word	0x40015000

0800e93c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800e93c:	b580      	push	{r7, lr}
 800e93e:	b086      	sub	sp, #24
 800e940:	af00      	add	r7, sp, #0
 800e942:	60f8      	str	r0, [r7, #12]
 800e944:	60b9      	str	r1, [r7, #8]
 800e946:	607a      	str	r2, [r7, #4]
 800e948:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800e94a:	2300      	movs	r3, #0
 800e94c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800e94e:	68bb      	ldr	r3, [r7, #8]
 800e950:	2b00      	cmp	r3, #0
 800e952:	d109      	bne.n	800e968 <HAL_TIM_PWM_Start_DMA+0x2c>
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e95a:	b2db      	uxtb	r3, r3
 800e95c:	2b02      	cmp	r3, #2
 800e95e:	bf0c      	ite	eq
 800e960:	2301      	moveq	r3, #1
 800e962:	2300      	movne	r3, #0
 800e964:	b2db      	uxtb	r3, r3
 800e966:	e03c      	b.n	800e9e2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800e968:	68bb      	ldr	r3, [r7, #8]
 800e96a:	2b04      	cmp	r3, #4
 800e96c:	d109      	bne.n	800e982 <HAL_TIM_PWM_Start_DMA+0x46>
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800e974:	b2db      	uxtb	r3, r3
 800e976:	2b02      	cmp	r3, #2
 800e978:	bf0c      	ite	eq
 800e97a:	2301      	moveq	r3, #1
 800e97c:	2300      	movne	r3, #0
 800e97e:	b2db      	uxtb	r3, r3
 800e980:	e02f      	b.n	800e9e2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800e982:	68bb      	ldr	r3, [r7, #8]
 800e984:	2b08      	cmp	r3, #8
 800e986:	d109      	bne.n	800e99c <HAL_TIM_PWM_Start_DMA+0x60>
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e98e:	b2db      	uxtb	r3, r3
 800e990:	2b02      	cmp	r3, #2
 800e992:	bf0c      	ite	eq
 800e994:	2301      	moveq	r3, #1
 800e996:	2300      	movne	r3, #0
 800e998:	b2db      	uxtb	r3, r3
 800e99a:	e022      	b.n	800e9e2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800e99c:	68bb      	ldr	r3, [r7, #8]
 800e99e:	2b0c      	cmp	r3, #12
 800e9a0:	d109      	bne.n	800e9b6 <HAL_TIM_PWM_Start_DMA+0x7a>
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e9a8:	b2db      	uxtb	r3, r3
 800e9aa:	2b02      	cmp	r3, #2
 800e9ac:	bf0c      	ite	eq
 800e9ae:	2301      	moveq	r3, #1
 800e9b0:	2300      	movne	r3, #0
 800e9b2:	b2db      	uxtb	r3, r3
 800e9b4:	e015      	b.n	800e9e2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800e9b6:	68bb      	ldr	r3, [r7, #8]
 800e9b8:	2b10      	cmp	r3, #16
 800e9ba:	d109      	bne.n	800e9d0 <HAL_TIM_PWM_Start_DMA+0x94>
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e9c2:	b2db      	uxtb	r3, r3
 800e9c4:	2b02      	cmp	r3, #2
 800e9c6:	bf0c      	ite	eq
 800e9c8:	2301      	moveq	r3, #1
 800e9ca:	2300      	movne	r3, #0
 800e9cc:	b2db      	uxtb	r3, r3
 800e9ce:	e008      	b.n	800e9e2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800e9d6:	b2db      	uxtb	r3, r3
 800e9d8:	2b02      	cmp	r3, #2
 800e9da:	bf0c      	ite	eq
 800e9dc:	2301      	moveq	r3, #1
 800e9de:	2300      	movne	r3, #0
 800e9e0:	b2db      	uxtb	r3, r3
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d001      	beq.n	800e9ea <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800e9e6:	2302      	movs	r3, #2
 800e9e8:	e1b5      	b.n	800ed56 <HAL_TIM_PWM_Start_DMA+0x41a>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800e9ea:	68bb      	ldr	r3, [r7, #8]
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d109      	bne.n	800ea04 <HAL_TIM_PWM_Start_DMA+0xc8>
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e9f6:	b2db      	uxtb	r3, r3
 800e9f8:	2b01      	cmp	r3, #1
 800e9fa:	bf0c      	ite	eq
 800e9fc:	2301      	moveq	r3, #1
 800e9fe:	2300      	movne	r3, #0
 800ea00:	b2db      	uxtb	r3, r3
 800ea02:	e03c      	b.n	800ea7e <HAL_TIM_PWM_Start_DMA+0x142>
 800ea04:	68bb      	ldr	r3, [r7, #8]
 800ea06:	2b04      	cmp	r3, #4
 800ea08:	d109      	bne.n	800ea1e <HAL_TIM_PWM_Start_DMA+0xe2>
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ea10:	b2db      	uxtb	r3, r3
 800ea12:	2b01      	cmp	r3, #1
 800ea14:	bf0c      	ite	eq
 800ea16:	2301      	moveq	r3, #1
 800ea18:	2300      	movne	r3, #0
 800ea1a:	b2db      	uxtb	r3, r3
 800ea1c:	e02f      	b.n	800ea7e <HAL_TIM_PWM_Start_DMA+0x142>
 800ea1e:	68bb      	ldr	r3, [r7, #8]
 800ea20:	2b08      	cmp	r3, #8
 800ea22:	d109      	bne.n	800ea38 <HAL_TIM_PWM_Start_DMA+0xfc>
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ea2a:	b2db      	uxtb	r3, r3
 800ea2c:	2b01      	cmp	r3, #1
 800ea2e:	bf0c      	ite	eq
 800ea30:	2301      	moveq	r3, #1
 800ea32:	2300      	movne	r3, #0
 800ea34:	b2db      	uxtb	r3, r3
 800ea36:	e022      	b.n	800ea7e <HAL_TIM_PWM_Start_DMA+0x142>
 800ea38:	68bb      	ldr	r3, [r7, #8]
 800ea3a:	2b0c      	cmp	r3, #12
 800ea3c:	d109      	bne.n	800ea52 <HAL_TIM_PWM_Start_DMA+0x116>
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ea44:	b2db      	uxtb	r3, r3
 800ea46:	2b01      	cmp	r3, #1
 800ea48:	bf0c      	ite	eq
 800ea4a:	2301      	moveq	r3, #1
 800ea4c:	2300      	movne	r3, #0
 800ea4e:	b2db      	uxtb	r3, r3
 800ea50:	e015      	b.n	800ea7e <HAL_TIM_PWM_Start_DMA+0x142>
 800ea52:	68bb      	ldr	r3, [r7, #8]
 800ea54:	2b10      	cmp	r3, #16
 800ea56:	d109      	bne.n	800ea6c <HAL_TIM_PWM_Start_DMA+0x130>
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ea5e:	b2db      	uxtb	r3, r3
 800ea60:	2b01      	cmp	r3, #1
 800ea62:	bf0c      	ite	eq
 800ea64:	2301      	moveq	r3, #1
 800ea66:	2300      	movne	r3, #0
 800ea68:	b2db      	uxtb	r3, r3
 800ea6a:	e008      	b.n	800ea7e <HAL_TIM_PWM_Start_DMA+0x142>
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ea72:	b2db      	uxtb	r3, r3
 800ea74:	2b01      	cmp	r3, #1
 800ea76:	bf0c      	ite	eq
 800ea78:	2301      	moveq	r3, #1
 800ea7a:	2300      	movne	r3, #0
 800ea7c:	b2db      	uxtb	r3, r3
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d034      	beq.n	800eaec <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d002      	beq.n	800ea8e <HAL_TIM_PWM_Start_DMA+0x152>
 800ea88:	887b      	ldrh	r3, [r7, #2]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d101      	bne.n	800ea92 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800ea8e:	2301      	movs	r3, #1
 800ea90:	e161      	b.n	800ed56 <HAL_TIM_PWM_Start_DMA+0x41a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ea92:	68bb      	ldr	r3, [r7, #8]
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d104      	bne.n	800eaa2 <HAL_TIM_PWM_Start_DMA+0x166>
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	2202      	movs	r2, #2
 800ea9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800eaa0:	e026      	b.n	800eaf0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800eaa2:	68bb      	ldr	r3, [r7, #8]
 800eaa4:	2b04      	cmp	r3, #4
 800eaa6:	d104      	bne.n	800eab2 <HAL_TIM_PWM_Start_DMA+0x176>
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	2202      	movs	r2, #2
 800eaac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800eab0:	e01e      	b.n	800eaf0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800eab2:	68bb      	ldr	r3, [r7, #8]
 800eab4:	2b08      	cmp	r3, #8
 800eab6:	d104      	bne.n	800eac2 <HAL_TIM_PWM_Start_DMA+0x186>
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	2202      	movs	r2, #2
 800eabc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800eac0:	e016      	b.n	800eaf0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800eac2:	68bb      	ldr	r3, [r7, #8]
 800eac4:	2b0c      	cmp	r3, #12
 800eac6:	d104      	bne.n	800ead2 <HAL_TIM_PWM_Start_DMA+0x196>
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	2202      	movs	r2, #2
 800eacc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ead0:	e00e      	b.n	800eaf0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800ead2:	68bb      	ldr	r3, [r7, #8]
 800ead4:	2b10      	cmp	r3, #16
 800ead6:	d104      	bne.n	800eae2 <HAL_TIM_PWM_Start_DMA+0x1a6>
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	2202      	movs	r2, #2
 800eadc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800eae0:	e006      	b.n	800eaf0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800eae2:	68fb      	ldr	r3, [r7, #12]
 800eae4:	2202      	movs	r2, #2
 800eae6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800eaea:	e001      	b.n	800eaf0 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800eaec:	2301      	movs	r3, #1
 800eaee:	e132      	b.n	800ed56 <HAL_TIM_PWM_Start_DMA+0x41a>
  }

  switch (Channel)
 800eaf0:	68bb      	ldr	r3, [r7, #8]
 800eaf2:	2b0c      	cmp	r3, #12
 800eaf4:	f200 80ae 	bhi.w	800ec54 <HAL_TIM_PWM_Start_DMA+0x318>
 800eaf8:	a201      	add	r2, pc, #4	@ (adr r2, 800eb00 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800eafa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eafe:	bf00      	nop
 800eb00:	0800eb35 	.word	0x0800eb35
 800eb04:	0800ec55 	.word	0x0800ec55
 800eb08:	0800ec55 	.word	0x0800ec55
 800eb0c:	0800ec55 	.word	0x0800ec55
 800eb10:	0800eb7d 	.word	0x0800eb7d
 800eb14:	0800ec55 	.word	0x0800ec55
 800eb18:	0800ec55 	.word	0x0800ec55
 800eb1c:	0800ec55 	.word	0x0800ec55
 800eb20:	0800ebc5 	.word	0x0800ebc5
 800eb24:	0800ec55 	.word	0x0800ec55
 800eb28:	0800ec55 	.word	0x0800ec55
 800eb2c:	0800ec55 	.word	0x0800ec55
 800eb30:	0800ec0d 	.word	0x0800ec0d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb38:	4a89      	ldr	r2, [pc, #548]	@ (800ed60 <HAL_TIM_PWM_Start_DMA+0x424>)
 800eb3a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb40:	4a88      	ldr	r2, [pc, #544]	@ (800ed64 <HAL_TIM_PWM_Start_DMA+0x428>)
 800eb42:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb48:	4a87      	ldr	r2, [pc, #540]	@ (800ed68 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800eb4a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800eb50:	6879      	ldr	r1, [r7, #4]
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	3334      	adds	r3, #52	@ 0x34
 800eb58:	461a      	mov	r2, r3
 800eb5a:	887b      	ldrh	r3, [r7, #2]
 800eb5c:	f7fd fe90 	bl	800c880 <HAL_DMA_Start_IT>
 800eb60:	4603      	mov	r3, r0
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d001      	beq.n	800eb6a <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800eb66:	2301      	movs	r3, #1
 800eb68:	e0f5      	b.n	800ed56 <HAL_TIM_PWM_Start_DMA+0x41a>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	68da      	ldr	r2, [r3, #12]
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	681b      	ldr	r3, [r3, #0]
 800eb74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800eb78:	60da      	str	r2, [r3, #12]
      break;
 800eb7a:	e06e      	b.n	800ec5a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb80:	4a77      	ldr	r2, [pc, #476]	@ (800ed60 <HAL_TIM_PWM_Start_DMA+0x424>)
 800eb82:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb88:	4a76      	ldr	r2, [pc, #472]	@ (800ed64 <HAL_TIM_PWM_Start_DMA+0x428>)
 800eb8a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb90:	4a75      	ldr	r2, [pc, #468]	@ (800ed68 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800eb92:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800eb98:	6879      	ldr	r1, [r7, #4]
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	3338      	adds	r3, #56	@ 0x38
 800eba0:	461a      	mov	r2, r3
 800eba2:	887b      	ldrh	r3, [r7, #2]
 800eba4:	f7fd fe6c 	bl	800c880 <HAL_DMA_Start_IT>
 800eba8:	4603      	mov	r3, r0
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d001      	beq.n	800ebb2 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800ebae:	2301      	movs	r3, #1
 800ebb0:	e0d1      	b.n	800ed56 <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	681b      	ldr	r3, [r3, #0]
 800ebb6:	68da      	ldr	r2, [r3, #12]
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ebc0:	60da      	str	r2, [r3, #12]
      break;
 800ebc2:	e04a      	b.n	800ec5a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebc8:	4a65      	ldr	r2, [pc, #404]	@ (800ed60 <HAL_TIM_PWM_Start_DMA+0x424>)
 800ebca:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebd0:	4a64      	ldr	r2, [pc, #400]	@ (800ed64 <HAL_TIM_PWM_Start_DMA+0x428>)
 800ebd2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebd8:	4a63      	ldr	r2, [pc, #396]	@ (800ed68 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800ebda:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800ebe0:	6879      	ldr	r1, [r7, #4]
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	681b      	ldr	r3, [r3, #0]
 800ebe6:	333c      	adds	r3, #60	@ 0x3c
 800ebe8:	461a      	mov	r2, r3
 800ebea:	887b      	ldrh	r3, [r7, #2]
 800ebec:	f7fd fe48 	bl	800c880 <HAL_DMA_Start_IT>
 800ebf0:	4603      	mov	r3, r0
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d001      	beq.n	800ebfa <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800ebf6:	2301      	movs	r3, #1
 800ebf8:	e0ad      	b.n	800ed56 <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	68da      	ldr	r2, [r3, #12]
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ec08:	60da      	str	r2, [r3, #12]
      break;
 800ec0a:	e026      	b.n	800ec5a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec10:	4a53      	ldr	r2, [pc, #332]	@ (800ed60 <HAL_TIM_PWM_Start_DMA+0x424>)
 800ec12:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec18:	4a52      	ldr	r2, [pc, #328]	@ (800ed64 <HAL_TIM_PWM_Start_DMA+0x428>)
 800ec1a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec20:	4a51      	ldr	r2, [pc, #324]	@ (800ed68 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800ec22:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ec28:	6879      	ldr	r1, [r7, #4]
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	3340      	adds	r3, #64	@ 0x40
 800ec30:	461a      	mov	r2, r3
 800ec32:	887b      	ldrh	r3, [r7, #2]
 800ec34:	f7fd fe24 	bl	800c880 <HAL_DMA_Start_IT>
 800ec38:	4603      	mov	r3, r0
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d001      	beq.n	800ec42 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800ec3e:	2301      	movs	r3, #1
 800ec40:	e089      	b.n	800ed56 <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	68da      	ldr	r2, [r3, #12]
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ec50:	60da      	str	r2, [r3, #12]
      break;
 800ec52:	e002      	b.n	800ec5a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800ec54:	2301      	movs	r3, #1
 800ec56:	75fb      	strb	r3, [r7, #23]
      break;
 800ec58:	bf00      	nop
  }

  if (status == HAL_OK)
 800ec5a:	7dfb      	ldrb	r3, [r7, #23]
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d179      	bne.n	800ed54 <HAL_TIM_PWM_Start_DMA+0x418>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	2201      	movs	r2, #1
 800ec66:	68b9      	ldr	r1, [r7, #8]
 800ec68:	4618      	mov	r0, r3
 800ec6a:	f001 fbb3 	bl	80103d4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ec6e:	68fb      	ldr	r3, [r7, #12]
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	4a3e      	ldr	r2, [pc, #248]	@ (800ed6c <HAL_TIM_PWM_Start_DMA+0x430>)
 800ec74:	4293      	cmp	r3, r2
 800ec76:	d018      	beq.n	800ecaa <HAL_TIM_PWM_Start_DMA+0x36e>
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	4a3c      	ldr	r2, [pc, #240]	@ (800ed70 <HAL_TIM_PWM_Start_DMA+0x434>)
 800ec7e:	4293      	cmp	r3, r2
 800ec80:	d013      	beq.n	800ecaa <HAL_TIM_PWM_Start_DMA+0x36e>
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	681b      	ldr	r3, [r3, #0]
 800ec86:	4a3b      	ldr	r2, [pc, #236]	@ (800ed74 <HAL_TIM_PWM_Start_DMA+0x438>)
 800ec88:	4293      	cmp	r3, r2
 800ec8a:	d00e      	beq.n	800ecaa <HAL_TIM_PWM_Start_DMA+0x36e>
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	681b      	ldr	r3, [r3, #0]
 800ec90:	4a39      	ldr	r2, [pc, #228]	@ (800ed78 <HAL_TIM_PWM_Start_DMA+0x43c>)
 800ec92:	4293      	cmp	r3, r2
 800ec94:	d009      	beq.n	800ecaa <HAL_TIM_PWM_Start_DMA+0x36e>
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	681b      	ldr	r3, [r3, #0]
 800ec9a:	4a38      	ldr	r2, [pc, #224]	@ (800ed7c <HAL_TIM_PWM_Start_DMA+0x440>)
 800ec9c:	4293      	cmp	r3, r2
 800ec9e:	d004      	beq.n	800ecaa <HAL_TIM_PWM_Start_DMA+0x36e>
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	4a36      	ldr	r2, [pc, #216]	@ (800ed80 <HAL_TIM_PWM_Start_DMA+0x444>)
 800eca6:	4293      	cmp	r3, r2
 800eca8:	d101      	bne.n	800ecae <HAL_TIM_PWM_Start_DMA+0x372>
 800ecaa:	2301      	movs	r3, #1
 800ecac:	e000      	b.n	800ecb0 <HAL_TIM_PWM_Start_DMA+0x374>
 800ecae:	2300      	movs	r3, #0
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d007      	beq.n	800ecc4 <HAL_TIM_PWM_Start_DMA+0x388>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ecc2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	4a28      	ldr	r2, [pc, #160]	@ (800ed6c <HAL_TIM_PWM_Start_DMA+0x430>)
 800ecca:	4293      	cmp	r3, r2
 800eccc:	d022      	beq.n	800ed14 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ecd6:	d01d      	beq.n	800ed14 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	4a29      	ldr	r2, [pc, #164]	@ (800ed84 <HAL_TIM_PWM_Start_DMA+0x448>)
 800ecde:	4293      	cmp	r3, r2
 800ece0:	d018      	beq.n	800ed14 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	4a28      	ldr	r2, [pc, #160]	@ (800ed88 <HAL_TIM_PWM_Start_DMA+0x44c>)
 800ece8:	4293      	cmp	r3, r2
 800ecea:	d013      	beq.n	800ed14 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	4a26      	ldr	r2, [pc, #152]	@ (800ed8c <HAL_TIM_PWM_Start_DMA+0x450>)
 800ecf2:	4293      	cmp	r3, r2
 800ecf4:	d00e      	beq.n	800ed14 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800ecf6:	68fb      	ldr	r3, [r7, #12]
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	4a1d      	ldr	r2, [pc, #116]	@ (800ed70 <HAL_TIM_PWM_Start_DMA+0x434>)
 800ecfc:	4293      	cmp	r3, r2
 800ecfe:	d009      	beq.n	800ed14 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	4a1b      	ldr	r2, [pc, #108]	@ (800ed74 <HAL_TIM_PWM_Start_DMA+0x438>)
 800ed06:	4293      	cmp	r3, r2
 800ed08:	d004      	beq.n	800ed14 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	4a1c      	ldr	r2, [pc, #112]	@ (800ed80 <HAL_TIM_PWM_Start_DMA+0x444>)
 800ed10:	4293      	cmp	r3, r2
 800ed12:	d115      	bne.n	800ed40 <HAL_TIM_PWM_Start_DMA+0x404>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	689a      	ldr	r2, [r3, #8]
 800ed1a:	4b1d      	ldr	r3, [pc, #116]	@ (800ed90 <HAL_TIM_PWM_Start_DMA+0x454>)
 800ed1c:	4013      	ands	r3, r2
 800ed1e:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed20:	693b      	ldr	r3, [r7, #16]
 800ed22:	2b06      	cmp	r3, #6
 800ed24:	d015      	beq.n	800ed52 <HAL_TIM_PWM_Start_DMA+0x416>
 800ed26:	693b      	ldr	r3, [r7, #16]
 800ed28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed2c:	d011      	beq.n	800ed52 <HAL_TIM_PWM_Start_DMA+0x416>
      {
        __HAL_TIM_ENABLE(htim);
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	681a      	ldr	r2, [r3, #0]
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	f042 0201 	orr.w	r2, r2, #1
 800ed3c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed3e:	e008      	b.n	800ed52 <HAL_TIM_PWM_Start_DMA+0x416>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	681a      	ldr	r2, [r3, #0]
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	f042 0201 	orr.w	r2, r2, #1
 800ed4e:	601a      	str	r2, [r3, #0]
 800ed50:	e000      	b.n	800ed54 <HAL_TIM_PWM_Start_DMA+0x418>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed52:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800ed54:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed56:	4618      	mov	r0, r3
 800ed58:	3718      	adds	r7, #24
 800ed5a:	46bd      	mov	sp, r7
 800ed5c:	bd80      	pop	{r7, pc}
 800ed5e:	bf00      	nop
 800ed60:	0800f9cf 	.word	0x0800f9cf
 800ed64:	0800fa77 	.word	0x0800fa77
 800ed68:	0800f93d 	.word	0x0800f93d
 800ed6c:	40012c00 	.word	0x40012c00
 800ed70:	40013400 	.word	0x40013400
 800ed74:	40014000 	.word	0x40014000
 800ed78:	40014400 	.word	0x40014400
 800ed7c:	40014800 	.word	0x40014800
 800ed80:	40015000 	.word	0x40015000
 800ed84:	40000400 	.word	0x40000400
 800ed88:	40000800 	.word	0x40000800
 800ed8c:	40000c00 	.word	0x40000c00
 800ed90:	00010007 	.word	0x00010007

0800ed94 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ed94:	b580      	push	{r7, lr}
 800ed96:	b084      	sub	sp, #16
 800ed98:	af00      	add	r7, sp, #0
 800ed9a:	6078      	str	r0, [r7, #4]
 800ed9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ed9e:	2300      	movs	r3, #0
 800eda0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800eda2:	683b      	ldr	r3, [r7, #0]
 800eda4:	2b0c      	cmp	r3, #12
 800eda6:	d855      	bhi.n	800ee54 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800eda8:	a201      	add	r2, pc, #4	@ (adr r2, 800edb0 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800edaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edae:	bf00      	nop
 800edb0:	0800ede5 	.word	0x0800ede5
 800edb4:	0800ee55 	.word	0x0800ee55
 800edb8:	0800ee55 	.word	0x0800ee55
 800edbc:	0800ee55 	.word	0x0800ee55
 800edc0:	0800ee01 	.word	0x0800ee01
 800edc4:	0800ee55 	.word	0x0800ee55
 800edc8:	0800ee55 	.word	0x0800ee55
 800edcc:	0800ee55 	.word	0x0800ee55
 800edd0:	0800ee1d 	.word	0x0800ee1d
 800edd4:	0800ee55 	.word	0x0800ee55
 800edd8:	0800ee55 	.word	0x0800ee55
 800eddc:	0800ee55 	.word	0x0800ee55
 800ede0:	0800ee39 	.word	0x0800ee39
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	68da      	ldr	r2, [r3, #12]
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800edf2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800edf8:	4618      	mov	r0, r3
 800edfa:	f7fd fe15 	bl	800ca28 <HAL_DMA_Abort_IT>
      break;
 800edfe:	e02c      	b.n	800ee5a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	68da      	ldr	r2, [r3, #12]
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ee0e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee14:	4618      	mov	r0, r3
 800ee16:	f7fd fe07 	bl	800ca28 <HAL_DMA_Abort_IT>
      break;
 800ee1a:	e01e      	b.n	800ee5a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	68da      	ldr	r2, [r3, #12]
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ee2a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee30:	4618      	mov	r0, r3
 800ee32:	f7fd fdf9 	bl	800ca28 <HAL_DMA_Abort_IT>
      break;
 800ee36:	e010      	b.n	800ee5a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	68da      	ldr	r2, [r3, #12]
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ee46:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee4c:	4618      	mov	r0, r3
 800ee4e:	f7fd fdeb 	bl	800ca28 <HAL_DMA_Abort_IT>
      break;
 800ee52:	e002      	b.n	800ee5a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800ee54:	2301      	movs	r3, #1
 800ee56:	73fb      	strb	r3, [r7, #15]
      break;
 800ee58:	bf00      	nop
  }

  if (status == HAL_OK)
 800ee5a:	7bfb      	ldrb	r3, [r7, #15]
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	f040 8086 	bne.w	800ef6e <HAL_TIM_PWM_Stop_DMA+0x1da>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	2200      	movs	r2, #0
 800ee68:	6839      	ldr	r1, [r7, #0]
 800ee6a:	4618      	mov	r0, r3
 800ee6c:	f001 fab2 	bl	80103d4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	681b      	ldr	r3, [r3, #0]
 800ee74:	4a40      	ldr	r2, [pc, #256]	@ (800ef78 <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800ee76:	4293      	cmp	r3, r2
 800ee78:	d018      	beq.n	800eeac <HAL_TIM_PWM_Stop_DMA+0x118>
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	4a3f      	ldr	r2, [pc, #252]	@ (800ef7c <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 800ee80:	4293      	cmp	r3, r2
 800ee82:	d013      	beq.n	800eeac <HAL_TIM_PWM_Stop_DMA+0x118>
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	4a3d      	ldr	r2, [pc, #244]	@ (800ef80 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 800ee8a:	4293      	cmp	r3, r2
 800ee8c:	d00e      	beq.n	800eeac <HAL_TIM_PWM_Stop_DMA+0x118>
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	4a3c      	ldr	r2, [pc, #240]	@ (800ef84 <HAL_TIM_PWM_Stop_DMA+0x1f0>)
 800ee94:	4293      	cmp	r3, r2
 800ee96:	d009      	beq.n	800eeac <HAL_TIM_PWM_Stop_DMA+0x118>
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	4a3a      	ldr	r2, [pc, #232]	@ (800ef88 <HAL_TIM_PWM_Stop_DMA+0x1f4>)
 800ee9e:	4293      	cmp	r3, r2
 800eea0:	d004      	beq.n	800eeac <HAL_TIM_PWM_Stop_DMA+0x118>
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	4a39      	ldr	r2, [pc, #228]	@ (800ef8c <HAL_TIM_PWM_Stop_DMA+0x1f8>)
 800eea8:	4293      	cmp	r3, r2
 800eeaa:	d101      	bne.n	800eeb0 <HAL_TIM_PWM_Stop_DMA+0x11c>
 800eeac:	2301      	movs	r3, #1
 800eeae:	e000      	b.n	800eeb2 <HAL_TIM_PWM_Stop_DMA+0x11e>
 800eeb0:	2300      	movs	r3, #0
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d017      	beq.n	800eee6 <HAL_TIM_PWM_Stop_DMA+0x152>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	6a1a      	ldr	r2, [r3, #32]
 800eebc:	f241 1311 	movw	r3, #4369	@ 0x1111
 800eec0:	4013      	ands	r3, r2
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d10f      	bne.n	800eee6 <HAL_TIM_PWM_Stop_DMA+0x152>
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	6a1a      	ldr	r2, [r3, #32]
 800eecc:	f244 4344 	movw	r3, #17476	@ 0x4444
 800eed0:	4013      	ands	r3, r2
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d107      	bne.n	800eee6 <HAL_TIM_PWM_Stop_DMA+0x152>
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	681b      	ldr	r3, [r3, #0]
 800eeda:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800eee4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	6a1a      	ldr	r2, [r3, #32]
 800eeec:	f241 1311 	movw	r3, #4369	@ 0x1111
 800eef0:	4013      	ands	r3, r2
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d10f      	bne.n	800ef16 <HAL_TIM_PWM_Stop_DMA+0x182>
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	6a1a      	ldr	r2, [r3, #32]
 800eefc:	f244 4344 	movw	r3, #17476	@ 0x4444
 800ef00:	4013      	ands	r3, r2
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d107      	bne.n	800ef16 <HAL_TIM_PWM_Stop_DMA+0x182>
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	681a      	ldr	r2, [r3, #0]
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	f022 0201 	bic.w	r2, r2, #1
 800ef14:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ef16:	683b      	ldr	r3, [r7, #0]
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d104      	bne.n	800ef26 <HAL_TIM_PWM_Stop_DMA+0x192>
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	2201      	movs	r2, #1
 800ef20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ef24:	e023      	b.n	800ef6e <HAL_TIM_PWM_Stop_DMA+0x1da>
 800ef26:	683b      	ldr	r3, [r7, #0]
 800ef28:	2b04      	cmp	r3, #4
 800ef2a:	d104      	bne.n	800ef36 <HAL_TIM_PWM_Stop_DMA+0x1a2>
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	2201      	movs	r2, #1
 800ef30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ef34:	e01b      	b.n	800ef6e <HAL_TIM_PWM_Stop_DMA+0x1da>
 800ef36:	683b      	ldr	r3, [r7, #0]
 800ef38:	2b08      	cmp	r3, #8
 800ef3a:	d104      	bne.n	800ef46 <HAL_TIM_PWM_Stop_DMA+0x1b2>
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	2201      	movs	r2, #1
 800ef40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ef44:	e013      	b.n	800ef6e <HAL_TIM_PWM_Stop_DMA+0x1da>
 800ef46:	683b      	ldr	r3, [r7, #0]
 800ef48:	2b0c      	cmp	r3, #12
 800ef4a:	d104      	bne.n	800ef56 <HAL_TIM_PWM_Stop_DMA+0x1c2>
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	2201      	movs	r2, #1
 800ef50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ef54:	e00b      	b.n	800ef6e <HAL_TIM_PWM_Stop_DMA+0x1da>
 800ef56:	683b      	ldr	r3, [r7, #0]
 800ef58:	2b10      	cmp	r3, #16
 800ef5a:	d104      	bne.n	800ef66 <HAL_TIM_PWM_Stop_DMA+0x1d2>
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	2201      	movs	r2, #1
 800ef60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ef64:	e003      	b.n	800ef6e <HAL_TIM_PWM_Stop_DMA+0x1da>
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	2201      	movs	r2, #1
 800ef6a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800ef6e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef70:	4618      	mov	r0, r3
 800ef72:	3710      	adds	r7, #16
 800ef74:	46bd      	mov	sp, r7
 800ef76:	bd80      	pop	{r7, pc}
 800ef78:	40012c00 	.word	0x40012c00
 800ef7c:	40013400 	.word	0x40013400
 800ef80:	40014000 	.word	0x40014000
 800ef84:	40014400 	.word	0x40014400
 800ef88:	40014800 	.word	0x40014800
 800ef8c:	40015000 	.word	0x40015000

0800ef90 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800ef90:	b580      	push	{r7, lr}
 800ef92:	b086      	sub	sp, #24
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	6078      	str	r0, [r7, #4]
 800ef98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d101      	bne.n	800efa4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800efa0:	2301      	movs	r3, #1
 800efa2:	e097      	b.n	800f0d4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800efaa:	b2db      	uxtb	r3, r3
 800efac:	2b00      	cmp	r3, #0
 800efae:	d106      	bne.n	800efbe <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	2200      	movs	r2, #0
 800efb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800efb8:	6878      	ldr	r0, [r7, #4]
 800efba:	f7fa ff4f 	bl	8009e5c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	2202      	movs	r2, #2
 800efc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	689b      	ldr	r3, [r3, #8]
 800efcc:	687a      	ldr	r2, [r7, #4]
 800efce:	6812      	ldr	r2, [r2, #0]
 800efd0:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800efd4:	f023 0307 	bic.w	r3, r3, #7
 800efd8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	681a      	ldr	r2, [r3, #0]
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	3304      	adds	r3, #4
 800efe2:	4619      	mov	r1, r3
 800efe4:	4610      	mov	r0, r2
 800efe6:	f000 fd7b 	bl	800fae0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	681b      	ldr	r3, [r3, #0]
 800efee:	689b      	ldr	r3, [r3, #8]
 800eff0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	699b      	ldr	r3, [r3, #24]
 800eff8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	6a1b      	ldr	r3, [r3, #32]
 800f000:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800f002:	683b      	ldr	r3, [r7, #0]
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	697a      	ldr	r2, [r7, #20]
 800f008:	4313      	orrs	r3, r2
 800f00a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800f00c:	693b      	ldr	r3, [r7, #16]
 800f00e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f012:	f023 0303 	bic.w	r3, r3, #3
 800f016:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800f018:	683b      	ldr	r3, [r7, #0]
 800f01a:	689a      	ldr	r2, [r3, #8]
 800f01c:	683b      	ldr	r3, [r7, #0]
 800f01e:	699b      	ldr	r3, [r3, #24]
 800f020:	021b      	lsls	r3, r3, #8
 800f022:	4313      	orrs	r3, r2
 800f024:	693a      	ldr	r2, [r7, #16]
 800f026:	4313      	orrs	r3, r2
 800f028:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800f02a:	693b      	ldr	r3, [r7, #16]
 800f02c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800f030:	f023 030c 	bic.w	r3, r3, #12
 800f034:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800f036:	693b      	ldr	r3, [r7, #16]
 800f038:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f03c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f040:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800f042:	683b      	ldr	r3, [r7, #0]
 800f044:	68da      	ldr	r2, [r3, #12]
 800f046:	683b      	ldr	r3, [r7, #0]
 800f048:	69db      	ldr	r3, [r3, #28]
 800f04a:	021b      	lsls	r3, r3, #8
 800f04c:	4313      	orrs	r3, r2
 800f04e:	693a      	ldr	r2, [r7, #16]
 800f050:	4313      	orrs	r3, r2
 800f052:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800f054:	683b      	ldr	r3, [r7, #0]
 800f056:	691b      	ldr	r3, [r3, #16]
 800f058:	011a      	lsls	r2, r3, #4
 800f05a:	683b      	ldr	r3, [r7, #0]
 800f05c:	6a1b      	ldr	r3, [r3, #32]
 800f05e:	031b      	lsls	r3, r3, #12
 800f060:	4313      	orrs	r3, r2
 800f062:	693a      	ldr	r2, [r7, #16]
 800f064:	4313      	orrs	r3, r2
 800f066:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800f06e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800f076:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800f078:	683b      	ldr	r3, [r7, #0]
 800f07a:	685a      	ldr	r2, [r3, #4]
 800f07c:	683b      	ldr	r3, [r7, #0]
 800f07e:	695b      	ldr	r3, [r3, #20]
 800f080:	011b      	lsls	r3, r3, #4
 800f082:	4313      	orrs	r3, r2
 800f084:	68fa      	ldr	r2, [r7, #12]
 800f086:	4313      	orrs	r3, r2
 800f088:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	697a      	ldr	r2, [r7, #20]
 800f090:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	693a      	ldr	r2, [r7, #16]
 800f098:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	681b      	ldr	r3, [r3, #0]
 800f09e:	68fa      	ldr	r2, [r7, #12]
 800f0a0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	2201      	movs	r2, #1
 800f0a6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	2201      	movs	r2, #1
 800f0ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	2201      	movs	r2, #1
 800f0b6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	2201      	movs	r2, #1
 800f0be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	2201      	movs	r2, #1
 800f0c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	2201      	movs	r2, #1
 800f0ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f0d2:	2300      	movs	r3, #0
}
 800f0d4:	4618      	mov	r0, r3
 800f0d6:	3718      	adds	r7, #24
 800f0d8:	46bd      	mov	sp, r7
 800f0da:	bd80      	pop	{r7, pc}

0800f0dc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f0dc:	b580      	push	{r7, lr}
 800f0de:	b084      	sub	sp, #16
 800f0e0:	af00      	add	r7, sp, #0
 800f0e2:	6078      	str	r0, [r7, #4]
 800f0e4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800f0ec:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800f0f4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f0fc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f104:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800f106:	683b      	ldr	r3, [r7, #0]
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d110      	bne.n	800f12e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800f10c:	7bfb      	ldrb	r3, [r7, #15]
 800f10e:	2b01      	cmp	r3, #1
 800f110:	d102      	bne.n	800f118 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800f112:	7b7b      	ldrb	r3, [r7, #13]
 800f114:	2b01      	cmp	r3, #1
 800f116:	d001      	beq.n	800f11c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800f118:	2301      	movs	r3, #1
 800f11a:	e069      	b.n	800f1f0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	2202      	movs	r2, #2
 800f120:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	2202      	movs	r2, #2
 800f128:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f12c:	e031      	b.n	800f192 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800f12e:	683b      	ldr	r3, [r7, #0]
 800f130:	2b04      	cmp	r3, #4
 800f132:	d110      	bne.n	800f156 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800f134:	7bbb      	ldrb	r3, [r7, #14]
 800f136:	2b01      	cmp	r3, #1
 800f138:	d102      	bne.n	800f140 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800f13a:	7b3b      	ldrb	r3, [r7, #12]
 800f13c:	2b01      	cmp	r3, #1
 800f13e:	d001      	beq.n	800f144 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800f140:	2301      	movs	r3, #1
 800f142:	e055      	b.n	800f1f0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	2202      	movs	r2, #2
 800f148:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	2202      	movs	r2, #2
 800f150:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f154:	e01d      	b.n	800f192 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800f156:	7bfb      	ldrb	r3, [r7, #15]
 800f158:	2b01      	cmp	r3, #1
 800f15a:	d108      	bne.n	800f16e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800f15c:	7bbb      	ldrb	r3, [r7, #14]
 800f15e:	2b01      	cmp	r3, #1
 800f160:	d105      	bne.n	800f16e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800f162:	7b7b      	ldrb	r3, [r7, #13]
 800f164:	2b01      	cmp	r3, #1
 800f166:	d102      	bne.n	800f16e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800f168:	7b3b      	ldrb	r3, [r7, #12]
 800f16a:	2b01      	cmp	r3, #1
 800f16c:	d001      	beq.n	800f172 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800f16e:	2301      	movs	r3, #1
 800f170:	e03e      	b.n	800f1f0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	2202      	movs	r2, #2
 800f176:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	2202      	movs	r2, #2
 800f17e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	2202      	movs	r2, #2
 800f186:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	2202      	movs	r2, #2
 800f18e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800f192:	683b      	ldr	r3, [r7, #0]
 800f194:	2b00      	cmp	r3, #0
 800f196:	d003      	beq.n	800f1a0 <HAL_TIM_Encoder_Start+0xc4>
 800f198:	683b      	ldr	r3, [r7, #0]
 800f19a:	2b04      	cmp	r3, #4
 800f19c:	d008      	beq.n	800f1b0 <HAL_TIM_Encoder_Start+0xd4>
 800f19e:	e00f      	b.n	800f1c0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	681b      	ldr	r3, [r3, #0]
 800f1a4:	2201      	movs	r2, #1
 800f1a6:	2100      	movs	r1, #0
 800f1a8:	4618      	mov	r0, r3
 800f1aa:	f001 f913 	bl	80103d4 <TIM_CCxChannelCmd>
      break;
 800f1ae:	e016      	b.n	800f1de <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	2201      	movs	r2, #1
 800f1b6:	2104      	movs	r1, #4
 800f1b8:	4618      	mov	r0, r3
 800f1ba:	f001 f90b 	bl	80103d4 <TIM_CCxChannelCmd>
      break;
 800f1be:	e00e      	b.n	800f1de <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	2201      	movs	r2, #1
 800f1c6:	2100      	movs	r1, #0
 800f1c8:	4618      	mov	r0, r3
 800f1ca:	f001 f903 	bl	80103d4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	2201      	movs	r2, #1
 800f1d4:	2104      	movs	r1, #4
 800f1d6:	4618      	mov	r0, r3
 800f1d8:	f001 f8fc 	bl	80103d4 <TIM_CCxChannelCmd>
      break;
 800f1dc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	681a      	ldr	r2, [r3, #0]
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	f042 0201 	orr.w	r2, r2, #1
 800f1ec:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800f1ee:	2300      	movs	r3, #0
}
 800f1f0:	4618      	mov	r0, r3
 800f1f2:	3710      	adds	r7, #16
 800f1f4:	46bd      	mov	sp, r7
 800f1f6:	bd80      	pop	{r7, pc}

0800f1f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f1f8:	b580      	push	{r7, lr}
 800f1fa:	b084      	sub	sp, #16
 800f1fc:	af00      	add	r7, sp, #0
 800f1fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	68db      	ldr	r3, [r3, #12]
 800f206:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	681b      	ldr	r3, [r3, #0]
 800f20c:	691b      	ldr	r3, [r3, #16]
 800f20e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800f210:	68bb      	ldr	r3, [r7, #8]
 800f212:	f003 0302 	and.w	r3, r3, #2
 800f216:	2b00      	cmp	r3, #0
 800f218:	d020      	beq.n	800f25c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	f003 0302 	and.w	r3, r3, #2
 800f220:	2b00      	cmp	r3, #0
 800f222:	d01b      	beq.n	800f25c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	f06f 0202 	mvn.w	r2, #2
 800f22c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	2201      	movs	r2, #1
 800f232:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	699b      	ldr	r3, [r3, #24]
 800f23a:	f003 0303 	and.w	r3, r3, #3
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d003      	beq.n	800f24a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f242:	6878      	ldr	r0, [r7, #4]
 800f244:	f000 fb5c 	bl	800f900 <HAL_TIM_IC_CaptureCallback>
 800f248:	e005      	b.n	800f256 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f24a:	6878      	ldr	r0, [r7, #4]
 800f24c:	f000 fb4e 	bl	800f8ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f250:	6878      	ldr	r0, [r7, #4]
 800f252:	f7f9 fb57 	bl	8008904 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	2200      	movs	r2, #0
 800f25a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800f25c:	68bb      	ldr	r3, [r7, #8]
 800f25e:	f003 0304 	and.w	r3, r3, #4
 800f262:	2b00      	cmp	r3, #0
 800f264:	d020      	beq.n	800f2a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	f003 0304 	and.w	r3, r3, #4
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	d01b      	beq.n	800f2a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	f06f 0204 	mvn.w	r2, #4
 800f278:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	2202      	movs	r2, #2
 800f27e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	699b      	ldr	r3, [r3, #24]
 800f286:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d003      	beq.n	800f296 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f28e:	6878      	ldr	r0, [r7, #4]
 800f290:	f000 fb36 	bl	800f900 <HAL_TIM_IC_CaptureCallback>
 800f294:	e005      	b.n	800f2a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f296:	6878      	ldr	r0, [r7, #4]
 800f298:	f000 fb28 	bl	800f8ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f29c:	6878      	ldr	r0, [r7, #4]
 800f29e:	f7f9 fb31 	bl	8008904 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	2200      	movs	r2, #0
 800f2a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800f2a8:	68bb      	ldr	r3, [r7, #8]
 800f2aa:	f003 0308 	and.w	r3, r3, #8
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d020      	beq.n	800f2f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800f2b2:	68fb      	ldr	r3, [r7, #12]
 800f2b4:	f003 0308 	and.w	r3, r3, #8
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d01b      	beq.n	800f2f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	f06f 0208 	mvn.w	r2, #8
 800f2c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	2204      	movs	r2, #4
 800f2ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	69db      	ldr	r3, [r3, #28]
 800f2d2:	f003 0303 	and.w	r3, r3, #3
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d003      	beq.n	800f2e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f2da:	6878      	ldr	r0, [r7, #4]
 800f2dc:	f000 fb10 	bl	800f900 <HAL_TIM_IC_CaptureCallback>
 800f2e0:	e005      	b.n	800f2ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f2e2:	6878      	ldr	r0, [r7, #4]
 800f2e4:	f000 fb02 	bl	800f8ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f2e8:	6878      	ldr	r0, [r7, #4]
 800f2ea:	f7f9 fb0b 	bl	8008904 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	2200      	movs	r2, #0
 800f2f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800f2f4:	68bb      	ldr	r3, [r7, #8]
 800f2f6:	f003 0310 	and.w	r3, r3, #16
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d020      	beq.n	800f340 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	f003 0310 	and.w	r3, r3, #16
 800f304:	2b00      	cmp	r3, #0
 800f306:	d01b      	beq.n	800f340 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	f06f 0210 	mvn.w	r2, #16
 800f310:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	2208      	movs	r2, #8
 800f316:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	69db      	ldr	r3, [r3, #28]
 800f31e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f322:	2b00      	cmp	r3, #0
 800f324:	d003      	beq.n	800f32e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f326:	6878      	ldr	r0, [r7, #4]
 800f328:	f000 faea 	bl	800f900 <HAL_TIM_IC_CaptureCallback>
 800f32c:	e005      	b.n	800f33a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f32e:	6878      	ldr	r0, [r7, #4]
 800f330:	f000 fadc 	bl	800f8ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f334:	6878      	ldr	r0, [r7, #4]
 800f336:	f7f9 fae5 	bl	8008904 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	2200      	movs	r2, #0
 800f33e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800f340:	68bb      	ldr	r3, [r7, #8]
 800f342:	f003 0301 	and.w	r3, r3, #1
 800f346:	2b00      	cmp	r3, #0
 800f348:	d00c      	beq.n	800f364 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	f003 0301 	and.w	r3, r3, #1
 800f350:	2b00      	cmp	r3, #0
 800f352:	d007      	beq.n	800f364 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	f06f 0201 	mvn.w	r2, #1
 800f35c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f35e:	6878      	ldr	r0, [r7, #4]
 800f360:	f7f9 fbf8 	bl	8008b54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f364:	68bb      	ldr	r3, [r7, #8]
 800f366:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d104      	bne.n	800f378 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800f36e:	68bb      	ldr	r3, [r7, #8]
 800f370:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f374:	2b00      	cmp	r3, #0
 800f376:	d00c      	beq.n	800f392 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f378:	68fb      	ldr	r3, [r7, #12]
 800f37a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d007      	beq.n	800f392 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800f38a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f38c:	6878      	ldr	r0, [r7, #4]
 800f38e:	f001 f97b 	bl	8010688 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f392:	68bb      	ldr	r3, [r7, #8]
 800f394:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d00c      	beq.n	800f3b6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d007      	beq.n	800f3b6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f3ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f3b0:	6878      	ldr	r0, [r7, #4]
 800f3b2:	f001 f973 	bl	801069c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f3b6:	68bb      	ldr	r3, [r7, #8]
 800f3b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d00c      	beq.n	800f3da <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f3c0:	68fb      	ldr	r3, [r7, #12]
 800f3c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d007      	beq.n	800f3da <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f3d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f3d4:	6878      	ldr	r0, [r7, #4]
 800f3d6:	f000 fa9d 	bl	800f914 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f3da:	68bb      	ldr	r3, [r7, #8]
 800f3dc:	f003 0320 	and.w	r3, r3, #32
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d00c      	beq.n	800f3fe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f3e4:	68fb      	ldr	r3, [r7, #12]
 800f3e6:	f003 0320 	and.w	r3, r3, #32
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d007      	beq.n	800f3fe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	f06f 0220 	mvn.w	r2, #32
 800f3f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f3f8:	6878      	ldr	r0, [r7, #4]
 800f3fa:	f001 f93b 	bl	8010674 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800f3fe:	68bb      	ldr	r3, [r7, #8]
 800f400:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f404:	2b00      	cmp	r3, #0
 800f406:	d00c      	beq.n	800f422 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d007      	beq.n	800f422 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	681b      	ldr	r3, [r3, #0]
 800f416:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800f41a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800f41c:	6878      	ldr	r0, [r7, #4]
 800f41e:	f001 f947 	bl	80106b0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800f422:	68bb      	ldr	r3, [r7, #8]
 800f424:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d00c      	beq.n	800f446 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f432:	2b00      	cmp	r3, #0
 800f434:	d007      	beq.n	800f446 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800f43e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800f440:	6878      	ldr	r0, [r7, #4]
 800f442:	f001 f93f 	bl	80106c4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800f446:	68bb      	ldr	r3, [r7, #8]
 800f448:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d00c      	beq.n	800f46a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f456:	2b00      	cmp	r3, #0
 800f458:	d007      	beq.n	800f46a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800f462:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800f464:	6878      	ldr	r0, [r7, #4]
 800f466:	f001 f937 	bl	80106d8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800f46a:	68bb      	ldr	r3, [r7, #8]
 800f46c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f470:	2b00      	cmp	r3, #0
 800f472:	d00c      	beq.n	800f48e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800f474:	68fb      	ldr	r3, [r7, #12]
 800f476:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d007      	beq.n	800f48e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800f486:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800f488:	6878      	ldr	r0, [r7, #4]
 800f48a:	f001 f92f 	bl	80106ec <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f48e:	bf00      	nop
 800f490:	3710      	adds	r7, #16
 800f492:	46bd      	mov	sp, r7
 800f494:	bd80      	pop	{r7, pc}
	...

0800f498 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f498:	b580      	push	{r7, lr}
 800f49a:	b086      	sub	sp, #24
 800f49c:	af00      	add	r7, sp, #0
 800f49e:	60f8      	str	r0, [r7, #12]
 800f4a0:	60b9      	str	r1, [r7, #8]
 800f4a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f4ae:	2b01      	cmp	r3, #1
 800f4b0:	d101      	bne.n	800f4b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f4b2:	2302      	movs	r3, #2
 800f4b4:	e0ff      	b.n	800f6b6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	2201      	movs	r2, #1
 800f4ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	2b14      	cmp	r3, #20
 800f4c2:	f200 80f0 	bhi.w	800f6a6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f4c6:	a201      	add	r2, pc, #4	@ (adr r2, 800f4cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f4c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4cc:	0800f521 	.word	0x0800f521
 800f4d0:	0800f6a7 	.word	0x0800f6a7
 800f4d4:	0800f6a7 	.word	0x0800f6a7
 800f4d8:	0800f6a7 	.word	0x0800f6a7
 800f4dc:	0800f561 	.word	0x0800f561
 800f4e0:	0800f6a7 	.word	0x0800f6a7
 800f4e4:	0800f6a7 	.word	0x0800f6a7
 800f4e8:	0800f6a7 	.word	0x0800f6a7
 800f4ec:	0800f5a3 	.word	0x0800f5a3
 800f4f0:	0800f6a7 	.word	0x0800f6a7
 800f4f4:	0800f6a7 	.word	0x0800f6a7
 800f4f8:	0800f6a7 	.word	0x0800f6a7
 800f4fc:	0800f5e3 	.word	0x0800f5e3
 800f500:	0800f6a7 	.word	0x0800f6a7
 800f504:	0800f6a7 	.word	0x0800f6a7
 800f508:	0800f6a7 	.word	0x0800f6a7
 800f50c:	0800f625 	.word	0x0800f625
 800f510:	0800f6a7 	.word	0x0800f6a7
 800f514:	0800f6a7 	.word	0x0800f6a7
 800f518:	0800f6a7 	.word	0x0800f6a7
 800f51c:	0800f665 	.word	0x0800f665
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	68b9      	ldr	r1, [r7, #8]
 800f526:	4618      	mov	r0, r3
 800f528:	f000 fb8e 	bl	800fc48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	681b      	ldr	r3, [r3, #0]
 800f530:	699a      	ldr	r2, [r3, #24]
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	681b      	ldr	r3, [r3, #0]
 800f536:	f042 0208 	orr.w	r2, r2, #8
 800f53a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	699a      	ldr	r2, [r3, #24]
 800f542:	68fb      	ldr	r3, [r7, #12]
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	f022 0204 	bic.w	r2, r2, #4
 800f54a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	681b      	ldr	r3, [r3, #0]
 800f550:	6999      	ldr	r1, [r3, #24]
 800f552:	68bb      	ldr	r3, [r7, #8]
 800f554:	691a      	ldr	r2, [r3, #16]
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	430a      	orrs	r2, r1
 800f55c:	619a      	str	r2, [r3, #24]
      break;
 800f55e:	e0a5      	b.n	800f6ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	68b9      	ldr	r1, [r7, #8]
 800f566:	4618      	mov	r0, r3
 800f568:	f000 fc08 	bl	800fd7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	699a      	ldr	r2, [r3, #24]
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f57a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	699a      	ldr	r2, [r3, #24]
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f58a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	6999      	ldr	r1, [r3, #24]
 800f592:	68bb      	ldr	r3, [r7, #8]
 800f594:	691b      	ldr	r3, [r3, #16]
 800f596:	021a      	lsls	r2, r3, #8
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	681b      	ldr	r3, [r3, #0]
 800f59c:	430a      	orrs	r2, r1
 800f59e:	619a      	str	r2, [r3, #24]
      break;
 800f5a0:	e084      	b.n	800f6ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	68b9      	ldr	r1, [r7, #8]
 800f5a8:	4618      	mov	r0, r3
 800f5aa:	f000 fc7b 	bl	800fea4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	69da      	ldr	r2, [r3, #28]
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	f042 0208 	orr.w	r2, r2, #8
 800f5bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	681b      	ldr	r3, [r3, #0]
 800f5c2:	69da      	ldr	r2, [r3, #28]
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	681b      	ldr	r3, [r3, #0]
 800f5c8:	f022 0204 	bic.w	r2, r2, #4
 800f5cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f5ce:	68fb      	ldr	r3, [r7, #12]
 800f5d0:	681b      	ldr	r3, [r3, #0]
 800f5d2:	69d9      	ldr	r1, [r3, #28]
 800f5d4:	68bb      	ldr	r3, [r7, #8]
 800f5d6:	691a      	ldr	r2, [r3, #16]
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	430a      	orrs	r2, r1
 800f5de:	61da      	str	r2, [r3, #28]
      break;
 800f5e0:	e064      	b.n	800f6ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f5e2:	68fb      	ldr	r3, [r7, #12]
 800f5e4:	681b      	ldr	r3, [r3, #0]
 800f5e6:	68b9      	ldr	r1, [r7, #8]
 800f5e8:	4618      	mov	r0, r3
 800f5ea:	f000 fced 	bl	800ffc8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	69da      	ldr	r2, [r3, #28]
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	681b      	ldr	r3, [r3, #0]
 800f5f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f5fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	69da      	ldr	r2, [r3, #28]
 800f604:	68fb      	ldr	r3, [r7, #12]
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f60c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f60e:	68fb      	ldr	r3, [r7, #12]
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	69d9      	ldr	r1, [r3, #28]
 800f614:	68bb      	ldr	r3, [r7, #8]
 800f616:	691b      	ldr	r3, [r3, #16]
 800f618:	021a      	lsls	r2, r3, #8
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	430a      	orrs	r2, r1
 800f620:	61da      	str	r2, [r3, #28]
      break;
 800f622:	e043      	b.n	800f6ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f624:	68fb      	ldr	r3, [r7, #12]
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	68b9      	ldr	r1, [r7, #8]
 800f62a:	4618      	mov	r0, r3
 800f62c:	f000 fd60 	bl	80100f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f630:	68fb      	ldr	r3, [r7, #12]
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	f042 0208 	orr.w	r2, r2, #8
 800f63e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f640:	68fb      	ldr	r3, [r7, #12]
 800f642:	681b      	ldr	r3, [r3, #0]
 800f644:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	f022 0204 	bic.w	r2, r2, #4
 800f64e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f650:	68fb      	ldr	r3, [r7, #12]
 800f652:	681b      	ldr	r3, [r3, #0]
 800f654:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800f656:	68bb      	ldr	r3, [r7, #8]
 800f658:	691a      	ldr	r2, [r3, #16]
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	430a      	orrs	r2, r1
 800f660:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800f662:	e023      	b.n	800f6ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	681b      	ldr	r3, [r3, #0]
 800f668:	68b9      	ldr	r1, [r7, #8]
 800f66a:	4618      	mov	r0, r3
 800f66c:	f000 fdaa 	bl	80101c4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f670:	68fb      	ldr	r3, [r7, #12]
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f67e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f68e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800f696:	68bb      	ldr	r3, [r7, #8]
 800f698:	691b      	ldr	r3, [r3, #16]
 800f69a:	021a      	lsls	r2, r3, #8
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	681b      	ldr	r3, [r3, #0]
 800f6a0:	430a      	orrs	r2, r1
 800f6a2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800f6a4:	e002      	b.n	800f6ac <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f6a6:	2301      	movs	r3, #1
 800f6a8:	75fb      	strb	r3, [r7, #23]
      break;
 800f6aa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f6ac:	68fb      	ldr	r3, [r7, #12]
 800f6ae:	2200      	movs	r2, #0
 800f6b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f6b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800f6b6:	4618      	mov	r0, r3
 800f6b8:	3718      	adds	r7, #24
 800f6ba:	46bd      	mov	sp, r7
 800f6bc:	bd80      	pop	{r7, pc}
 800f6be:	bf00      	nop

0800f6c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f6c0:	b580      	push	{r7, lr}
 800f6c2:	b084      	sub	sp, #16
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	6078      	str	r0, [r7, #4]
 800f6c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f6ca:	2300      	movs	r3, #0
 800f6cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f6d4:	2b01      	cmp	r3, #1
 800f6d6:	d101      	bne.n	800f6dc <HAL_TIM_ConfigClockSource+0x1c>
 800f6d8:	2302      	movs	r3, #2
 800f6da:	e0f6      	b.n	800f8ca <HAL_TIM_ConfigClockSource+0x20a>
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	2201      	movs	r2, #1
 800f6e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	2202      	movs	r2, #2
 800f6e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	681b      	ldr	r3, [r3, #0]
 800f6f0:	689b      	ldr	r3, [r3, #8]
 800f6f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f6f4:	68bb      	ldr	r3, [r7, #8]
 800f6f6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800f6fa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800f6fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f700:	68bb      	ldr	r3, [r7, #8]
 800f702:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f706:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	681b      	ldr	r3, [r3, #0]
 800f70c:	68ba      	ldr	r2, [r7, #8]
 800f70e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f710:	683b      	ldr	r3, [r7, #0]
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	4a6f      	ldr	r2, [pc, #444]	@ (800f8d4 <HAL_TIM_ConfigClockSource+0x214>)
 800f716:	4293      	cmp	r3, r2
 800f718:	f000 80c1 	beq.w	800f89e <HAL_TIM_ConfigClockSource+0x1de>
 800f71c:	4a6d      	ldr	r2, [pc, #436]	@ (800f8d4 <HAL_TIM_ConfigClockSource+0x214>)
 800f71e:	4293      	cmp	r3, r2
 800f720:	f200 80c6 	bhi.w	800f8b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f724:	4a6c      	ldr	r2, [pc, #432]	@ (800f8d8 <HAL_TIM_ConfigClockSource+0x218>)
 800f726:	4293      	cmp	r3, r2
 800f728:	f000 80b9 	beq.w	800f89e <HAL_TIM_ConfigClockSource+0x1de>
 800f72c:	4a6a      	ldr	r2, [pc, #424]	@ (800f8d8 <HAL_TIM_ConfigClockSource+0x218>)
 800f72e:	4293      	cmp	r3, r2
 800f730:	f200 80be 	bhi.w	800f8b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f734:	4a69      	ldr	r2, [pc, #420]	@ (800f8dc <HAL_TIM_ConfigClockSource+0x21c>)
 800f736:	4293      	cmp	r3, r2
 800f738:	f000 80b1 	beq.w	800f89e <HAL_TIM_ConfigClockSource+0x1de>
 800f73c:	4a67      	ldr	r2, [pc, #412]	@ (800f8dc <HAL_TIM_ConfigClockSource+0x21c>)
 800f73e:	4293      	cmp	r3, r2
 800f740:	f200 80b6 	bhi.w	800f8b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f744:	4a66      	ldr	r2, [pc, #408]	@ (800f8e0 <HAL_TIM_ConfigClockSource+0x220>)
 800f746:	4293      	cmp	r3, r2
 800f748:	f000 80a9 	beq.w	800f89e <HAL_TIM_ConfigClockSource+0x1de>
 800f74c:	4a64      	ldr	r2, [pc, #400]	@ (800f8e0 <HAL_TIM_ConfigClockSource+0x220>)
 800f74e:	4293      	cmp	r3, r2
 800f750:	f200 80ae 	bhi.w	800f8b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f754:	4a63      	ldr	r2, [pc, #396]	@ (800f8e4 <HAL_TIM_ConfigClockSource+0x224>)
 800f756:	4293      	cmp	r3, r2
 800f758:	f000 80a1 	beq.w	800f89e <HAL_TIM_ConfigClockSource+0x1de>
 800f75c:	4a61      	ldr	r2, [pc, #388]	@ (800f8e4 <HAL_TIM_ConfigClockSource+0x224>)
 800f75e:	4293      	cmp	r3, r2
 800f760:	f200 80a6 	bhi.w	800f8b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f764:	4a60      	ldr	r2, [pc, #384]	@ (800f8e8 <HAL_TIM_ConfigClockSource+0x228>)
 800f766:	4293      	cmp	r3, r2
 800f768:	f000 8099 	beq.w	800f89e <HAL_TIM_ConfigClockSource+0x1de>
 800f76c:	4a5e      	ldr	r2, [pc, #376]	@ (800f8e8 <HAL_TIM_ConfigClockSource+0x228>)
 800f76e:	4293      	cmp	r3, r2
 800f770:	f200 809e 	bhi.w	800f8b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f774:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f778:	f000 8091 	beq.w	800f89e <HAL_TIM_ConfigClockSource+0x1de>
 800f77c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f780:	f200 8096 	bhi.w	800f8b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f784:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f788:	f000 8089 	beq.w	800f89e <HAL_TIM_ConfigClockSource+0x1de>
 800f78c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f790:	f200 808e 	bhi.w	800f8b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f794:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f798:	d03e      	beq.n	800f818 <HAL_TIM_ConfigClockSource+0x158>
 800f79a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f79e:	f200 8087 	bhi.w	800f8b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f7a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f7a6:	f000 8086 	beq.w	800f8b6 <HAL_TIM_ConfigClockSource+0x1f6>
 800f7aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f7ae:	d87f      	bhi.n	800f8b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f7b0:	2b70      	cmp	r3, #112	@ 0x70
 800f7b2:	d01a      	beq.n	800f7ea <HAL_TIM_ConfigClockSource+0x12a>
 800f7b4:	2b70      	cmp	r3, #112	@ 0x70
 800f7b6:	d87b      	bhi.n	800f8b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f7b8:	2b60      	cmp	r3, #96	@ 0x60
 800f7ba:	d050      	beq.n	800f85e <HAL_TIM_ConfigClockSource+0x19e>
 800f7bc:	2b60      	cmp	r3, #96	@ 0x60
 800f7be:	d877      	bhi.n	800f8b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f7c0:	2b50      	cmp	r3, #80	@ 0x50
 800f7c2:	d03c      	beq.n	800f83e <HAL_TIM_ConfigClockSource+0x17e>
 800f7c4:	2b50      	cmp	r3, #80	@ 0x50
 800f7c6:	d873      	bhi.n	800f8b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f7c8:	2b40      	cmp	r3, #64	@ 0x40
 800f7ca:	d058      	beq.n	800f87e <HAL_TIM_ConfigClockSource+0x1be>
 800f7cc:	2b40      	cmp	r3, #64	@ 0x40
 800f7ce:	d86f      	bhi.n	800f8b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f7d0:	2b30      	cmp	r3, #48	@ 0x30
 800f7d2:	d064      	beq.n	800f89e <HAL_TIM_ConfigClockSource+0x1de>
 800f7d4:	2b30      	cmp	r3, #48	@ 0x30
 800f7d6:	d86b      	bhi.n	800f8b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f7d8:	2b20      	cmp	r3, #32
 800f7da:	d060      	beq.n	800f89e <HAL_TIM_ConfigClockSource+0x1de>
 800f7dc:	2b20      	cmp	r3, #32
 800f7de:	d867      	bhi.n	800f8b0 <HAL_TIM_ConfigClockSource+0x1f0>
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d05c      	beq.n	800f89e <HAL_TIM_ConfigClockSource+0x1de>
 800f7e4:	2b10      	cmp	r3, #16
 800f7e6:	d05a      	beq.n	800f89e <HAL_TIM_ConfigClockSource+0x1de>
 800f7e8:	e062      	b.n	800f8b0 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f7ee:	683b      	ldr	r3, [r7, #0]
 800f7f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f7f2:	683b      	ldr	r3, [r7, #0]
 800f7f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f7f6:	683b      	ldr	r3, [r7, #0]
 800f7f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f7fa:	f000 fdcb 	bl	8010394 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	689b      	ldr	r3, [r3, #8]
 800f804:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f806:	68bb      	ldr	r3, [r7, #8]
 800f808:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f80c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	681b      	ldr	r3, [r3, #0]
 800f812:	68ba      	ldr	r2, [r7, #8]
 800f814:	609a      	str	r2, [r3, #8]
      break;
 800f816:	e04f      	b.n	800f8b8 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f81c:	683b      	ldr	r3, [r7, #0]
 800f81e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f820:	683b      	ldr	r3, [r7, #0]
 800f822:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f824:	683b      	ldr	r3, [r7, #0]
 800f826:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f828:	f000 fdb4 	bl	8010394 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	689a      	ldr	r2, [r3, #8]
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f83a:	609a      	str	r2, [r3, #8]
      break;
 800f83c:	e03c      	b.n	800f8b8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f842:	683b      	ldr	r3, [r7, #0]
 800f844:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f846:	683b      	ldr	r3, [r7, #0]
 800f848:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f84a:	461a      	mov	r2, r3
 800f84c:	f000 fd26 	bl	801029c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	2150      	movs	r1, #80	@ 0x50
 800f856:	4618      	mov	r0, r3
 800f858:	f000 fd7f 	bl	801035a <TIM_ITRx_SetConfig>
      break;
 800f85c:	e02c      	b.n	800f8b8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f862:	683b      	ldr	r3, [r7, #0]
 800f864:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f866:	683b      	ldr	r3, [r7, #0]
 800f868:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f86a:	461a      	mov	r2, r3
 800f86c:	f000 fd45 	bl	80102fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	681b      	ldr	r3, [r3, #0]
 800f874:	2160      	movs	r1, #96	@ 0x60
 800f876:	4618      	mov	r0, r3
 800f878:	f000 fd6f 	bl	801035a <TIM_ITRx_SetConfig>
      break;
 800f87c:	e01c      	b.n	800f8b8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f882:	683b      	ldr	r3, [r7, #0]
 800f884:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f886:	683b      	ldr	r3, [r7, #0]
 800f888:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f88a:	461a      	mov	r2, r3
 800f88c:	f000 fd06 	bl	801029c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	2140      	movs	r1, #64	@ 0x40
 800f896:	4618      	mov	r0, r3
 800f898:	f000 fd5f 	bl	801035a <TIM_ITRx_SetConfig>
      break;
 800f89c:	e00c      	b.n	800f8b8 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	681a      	ldr	r2, [r3, #0]
 800f8a2:	683b      	ldr	r3, [r7, #0]
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	4619      	mov	r1, r3
 800f8a8:	4610      	mov	r0, r2
 800f8aa:	f000 fd56 	bl	801035a <TIM_ITRx_SetConfig>
      break;
 800f8ae:	e003      	b.n	800f8b8 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800f8b0:	2301      	movs	r3, #1
 800f8b2:	73fb      	strb	r3, [r7, #15]
      break;
 800f8b4:	e000      	b.n	800f8b8 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800f8b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	2201      	movs	r2, #1
 800f8bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	2200      	movs	r2, #0
 800f8c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f8c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8ca:	4618      	mov	r0, r3
 800f8cc:	3710      	adds	r7, #16
 800f8ce:	46bd      	mov	sp, r7
 800f8d0:	bd80      	pop	{r7, pc}
 800f8d2:	bf00      	nop
 800f8d4:	00100070 	.word	0x00100070
 800f8d8:	00100060 	.word	0x00100060
 800f8dc:	00100050 	.word	0x00100050
 800f8e0:	00100040 	.word	0x00100040
 800f8e4:	00100030 	.word	0x00100030
 800f8e8:	00100020 	.word	0x00100020

0800f8ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f8ec:	b480      	push	{r7}
 800f8ee:	b083      	sub	sp, #12
 800f8f0:	af00      	add	r7, sp, #0
 800f8f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f8f4:	bf00      	nop
 800f8f6:	370c      	adds	r7, #12
 800f8f8:	46bd      	mov	sp, r7
 800f8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8fe:	4770      	bx	lr

0800f900 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f900:	b480      	push	{r7}
 800f902:	b083      	sub	sp, #12
 800f904:	af00      	add	r7, sp, #0
 800f906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f908:	bf00      	nop
 800f90a:	370c      	adds	r7, #12
 800f90c:	46bd      	mov	sp, r7
 800f90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f912:	4770      	bx	lr

0800f914 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f914:	b480      	push	{r7}
 800f916:	b083      	sub	sp, #12
 800f918:	af00      	add	r7, sp, #0
 800f91a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f91c:	bf00      	nop
 800f91e:	370c      	adds	r7, #12
 800f920:	46bd      	mov	sp, r7
 800f922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f926:	4770      	bx	lr

0800f928 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800f928:	b480      	push	{r7}
 800f92a:	b083      	sub	sp, #12
 800f92c:	af00      	add	r7, sp, #0
 800f92e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800f930:	bf00      	nop
 800f932:	370c      	adds	r7, #12
 800f934:	46bd      	mov	sp, r7
 800f936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f93a:	4770      	bx	lr

0800f93c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800f93c:	b580      	push	{r7, lr}
 800f93e:	b084      	sub	sp, #16
 800f940:	af00      	add	r7, sp, #0
 800f942:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f948:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f94e:	687a      	ldr	r2, [r7, #4]
 800f950:	429a      	cmp	r2, r3
 800f952:	d107      	bne.n	800f964 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	2201      	movs	r2, #1
 800f958:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	2201      	movs	r2, #1
 800f95e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f962:	e02a      	b.n	800f9ba <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f968:	687a      	ldr	r2, [r7, #4]
 800f96a:	429a      	cmp	r2, r3
 800f96c:	d107      	bne.n	800f97e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	2202      	movs	r2, #2
 800f972:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800f974:	68fb      	ldr	r3, [r7, #12]
 800f976:	2201      	movs	r2, #1
 800f978:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f97c:	e01d      	b.n	800f9ba <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f982:	687a      	ldr	r2, [r7, #4]
 800f984:	429a      	cmp	r2, r3
 800f986:	d107      	bne.n	800f998 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	2204      	movs	r2, #4
 800f98c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	2201      	movs	r2, #1
 800f992:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f996:	e010      	b.n	800f9ba <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800f998:	68fb      	ldr	r3, [r7, #12]
 800f99a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f99c:	687a      	ldr	r2, [r7, #4]
 800f99e:	429a      	cmp	r2, r3
 800f9a0:	d107      	bne.n	800f9b2 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f9a2:	68fb      	ldr	r3, [r7, #12]
 800f9a4:	2208      	movs	r2, #8
 800f9a6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	2201      	movs	r2, #1
 800f9ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f9b0:	e003      	b.n	800f9ba <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	2201      	movs	r2, #1
 800f9b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800f9ba:	68f8      	ldr	r0, [r7, #12]
 800f9bc:	f7ff ffb4 	bl	800f928 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	2200      	movs	r2, #0
 800f9c4:	771a      	strb	r2, [r3, #28]
}
 800f9c6:	bf00      	nop
 800f9c8:	3710      	adds	r7, #16
 800f9ca:	46bd      	mov	sp, r7
 800f9cc:	bd80      	pop	{r7, pc}

0800f9ce <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800f9ce:	b580      	push	{r7, lr}
 800f9d0:	b084      	sub	sp, #16
 800f9d2:	af00      	add	r7, sp, #0
 800f9d4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f9da:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800f9dc:	68fb      	ldr	r3, [r7, #12]
 800f9de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f9e0:	687a      	ldr	r2, [r7, #4]
 800f9e2:	429a      	cmp	r2, r3
 800f9e4:	d10b      	bne.n	800f9fe <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	2201      	movs	r2, #1
 800f9ea:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	69db      	ldr	r3, [r3, #28]
 800f9f0:	2b00      	cmp	r3, #0
 800f9f2:	d136      	bne.n	800fa62 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	2201      	movs	r2, #1
 800f9f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f9fc:	e031      	b.n	800fa62 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800f9fe:	68fb      	ldr	r3, [r7, #12]
 800fa00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa02:	687a      	ldr	r2, [r7, #4]
 800fa04:	429a      	cmp	r2, r3
 800fa06:	d10b      	bne.n	800fa20 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800fa08:	68fb      	ldr	r3, [r7, #12]
 800fa0a:	2202      	movs	r2, #2
 800fa0c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	69db      	ldr	r3, [r3, #28]
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d125      	bne.n	800fa62 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800fa16:	68fb      	ldr	r3, [r7, #12]
 800fa18:	2201      	movs	r2, #1
 800fa1a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800fa1e:	e020      	b.n	800fa62 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800fa20:	68fb      	ldr	r3, [r7, #12]
 800fa22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa24:	687a      	ldr	r2, [r7, #4]
 800fa26:	429a      	cmp	r2, r3
 800fa28:	d10b      	bne.n	800fa42 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	2204      	movs	r2, #4
 800fa2e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	69db      	ldr	r3, [r3, #28]
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d114      	bne.n	800fa62 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800fa38:	68fb      	ldr	r3, [r7, #12]
 800fa3a:	2201      	movs	r2, #1
 800fa3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800fa40:	e00f      	b.n	800fa62 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800fa42:	68fb      	ldr	r3, [r7, #12]
 800fa44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fa46:	687a      	ldr	r2, [r7, #4]
 800fa48:	429a      	cmp	r2, r3
 800fa4a:	d10a      	bne.n	800fa62 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800fa4c:	68fb      	ldr	r3, [r7, #12]
 800fa4e:	2208      	movs	r2, #8
 800fa50:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	69db      	ldr	r3, [r3, #28]
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d103      	bne.n	800fa62 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	2201      	movs	r2, #1
 800fa5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fa62:	68f8      	ldr	r0, [r7, #12]
 800fa64:	f7f8 ff4e 	bl	8008904 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fa68:	68fb      	ldr	r3, [r7, #12]
 800fa6a:	2200      	movs	r2, #0
 800fa6c:	771a      	strb	r2, [r3, #28]
}
 800fa6e:	bf00      	nop
 800fa70:	3710      	adds	r7, #16
 800fa72:	46bd      	mov	sp, r7
 800fa74:	bd80      	pop	{r7, pc}

0800fa76 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fa76:	b580      	push	{r7, lr}
 800fa78:	b084      	sub	sp, #16
 800fa7a:	af00      	add	r7, sp, #0
 800fa7c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa82:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa88:	687a      	ldr	r2, [r7, #4]
 800fa8a:	429a      	cmp	r2, r3
 800fa8c:	d103      	bne.n	800fa96 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	2201      	movs	r2, #1
 800fa92:	771a      	strb	r2, [r3, #28]
 800fa94:	e019      	b.n	800faca <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa9a:	687a      	ldr	r2, [r7, #4]
 800fa9c:	429a      	cmp	r2, r3
 800fa9e:	d103      	bne.n	800faa8 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	2202      	movs	r2, #2
 800faa4:	771a      	strb	r2, [r3, #28]
 800faa6:	e010      	b.n	800faca <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800faac:	687a      	ldr	r2, [r7, #4]
 800faae:	429a      	cmp	r2, r3
 800fab0:	d103      	bne.n	800faba <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800fab2:	68fb      	ldr	r3, [r7, #12]
 800fab4:	2204      	movs	r2, #4
 800fab6:	771a      	strb	r2, [r3, #28]
 800fab8:	e007      	b.n	800faca <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800faba:	68fb      	ldr	r3, [r7, #12]
 800fabc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fabe:	687a      	ldr	r2, [r7, #4]
 800fac0:	429a      	cmp	r2, r3
 800fac2:	d102      	bne.n	800faca <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	2208      	movs	r2, #8
 800fac8:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800faca:	68f8      	ldr	r0, [r7, #12]
 800facc:	f7f8 fe78 	bl	80087c0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	2200      	movs	r2, #0
 800fad4:	771a      	strb	r2, [r3, #28]
}
 800fad6:	bf00      	nop
 800fad8:	3710      	adds	r7, #16
 800fada:	46bd      	mov	sp, r7
 800fadc:	bd80      	pop	{r7, pc}
	...

0800fae0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800fae0:	b480      	push	{r7}
 800fae2:	b085      	sub	sp, #20
 800fae4:	af00      	add	r7, sp, #0
 800fae6:	6078      	str	r0, [r7, #4]
 800fae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	4a4c      	ldr	r2, [pc, #304]	@ (800fc24 <TIM_Base_SetConfig+0x144>)
 800faf4:	4293      	cmp	r3, r2
 800faf6:	d017      	beq.n	800fb28 <TIM_Base_SetConfig+0x48>
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fafe:	d013      	beq.n	800fb28 <TIM_Base_SetConfig+0x48>
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	4a49      	ldr	r2, [pc, #292]	@ (800fc28 <TIM_Base_SetConfig+0x148>)
 800fb04:	4293      	cmp	r3, r2
 800fb06:	d00f      	beq.n	800fb28 <TIM_Base_SetConfig+0x48>
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	4a48      	ldr	r2, [pc, #288]	@ (800fc2c <TIM_Base_SetConfig+0x14c>)
 800fb0c:	4293      	cmp	r3, r2
 800fb0e:	d00b      	beq.n	800fb28 <TIM_Base_SetConfig+0x48>
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	4a47      	ldr	r2, [pc, #284]	@ (800fc30 <TIM_Base_SetConfig+0x150>)
 800fb14:	4293      	cmp	r3, r2
 800fb16:	d007      	beq.n	800fb28 <TIM_Base_SetConfig+0x48>
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	4a46      	ldr	r2, [pc, #280]	@ (800fc34 <TIM_Base_SetConfig+0x154>)
 800fb1c:	4293      	cmp	r3, r2
 800fb1e:	d003      	beq.n	800fb28 <TIM_Base_SetConfig+0x48>
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	4a45      	ldr	r2, [pc, #276]	@ (800fc38 <TIM_Base_SetConfig+0x158>)
 800fb24:	4293      	cmp	r3, r2
 800fb26:	d108      	bne.n	800fb3a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800fb28:	68fb      	ldr	r3, [r7, #12]
 800fb2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fb2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800fb30:	683b      	ldr	r3, [r7, #0]
 800fb32:	685b      	ldr	r3, [r3, #4]
 800fb34:	68fa      	ldr	r2, [r7, #12]
 800fb36:	4313      	orrs	r3, r2
 800fb38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	4a39      	ldr	r2, [pc, #228]	@ (800fc24 <TIM_Base_SetConfig+0x144>)
 800fb3e:	4293      	cmp	r3, r2
 800fb40:	d023      	beq.n	800fb8a <TIM_Base_SetConfig+0xaa>
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fb48:	d01f      	beq.n	800fb8a <TIM_Base_SetConfig+0xaa>
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	4a36      	ldr	r2, [pc, #216]	@ (800fc28 <TIM_Base_SetConfig+0x148>)
 800fb4e:	4293      	cmp	r3, r2
 800fb50:	d01b      	beq.n	800fb8a <TIM_Base_SetConfig+0xaa>
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	4a35      	ldr	r2, [pc, #212]	@ (800fc2c <TIM_Base_SetConfig+0x14c>)
 800fb56:	4293      	cmp	r3, r2
 800fb58:	d017      	beq.n	800fb8a <TIM_Base_SetConfig+0xaa>
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	4a34      	ldr	r2, [pc, #208]	@ (800fc30 <TIM_Base_SetConfig+0x150>)
 800fb5e:	4293      	cmp	r3, r2
 800fb60:	d013      	beq.n	800fb8a <TIM_Base_SetConfig+0xaa>
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	4a33      	ldr	r2, [pc, #204]	@ (800fc34 <TIM_Base_SetConfig+0x154>)
 800fb66:	4293      	cmp	r3, r2
 800fb68:	d00f      	beq.n	800fb8a <TIM_Base_SetConfig+0xaa>
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	4a33      	ldr	r2, [pc, #204]	@ (800fc3c <TIM_Base_SetConfig+0x15c>)
 800fb6e:	4293      	cmp	r3, r2
 800fb70:	d00b      	beq.n	800fb8a <TIM_Base_SetConfig+0xaa>
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	4a32      	ldr	r2, [pc, #200]	@ (800fc40 <TIM_Base_SetConfig+0x160>)
 800fb76:	4293      	cmp	r3, r2
 800fb78:	d007      	beq.n	800fb8a <TIM_Base_SetConfig+0xaa>
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	4a31      	ldr	r2, [pc, #196]	@ (800fc44 <TIM_Base_SetConfig+0x164>)
 800fb7e:	4293      	cmp	r3, r2
 800fb80:	d003      	beq.n	800fb8a <TIM_Base_SetConfig+0xaa>
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	4a2c      	ldr	r2, [pc, #176]	@ (800fc38 <TIM_Base_SetConfig+0x158>)
 800fb86:	4293      	cmp	r3, r2
 800fb88:	d108      	bne.n	800fb9c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fb8a:	68fb      	ldr	r3, [r7, #12]
 800fb8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fb90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800fb92:	683b      	ldr	r3, [r7, #0]
 800fb94:	68db      	ldr	r3, [r3, #12]
 800fb96:	68fa      	ldr	r2, [r7, #12]
 800fb98:	4313      	orrs	r3, r2
 800fb9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fb9c:	68fb      	ldr	r3, [r7, #12]
 800fb9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800fba2:	683b      	ldr	r3, [r7, #0]
 800fba4:	695b      	ldr	r3, [r3, #20]
 800fba6:	4313      	orrs	r3, r2
 800fba8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	68fa      	ldr	r2, [r7, #12]
 800fbae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fbb0:	683b      	ldr	r3, [r7, #0]
 800fbb2:	689a      	ldr	r2, [r3, #8]
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fbb8:	683b      	ldr	r3, [r7, #0]
 800fbba:	681a      	ldr	r2, [r3, #0]
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	4a18      	ldr	r2, [pc, #96]	@ (800fc24 <TIM_Base_SetConfig+0x144>)
 800fbc4:	4293      	cmp	r3, r2
 800fbc6:	d013      	beq.n	800fbf0 <TIM_Base_SetConfig+0x110>
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	4a1a      	ldr	r2, [pc, #104]	@ (800fc34 <TIM_Base_SetConfig+0x154>)
 800fbcc:	4293      	cmp	r3, r2
 800fbce:	d00f      	beq.n	800fbf0 <TIM_Base_SetConfig+0x110>
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	4a1a      	ldr	r2, [pc, #104]	@ (800fc3c <TIM_Base_SetConfig+0x15c>)
 800fbd4:	4293      	cmp	r3, r2
 800fbd6:	d00b      	beq.n	800fbf0 <TIM_Base_SetConfig+0x110>
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	4a19      	ldr	r2, [pc, #100]	@ (800fc40 <TIM_Base_SetConfig+0x160>)
 800fbdc:	4293      	cmp	r3, r2
 800fbde:	d007      	beq.n	800fbf0 <TIM_Base_SetConfig+0x110>
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	4a18      	ldr	r2, [pc, #96]	@ (800fc44 <TIM_Base_SetConfig+0x164>)
 800fbe4:	4293      	cmp	r3, r2
 800fbe6:	d003      	beq.n	800fbf0 <TIM_Base_SetConfig+0x110>
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	4a13      	ldr	r2, [pc, #76]	@ (800fc38 <TIM_Base_SetConfig+0x158>)
 800fbec:	4293      	cmp	r3, r2
 800fbee:	d103      	bne.n	800fbf8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fbf0:	683b      	ldr	r3, [r7, #0]
 800fbf2:	691a      	ldr	r2, [r3, #16]
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	2201      	movs	r2, #1
 800fbfc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	691b      	ldr	r3, [r3, #16]
 800fc02:	f003 0301 	and.w	r3, r3, #1
 800fc06:	2b01      	cmp	r3, #1
 800fc08:	d105      	bne.n	800fc16 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	691b      	ldr	r3, [r3, #16]
 800fc0e:	f023 0201 	bic.w	r2, r3, #1
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	611a      	str	r2, [r3, #16]
  }
}
 800fc16:	bf00      	nop
 800fc18:	3714      	adds	r7, #20
 800fc1a:	46bd      	mov	sp, r7
 800fc1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc20:	4770      	bx	lr
 800fc22:	bf00      	nop
 800fc24:	40012c00 	.word	0x40012c00
 800fc28:	40000400 	.word	0x40000400
 800fc2c:	40000800 	.word	0x40000800
 800fc30:	40000c00 	.word	0x40000c00
 800fc34:	40013400 	.word	0x40013400
 800fc38:	40015000 	.word	0x40015000
 800fc3c:	40014000 	.word	0x40014000
 800fc40:	40014400 	.word	0x40014400
 800fc44:	40014800 	.word	0x40014800

0800fc48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fc48:	b480      	push	{r7}
 800fc4a:	b087      	sub	sp, #28
 800fc4c:	af00      	add	r7, sp, #0
 800fc4e:	6078      	str	r0, [r7, #4]
 800fc50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	6a1b      	ldr	r3, [r3, #32]
 800fc56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	6a1b      	ldr	r3, [r3, #32]
 800fc5c:	f023 0201 	bic.w	r2, r3, #1
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	685b      	ldr	r3, [r3, #4]
 800fc68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	699b      	ldr	r3, [r3, #24]
 800fc6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fc76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fc7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	f023 0303 	bic.w	r3, r3, #3
 800fc82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fc84:	683b      	ldr	r3, [r7, #0]
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	68fa      	ldr	r2, [r7, #12]
 800fc8a:	4313      	orrs	r3, r2
 800fc8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800fc8e:	697b      	ldr	r3, [r7, #20]
 800fc90:	f023 0302 	bic.w	r3, r3, #2
 800fc94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800fc96:	683b      	ldr	r3, [r7, #0]
 800fc98:	689b      	ldr	r3, [r3, #8]
 800fc9a:	697a      	ldr	r2, [r7, #20]
 800fc9c:	4313      	orrs	r3, r2
 800fc9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	4a30      	ldr	r2, [pc, #192]	@ (800fd64 <TIM_OC1_SetConfig+0x11c>)
 800fca4:	4293      	cmp	r3, r2
 800fca6:	d013      	beq.n	800fcd0 <TIM_OC1_SetConfig+0x88>
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	4a2f      	ldr	r2, [pc, #188]	@ (800fd68 <TIM_OC1_SetConfig+0x120>)
 800fcac:	4293      	cmp	r3, r2
 800fcae:	d00f      	beq.n	800fcd0 <TIM_OC1_SetConfig+0x88>
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	4a2e      	ldr	r2, [pc, #184]	@ (800fd6c <TIM_OC1_SetConfig+0x124>)
 800fcb4:	4293      	cmp	r3, r2
 800fcb6:	d00b      	beq.n	800fcd0 <TIM_OC1_SetConfig+0x88>
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	4a2d      	ldr	r2, [pc, #180]	@ (800fd70 <TIM_OC1_SetConfig+0x128>)
 800fcbc:	4293      	cmp	r3, r2
 800fcbe:	d007      	beq.n	800fcd0 <TIM_OC1_SetConfig+0x88>
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	4a2c      	ldr	r2, [pc, #176]	@ (800fd74 <TIM_OC1_SetConfig+0x12c>)
 800fcc4:	4293      	cmp	r3, r2
 800fcc6:	d003      	beq.n	800fcd0 <TIM_OC1_SetConfig+0x88>
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	4a2b      	ldr	r2, [pc, #172]	@ (800fd78 <TIM_OC1_SetConfig+0x130>)
 800fccc:	4293      	cmp	r3, r2
 800fcce:	d10c      	bne.n	800fcea <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800fcd0:	697b      	ldr	r3, [r7, #20]
 800fcd2:	f023 0308 	bic.w	r3, r3, #8
 800fcd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800fcd8:	683b      	ldr	r3, [r7, #0]
 800fcda:	68db      	ldr	r3, [r3, #12]
 800fcdc:	697a      	ldr	r2, [r7, #20]
 800fcde:	4313      	orrs	r3, r2
 800fce0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800fce2:	697b      	ldr	r3, [r7, #20]
 800fce4:	f023 0304 	bic.w	r3, r3, #4
 800fce8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	4a1d      	ldr	r2, [pc, #116]	@ (800fd64 <TIM_OC1_SetConfig+0x11c>)
 800fcee:	4293      	cmp	r3, r2
 800fcf0:	d013      	beq.n	800fd1a <TIM_OC1_SetConfig+0xd2>
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	4a1c      	ldr	r2, [pc, #112]	@ (800fd68 <TIM_OC1_SetConfig+0x120>)
 800fcf6:	4293      	cmp	r3, r2
 800fcf8:	d00f      	beq.n	800fd1a <TIM_OC1_SetConfig+0xd2>
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	4a1b      	ldr	r2, [pc, #108]	@ (800fd6c <TIM_OC1_SetConfig+0x124>)
 800fcfe:	4293      	cmp	r3, r2
 800fd00:	d00b      	beq.n	800fd1a <TIM_OC1_SetConfig+0xd2>
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	4a1a      	ldr	r2, [pc, #104]	@ (800fd70 <TIM_OC1_SetConfig+0x128>)
 800fd06:	4293      	cmp	r3, r2
 800fd08:	d007      	beq.n	800fd1a <TIM_OC1_SetConfig+0xd2>
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	4a19      	ldr	r2, [pc, #100]	@ (800fd74 <TIM_OC1_SetConfig+0x12c>)
 800fd0e:	4293      	cmp	r3, r2
 800fd10:	d003      	beq.n	800fd1a <TIM_OC1_SetConfig+0xd2>
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	4a18      	ldr	r2, [pc, #96]	@ (800fd78 <TIM_OC1_SetConfig+0x130>)
 800fd16:	4293      	cmp	r3, r2
 800fd18:	d111      	bne.n	800fd3e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800fd1a:	693b      	ldr	r3, [r7, #16]
 800fd1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fd20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800fd22:	693b      	ldr	r3, [r7, #16]
 800fd24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800fd28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800fd2a:	683b      	ldr	r3, [r7, #0]
 800fd2c:	695b      	ldr	r3, [r3, #20]
 800fd2e:	693a      	ldr	r2, [r7, #16]
 800fd30:	4313      	orrs	r3, r2
 800fd32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800fd34:	683b      	ldr	r3, [r7, #0]
 800fd36:	699b      	ldr	r3, [r3, #24]
 800fd38:	693a      	ldr	r2, [r7, #16]
 800fd3a:	4313      	orrs	r3, r2
 800fd3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	693a      	ldr	r2, [r7, #16]
 800fd42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	68fa      	ldr	r2, [r7, #12]
 800fd48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800fd4a:	683b      	ldr	r3, [r7, #0]
 800fd4c:	685a      	ldr	r2, [r3, #4]
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	697a      	ldr	r2, [r7, #20]
 800fd56:	621a      	str	r2, [r3, #32]
}
 800fd58:	bf00      	nop
 800fd5a:	371c      	adds	r7, #28
 800fd5c:	46bd      	mov	sp, r7
 800fd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd62:	4770      	bx	lr
 800fd64:	40012c00 	.word	0x40012c00
 800fd68:	40013400 	.word	0x40013400
 800fd6c:	40014000 	.word	0x40014000
 800fd70:	40014400 	.word	0x40014400
 800fd74:	40014800 	.word	0x40014800
 800fd78:	40015000 	.word	0x40015000

0800fd7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fd7c:	b480      	push	{r7}
 800fd7e:	b087      	sub	sp, #28
 800fd80:	af00      	add	r7, sp, #0
 800fd82:	6078      	str	r0, [r7, #4]
 800fd84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	6a1b      	ldr	r3, [r3, #32]
 800fd8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	6a1b      	ldr	r3, [r3, #32]
 800fd90:	f023 0210 	bic.w	r2, r3, #16
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	685b      	ldr	r3, [r3, #4]
 800fd9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	699b      	ldr	r3, [r3, #24]
 800fda2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800fdaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fdae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fdb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fdb8:	683b      	ldr	r3, [r7, #0]
 800fdba:	681b      	ldr	r3, [r3, #0]
 800fdbc:	021b      	lsls	r3, r3, #8
 800fdbe:	68fa      	ldr	r2, [r7, #12]
 800fdc0:	4313      	orrs	r3, r2
 800fdc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800fdc4:	697b      	ldr	r3, [r7, #20]
 800fdc6:	f023 0320 	bic.w	r3, r3, #32
 800fdca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800fdcc:	683b      	ldr	r3, [r7, #0]
 800fdce:	689b      	ldr	r3, [r3, #8]
 800fdd0:	011b      	lsls	r3, r3, #4
 800fdd2:	697a      	ldr	r2, [r7, #20]
 800fdd4:	4313      	orrs	r3, r2
 800fdd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	4a2c      	ldr	r2, [pc, #176]	@ (800fe8c <TIM_OC2_SetConfig+0x110>)
 800fddc:	4293      	cmp	r3, r2
 800fdde:	d007      	beq.n	800fdf0 <TIM_OC2_SetConfig+0x74>
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	4a2b      	ldr	r2, [pc, #172]	@ (800fe90 <TIM_OC2_SetConfig+0x114>)
 800fde4:	4293      	cmp	r3, r2
 800fde6:	d003      	beq.n	800fdf0 <TIM_OC2_SetConfig+0x74>
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	4a2a      	ldr	r2, [pc, #168]	@ (800fe94 <TIM_OC2_SetConfig+0x118>)
 800fdec:	4293      	cmp	r3, r2
 800fdee:	d10d      	bne.n	800fe0c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800fdf0:	697b      	ldr	r3, [r7, #20]
 800fdf2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fdf6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800fdf8:	683b      	ldr	r3, [r7, #0]
 800fdfa:	68db      	ldr	r3, [r3, #12]
 800fdfc:	011b      	lsls	r3, r3, #4
 800fdfe:	697a      	ldr	r2, [r7, #20]
 800fe00:	4313      	orrs	r3, r2
 800fe02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800fe04:	697b      	ldr	r3, [r7, #20]
 800fe06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fe0a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	4a1f      	ldr	r2, [pc, #124]	@ (800fe8c <TIM_OC2_SetConfig+0x110>)
 800fe10:	4293      	cmp	r3, r2
 800fe12:	d013      	beq.n	800fe3c <TIM_OC2_SetConfig+0xc0>
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	4a1e      	ldr	r2, [pc, #120]	@ (800fe90 <TIM_OC2_SetConfig+0x114>)
 800fe18:	4293      	cmp	r3, r2
 800fe1a:	d00f      	beq.n	800fe3c <TIM_OC2_SetConfig+0xc0>
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	4a1e      	ldr	r2, [pc, #120]	@ (800fe98 <TIM_OC2_SetConfig+0x11c>)
 800fe20:	4293      	cmp	r3, r2
 800fe22:	d00b      	beq.n	800fe3c <TIM_OC2_SetConfig+0xc0>
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	4a1d      	ldr	r2, [pc, #116]	@ (800fe9c <TIM_OC2_SetConfig+0x120>)
 800fe28:	4293      	cmp	r3, r2
 800fe2a:	d007      	beq.n	800fe3c <TIM_OC2_SetConfig+0xc0>
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	4a1c      	ldr	r2, [pc, #112]	@ (800fea0 <TIM_OC2_SetConfig+0x124>)
 800fe30:	4293      	cmp	r3, r2
 800fe32:	d003      	beq.n	800fe3c <TIM_OC2_SetConfig+0xc0>
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	4a17      	ldr	r2, [pc, #92]	@ (800fe94 <TIM_OC2_SetConfig+0x118>)
 800fe38:	4293      	cmp	r3, r2
 800fe3a:	d113      	bne.n	800fe64 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800fe3c:	693b      	ldr	r3, [r7, #16]
 800fe3e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800fe42:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800fe44:	693b      	ldr	r3, [r7, #16]
 800fe46:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fe4a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800fe4c:	683b      	ldr	r3, [r7, #0]
 800fe4e:	695b      	ldr	r3, [r3, #20]
 800fe50:	009b      	lsls	r3, r3, #2
 800fe52:	693a      	ldr	r2, [r7, #16]
 800fe54:	4313      	orrs	r3, r2
 800fe56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800fe58:	683b      	ldr	r3, [r7, #0]
 800fe5a:	699b      	ldr	r3, [r3, #24]
 800fe5c:	009b      	lsls	r3, r3, #2
 800fe5e:	693a      	ldr	r2, [r7, #16]
 800fe60:	4313      	orrs	r3, r2
 800fe62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	693a      	ldr	r2, [r7, #16]
 800fe68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	68fa      	ldr	r2, [r7, #12]
 800fe6e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800fe70:	683b      	ldr	r3, [r7, #0]
 800fe72:	685a      	ldr	r2, [r3, #4]
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	697a      	ldr	r2, [r7, #20]
 800fe7c:	621a      	str	r2, [r3, #32]
}
 800fe7e:	bf00      	nop
 800fe80:	371c      	adds	r7, #28
 800fe82:	46bd      	mov	sp, r7
 800fe84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe88:	4770      	bx	lr
 800fe8a:	bf00      	nop
 800fe8c:	40012c00 	.word	0x40012c00
 800fe90:	40013400 	.word	0x40013400
 800fe94:	40015000 	.word	0x40015000
 800fe98:	40014000 	.word	0x40014000
 800fe9c:	40014400 	.word	0x40014400
 800fea0:	40014800 	.word	0x40014800

0800fea4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fea4:	b480      	push	{r7}
 800fea6:	b087      	sub	sp, #28
 800fea8:	af00      	add	r7, sp, #0
 800feaa:	6078      	str	r0, [r7, #4]
 800feac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	6a1b      	ldr	r3, [r3, #32]
 800feb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	6a1b      	ldr	r3, [r3, #32]
 800feb8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	685b      	ldr	r3, [r3, #4]
 800fec4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	69db      	ldr	r3, [r3, #28]
 800feca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fed2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fed6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800fed8:	68fb      	ldr	r3, [r7, #12]
 800feda:	f023 0303 	bic.w	r3, r3, #3
 800fede:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fee0:	683b      	ldr	r3, [r7, #0]
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	68fa      	ldr	r2, [r7, #12]
 800fee6:	4313      	orrs	r3, r2
 800fee8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800feea:	697b      	ldr	r3, [r7, #20]
 800feec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800fef0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800fef2:	683b      	ldr	r3, [r7, #0]
 800fef4:	689b      	ldr	r3, [r3, #8]
 800fef6:	021b      	lsls	r3, r3, #8
 800fef8:	697a      	ldr	r2, [r7, #20]
 800fefa:	4313      	orrs	r3, r2
 800fefc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	4a2b      	ldr	r2, [pc, #172]	@ (800ffb0 <TIM_OC3_SetConfig+0x10c>)
 800ff02:	4293      	cmp	r3, r2
 800ff04:	d007      	beq.n	800ff16 <TIM_OC3_SetConfig+0x72>
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	4a2a      	ldr	r2, [pc, #168]	@ (800ffb4 <TIM_OC3_SetConfig+0x110>)
 800ff0a:	4293      	cmp	r3, r2
 800ff0c:	d003      	beq.n	800ff16 <TIM_OC3_SetConfig+0x72>
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	4a29      	ldr	r2, [pc, #164]	@ (800ffb8 <TIM_OC3_SetConfig+0x114>)
 800ff12:	4293      	cmp	r3, r2
 800ff14:	d10d      	bne.n	800ff32 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ff16:	697b      	ldr	r3, [r7, #20]
 800ff18:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ff1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ff1e:	683b      	ldr	r3, [r7, #0]
 800ff20:	68db      	ldr	r3, [r3, #12]
 800ff22:	021b      	lsls	r3, r3, #8
 800ff24:	697a      	ldr	r2, [r7, #20]
 800ff26:	4313      	orrs	r3, r2
 800ff28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ff2a:	697b      	ldr	r3, [r7, #20]
 800ff2c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ff30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	4a1e      	ldr	r2, [pc, #120]	@ (800ffb0 <TIM_OC3_SetConfig+0x10c>)
 800ff36:	4293      	cmp	r3, r2
 800ff38:	d013      	beq.n	800ff62 <TIM_OC3_SetConfig+0xbe>
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	4a1d      	ldr	r2, [pc, #116]	@ (800ffb4 <TIM_OC3_SetConfig+0x110>)
 800ff3e:	4293      	cmp	r3, r2
 800ff40:	d00f      	beq.n	800ff62 <TIM_OC3_SetConfig+0xbe>
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	4a1d      	ldr	r2, [pc, #116]	@ (800ffbc <TIM_OC3_SetConfig+0x118>)
 800ff46:	4293      	cmp	r3, r2
 800ff48:	d00b      	beq.n	800ff62 <TIM_OC3_SetConfig+0xbe>
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	4a1c      	ldr	r2, [pc, #112]	@ (800ffc0 <TIM_OC3_SetConfig+0x11c>)
 800ff4e:	4293      	cmp	r3, r2
 800ff50:	d007      	beq.n	800ff62 <TIM_OC3_SetConfig+0xbe>
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	4a1b      	ldr	r2, [pc, #108]	@ (800ffc4 <TIM_OC3_SetConfig+0x120>)
 800ff56:	4293      	cmp	r3, r2
 800ff58:	d003      	beq.n	800ff62 <TIM_OC3_SetConfig+0xbe>
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	4a16      	ldr	r2, [pc, #88]	@ (800ffb8 <TIM_OC3_SetConfig+0x114>)
 800ff5e:	4293      	cmp	r3, r2
 800ff60:	d113      	bne.n	800ff8a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ff62:	693b      	ldr	r3, [r7, #16]
 800ff64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ff68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ff6a:	693b      	ldr	r3, [r7, #16]
 800ff6c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ff70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ff72:	683b      	ldr	r3, [r7, #0]
 800ff74:	695b      	ldr	r3, [r3, #20]
 800ff76:	011b      	lsls	r3, r3, #4
 800ff78:	693a      	ldr	r2, [r7, #16]
 800ff7a:	4313      	orrs	r3, r2
 800ff7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ff7e:	683b      	ldr	r3, [r7, #0]
 800ff80:	699b      	ldr	r3, [r3, #24]
 800ff82:	011b      	lsls	r3, r3, #4
 800ff84:	693a      	ldr	r2, [r7, #16]
 800ff86:	4313      	orrs	r3, r2
 800ff88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	693a      	ldr	r2, [r7, #16]
 800ff8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	68fa      	ldr	r2, [r7, #12]
 800ff94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ff96:	683b      	ldr	r3, [r7, #0]
 800ff98:	685a      	ldr	r2, [r3, #4]
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	697a      	ldr	r2, [r7, #20]
 800ffa2:	621a      	str	r2, [r3, #32]
}
 800ffa4:	bf00      	nop
 800ffa6:	371c      	adds	r7, #28
 800ffa8:	46bd      	mov	sp, r7
 800ffaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffae:	4770      	bx	lr
 800ffb0:	40012c00 	.word	0x40012c00
 800ffb4:	40013400 	.word	0x40013400
 800ffb8:	40015000 	.word	0x40015000
 800ffbc:	40014000 	.word	0x40014000
 800ffc0:	40014400 	.word	0x40014400
 800ffc4:	40014800 	.word	0x40014800

0800ffc8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ffc8:	b480      	push	{r7}
 800ffca:	b087      	sub	sp, #28
 800ffcc:	af00      	add	r7, sp, #0
 800ffce:	6078      	str	r0, [r7, #4]
 800ffd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	6a1b      	ldr	r3, [r3, #32]
 800ffd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	6a1b      	ldr	r3, [r3, #32]
 800ffdc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	685b      	ldr	r3, [r3, #4]
 800ffe8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	69db      	ldr	r3, [r3, #28]
 800ffee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800fff0:	68fb      	ldr	r3, [r7, #12]
 800fff2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800fff6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fffa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800fffc:	68fb      	ldr	r3, [r7, #12]
 800fffe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010002:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010004:	683b      	ldr	r3, [r7, #0]
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	021b      	lsls	r3, r3, #8
 801000a:	68fa      	ldr	r2, [r7, #12]
 801000c:	4313      	orrs	r3, r2
 801000e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8010010:	697b      	ldr	r3, [r7, #20]
 8010012:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8010016:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8010018:	683b      	ldr	r3, [r7, #0]
 801001a:	689b      	ldr	r3, [r3, #8]
 801001c:	031b      	lsls	r3, r3, #12
 801001e:	697a      	ldr	r2, [r7, #20]
 8010020:	4313      	orrs	r3, r2
 8010022:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	4a2c      	ldr	r2, [pc, #176]	@ (80100d8 <TIM_OC4_SetConfig+0x110>)
 8010028:	4293      	cmp	r3, r2
 801002a:	d007      	beq.n	801003c <TIM_OC4_SetConfig+0x74>
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	4a2b      	ldr	r2, [pc, #172]	@ (80100dc <TIM_OC4_SetConfig+0x114>)
 8010030:	4293      	cmp	r3, r2
 8010032:	d003      	beq.n	801003c <TIM_OC4_SetConfig+0x74>
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	4a2a      	ldr	r2, [pc, #168]	@ (80100e0 <TIM_OC4_SetConfig+0x118>)
 8010038:	4293      	cmp	r3, r2
 801003a:	d10d      	bne.n	8010058 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 801003c:	697b      	ldr	r3, [r7, #20]
 801003e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8010042:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8010044:	683b      	ldr	r3, [r7, #0]
 8010046:	68db      	ldr	r3, [r3, #12]
 8010048:	031b      	lsls	r3, r3, #12
 801004a:	697a      	ldr	r2, [r7, #20]
 801004c:	4313      	orrs	r3, r2
 801004e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8010050:	697b      	ldr	r3, [r7, #20]
 8010052:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010056:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	4a1f      	ldr	r2, [pc, #124]	@ (80100d8 <TIM_OC4_SetConfig+0x110>)
 801005c:	4293      	cmp	r3, r2
 801005e:	d013      	beq.n	8010088 <TIM_OC4_SetConfig+0xc0>
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	4a1e      	ldr	r2, [pc, #120]	@ (80100dc <TIM_OC4_SetConfig+0x114>)
 8010064:	4293      	cmp	r3, r2
 8010066:	d00f      	beq.n	8010088 <TIM_OC4_SetConfig+0xc0>
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	4a1e      	ldr	r2, [pc, #120]	@ (80100e4 <TIM_OC4_SetConfig+0x11c>)
 801006c:	4293      	cmp	r3, r2
 801006e:	d00b      	beq.n	8010088 <TIM_OC4_SetConfig+0xc0>
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	4a1d      	ldr	r2, [pc, #116]	@ (80100e8 <TIM_OC4_SetConfig+0x120>)
 8010074:	4293      	cmp	r3, r2
 8010076:	d007      	beq.n	8010088 <TIM_OC4_SetConfig+0xc0>
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	4a1c      	ldr	r2, [pc, #112]	@ (80100ec <TIM_OC4_SetConfig+0x124>)
 801007c:	4293      	cmp	r3, r2
 801007e:	d003      	beq.n	8010088 <TIM_OC4_SetConfig+0xc0>
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	4a17      	ldr	r2, [pc, #92]	@ (80100e0 <TIM_OC4_SetConfig+0x118>)
 8010084:	4293      	cmp	r3, r2
 8010086:	d113      	bne.n	80100b0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010088:	693b      	ldr	r3, [r7, #16]
 801008a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801008e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8010090:	693b      	ldr	r3, [r7, #16]
 8010092:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8010096:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010098:	683b      	ldr	r3, [r7, #0]
 801009a:	695b      	ldr	r3, [r3, #20]
 801009c:	019b      	lsls	r3, r3, #6
 801009e:	693a      	ldr	r2, [r7, #16]
 80100a0:	4313      	orrs	r3, r2
 80100a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80100a4:	683b      	ldr	r3, [r7, #0]
 80100a6:	699b      	ldr	r3, [r3, #24]
 80100a8:	019b      	lsls	r3, r3, #6
 80100aa:	693a      	ldr	r2, [r7, #16]
 80100ac:	4313      	orrs	r3, r2
 80100ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	693a      	ldr	r2, [r7, #16]
 80100b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	68fa      	ldr	r2, [r7, #12]
 80100ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80100bc:	683b      	ldr	r3, [r7, #0]
 80100be:	685a      	ldr	r2, [r3, #4]
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	697a      	ldr	r2, [r7, #20]
 80100c8:	621a      	str	r2, [r3, #32]
}
 80100ca:	bf00      	nop
 80100cc:	371c      	adds	r7, #28
 80100ce:	46bd      	mov	sp, r7
 80100d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100d4:	4770      	bx	lr
 80100d6:	bf00      	nop
 80100d8:	40012c00 	.word	0x40012c00
 80100dc:	40013400 	.word	0x40013400
 80100e0:	40015000 	.word	0x40015000
 80100e4:	40014000 	.word	0x40014000
 80100e8:	40014400 	.word	0x40014400
 80100ec:	40014800 	.word	0x40014800

080100f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80100f0:	b480      	push	{r7}
 80100f2:	b087      	sub	sp, #28
 80100f4:	af00      	add	r7, sp, #0
 80100f6:	6078      	str	r0, [r7, #4]
 80100f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	6a1b      	ldr	r3, [r3, #32]
 80100fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	6a1b      	ldr	r3, [r3, #32]
 8010104:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	685b      	ldr	r3, [r3, #4]
 8010110:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8010118:	68fb      	ldr	r3, [r7, #12]
 801011a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801011e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010122:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010124:	683b      	ldr	r3, [r7, #0]
 8010126:	681b      	ldr	r3, [r3, #0]
 8010128:	68fa      	ldr	r2, [r7, #12]
 801012a:	4313      	orrs	r3, r2
 801012c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 801012e:	693b      	ldr	r3, [r7, #16]
 8010130:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8010134:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8010136:	683b      	ldr	r3, [r7, #0]
 8010138:	689b      	ldr	r3, [r3, #8]
 801013a:	041b      	lsls	r3, r3, #16
 801013c:	693a      	ldr	r2, [r7, #16]
 801013e:	4313      	orrs	r3, r2
 8010140:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	4a19      	ldr	r2, [pc, #100]	@ (80101ac <TIM_OC5_SetConfig+0xbc>)
 8010146:	4293      	cmp	r3, r2
 8010148:	d013      	beq.n	8010172 <TIM_OC5_SetConfig+0x82>
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	4a18      	ldr	r2, [pc, #96]	@ (80101b0 <TIM_OC5_SetConfig+0xc0>)
 801014e:	4293      	cmp	r3, r2
 8010150:	d00f      	beq.n	8010172 <TIM_OC5_SetConfig+0x82>
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	4a17      	ldr	r2, [pc, #92]	@ (80101b4 <TIM_OC5_SetConfig+0xc4>)
 8010156:	4293      	cmp	r3, r2
 8010158:	d00b      	beq.n	8010172 <TIM_OC5_SetConfig+0x82>
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	4a16      	ldr	r2, [pc, #88]	@ (80101b8 <TIM_OC5_SetConfig+0xc8>)
 801015e:	4293      	cmp	r3, r2
 8010160:	d007      	beq.n	8010172 <TIM_OC5_SetConfig+0x82>
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	4a15      	ldr	r2, [pc, #84]	@ (80101bc <TIM_OC5_SetConfig+0xcc>)
 8010166:	4293      	cmp	r3, r2
 8010168:	d003      	beq.n	8010172 <TIM_OC5_SetConfig+0x82>
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	4a14      	ldr	r2, [pc, #80]	@ (80101c0 <TIM_OC5_SetConfig+0xd0>)
 801016e:	4293      	cmp	r3, r2
 8010170:	d109      	bne.n	8010186 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8010172:	697b      	ldr	r3, [r7, #20]
 8010174:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010178:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 801017a:	683b      	ldr	r3, [r7, #0]
 801017c:	695b      	ldr	r3, [r3, #20]
 801017e:	021b      	lsls	r3, r3, #8
 8010180:	697a      	ldr	r2, [r7, #20]
 8010182:	4313      	orrs	r3, r2
 8010184:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	697a      	ldr	r2, [r7, #20]
 801018a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	68fa      	ldr	r2, [r7, #12]
 8010190:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8010192:	683b      	ldr	r3, [r7, #0]
 8010194:	685a      	ldr	r2, [r3, #4]
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	693a      	ldr	r2, [r7, #16]
 801019e:	621a      	str	r2, [r3, #32]
}
 80101a0:	bf00      	nop
 80101a2:	371c      	adds	r7, #28
 80101a4:	46bd      	mov	sp, r7
 80101a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101aa:	4770      	bx	lr
 80101ac:	40012c00 	.word	0x40012c00
 80101b0:	40013400 	.word	0x40013400
 80101b4:	40014000 	.word	0x40014000
 80101b8:	40014400 	.word	0x40014400
 80101bc:	40014800 	.word	0x40014800
 80101c0:	40015000 	.word	0x40015000

080101c4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80101c4:	b480      	push	{r7}
 80101c6:	b087      	sub	sp, #28
 80101c8:	af00      	add	r7, sp, #0
 80101ca:	6078      	str	r0, [r7, #4]
 80101cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	6a1b      	ldr	r3, [r3, #32]
 80101d2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	6a1b      	ldr	r3, [r3, #32]
 80101d8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	685b      	ldr	r3, [r3, #4]
 80101e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80101ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80101f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80101f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80101f8:	683b      	ldr	r3, [r7, #0]
 80101fa:	681b      	ldr	r3, [r3, #0]
 80101fc:	021b      	lsls	r3, r3, #8
 80101fe:	68fa      	ldr	r2, [r7, #12]
 8010200:	4313      	orrs	r3, r2
 8010202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8010204:	693b      	ldr	r3, [r7, #16]
 8010206:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801020a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 801020c:	683b      	ldr	r3, [r7, #0]
 801020e:	689b      	ldr	r3, [r3, #8]
 8010210:	051b      	lsls	r3, r3, #20
 8010212:	693a      	ldr	r2, [r7, #16]
 8010214:	4313      	orrs	r3, r2
 8010216:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	4a1a      	ldr	r2, [pc, #104]	@ (8010284 <TIM_OC6_SetConfig+0xc0>)
 801021c:	4293      	cmp	r3, r2
 801021e:	d013      	beq.n	8010248 <TIM_OC6_SetConfig+0x84>
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	4a19      	ldr	r2, [pc, #100]	@ (8010288 <TIM_OC6_SetConfig+0xc4>)
 8010224:	4293      	cmp	r3, r2
 8010226:	d00f      	beq.n	8010248 <TIM_OC6_SetConfig+0x84>
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	4a18      	ldr	r2, [pc, #96]	@ (801028c <TIM_OC6_SetConfig+0xc8>)
 801022c:	4293      	cmp	r3, r2
 801022e:	d00b      	beq.n	8010248 <TIM_OC6_SetConfig+0x84>
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	4a17      	ldr	r2, [pc, #92]	@ (8010290 <TIM_OC6_SetConfig+0xcc>)
 8010234:	4293      	cmp	r3, r2
 8010236:	d007      	beq.n	8010248 <TIM_OC6_SetConfig+0x84>
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	4a16      	ldr	r2, [pc, #88]	@ (8010294 <TIM_OC6_SetConfig+0xd0>)
 801023c:	4293      	cmp	r3, r2
 801023e:	d003      	beq.n	8010248 <TIM_OC6_SetConfig+0x84>
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	4a15      	ldr	r2, [pc, #84]	@ (8010298 <TIM_OC6_SetConfig+0xd4>)
 8010244:	4293      	cmp	r3, r2
 8010246:	d109      	bne.n	801025c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8010248:	697b      	ldr	r3, [r7, #20]
 801024a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801024e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8010250:	683b      	ldr	r3, [r7, #0]
 8010252:	695b      	ldr	r3, [r3, #20]
 8010254:	029b      	lsls	r3, r3, #10
 8010256:	697a      	ldr	r2, [r7, #20]
 8010258:	4313      	orrs	r3, r2
 801025a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	697a      	ldr	r2, [r7, #20]
 8010260:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	68fa      	ldr	r2, [r7, #12]
 8010266:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8010268:	683b      	ldr	r3, [r7, #0]
 801026a:	685a      	ldr	r2, [r3, #4]
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	693a      	ldr	r2, [r7, #16]
 8010274:	621a      	str	r2, [r3, #32]
}
 8010276:	bf00      	nop
 8010278:	371c      	adds	r7, #28
 801027a:	46bd      	mov	sp, r7
 801027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010280:	4770      	bx	lr
 8010282:	bf00      	nop
 8010284:	40012c00 	.word	0x40012c00
 8010288:	40013400 	.word	0x40013400
 801028c:	40014000 	.word	0x40014000
 8010290:	40014400 	.word	0x40014400
 8010294:	40014800 	.word	0x40014800
 8010298:	40015000 	.word	0x40015000

0801029c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801029c:	b480      	push	{r7}
 801029e:	b087      	sub	sp, #28
 80102a0:	af00      	add	r7, sp, #0
 80102a2:	60f8      	str	r0, [r7, #12]
 80102a4:	60b9      	str	r1, [r7, #8]
 80102a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80102a8:	68fb      	ldr	r3, [r7, #12]
 80102aa:	6a1b      	ldr	r3, [r3, #32]
 80102ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80102ae:	68fb      	ldr	r3, [r7, #12]
 80102b0:	6a1b      	ldr	r3, [r3, #32]
 80102b2:	f023 0201 	bic.w	r2, r3, #1
 80102b6:	68fb      	ldr	r3, [r7, #12]
 80102b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80102ba:	68fb      	ldr	r3, [r7, #12]
 80102bc:	699b      	ldr	r3, [r3, #24]
 80102be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80102c0:	693b      	ldr	r3, [r7, #16]
 80102c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80102c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	011b      	lsls	r3, r3, #4
 80102cc:	693a      	ldr	r2, [r7, #16]
 80102ce:	4313      	orrs	r3, r2
 80102d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80102d2:	697b      	ldr	r3, [r7, #20]
 80102d4:	f023 030a 	bic.w	r3, r3, #10
 80102d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80102da:	697a      	ldr	r2, [r7, #20]
 80102dc:	68bb      	ldr	r3, [r7, #8]
 80102de:	4313      	orrs	r3, r2
 80102e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80102e2:	68fb      	ldr	r3, [r7, #12]
 80102e4:	693a      	ldr	r2, [r7, #16]
 80102e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80102e8:	68fb      	ldr	r3, [r7, #12]
 80102ea:	697a      	ldr	r2, [r7, #20]
 80102ec:	621a      	str	r2, [r3, #32]
}
 80102ee:	bf00      	nop
 80102f0:	371c      	adds	r7, #28
 80102f2:	46bd      	mov	sp, r7
 80102f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f8:	4770      	bx	lr

080102fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80102fa:	b480      	push	{r7}
 80102fc:	b087      	sub	sp, #28
 80102fe:	af00      	add	r7, sp, #0
 8010300:	60f8      	str	r0, [r7, #12]
 8010302:	60b9      	str	r1, [r7, #8]
 8010304:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	6a1b      	ldr	r3, [r3, #32]
 801030a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801030c:	68fb      	ldr	r3, [r7, #12]
 801030e:	6a1b      	ldr	r3, [r3, #32]
 8010310:	f023 0210 	bic.w	r2, r3, #16
 8010314:	68fb      	ldr	r3, [r7, #12]
 8010316:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	699b      	ldr	r3, [r3, #24]
 801031c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801031e:	693b      	ldr	r3, [r7, #16]
 8010320:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8010324:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	031b      	lsls	r3, r3, #12
 801032a:	693a      	ldr	r2, [r7, #16]
 801032c:	4313      	orrs	r3, r2
 801032e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010330:	697b      	ldr	r3, [r7, #20]
 8010332:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8010336:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010338:	68bb      	ldr	r3, [r7, #8]
 801033a:	011b      	lsls	r3, r3, #4
 801033c:	697a      	ldr	r2, [r7, #20]
 801033e:	4313      	orrs	r3, r2
 8010340:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010342:	68fb      	ldr	r3, [r7, #12]
 8010344:	693a      	ldr	r2, [r7, #16]
 8010346:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010348:	68fb      	ldr	r3, [r7, #12]
 801034a:	697a      	ldr	r2, [r7, #20]
 801034c:	621a      	str	r2, [r3, #32]
}
 801034e:	bf00      	nop
 8010350:	371c      	adds	r7, #28
 8010352:	46bd      	mov	sp, r7
 8010354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010358:	4770      	bx	lr

0801035a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801035a:	b480      	push	{r7}
 801035c:	b085      	sub	sp, #20
 801035e:	af00      	add	r7, sp, #0
 8010360:	6078      	str	r0, [r7, #4]
 8010362:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	689b      	ldr	r3, [r3, #8]
 8010368:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801036a:	68fb      	ldr	r3, [r7, #12]
 801036c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8010370:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010374:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010376:	683a      	ldr	r2, [r7, #0]
 8010378:	68fb      	ldr	r3, [r7, #12]
 801037a:	4313      	orrs	r3, r2
 801037c:	f043 0307 	orr.w	r3, r3, #7
 8010380:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	68fa      	ldr	r2, [r7, #12]
 8010386:	609a      	str	r2, [r3, #8]
}
 8010388:	bf00      	nop
 801038a:	3714      	adds	r7, #20
 801038c:	46bd      	mov	sp, r7
 801038e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010392:	4770      	bx	lr

08010394 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010394:	b480      	push	{r7}
 8010396:	b087      	sub	sp, #28
 8010398:	af00      	add	r7, sp, #0
 801039a:	60f8      	str	r0, [r7, #12]
 801039c:	60b9      	str	r1, [r7, #8]
 801039e:	607a      	str	r2, [r7, #4]
 80103a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80103a2:	68fb      	ldr	r3, [r7, #12]
 80103a4:	689b      	ldr	r3, [r3, #8]
 80103a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80103a8:	697b      	ldr	r3, [r7, #20]
 80103aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80103ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80103b0:	683b      	ldr	r3, [r7, #0]
 80103b2:	021a      	lsls	r2, r3, #8
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	431a      	orrs	r2, r3
 80103b8:	68bb      	ldr	r3, [r7, #8]
 80103ba:	4313      	orrs	r3, r2
 80103bc:	697a      	ldr	r2, [r7, #20]
 80103be:	4313      	orrs	r3, r2
 80103c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80103c2:	68fb      	ldr	r3, [r7, #12]
 80103c4:	697a      	ldr	r2, [r7, #20]
 80103c6:	609a      	str	r2, [r3, #8]
}
 80103c8:	bf00      	nop
 80103ca:	371c      	adds	r7, #28
 80103cc:	46bd      	mov	sp, r7
 80103ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103d2:	4770      	bx	lr

080103d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80103d4:	b480      	push	{r7}
 80103d6:	b087      	sub	sp, #28
 80103d8:	af00      	add	r7, sp, #0
 80103da:	60f8      	str	r0, [r7, #12]
 80103dc:	60b9      	str	r1, [r7, #8]
 80103de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80103e0:	68bb      	ldr	r3, [r7, #8]
 80103e2:	f003 031f 	and.w	r3, r3, #31
 80103e6:	2201      	movs	r2, #1
 80103e8:	fa02 f303 	lsl.w	r3, r2, r3
 80103ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80103ee:	68fb      	ldr	r3, [r7, #12]
 80103f0:	6a1a      	ldr	r2, [r3, #32]
 80103f2:	697b      	ldr	r3, [r7, #20]
 80103f4:	43db      	mvns	r3, r3
 80103f6:	401a      	ands	r2, r3
 80103f8:	68fb      	ldr	r3, [r7, #12]
 80103fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80103fc:	68fb      	ldr	r3, [r7, #12]
 80103fe:	6a1a      	ldr	r2, [r3, #32]
 8010400:	68bb      	ldr	r3, [r7, #8]
 8010402:	f003 031f 	and.w	r3, r3, #31
 8010406:	6879      	ldr	r1, [r7, #4]
 8010408:	fa01 f303 	lsl.w	r3, r1, r3
 801040c:	431a      	orrs	r2, r3
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	621a      	str	r2, [r3, #32]
}
 8010412:	bf00      	nop
 8010414:	371c      	adds	r7, #28
 8010416:	46bd      	mov	sp, r7
 8010418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801041c:	4770      	bx	lr
	...

08010420 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010420:	b480      	push	{r7}
 8010422:	b085      	sub	sp, #20
 8010424:	af00      	add	r7, sp, #0
 8010426:	6078      	str	r0, [r7, #4]
 8010428:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010430:	2b01      	cmp	r3, #1
 8010432:	d101      	bne.n	8010438 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010434:	2302      	movs	r3, #2
 8010436:	e074      	b.n	8010522 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	2201      	movs	r2, #1
 801043c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	2202      	movs	r2, #2
 8010444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	681b      	ldr	r3, [r3, #0]
 801044c:	685b      	ldr	r3, [r3, #4]
 801044e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	689b      	ldr	r3, [r3, #8]
 8010456:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	681b      	ldr	r3, [r3, #0]
 801045c:	4a34      	ldr	r2, [pc, #208]	@ (8010530 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 801045e:	4293      	cmp	r3, r2
 8010460:	d009      	beq.n	8010476 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	681b      	ldr	r3, [r3, #0]
 8010466:	4a33      	ldr	r2, [pc, #204]	@ (8010534 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8010468:	4293      	cmp	r3, r2
 801046a:	d004      	beq.n	8010476 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	681b      	ldr	r3, [r3, #0]
 8010470:	4a31      	ldr	r2, [pc, #196]	@ (8010538 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8010472:	4293      	cmp	r3, r2
 8010474:	d108      	bne.n	8010488 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8010476:	68fb      	ldr	r3, [r7, #12]
 8010478:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 801047c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801047e:	683b      	ldr	r3, [r7, #0]
 8010480:	685b      	ldr	r3, [r3, #4]
 8010482:	68fa      	ldr	r2, [r7, #12]
 8010484:	4313      	orrs	r3, r2
 8010486:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010488:	68fb      	ldr	r3, [r7, #12]
 801048a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 801048e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010492:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010494:	683b      	ldr	r3, [r7, #0]
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	68fa      	ldr	r2, [r7, #12]
 801049a:	4313      	orrs	r3, r2
 801049c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	681b      	ldr	r3, [r3, #0]
 80104a2:	68fa      	ldr	r2, [r7, #12]
 80104a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	681b      	ldr	r3, [r3, #0]
 80104aa:	4a21      	ldr	r2, [pc, #132]	@ (8010530 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80104ac:	4293      	cmp	r3, r2
 80104ae:	d022      	beq.n	80104f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80104b8:	d01d      	beq.n	80104f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	681b      	ldr	r3, [r3, #0]
 80104be:	4a1f      	ldr	r2, [pc, #124]	@ (801053c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80104c0:	4293      	cmp	r3, r2
 80104c2:	d018      	beq.n	80104f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	681b      	ldr	r3, [r3, #0]
 80104c8:	4a1d      	ldr	r2, [pc, #116]	@ (8010540 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80104ca:	4293      	cmp	r3, r2
 80104cc:	d013      	beq.n	80104f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	4a1c      	ldr	r2, [pc, #112]	@ (8010544 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80104d4:	4293      	cmp	r3, r2
 80104d6:	d00e      	beq.n	80104f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	4a15      	ldr	r2, [pc, #84]	@ (8010534 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80104de:	4293      	cmp	r3, r2
 80104e0:	d009      	beq.n	80104f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	681b      	ldr	r3, [r3, #0]
 80104e6:	4a18      	ldr	r2, [pc, #96]	@ (8010548 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80104e8:	4293      	cmp	r3, r2
 80104ea:	d004      	beq.n	80104f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	681b      	ldr	r3, [r3, #0]
 80104f0:	4a11      	ldr	r2, [pc, #68]	@ (8010538 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80104f2:	4293      	cmp	r3, r2
 80104f4:	d10c      	bne.n	8010510 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80104f6:	68bb      	ldr	r3, [r7, #8]
 80104f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80104fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80104fe:	683b      	ldr	r3, [r7, #0]
 8010500:	689b      	ldr	r3, [r3, #8]
 8010502:	68ba      	ldr	r2, [r7, #8]
 8010504:	4313      	orrs	r3, r2
 8010506:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	68ba      	ldr	r2, [r7, #8]
 801050e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	2201      	movs	r2, #1
 8010514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	2200      	movs	r2, #0
 801051c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010520:	2300      	movs	r3, #0
}
 8010522:	4618      	mov	r0, r3
 8010524:	3714      	adds	r7, #20
 8010526:	46bd      	mov	sp, r7
 8010528:	f85d 7b04 	ldr.w	r7, [sp], #4
 801052c:	4770      	bx	lr
 801052e:	bf00      	nop
 8010530:	40012c00 	.word	0x40012c00
 8010534:	40013400 	.word	0x40013400
 8010538:	40015000 	.word	0x40015000
 801053c:	40000400 	.word	0x40000400
 8010540:	40000800 	.word	0x40000800
 8010544:	40000c00 	.word	0x40000c00
 8010548:	40014000 	.word	0x40014000

0801054c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 801054c:	b480      	push	{r7}
 801054e:	b085      	sub	sp, #20
 8010550:	af00      	add	r7, sp, #0
 8010552:	6078      	str	r0, [r7, #4]
 8010554:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8010556:	2300      	movs	r3, #0
 8010558:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010560:	2b01      	cmp	r3, #1
 8010562:	d101      	bne.n	8010568 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8010564:	2302      	movs	r3, #2
 8010566:	e078      	b.n	801065a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	2201      	movs	r2, #1
 801056c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8010570:	68fb      	ldr	r3, [r7, #12]
 8010572:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8010576:	683b      	ldr	r3, [r7, #0]
 8010578:	68db      	ldr	r3, [r3, #12]
 801057a:	4313      	orrs	r3, r2
 801057c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801057e:	68fb      	ldr	r3, [r7, #12]
 8010580:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8010584:	683b      	ldr	r3, [r7, #0]
 8010586:	689b      	ldr	r3, [r3, #8]
 8010588:	4313      	orrs	r3, r2
 801058a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 801058c:	68fb      	ldr	r3, [r7, #12]
 801058e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8010592:	683b      	ldr	r3, [r7, #0]
 8010594:	685b      	ldr	r3, [r3, #4]
 8010596:	4313      	orrs	r3, r2
 8010598:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801059a:	68fb      	ldr	r3, [r7, #12]
 801059c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80105a0:	683b      	ldr	r3, [r7, #0]
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	4313      	orrs	r3, r2
 80105a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80105a8:	68fb      	ldr	r3, [r7, #12]
 80105aa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80105ae:	683b      	ldr	r3, [r7, #0]
 80105b0:	691b      	ldr	r3, [r3, #16]
 80105b2:	4313      	orrs	r3, r2
 80105b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80105b6:	68fb      	ldr	r3, [r7, #12]
 80105b8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80105bc:	683b      	ldr	r3, [r7, #0]
 80105be:	695b      	ldr	r3, [r3, #20]
 80105c0:	4313      	orrs	r3, r2
 80105c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80105ca:	683b      	ldr	r3, [r7, #0]
 80105cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80105ce:	4313      	orrs	r3, r2
 80105d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80105d2:	68fb      	ldr	r3, [r7, #12]
 80105d4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80105d8:	683b      	ldr	r3, [r7, #0]
 80105da:	699b      	ldr	r3, [r3, #24]
 80105dc:	041b      	lsls	r3, r3, #16
 80105de:	4313      	orrs	r3, r2
 80105e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80105e2:	68fb      	ldr	r3, [r7, #12]
 80105e4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80105e8:	683b      	ldr	r3, [r7, #0]
 80105ea:	69db      	ldr	r3, [r3, #28]
 80105ec:	4313      	orrs	r3, r2
 80105ee:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	4a1c      	ldr	r2, [pc, #112]	@ (8010668 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80105f6:	4293      	cmp	r3, r2
 80105f8:	d009      	beq.n	801060e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	4a1b      	ldr	r2, [pc, #108]	@ (801066c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8010600:	4293      	cmp	r3, r2
 8010602:	d004      	beq.n	801060e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	4a19      	ldr	r2, [pc, #100]	@ (8010670 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 801060a:	4293      	cmp	r3, r2
 801060c:	d11c      	bne.n	8010648 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 801060e:	68fb      	ldr	r3, [r7, #12]
 8010610:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8010614:	683b      	ldr	r3, [r7, #0]
 8010616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010618:	051b      	lsls	r3, r3, #20
 801061a:	4313      	orrs	r3, r2
 801061c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 801061e:	68fb      	ldr	r3, [r7, #12]
 8010620:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8010624:	683b      	ldr	r3, [r7, #0]
 8010626:	6a1b      	ldr	r3, [r3, #32]
 8010628:	4313      	orrs	r3, r2
 801062a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 801062c:	68fb      	ldr	r3, [r7, #12]
 801062e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8010632:	683b      	ldr	r3, [r7, #0]
 8010634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010636:	4313      	orrs	r3, r2
 8010638:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 801063a:	68fb      	ldr	r3, [r7, #12]
 801063c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8010640:	683b      	ldr	r3, [r7, #0]
 8010642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010644:	4313      	orrs	r3, r2
 8010646:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	681b      	ldr	r3, [r3, #0]
 801064c:	68fa      	ldr	r2, [r7, #12]
 801064e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	2200      	movs	r2, #0
 8010654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010658:	2300      	movs	r3, #0
}
 801065a:	4618      	mov	r0, r3
 801065c:	3714      	adds	r7, #20
 801065e:	46bd      	mov	sp, r7
 8010660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010664:	4770      	bx	lr
 8010666:	bf00      	nop
 8010668:	40012c00 	.word	0x40012c00
 801066c:	40013400 	.word	0x40013400
 8010670:	40015000 	.word	0x40015000

08010674 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010674:	b480      	push	{r7}
 8010676:	b083      	sub	sp, #12
 8010678:	af00      	add	r7, sp, #0
 801067a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 801067c:	bf00      	nop
 801067e:	370c      	adds	r7, #12
 8010680:	46bd      	mov	sp, r7
 8010682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010686:	4770      	bx	lr

08010688 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010688:	b480      	push	{r7}
 801068a:	b083      	sub	sp, #12
 801068c:	af00      	add	r7, sp, #0
 801068e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010690:	bf00      	nop
 8010692:	370c      	adds	r7, #12
 8010694:	46bd      	mov	sp, r7
 8010696:	f85d 7b04 	ldr.w	r7, [sp], #4
 801069a:	4770      	bx	lr

0801069c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 801069c:	b480      	push	{r7}
 801069e:	b083      	sub	sp, #12
 80106a0:	af00      	add	r7, sp, #0
 80106a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80106a4:	bf00      	nop
 80106a6:	370c      	adds	r7, #12
 80106a8:	46bd      	mov	sp, r7
 80106aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ae:	4770      	bx	lr

080106b0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80106b0:	b480      	push	{r7}
 80106b2:	b083      	sub	sp, #12
 80106b4:	af00      	add	r7, sp, #0
 80106b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80106b8:	bf00      	nop
 80106ba:	370c      	adds	r7, #12
 80106bc:	46bd      	mov	sp, r7
 80106be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106c2:	4770      	bx	lr

080106c4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80106c4:	b480      	push	{r7}
 80106c6:	b083      	sub	sp, #12
 80106c8:	af00      	add	r7, sp, #0
 80106ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80106cc:	bf00      	nop
 80106ce:	370c      	adds	r7, #12
 80106d0:	46bd      	mov	sp, r7
 80106d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106d6:	4770      	bx	lr

080106d8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80106d8:	b480      	push	{r7}
 80106da:	b083      	sub	sp, #12
 80106dc:	af00      	add	r7, sp, #0
 80106de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80106e0:	bf00      	nop
 80106e2:	370c      	adds	r7, #12
 80106e4:	46bd      	mov	sp, r7
 80106e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ea:	4770      	bx	lr

080106ec <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80106ec:	b480      	push	{r7}
 80106ee:	b083      	sub	sp, #12
 80106f0:	af00      	add	r7, sp, #0
 80106f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80106f4:	bf00      	nop
 80106f6:	370c      	adds	r7, #12
 80106f8:	46bd      	mov	sp, r7
 80106fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106fe:	4770      	bx	lr

08010700 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8010700:	b580      	push	{r7, lr}
 8010702:	b082      	sub	sp, #8
 8010704:	af00      	add	r7, sp, #0
 8010706:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	2b00      	cmp	r3, #0
 801070c:	d101      	bne.n	8010712 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 801070e:	2301      	movs	r3, #1
 8010710:	e04a      	b.n	80107a8 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010718:	2b00      	cmp	r3, #0
 801071a:	d106      	bne.n	801072a <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	2200      	movs	r2, #0
 8010720:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010724:	6878      	ldr	r0, [r7, #4]
 8010726:	f7f9 fded 	bl	800a304 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	2224      	movs	r2, #36	@ 0x24
 801072e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	681a      	ldr	r2, [r3, #0]
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	681b      	ldr	r3, [r3, #0]
 801073c:	f022 0201 	bic.w	r2, r2, #1
 8010740:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010746:	2b00      	cmp	r3, #0
 8010748:	d002      	beq.n	8010750 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 801074a:	6878      	ldr	r0, [r7, #4]
 801074c:	f001 f8a2 	bl	8011894 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010750:	6878      	ldr	r0, [r7, #4]
 8010752:	f000 fda3 	bl	801129c <UART_SetConfig>
 8010756:	4603      	mov	r3, r0
 8010758:	2b01      	cmp	r3, #1
 801075a:	d101      	bne.n	8010760 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 801075c:	2301      	movs	r3, #1
 801075e:	e023      	b.n	80107a8 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	685a      	ldr	r2, [r3, #4]
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	681b      	ldr	r3, [r3, #0]
 801076a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801076e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	689a      	ldr	r2, [r3, #8]
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 801077e:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	689a      	ldr	r2, [r3, #8]
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	681b      	ldr	r3, [r3, #0]
 801078a:	f042 0208 	orr.w	r2, r2, #8
 801078e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	681b      	ldr	r3, [r3, #0]
 8010794:	681a      	ldr	r2, [r3, #0]
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	f042 0201 	orr.w	r2, r2, #1
 801079e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80107a0:	6878      	ldr	r0, [r7, #4]
 80107a2:	f001 f919 	bl	80119d8 <UART_CheckIdleState>
 80107a6:	4603      	mov	r3, r0
}
 80107a8:	4618      	mov	r0, r3
 80107aa:	3708      	adds	r7, #8
 80107ac:	46bd      	mov	sp, r7
 80107ae:	bd80      	pop	{r7, pc}

080107b0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80107b0:	b580      	push	{r7, lr}
 80107b2:	b08a      	sub	sp, #40	@ 0x28
 80107b4:	af00      	add	r7, sp, #0
 80107b6:	60f8      	str	r0, [r7, #12]
 80107b8:	60b9      	str	r1, [r7, #8]
 80107ba:	4613      	mov	r3, r2
 80107bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80107be:	68fb      	ldr	r3, [r7, #12]
 80107c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80107c4:	2b20      	cmp	r3, #32
 80107c6:	d167      	bne.n	8010898 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80107c8:	68bb      	ldr	r3, [r7, #8]
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d002      	beq.n	80107d4 <HAL_UART_Transmit_DMA+0x24>
 80107ce:	88fb      	ldrh	r3, [r7, #6]
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	d101      	bne.n	80107d8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80107d4:	2301      	movs	r3, #1
 80107d6:	e060      	b.n	801089a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80107d8:	68fb      	ldr	r3, [r7, #12]
 80107da:	68ba      	ldr	r2, [r7, #8]
 80107dc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80107de:	68fb      	ldr	r3, [r7, #12]
 80107e0:	88fa      	ldrh	r2, [r7, #6]
 80107e2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80107e6:	68fb      	ldr	r3, [r7, #12]
 80107e8:	88fa      	ldrh	r2, [r7, #6]
 80107ea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80107ee:	68fb      	ldr	r3, [r7, #12]
 80107f0:	2200      	movs	r2, #0
 80107f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	2221      	movs	r2, #33	@ 0x21
 80107fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80107fe:	68fb      	ldr	r3, [r7, #12]
 8010800:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010802:	2b00      	cmp	r3, #0
 8010804:	d028      	beq.n	8010858 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8010806:	68fb      	ldr	r3, [r7, #12]
 8010808:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801080a:	4a26      	ldr	r2, [pc, #152]	@ (80108a4 <HAL_UART_Transmit_DMA+0xf4>)
 801080c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 801080e:	68fb      	ldr	r3, [r7, #12]
 8010810:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010812:	4a25      	ldr	r2, [pc, #148]	@ (80108a8 <HAL_UART_Transmit_DMA+0xf8>)
 8010814:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8010816:	68fb      	ldr	r3, [r7, #12]
 8010818:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801081a:	4a24      	ldr	r2, [pc, #144]	@ (80108ac <HAL_UART_Transmit_DMA+0xfc>)
 801081c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 801081e:	68fb      	ldr	r3, [r7, #12]
 8010820:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010822:	2200      	movs	r2, #0
 8010824:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 801082a:	68fb      	ldr	r3, [r7, #12]
 801082c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801082e:	4619      	mov	r1, r3
 8010830:	68fb      	ldr	r3, [r7, #12]
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	3328      	adds	r3, #40	@ 0x28
 8010836:	461a      	mov	r2, r3
 8010838:	88fb      	ldrh	r3, [r7, #6]
 801083a:	f7fc f821 	bl	800c880 <HAL_DMA_Start_IT>
 801083e:	4603      	mov	r3, r0
 8010840:	2b00      	cmp	r3, #0
 8010842:	d009      	beq.n	8010858 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010844:	68fb      	ldr	r3, [r7, #12]
 8010846:	2210      	movs	r2, #16
 8010848:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	2220      	movs	r2, #32
 8010850:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8010854:	2301      	movs	r3, #1
 8010856:	e020      	b.n	801089a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8010858:	68fb      	ldr	r3, [r7, #12]
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	2240      	movs	r2, #64	@ 0x40
 801085e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	3308      	adds	r3, #8
 8010866:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010868:	697b      	ldr	r3, [r7, #20]
 801086a:	e853 3f00 	ldrex	r3, [r3]
 801086e:	613b      	str	r3, [r7, #16]
   return(result);
 8010870:	693b      	ldr	r3, [r7, #16]
 8010872:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010876:	627b      	str	r3, [r7, #36]	@ 0x24
 8010878:	68fb      	ldr	r3, [r7, #12]
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	3308      	adds	r3, #8
 801087e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010880:	623a      	str	r2, [r7, #32]
 8010882:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010884:	69f9      	ldr	r1, [r7, #28]
 8010886:	6a3a      	ldr	r2, [r7, #32]
 8010888:	e841 2300 	strex	r3, r2, [r1]
 801088c:	61bb      	str	r3, [r7, #24]
   return(result);
 801088e:	69bb      	ldr	r3, [r7, #24]
 8010890:	2b00      	cmp	r3, #0
 8010892:	d1e5      	bne.n	8010860 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8010894:	2300      	movs	r3, #0
 8010896:	e000      	b.n	801089a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8010898:	2302      	movs	r3, #2
  }
}
 801089a:	4618      	mov	r0, r3
 801089c:	3728      	adds	r7, #40	@ 0x28
 801089e:	46bd      	mov	sp, r7
 80108a0:	bd80      	pop	{r7, pc}
 80108a2:	bf00      	nop
 80108a4:	08011ea3 	.word	0x08011ea3
 80108a8:	08011f3d 	.word	0x08011f3d
 80108ac:	080120c3 	.word	0x080120c3

080108b0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80108b0:	b580      	push	{r7, lr}
 80108b2:	b08a      	sub	sp, #40	@ 0x28
 80108b4:	af00      	add	r7, sp, #0
 80108b6:	60f8      	str	r0, [r7, #12]
 80108b8:	60b9      	str	r1, [r7, #8]
 80108ba:	4613      	mov	r3, r2
 80108bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80108c4:	2b20      	cmp	r3, #32
 80108c6:	d137      	bne.n	8010938 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80108c8:	68bb      	ldr	r3, [r7, #8]
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d002      	beq.n	80108d4 <HAL_UART_Receive_DMA+0x24>
 80108ce:	88fb      	ldrh	r3, [r7, #6]
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	d101      	bne.n	80108d8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80108d4:	2301      	movs	r3, #1
 80108d6:	e030      	b.n	801093a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	2200      	movs	r2, #0
 80108dc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80108de:	68fb      	ldr	r3, [r7, #12]
 80108e0:	681b      	ldr	r3, [r3, #0]
 80108e2:	4a18      	ldr	r2, [pc, #96]	@ (8010944 <HAL_UART_Receive_DMA+0x94>)
 80108e4:	4293      	cmp	r3, r2
 80108e6:	d01f      	beq.n	8010928 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	681b      	ldr	r3, [r3, #0]
 80108ec:	685b      	ldr	r3, [r3, #4]
 80108ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d018      	beq.n	8010928 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80108f6:	68fb      	ldr	r3, [r7, #12]
 80108f8:	681b      	ldr	r3, [r3, #0]
 80108fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108fc:	697b      	ldr	r3, [r7, #20]
 80108fe:	e853 3f00 	ldrex	r3, [r3]
 8010902:	613b      	str	r3, [r7, #16]
   return(result);
 8010904:	693b      	ldr	r3, [r7, #16]
 8010906:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801090a:	627b      	str	r3, [r7, #36]	@ 0x24
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	681b      	ldr	r3, [r3, #0]
 8010910:	461a      	mov	r2, r3
 8010912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010914:	623b      	str	r3, [r7, #32]
 8010916:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010918:	69f9      	ldr	r1, [r7, #28]
 801091a:	6a3a      	ldr	r2, [r7, #32]
 801091c:	e841 2300 	strex	r3, r2, [r1]
 8010920:	61bb      	str	r3, [r7, #24]
   return(result);
 8010922:	69bb      	ldr	r3, [r7, #24]
 8010924:	2b00      	cmp	r3, #0
 8010926:	d1e6      	bne.n	80108f6 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8010928:	88fb      	ldrh	r3, [r7, #6]
 801092a:	461a      	mov	r2, r3
 801092c:	68b9      	ldr	r1, [r7, #8]
 801092e:	68f8      	ldr	r0, [r7, #12]
 8010930:	f001 f96a 	bl	8011c08 <UART_Start_Receive_DMA>
 8010934:	4603      	mov	r3, r0
 8010936:	e000      	b.n	801093a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8010938:	2302      	movs	r3, #2
  }
}
 801093a:	4618      	mov	r0, r3
 801093c:	3728      	adds	r7, #40	@ 0x28
 801093e:	46bd      	mov	sp, r7
 8010940:	bd80      	pop	{r7, pc}
 8010942:	bf00      	nop
 8010944:	40008000 	.word	0x40008000

08010948 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8010948:	b580      	push	{r7, lr}
 801094a:	b090      	sub	sp, #64	@ 0x40
 801094c:	af00      	add	r7, sp, #0
 801094e:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010956:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801095e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	681b      	ldr	r3, [r3, #0]
 8010964:	689b      	ldr	r3, [r3, #8]
 8010966:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801096a:	2b80      	cmp	r3, #128	@ 0x80
 801096c:	d139      	bne.n	80109e2 <HAL_UART_DMAStop+0x9a>
 801096e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010970:	2b21      	cmp	r3, #33	@ 0x21
 8010972:	d136      	bne.n	80109e2 <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	3308      	adds	r3, #8
 801097a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801097c:	6a3b      	ldr	r3, [r7, #32]
 801097e:	e853 3f00 	ldrex	r3, [r3]
 8010982:	61fb      	str	r3, [r7, #28]
   return(result);
 8010984:	69fb      	ldr	r3, [r7, #28]
 8010986:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801098a:	637b      	str	r3, [r7, #52]	@ 0x34
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	681b      	ldr	r3, [r3, #0]
 8010990:	3308      	adds	r3, #8
 8010992:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010994:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010996:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010998:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801099a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801099c:	e841 2300 	strex	r3, r2, [r1]
 80109a0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80109a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	d1e5      	bne.n	8010974 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d015      	beq.n	80109dc <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80109b4:	4618      	mov	r0, r3
 80109b6:	f7fb ffde 	bl	800c976 <HAL_DMA_Abort>
 80109ba:	4603      	mov	r3, r0
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d00d      	beq.n	80109dc <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80109c4:	4618      	mov	r0, r3
 80109c6:	f7fc f945 	bl	800cc54 <HAL_DMA_GetError>
 80109ca:	4603      	mov	r3, r0
 80109cc:	2b20      	cmp	r3, #32
 80109ce:	d105      	bne.n	80109dc <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	2210      	movs	r2, #16
 80109d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 80109d8:	2303      	movs	r3, #3
 80109da:	e047      	b.n	8010a6c <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 80109dc:	6878      	ldr	r0, [r7, #4]
 80109de:	f001 f9b9 	bl	8011d54 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	681b      	ldr	r3, [r3, #0]
 80109e6:	689b      	ldr	r3, [r3, #8]
 80109e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80109ec:	2b40      	cmp	r3, #64	@ 0x40
 80109ee:	d13c      	bne.n	8010a6a <HAL_UART_DMAStop+0x122>
 80109f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109f2:	2b22      	cmp	r3, #34	@ 0x22
 80109f4:	d139      	bne.n	8010a6a <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	3308      	adds	r3, #8
 80109fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109fe:	68fb      	ldr	r3, [r7, #12]
 8010a00:	e853 3f00 	ldrex	r3, [r3]
 8010a04:	60bb      	str	r3, [r7, #8]
   return(result);
 8010a06:	68bb      	ldr	r3, [r7, #8]
 8010a08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010a0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	681b      	ldr	r3, [r3, #0]
 8010a12:	3308      	adds	r3, #8
 8010a14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a16:	61ba      	str	r2, [r7, #24]
 8010a18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a1a:	6979      	ldr	r1, [r7, #20]
 8010a1c:	69ba      	ldr	r2, [r7, #24]
 8010a1e:	e841 2300 	strex	r3, r2, [r1]
 8010a22:	613b      	str	r3, [r7, #16]
   return(result);
 8010a24:	693b      	ldr	r3, [r7, #16]
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d1e5      	bne.n	80109f6 <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d017      	beq.n	8010a64 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010a3a:	4618      	mov	r0, r3
 8010a3c:	f7fb ff9b 	bl	800c976 <HAL_DMA_Abort>
 8010a40:	4603      	mov	r3, r0
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	d00e      	beq.n	8010a64 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010a4c:	4618      	mov	r0, r3
 8010a4e:	f7fc f901 	bl	800cc54 <HAL_DMA_GetError>
 8010a52:	4603      	mov	r3, r0
 8010a54:	2b20      	cmp	r3, #32
 8010a56:	d105      	bne.n	8010a64 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	2210      	movs	r2, #16
 8010a5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8010a60:	2303      	movs	r3, #3
 8010a62:	e003      	b.n	8010a6c <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8010a64:	6878      	ldr	r0, [r7, #4]
 8010a66:	f001 f9b6 	bl	8011dd6 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8010a6a:	2300      	movs	r3, #0
}
 8010a6c:	4618      	mov	r0, r3
 8010a6e:	3740      	adds	r7, #64	@ 0x40
 8010a70:	46bd      	mov	sp, r7
 8010a72:	bd80      	pop	{r7, pc}

08010a74 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8010a74:	b580      	push	{r7, lr}
 8010a76:	b0ba      	sub	sp, #232	@ 0xe8
 8010a78:	af00      	add	r7, sp, #0
 8010a7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	681b      	ldr	r3, [r3, #0]
 8010a80:	69db      	ldr	r3, [r3, #28]
 8010a82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	681b      	ldr	r3, [r3, #0]
 8010a8a:	681b      	ldr	r3, [r3, #0]
 8010a8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	689b      	ldr	r3, [r3, #8]
 8010a96:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8010a9a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8010a9e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8010aa2:	4013      	ands	r3, r2
 8010aa4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8010aa8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d11b      	bne.n	8010ae8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010ab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010ab4:	f003 0320 	and.w	r3, r3, #32
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d015      	beq.n	8010ae8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010abc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010ac0:	f003 0320 	and.w	r3, r3, #32
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d105      	bne.n	8010ad4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010ac8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010acc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d009      	beq.n	8010ae8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	f000 8300 	beq.w	80110de <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010ae2:	6878      	ldr	r0, [r7, #4]
 8010ae4:	4798      	blx	r3
      }
      return;
 8010ae6:	e2fa      	b.n	80110de <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8010ae8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	f000 8123 	beq.w	8010d38 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8010af2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010af6:	4b8d      	ldr	r3, [pc, #564]	@ (8010d2c <HAL_UART_IRQHandler+0x2b8>)
 8010af8:	4013      	ands	r3, r2
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d106      	bne.n	8010b0c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8010afe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8010b02:	4b8b      	ldr	r3, [pc, #556]	@ (8010d30 <HAL_UART_IRQHandler+0x2bc>)
 8010b04:	4013      	ands	r3, r2
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	f000 8116 	beq.w	8010d38 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010b0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010b10:	f003 0301 	and.w	r3, r3, #1
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d011      	beq.n	8010b3c <HAL_UART_IRQHandler+0xc8>
 8010b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d00b      	beq.n	8010b3c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	681b      	ldr	r3, [r3, #0]
 8010b28:	2201      	movs	r2, #1
 8010b2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010b32:	f043 0201 	orr.w	r2, r3, #1
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010b3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010b40:	f003 0302 	and.w	r3, r3, #2
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d011      	beq.n	8010b6c <HAL_UART_IRQHandler+0xf8>
 8010b48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010b4c:	f003 0301 	and.w	r3, r3, #1
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d00b      	beq.n	8010b6c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	681b      	ldr	r3, [r3, #0]
 8010b58:	2202      	movs	r2, #2
 8010b5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010b62:	f043 0204 	orr.w	r2, r3, #4
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010b6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010b70:	f003 0304 	and.w	r3, r3, #4
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d011      	beq.n	8010b9c <HAL_UART_IRQHandler+0x128>
 8010b78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010b7c:	f003 0301 	and.w	r3, r3, #1
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d00b      	beq.n	8010b9c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	681b      	ldr	r3, [r3, #0]
 8010b88:	2204      	movs	r2, #4
 8010b8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010b92:	f043 0202 	orr.w	r2, r3, #2
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8010b9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010ba0:	f003 0308 	and.w	r3, r3, #8
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d017      	beq.n	8010bd8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010ba8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010bac:	f003 0320 	and.w	r3, r3, #32
 8010bb0:	2b00      	cmp	r3, #0
 8010bb2:	d105      	bne.n	8010bc0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8010bb4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010bb8:	4b5c      	ldr	r3, [pc, #368]	@ (8010d2c <HAL_UART_IRQHandler+0x2b8>)
 8010bba:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	d00b      	beq.n	8010bd8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	2208      	movs	r2, #8
 8010bc6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010bce:	f043 0208 	orr.w	r2, r3, #8
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8010bd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010bdc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d012      	beq.n	8010c0a <HAL_UART_IRQHandler+0x196>
 8010be4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010be8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d00c      	beq.n	8010c0a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	681b      	ldr	r3, [r3, #0]
 8010bf4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010bf8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010c00:	f043 0220 	orr.w	r2, r3, #32
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	f000 8266 	beq.w	80110e2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010c16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010c1a:	f003 0320 	and.w	r3, r3, #32
 8010c1e:	2b00      	cmp	r3, #0
 8010c20:	d013      	beq.n	8010c4a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010c22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010c26:	f003 0320 	and.w	r3, r3, #32
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d105      	bne.n	8010c3a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010c2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	d007      	beq.n	8010c4a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010c3e:	2b00      	cmp	r3, #0
 8010c40:	d003      	beq.n	8010c4a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010c46:	6878      	ldr	r0, [r7, #4]
 8010c48:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010c50:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	689b      	ldr	r3, [r3, #8]
 8010c5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010c5e:	2b40      	cmp	r3, #64	@ 0x40
 8010c60:	d005      	beq.n	8010c6e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8010c62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8010c66:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d054      	beq.n	8010d18 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010c6e:	6878      	ldr	r0, [r7, #4]
 8010c70:	f001 f8b1 	bl	8011dd6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	681b      	ldr	r3, [r3, #0]
 8010c78:	689b      	ldr	r3, [r3, #8]
 8010c7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010c7e:	2b40      	cmp	r3, #64	@ 0x40
 8010c80:	d146      	bne.n	8010d10 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	681b      	ldr	r3, [r3, #0]
 8010c86:	3308      	adds	r3, #8
 8010c88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010c90:	e853 3f00 	ldrex	r3, [r3]
 8010c94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8010c98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010c9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010ca0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	681b      	ldr	r3, [r3, #0]
 8010ca8:	3308      	adds	r3, #8
 8010caa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8010cae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8010cb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010cb6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8010cba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8010cbe:	e841 2300 	strex	r3, r2, [r1]
 8010cc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8010cc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d1d9      	bne.n	8010c82 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d017      	beq.n	8010d08 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010cde:	4a15      	ldr	r2, [pc, #84]	@ (8010d34 <HAL_UART_IRQHandler+0x2c0>)
 8010ce0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010ce8:	4618      	mov	r0, r3
 8010cea:	f7fb fe9d 	bl	800ca28 <HAL_DMA_Abort_IT>
 8010cee:	4603      	mov	r3, r0
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d019      	beq.n	8010d28 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010cfc:	687a      	ldr	r2, [r7, #4]
 8010cfe:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8010d02:	4610      	mov	r0, r2
 8010d04:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010d06:	e00f      	b.n	8010d28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010d08:	6878      	ldr	r0, [r7, #4]
 8010d0a:	f000 fa09 	bl	8011120 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010d0e:	e00b      	b.n	8010d28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010d10:	6878      	ldr	r0, [r7, #4]
 8010d12:	f000 fa05 	bl	8011120 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010d16:	e007      	b.n	8010d28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010d18:	6878      	ldr	r0, [r7, #4]
 8010d1a:	f000 fa01 	bl	8011120 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	2200      	movs	r2, #0
 8010d22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8010d26:	e1dc      	b.n	80110e2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010d28:	bf00      	nop
    return;
 8010d2a:	e1da      	b.n	80110e2 <HAL_UART_IRQHandler+0x66e>
 8010d2c:	10000001 	.word	0x10000001
 8010d30:	04000120 	.word	0x04000120
 8010d34:	08012143 	.word	0x08012143

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010d3c:	2b01      	cmp	r3, #1
 8010d3e:	f040 8170 	bne.w	8011022 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8010d42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010d46:	f003 0310 	and.w	r3, r3, #16
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	f000 8169 	beq.w	8011022 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8010d50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010d54:	f003 0310 	and.w	r3, r3, #16
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	f000 8162 	beq.w	8011022 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	681b      	ldr	r3, [r3, #0]
 8010d62:	2210      	movs	r2, #16
 8010d64:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	681b      	ldr	r3, [r3, #0]
 8010d6a:	689b      	ldr	r3, [r3, #8]
 8010d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d70:	2b40      	cmp	r3, #64	@ 0x40
 8010d72:	f040 80d8 	bne.w	8010f26 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	685b      	ldr	r3, [r3, #4]
 8010d80:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8010d84:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8010d88:	2b00      	cmp	r3, #0
 8010d8a:	f000 80af 	beq.w	8010eec <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010d94:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010d98:	429a      	cmp	r2, r3
 8010d9a:	f080 80a7 	bcs.w	8010eec <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010da4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	681b      	ldr	r3, [r3, #0]
 8010db2:	f003 0320 	and.w	r3, r3, #32
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	f040 8087 	bne.w	8010eca <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010dc4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010dc8:	e853 3f00 	ldrex	r3, [r3]
 8010dcc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8010dd0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010dd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010dd8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	681b      	ldr	r3, [r3, #0]
 8010de0:	461a      	mov	r2, r3
 8010de2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010de6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010dea:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010dee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8010df2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8010df6:	e841 2300 	strex	r3, r2, [r1]
 8010dfa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8010dfe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d1da      	bne.n	8010dbc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	681b      	ldr	r3, [r3, #0]
 8010e0a:	3308      	adds	r3, #8
 8010e0c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010e10:	e853 3f00 	ldrex	r3, [r3]
 8010e14:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8010e16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010e18:	f023 0301 	bic.w	r3, r3, #1
 8010e1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	681b      	ldr	r3, [r3, #0]
 8010e24:	3308      	adds	r3, #8
 8010e26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8010e2a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8010e2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e30:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8010e32:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8010e36:	e841 2300 	strex	r3, r2, [r1]
 8010e3a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8010e3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010e3e:	2b00      	cmp	r3, #0
 8010e40:	d1e1      	bne.n	8010e06 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	681b      	ldr	r3, [r3, #0]
 8010e46:	3308      	adds	r3, #8
 8010e48:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010e4c:	e853 3f00 	ldrex	r3, [r3]
 8010e50:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8010e52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010e54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010e58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	3308      	adds	r3, #8
 8010e62:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8010e66:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8010e68:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e6a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8010e6c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010e6e:	e841 2300 	strex	r3, r2, [r1]
 8010e72:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8010e74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d1e3      	bne.n	8010e42 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	2220      	movs	r2, #32
 8010e7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	2200      	movs	r2, #0
 8010e86:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e90:	e853 3f00 	ldrex	r3, [r3]
 8010e94:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010e96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010e98:	f023 0310 	bic.w	r3, r3, #16
 8010e9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	461a      	mov	r2, r3
 8010ea6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010eaa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010eac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010eae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010eb0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010eb2:	e841 2300 	strex	r3, r2, [r1]
 8010eb6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010eb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d1e4      	bne.n	8010e88 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010ec4:	4618      	mov	r0, r3
 8010ec6:	f7fb fd56 	bl	800c976 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	2202      	movs	r2, #2
 8010ece:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010edc:	b29b      	uxth	r3, r3
 8010ede:	1ad3      	subs	r3, r2, r3
 8010ee0:	b29b      	uxth	r3, r3
 8010ee2:	4619      	mov	r1, r3
 8010ee4:	6878      	ldr	r0, [r7, #4]
 8010ee6:	f000 f925 	bl	8011134 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8010eea:	e0fc      	b.n	80110e6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010ef2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010ef6:	429a      	cmp	r2, r3
 8010ef8:	f040 80f5 	bne.w	80110e6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	681b      	ldr	r3, [r3, #0]
 8010f06:	f003 0320 	and.w	r3, r3, #32
 8010f0a:	2b20      	cmp	r3, #32
 8010f0c:	f040 80eb 	bne.w	80110e6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	2202      	movs	r2, #2
 8010f14:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010f1c:	4619      	mov	r1, r3
 8010f1e:	6878      	ldr	r0, [r7, #4]
 8010f20:	f000 f908 	bl	8011134 <HAL_UARTEx_RxEventCallback>
      return;
 8010f24:	e0df      	b.n	80110e6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010f32:	b29b      	uxth	r3, r3
 8010f34:	1ad3      	subs	r3, r2, r3
 8010f36:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010f40:	b29b      	uxth	r3, r3
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	f000 80d1 	beq.w	80110ea <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8010f48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	f000 80cc 	beq.w	80110ea <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	681b      	ldr	r3, [r3, #0]
 8010f56:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f5a:	e853 3f00 	ldrex	r3, [r3]
 8010f5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010f66:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	681b      	ldr	r3, [r3, #0]
 8010f6e:	461a      	mov	r2, r3
 8010f70:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8010f74:	647b      	str	r3, [r7, #68]	@ 0x44
 8010f76:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010f7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010f7c:	e841 2300 	strex	r3, r2, [r1]
 8010f80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010f82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d1e4      	bne.n	8010f52 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	681b      	ldr	r3, [r3, #0]
 8010f8c:	3308      	adds	r3, #8
 8010f8e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f92:	e853 3f00 	ldrex	r3, [r3]
 8010f96:	623b      	str	r3, [r7, #32]
   return(result);
 8010f98:	6a3b      	ldr	r3, [r7, #32]
 8010f9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010f9e:	f023 0301 	bic.w	r3, r3, #1
 8010fa2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	3308      	adds	r3, #8
 8010fac:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8010fb0:	633a      	str	r2, [r7, #48]	@ 0x30
 8010fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fb4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010fb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010fb8:	e841 2300 	strex	r3, r2, [r1]
 8010fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d1e1      	bne.n	8010f88 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	2220      	movs	r2, #32
 8010fc8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	2200      	movs	r2, #0
 8010fd0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	2200      	movs	r2, #0
 8010fd6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fde:	693b      	ldr	r3, [r7, #16]
 8010fe0:	e853 3f00 	ldrex	r3, [r3]
 8010fe4:	60fb      	str	r3, [r7, #12]
   return(result);
 8010fe6:	68fb      	ldr	r3, [r7, #12]
 8010fe8:	f023 0310 	bic.w	r3, r3, #16
 8010fec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	681b      	ldr	r3, [r3, #0]
 8010ff4:	461a      	mov	r2, r3
 8010ff6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8010ffa:	61fb      	str	r3, [r7, #28]
 8010ffc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ffe:	69b9      	ldr	r1, [r7, #24]
 8011000:	69fa      	ldr	r2, [r7, #28]
 8011002:	e841 2300 	strex	r3, r2, [r1]
 8011006:	617b      	str	r3, [r7, #20]
   return(result);
 8011008:	697b      	ldr	r3, [r7, #20]
 801100a:	2b00      	cmp	r3, #0
 801100c:	d1e4      	bne.n	8010fd8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	2202      	movs	r2, #2
 8011012:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8011014:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8011018:	4619      	mov	r1, r3
 801101a:	6878      	ldr	r0, [r7, #4]
 801101c:	f000 f88a 	bl	8011134 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8011020:	e063      	b.n	80110ea <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8011022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011026:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801102a:	2b00      	cmp	r3, #0
 801102c:	d00e      	beq.n	801104c <HAL_UART_IRQHandler+0x5d8>
 801102e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011032:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011036:	2b00      	cmp	r3, #0
 8011038:	d008      	beq.n	801104c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	681b      	ldr	r3, [r3, #0]
 801103e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8011042:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8011044:	6878      	ldr	r0, [r7, #4]
 8011046:	f001 f8b9 	bl	80121bc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801104a:	e051      	b.n	80110f0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801104c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011050:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011054:	2b00      	cmp	r3, #0
 8011056:	d014      	beq.n	8011082 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8011058:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801105c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011060:	2b00      	cmp	r3, #0
 8011062:	d105      	bne.n	8011070 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8011064:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011068:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801106c:	2b00      	cmp	r3, #0
 801106e:	d008      	beq.n	8011082 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8011070:	687b      	ldr	r3, [r7, #4]
 8011072:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011074:	2b00      	cmp	r3, #0
 8011076:	d03a      	beq.n	80110ee <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801107c:	6878      	ldr	r0, [r7, #4]
 801107e:	4798      	blx	r3
    }
    return;
 8011080:	e035      	b.n	80110ee <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8011082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011086:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801108a:	2b00      	cmp	r3, #0
 801108c:	d009      	beq.n	80110a2 <HAL_UART_IRQHandler+0x62e>
 801108e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011096:	2b00      	cmp	r3, #0
 8011098:	d003      	beq.n	80110a2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 801109a:	6878      	ldr	r0, [r7, #4]
 801109c:	f001 f863 	bl	8012166 <UART_EndTransmit_IT>
    return;
 80110a0:	e026      	b.n	80110f0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80110a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80110a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80110aa:	2b00      	cmp	r3, #0
 80110ac:	d009      	beq.n	80110c2 <HAL_UART_IRQHandler+0x64e>
 80110ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80110b2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d003      	beq.n	80110c2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80110ba:	6878      	ldr	r0, [r7, #4]
 80110bc:	f001 f892 	bl	80121e4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80110c0:	e016      	b.n	80110f0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80110c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80110c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d010      	beq.n	80110f0 <HAL_UART_IRQHandler+0x67c>
 80110ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	da0c      	bge.n	80110f0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80110d6:	6878      	ldr	r0, [r7, #4]
 80110d8:	f001 f87a 	bl	80121d0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80110dc:	e008      	b.n	80110f0 <HAL_UART_IRQHandler+0x67c>
      return;
 80110de:	bf00      	nop
 80110e0:	e006      	b.n	80110f0 <HAL_UART_IRQHandler+0x67c>
    return;
 80110e2:	bf00      	nop
 80110e4:	e004      	b.n	80110f0 <HAL_UART_IRQHandler+0x67c>
      return;
 80110e6:	bf00      	nop
 80110e8:	e002      	b.n	80110f0 <HAL_UART_IRQHandler+0x67c>
      return;
 80110ea:	bf00      	nop
 80110ec:	e000      	b.n	80110f0 <HAL_UART_IRQHandler+0x67c>
    return;
 80110ee:	bf00      	nop
  }
}
 80110f0:	37e8      	adds	r7, #232	@ 0xe8
 80110f2:	46bd      	mov	sp, r7
 80110f4:	bd80      	pop	{r7, pc}
 80110f6:	bf00      	nop

080110f8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80110f8:	b480      	push	{r7}
 80110fa:	b083      	sub	sp, #12
 80110fc:	af00      	add	r7, sp, #0
 80110fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8011100:	bf00      	nop
 8011102:	370c      	adds	r7, #12
 8011104:	46bd      	mov	sp, r7
 8011106:	f85d 7b04 	ldr.w	r7, [sp], #4
 801110a:	4770      	bx	lr

0801110c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 801110c:	b480      	push	{r7}
 801110e:	b083      	sub	sp, #12
 8011110:	af00      	add	r7, sp, #0
 8011112:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8011114:	bf00      	nop
 8011116:	370c      	adds	r7, #12
 8011118:	46bd      	mov	sp, r7
 801111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801111e:	4770      	bx	lr

08011120 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8011120:	b480      	push	{r7}
 8011122:	b083      	sub	sp, #12
 8011124:	af00      	add	r7, sp, #0
 8011126:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8011128:	bf00      	nop
 801112a:	370c      	adds	r7, #12
 801112c:	46bd      	mov	sp, r7
 801112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011132:	4770      	bx	lr

08011134 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8011134:	b480      	push	{r7}
 8011136:	b083      	sub	sp, #12
 8011138:	af00      	add	r7, sp, #0
 801113a:	6078      	str	r0, [r7, #4]
 801113c:	460b      	mov	r3, r1
 801113e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8011140:	bf00      	nop
 8011142:	370c      	adds	r7, #12
 8011144:	46bd      	mov	sp, r7
 8011146:	f85d 7b04 	ldr.w	r7, [sp], #4
 801114a:	4770      	bx	lr

0801114c <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 801114c:	b480      	push	{r7}
 801114e:	b08f      	sub	sp, #60	@ 0x3c
 8011150:	af00      	add	r7, sp, #0
 8011152:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801115a:	2b01      	cmp	r3, #1
 801115c:	d101      	bne.n	8011162 <HAL_HalfDuplex_EnableTransmitter+0x16>
 801115e:	2302      	movs	r3, #2
 8011160:	e042      	b.n	80111e8 <HAL_HalfDuplex_EnableTransmitter+0x9c>
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	2201      	movs	r2, #1
 8011166:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	2224      	movs	r2, #36	@ 0x24
 801116e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	681b      	ldr	r3, [r3, #0]
 8011176:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011178:	6a3b      	ldr	r3, [r7, #32]
 801117a:	e853 3f00 	ldrex	r3, [r3]
 801117e:	61fb      	str	r3, [r7, #28]
   return(result);
 8011180:	69fb      	ldr	r3, [r7, #28]
 8011182:	f023 030c 	bic.w	r3, r3, #12
 8011186:	637b      	str	r3, [r7, #52]	@ 0x34
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	461a      	mov	r2, r3
 801118e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011190:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011192:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011194:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011196:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011198:	e841 2300 	strex	r3, r2, [r1]
 801119c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801119e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	d1e6      	bne.n	8011172 <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	681b      	ldr	r3, [r3, #0]
 80111a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111aa:	68fb      	ldr	r3, [r7, #12]
 80111ac:	e853 3f00 	ldrex	r3, [r3]
 80111b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80111b2:	68bb      	ldr	r3, [r7, #8]
 80111b4:	f043 0308 	orr.w	r3, r3, #8
 80111b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	461a      	mov	r2, r3
 80111c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111c2:	61bb      	str	r3, [r7, #24]
 80111c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111c6:	6979      	ldr	r1, [r7, #20]
 80111c8:	69ba      	ldr	r2, [r7, #24]
 80111ca:	e841 2300 	strex	r3, r2, [r1]
 80111ce:	613b      	str	r3, [r7, #16]
   return(result);
 80111d0:	693b      	ldr	r3, [r7, #16]
 80111d2:	2b00      	cmp	r3, #0
 80111d4:	d1e6      	bne.n	80111a4 <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
 80111d6:	687b      	ldr	r3, [r7, #4]
 80111d8:	2220      	movs	r2, #32
 80111da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	2200      	movs	r2, #0
 80111e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80111e6:	2300      	movs	r3, #0
}
 80111e8:	4618      	mov	r0, r3
 80111ea:	373c      	adds	r7, #60	@ 0x3c
 80111ec:	46bd      	mov	sp, r7
 80111ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111f2:	4770      	bx	lr

080111f4 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 80111f4:	b480      	push	{r7}
 80111f6:	b08f      	sub	sp, #60	@ 0x3c
 80111f8:	af00      	add	r7, sp, #0
 80111fa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011202:	2b01      	cmp	r3, #1
 8011204:	d101      	bne.n	801120a <HAL_HalfDuplex_EnableReceiver+0x16>
 8011206:	2302      	movs	r3, #2
 8011208:	e042      	b.n	8011290 <HAL_HalfDuplex_EnableReceiver+0x9c>
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	2201      	movs	r2, #1
 801120e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	2224      	movs	r2, #36	@ 0x24
 8011216:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	681b      	ldr	r3, [r3, #0]
 801121e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011220:	6a3b      	ldr	r3, [r7, #32]
 8011222:	e853 3f00 	ldrex	r3, [r3]
 8011226:	61fb      	str	r3, [r7, #28]
   return(result);
 8011228:	69fb      	ldr	r3, [r7, #28]
 801122a:	f023 030c 	bic.w	r3, r3, #12
 801122e:	637b      	str	r3, [r7, #52]	@ 0x34
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	461a      	mov	r2, r3
 8011236:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011238:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801123a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801123c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801123e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011240:	e841 2300 	strex	r3, r2, [r1]
 8011244:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011248:	2b00      	cmp	r3, #0
 801124a:	d1e6      	bne.n	801121a <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	681b      	ldr	r3, [r3, #0]
 8011250:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011252:	68fb      	ldr	r3, [r7, #12]
 8011254:	e853 3f00 	ldrex	r3, [r3]
 8011258:	60bb      	str	r3, [r7, #8]
   return(result);
 801125a:	68bb      	ldr	r3, [r7, #8]
 801125c:	f043 0304 	orr.w	r3, r3, #4
 8011260:	633b      	str	r3, [r7, #48]	@ 0x30
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	681b      	ldr	r3, [r3, #0]
 8011266:	461a      	mov	r2, r3
 8011268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801126a:	61bb      	str	r3, [r7, #24]
 801126c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801126e:	6979      	ldr	r1, [r7, #20]
 8011270:	69ba      	ldr	r2, [r7, #24]
 8011272:	e841 2300 	strex	r3, r2, [r1]
 8011276:	613b      	str	r3, [r7, #16]
   return(result);
 8011278:	693b      	ldr	r3, [r7, #16]
 801127a:	2b00      	cmp	r3, #0
 801127c:	d1e6      	bne.n	801124c <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	2220      	movs	r2, #32
 8011282:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	2200      	movs	r2, #0
 801128a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801128e:	2300      	movs	r3, #0
}
 8011290:	4618      	mov	r0, r3
 8011292:	373c      	adds	r7, #60	@ 0x3c
 8011294:	46bd      	mov	sp, r7
 8011296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801129a:	4770      	bx	lr

0801129c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 801129c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80112a0:	b08c      	sub	sp, #48	@ 0x30
 80112a2:	af00      	add	r7, sp, #0
 80112a4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80112a6:	2300      	movs	r3, #0
 80112a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80112ac:	697b      	ldr	r3, [r7, #20]
 80112ae:	689a      	ldr	r2, [r3, #8]
 80112b0:	697b      	ldr	r3, [r7, #20]
 80112b2:	691b      	ldr	r3, [r3, #16]
 80112b4:	431a      	orrs	r2, r3
 80112b6:	697b      	ldr	r3, [r7, #20]
 80112b8:	695b      	ldr	r3, [r3, #20]
 80112ba:	431a      	orrs	r2, r3
 80112bc:	697b      	ldr	r3, [r7, #20]
 80112be:	69db      	ldr	r3, [r3, #28]
 80112c0:	4313      	orrs	r3, r2
 80112c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80112c4:	697b      	ldr	r3, [r7, #20]
 80112c6:	681b      	ldr	r3, [r3, #0]
 80112c8:	681a      	ldr	r2, [r3, #0]
 80112ca:	4baa      	ldr	r3, [pc, #680]	@ (8011574 <UART_SetConfig+0x2d8>)
 80112cc:	4013      	ands	r3, r2
 80112ce:	697a      	ldr	r2, [r7, #20]
 80112d0:	6812      	ldr	r2, [r2, #0]
 80112d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80112d4:	430b      	orrs	r3, r1
 80112d6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80112d8:	697b      	ldr	r3, [r7, #20]
 80112da:	681b      	ldr	r3, [r3, #0]
 80112dc:	685b      	ldr	r3, [r3, #4]
 80112de:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80112e2:	697b      	ldr	r3, [r7, #20]
 80112e4:	68da      	ldr	r2, [r3, #12]
 80112e6:	697b      	ldr	r3, [r7, #20]
 80112e8:	681b      	ldr	r3, [r3, #0]
 80112ea:	430a      	orrs	r2, r1
 80112ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80112ee:	697b      	ldr	r3, [r7, #20]
 80112f0:	699b      	ldr	r3, [r3, #24]
 80112f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80112f4:	697b      	ldr	r3, [r7, #20]
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	4a9f      	ldr	r2, [pc, #636]	@ (8011578 <UART_SetConfig+0x2dc>)
 80112fa:	4293      	cmp	r3, r2
 80112fc:	d004      	beq.n	8011308 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80112fe:	697b      	ldr	r3, [r7, #20]
 8011300:	6a1b      	ldr	r3, [r3, #32]
 8011302:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011304:	4313      	orrs	r3, r2
 8011306:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011308:	697b      	ldr	r3, [r7, #20]
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	689b      	ldr	r3, [r3, #8]
 801130e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8011312:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8011316:	697a      	ldr	r2, [r7, #20]
 8011318:	6812      	ldr	r2, [r2, #0]
 801131a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801131c:	430b      	orrs	r3, r1
 801131e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011320:	697b      	ldr	r3, [r7, #20]
 8011322:	681b      	ldr	r3, [r3, #0]
 8011324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011326:	f023 010f 	bic.w	r1, r3, #15
 801132a:	697b      	ldr	r3, [r7, #20]
 801132c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801132e:	697b      	ldr	r3, [r7, #20]
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	430a      	orrs	r2, r1
 8011334:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011336:	697b      	ldr	r3, [r7, #20]
 8011338:	681b      	ldr	r3, [r3, #0]
 801133a:	4a90      	ldr	r2, [pc, #576]	@ (801157c <UART_SetConfig+0x2e0>)
 801133c:	4293      	cmp	r3, r2
 801133e:	d125      	bne.n	801138c <UART_SetConfig+0xf0>
 8011340:	4b8f      	ldr	r3, [pc, #572]	@ (8011580 <UART_SetConfig+0x2e4>)
 8011342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011346:	f003 0303 	and.w	r3, r3, #3
 801134a:	2b03      	cmp	r3, #3
 801134c:	d81a      	bhi.n	8011384 <UART_SetConfig+0xe8>
 801134e:	a201      	add	r2, pc, #4	@ (adr r2, 8011354 <UART_SetConfig+0xb8>)
 8011350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011354:	08011365 	.word	0x08011365
 8011358:	08011375 	.word	0x08011375
 801135c:	0801136d 	.word	0x0801136d
 8011360:	0801137d 	.word	0x0801137d
 8011364:	2301      	movs	r3, #1
 8011366:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801136a:	e116      	b.n	801159a <UART_SetConfig+0x2fe>
 801136c:	2302      	movs	r3, #2
 801136e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011372:	e112      	b.n	801159a <UART_SetConfig+0x2fe>
 8011374:	2304      	movs	r3, #4
 8011376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801137a:	e10e      	b.n	801159a <UART_SetConfig+0x2fe>
 801137c:	2308      	movs	r3, #8
 801137e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011382:	e10a      	b.n	801159a <UART_SetConfig+0x2fe>
 8011384:	2310      	movs	r3, #16
 8011386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801138a:	e106      	b.n	801159a <UART_SetConfig+0x2fe>
 801138c:	697b      	ldr	r3, [r7, #20]
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	4a7c      	ldr	r2, [pc, #496]	@ (8011584 <UART_SetConfig+0x2e8>)
 8011392:	4293      	cmp	r3, r2
 8011394:	d138      	bne.n	8011408 <UART_SetConfig+0x16c>
 8011396:	4b7a      	ldr	r3, [pc, #488]	@ (8011580 <UART_SetConfig+0x2e4>)
 8011398:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801139c:	f003 030c 	and.w	r3, r3, #12
 80113a0:	2b0c      	cmp	r3, #12
 80113a2:	d82d      	bhi.n	8011400 <UART_SetConfig+0x164>
 80113a4:	a201      	add	r2, pc, #4	@ (adr r2, 80113ac <UART_SetConfig+0x110>)
 80113a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80113aa:	bf00      	nop
 80113ac:	080113e1 	.word	0x080113e1
 80113b0:	08011401 	.word	0x08011401
 80113b4:	08011401 	.word	0x08011401
 80113b8:	08011401 	.word	0x08011401
 80113bc:	080113f1 	.word	0x080113f1
 80113c0:	08011401 	.word	0x08011401
 80113c4:	08011401 	.word	0x08011401
 80113c8:	08011401 	.word	0x08011401
 80113cc:	080113e9 	.word	0x080113e9
 80113d0:	08011401 	.word	0x08011401
 80113d4:	08011401 	.word	0x08011401
 80113d8:	08011401 	.word	0x08011401
 80113dc:	080113f9 	.word	0x080113f9
 80113e0:	2300      	movs	r3, #0
 80113e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80113e6:	e0d8      	b.n	801159a <UART_SetConfig+0x2fe>
 80113e8:	2302      	movs	r3, #2
 80113ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80113ee:	e0d4      	b.n	801159a <UART_SetConfig+0x2fe>
 80113f0:	2304      	movs	r3, #4
 80113f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80113f6:	e0d0      	b.n	801159a <UART_SetConfig+0x2fe>
 80113f8:	2308      	movs	r3, #8
 80113fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80113fe:	e0cc      	b.n	801159a <UART_SetConfig+0x2fe>
 8011400:	2310      	movs	r3, #16
 8011402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011406:	e0c8      	b.n	801159a <UART_SetConfig+0x2fe>
 8011408:	697b      	ldr	r3, [r7, #20]
 801140a:	681b      	ldr	r3, [r3, #0]
 801140c:	4a5e      	ldr	r2, [pc, #376]	@ (8011588 <UART_SetConfig+0x2ec>)
 801140e:	4293      	cmp	r3, r2
 8011410:	d125      	bne.n	801145e <UART_SetConfig+0x1c2>
 8011412:	4b5b      	ldr	r3, [pc, #364]	@ (8011580 <UART_SetConfig+0x2e4>)
 8011414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011418:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 801141c:	2b30      	cmp	r3, #48	@ 0x30
 801141e:	d016      	beq.n	801144e <UART_SetConfig+0x1b2>
 8011420:	2b30      	cmp	r3, #48	@ 0x30
 8011422:	d818      	bhi.n	8011456 <UART_SetConfig+0x1ba>
 8011424:	2b20      	cmp	r3, #32
 8011426:	d00a      	beq.n	801143e <UART_SetConfig+0x1a2>
 8011428:	2b20      	cmp	r3, #32
 801142a:	d814      	bhi.n	8011456 <UART_SetConfig+0x1ba>
 801142c:	2b00      	cmp	r3, #0
 801142e:	d002      	beq.n	8011436 <UART_SetConfig+0x19a>
 8011430:	2b10      	cmp	r3, #16
 8011432:	d008      	beq.n	8011446 <UART_SetConfig+0x1aa>
 8011434:	e00f      	b.n	8011456 <UART_SetConfig+0x1ba>
 8011436:	2300      	movs	r3, #0
 8011438:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801143c:	e0ad      	b.n	801159a <UART_SetConfig+0x2fe>
 801143e:	2302      	movs	r3, #2
 8011440:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011444:	e0a9      	b.n	801159a <UART_SetConfig+0x2fe>
 8011446:	2304      	movs	r3, #4
 8011448:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801144c:	e0a5      	b.n	801159a <UART_SetConfig+0x2fe>
 801144e:	2308      	movs	r3, #8
 8011450:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011454:	e0a1      	b.n	801159a <UART_SetConfig+0x2fe>
 8011456:	2310      	movs	r3, #16
 8011458:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801145c:	e09d      	b.n	801159a <UART_SetConfig+0x2fe>
 801145e:	697b      	ldr	r3, [r7, #20]
 8011460:	681b      	ldr	r3, [r3, #0]
 8011462:	4a4a      	ldr	r2, [pc, #296]	@ (801158c <UART_SetConfig+0x2f0>)
 8011464:	4293      	cmp	r3, r2
 8011466:	d125      	bne.n	80114b4 <UART_SetConfig+0x218>
 8011468:	4b45      	ldr	r3, [pc, #276]	@ (8011580 <UART_SetConfig+0x2e4>)
 801146a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801146e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8011472:	2bc0      	cmp	r3, #192	@ 0xc0
 8011474:	d016      	beq.n	80114a4 <UART_SetConfig+0x208>
 8011476:	2bc0      	cmp	r3, #192	@ 0xc0
 8011478:	d818      	bhi.n	80114ac <UART_SetConfig+0x210>
 801147a:	2b80      	cmp	r3, #128	@ 0x80
 801147c:	d00a      	beq.n	8011494 <UART_SetConfig+0x1f8>
 801147e:	2b80      	cmp	r3, #128	@ 0x80
 8011480:	d814      	bhi.n	80114ac <UART_SetConfig+0x210>
 8011482:	2b00      	cmp	r3, #0
 8011484:	d002      	beq.n	801148c <UART_SetConfig+0x1f0>
 8011486:	2b40      	cmp	r3, #64	@ 0x40
 8011488:	d008      	beq.n	801149c <UART_SetConfig+0x200>
 801148a:	e00f      	b.n	80114ac <UART_SetConfig+0x210>
 801148c:	2300      	movs	r3, #0
 801148e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011492:	e082      	b.n	801159a <UART_SetConfig+0x2fe>
 8011494:	2302      	movs	r3, #2
 8011496:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801149a:	e07e      	b.n	801159a <UART_SetConfig+0x2fe>
 801149c:	2304      	movs	r3, #4
 801149e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80114a2:	e07a      	b.n	801159a <UART_SetConfig+0x2fe>
 80114a4:	2308      	movs	r3, #8
 80114a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80114aa:	e076      	b.n	801159a <UART_SetConfig+0x2fe>
 80114ac:	2310      	movs	r3, #16
 80114ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80114b2:	e072      	b.n	801159a <UART_SetConfig+0x2fe>
 80114b4:	697b      	ldr	r3, [r7, #20]
 80114b6:	681b      	ldr	r3, [r3, #0]
 80114b8:	4a35      	ldr	r2, [pc, #212]	@ (8011590 <UART_SetConfig+0x2f4>)
 80114ba:	4293      	cmp	r3, r2
 80114bc:	d12a      	bne.n	8011514 <UART_SetConfig+0x278>
 80114be:	4b30      	ldr	r3, [pc, #192]	@ (8011580 <UART_SetConfig+0x2e4>)
 80114c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80114c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80114c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80114cc:	d01a      	beq.n	8011504 <UART_SetConfig+0x268>
 80114ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80114d2:	d81b      	bhi.n	801150c <UART_SetConfig+0x270>
 80114d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80114d8:	d00c      	beq.n	80114f4 <UART_SetConfig+0x258>
 80114da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80114de:	d815      	bhi.n	801150c <UART_SetConfig+0x270>
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d003      	beq.n	80114ec <UART_SetConfig+0x250>
 80114e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80114e8:	d008      	beq.n	80114fc <UART_SetConfig+0x260>
 80114ea:	e00f      	b.n	801150c <UART_SetConfig+0x270>
 80114ec:	2300      	movs	r3, #0
 80114ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80114f2:	e052      	b.n	801159a <UART_SetConfig+0x2fe>
 80114f4:	2302      	movs	r3, #2
 80114f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80114fa:	e04e      	b.n	801159a <UART_SetConfig+0x2fe>
 80114fc:	2304      	movs	r3, #4
 80114fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011502:	e04a      	b.n	801159a <UART_SetConfig+0x2fe>
 8011504:	2308      	movs	r3, #8
 8011506:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801150a:	e046      	b.n	801159a <UART_SetConfig+0x2fe>
 801150c:	2310      	movs	r3, #16
 801150e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011512:	e042      	b.n	801159a <UART_SetConfig+0x2fe>
 8011514:	697b      	ldr	r3, [r7, #20]
 8011516:	681b      	ldr	r3, [r3, #0]
 8011518:	4a17      	ldr	r2, [pc, #92]	@ (8011578 <UART_SetConfig+0x2dc>)
 801151a:	4293      	cmp	r3, r2
 801151c:	d13a      	bne.n	8011594 <UART_SetConfig+0x2f8>
 801151e:	4b18      	ldr	r3, [pc, #96]	@ (8011580 <UART_SetConfig+0x2e4>)
 8011520:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011524:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8011528:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801152c:	d01a      	beq.n	8011564 <UART_SetConfig+0x2c8>
 801152e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8011532:	d81b      	bhi.n	801156c <UART_SetConfig+0x2d0>
 8011534:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011538:	d00c      	beq.n	8011554 <UART_SetConfig+0x2b8>
 801153a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801153e:	d815      	bhi.n	801156c <UART_SetConfig+0x2d0>
 8011540:	2b00      	cmp	r3, #0
 8011542:	d003      	beq.n	801154c <UART_SetConfig+0x2b0>
 8011544:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011548:	d008      	beq.n	801155c <UART_SetConfig+0x2c0>
 801154a:	e00f      	b.n	801156c <UART_SetConfig+0x2d0>
 801154c:	2300      	movs	r3, #0
 801154e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011552:	e022      	b.n	801159a <UART_SetConfig+0x2fe>
 8011554:	2302      	movs	r3, #2
 8011556:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801155a:	e01e      	b.n	801159a <UART_SetConfig+0x2fe>
 801155c:	2304      	movs	r3, #4
 801155e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011562:	e01a      	b.n	801159a <UART_SetConfig+0x2fe>
 8011564:	2308      	movs	r3, #8
 8011566:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801156a:	e016      	b.n	801159a <UART_SetConfig+0x2fe>
 801156c:	2310      	movs	r3, #16
 801156e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011572:	e012      	b.n	801159a <UART_SetConfig+0x2fe>
 8011574:	cfff69f3 	.word	0xcfff69f3
 8011578:	40008000 	.word	0x40008000
 801157c:	40013800 	.word	0x40013800
 8011580:	40021000 	.word	0x40021000
 8011584:	40004400 	.word	0x40004400
 8011588:	40004800 	.word	0x40004800
 801158c:	40004c00 	.word	0x40004c00
 8011590:	40005000 	.word	0x40005000
 8011594:	2310      	movs	r3, #16
 8011596:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801159a:	697b      	ldr	r3, [r7, #20]
 801159c:	681b      	ldr	r3, [r3, #0]
 801159e:	4aae      	ldr	r2, [pc, #696]	@ (8011858 <UART_SetConfig+0x5bc>)
 80115a0:	4293      	cmp	r3, r2
 80115a2:	f040 8097 	bne.w	80116d4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80115a6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80115aa:	2b08      	cmp	r3, #8
 80115ac:	d823      	bhi.n	80115f6 <UART_SetConfig+0x35a>
 80115ae:	a201      	add	r2, pc, #4	@ (adr r2, 80115b4 <UART_SetConfig+0x318>)
 80115b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80115b4:	080115d9 	.word	0x080115d9
 80115b8:	080115f7 	.word	0x080115f7
 80115bc:	080115e1 	.word	0x080115e1
 80115c0:	080115f7 	.word	0x080115f7
 80115c4:	080115e7 	.word	0x080115e7
 80115c8:	080115f7 	.word	0x080115f7
 80115cc:	080115f7 	.word	0x080115f7
 80115d0:	080115f7 	.word	0x080115f7
 80115d4:	080115ef 	.word	0x080115ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80115d8:	f7fc fb22 	bl	800dc20 <HAL_RCC_GetPCLK1Freq>
 80115dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80115de:	e010      	b.n	8011602 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80115e0:	4b9e      	ldr	r3, [pc, #632]	@ (801185c <UART_SetConfig+0x5c0>)
 80115e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80115e4:	e00d      	b.n	8011602 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80115e6:	f7fc faad 	bl	800db44 <HAL_RCC_GetSysClockFreq>
 80115ea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80115ec:	e009      	b.n	8011602 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80115ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80115f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80115f4:	e005      	b.n	8011602 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80115f6:	2300      	movs	r3, #0
 80115f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80115fa:	2301      	movs	r3, #1
 80115fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8011600:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8011602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011604:	2b00      	cmp	r3, #0
 8011606:	f000 8130 	beq.w	801186a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801160a:	697b      	ldr	r3, [r7, #20]
 801160c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801160e:	4a94      	ldr	r2, [pc, #592]	@ (8011860 <UART_SetConfig+0x5c4>)
 8011610:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011614:	461a      	mov	r2, r3
 8011616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011618:	fbb3 f3f2 	udiv	r3, r3, r2
 801161c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801161e:	697b      	ldr	r3, [r7, #20]
 8011620:	685a      	ldr	r2, [r3, #4]
 8011622:	4613      	mov	r3, r2
 8011624:	005b      	lsls	r3, r3, #1
 8011626:	4413      	add	r3, r2
 8011628:	69ba      	ldr	r2, [r7, #24]
 801162a:	429a      	cmp	r2, r3
 801162c:	d305      	bcc.n	801163a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 801162e:	697b      	ldr	r3, [r7, #20]
 8011630:	685b      	ldr	r3, [r3, #4]
 8011632:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011634:	69ba      	ldr	r2, [r7, #24]
 8011636:	429a      	cmp	r2, r3
 8011638:	d903      	bls.n	8011642 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 801163a:	2301      	movs	r3, #1
 801163c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8011640:	e113      	b.n	801186a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011644:	2200      	movs	r2, #0
 8011646:	60bb      	str	r3, [r7, #8]
 8011648:	60fa      	str	r2, [r7, #12]
 801164a:	697b      	ldr	r3, [r7, #20]
 801164c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801164e:	4a84      	ldr	r2, [pc, #528]	@ (8011860 <UART_SetConfig+0x5c4>)
 8011650:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011654:	b29b      	uxth	r3, r3
 8011656:	2200      	movs	r2, #0
 8011658:	603b      	str	r3, [r7, #0]
 801165a:	607a      	str	r2, [r7, #4]
 801165c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011660:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8011664:	f7ef fac8 	bl	8000bf8 <__aeabi_uldivmod>
 8011668:	4602      	mov	r2, r0
 801166a:	460b      	mov	r3, r1
 801166c:	4610      	mov	r0, r2
 801166e:	4619      	mov	r1, r3
 8011670:	f04f 0200 	mov.w	r2, #0
 8011674:	f04f 0300 	mov.w	r3, #0
 8011678:	020b      	lsls	r3, r1, #8
 801167a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 801167e:	0202      	lsls	r2, r0, #8
 8011680:	6979      	ldr	r1, [r7, #20]
 8011682:	6849      	ldr	r1, [r1, #4]
 8011684:	0849      	lsrs	r1, r1, #1
 8011686:	2000      	movs	r0, #0
 8011688:	460c      	mov	r4, r1
 801168a:	4605      	mov	r5, r0
 801168c:	eb12 0804 	adds.w	r8, r2, r4
 8011690:	eb43 0905 	adc.w	r9, r3, r5
 8011694:	697b      	ldr	r3, [r7, #20]
 8011696:	685b      	ldr	r3, [r3, #4]
 8011698:	2200      	movs	r2, #0
 801169a:	469a      	mov	sl, r3
 801169c:	4693      	mov	fp, r2
 801169e:	4652      	mov	r2, sl
 80116a0:	465b      	mov	r3, fp
 80116a2:	4640      	mov	r0, r8
 80116a4:	4649      	mov	r1, r9
 80116a6:	f7ef faa7 	bl	8000bf8 <__aeabi_uldivmod>
 80116aa:	4602      	mov	r2, r0
 80116ac:	460b      	mov	r3, r1
 80116ae:	4613      	mov	r3, r2
 80116b0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80116b2:	6a3b      	ldr	r3, [r7, #32]
 80116b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80116b8:	d308      	bcc.n	80116cc <UART_SetConfig+0x430>
 80116ba:	6a3b      	ldr	r3, [r7, #32]
 80116bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80116c0:	d204      	bcs.n	80116cc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80116c2:	697b      	ldr	r3, [r7, #20]
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	6a3a      	ldr	r2, [r7, #32]
 80116c8:	60da      	str	r2, [r3, #12]
 80116ca:	e0ce      	b.n	801186a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80116cc:	2301      	movs	r3, #1
 80116ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80116d2:	e0ca      	b.n	801186a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80116d4:	697b      	ldr	r3, [r7, #20]
 80116d6:	69db      	ldr	r3, [r3, #28]
 80116d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80116dc:	d166      	bne.n	80117ac <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80116de:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80116e2:	2b08      	cmp	r3, #8
 80116e4:	d827      	bhi.n	8011736 <UART_SetConfig+0x49a>
 80116e6:	a201      	add	r2, pc, #4	@ (adr r2, 80116ec <UART_SetConfig+0x450>)
 80116e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80116ec:	08011711 	.word	0x08011711
 80116f0:	08011719 	.word	0x08011719
 80116f4:	08011721 	.word	0x08011721
 80116f8:	08011737 	.word	0x08011737
 80116fc:	08011727 	.word	0x08011727
 8011700:	08011737 	.word	0x08011737
 8011704:	08011737 	.word	0x08011737
 8011708:	08011737 	.word	0x08011737
 801170c:	0801172f 	.word	0x0801172f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011710:	f7fc fa86 	bl	800dc20 <HAL_RCC_GetPCLK1Freq>
 8011714:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8011716:	e014      	b.n	8011742 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011718:	f7fc fa98 	bl	800dc4c <HAL_RCC_GetPCLK2Freq>
 801171c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801171e:	e010      	b.n	8011742 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8011720:	4b4e      	ldr	r3, [pc, #312]	@ (801185c <UART_SetConfig+0x5c0>)
 8011722:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8011724:	e00d      	b.n	8011742 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8011726:	f7fc fa0d 	bl	800db44 <HAL_RCC_GetSysClockFreq>
 801172a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801172c:	e009      	b.n	8011742 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801172e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011732:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8011734:	e005      	b.n	8011742 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8011736:	2300      	movs	r3, #0
 8011738:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801173a:	2301      	movs	r3, #1
 801173c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8011740:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8011742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011744:	2b00      	cmp	r3, #0
 8011746:	f000 8090 	beq.w	801186a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801174a:	697b      	ldr	r3, [r7, #20]
 801174c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801174e:	4a44      	ldr	r2, [pc, #272]	@ (8011860 <UART_SetConfig+0x5c4>)
 8011750:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011754:	461a      	mov	r2, r3
 8011756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011758:	fbb3 f3f2 	udiv	r3, r3, r2
 801175c:	005a      	lsls	r2, r3, #1
 801175e:	697b      	ldr	r3, [r7, #20]
 8011760:	685b      	ldr	r3, [r3, #4]
 8011762:	085b      	lsrs	r3, r3, #1
 8011764:	441a      	add	r2, r3
 8011766:	697b      	ldr	r3, [r7, #20]
 8011768:	685b      	ldr	r3, [r3, #4]
 801176a:	fbb2 f3f3 	udiv	r3, r2, r3
 801176e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011770:	6a3b      	ldr	r3, [r7, #32]
 8011772:	2b0f      	cmp	r3, #15
 8011774:	d916      	bls.n	80117a4 <UART_SetConfig+0x508>
 8011776:	6a3b      	ldr	r3, [r7, #32]
 8011778:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801177c:	d212      	bcs.n	80117a4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801177e:	6a3b      	ldr	r3, [r7, #32]
 8011780:	b29b      	uxth	r3, r3
 8011782:	f023 030f 	bic.w	r3, r3, #15
 8011786:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011788:	6a3b      	ldr	r3, [r7, #32]
 801178a:	085b      	lsrs	r3, r3, #1
 801178c:	b29b      	uxth	r3, r3
 801178e:	f003 0307 	and.w	r3, r3, #7
 8011792:	b29a      	uxth	r2, r3
 8011794:	8bfb      	ldrh	r3, [r7, #30]
 8011796:	4313      	orrs	r3, r2
 8011798:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 801179a:	697b      	ldr	r3, [r7, #20]
 801179c:	681b      	ldr	r3, [r3, #0]
 801179e:	8bfa      	ldrh	r2, [r7, #30]
 80117a0:	60da      	str	r2, [r3, #12]
 80117a2:	e062      	b.n	801186a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80117a4:	2301      	movs	r3, #1
 80117a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80117aa:	e05e      	b.n	801186a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80117ac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80117b0:	2b08      	cmp	r3, #8
 80117b2:	d828      	bhi.n	8011806 <UART_SetConfig+0x56a>
 80117b4:	a201      	add	r2, pc, #4	@ (adr r2, 80117bc <UART_SetConfig+0x520>)
 80117b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80117ba:	bf00      	nop
 80117bc:	080117e1 	.word	0x080117e1
 80117c0:	080117e9 	.word	0x080117e9
 80117c4:	080117f1 	.word	0x080117f1
 80117c8:	08011807 	.word	0x08011807
 80117cc:	080117f7 	.word	0x080117f7
 80117d0:	08011807 	.word	0x08011807
 80117d4:	08011807 	.word	0x08011807
 80117d8:	08011807 	.word	0x08011807
 80117dc:	080117ff 	.word	0x080117ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80117e0:	f7fc fa1e 	bl	800dc20 <HAL_RCC_GetPCLK1Freq>
 80117e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80117e6:	e014      	b.n	8011812 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80117e8:	f7fc fa30 	bl	800dc4c <HAL_RCC_GetPCLK2Freq>
 80117ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80117ee:	e010      	b.n	8011812 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80117f0:	4b1a      	ldr	r3, [pc, #104]	@ (801185c <UART_SetConfig+0x5c0>)
 80117f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80117f4:	e00d      	b.n	8011812 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80117f6:	f7fc f9a5 	bl	800db44 <HAL_RCC_GetSysClockFreq>
 80117fa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80117fc:	e009      	b.n	8011812 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80117fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011802:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8011804:	e005      	b.n	8011812 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8011806:	2300      	movs	r3, #0
 8011808:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801180a:	2301      	movs	r3, #1
 801180c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8011810:	bf00      	nop
    }

    if (pclk != 0U)
 8011812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011814:	2b00      	cmp	r3, #0
 8011816:	d028      	beq.n	801186a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011818:	697b      	ldr	r3, [r7, #20]
 801181a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801181c:	4a10      	ldr	r2, [pc, #64]	@ (8011860 <UART_SetConfig+0x5c4>)
 801181e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011822:	461a      	mov	r2, r3
 8011824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011826:	fbb3 f2f2 	udiv	r2, r3, r2
 801182a:	697b      	ldr	r3, [r7, #20]
 801182c:	685b      	ldr	r3, [r3, #4]
 801182e:	085b      	lsrs	r3, r3, #1
 8011830:	441a      	add	r2, r3
 8011832:	697b      	ldr	r3, [r7, #20]
 8011834:	685b      	ldr	r3, [r3, #4]
 8011836:	fbb2 f3f3 	udiv	r3, r2, r3
 801183a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801183c:	6a3b      	ldr	r3, [r7, #32]
 801183e:	2b0f      	cmp	r3, #15
 8011840:	d910      	bls.n	8011864 <UART_SetConfig+0x5c8>
 8011842:	6a3b      	ldr	r3, [r7, #32]
 8011844:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011848:	d20c      	bcs.n	8011864 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801184a:	6a3b      	ldr	r3, [r7, #32]
 801184c:	b29a      	uxth	r2, r3
 801184e:	697b      	ldr	r3, [r7, #20]
 8011850:	681b      	ldr	r3, [r3, #0]
 8011852:	60da      	str	r2, [r3, #12]
 8011854:	e009      	b.n	801186a <UART_SetConfig+0x5ce>
 8011856:	bf00      	nop
 8011858:	40008000 	.word	0x40008000
 801185c:	00f42400 	.word	0x00f42400
 8011860:	080184d8 	.word	0x080184d8
      }
      else
      {
        ret = HAL_ERROR;
 8011864:	2301      	movs	r3, #1
 8011866:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801186a:	697b      	ldr	r3, [r7, #20]
 801186c:	2201      	movs	r2, #1
 801186e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8011872:	697b      	ldr	r3, [r7, #20]
 8011874:	2201      	movs	r2, #1
 8011876:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801187a:	697b      	ldr	r3, [r7, #20]
 801187c:	2200      	movs	r2, #0
 801187e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8011880:	697b      	ldr	r3, [r7, #20]
 8011882:	2200      	movs	r2, #0
 8011884:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8011886:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 801188a:	4618      	mov	r0, r3
 801188c:	3730      	adds	r7, #48	@ 0x30
 801188e:	46bd      	mov	sp, r7
 8011890:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08011894 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011894:	b480      	push	{r7}
 8011896:	b083      	sub	sp, #12
 8011898:	af00      	add	r7, sp, #0
 801189a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80118a0:	f003 0308 	and.w	r3, r3, #8
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d00a      	beq.n	80118be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	681b      	ldr	r3, [r3, #0]
 80118ac:	685b      	ldr	r3, [r3, #4]
 80118ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	681b      	ldr	r3, [r3, #0]
 80118ba:	430a      	orrs	r2, r1
 80118bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80118c2:	f003 0301 	and.w	r3, r3, #1
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d00a      	beq.n	80118e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	681b      	ldr	r3, [r3, #0]
 80118ce:	685b      	ldr	r3, [r3, #4]
 80118d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	681b      	ldr	r3, [r3, #0]
 80118dc:	430a      	orrs	r2, r1
 80118de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80118e4:	f003 0302 	and.w	r3, r3, #2
 80118e8:	2b00      	cmp	r3, #0
 80118ea:	d00a      	beq.n	8011902 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	681b      	ldr	r3, [r3, #0]
 80118f0:	685b      	ldr	r3, [r3, #4]
 80118f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	430a      	orrs	r2, r1
 8011900:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011902:	687b      	ldr	r3, [r7, #4]
 8011904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011906:	f003 0304 	and.w	r3, r3, #4
 801190a:	2b00      	cmp	r3, #0
 801190c:	d00a      	beq.n	8011924 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801190e:	687b      	ldr	r3, [r7, #4]
 8011910:	681b      	ldr	r3, [r3, #0]
 8011912:	685b      	ldr	r3, [r3, #4]
 8011914:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8011918:	687b      	ldr	r3, [r7, #4]
 801191a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	681b      	ldr	r3, [r3, #0]
 8011920:	430a      	orrs	r2, r1
 8011922:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011928:	f003 0310 	and.w	r3, r3, #16
 801192c:	2b00      	cmp	r3, #0
 801192e:	d00a      	beq.n	8011946 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	681b      	ldr	r3, [r3, #0]
 8011934:	689b      	ldr	r3, [r3, #8]
 8011936:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	681b      	ldr	r3, [r3, #0]
 8011942:	430a      	orrs	r2, r1
 8011944:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801194a:	f003 0320 	and.w	r3, r3, #32
 801194e:	2b00      	cmp	r3, #0
 8011950:	d00a      	beq.n	8011968 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	681b      	ldr	r3, [r3, #0]
 8011956:	689b      	ldr	r3, [r3, #8]
 8011958:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	681b      	ldr	r3, [r3, #0]
 8011964:	430a      	orrs	r2, r1
 8011966:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801196c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011970:	2b00      	cmp	r3, #0
 8011972:	d01a      	beq.n	80119aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	681b      	ldr	r3, [r3, #0]
 8011978:	685b      	ldr	r3, [r3, #4]
 801197a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801197e:	687b      	ldr	r3, [r7, #4]
 8011980:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	681b      	ldr	r3, [r3, #0]
 8011986:	430a      	orrs	r2, r1
 8011988:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801198e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011992:	d10a      	bne.n	80119aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	681b      	ldr	r3, [r3, #0]
 8011998:	685b      	ldr	r3, [r3, #4]
 801199a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	681b      	ldr	r3, [r3, #0]
 80119a6:	430a      	orrs	r2, r1
 80119a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80119ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d00a      	beq.n	80119cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	681b      	ldr	r3, [r3, #0]
 80119ba:	685b      	ldr	r3, [r3, #4]
 80119bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	681b      	ldr	r3, [r3, #0]
 80119c8:	430a      	orrs	r2, r1
 80119ca:	605a      	str	r2, [r3, #4]
  }
}
 80119cc:	bf00      	nop
 80119ce:	370c      	adds	r7, #12
 80119d0:	46bd      	mov	sp, r7
 80119d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119d6:	4770      	bx	lr

080119d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80119d8:	b580      	push	{r7, lr}
 80119da:	b098      	sub	sp, #96	@ 0x60
 80119dc:	af02      	add	r7, sp, #8
 80119de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	2200      	movs	r2, #0
 80119e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80119e8:	f7f8 fd9e 	bl	800a528 <HAL_GetTick>
 80119ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	681b      	ldr	r3, [r3, #0]
 80119f2:	681b      	ldr	r3, [r3, #0]
 80119f4:	f003 0308 	and.w	r3, r3, #8
 80119f8:	2b08      	cmp	r3, #8
 80119fa:	d12f      	bne.n	8011a5c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80119fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011a00:	9300      	str	r3, [sp, #0]
 8011a02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011a04:	2200      	movs	r2, #0
 8011a06:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8011a0a:	6878      	ldr	r0, [r7, #4]
 8011a0c:	f000 f88e 	bl	8011b2c <UART_WaitOnFlagUntilTimeout>
 8011a10:	4603      	mov	r3, r0
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d022      	beq.n	8011a5c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8011a16:	687b      	ldr	r3, [r7, #4]
 8011a18:	681b      	ldr	r3, [r3, #0]
 8011a1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a1e:	e853 3f00 	ldrex	r3, [r3]
 8011a22:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011a24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011a2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	681b      	ldr	r3, [r3, #0]
 8011a30:	461a      	mov	r2, r3
 8011a32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011a34:	647b      	str	r3, [r7, #68]	@ 0x44
 8011a36:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a38:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011a3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011a3c:	e841 2300 	strex	r3, r2, [r1]
 8011a40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011a42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	d1e6      	bne.n	8011a16 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	2220      	movs	r2, #32
 8011a4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	2200      	movs	r2, #0
 8011a54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011a58:	2303      	movs	r3, #3
 8011a5a:	e063      	b.n	8011b24 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	681b      	ldr	r3, [r3, #0]
 8011a60:	681b      	ldr	r3, [r3, #0]
 8011a62:	f003 0304 	and.w	r3, r3, #4
 8011a66:	2b04      	cmp	r3, #4
 8011a68:	d149      	bne.n	8011afe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011a6a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011a6e:	9300      	str	r3, [sp, #0]
 8011a70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011a72:	2200      	movs	r2, #0
 8011a74:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8011a78:	6878      	ldr	r0, [r7, #4]
 8011a7a:	f000 f857 	bl	8011b2c <UART_WaitOnFlagUntilTimeout>
 8011a7e:	4603      	mov	r3, r0
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	d03c      	beq.n	8011afe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	681b      	ldr	r3, [r3, #0]
 8011a88:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a8c:	e853 3f00 	ldrex	r3, [r3]
 8011a90:	623b      	str	r3, [r7, #32]
   return(result);
 8011a92:	6a3b      	ldr	r3, [r7, #32]
 8011a94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011a98:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	681b      	ldr	r3, [r3, #0]
 8011a9e:	461a      	mov	r2, r3
 8011aa0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011aa2:	633b      	str	r3, [r7, #48]	@ 0x30
 8011aa4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011aa6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011aa8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011aaa:	e841 2300 	strex	r3, r2, [r1]
 8011aae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	d1e6      	bne.n	8011a84 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	681b      	ldr	r3, [r3, #0]
 8011aba:	3308      	adds	r3, #8
 8011abc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011abe:	693b      	ldr	r3, [r7, #16]
 8011ac0:	e853 3f00 	ldrex	r3, [r3]
 8011ac4:	60fb      	str	r3, [r7, #12]
   return(result);
 8011ac6:	68fb      	ldr	r3, [r7, #12]
 8011ac8:	f023 0301 	bic.w	r3, r3, #1
 8011acc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	3308      	adds	r3, #8
 8011ad4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011ad6:	61fa      	str	r2, [r7, #28]
 8011ad8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ada:	69b9      	ldr	r1, [r7, #24]
 8011adc:	69fa      	ldr	r2, [r7, #28]
 8011ade:	e841 2300 	strex	r3, r2, [r1]
 8011ae2:	617b      	str	r3, [r7, #20]
   return(result);
 8011ae4:	697b      	ldr	r3, [r7, #20]
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d1e5      	bne.n	8011ab6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	2220      	movs	r2, #32
 8011aee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	2200      	movs	r2, #0
 8011af6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011afa:	2303      	movs	r3, #3
 8011afc:	e012      	b.n	8011b24 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	2220      	movs	r2, #32
 8011b02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8011b06:	687b      	ldr	r3, [r7, #4]
 8011b08:	2220      	movs	r2, #32
 8011b0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	2200      	movs	r2, #0
 8011b12:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011b14:	687b      	ldr	r3, [r7, #4]
 8011b16:	2200      	movs	r2, #0
 8011b18:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	2200      	movs	r2, #0
 8011b1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011b22:	2300      	movs	r3, #0
}
 8011b24:	4618      	mov	r0, r3
 8011b26:	3758      	adds	r7, #88	@ 0x58
 8011b28:	46bd      	mov	sp, r7
 8011b2a:	bd80      	pop	{r7, pc}

08011b2c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011b2c:	b580      	push	{r7, lr}
 8011b2e:	b084      	sub	sp, #16
 8011b30:	af00      	add	r7, sp, #0
 8011b32:	60f8      	str	r0, [r7, #12]
 8011b34:	60b9      	str	r1, [r7, #8]
 8011b36:	603b      	str	r3, [r7, #0]
 8011b38:	4613      	mov	r3, r2
 8011b3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011b3c:	e04f      	b.n	8011bde <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011b3e:	69bb      	ldr	r3, [r7, #24]
 8011b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b44:	d04b      	beq.n	8011bde <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011b46:	f7f8 fcef 	bl	800a528 <HAL_GetTick>
 8011b4a:	4602      	mov	r2, r0
 8011b4c:	683b      	ldr	r3, [r7, #0]
 8011b4e:	1ad3      	subs	r3, r2, r3
 8011b50:	69ba      	ldr	r2, [r7, #24]
 8011b52:	429a      	cmp	r2, r3
 8011b54:	d302      	bcc.n	8011b5c <UART_WaitOnFlagUntilTimeout+0x30>
 8011b56:	69bb      	ldr	r3, [r7, #24]
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	d101      	bne.n	8011b60 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011b5c:	2303      	movs	r3, #3
 8011b5e:	e04e      	b.n	8011bfe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	681b      	ldr	r3, [r3, #0]
 8011b64:	681b      	ldr	r3, [r3, #0]
 8011b66:	f003 0304 	and.w	r3, r3, #4
 8011b6a:	2b00      	cmp	r3, #0
 8011b6c:	d037      	beq.n	8011bde <UART_WaitOnFlagUntilTimeout+0xb2>
 8011b6e:	68bb      	ldr	r3, [r7, #8]
 8011b70:	2b80      	cmp	r3, #128	@ 0x80
 8011b72:	d034      	beq.n	8011bde <UART_WaitOnFlagUntilTimeout+0xb2>
 8011b74:	68bb      	ldr	r3, [r7, #8]
 8011b76:	2b40      	cmp	r3, #64	@ 0x40
 8011b78:	d031      	beq.n	8011bde <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011b7a:	68fb      	ldr	r3, [r7, #12]
 8011b7c:	681b      	ldr	r3, [r3, #0]
 8011b7e:	69db      	ldr	r3, [r3, #28]
 8011b80:	f003 0308 	and.w	r3, r3, #8
 8011b84:	2b08      	cmp	r3, #8
 8011b86:	d110      	bne.n	8011baa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011b88:	68fb      	ldr	r3, [r7, #12]
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	2208      	movs	r2, #8
 8011b8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011b90:	68f8      	ldr	r0, [r7, #12]
 8011b92:	f000 f920 	bl	8011dd6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8011b96:	68fb      	ldr	r3, [r7, #12]
 8011b98:	2208      	movs	r2, #8
 8011b9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	2200      	movs	r2, #0
 8011ba2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8011ba6:	2301      	movs	r3, #1
 8011ba8:	e029      	b.n	8011bfe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	681b      	ldr	r3, [r3, #0]
 8011bae:	69db      	ldr	r3, [r3, #28]
 8011bb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011bb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011bb8:	d111      	bne.n	8011bde <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011bba:	68fb      	ldr	r3, [r7, #12]
 8011bbc:	681b      	ldr	r3, [r3, #0]
 8011bbe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011bc2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011bc4:	68f8      	ldr	r0, [r7, #12]
 8011bc6:	f000 f906 	bl	8011dd6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011bca:	68fb      	ldr	r3, [r7, #12]
 8011bcc:	2220      	movs	r2, #32
 8011bce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011bd2:	68fb      	ldr	r3, [r7, #12]
 8011bd4:	2200      	movs	r2, #0
 8011bd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8011bda:	2303      	movs	r3, #3
 8011bdc:	e00f      	b.n	8011bfe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011bde:	68fb      	ldr	r3, [r7, #12]
 8011be0:	681b      	ldr	r3, [r3, #0]
 8011be2:	69da      	ldr	r2, [r3, #28]
 8011be4:	68bb      	ldr	r3, [r7, #8]
 8011be6:	4013      	ands	r3, r2
 8011be8:	68ba      	ldr	r2, [r7, #8]
 8011bea:	429a      	cmp	r2, r3
 8011bec:	bf0c      	ite	eq
 8011bee:	2301      	moveq	r3, #1
 8011bf0:	2300      	movne	r3, #0
 8011bf2:	b2db      	uxtb	r3, r3
 8011bf4:	461a      	mov	r2, r3
 8011bf6:	79fb      	ldrb	r3, [r7, #7]
 8011bf8:	429a      	cmp	r2, r3
 8011bfa:	d0a0      	beq.n	8011b3e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011bfc:	2300      	movs	r3, #0
}
 8011bfe:	4618      	mov	r0, r3
 8011c00:	3710      	adds	r7, #16
 8011c02:	46bd      	mov	sp, r7
 8011c04:	bd80      	pop	{r7, pc}
	...

08011c08 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011c08:	b580      	push	{r7, lr}
 8011c0a:	b096      	sub	sp, #88	@ 0x58
 8011c0c:	af00      	add	r7, sp, #0
 8011c0e:	60f8      	str	r0, [r7, #12]
 8011c10:	60b9      	str	r1, [r7, #8]
 8011c12:	4613      	mov	r3, r2
 8011c14:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8011c16:	68fb      	ldr	r3, [r7, #12]
 8011c18:	68ba      	ldr	r2, [r7, #8]
 8011c1a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8011c1c:	68fb      	ldr	r3, [r7, #12]
 8011c1e:	88fa      	ldrh	r2, [r7, #6]
 8011c20:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011c24:	68fb      	ldr	r3, [r7, #12]
 8011c26:	2200      	movs	r2, #0
 8011c28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011c2c:	68fb      	ldr	r3, [r7, #12]
 8011c2e:	2222      	movs	r2, #34	@ 0x22
 8011c30:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8011c34:	68fb      	ldr	r3, [r7, #12]
 8011c36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d02d      	beq.n	8011c9a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8011c3e:	68fb      	ldr	r3, [r7, #12]
 8011c40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011c44:	4a40      	ldr	r2, [pc, #256]	@ (8011d48 <UART_Start_Receive_DMA+0x140>)
 8011c46:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8011c48:	68fb      	ldr	r3, [r7, #12]
 8011c4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011c4e:	4a3f      	ldr	r2, [pc, #252]	@ (8011d4c <UART_Start_Receive_DMA+0x144>)
 8011c50:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8011c52:	68fb      	ldr	r3, [r7, #12]
 8011c54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011c58:	4a3d      	ldr	r2, [pc, #244]	@ (8011d50 <UART_Start_Receive_DMA+0x148>)
 8011c5a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8011c5c:	68fb      	ldr	r3, [r7, #12]
 8011c5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011c62:	2200      	movs	r2, #0
 8011c64:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8011c66:	68fb      	ldr	r3, [r7, #12]
 8011c68:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8011c6c:	68fb      	ldr	r3, [r7, #12]
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	3324      	adds	r3, #36	@ 0x24
 8011c72:	4619      	mov	r1, r3
 8011c74:	68fb      	ldr	r3, [r7, #12]
 8011c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011c78:	461a      	mov	r2, r3
 8011c7a:	88fb      	ldrh	r3, [r7, #6]
 8011c7c:	f7fa fe00 	bl	800c880 <HAL_DMA_Start_IT>
 8011c80:	4603      	mov	r3, r0
 8011c82:	2b00      	cmp	r3, #0
 8011c84:	d009      	beq.n	8011c9a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011c86:	68fb      	ldr	r3, [r7, #12]
 8011c88:	2210      	movs	r2, #16
 8011c8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	2220      	movs	r2, #32
 8011c92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8011c96:	2301      	movs	r3, #1
 8011c98:	e051      	b.n	8011d3e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8011c9a:	68fb      	ldr	r3, [r7, #12]
 8011c9c:	691b      	ldr	r3, [r3, #16]
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d018      	beq.n	8011cd4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011ca2:	68fb      	ldr	r3, [r7, #12]
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ca8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011caa:	e853 3f00 	ldrex	r3, [r3]
 8011cae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011cb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011cb6:	657b      	str	r3, [r7, #84]	@ 0x54
 8011cb8:	68fb      	ldr	r3, [r7, #12]
 8011cba:	681b      	ldr	r3, [r3, #0]
 8011cbc:	461a      	mov	r2, r3
 8011cbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011cc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011cc2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011cc4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011cc6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011cc8:	e841 2300 	strex	r3, r2, [r1]
 8011ccc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8011cce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	d1e6      	bne.n	8011ca2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011cd4:	68fb      	ldr	r3, [r7, #12]
 8011cd6:	681b      	ldr	r3, [r3, #0]
 8011cd8:	3308      	adds	r3, #8
 8011cda:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011cde:	e853 3f00 	ldrex	r3, [r3]
 8011ce2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ce6:	f043 0301 	orr.w	r3, r3, #1
 8011cea:	653b      	str	r3, [r7, #80]	@ 0x50
 8011cec:	68fb      	ldr	r3, [r7, #12]
 8011cee:	681b      	ldr	r3, [r3, #0]
 8011cf0:	3308      	adds	r3, #8
 8011cf2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011cf4:	637a      	str	r2, [r7, #52]	@ 0x34
 8011cf6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011cf8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011cfa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011cfc:	e841 2300 	strex	r3, r2, [r1]
 8011d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8011d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d04:	2b00      	cmp	r3, #0
 8011d06:	d1e5      	bne.n	8011cd4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	681b      	ldr	r3, [r3, #0]
 8011d0c:	3308      	adds	r3, #8
 8011d0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d10:	697b      	ldr	r3, [r7, #20]
 8011d12:	e853 3f00 	ldrex	r3, [r3]
 8011d16:	613b      	str	r3, [r7, #16]
   return(result);
 8011d18:	693b      	ldr	r3, [r7, #16]
 8011d1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011d1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011d20:	68fb      	ldr	r3, [r7, #12]
 8011d22:	681b      	ldr	r3, [r3, #0]
 8011d24:	3308      	adds	r3, #8
 8011d26:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011d28:	623a      	str	r2, [r7, #32]
 8011d2a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d2c:	69f9      	ldr	r1, [r7, #28]
 8011d2e:	6a3a      	ldr	r2, [r7, #32]
 8011d30:	e841 2300 	strex	r3, r2, [r1]
 8011d34:	61bb      	str	r3, [r7, #24]
   return(result);
 8011d36:	69bb      	ldr	r3, [r7, #24]
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d1e5      	bne.n	8011d08 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8011d3c:	2300      	movs	r3, #0
}
 8011d3e:	4618      	mov	r0, r3
 8011d40:	3758      	adds	r7, #88	@ 0x58
 8011d42:	46bd      	mov	sp, r7
 8011d44:	bd80      	pop	{r7, pc}
 8011d46:	bf00      	nop
 8011d48:	08011f59 	.word	0x08011f59
 8011d4c:	08012085 	.word	0x08012085
 8011d50:	080120c3 	.word	0x080120c3

08011d54 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8011d54:	b480      	push	{r7}
 8011d56:	b08f      	sub	sp, #60	@ 0x3c
 8011d58:	af00      	add	r7, sp, #0
 8011d5a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	681b      	ldr	r3, [r3, #0]
 8011d60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d62:	6a3b      	ldr	r3, [r7, #32]
 8011d64:	e853 3f00 	ldrex	r3, [r3]
 8011d68:	61fb      	str	r3, [r7, #28]
   return(result);
 8011d6a:	69fb      	ldr	r3, [r7, #28]
 8011d6c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8011d70:	637b      	str	r3, [r7, #52]	@ 0x34
 8011d72:	687b      	ldr	r3, [r7, #4]
 8011d74:	681b      	ldr	r3, [r3, #0]
 8011d76:	461a      	mov	r2, r3
 8011d78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011d7c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011d80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011d82:	e841 2300 	strex	r3, r2, [r1]
 8011d86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d8a:	2b00      	cmp	r3, #0
 8011d8c:	d1e6      	bne.n	8011d5c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	681b      	ldr	r3, [r3, #0]
 8011d92:	3308      	adds	r3, #8
 8011d94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d96:	68fb      	ldr	r3, [r7, #12]
 8011d98:	e853 3f00 	ldrex	r3, [r3]
 8011d9c:	60bb      	str	r3, [r7, #8]
   return(result);
 8011d9e:	68bb      	ldr	r3, [r7, #8]
 8011da0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8011da4:	633b      	str	r3, [r7, #48]	@ 0x30
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	681b      	ldr	r3, [r3, #0]
 8011daa:	3308      	adds	r3, #8
 8011dac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011dae:	61ba      	str	r2, [r7, #24]
 8011db0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011db2:	6979      	ldr	r1, [r7, #20]
 8011db4:	69ba      	ldr	r2, [r7, #24]
 8011db6:	e841 2300 	strex	r3, r2, [r1]
 8011dba:	613b      	str	r3, [r7, #16]
   return(result);
 8011dbc:	693b      	ldr	r3, [r7, #16]
 8011dbe:	2b00      	cmp	r3, #0
 8011dc0:	d1e5      	bne.n	8011d8e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	2220      	movs	r2, #32
 8011dc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8011dca:	bf00      	nop
 8011dcc:	373c      	adds	r7, #60	@ 0x3c
 8011dce:	46bd      	mov	sp, r7
 8011dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dd4:	4770      	bx	lr

08011dd6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011dd6:	b480      	push	{r7}
 8011dd8:	b095      	sub	sp, #84	@ 0x54
 8011dda:	af00      	add	r7, sp, #0
 8011ddc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	681b      	ldr	r3, [r3, #0]
 8011de2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011de4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011de6:	e853 3f00 	ldrex	r3, [r3]
 8011dea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011df2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	681b      	ldr	r3, [r3, #0]
 8011df8:	461a      	mov	r2, r3
 8011dfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011dfc:	643b      	str	r3, [r7, #64]	@ 0x40
 8011dfe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011e02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011e04:	e841 2300 	strex	r3, r2, [r1]
 8011e08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	d1e6      	bne.n	8011dde <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	681b      	ldr	r3, [r3, #0]
 8011e14:	3308      	adds	r3, #8
 8011e16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e18:	6a3b      	ldr	r3, [r7, #32]
 8011e1a:	e853 3f00 	ldrex	r3, [r3]
 8011e1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8011e20:	69fb      	ldr	r3, [r7, #28]
 8011e22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011e26:	f023 0301 	bic.w	r3, r3, #1
 8011e2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	681b      	ldr	r3, [r3, #0]
 8011e30:	3308      	adds	r3, #8
 8011e32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011e34:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011e36:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011e3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011e3c:	e841 2300 	strex	r3, r2, [r1]
 8011e40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d1e3      	bne.n	8011e10 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011e4c:	2b01      	cmp	r3, #1
 8011e4e:	d118      	bne.n	8011e82 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	681b      	ldr	r3, [r3, #0]
 8011e54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e56:	68fb      	ldr	r3, [r7, #12]
 8011e58:	e853 3f00 	ldrex	r3, [r3]
 8011e5c:	60bb      	str	r3, [r7, #8]
   return(result);
 8011e5e:	68bb      	ldr	r3, [r7, #8]
 8011e60:	f023 0310 	bic.w	r3, r3, #16
 8011e64:	647b      	str	r3, [r7, #68]	@ 0x44
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	681b      	ldr	r3, [r3, #0]
 8011e6a:	461a      	mov	r2, r3
 8011e6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011e6e:	61bb      	str	r3, [r7, #24]
 8011e70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e72:	6979      	ldr	r1, [r7, #20]
 8011e74:	69ba      	ldr	r2, [r7, #24]
 8011e76:	e841 2300 	strex	r3, r2, [r1]
 8011e7a:	613b      	str	r3, [r7, #16]
   return(result);
 8011e7c:	693b      	ldr	r3, [r7, #16]
 8011e7e:	2b00      	cmp	r3, #0
 8011e80:	d1e6      	bne.n	8011e50 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	2220      	movs	r2, #32
 8011e86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	2200      	movs	r2, #0
 8011e8e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	2200      	movs	r2, #0
 8011e94:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8011e96:	bf00      	nop
 8011e98:	3754      	adds	r7, #84	@ 0x54
 8011e9a:	46bd      	mov	sp, r7
 8011e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ea0:	4770      	bx	lr

08011ea2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8011ea2:	b580      	push	{r7, lr}
 8011ea4:	b090      	sub	sp, #64	@ 0x40
 8011ea6:	af00      	add	r7, sp, #0
 8011ea8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011eae:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	681b      	ldr	r3, [r3, #0]
 8011eb4:	681b      	ldr	r3, [r3, #0]
 8011eb6:	f003 0320 	and.w	r3, r3, #32
 8011eba:	2b00      	cmp	r3, #0
 8011ebc:	d137      	bne.n	8011f2e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8011ebe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011ec0:	2200      	movs	r2, #0
 8011ec2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011ec6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011ec8:	681b      	ldr	r3, [r3, #0]
 8011eca:	3308      	adds	r3, #8
 8011ecc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ed0:	e853 3f00 	ldrex	r3, [r3]
 8011ed4:	623b      	str	r3, [r7, #32]
   return(result);
 8011ed6:	6a3b      	ldr	r3, [r7, #32]
 8011ed8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011edc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011ede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	3308      	adds	r3, #8
 8011ee4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011ee6:	633a      	str	r2, [r7, #48]	@ 0x30
 8011ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011eea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011eec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011eee:	e841 2300 	strex	r3, r2, [r1]
 8011ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	d1e5      	bne.n	8011ec6 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011efa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011efc:	681b      	ldr	r3, [r3, #0]
 8011efe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f00:	693b      	ldr	r3, [r7, #16]
 8011f02:	e853 3f00 	ldrex	r3, [r3]
 8011f06:	60fb      	str	r3, [r7, #12]
   return(result);
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011f0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8011f10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011f12:	681b      	ldr	r3, [r3, #0]
 8011f14:	461a      	mov	r2, r3
 8011f16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f18:	61fb      	str	r3, [r7, #28]
 8011f1a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f1c:	69b9      	ldr	r1, [r7, #24]
 8011f1e:	69fa      	ldr	r2, [r7, #28]
 8011f20:	e841 2300 	strex	r3, r2, [r1]
 8011f24:	617b      	str	r3, [r7, #20]
   return(result);
 8011f26:	697b      	ldr	r3, [r7, #20]
 8011f28:	2b00      	cmp	r3, #0
 8011f2a:	d1e6      	bne.n	8011efa <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011f2c:	e002      	b.n	8011f34 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8011f2e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8011f30:	f7f7 fa30 	bl	8009394 <HAL_UART_TxCpltCallback>
}
 8011f34:	bf00      	nop
 8011f36:	3740      	adds	r7, #64	@ 0x40
 8011f38:	46bd      	mov	sp, r7
 8011f3a:	bd80      	pop	{r7, pc}

08011f3c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011f3c:	b580      	push	{r7, lr}
 8011f3e:	b084      	sub	sp, #16
 8011f40:	af00      	add	r7, sp, #0
 8011f42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f48:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8011f4a:	68f8      	ldr	r0, [r7, #12]
 8011f4c:	f7ff f8d4 	bl	80110f8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011f50:	bf00      	nop
 8011f52:	3710      	adds	r7, #16
 8011f54:	46bd      	mov	sp, r7
 8011f56:	bd80      	pop	{r7, pc}

08011f58 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8011f58:	b580      	push	{r7, lr}
 8011f5a:	b09c      	sub	sp, #112	@ 0x70
 8011f5c:	af00      	add	r7, sp, #0
 8011f5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f64:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	681b      	ldr	r3, [r3, #0]
 8011f6a:	681b      	ldr	r3, [r3, #0]
 8011f6c:	f003 0320 	and.w	r3, r3, #32
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d171      	bne.n	8012058 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8011f74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011f76:	2200      	movs	r2, #0
 8011f78:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011f7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011f7e:	681b      	ldr	r3, [r3, #0]
 8011f80:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011f84:	e853 3f00 	ldrex	r3, [r3]
 8011f88:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011f8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011f8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011f90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011f92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011f94:	681b      	ldr	r3, [r3, #0]
 8011f96:	461a      	mov	r2, r3
 8011f98:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011f9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011f9c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f9e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011fa0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011fa2:	e841 2300 	strex	r3, r2, [r1]
 8011fa6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011fa8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	d1e6      	bne.n	8011f7c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011fae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011fb0:	681b      	ldr	r3, [r3, #0]
 8011fb2:	3308      	adds	r3, #8
 8011fb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011fb8:	e853 3f00 	ldrex	r3, [r3]
 8011fbc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011fbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011fc0:	f023 0301 	bic.w	r3, r3, #1
 8011fc4:	667b      	str	r3, [r7, #100]	@ 0x64
 8011fc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011fc8:	681b      	ldr	r3, [r3, #0]
 8011fca:	3308      	adds	r3, #8
 8011fcc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8011fce:	647a      	str	r2, [r7, #68]	@ 0x44
 8011fd0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011fd2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011fd4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011fd6:	e841 2300 	strex	r3, r2, [r1]
 8011fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011fdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d1e5      	bne.n	8011fae <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011fe2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011fe4:	681b      	ldr	r3, [r3, #0]
 8011fe6:	3308      	adds	r3, #8
 8011fe8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fec:	e853 3f00 	ldrex	r3, [r3]
 8011ff0:	623b      	str	r3, [r7, #32]
   return(result);
 8011ff2:	6a3b      	ldr	r3, [r7, #32]
 8011ff4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011ff8:	663b      	str	r3, [r7, #96]	@ 0x60
 8011ffa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011ffc:	681b      	ldr	r3, [r3, #0]
 8011ffe:	3308      	adds	r3, #8
 8012000:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8012002:	633a      	str	r2, [r7, #48]	@ 0x30
 8012004:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012006:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012008:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801200a:	e841 2300 	strex	r3, r2, [r1]
 801200e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012012:	2b00      	cmp	r3, #0
 8012014:	d1e5      	bne.n	8011fe2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8012016:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012018:	2220      	movs	r2, #32
 801201a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801201e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012020:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012022:	2b01      	cmp	r3, #1
 8012024:	d118      	bne.n	8012058 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012026:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012028:	681b      	ldr	r3, [r3, #0]
 801202a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801202c:	693b      	ldr	r3, [r7, #16]
 801202e:	e853 3f00 	ldrex	r3, [r3]
 8012032:	60fb      	str	r3, [r7, #12]
   return(result);
 8012034:	68fb      	ldr	r3, [r7, #12]
 8012036:	f023 0310 	bic.w	r3, r3, #16
 801203a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801203c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	461a      	mov	r2, r3
 8012042:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012044:	61fb      	str	r3, [r7, #28]
 8012046:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012048:	69b9      	ldr	r1, [r7, #24]
 801204a:	69fa      	ldr	r2, [r7, #28]
 801204c:	e841 2300 	strex	r3, r2, [r1]
 8012050:	617b      	str	r3, [r7, #20]
   return(result);
 8012052:	697b      	ldr	r3, [r7, #20]
 8012054:	2b00      	cmp	r3, #0
 8012056:	d1e6      	bne.n	8012026 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012058:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801205a:	2200      	movs	r2, #0
 801205c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801205e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012060:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012062:	2b01      	cmp	r3, #1
 8012064:	d107      	bne.n	8012076 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8012066:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012068:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801206c:	4619      	mov	r1, r3
 801206e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8012070:	f7ff f860 	bl	8011134 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8012074:	e002      	b.n	801207c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8012076:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8012078:	f7f7 f9ac 	bl	80093d4 <HAL_UART_RxCpltCallback>
}
 801207c:	bf00      	nop
 801207e:	3770      	adds	r7, #112	@ 0x70
 8012080:	46bd      	mov	sp, r7
 8012082:	bd80      	pop	{r7, pc}

08012084 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8012084:	b580      	push	{r7, lr}
 8012086:	b084      	sub	sp, #16
 8012088:	af00      	add	r7, sp, #0
 801208a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012090:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8012092:	68fb      	ldr	r3, [r7, #12]
 8012094:	2201      	movs	r2, #1
 8012096:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801209c:	2b01      	cmp	r3, #1
 801209e:	d109      	bne.n	80120b4 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80120a0:	68fb      	ldr	r3, [r7, #12]
 80120a2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80120a6:	085b      	lsrs	r3, r3, #1
 80120a8:	b29b      	uxth	r3, r3
 80120aa:	4619      	mov	r1, r3
 80120ac:	68f8      	ldr	r0, [r7, #12]
 80120ae:	f7ff f841 	bl	8011134 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80120b2:	e002      	b.n	80120ba <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80120b4:	68f8      	ldr	r0, [r7, #12]
 80120b6:	f7ff f829 	bl	801110c <HAL_UART_RxHalfCpltCallback>
}
 80120ba:	bf00      	nop
 80120bc:	3710      	adds	r7, #16
 80120be:	46bd      	mov	sp, r7
 80120c0:	bd80      	pop	{r7, pc}

080120c2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80120c2:	b580      	push	{r7, lr}
 80120c4:	b086      	sub	sp, #24
 80120c6:	af00      	add	r7, sp, #0
 80120c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80120ca:	687b      	ldr	r3, [r7, #4]
 80120cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80120ce:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80120d0:	697b      	ldr	r3, [r7, #20]
 80120d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80120d6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80120d8:	697b      	ldr	r3, [r7, #20]
 80120da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80120de:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80120e0:	697b      	ldr	r3, [r7, #20]
 80120e2:	681b      	ldr	r3, [r3, #0]
 80120e4:	689b      	ldr	r3, [r3, #8]
 80120e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80120ea:	2b80      	cmp	r3, #128	@ 0x80
 80120ec:	d109      	bne.n	8012102 <UART_DMAError+0x40>
 80120ee:	693b      	ldr	r3, [r7, #16]
 80120f0:	2b21      	cmp	r3, #33	@ 0x21
 80120f2:	d106      	bne.n	8012102 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80120f4:	697b      	ldr	r3, [r7, #20]
 80120f6:	2200      	movs	r2, #0
 80120f8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80120fc:	6978      	ldr	r0, [r7, #20]
 80120fe:	f7ff fe29 	bl	8011d54 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8012102:	697b      	ldr	r3, [r7, #20]
 8012104:	681b      	ldr	r3, [r3, #0]
 8012106:	689b      	ldr	r3, [r3, #8]
 8012108:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801210c:	2b40      	cmp	r3, #64	@ 0x40
 801210e:	d109      	bne.n	8012124 <UART_DMAError+0x62>
 8012110:	68fb      	ldr	r3, [r7, #12]
 8012112:	2b22      	cmp	r3, #34	@ 0x22
 8012114:	d106      	bne.n	8012124 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8012116:	697b      	ldr	r3, [r7, #20]
 8012118:	2200      	movs	r2, #0
 801211a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 801211e:	6978      	ldr	r0, [r7, #20]
 8012120:	f7ff fe59 	bl	8011dd6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8012124:	697b      	ldr	r3, [r7, #20]
 8012126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801212a:	f043 0210 	orr.w	r2, r3, #16
 801212e:	697b      	ldr	r3, [r7, #20]
 8012130:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8012134:	6978      	ldr	r0, [r7, #20]
 8012136:	f7fe fff3 	bl	8011120 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801213a:	bf00      	nop
 801213c:	3718      	adds	r7, #24
 801213e:	46bd      	mov	sp, r7
 8012140:	bd80      	pop	{r7, pc}

08012142 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8012142:	b580      	push	{r7, lr}
 8012144:	b084      	sub	sp, #16
 8012146:	af00      	add	r7, sp, #0
 8012148:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801214e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8012150:	68fb      	ldr	r3, [r7, #12]
 8012152:	2200      	movs	r2, #0
 8012154:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8012158:	68f8      	ldr	r0, [r7, #12]
 801215a:	f7fe ffe1 	bl	8011120 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801215e:	bf00      	nop
 8012160:	3710      	adds	r7, #16
 8012162:	46bd      	mov	sp, r7
 8012164:	bd80      	pop	{r7, pc}

08012166 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8012166:	b580      	push	{r7, lr}
 8012168:	b088      	sub	sp, #32
 801216a:	af00      	add	r7, sp, #0
 801216c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	681b      	ldr	r3, [r3, #0]
 8012172:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012174:	68fb      	ldr	r3, [r7, #12]
 8012176:	e853 3f00 	ldrex	r3, [r3]
 801217a:	60bb      	str	r3, [r7, #8]
   return(result);
 801217c:	68bb      	ldr	r3, [r7, #8]
 801217e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012182:	61fb      	str	r3, [r7, #28]
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	681b      	ldr	r3, [r3, #0]
 8012188:	461a      	mov	r2, r3
 801218a:	69fb      	ldr	r3, [r7, #28]
 801218c:	61bb      	str	r3, [r7, #24]
 801218e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012190:	6979      	ldr	r1, [r7, #20]
 8012192:	69ba      	ldr	r2, [r7, #24]
 8012194:	e841 2300 	strex	r3, r2, [r1]
 8012198:	613b      	str	r3, [r7, #16]
   return(result);
 801219a:	693b      	ldr	r3, [r7, #16]
 801219c:	2b00      	cmp	r3, #0
 801219e:	d1e6      	bne.n	801216e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	2220      	movs	r2, #32
 80121a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	2200      	movs	r2, #0
 80121ac:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80121ae:	6878      	ldr	r0, [r7, #4]
 80121b0:	f7f7 f8f0 	bl	8009394 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80121b4:	bf00      	nop
 80121b6:	3720      	adds	r7, #32
 80121b8:	46bd      	mov	sp, r7
 80121ba:	bd80      	pop	{r7, pc}

080121bc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80121bc:	b480      	push	{r7}
 80121be:	b083      	sub	sp, #12
 80121c0:	af00      	add	r7, sp, #0
 80121c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80121c4:	bf00      	nop
 80121c6:	370c      	adds	r7, #12
 80121c8:	46bd      	mov	sp, r7
 80121ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121ce:	4770      	bx	lr

080121d0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80121d0:	b480      	push	{r7}
 80121d2:	b083      	sub	sp, #12
 80121d4:	af00      	add	r7, sp, #0
 80121d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80121d8:	bf00      	nop
 80121da:	370c      	adds	r7, #12
 80121dc:	46bd      	mov	sp, r7
 80121de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121e2:	4770      	bx	lr

080121e4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80121e4:	b480      	push	{r7}
 80121e6:	b083      	sub	sp, #12
 80121e8:	af00      	add	r7, sp, #0
 80121ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80121ec:	bf00      	nop
 80121ee:	370c      	adds	r7, #12
 80121f0:	46bd      	mov	sp, r7
 80121f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121f6:	4770      	bx	lr

080121f8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80121f8:	b480      	push	{r7}
 80121fa:	b085      	sub	sp, #20
 80121fc:	af00      	add	r7, sp, #0
 80121fe:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012206:	2b01      	cmp	r3, #1
 8012208:	d101      	bne.n	801220e <HAL_UARTEx_DisableFifoMode+0x16>
 801220a:	2302      	movs	r3, #2
 801220c:	e027      	b.n	801225e <HAL_UARTEx_DisableFifoMode+0x66>
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	2201      	movs	r2, #1
 8012212:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	2224      	movs	r2, #36	@ 0x24
 801221a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	681b      	ldr	r3, [r3, #0]
 8012222:	681b      	ldr	r3, [r3, #0]
 8012224:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	681b      	ldr	r3, [r3, #0]
 801222a:	681a      	ldr	r2, [r3, #0]
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	681b      	ldr	r3, [r3, #0]
 8012230:	f022 0201 	bic.w	r2, r2, #1
 8012234:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8012236:	68fb      	ldr	r3, [r7, #12]
 8012238:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801223c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	2200      	movs	r2, #0
 8012242:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	681b      	ldr	r3, [r3, #0]
 8012248:	68fa      	ldr	r2, [r7, #12]
 801224a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	2220      	movs	r2, #32
 8012250:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	2200      	movs	r2, #0
 8012258:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801225c:	2300      	movs	r3, #0
}
 801225e:	4618      	mov	r0, r3
 8012260:	3714      	adds	r7, #20
 8012262:	46bd      	mov	sp, r7
 8012264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012268:	4770      	bx	lr

0801226a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801226a:	b580      	push	{r7, lr}
 801226c:	b084      	sub	sp, #16
 801226e:	af00      	add	r7, sp, #0
 8012270:	6078      	str	r0, [r7, #4]
 8012272:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801227a:	2b01      	cmp	r3, #1
 801227c:	d101      	bne.n	8012282 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801227e:	2302      	movs	r3, #2
 8012280:	e02d      	b.n	80122de <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8012282:	687b      	ldr	r3, [r7, #4]
 8012284:	2201      	movs	r2, #1
 8012286:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	2224      	movs	r2, #36	@ 0x24
 801228e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	681b      	ldr	r3, [r3, #0]
 8012296:	681b      	ldr	r3, [r3, #0]
 8012298:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	681b      	ldr	r3, [r3, #0]
 801229e:	681a      	ldr	r2, [r3, #0]
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	681b      	ldr	r3, [r3, #0]
 80122a4:	f022 0201 	bic.w	r2, r2, #1
 80122a8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	681b      	ldr	r3, [r3, #0]
 80122ae:	689b      	ldr	r3, [r3, #8]
 80122b0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	681b      	ldr	r3, [r3, #0]
 80122b8:	683a      	ldr	r2, [r7, #0]
 80122ba:	430a      	orrs	r2, r1
 80122bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80122be:	6878      	ldr	r0, [r7, #4]
 80122c0:	f000 f850 	bl	8012364 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	681b      	ldr	r3, [r3, #0]
 80122c8:	68fa      	ldr	r2, [r7, #12]
 80122ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	2220      	movs	r2, #32
 80122d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	2200      	movs	r2, #0
 80122d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80122dc:	2300      	movs	r3, #0
}
 80122de:	4618      	mov	r0, r3
 80122e0:	3710      	adds	r7, #16
 80122e2:	46bd      	mov	sp, r7
 80122e4:	bd80      	pop	{r7, pc}

080122e6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80122e6:	b580      	push	{r7, lr}
 80122e8:	b084      	sub	sp, #16
 80122ea:	af00      	add	r7, sp, #0
 80122ec:	6078      	str	r0, [r7, #4]
 80122ee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80122f6:	2b01      	cmp	r3, #1
 80122f8:	d101      	bne.n	80122fe <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80122fa:	2302      	movs	r3, #2
 80122fc:	e02d      	b.n	801235a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80122fe:	687b      	ldr	r3, [r7, #4]
 8012300:	2201      	movs	r2, #1
 8012302:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	2224      	movs	r2, #36	@ 0x24
 801230a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	681b      	ldr	r3, [r3, #0]
 8012312:	681b      	ldr	r3, [r3, #0]
 8012314:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	681b      	ldr	r3, [r3, #0]
 801231a:	681a      	ldr	r2, [r3, #0]
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	681b      	ldr	r3, [r3, #0]
 8012320:	f022 0201 	bic.w	r2, r2, #1
 8012324:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	689b      	ldr	r3, [r3, #8]
 801232c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	681b      	ldr	r3, [r3, #0]
 8012334:	683a      	ldr	r2, [r7, #0]
 8012336:	430a      	orrs	r2, r1
 8012338:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801233a:	6878      	ldr	r0, [r7, #4]
 801233c:	f000 f812 	bl	8012364 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	681b      	ldr	r3, [r3, #0]
 8012344:	68fa      	ldr	r2, [r7, #12]
 8012346:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	2220      	movs	r2, #32
 801234c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012350:	687b      	ldr	r3, [r7, #4]
 8012352:	2200      	movs	r2, #0
 8012354:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012358:	2300      	movs	r3, #0
}
 801235a:	4618      	mov	r0, r3
 801235c:	3710      	adds	r7, #16
 801235e:	46bd      	mov	sp, r7
 8012360:	bd80      	pop	{r7, pc}
	...

08012364 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8012364:	b480      	push	{r7}
 8012366:	b085      	sub	sp, #20
 8012368:	af00      	add	r7, sp, #0
 801236a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801236c:	687b      	ldr	r3, [r7, #4]
 801236e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012370:	2b00      	cmp	r3, #0
 8012372:	d108      	bne.n	8012386 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	2201      	movs	r2, #1
 8012378:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	2201      	movs	r2, #1
 8012380:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012384:	e031      	b.n	80123ea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8012386:	2308      	movs	r3, #8
 8012388:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801238a:	2308      	movs	r3, #8
 801238c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	681b      	ldr	r3, [r3, #0]
 8012392:	689b      	ldr	r3, [r3, #8]
 8012394:	0e5b      	lsrs	r3, r3, #25
 8012396:	b2db      	uxtb	r3, r3
 8012398:	f003 0307 	and.w	r3, r3, #7
 801239c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	681b      	ldr	r3, [r3, #0]
 80123a2:	689b      	ldr	r3, [r3, #8]
 80123a4:	0f5b      	lsrs	r3, r3, #29
 80123a6:	b2db      	uxtb	r3, r3
 80123a8:	f003 0307 	and.w	r3, r3, #7
 80123ac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80123ae:	7bbb      	ldrb	r3, [r7, #14]
 80123b0:	7b3a      	ldrb	r2, [r7, #12]
 80123b2:	4911      	ldr	r1, [pc, #68]	@ (80123f8 <UARTEx_SetNbDataToProcess+0x94>)
 80123b4:	5c8a      	ldrb	r2, [r1, r2]
 80123b6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80123ba:	7b3a      	ldrb	r2, [r7, #12]
 80123bc:	490f      	ldr	r1, [pc, #60]	@ (80123fc <UARTEx_SetNbDataToProcess+0x98>)
 80123be:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80123c0:	fb93 f3f2 	sdiv	r3, r3, r2
 80123c4:	b29a      	uxth	r2, r3
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80123cc:	7bfb      	ldrb	r3, [r7, #15]
 80123ce:	7b7a      	ldrb	r2, [r7, #13]
 80123d0:	4909      	ldr	r1, [pc, #36]	@ (80123f8 <UARTEx_SetNbDataToProcess+0x94>)
 80123d2:	5c8a      	ldrb	r2, [r1, r2]
 80123d4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80123d8:	7b7a      	ldrb	r2, [r7, #13]
 80123da:	4908      	ldr	r1, [pc, #32]	@ (80123fc <UARTEx_SetNbDataToProcess+0x98>)
 80123dc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80123de:	fb93 f3f2 	sdiv	r3, r3, r2
 80123e2:	b29a      	uxth	r2, r3
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80123ea:	bf00      	nop
 80123ec:	3714      	adds	r7, #20
 80123ee:	46bd      	mov	sp, r7
 80123f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123f4:	4770      	bx	lr
 80123f6:	bf00      	nop
 80123f8:	080184f0 	.word	0x080184f0
 80123fc:	080184f8 	.word	0x080184f8

08012400 <__NVIC_SetPriority>:
{
 8012400:	b480      	push	{r7}
 8012402:	b083      	sub	sp, #12
 8012404:	af00      	add	r7, sp, #0
 8012406:	4603      	mov	r3, r0
 8012408:	6039      	str	r1, [r7, #0]
 801240a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801240c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012410:	2b00      	cmp	r3, #0
 8012412:	db0a      	blt.n	801242a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012414:	683b      	ldr	r3, [r7, #0]
 8012416:	b2da      	uxtb	r2, r3
 8012418:	490c      	ldr	r1, [pc, #48]	@ (801244c <__NVIC_SetPriority+0x4c>)
 801241a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801241e:	0112      	lsls	r2, r2, #4
 8012420:	b2d2      	uxtb	r2, r2
 8012422:	440b      	add	r3, r1
 8012424:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8012428:	e00a      	b.n	8012440 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801242a:	683b      	ldr	r3, [r7, #0]
 801242c:	b2da      	uxtb	r2, r3
 801242e:	4908      	ldr	r1, [pc, #32]	@ (8012450 <__NVIC_SetPriority+0x50>)
 8012430:	79fb      	ldrb	r3, [r7, #7]
 8012432:	f003 030f 	and.w	r3, r3, #15
 8012436:	3b04      	subs	r3, #4
 8012438:	0112      	lsls	r2, r2, #4
 801243a:	b2d2      	uxtb	r2, r2
 801243c:	440b      	add	r3, r1
 801243e:	761a      	strb	r2, [r3, #24]
}
 8012440:	bf00      	nop
 8012442:	370c      	adds	r7, #12
 8012444:	46bd      	mov	sp, r7
 8012446:	f85d 7b04 	ldr.w	r7, [sp], #4
 801244a:	4770      	bx	lr
 801244c:	e000e100 	.word	0xe000e100
 8012450:	e000ed00 	.word	0xe000ed00

08012454 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8012454:	b580      	push	{r7, lr}
 8012456:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8012458:	4b05      	ldr	r3, [pc, #20]	@ (8012470 <SysTick_Handler+0x1c>)
 801245a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 801245c:	f002 f902 	bl	8014664 <xTaskGetSchedulerState>
 8012460:	4603      	mov	r3, r0
 8012462:	2b01      	cmp	r3, #1
 8012464:	d001      	beq.n	801246a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8012466:	f002 ff2f 	bl	80152c8 <xPortSysTickHandler>
  }
}
 801246a:	bf00      	nop
 801246c:	bd80      	pop	{r7, pc}
 801246e:	bf00      	nop
 8012470:	e000e010 	.word	0xe000e010

08012474 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8012474:	b580      	push	{r7, lr}
 8012476:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8012478:	2100      	movs	r1, #0
 801247a:	f06f 0004 	mvn.w	r0, #4
 801247e:	f7ff ffbf 	bl	8012400 <__NVIC_SetPriority>
#endif
}
 8012482:	bf00      	nop
 8012484:	bd80      	pop	{r7, pc}
	...

08012488 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8012488:	b480      	push	{r7}
 801248a:	b083      	sub	sp, #12
 801248c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801248e:	f3ef 8305 	mrs	r3, IPSR
 8012492:	603b      	str	r3, [r7, #0]
  return(result);
 8012494:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012496:	2b00      	cmp	r3, #0
 8012498:	d003      	beq.n	80124a2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 801249a:	f06f 0305 	mvn.w	r3, #5
 801249e:	607b      	str	r3, [r7, #4]
 80124a0:	e00c      	b.n	80124bc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80124a2:	4b0a      	ldr	r3, [pc, #40]	@ (80124cc <osKernelInitialize+0x44>)
 80124a4:	681b      	ldr	r3, [r3, #0]
 80124a6:	2b00      	cmp	r3, #0
 80124a8:	d105      	bne.n	80124b6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80124aa:	4b08      	ldr	r3, [pc, #32]	@ (80124cc <osKernelInitialize+0x44>)
 80124ac:	2201      	movs	r2, #1
 80124ae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80124b0:	2300      	movs	r3, #0
 80124b2:	607b      	str	r3, [r7, #4]
 80124b4:	e002      	b.n	80124bc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80124b6:	f04f 33ff 	mov.w	r3, #4294967295
 80124ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80124bc:	687b      	ldr	r3, [r7, #4]
}
 80124be:	4618      	mov	r0, r3
 80124c0:	370c      	adds	r7, #12
 80124c2:	46bd      	mov	sp, r7
 80124c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124c8:	4770      	bx	lr
 80124ca:	bf00      	nop
 80124cc:	20002ef8 	.word	0x20002ef8

080124d0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80124d0:	b580      	push	{r7, lr}
 80124d2:	b082      	sub	sp, #8
 80124d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80124d6:	f3ef 8305 	mrs	r3, IPSR
 80124da:	603b      	str	r3, [r7, #0]
  return(result);
 80124dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80124de:	2b00      	cmp	r3, #0
 80124e0:	d003      	beq.n	80124ea <osKernelStart+0x1a>
    stat = osErrorISR;
 80124e2:	f06f 0305 	mvn.w	r3, #5
 80124e6:	607b      	str	r3, [r7, #4]
 80124e8:	e010      	b.n	801250c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80124ea:	4b0b      	ldr	r3, [pc, #44]	@ (8012518 <osKernelStart+0x48>)
 80124ec:	681b      	ldr	r3, [r3, #0]
 80124ee:	2b01      	cmp	r3, #1
 80124f0:	d109      	bne.n	8012506 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80124f2:	f7ff ffbf 	bl	8012474 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80124f6:	4b08      	ldr	r3, [pc, #32]	@ (8012518 <osKernelStart+0x48>)
 80124f8:	2202      	movs	r2, #2
 80124fa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80124fc:	f001 fb9e 	bl	8013c3c <vTaskStartScheduler>
      stat = osOK;
 8012500:	2300      	movs	r3, #0
 8012502:	607b      	str	r3, [r7, #4]
 8012504:	e002      	b.n	801250c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8012506:	f04f 33ff 	mov.w	r3, #4294967295
 801250a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 801250c:	687b      	ldr	r3, [r7, #4]
}
 801250e:	4618      	mov	r0, r3
 8012510:	3708      	adds	r7, #8
 8012512:	46bd      	mov	sp, r7
 8012514:	bd80      	pop	{r7, pc}
 8012516:	bf00      	nop
 8012518:	20002ef8 	.word	0x20002ef8

0801251c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 801251c:	b580      	push	{r7, lr}
 801251e:	b08e      	sub	sp, #56	@ 0x38
 8012520:	af04      	add	r7, sp, #16
 8012522:	60f8      	str	r0, [r7, #12]
 8012524:	60b9      	str	r1, [r7, #8]
 8012526:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8012528:	2300      	movs	r3, #0
 801252a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801252c:	f3ef 8305 	mrs	r3, IPSR
 8012530:	617b      	str	r3, [r7, #20]
  return(result);
 8012532:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8012534:	2b00      	cmp	r3, #0
 8012536:	d17e      	bne.n	8012636 <osThreadNew+0x11a>
 8012538:	68fb      	ldr	r3, [r7, #12]
 801253a:	2b00      	cmp	r3, #0
 801253c:	d07b      	beq.n	8012636 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 801253e:	2380      	movs	r3, #128	@ 0x80
 8012540:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8012542:	2318      	movs	r3, #24
 8012544:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8012546:	2300      	movs	r3, #0
 8012548:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 801254a:	f04f 33ff 	mov.w	r3, #4294967295
 801254e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	2b00      	cmp	r3, #0
 8012554:	d045      	beq.n	80125e2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8012556:	687b      	ldr	r3, [r7, #4]
 8012558:	681b      	ldr	r3, [r3, #0]
 801255a:	2b00      	cmp	r3, #0
 801255c:	d002      	beq.n	8012564 <osThreadNew+0x48>
        name = attr->name;
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	681b      	ldr	r3, [r3, #0]
 8012562:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8012564:	687b      	ldr	r3, [r7, #4]
 8012566:	699b      	ldr	r3, [r3, #24]
 8012568:	2b00      	cmp	r3, #0
 801256a:	d002      	beq.n	8012572 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	699b      	ldr	r3, [r3, #24]
 8012570:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8012572:	69fb      	ldr	r3, [r7, #28]
 8012574:	2b00      	cmp	r3, #0
 8012576:	d008      	beq.n	801258a <osThreadNew+0x6e>
 8012578:	69fb      	ldr	r3, [r7, #28]
 801257a:	2b38      	cmp	r3, #56	@ 0x38
 801257c:	d805      	bhi.n	801258a <osThreadNew+0x6e>
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	685b      	ldr	r3, [r3, #4]
 8012582:	f003 0301 	and.w	r3, r3, #1
 8012586:	2b00      	cmp	r3, #0
 8012588:	d001      	beq.n	801258e <osThreadNew+0x72>
        return (NULL);
 801258a:	2300      	movs	r3, #0
 801258c:	e054      	b.n	8012638 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	695b      	ldr	r3, [r3, #20]
 8012592:	2b00      	cmp	r3, #0
 8012594:	d003      	beq.n	801259e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	695b      	ldr	r3, [r3, #20]
 801259a:	089b      	lsrs	r3, r3, #2
 801259c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	689b      	ldr	r3, [r3, #8]
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	d00e      	beq.n	80125c4 <osThreadNew+0xa8>
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	68db      	ldr	r3, [r3, #12]
 80125aa:	2ba7      	cmp	r3, #167	@ 0xa7
 80125ac:	d90a      	bls.n	80125c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80125b2:	2b00      	cmp	r3, #0
 80125b4:	d006      	beq.n	80125c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80125b6:	687b      	ldr	r3, [r7, #4]
 80125b8:	695b      	ldr	r3, [r3, #20]
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	d002      	beq.n	80125c4 <osThreadNew+0xa8>
        mem = 1;
 80125be:	2301      	movs	r3, #1
 80125c0:	61bb      	str	r3, [r7, #24]
 80125c2:	e010      	b.n	80125e6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80125c4:	687b      	ldr	r3, [r7, #4]
 80125c6:	689b      	ldr	r3, [r3, #8]
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	d10c      	bne.n	80125e6 <osThreadNew+0xca>
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	68db      	ldr	r3, [r3, #12]
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	d108      	bne.n	80125e6 <osThreadNew+0xca>
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	691b      	ldr	r3, [r3, #16]
 80125d8:	2b00      	cmp	r3, #0
 80125da:	d104      	bne.n	80125e6 <osThreadNew+0xca>
          mem = 0;
 80125dc:	2300      	movs	r3, #0
 80125de:	61bb      	str	r3, [r7, #24]
 80125e0:	e001      	b.n	80125e6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80125e2:	2300      	movs	r3, #0
 80125e4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80125e6:	69bb      	ldr	r3, [r7, #24]
 80125e8:	2b01      	cmp	r3, #1
 80125ea:	d110      	bne.n	801260e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80125f0:	687a      	ldr	r2, [r7, #4]
 80125f2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80125f4:	9202      	str	r2, [sp, #8]
 80125f6:	9301      	str	r3, [sp, #4]
 80125f8:	69fb      	ldr	r3, [r7, #28]
 80125fa:	9300      	str	r3, [sp, #0]
 80125fc:	68bb      	ldr	r3, [r7, #8]
 80125fe:	6a3a      	ldr	r2, [r7, #32]
 8012600:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012602:	68f8      	ldr	r0, [r7, #12]
 8012604:	f001 f8dc 	bl	80137c0 <xTaskCreateStatic>
 8012608:	4603      	mov	r3, r0
 801260a:	613b      	str	r3, [r7, #16]
 801260c:	e013      	b.n	8012636 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 801260e:	69bb      	ldr	r3, [r7, #24]
 8012610:	2b00      	cmp	r3, #0
 8012612:	d110      	bne.n	8012636 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8012614:	6a3b      	ldr	r3, [r7, #32]
 8012616:	b29a      	uxth	r2, r3
 8012618:	f107 0310 	add.w	r3, r7, #16
 801261c:	9301      	str	r3, [sp, #4]
 801261e:	69fb      	ldr	r3, [r7, #28]
 8012620:	9300      	str	r3, [sp, #0]
 8012622:	68bb      	ldr	r3, [r7, #8]
 8012624:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012626:	68f8      	ldr	r0, [r7, #12]
 8012628:	f001 f92a 	bl	8013880 <xTaskCreate>
 801262c:	4603      	mov	r3, r0
 801262e:	2b01      	cmp	r3, #1
 8012630:	d001      	beq.n	8012636 <osThreadNew+0x11a>
            hTask = NULL;
 8012632:	2300      	movs	r3, #0
 8012634:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8012636:	693b      	ldr	r3, [r7, #16]
}
 8012638:	4618      	mov	r0, r3
 801263a:	3728      	adds	r7, #40	@ 0x28
 801263c:	46bd      	mov	sp, r7
 801263e:	bd80      	pop	{r7, pc}

08012640 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8012640:	b580      	push	{r7, lr}
 8012642:	b086      	sub	sp, #24
 8012644:	af00      	add	r7, sp, #0
 8012646:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8012648:	2300      	movs	r3, #0
 801264a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801264c:	f3ef 8305 	mrs	r3, IPSR
 8012650:	60fb      	str	r3, [r7, #12]
  return(result);
 8012652:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8012654:	2b00      	cmp	r3, #0
 8012656:	d12d      	bne.n	80126b4 <osEventFlagsNew+0x74>
    mem = -1;
 8012658:	f04f 33ff 	mov.w	r3, #4294967295
 801265c:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	2b00      	cmp	r3, #0
 8012662:	d015      	beq.n	8012690 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8012664:	687b      	ldr	r3, [r7, #4]
 8012666:	689b      	ldr	r3, [r3, #8]
 8012668:	2b00      	cmp	r3, #0
 801266a:	d006      	beq.n	801267a <osEventFlagsNew+0x3a>
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	68db      	ldr	r3, [r3, #12]
 8012670:	2b1f      	cmp	r3, #31
 8012672:	d902      	bls.n	801267a <osEventFlagsNew+0x3a>
        mem = 1;
 8012674:	2301      	movs	r3, #1
 8012676:	613b      	str	r3, [r7, #16]
 8012678:	e00c      	b.n	8012694 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	689b      	ldr	r3, [r3, #8]
 801267e:	2b00      	cmp	r3, #0
 8012680:	d108      	bne.n	8012694 <osEventFlagsNew+0x54>
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	68db      	ldr	r3, [r3, #12]
 8012686:	2b00      	cmp	r3, #0
 8012688:	d104      	bne.n	8012694 <osEventFlagsNew+0x54>
          mem = 0;
 801268a:	2300      	movs	r3, #0
 801268c:	613b      	str	r3, [r7, #16]
 801268e:	e001      	b.n	8012694 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8012690:	2300      	movs	r3, #0
 8012692:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8012694:	693b      	ldr	r3, [r7, #16]
 8012696:	2b01      	cmp	r3, #1
 8012698:	d106      	bne.n	80126a8 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	689b      	ldr	r3, [r3, #8]
 801269e:	4618      	mov	r0, r3
 80126a0:	f000 f8ea 	bl	8012878 <xEventGroupCreateStatic>
 80126a4:	6178      	str	r0, [r7, #20]
 80126a6:	e005      	b.n	80126b4 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 80126a8:	693b      	ldr	r3, [r7, #16]
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d102      	bne.n	80126b4 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 80126ae:	f000 f91c 	bl	80128ea <xEventGroupCreate>
 80126b2:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 80126b4:	697b      	ldr	r3, [r7, #20]
}
 80126b6:	4618      	mov	r0, r3
 80126b8:	3718      	adds	r7, #24
 80126ba:	46bd      	mov	sp, r7
 80126bc:	bd80      	pop	{r7, pc}
	...

080126c0 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 80126c0:	b580      	push	{r7, lr}
 80126c2:	b086      	sub	sp, #24
 80126c4:	af00      	add	r7, sp, #0
 80126c6:	6078      	str	r0, [r7, #4]
 80126c8:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80126ca:	687b      	ldr	r3, [r7, #4]
 80126cc:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80126ce:	693b      	ldr	r3, [r7, #16]
 80126d0:	2b00      	cmp	r3, #0
 80126d2:	d003      	beq.n	80126dc <osEventFlagsSet+0x1c>
 80126d4:	683b      	ldr	r3, [r7, #0]
 80126d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80126da:	d303      	bcc.n	80126e4 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 80126dc:	f06f 0303 	mvn.w	r3, #3
 80126e0:	617b      	str	r3, [r7, #20]
 80126e2:	e028      	b.n	8012736 <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80126e4:	f3ef 8305 	mrs	r3, IPSR
 80126e8:	60fb      	str	r3, [r7, #12]
  return(result);
 80126ea:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80126ec:	2b00      	cmp	r3, #0
 80126ee:	d01d      	beq.n	801272c <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 80126f0:	2300      	movs	r3, #0
 80126f2:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 80126f4:	f107 0308 	add.w	r3, r7, #8
 80126f8:	461a      	mov	r2, r3
 80126fa:	6839      	ldr	r1, [r7, #0]
 80126fc:	6938      	ldr	r0, [r7, #16]
 80126fe:	f000 fa9d 	bl	8012c3c <xEventGroupSetBitsFromISR>
 8012702:	4603      	mov	r3, r0
 8012704:	2b00      	cmp	r3, #0
 8012706:	d103      	bne.n	8012710 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8012708:	f06f 0302 	mvn.w	r3, #2
 801270c:	617b      	str	r3, [r7, #20]
 801270e:	e012      	b.n	8012736 <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8012710:	683b      	ldr	r3, [r7, #0]
 8012712:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8012714:	68bb      	ldr	r3, [r7, #8]
 8012716:	2b00      	cmp	r3, #0
 8012718:	d00d      	beq.n	8012736 <osEventFlagsSet+0x76>
 801271a:	4b09      	ldr	r3, [pc, #36]	@ (8012740 <osEventFlagsSet+0x80>)
 801271c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012720:	601a      	str	r2, [r3, #0]
 8012722:	f3bf 8f4f 	dsb	sy
 8012726:	f3bf 8f6f 	isb	sy
 801272a:	e004      	b.n	8012736 <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 801272c:	6839      	ldr	r1, [r7, #0]
 801272e:	6938      	ldr	r0, [r7, #16]
 8012730:	f000 f9c8 	bl	8012ac4 <xEventGroupSetBits>
 8012734:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8012736:	697b      	ldr	r3, [r7, #20]
}
 8012738:	4618      	mov	r0, r3
 801273a:	3718      	adds	r7, #24
 801273c:	46bd      	mov	sp, r7
 801273e:	bd80      	pop	{r7, pc}
 8012740:	e000ed04 	.word	0xe000ed04

08012744 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8012744:	b580      	push	{r7, lr}
 8012746:	b08c      	sub	sp, #48	@ 0x30
 8012748:	af02      	add	r7, sp, #8
 801274a:	60f8      	str	r0, [r7, #12]
 801274c:	60b9      	str	r1, [r7, #8]
 801274e:	607a      	str	r2, [r7, #4]
 8012750:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8012752:	68fb      	ldr	r3, [r7, #12]
 8012754:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8012756:	69bb      	ldr	r3, [r7, #24]
 8012758:	2b00      	cmp	r3, #0
 801275a:	d003      	beq.n	8012764 <osEventFlagsWait+0x20>
 801275c:	68bb      	ldr	r3, [r7, #8]
 801275e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012762:	d303      	bcc.n	801276c <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8012764:	f06f 0303 	mvn.w	r3, #3
 8012768:	61fb      	str	r3, [r7, #28]
 801276a:	e04b      	b.n	8012804 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801276c:	f3ef 8305 	mrs	r3, IPSR
 8012770:	617b      	str	r3, [r7, #20]
  return(result);
 8012772:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8012774:	2b00      	cmp	r3, #0
 8012776:	d003      	beq.n	8012780 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8012778:	f06f 0305 	mvn.w	r3, #5
 801277c:	61fb      	str	r3, [r7, #28]
 801277e:	e041      	b.n	8012804 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	f003 0301 	and.w	r3, r3, #1
 8012786:	2b00      	cmp	r3, #0
 8012788:	d002      	beq.n	8012790 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 801278a:	2301      	movs	r3, #1
 801278c:	627b      	str	r3, [r7, #36]	@ 0x24
 801278e:	e001      	b.n	8012794 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 8012790:	2300      	movs	r3, #0
 8012792:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	f003 0302 	and.w	r3, r3, #2
 801279a:	2b00      	cmp	r3, #0
 801279c:	d002      	beq.n	80127a4 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 801279e:	2300      	movs	r3, #0
 80127a0:	623b      	str	r3, [r7, #32]
 80127a2:	e001      	b.n	80127a8 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 80127a4:	2301      	movs	r3, #1
 80127a6:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 80127a8:	683b      	ldr	r3, [r7, #0]
 80127aa:	9300      	str	r3, [sp, #0]
 80127ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127ae:	6a3a      	ldr	r2, [r7, #32]
 80127b0:	68b9      	ldr	r1, [r7, #8]
 80127b2:	69b8      	ldr	r0, [r7, #24]
 80127b4:	f000 f8b4 	bl	8012920 <xEventGroupWaitBits>
 80127b8:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	f003 0301 	and.w	r3, r3, #1
 80127c0:	2b00      	cmp	r3, #0
 80127c2:	d010      	beq.n	80127e6 <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 80127c4:	68ba      	ldr	r2, [r7, #8]
 80127c6:	69fb      	ldr	r3, [r7, #28]
 80127c8:	4013      	ands	r3, r2
 80127ca:	68ba      	ldr	r2, [r7, #8]
 80127cc:	429a      	cmp	r2, r3
 80127ce:	d019      	beq.n	8012804 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 80127d0:	683b      	ldr	r3, [r7, #0]
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	d003      	beq.n	80127de <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 80127d6:	f06f 0301 	mvn.w	r3, #1
 80127da:	61fb      	str	r3, [r7, #28]
 80127dc:	e012      	b.n	8012804 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 80127de:	f06f 0302 	mvn.w	r3, #2
 80127e2:	61fb      	str	r3, [r7, #28]
 80127e4:	e00e      	b.n	8012804 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 80127e6:	68ba      	ldr	r2, [r7, #8]
 80127e8:	69fb      	ldr	r3, [r7, #28]
 80127ea:	4013      	ands	r3, r2
 80127ec:	2b00      	cmp	r3, #0
 80127ee:	d109      	bne.n	8012804 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 80127f0:	683b      	ldr	r3, [r7, #0]
 80127f2:	2b00      	cmp	r3, #0
 80127f4:	d003      	beq.n	80127fe <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 80127f6:	f06f 0301 	mvn.w	r3, #1
 80127fa:	61fb      	str	r3, [r7, #28]
 80127fc:	e002      	b.n	8012804 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 80127fe:	f06f 0302 	mvn.w	r3, #2
 8012802:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8012804:	69fb      	ldr	r3, [r7, #28]
}
 8012806:	4618      	mov	r0, r3
 8012808:	3728      	adds	r7, #40	@ 0x28
 801280a:	46bd      	mov	sp, r7
 801280c:	bd80      	pop	{r7, pc}
	...

08012810 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8012810:	b480      	push	{r7}
 8012812:	b085      	sub	sp, #20
 8012814:	af00      	add	r7, sp, #0
 8012816:	60f8      	str	r0, [r7, #12]
 8012818:	60b9      	str	r1, [r7, #8]
 801281a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 801281c:	68fb      	ldr	r3, [r7, #12]
 801281e:	4a07      	ldr	r2, [pc, #28]	@ (801283c <vApplicationGetIdleTaskMemory+0x2c>)
 8012820:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8012822:	68bb      	ldr	r3, [r7, #8]
 8012824:	4a06      	ldr	r2, [pc, #24]	@ (8012840 <vApplicationGetIdleTaskMemory+0x30>)
 8012826:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	2280      	movs	r2, #128	@ 0x80
 801282c:	601a      	str	r2, [r3, #0]
}
 801282e:	bf00      	nop
 8012830:	3714      	adds	r7, #20
 8012832:	46bd      	mov	sp, r7
 8012834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012838:	4770      	bx	lr
 801283a:	bf00      	nop
 801283c:	20002efc 	.word	0x20002efc
 8012840:	20002fa4 	.word	0x20002fa4

08012844 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8012844:	b480      	push	{r7}
 8012846:	b085      	sub	sp, #20
 8012848:	af00      	add	r7, sp, #0
 801284a:	60f8      	str	r0, [r7, #12]
 801284c:	60b9      	str	r1, [r7, #8]
 801284e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8012850:	68fb      	ldr	r3, [r7, #12]
 8012852:	4a07      	ldr	r2, [pc, #28]	@ (8012870 <vApplicationGetTimerTaskMemory+0x2c>)
 8012854:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8012856:	68bb      	ldr	r3, [r7, #8]
 8012858:	4a06      	ldr	r2, [pc, #24]	@ (8012874 <vApplicationGetTimerTaskMemory+0x30>)
 801285a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012862:	601a      	str	r2, [r3, #0]
}
 8012864:	bf00      	nop
 8012866:	3714      	adds	r7, #20
 8012868:	46bd      	mov	sp, r7
 801286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801286e:	4770      	bx	lr
 8012870:	200031a4 	.word	0x200031a4
 8012874:	2000324c 	.word	0x2000324c

08012878 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8012878:	b580      	push	{r7, lr}
 801287a:	b086      	sub	sp, #24
 801287c:	af00      	add	r7, sp, #0
 801287e:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8012880:	687b      	ldr	r3, [r7, #4]
 8012882:	2b00      	cmp	r3, #0
 8012884:	d10b      	bne.n	801289e <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8012886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801288a:	f383 8811 	msr	BASEPRI, r3
 801288e:	f3bf 8f6f 	isb	sy
 8012892:	f3bf 8f4f 	dsb	sy
 8012896:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8012898:	bf00      	nop
 801289a:	bf00      	nop
 801289c:	e7fd      	b.n	801289a <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 801289e:	2320      	movs	r3, #32
 80128a0:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80128a2:	68bb      	ldr	r3, [r7, #8]
 80128a4:	2b20      	cmp	r3, #32
 80128a6:	d00b      	beq.n	80128c0 <xEventGroupCreateStatic+0x48>
	__asm volatile
 80128a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128ac:	f383 8811 	msr	BASEPRI, r3
 80128b0:	f3bf 8f6f 	isb	sy
 80128b4:	f3bf 8f4f 	dsb	sy
 80128b8:	60fb      	str	r3, [r7, #12]
}
 80128ba:	bf00      	nop
 80128bc:	bf00      	nop
 80128be:	e7fd      	b.n	80128bc <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 80128c4:	697b      	ldr	r3, [r7, #20]
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	d00a      	beq.n	80128e0 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 80128ca:	697b      	ldr	r3, [r7, #20]
 80128cc:	2200      	movs	r2, #0
 80128ce:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80128d0:	697b      	ldr	r3, [r7, #20]
 80128d2:	3304      	adds	r3, #4
 80128d4:	4618      	mov	r0, r3
 80128d6:	f000 f9c5 	bl	8012c64 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 80128da:	697b      	ldr	r3, [r7, #20]
 80128dc:	2201      	movs	r2, #1
 80128de:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 80128e0:	697b      	ldr	r3, [r7, #20]
	}
 80128e2:	4618      	mov	r0, r3
 80128e4:	3718      	adds	r7, #24
 80128e6:	46bd      	mov	sp, r7
 80128e8:	bd80      	pop	{r7, pc}

080128ea <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80128ea:	b580      	push	{r7, lr}
 80128ec:	b082      	sub	sp, #8
 80128ee:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80128f0:	2020      	movs	r0, #32
 80128f2:	f002 fd7b 	bl	80153ec <pvPortMalloc>
 80128f6:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80128f8:	687b      	ldr	r3, [r7, #4]
 80128fa:	2b00      	cmp	r3, #0
 80128fc:	d00a      	beq.n	8012914 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	2200      	movs	r2, #0
 8012902:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	3304      	adds	r3, #4
 8012908:	4618      	mov	r0, r3
 801290a:	f000 f9ab 	bl	8012c64 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	2200      	movs	r2, #0
 8012912:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8012914:	687b      	ldr	r3, [r7, #4]
	}
 8012916:	4618      	mov	r0, r3
 8012918:	3708      	adds	r7, #8
 801291a:	46bd      	mov	sp, r7
 801291c:	bd80      	pop	{r7, pc}
	...

08012920 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8012920:	b580      	push	{r7, lr}
 8012922:	b090      	sub	sp, #64	@ 0x40
 8012924:	af00      	add	r7, sp, #0
 8012926:	60f8      	str	r0, [r7, #12]
 8012928:	60b9      	str	r1, [r7, #8]
 801292a:	607a      	str	r2, [r7, #4]
 801292c:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 801292e:	68fb      	ldr	r3, [r7, #12]
 8012930:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8012932:	2300      	movs	r3, #0
 8012934:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8012936:	2300      	movs	r3, #0
 8012938:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 801293a:	68fb      	ldr	r3, [r7, #12]
 801293c:	2b00      	cmp	r3, #0
 801293e:	d10b      	bne.n	8012958 <xEventGroupWaitBits+0x38>
	__asm volatile
 8012940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012944:	f383 8811 	msr	BASEPRI, r3
 8012948:	f3bf 8f6f 	isb	sy
 801294c:	f3bf 8f4f 	dsb	sy
 8012950:	623b      	str	r3, [r7, #32]
}
 8012952:	bf00      	nop
 8012954:	bf00      	nop
 8012956:	e7fd      	b.n	8012954 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8012958:	68bb      	ldr	r3, [r7, #8]
 801295a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801295e:	d30b      	bcc.n	8012978 <xEventGroupWaitBits+0x58>
	__asm volatile
 8012960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012964:	f383 8811 	msr	BASEPRI, r3
 8012968:	f3bf 8f6f 	isb	sy
 801296c:	f3bf 8f4f 	dsb	sy
 8012970:	61fb      	str	r3, [r7, #28]
}
 8012972:	bf00      	nop
 8012974:	bf00      	nop
 8012976:	e7fd      	b.n	8012974 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8012978:	68bb      	ldr	r3, [r7, #8]
 801297a:	2b00      	cmp	r3, #0
 801297c:	d10b      	bne.n	8012996 <xEventGroupWaitBits+0x76>
	__asm volatile
 801297e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012982:	f383 8811 	msr	BASEPRI, r3
 8012986:	f3bf 8f6f 	isb	sy
 801298a:	f3bf 8f4f 	dsb	sy
 801298e:	61bb      	str	r3, [r7, #24]
}
 8012990:	bf00      	nop
 8012992:	bf00      	nop
 8012994:	e7fd      	b.n	8012992 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012996:	f001 fe65 	bl	8014664 <xTaskGetSchedulerState>
 801299a:	4603      	mov	r3, r0
 801299c:	2b00      	cmp	r3, #0
 801299e:	d102      	bne.n	80129a6 <xEventGroupWaitBits+0x86>
 80129a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80129a2:	2b00      	cmp	r3, #0
 80129a4:	d101      	bne.n	80129aa <xEventGroupWaitBits+0x8a>
 80129a6:	2301      	movs	r3, #1
 80129a8:	e000      	b.n	80129ac <xEventGroupWaitBits+0x8c>
 80129aa:	2300      	movs	r3, #0
 80129ac:	2b00      	cmp	r3, #0
 80129ae:	d10b      	bne.n	80129c8 <xEventGroupWaitBits+0xa8>
	__asm volatile
 80129b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129b4:	f383 8811 	msr	BASEPRI, r3
 80129b8:	f3bf 8f6f 	isb	sy
 80129bc:	f3bf 8f4f 	dsb	sy
 80129c0:	617b      	str	r3, [r7, #20]
}
 80129c2:	bf00      	nop
 80129c4:	bf00      	nop
 80129c6:	e7fd      	b.n	80129c4 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 80129c8:	f001 f9a8 	bl	8013d1c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80129cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129ce:	681b      	ldr	r3, [r3, #0]
 80129d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80129d2:	683a      	ldr	r2, [r7, #0]
 80129d4:	68b9      	ldr	r1, [r7, #8]
 80129d6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80129d8:	f000 f90d 	bl	8012bf6 <prvTestWaitCondition>
 80129dc:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 80129de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129e0:	2b00      	cmp	r3, #0
 80129e2:	d00e      	beq.n	8012a02 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80129e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80129e8:	2300      	movs	r3, #0
 80129ea:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	d028      	beq.n	8012a44 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80129f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129f4:	681a      	ldr	r2, [r3, #0]
 80129f6:	68bb      	ldr	r3, [r7, #8]
 80129f8:	43db      	mvns	r3, r3
 80129fa:	401a      	ands	r2, r3
 80129fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129fe:	601a      	str	r2, [r3, #0]
 8012a00:	e020      	b.n	8012a44 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8012a02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	d104      	bne.n	8012a12 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8012a08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8012a0c:	2301      	movs	r3, #1
 8012a0e:	633b      	str	r3, [r7, #48]	@ 0x30
 8012a10:	e018      	b.n	8012a44 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8012a12:	687b      	ldr	r3, [r7, #4]
 8012a14:	2b00      	cmp	r3, #0
 8012a16:	d003      	beq.n	8012a20 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8012a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8012a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8012a20:	683b      	ldr	r3, [r7, #0]
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d003      	beq.n	8012a2e <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8012a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a28:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8012a2c:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8012a2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012a30:	1d18      	adds	r0, r3, #4
 8012a32:	68ba      	ldr	r2, [r7, #8]
 8012a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a36:	4313      	orrs	r3, r2
 8012a38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012a3a:	4619      	mov	r1, r3
 8012a3c:	f001 fb7e 	bl	801413c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8012a40:	2300      	movs	r3, #0
 8012a42:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8012a44:	f001 f978 	bl	8013d38 <xTaskResumeAll>
 8012a48:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8012a4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012a4c:	2b00      	cmp	r3, #0
 8012a4e:	d031      	beq.n	8012ab4 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8012a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d107      	bne.n	8012a66 <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8012a56:	4b1a      	ldr	r3, [pc, #104]	@ (8012ac0 <xEventGroupWaitBits+0x1a0>)
 8012a58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012a5c:	601a      	str	r2, [r3, #0]
 8012a5e:	f3bf 8f4f 	dsb	sy
 8012a62:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8012a66:	f001 fe8b 	bl	8014780 <uxTaskResetEventItemValue>
 8012a6a:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8012a6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012a6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8012a72:	2b00      	cmp	r3, #0
 8012a74:	d11a      	bne.n	8012aac <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8012a76:	f002 fb97 	bl	80151a8 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8012a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012a7c:	681b      	ldr	r3, [r3, #0]
 8012a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8012a80:	683a      	ldr	r2, [r7, #0]
 8012a82:	68b9      	ldr	r1, [r7, #8]
 8012a84:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8012a86:	f000 f8b6 	bl	8012bf6 <prvTestWaitCondition>
 8012a8a:	4603      	mov	r3, r0
 8012a8c:	2b00      	cmp	r3, #0
 8012a8e:	d009      	beq.n	8012aa4 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	2b00      	cmp	r3, #0
 8012a94:	d006      	beq.n	8012aa4 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8012a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012a98:	681a      	ldr	r2, [r3, #0]
 8012a9a:	68bb      	ldr	r3, [r7, #8]
 8012a9c:	43db      	mvns	r3, r3
 8012a9e:	401a      	ands	r2, r3
 8012aa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012aa2:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8012aa4:	2301      	movs	r3, #1
 8012aa6:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8012aa8:	f002 fbb0 	bl	801520c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8012aac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012aae:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8012ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8012ab4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8012ab6:	4618      	mov	r0, r3
 8012ab8:	3740      	adds	r7, #64	@ 0x40
 8012aba:	46bd      	mov	sp, r7
 8012abc:	bd80      	pop	{r7, pc}
 8012abe:	bf00      	nop
 8012ac0:	e000ed04 	.word	0xe000ed04

08012ac4 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8012ac4:	b580      	push	{r7, lr}
 8012ac6:	b08e      	sub	sp, #56	@ 0x38
 8012ac8:	af00      	add	r7, sp, #0
 8012aca:	6078      	str	r0, [r7, #4]
 8012acc:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8012ace:	2300      	movs	r3, #0
 8012ad0:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8012ad6:	2300      	movs	r3, #0
 8012ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8012ada:	687b      	ldr	r3, [r7, #4]
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	d10b      	bne.n	8012af8 <xEventGroupSetBits+0x34>
	__asm volatile
 8012ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ae4:	f383 8811 	msr	BASEPRI, r3
 8012ae8:	f3bf 8f6f 	isb	sy
 8012aec:	f3bf 8f4f 	dsb	sy
 8012af0:	613b      	str	r3, [r7, #16]
}
 8012af2:	bf00      	nop
 8012af4:	bf00      	nop
 8012af6:	e7fd      	b.n	8012af4 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8012af8:	683b      	ldr	r3, [r7, #0]
 8012afa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012afe:	d30b      	bcc.n	8012b18 <xEventGroupSetBits+0x54>
	__asm volatile
 8012b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b04:	f383 8811 	msr	BASEPRI, r3
 8012b08:	f3bf 8f6f 	isb	sy
 8012b0c:	f3bf 8f4f 	dsb	sy
 8012b10:	60fb      	str	r3, [r7, #12]
}
 8012b12:	bf00      	nop
 8012b14:	bf00      	nop
 8012b16:	e7fd      	b.n	8012b14 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8012b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b1a:	3304      	adds	r3, #4
 8012b1c:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b20:	3308      	adds	r3, #8
 8012b22:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8012b24:	f001 f8fa 	bl	8013d1c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8012b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b2a:	68db      	ldr	r3, [r3, #12]
 8012b2c:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8012b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b30:	681a      	ldr	r2, [r3, #0]
 8012b32:	683b      	ldr	r3, [r7, #0]
 8012b34:	431a      	orrs	r2, r3
 8012b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b38:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8012b3a:	e03c      	b.n	8012bb6 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8012b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012b3e:	685b      	ldr	r3, [r3, #4]
 8012b40:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8012b42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012b44:	681b      	ldr	r3, [r3, #0]
 8012b46:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8012b48:	2300      	movs	r3, #0
 8012b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8012b4c:	69bb      	ldr	r3, [r7, #24]
 8012b4e:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8012b52:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8012b54:	69bb      	ldr	r3, [r7, #24]
 8012b56:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8012b5a:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8012b5c:	697b      	ldr	r3, [r7, #20]
 8012b5e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8012b62:	2b00      	cmp	r3, #0
 8012b64:	d108      	bne.n	8012b78 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8012b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b68:	681a      	ldr	r2, [r3, #0]
 8012b6a:	69bb      	ldr	r3, [r7, #24]
 8012b6c:	4013      	ands	r3, r2
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	d00b      	beq.n	8012b8a <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8012b72:	2301      	movs	r3, #1
 8012b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012b76:	e008      	b.n	8012b8a <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8012b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b7a:	681a      	ldr	r2, [r3, #0]
 8012b7c:	69bb      	ldr	r3, [r7, #24]
 8012b7e:	4013      	ands	r3, r2
 8012b80:	69ba      	ldr	r2, [r7, #24]
 8012b82:	429a      	cmp	r2, r3
 8012b84:	d101      	bne.n	8012b8a <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8012b86:	2301      	movs	r3, #1
 8012b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8012b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	d010      	beq.n	8012bb2 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8012b90:	697b      	ldr	r3, [r7, #20]
 8012b92:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8012b96:	2b00      	cmp	r3, #0
 8012b98:	d003      	beq.n	8012ba2 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8012b9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012b9c:	69bb      	ldr	r3, [r7, #24]
 8012b9e:	4313      	orrs	r3, r2
 8012ba0:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8012ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ba4:	681b      	ldr	r3, [r3, #0]
 8012ba6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8012baa:	4619      	mov	r1, r3
 8012bac:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8012bae:	f001 fb93 	bl	80142d8 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8012bb2:	69fb      	ldr	r3, [r7, #28]
 8012bb4:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8012bb6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012bb8:	6a3b      	ldr	r3, [r7, #32]
 8012bba:	429a      	cmp	r2, r3
 8012bbc:	d1be      	bne.n	8012b3c <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8012bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012bc0:	681a      	ldr	r2, [r3, #0]
 8012bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bc4:	43db      	mvns	r3, r3
 8012bc6:	401a      	ands	r2, r3
 8012bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012bca:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8012bcc:	f001 f8b4 	bl	8013d38 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8012bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012bd2:	681b      	ldr	r3, [r3, #0]
}
 8012bd4:	4618      	mov	r0, r3
 8012bd6:	3738      	adds	r7, #56	@ 0x38
 8012bd8:	46bd      	mov	sp, r7
 8012bda:	bd80      	pop	{r7, pc}

08012bdc <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8012bdc:	b580      	push	{r7, lr}
 8012bde:	b082      	sub	sp, #8
 8012be0:	af00      	add	r7, sp, #0
 8012be2:	6078      	str	r0, [r7, #4]
 8012be4:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8012be6:	6839      	ldr	r1, [r7, #0]
 8012be8:	6878      	ldr	r0, [r7, #4]
 8012bea:	f7ff ff6b 	bl	8012ac4 <xEventGroupSetBits>
}
 8012bee:	bf00      	nop
 8012bf0:	3708      	adds	r7, #8
 8012bf2:	46bd      	mov	sp, r7
 8012bf4:	bd80      	pop	{r7, pc}

08012bf6 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8012bf6:	b480      	push	{r7}
 8012bf8:	b087      	sub	sp, #28
 8012bfa:	af00      	add	r7, sp, #0
 8012bfc:	60f8      	str	r0, [r7, #12]
 8012bfe:	60b9      	str	r1, [r7, #8]
 8012c00:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8012c02:	2300      	movs	r3, #0
 8012c04:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	2b00      	cmp	r3, #0
 8012c0a:	d107      	bne.n	8012c1c <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8012c0c:	68fa      	ldr	r2, [r7, #12]
 8012c0e:	68bb      	ldr	r3, [r7, #8]
 8012c10:	4013      	ands	r3, r2
 8012c12:	2b00      	cmp	r3, #0
 8012c14:	d00a      	beq.n	8012c2c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8012c16:	2301      	movs	r3, #1
 8012c18:	617b      	str	r3, [r7, #20]
 8012c1a:	e007      	b.n	8012c2c <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8012c1c:	68fa      	ldr	r2, [r7, #12]
 8012c1e:	68bb      	ldr	r3, [r7, #8]
 8012c20:	4013      	ands	r3, r2
 8012c22:	68ba      	ldr	r2, [r7, #8]
 8012c24:	429a      	cmp	r2, r3
 8012c26:	d101      	bne.n	8012c2c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8012c28:	2301      	movs	r3, #1
 8012c2a:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8012c2c:	697b      	ldr	r3, [r7, #20]
}
 8012c2e:	4618      	mov	r0, r3
 8012c30:	371c      	adds	r7, #28
 8012c32:	46bd      	mov	sp, r7
 8012c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c38:	4770      	bx	lr
	...

08012c3c <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8012c3c:	b580      	push	{r7, lr}
 8012c3e:	b086      	sub	sp, #24
 8012c40:	af00      	add	r7, sp, #0
 8012c42:	60f8      	str	r0, [r7, #12]
 8012c44:	60b9      	str	r1, [r7, #8]
 8012c46:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	68ba      	ldr	r2, [r7, #8]
 8012c4c:	68f9      	ldr	r1, [r7, #12]
 8012c4e:	4804      	ldr	r0, [pc, #16]	@ (8012c60 <xEventGroupSetBitsFromISR+0x24>)
 8012c50:	f002 f95c 	bl	8014f0c <xTimerPendFunctionCallFromISR>
 8012c54:	6178      	str	r0, [r7, #20]

		return xReturn;
 8012c56:	697b      	ldr	r3, [r7, #20]
	}
 8012c58:	4618      	mov	r0, r3
 8012c5a:	3718      	adds	r7, #24
 8012c5c:	46bd      	mov	sp, r7
 8012c5e:	bd80      	pop	{r7, pc}
 8012c60:	08012bdd 	.word	0x08012bdd

08012c64 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8012c64:	b480      	push	{r7}
 8012c66:	b083      	sub	sp, #12
 8012c68:	af00      	add	r7, sp, #0
 8012c6a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	f103 0208 	add.w	r2, r3, #8
 8012c72:	687b      	ldr	r3, [r7, #4]
 8012c74:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	f04f 32ff 	mov.w	r2, #4294967295
 8012c7c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	f103 0208 	add.w	r2, r3, #8
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012c88:	687b      	ldr	r3, [r7, #4]
 8012c8a:	f103 0208 	add.w	r2, r3, #8
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	2200      	movs	r2, #0
 8012c96:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8012c98:	bf00      	nop
 8012c9a:	370c      	adds	r7, #12
 8012c9c:	46bd      	mov	sp, r7
 8012c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ca2:	4770      	bx	lr

08012ca4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8012ca4:	b480      	push	{r7}
 8012ca6:	b083      	sub	sp, #12
 8012ca8:	af00      	add	r7, sp, #0
 8012caa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	2200      	movs	r2, #0
 8012cb0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8012cb2:	bf00      	nop
 8012cb4:	370c      	adds	r7, #12
 8012cb6:	46bd      	mov	sp, r7
 8012cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cbc:	4770      	bx	lr

08012cbe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012cbe:	b480      	push	{r7}
 8012cc0:	b085      	sub	sp, #20
 8012cc2:	af00      	add	r7, sp, #0
 8012cc4:	6078      	str	r0, [r7, #4]
 8012cc6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	685b      	ldr	r3, [r3, #4]
 8012ccc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8012cce:	683b      	ldr	r3, [r7, #0]
 8012cd0:	68fa      	ldr	r2, [r7, #12]
 8012cd2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8012cd4:	68fb      	ldr	r3, [r7, #12]
 8012cd6:	689a      	ldr	r2, [r3, #8]
 8012cd8:	683b      	ldr	r3, [r7, #0]
 8012cda:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8012cdc:	68fb      	ldr	r3, [r7, #12]
 8012cde:	689b      	ldr	r3, [r3, #8]
 8012ce0:	683a      	ldr	r2, [r7, #0]
 8012ce2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8012ce4:	68fb      	ldr	r3, [r7, #12]
 8012ce6:	683a      	ldr	r2, [r7, #0]
 8012ce8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8012cea:	683b      	ldr	r3, [r7, #0]
 8012cec:	687a      	ldr	r2, [r7, #4]
 8012cee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012cf0:	687b      	ldr	r3, [r7, #4]
 8012cf2:	681b      	ldr	r3, [r3, #0]
 8012cf4:	1c5a      	adds	r2, r3, #1
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	601a      	str	r2, [r3, #0]
}
 8012cfa:	bf00      	nop
 8012cfc:	3714      	adds	r7, #20
 8012cfe:	46bd      	mov	sp, r7
 8012d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d04:	4770      	bx	lr

08012d06 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012d06:	b480      	push	{r7}
 8012d08:	b085      	sub	sp, #20
 8012d0a:	af00      	add	r7, sp, #0
 8012d0c:	6078      	str	r0, [r7, #4]
 8012d0e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012d10:	683b      	ldr	r3, [r7, #0]
 8012d12:	681b      	ldr	r3, [r3, #0]
 8012d14:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8012d16:	68bb      	ldr	r3, [r7, #8]
 8012d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d1c:	d103      	bne.n	8012d26 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	691b      	ldr	r3, [r3, #16]
 8012d22:	60fb      	str	r3, [r7, #12]
 8012d24:	e00c      	b.n	8012d40 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8012d26:	687b      	ldr	r3, [r7, #4]
 8012d28:	3308      	adds	r3, #8
 8012d2a:	60fb      	str	r3, [r7, #12]
 8012d2c:	e002      	b.n	8012d34 <vListInsert+0x2e>
 8012d2e:	68fb      	ldr	r3, [r7, #12]
 8012d30:	685b      	ldr	r3, [r3, #4]
 8012d32:	60fb      	str	r3, [r7, #12]
 8012d34:	68fb      	ldr	r3, [r7, #12]
 8012d36:	685b      	ldr	r3, [r3, #4]
 8012d38:	681b      	ldr	r3, [r3, #0]
 8012d3a:	68ba      	ldr	r2, [r7, #8]
 8012d3c:	429a      	cmp	r2, r3
 8012d3e:	d2f6      	bcs.n	8012d2e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8012d40:	68fb      	ldr	r3, [r7, #12]
 8012d42:	685a      	ldr	r2, [r3, #4]
 8012d44:	683b      	ldr	r3, [r7, #0]
 8012d46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8012d48:	683b      	ldr	r3, [r7, #0]
 8012d4a:	685b      	ldr	r3, [r3, #4]
 8012d4c:	683a      	ldr	r2, [r7, #0]
 8012d4e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8012d50:	683b      	ldr	r3, [r7, #0]
 8012d52:	68fa      	ldr	r2, [r7, #12]
 8012d54:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	683a      	ldr	r2, [r7, #0]
 8012d5a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8012d5c:	683b      	ldr	r3, [r7, #0]
 8012d5e:	687a      	ldr	r2, [r7, #4]
 8012d60:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012d62:	687b      	ldr	r3, [r7, #4]
 8012d64:	681b      	ldr	r3, [r3, #0]
 8012d66:	1c5a      	adds	r2, r3, #1
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	601a      	str	r2, [r3, #0]
}
 8012d6c:	bf00      	nop
 8012d6e:	3714      	adds	r7, #20
 8012d70:	46bd      	mov	sp, r7
 8012d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d76:	4770      	bx	lr

08012d78 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8012d78:	b480      	push	{r7}
 8012d7a:	b085      	sub	sp, #20
 8012d7c:	af00      	add	r7, sp, #0
 8012d7e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	691b      	ldr	r3, [r3, #16]
 8012d84:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8012d86:	687b      	ldr	r3, [r7, #4]
 8012d88:	685b      	ldr	r3, [r3, #4]
 8012d8a:	687a      	ldr	r2, [r7, #4]
 8012d8c:	6892      	ldr	r2, [r2, #8]
 8012d8e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	689b      	ldr	r3, [r3, #8]
 8012d94:	687a      	ldr	r2, [r7, #4]
 8012d96:	6852      	ldr	r2, [r2, #4]
 8012d98:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8012d9a:	68fb      	ldr	r3, [r7, #12]
 8012d9c:	685b      	ldr	r3, [r3, #4]
 8012d9e:	687a      	ldr	r2, [r7, #4]
 8012da0:	429a      	cmp	r2, r3
 8012da2:	d103      	bne.n	8012dac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	689a      	ldr	r2, [r3, #8]
 8012da8:	68fb      	ldr	r3, [r7, #12]
 8012daa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	2200      	movs	r2, #0
 8012db0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8012db2:	68fb      	ldr	r3, [r7, #12]
 8012db4:	681b      	ldr	r3, [r3, #0]
 8012db6:	1e5a      	subs	r2, r3, #1
 8012db8:	68fb      	ldr	r3, [r7, #12]
 8012dba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8012dbc:	68fb      	ldr	r3, [r7, #12]
 8012dbe:	681b      	ldr	r3, [r3, #0]
}
 8012dc0:	4618      	mov	r0, r3
 8012dc2:	3714      	adds	r7, #20
 8012dc4:	46bd      	mov	sp, r7
 8012dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dca:	4770      	bx	lr

08012dcc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8012dcc:	b580      	push	{r7, lr}
 8012dce:	b084      	sub	sp, #16
 8012dd0:	af00      	add	r7, sp, #0
 8012dd2:	6078      	str	r0, [r7, #4]
 8012dd4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8012dd6:	687b      	ldr	r3, [r7, #4]
 8012dd8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8012dda:	68fb      	ldr	r3, [r7, #12]
 8012ddc:	2b00      	cmp	r3, #0
 8012dde:	d10b      	bne.n	8012df8 <xQueueGenericReset+0x2c>
	__asm volatile
 8012de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012de4:	f383 8811 	msr	BASEPRI, r3
 8012de8:	f3bf 8f6f 	isb	sy
 8012dec:	f3bf 8f4f 	dsb	sy
 8012df0:	60bb      	str	r3, [r7, #8]
}
 8012df2:	bf00      	nop
 8012df4:	bf00      	nop
 8012df6:	e7fd      	b.n	8012df4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8012df8:	f002 f9d6 	bl	80151a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012dfc:	68fb      	ldr	r3, [r7, #12]
 8012dfe:	681a      	ldr	r2, [r3, #0]
 8012e00:	68fb      	ldr	r3, [r7, #12]
 8012e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012e04:	68f9      	ldr	r1, [r7, #12]
 8012e06:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8012e08:	fb01 f303 	mul.w	r3, r1, r3
 8012e0c:	441a      	add	r2, r3
 8012e0e:	68fb      	ldr	r3, [r7, #12]
 8012e10:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8012e12:	68fb      	ldr	r3, [r7, #12]
 8012e14:	2200      	movs	r2, #0
 8012e16:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8012e18:	68fb      	ldr	r3, [r7, #12]
 8012e1a:	681a      	ldr	r2, [r3, #0]
 8012e1c:	68fb      	ldr	r3, [r7, #12]
 8012e1e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012e20:	68fb      	ldr	r3, [r7, #12]
 8012e22:	681a      	ldr	r2, [r3, #0]
 8012e24:	68fb      	ldr	r3, [r7, #12]
 8012e26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012e28:	3b01      	subs	r3, #1
 8012e2a:	68f9      	ldr	r1, [r7, #12]
 8012e2c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8012e2e:	fb01 f303 	mul.w	r3, r1, r3
 8012e32:	441a      	add	r2, r3
 8012e34:	68fb      	ldr	r3, [r7, #12]
 8012e36:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8012e38:	68fb      	ldr	r3, [r7, #12]
 8012e3a:	22ff      	movs	r2, #255	@ 0xff
 8012e3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8012e40:	68fb      	ldr	r3, [r7, #12]
 8012e42:	22ff      	movs	r2, #255	@ 0xff
 8012e44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8012e48:	683b      	ldr	r3, [r7, #0]
 8012e4a:	2b00      	cmp	r3, #0
 8012e4c:	d114      	bne.n	8012e78 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012e4e:	68fb      	ldr	r3, [r7, #12]
 8012e50:	691b      	ldr	r3, [r3, #16]
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	d01a      	beq.n	8012e8c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012e56:	68fb      	ldr	r3, [r7, #12]
 8012e58:	3310      	adds	r3, #16
 8012e5a:	4618      	mov	r0, r3
 8012e5c:	f001 f9d8 	bl	8014210 <xTaskRemoveFromEventList>
 8012e60:	4603      	mov	r3, r0
 8012e62:	2b00      	cmp	r3, #0
 8012e64:	d012      	beq.n	8012e8c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8012e66:	4b0d      	ldr	r3, [pc, #52]	@ (8012e9c <xQueueGenericReset+0xd0>)
 8012e68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012e6c:	601a      	str	r2, [r3, #0]
 8012e6e:	f3bf 8f4f 	dsb	sy
 8012e72:	f3bf 8f6f 	isb	sy
 8012e76:	e009      	b.n	8012e8c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8012e78:	68fb      	ldr	r3, [r7, #12]
 8012e7a:	3310      	adds	r3, #16
 8012e7c:	4618      	mov	r0, r3
 8012e7e:	f7ff fef1 	bl	8012c64 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8012e82:	68fb      	ldr	r3, [r7, #12]
 8012e84:	3324      	adds	r3, #36	@ 0x24
 8012e86:	4618      	mov	r0, r3
 8012e88:	f7ff feec 	bl	8012c64 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8012e8c:	f002 f9be 	bl	801520c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8012e90:	2301      	movs	r3, #1
}
 8012e92:	4618      	mov	r0, r3
 8012e94:	3710      	adds	r7, #16
 8012e96:	46bd      	mov	sp, r7
 8012e98:	bd80      	pop	{r7, pc}
 8012e9a:	bf00      	nop
 8012e9c:	e000ed04 	.word	0xe000ed04

08012ea0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8012ea0:	b580      	push	{r7, lr}
 8012ea2:	b08e      	sub	sp, #56	@ 0x38
 8012ea4:	af02      	add	r7, sp, #8
 8012ea6:	60f8      	str	r0, [r7, #12]
 8012ea8:	60b9      	str	r1, [r7, #8]
 8012eaa:	607a      	str	r2, [r7, #4]
 8012eac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012eae:	68fb      	ldr	r3, [r7, #12]
 8012eb0:	2b00      	cmp	r3, #0
 8012eb2:	d10b      	bne.n	8012ecc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8012eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012eb8:	f383 8811 	msr	BASEPRI, r3
 8012ebc:	f3bf 8f6f 	isb	sy
 8012ec0:	f3bf 8f4f 	dsb	sy
 8012ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8012ec6:	bf00      	nop
 8012ec8:	bf00      	nop
 8012eca:	e7fd      	b.n	8012ec8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8012ecc:	683b      	ldr	r3, [r7, #0]
 8012ece:	2b00      	cmp	r3, #0
 8012ed0:	d10b      	bne.n	8012eea <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8012ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ed6:	f383 8811 	msr	BASEPRI, r3
 8012eda:	f3bf 8f6f 	isb	sy
 8012ede:	f3bf 8f4f 	dsb	sy
 8012ee2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012ee4:	bf00      	nop
 8012ee6:	bf00      	nop
 8012ee8:	e7fd      	b.n	8012ee6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d002      	beq.n	8012ef6 <xQueueGenericCreateStatic+0x56>
 8012ef0:	68bb      	ldr	r3, [r7, #8]
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	d001      	beq.n	8012efa <xQueueGenericCreateStatic+0x5a>
 8012ef6:	2301      	movs	r3, #1
 8012ef8:	e000      	b.n	8012efc <xQueueGenericCreateStatic+0x5c>
 8012efa:	2300      	movs	r3, #0
 8012efc:	2b00      	cmp	r3, #0
 8012efe:	d10b      	bne.n	8012f18 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8012f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f04:	f383 8811 	msr	BASEPRI, r3
 8012f08:	f3bf 8f6f 	isb	sy
 8012f0c:	f3bf 8f4f 	dsb	sy
 8012f10:	623b      	str	r3, [r7, #32]
}
 8012f12:	bf00      	nop
 8012f14:	bf00      	nop
 8012f16:	e7fd      	b.n	8012f14 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	d102      	bne.n	8012f24 <xQueueGenericCreateStatic+0x84>
 8012f1e:	68bb      	ldr	r3, [r7, #8]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d101      	bne.n	8012f28 <xQueueGenericCreateStatic+0x88>
 8012f24:	2301      	movs	r3, #1
 8012f26:	e000      	b.n	8012f2a <xQueueGenericCreateStatic+0x8a>
 8012f28:	2300      	movs	r3, #0
 8012f2a:	2b00      	cmp	r3, #0
 8012f2c:	d10b      	bne.n	8012f46 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8012f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f32:	f383 8811 	msr	BASEPRI, r3
 8012f36:	f3bf 8f6f 	isb	sy
 8012f3a:	f3bf 8f4f 	dsb	sy
 8012f3e:	61fb      	str	r3, [r7, #28]
}
 8012f40:	bf00      	nop
 8012f42:	bf00      	nop
 8012f44:	e7fd      	b.n	8012f42 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8012f46:	2350      	movs	r3, #80	@ 0x50
 8012f48:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8012f4a:	697b      	ldr	r3, [r7, #20]
 8012f4c:	2b50      	cmp	r3, #80	@ 0x50
 8012f4e:	d00b      	beq.n	8012f68 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8012f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f54:	f383 8811 	msr	BASEPRI, r3
 8012f58:	f3bf 8f6f 	isb	sy
 8012f5c:	f3bf 8f4f 	dsb	sy
 8012f60:	61bb      	str	r3, [r7, #24]
}
 8012f62:	bf00      	nop
 8012f64:	bf00      	nop
 8012f66:	e7fd      	b.n	8012f64 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8012f68:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012f6a:	683b      	ldr	r3, [r7, #0]
 8012f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8012f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f70:	2b00      	cmp	r3, #0
 8012f72:	d00d      	beq.n	8012f90 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8012f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f76:	2201      	movs	r2, #1
 8012f78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012f7c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8012f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f82:	9300      	str	r3, [sp, #0]
 8012f84:	4613      	mov	r3, r2
 8012f86:	687a      	ldr	r2, [r7, #4]
 8012f88:	68b9      	ldr	r1, [r7, #8]
 8012f8a:	68f8      	ldr	r0, [r7, #12]
 8012f8c:	f000 f805 	bl	8012f9a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8012f92:	4618      	mov	r0, r3
 8012f94:	3730      	adds	r7, #48	@ 0x30
 8012f96:	46bd      	mov	sp, r7
 8012f98:	bd80      	pop	{r7, pc}

08012f9a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8012f9a:	b580      	push	{r7, lr}
 8012f9c:	b084      	sub	sp, #16
 8012f9e:	af00      	add	r7, sp, #0
 8012fa0:	60f8      	str	r0, [r7, #12]
 8012fa2:	60b9      	str	r1, [r7, #8]
 8012fa4:	607a      	str	r2, [r7, #4]
 8012fa6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8012fa8:	68bb      	ldr	r3, [r7, #8]
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	d103      	bne.n	8012fb6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8012fae:	69bb      	ldr	r3, [r7, #24]
 8012fb0:	69ba      	ldr	r2, [r7, #24]
 8012fb2:	601a      	str	r2, [r3, #0]
 8012fb4:	e002      	b.n	8012fbc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8012fb6:	69bb      	ldr	r3, [r7, #24]
 8012fb8:	687a      	ldr	r2, [r7, #4]
 8012fba:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8012fbc:	69bb      	ldr	r3, [r7, #24]
 8012fbe:	68fa      	ldr	r2, [r7, #12]
 8012fc0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8012fc2:	69bb      	ldr	r3, [r7, #24]
 8012fc4:	68ba      	ldr	r2, [r7, #8]
 8012fc6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8012fc8:	2101      	movs	r1, #1
 8012fca:	69b8      	ldr	r0, [r7, #24]
 8012fcc:	f7ff fefe 	bl	8012dcc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8012fd0:	69bb      	ldr	r3, [r7, #24]
 8012fd2:	78fa      	ldrb	r2, [r7, #3]
 8012fd4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8012fd8:	bf00      	nop
 8012fda:	3710      	adds	r7, #16
 8012fdc:	46bd      	mov	sp, r7
 8012fde:	bd80      	pop	{r7, pc}

08012fe0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8012fe0:	b580      	push	{r7, lr}
 8012fe2:	b08e      	sub	sp, #56	@ 0x38
 8012fe4:	af00      	add	r7, sp, #0
 8012fe6:	60f8      	str	r0, [r7, #12]
 8012fe8:	60b9      	str	r1, [r7, #8]
 8012fea:	607a      	str	r2, [r7, #4]
 8012fec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8012fee:	2300      	movs	r3, #0
 8012ff0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012ff2:	68fb      	ldr	r3, [r7, #12]
 8012ff4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	d10b      	bne.n	8013014 <xQueueGenericSend+0x34>
	__asm volatile
 8012ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013000:	f383 8811 	msr	BASEPRI, r3
 8013004:	f3bf 8f6f 	isb	sy
 8013008:	f3bf 8f4f 	dsb	sy
 801300c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801300e:	bf00      	nop
 8013010:	bf00      	nop
 8013012:	e7fd      	b.n	8013010 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013014:	68bb      	ldr	r3, [r7, #8]
 8013016:	2b00      	cmp	r3, #0
 8013018:	d103      	bne.n	8013022 <xQueueGenericSend+0x42>
 801301a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801301c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801301e:	2b00      	cmp	r3, #0
 8013020:	d101      	bne.n	8013026 <xQueueGenericSend+0x46>
 8013022:	2301      	movs	r3, #1
 8013024:	e000      	b.n	8013028 <xQueueGenericSend+0x48>
 8013026:	2300      	movs	r3, #0
 8013028:	2b00      	cmp	r3, #0
 801302a:	d10b      	bne.n	8013044 <xQueueGenericSend+0x64>
	__asm volatile
 801302c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013030:	f383 8811 	msr	BASEPRI, r3
 8013034:	f3bf 8f6f 	isb	sy
 8013038:	f3bf 8f4f 	dsb	sy
 801303c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801303e:	bf00      	nop
 8013040:	bf00      	nop
 8013042:	e7fd      	b.n	8013040 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013044:	683b      	ldr	r3, [r7, #0]
 8013046:	2b02      	cmp	r3, #2
 8013048:	d103      	bne.n	8013052 <xQueueGenericSend+0x72>
 801304a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801304c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801304e:	2b01      	cmp	r3, #1
 8013050:	d101      	bne.n	8013056 <xQueueGenericSend+0x76>
 8013052:	2301      	movs	r3, #1
 8013054:	e000      	b.n	8013058 <xQueueGenericSend+0x78>
 8013056:	2300      	movs	r3, #0
 8013058:	2b00      	cmp	r3, #0
 801305a:	d10b      	bne.n	8013074 <xQueueGenericSend+0x94>
	__asm volatile
 801305c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013060:	f383 8811 	msr	BASEPRI, r3
 8013064:	f3bf 8f6f 	isb	sy
 8013068:	f3bf 8f4f 	dsb	sy
 801306c:	623b      	str	r3, [r7, #32]
}
 801306e:	bf00      	nop
 8013070:	bf00      	nop
 8013072:	e7fd      	b.n	8013070 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013074:	f001 faf6 	bl	8014664 <xTaskGetSchedulerState>
 8013078:	4603      	mov	r3, r0
 801307a:	2b00      	cmp	r3, #0
 801307c:	d102      	bne.n	8013084 <xQueueGenericSend+0xa4>
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	2b00      	cmp	r3, #0
 8013082:	d101      	bne.n	8013088 <xQueueGenericSend+0xa8>
 8013084:	2301      	movs	r3, #1
 8013086:	e000      	b.n	801308a <xQueueGenericSend+0xaa>
 8013088:	2300      	movs	r3, #0
 801308a:	2b00      	cmp	r3, #0
 801308c:	d10b      	bne.n	80130a6 <xQueueGenericSend+0xc6>
	__asm volatile
 801308e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013092:	f383 8811 	msr	BASEPRI, r3
 8013096:	f3bf 8f6f 	isb	sy
 801309a:	f3bf 8f4f 	dsb	sy
 801309e:	61fb      	str	r3, [r7, #28]
}
 80130a0:	bf00      	nop
 80130a2:	bf00      	nop
 80130a4:	e7fd      	b.n	80130a2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80130a6:	f002 f87f 	bl	80151a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80130aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80130ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80130b2:	429a      	cmp	r2, r3
 80130b4:	d302      	bcc.n	80130bc <xQueueGenericSend+0xdc>
 80130b6:	683b      	ldr	r3, [r7, #0]
 80130b8:	2b02      	cmp	r3, #2
 80130ba:	d129      	bne.n	8013110 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80130bc:	683a      	ldr	r2, [r7, #0]
 80130be:	68b9      	ldr	r1, [r7, #8]
 80130c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80130c2:	f000 fa0f 	bl	80134e4 <prvCopyDataToQueue>
 80130c6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80130c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80130cc:	2b00      	cmp	r3, #0
 80130ce:	d010      	beq.n	80130f2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80130d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130d2:	3324      	adds	r3, #36	@ 0x24
 80130d4:	4618      	mov	r0, r3
 80130d6:	f001 f89b 	bl	8014210 <xTaskRemoveFromEventList>
 80130da:	4603      	mov	r3, r0
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d013      	beq.n	8013108 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80130e0:	4b3f      	ldr	r3, [pc, #252]	@ (80131e0 <xQueueGenericSend+0x200>)
 80130e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80130e6:	601a      	str	r2, [r3, #0]
 80130e8:	f3bf 8f4f 	dsb	sy
 80130ec:	f3bf 8f6f 	isb	sy
 80130f0:	e00a      	b.n	8013108 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80130f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80130f4:	2b00      	cmp	r3, #0
 80130f6:	d007      	beq.n	8013108 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80130f8:	4b39      	ldr	r3, [pc, #228]	@ (80131e0 <xQueueGenericSend+0x200>)
 80130fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80130fe:	601a      	str	r2, [r3, #0]
 8013100:	f3bf 8f4f 	dsb	sy
 8013104:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8013108:	f002 f880 	bl	801520c <vPortExitCritical>
				return pdPASS;
 801310c:	2301      	movs	r3, #1
 801310e:	e063      	b.n	80131d8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	2b00      	cmp	r3, #0
 8013114:	d103      	bne.n	801311e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013116:	f002 f879 	bl	801520c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801311a:	2300      	movs	r3, #0
 801311c:	e05c      	b.n	80131d8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 801311e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013120:	2b00      	cmp	r3, #0
 8013122:	d106      	bne.n	8013132 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013124:	f107 0314 	add.w	r3, r7, #20
 8013128:	4618      	mov	r0, r3
 801312a:	f001 f939 	bl	80143a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801312e:	2301      	movs	r3, #1
 8013130:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013132:	f002 f86b 	bl	801520c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013136:	f000 fdf1 	bl	8013d1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801313a:	f002 f835 	bl	80151a8 <vPortEnterCritical>
 801313e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013140:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013144:	b25b      	sxtb	r3, r3
 8013146:	f1b3 3fff 	cmp.w	r3, #4294967295
 801314a:	d103      	bne.n	8013154 <xQueueGenericSend+0x174>
 801314c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801314e:	2200      	movs	r2, #0
 8013150:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013156:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801315a:	b25b      	sxtb	r3, r3
 801315c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013160:	d103      	bne.n	801316a <xQueueGenericSend+0x18a>
 8013162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013164:	2200      	movs	r2, #0
 8013166:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801316a:	f002 f84f 	bl	801520c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801316e:	1d3a      	adds	r2, r7, #4
 8013170:	f107 0314 	add.w	r3, r7, #20
 8013174:	4611      	mov	r1, r2
 8013176:	4618      	mov	r0, r3
 8013178:	f001 f928 	bl	80143cc <xTaskCheckForTimeOut>
 801317c:	4603      	mov	r3, r0
 801317e:	2b00      	cmp	r3, #0
 8013180:	d124      	bne.n	80131cc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8013182:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013184:	f000 faa6 	bl	80136d4 <prvIsQueueFull>
 8013188:	4603      	mov	r3, r0
 801318a:	2b00      	cmp	r3, #0
 801318c:	d018      	beq.n	80131c0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801318e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013190:	3310      	adds	r3, #16
 8013192:	687a      	ldr	r2, [r7, #4]
 8013194:	4611      	mov	r1, r2
 8013196:	4618      	mov	r0, r3
 8013198:	f000 ffaa 	bl	80140f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801319c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801319e:	f000 fa31 	bl	8013604 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80131a2:	f000 fdc9 	bl	8013d38 <xTaskResumeAll>
 80131a6:	4603      	mov	r3, r0
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	f47f af7c 	bne.w	80130a6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80131ae:	4b0c      	ldr	r3, [pc, #48]	@ (80131e0 <xQueueGenericSend+0x200>)
 80131b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80131b4:	601a      	str	r2, [r3, #0]
 80131b6:	f3bf 8f4f 	dsb	sy
 80131ba:	f3bf 8f6f 	isb	sy
 80131be:	e772      	b.n	80130a6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80131c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80131c2:	f000 fa1f 	bl	8013604 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80131c6:	f000 fdb7 	bl	8013d38 <xTaskResumeAll>
 80131ca:	e76c      	b.n	80130a6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80131cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80131ce:	f000 fa19 	bl	8013604 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80131d2:	f000 fdb1 	bl	8013d38 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80131d6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80131d8:	4618      	mov	r0, r3
 80131da:	3738      	adds	r7, #56	@ 0x38
 80131dc:	46bd      	mov	sp, r7
 80131de:	bd80      	pop	{r7, pc}
 80131e0:	e000ed04 	.word	0xe000ed04

080131e4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80131e4:	b580      	push	{r7, lr}
 80131e6:	b090      	sub	sp, #64	@ 0x40
 80131e8:	af00      	add	r7, sp, #0
 80131ea:	60f8      	str	r0, [r7, #12]
 80131ec:	60b9      	str	r1, [r7, #8]
 80131ee:	607a      	str	r2, [r7, #4]
 80131f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80131f2:	68fb      	ldr	r3, [r7, #12]
 80131f4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80131f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d10b      	bne.n	8013214 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80131fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013200:	f383 8811 	msr	BASEPRI, r3
 8013204:	f3bf 8f6f 	isb	sy
 8013208:	f3bf 8f4f 	dsb	sy
 801320c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801320e:	bf00      	nop
 8013210:	bf00      	nop
 8013212:	e7fd      	b.n	8013210 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013214:	68bb      	ldr	r3, [r7, #8]
 8013216:	2b00      	cmp	r3, #0
 8013218:	d103      	bne.n	8013222 <xQueueGenericSendFromISR+0x3e>
 801321a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801321c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801321e:	2b00      	cmp	r3, #0
 8013220:	d101      	bne.n	8013226 <xQueueGenericSendFromISR+0x42>
 8013222:	2301      	movs	r3, #1
 8013224:	e000      	b.n	8013228 <xQueueGenericSendFromISR+0x44>
 8013226:	2300      	movs	r3, #0
 8013228:	2b00      	cmp	r3, #0
 801322a:	d10b      	bne.n	8013244 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 801322c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013230:	f383 8811 	msr	BASEPRI, r3
 8013234:	f3bf 8f6f 	isb	sy
 8013238:	f3bf 8f4f 	dsb	sy
 801323c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801323e:	bf00      	nop
 8013240:	bf00      	nop
 8013242:	e7fd      	b.n	8013240 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013244:	683b      	ldr	r3, [r7, #0]
 8013246:	2b02      	cmp	r3, #2
 8013248:	d103      	bne.n	8013252 <xQueueGenericSendFromISR+0x6e>
 801324a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801324c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801324e:	2b01      	cmp	r3, #1
 8013250:	d101      	bne.n	8013256 <xQueueGenericSendFromISR+0x72>
 8013252:	2301      	movs	r3, #1
 8013254:	e000      	b.n	8013258 <xQueueGenericSendFromISR+0x74>
 8013256:	2300      	movs	r3, #0
 8013258:	2b00      	cmp	r3, #0
 801325a:	d10b      	bne.n	8013274 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 801325c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013260:	f383 8811 	msr	BASEPRI, r3
 8013264:	f3bf 8f6f 	isb	sy
 8013268:	f3bf 8f4f 	dsb	sy
 801326c:	623b      	str	r3, [r7, #32]
}
 801326e:	bf00      	nop
 8013270:	bf00      	nop
 8013272:	e7fd      	b.n	8013270 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013274:	f002 f878 	bl	8015368 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8013278:	f3ef 8211 	mrs	r2, BASEPRI
 801327c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013280:	f383 8811 	msr	BASEPRI, r3
 8013284:	f3bf 8f6f 	isb	sy
 8013288:	f3bf 8f4f 	dsb	sy
 801328c:	61fa      	str	r2, [r7, #28]
 801328e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8013290:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013292:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8013294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013296:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8013298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801329a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801329c:	429a      	cmp	r2, r3
 801329e:	d302      	bcc.n	80132a6 <xQueueGenericSendFromISR+0xc2>
 80132a0:	683b      	ldr	r3, [r7, #0]
 80132a2:	2b02      	cmp	r3, #2
 80132a4:	d12f      	bne.n	8013306 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80132a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80132ac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80132b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80132b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80132b6:	683a      	ldr	r2, [r7, #0]
 80132b8:	68b9      	ldr	r1, [r7, #8]
 80132ba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80132bc:	f000 f912 	bl	80134e4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80132c0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80132c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80132c8:	d112      	bne.n	80132f0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80132ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80132ce:	2b00      	cmp	r3, #0
 80132d0:	d016      	beq.n	8013300 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80132d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132d4:	3324      	adds	r3, #36	@ 0x24
 80132d6:	4618      	mov	r0, r3
 80132d8:	f000 ff9a 	bl	8014210 <xTaskRemoveFromEventList>
 80132dc:	4603      	mov	r3, r0
 80132de:	2b00      	cmp	r3, #0
 80132e0:	d00e      	beq.n	8013300 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	d00b      	beq.n	8013300 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	2201      	movs	r2, #1
 80132ec:	601a      	str	r2, [r3, #0]
 80132ee:	e007      	b.n	8013300 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80132f0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80132f4:	3301      	adds	r3, #1
 80132f6:	b2db      	uxtb	r3, r3
 80132f8:	b25a      	sxtb	r2, r3
 80132fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8013300:	2301      	movs	r3, #1
 8013302:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8013304:	e001      	b.n	801330a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8013306:	2300      	movs	r3, #0
 8013308:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801330a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801330c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 801330e:	697b      	ldr	r3, [r7, #20]
 8013310:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8013314:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013316:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8013318:	4618      	mov	r0, r3
 801331a:	3740      	adds	r7, #64	@ 0x40
 801331c:	46bd      	mov	sp, r7
 801331e:	bd80      	pop	{r7, pc}

08013320 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8013320:	b580      	push	{r7, lr}
 8013322:	b08c      	sub	sp, #48	@ 0x30
 8013324:	af00      	add	r7, sp, #0
 8013326:	60f8      	str	r0, [r7, #12]
 8013328:	60b9      	str	r1, [r7, #8]
 801332a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801332c:	2300      	movs	r3, #0
 801332e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013330:	68fb      	ldr	r3, [r7, #12]
 8013332:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013336:	2b00      	cmp	r3, #0
 8013338:	d10b      	bne.n	8013352 <xQueueReceive+0x32>
	__asm volatile
 801333a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801333e:	f383 8811 	msr	BASEPRI, r3
 8013342:	f3bf 8f6f 	isb	sy
 8013346:	f3bf 8f4f 	dsb	sy
 801334a:	623b      	str	r3, [r7, #32]
}
 801334c:	bf00      	nop
 801334e:	bf00      	nop
 8013350:	e7fd      	b.n	801334e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013352:	68bb      	ldr	r3, [r7, #8]
 8013354:	2b00      	cmp	r3, #0
 8013356:	d103      	bne.n	8013360 <xQueueReceive+0x40>
 8013358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801335a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801335c:	2b00      	cmp	r3, #0
 801335e:	d101      	bne.n	8013364 <xQueueReceive+0x44>
 8013360:	2301      	movs	r3, #1
 8013362:	e000      	b.n	8013366 <xQueueReceive+0x46>
 8013364:	2300      	movs	r3, #0
 8013366:	2b00      	cmp	r3, #0
 8013368:	d10b      	bne.n	8013382 <xQueueReceive+0x62>
	__asm volatile
 801336a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801336e:	f383 8811 	msr	BASEPRI, r3
 8013372:	f3bf 8f6f 	isb	sy
 8013376:	f3bf 8f4f 	dsb	sy
 801337a:	61fb      	str	r3, [r7, #28]
}
 801337c:	bf00      	nop
 801337e:	bf00      	nop
 8013380:	e7fd      	b.n	801337e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013382:	f001 f96f 	bl	8014664 <xTaskGetSchedulerState>
 8013386:	4603      	mov	r3, r0
 8013388:	2b00      	cmp	r3, #0
 801338a:	d102      	bne.n	8013392 <xQueueReceive+0x72>
 801338c:	687b      	ldr	r3, [r7, #4]
 801338e:	2b00      	cmp	r3, #0
 8013390:	d101      	bne.n	8013396 <xQueueReceive+0x76>
 8013392:	2301      	movs	r3, #1
 8013394:	e000      	b.n	8013398 <xQueueReceive+0x78>
 8013396:	2300      	movs	r3, #0
 8013398:	2b00      	cmp	r3, #0
 801339a:	d10b      	bne.n	80133b4 <xQueueReceive+0x94>
	__asm volatile
 801339c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133a0:	f383 8811 	msr	BASEPRI, r3
 80133a4:	f3bf 8f6f 	isb	sy
 80133a8:	f3bf 8f4f 	dsb	sy
 80133ac:	61bb      	str	r3, [r7, #24]
}
 80133ae:	bf00      	nop
 80133b0:	bf00      	nop
 80133b2:	e7fd      	b.n	80133b0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80133b4:	f001 fef8 	bl	80151a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80133b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80133ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80133bc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80133be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80133c0:	2b00      	cmp	r3, #0
 80133c2:	d01f      	beq.n	8013404 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80133c4:	68b9      	ldr	r1, [r7, #8]
 80133c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80133c8:	f000 f8f6 	bl	80135b8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80133cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80133ce:	1e5a      	subs	r2, r3, #1
 80133d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80133d2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80133d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80133d6:	691b      	ldr	r3, [r3, #16]
 80133d8:	2b00      	cmp	r3, #0
 80133da:	d00f      	beq.n	80133fc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80133dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80133de:	3310      	adds	r3, #16
 80133e0:	4618      	mov	r0, r3
 80133e2:	f000 ff15 	bl	8014210 <xTaskRemoveFromEventList>
 80133e6:	4603      	mov	r3, r0
 80133e8:	2b00      	cmp	r3, #0
 80133ea:	d007      	beq.n	80133fc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80133ec:	4b3c      	ldr	r3, [pc, #240]	@ (80134e0 <xQueueReceive+0x1c0>)
 80133ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80133f2:	601a      	str	r2, [r3, #0]
 80133f4:	f3bf 8f4f 	dsb	sy
 80133f8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80133fc:	f001 ff06 	bl	801520c <vPortExitCritical>
				return pdPASS;
 8013400:	2301      	movs	r3, #1
 8013402:	e069      	b.n	80134d8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013404:	687b      	ldr	r3, [r7, #4]
 8013406:	2b00      	cmp	r3, #0
 8013408:	d103      	bne.n	8013412 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801340a:	f001 feff 	bl	801520c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801340e:	2300      	movs	r3, #0
 8013410:	e062      	b.n	80134d8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013414:	2b00      	cmp	r3, #0
 8013416:	d106      	bne.n	8013426 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013418:	f107 0310 	add.w	r3, r7, #16
 801341c:	4618      	mov	r0, r3
 801341e:	f000 ffbf 	bl	80143a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013422:	2301      	movs	r3, #1
 8013424:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013426:	f001 fef1 	bl	801520c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801342a:	f000 fc77 	bl	8013d1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801342e:	f001 febb 	bl	80151a8 <vPortEnterCritical>
 8013432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013434:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013438:	b25b      	sxtb	r3, r3
 801343a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801343e:	d103      	bne.n	8013448 <xQueueReceive+0x128>
 8013440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013442:	2200      	movs	r2, #0
 8013444:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801344a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801344e:	b25b      	sxtb	r3, r3
 8013450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013454:	d103      	bne.n	801345e <xQueueReceive+0x13e>
 8013456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013458:	2200      	movs	r2, #0
 801345a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801345e:	f001 fed5 	bl	801520c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013462:	1d3a      	adds	r2, r7, #4
 8013464:	f107 0310 	add.w	r3, r7, #16
 8013468:	4611      	mov	r1, r2
 801346a:	4618      	mov	r0, r3
 801346c:	f000 ffae 	bl	80143cc <xTaskCheckForTimeOut>
 8013470:	4603      	mov	r3, r0
 8013472:	2b00      	cmp	r3, #0
 8013474:	d123      	bne.n	80134be <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013476:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013478:	f000 f916 	bl	80136a8 <prvIsQueueEmpty>
 801347c:	4603      	mov	r3, r0
 801347e:	2b00      	cmp	r3, #0
 8013480:	d017      	beq.n	80134b2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013484:	3324      	adds	r3, #36	@ 0x24
 8013486:	687a      	ldr	r2, [r7, #4]
 8013488:	4611      	mov	r1, r2
 801348a:	4618      	mov	r0, r3
 801348c:	f000 fe30 	bl	80140f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013490:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013492:	f000 f8b7 	bl	8013604 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013496:	f000 fc4f 	bl	8013d38 <xTaskResumeAll>
 801349a:	4603      	mov	r3, r0
 801349c:	2b00      	cmp	r3, #0
 801349e:	d189      	bne.n	80133b4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80134a0:	4b0f      	ldr	r3, [pc, #60]	@ (80134e0 <xQueueReceive+0x1c0>)
 80134a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80134a6:	601a      	str	r2, [r3, #0]
 80134a8:	f3bf 8f4f 	dsb	sy
 80134ac:	f3bf 8f6f 	isb	sy
 80134b0:	e780      	b.n	80133b4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80134b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80134b4:	f000 f8a6 	bl	8013604 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80134b8:	f000 fc3e 	bl	8013d38 <xTaskResumeAll>
 80134bc:	e77a      	b.n	80133b4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80134be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80134c0:	f000 f8a0 	bl	8013604 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80134c4:	f000 fc38 	bl	8013d38 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80134c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80134ca:	f000 f8ed 	bl	80136a8 <prvIsQueueEmpty>
 80134ce:	4603      	mov	r3, r0
 80134d0:	2b00      	cmp	r3, #0
 80134d2:	f43f af6f 	beq.w	80133b4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80134d6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80134d8:	4618      	mov	r0, r3
 80134da:	3730      	adds	r7, #48	@ 0x30
 80134dc:	46bd      	mov	sp, r7
 80134de:	bd80      	pop	{r7, pc}
 80134e0:	e000ed04 	.word	0xe000ed04

080134e4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80134e4:	b580      	push	{r7, lr}
 80134e6:	b086      	sub	sp, #24
 80134e8:	af00      	add	r7, sp, #0
 80134ea:	60f8      	str	r0, [r7, #12]
 80134ec:	60b9      	str	r1, [r7, #8]
 80134ee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80134f0:	2300      	movs	r3, #0
 80134f2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80134f4:	68fb      	ldr	r3, [r7, #12]
 80134f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80134f8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80134fa:	68fb      	ldr	r3, [r7, #12]
 80134fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80134fe:	2b00      	cmp	r3, #0
 8013500:	d10d      	bne.n	801351e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013502:	68fb      	ldr	r3, [r7, #12]
 8013504:	681b      	ldr	r3, [r3, #0]
 8013506:	2b00      	cmp	r3, #0
 8013508:	d14d      	bne.n	80135a6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801350a:	68fb      	ldr	r3, [r7, #12]
 801350c:	689b      	ldr	r3, [r3, #8]
 801350e:	4618      	mov	r0, r3
 8013510:	f001 f8c6 	bl	80146a0 <xTaskPriorityDisinherit>
 8013514:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8013516:	68fb      	ldr	r3, [r7, #12]
 8013518:	2200      	movs	r2, #0
 801351a:	609a      	str	r2, [r3, #8]
 801351c:	e043      	b.n	80135a6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	2b00      	cmp	r3, #0
 8013522:	d119      	bne.n	8013558 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013524:	68fb      	ldr	r3, [r7, #12]
 8013526:	6858      	ldr	r0, [r3, #4]
 8013528:	68fb      	ldr	r3, [r7, #12]
 801352a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801352c:	461a      	mov	r2, r3
 801352e:	68b9      	ldr	r1, [r7, #8]
 8013530:	f002 ff83 	bl	801643a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013534:	68fb      	ldr	r3, [r7, #12]
 8013536:	685a      	ldr	r2, [r3, #4]
 8013538:	68fb      	ldr	r3, [r7, #12]
 801353a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801353c:	441a      	add	r2, r3
 801353e:	68fb      	ldr	r3, [r7, #12]
 8013540:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013542:	68fb      	ldr	r3, [r7, #12]
 8013544:	685a      	ldr	r2, [r3, #4]
 8013546:	68fb      	ldr	r3, [r7, #12]
 8013548:	689b      	ldr	r3, [r3, #8]
 801354a:	429a      	cmp	r2, r3
 801354c:	d32b      	bcc.n	80135a6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801354e:	68fb      	ldr	r3, [r7, #12]
 8013550:	681a      	ldr	r2, [r3, #0]
 8013552:	68fb      	ldr	r3, [r7, #12]
 8013554:	605a      	str	r2, [r3, #4]
 8013556:	e026      	b.n	80135a6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8013558:	68fb      	ldr	r3, [r7, #12]
 801355a:	68d8      	ldr	r0, [r3, #12]
 801355c:	68fb      	ldr	r3, [r7, #12]
 801355e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013560:	461a      	mov	r2, r3
 8013562:	68b9      	ldr	r1, [r7, #8]
 8013564:	f002 ff69 	bl	801643a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8013568:	68fb      	ldr	r3, [r7, #12]
 801356a:	68da      	ldr	r2, [r3, #12]
 801356c:	68fb      	ldr	r3, [r7, #12]
 801356e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013570:	425b      	negs	r3, r3
 8013572:	441a      	add	r2, r3
 8013574:	68fb      	ldr	r3, [r7, #12]
 8013576:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013578:	68fb      	ldr	r3, [r7, #12]
 801357a:	68da      	ldr	r2, [r3, #12]
 801357c:	68fb      	ldr	r3, [r7, #12]
 801357e:	681b      	ldr	r3, [r3, #0]
 8013580:	429a      	cmp	r2, r3
 8013582:	d207      	bcs.n	8013594 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8013584:	68fb      	ldr	r3, [r7, #12]
 8013586:	689a      	ldr	r2, [r3, #8]
 8013588:	68fb      	ldr	r3, [r7, #12]
 801358a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801358c:	425b      	negs	r3, r3
 801358e:	441a      	add	r2, r3
 8013590:	68fb      	ldr	r3, [r7, #12]
 8013592:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	2b02      	cmp	r3, #2
 8013598:	d105      	bne.n	80135a6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801359a:	693b      	ldr	r3, [r7, #16]
 801359c:	2b00      	cmp	r3, #0
 801359e:	d002      	beq.n	80135a6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80135a0:	693b      	ldr	r3, [r7, #16]
 80135a2:	3b01      	subs	r3, #1
 80135a4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80135a6:	693b      	ldr	r3, [r7, #16]
 80135a8:	1c5a      	adds	r2, r3, #1
 80135aa:	68fb      	ldr	r3, [r7, #12]
 80135ac:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80135ae:	697b      	ldr	r3, [r7, #20]
}
 80135b0:	4618      	mov	r0, r3
 80135b2:	3718      	adds	r7, #24
 80135b4:	46bd      	mov	sp, r7
 80135b6:	bd80      	pop	{r7, pc}

080135b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80135b8:	b580      	push	{r7, lr}
 80135ba:	b082      	sub	sp, #8
 80135bc:	af00      	add	r7, sp, #0
 80135be:	6078      	str	r0, [r7, #4]
 80135c0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80135c2:	687b      	ldr	r3, [r7, #4]
 80135c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80135c6:	2b00      	cmp	r3, #0
 80135c8:	d018      	beq.n	80135fc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80135ca:	687b      	ldr	r3, [r7, #4]
 80135cc:	68da      	ldr	r2, [r3, #12]
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80135d2:	441a      	add	r2, r3
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	68da      	ldr	r2, [r3, #12]
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	689b      	ldr	r3, [r3, #8]
 80135e0:	429a      	cmp	r2, r3
 80135e2:	d303      	bcc.n	80135ec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	681a      	ldr	r2, [r3, #0]
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80135ec:	687b      	ldr	r3, [r7, #4]
 80135ee:	68d9      	ldr	r1, [r3, #12]
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80135f4:	461a      	mov	r2, r3
 80135f6:	6838      	ldr	r0, [r7, #0]
 80135f8:	f002 ff1f 	bl	801643a <memcpy>
	}
}
 80135fc:	bf00      	nop
 80135fe:	3708      	adds	r7, #8
 8013600:	46bd      	mov	sp, r7
 8013602:	bd80      	pop	{r7, pc}

08013604 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8013604:	b580      	push	{r7, lr}
 8013606:	b084      	sub	sp, #16
 8013608:	af00      	add	r7, sp, #0
 801360a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801360c:	f001 fdcc 	bl	80151a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013616:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013618:	e011      	b.n	801363e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801361e:	2b00      	cmp	r3, #0
 8013620:	d012      	beq.n	8013648 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013622:	687b      	ldr	r3, [r7, #4]
 8013624:	3324      	adds	r3, #36	@ 0x24
 8013626:	4618      	mov	r0, r3
 8013628:	f000 fdf2 	bl	8014210 <xTaskRemoveFromEventList>
 801362c:	4603      	mov	r3, r0
 801362e:	2b00      	cmp	r3, #0
 8013630:	d001      	beq.n	8013636 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8013632:	f000 ff2f 	bl	8014494 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013636:	7bfb      	ldrb	r3, [r7, #15]
 8013638:	3b01      	subs	r3, #1
 801363a:	b2db      	uxtb	r3, r3
 801363c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801363e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013642:	2b00      	cmp	r3, #0
 8013644:	dce9      	bgt.n	801361a <prvUnlockQueue+0x16>
 8013646:	e000      	b.n	801364a <prvUnlockQueue+0x46>
					break;
 8013648:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	22ff      	movs	r2, #255	@ 0xff
 801364e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8013652:	f001 fddb 	bl	801520c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8013656:	f001 fda7 	bl	80151a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013660:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013662:	e011      	b.n	8013688 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013664:	687b      	ldr	r3, [r7, #4]
 8013666:	691b      	ldr	r3, [r3, #16]
 8013668:	2b00      	cmp	r3, #0
 801366a:	d012      	beq.n	8013692 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801366c:	687b      	ldr	r3, [r7, #4]
 801366e:	3310      	adds	r3, #16
 8013670:	4618      	mov	r0, r3
 8013672:	f000 fdcd 	bl	8014210 <xTaskRemoveFromEventList>
 8013676:	4603      	mov	r3, r0
 8013678:	2b00      	cmp	r3, #0
 801367a:	d001      	beq.n	8013680 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801367c:	f000 ff0a 	bl	8014494 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8013680:	7bbb      	ldrb	r3, [r7, #14]
 8013682:	3b01      	subs	r3, #1
 8013684:	b2db      	uxtb	r3, r3
 8013686:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013688:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801368c:	2b00      	cmp	r3, #0
 801368e:	dce9      	bgt.n	8013664 <prvUnlockQueue+0x60>
 8013690:	e000      	b.n	8013694 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8013692:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8013694:	687b      	ldr	r3, [r7, #4]
 8013696:	22ff      	movs	r2, #255	@ 0xff
 8013698:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 801369c:	f001 fdb6 	bl	801520c <vPortExitCritical>
}
 80136a0:	bf00      	nop
 80136a2:	3710      	adds	r7, #16
 80136a4:	46bd      	mov	sp, r7
 80136a6:	bd80      	pop	{r7, pc}

080136a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80136a8:	b580      	push	{r7, lr}
 80136aa:	b084      	sub	sp, #16
 80136ac:	af00      	add	r7, sp, #0
 80136ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80136b0:	f001 fd7a 	bl	80151a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80136b8:	2b00      	cmp	r3, #0
 80136ba:	d102      	bne.n	80136c2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80136bc:	2301      	movs	r3, #1
 80136be:	60fb      	str	r3, [r7, #12]
 80136c0:	e001      	b.n	80136c6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80136c2:	2300      	movs	r3, #0
 80136c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80136c6:	f001 fda1 	bl	801520c <vPortExitCritical>

	return xReturn;
 80136ca:	68fb      	ldr	r3, [r7, #12]
}
 80136cc:	4618      	mov	r0, r3
 80136ce:	3710      	adds	r7, #16
 80136d0:	46bd      	mov	sp, r7
 80136d2:	bd80      	pop	{r7, pc}

080136d4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80136d4:	b580      	push	{r7, lr}
 80136d6:	b084      	sub	sp, #16
 80136d8:	af00      	add	r7, sp, #0
 80136da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80136dc:	f001 fd64 	bl	80151a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80136e4:	687b      	ldr	r3, [r7, #4]
 80136e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80136e8:	429a      	cmp	r2, r3
 80136ea:	d102      	bne.n	80136f2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80136ec:	2301      	movs	r3, #1
 80136ee:	60fb      	str	r3, [r7, #12]
 80136f0:	e001      	b.n	80136f6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80136f2:	2300      	movs	r3, #0
 80136f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80136f6:	f001 fd89 	bl	801520c <vPortExitCritical>

	return xReturn;
 80136fa:	68fb      	ldr	r3, [r7, #12]
}
 80136fc:	4618      	mov	r0, r3
 80136fe:	3710      	adds	r7, #16
 8013700:	46bd      	mov	sp, r7
 8013702:	bd80      	pop	{r7, pc}

08013704 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8013704:	b480      	push	{r7}
 8013706:	b085      	sub	sp, #20
 8013708:	af00      	add	r7, sp, #0
 801370a:	6078      	str	r0, [r7, #4]
 801370c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801370e:	2300      	movs	r3, #0
 8013710:	60fb      	str	r3, [r7, #12]
 8013712:	e014      	b.n	801373e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8013714:	4a0f      	ldr	r2, [pc, #60]	@ (8013754 <vQueueAddToRegistry+0x50>)
 8013716:	68fb      	ldr	r3, [r7, #12]
 8013718:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801371c:	2b00      	cmp	r3, #0
 801371e:	d10b      	bne.n	8013738 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8013720:	490c      	ldr	r1, [pc, #48]	@ (8013754 <vQueueAddToRegistry+0x50>)
 8013722:	68fb      	ldr	r3, [r7, #12]
 8013724:	683a      	ldr	r2, [r7, #0]
 8013726:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801372a:	4a0a      	ldr	r2, [pc, #40]	@ (8013754 <vQueueAddToRegistry+0x50>)
 801372c:	68fb      	ldr	r3, [r7, #12]
 801372e:	00db      	lsls	r3, r3, #3
 8013730:	4413      	add	r3, r2
 8013732:	687a      	ldr	r2, [r7, #4]
 8013734:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8013736:	e006      	b.n	8013746 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013738:	68fb      	ldr	r3, [r7, #12]
 801373a:	3301      	adds	r3, #1
 801373c:	60fb      	str	r3, [r7, #12]
 801373e:	68fb      	ldr	r3, [r7, #12]
 8013740:	2b07      	cmp	r3, #7
 8013742:	d9e7      	bls.n	8013714 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8013744:	bf00      	nop
 8013746:	bf00      	nop
 8013748:	3714      	adds	r7, #20
 801374a:	46bd      	mov	sp, r7
 801374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013750:	4770      	bx	lr
 8013752:	bf00      	nop
 8013754:	2000364c 	.word	0x2000364c

08013758 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013758:	b580      	push	{r7, lr}
 801375a:	b086      	sub	sp, #24
 801375c:	af00      	add	r7, sp, #0
 801375e:	60f8      	str	r0, [r7, #12]
 8013760:	60b9      	str	r1, [r7, #8]
 8013762:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8013764:	68fb      	ldr	r3, [r7, #12]
 8013766:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8013768:	f001 fd1e 	bl	80151a8 <vPortEnterCritical>
 801376c:	697b      	ldr	r3, [r7, #20]
 801376e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013772:	b25b      	sxtb	r3, r3
 8013774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013778:	d103      	bne.n	8013782 <vQueueWaitForMessageRestricted+0x2a>
 801377a:	697b      	ldr	r3, [r7, #20]
 801377c:	2200      	movs	r2, #0
 801377e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013782:	697b      	ldr	r3, [r7, #20]
 8013784:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013788:	b25b      	sxtb	r3, r3
 801378a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801378e:	d103      	bne.n	8013798 <vQueueWaitForMessageRestricted+0x40>
 8013790:	697b      	ldr	r3, [r7, #20]
 8013792:	2200      	movs	r2, #0
 8013794:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013798:	f001 fd38 	bl	801520c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 801379c:	697b      	ldr	r3, [r7, #20]
 801379e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d106      	bne.n	80137b2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80137a4:	697b      	ldr	r3, [r7, #20]
 80137a6:	3324      	adds	r3, #36	@ 0x24
 80137a8:	687a      	ldr	r2, [r7, #4]
 80137aa:	68b9      	ldr	r1, [r7, #8]
 80137ac:	4618      	mov	r0, r3
 80137ae:	f000 fd03 	bl	80141b8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80137b2:	6978      	ldr	r0, [r7, #20]
 80137b4:	f7ff ff26 	bl	8013604 <prvUnlockQueue>
	}
 80137b8:	bf00      	nop
 80137ba:	3718      	adds	r7, #24
 80137bc:	46bd      	mov	sp, r7
 80137be:	bd80      	pop	{r7, pc}

080137c0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80137c0:	b580      	push	{r7, lr}
 80137c2:	b08e      	sub	sp, #56	@ 0x38
 80137c4:	af04      	add	r7, sp, #16
 80137c6:	60f8      	str	r0, [r7, #12]
 80137c8:	60b9      	str	r1, [r7, #8]
 80137ca:	607a      	str	r2, [r7, #4]
 80137cc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80137ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	d10b      	bne.n	80137ec <xTaskCreateStatic+0x2c>
	__asm volatile
 80137d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137d8:	f383 8811 	msr	BASEPRI, r3
 80137dc:	f3bf 8f6f 	isb	sy
 80137e0:	f3bf 8f4f 	dsb	sy
 80137e4:	623b      	str	r3, [r7, #32]
}
 80137e6:	bf00      	nop
 80137e8:	bf00      	nop
 80137ea:	e7fd      	b.n	80137e8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80137ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	d10b      	bne.n	801380a <xTaskCreateStatic+0x4a>
	__asm volatile
 80137f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137f6:	f383 8811 	msr	BASEPRI, r3
 80137fa:	f3bf 8f6f 	isb	sy
 80137fe:	f3bf 8f4f 	dsb	sy
 8013802:	61fb      	str	r3, [r7, #28]
}
 8013804:	bf00      	nop
 8013806:	bf00      	nop
 8013808:	e7fd      	b.n	8013806 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801380a:	23a8      	movs	r3, #168	@ 0xa8
 801380c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801380e:	693b      	ldr	r3, [r7, #16]
 8013810:	2ba8      	cmp	r3, #168	@ 0xa8
 8013812:	d00b      	beq.n	801382c <xTaskCreateStatic+0x6c>
	__asm volatile
 8013814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013818:	f383 8811 	msr	BASEPRI, r3
 801381c:	f3bf 8f6f 	isb	sy
 8013820:	f3bf 8f4f 	dsb	sy
 8013824:	61bb      	str	r3, [r7, #24]
}
 8013826:	bf00      	nop
 8013828:	bf00      	nop
 801382a:	e7fd      	b.n	8013828 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801382c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801382e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013830:	2b00      	cmp	r3, #0
 8013832:	d01e      	beq.n	8013872 <xTaskCreateStatic+0xb2>
 8013834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013836:	2b00      	cmp	r3, #0
 8013838:	d01b      	beq.n	8013872 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801383a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801383c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801383e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013840:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013842:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8013844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013846:	2202      	movs	r2, #2
 8013848:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801384c:	2300      	movs	r3, #0
 801384e:	9303      	str	r3, [sp, #12]
 8013850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013852:	9302      	str	r3, [sp, #8]
 8013854:	f107 0314 	add.w	r3, r7, #20
 8013858:	9301      	str	r3, [sp, #4]
 801385a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801385c:	9300      	str	r3, [sp, #0]
 801385e:	683b      	ldr	r3, [r7, #0]
 8013860:	687a      	ldr	r2, [r7, #4]
 8013862:	68b9      	ldr	r1, [r7, #8]
 8013864:	68f8      	ldr	r0, [r7, #12]
 8013866:	f000 f851 	bl	801390c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801386a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801386c:	f000 f8f6 	bl	8013a5c <prvAddNewTaskToReadyList>
 8013870:	e001      	b.n	8013876 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8013872:	2300      	movs	r3, #0
 8013874:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8013876:	697b      	ldr	r3, [r7, #20]
	}
 8013878:	4618      	mov	r0, r3
 801387a:	3728      	adds	r7, #40	@ 0x28
 801387c:	46bd      	mov	sp, r7
 801387e:	bd80      	pop	{r7, pc}

08013880 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8013880:	b580      	push	{r7, lr}
 8013882:	b08c      	sub	sp, #48	@ 0x30
 8013884:	af04      	add	r7, sp, #16
 8013886:	60f8      	str	r0, [r7, #12]
 8013888:	60b9      	str	r1, [r7, #8]
 801388a:	603b      	str	r3, [r7, #0]
 801388c:	4613      	mov	r3, r2
 801388e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8013890:	88fb      	ldrh	r3, [r7, #6]
 8013892:	009b      	lsls	r3, r3, #2
 8013894:	4618      	mov	r0, r3
 8013896:	f001 fda9 	bl	80153ec <pvPortMalloc>
 801389a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801389c:	697b      	ldr	r3, [r7, #20]
 801389e:	2b00      	cmp	r3, #0
 80138a0:	d00e      	beq.n	80138c0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80138a2:	20a8      	movs	r0, #168	@ 0xa8
 80138a4:	f001 fda2 	bl	80153ec <pvPortMalloc>
 80138a8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80138aa:	69fb      	ldr	r3, [r7, #28]
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	d003      	beq.n	80138b8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80138b0:	69fb      	ldr	r3, [r7, #28]
 80138b2:	697a      	ldr	r2, [r7, #20]
 80138b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80138b6:	e005      	b.n	80138c4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80138b8:	6978      	ldr	r0, [r7, #20]
 80138ba:	f001 fe65 	bl	8015588 <vPortFree>
 80138be:	e001      	b.n	80138c4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80138c0:	2300      	movs	r3, #0
 80138c2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80138c4:	69fb      	ldr	r3, [r7, #28]
 80138c6:	2b00      	cmp	r3, #0
 80138c8:	d017      	beq.n	80138fa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80138ca:	69fb      	ldr	r3, [r7, #28]
 80138cc:	2200      	movs	r2, #0
 80138ce:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80138d2:	88fa      	ldrh	r2, [r7, #6]
 80138d4:	2300      	movs	r3, #0
 80138d6:	9303      	str	r3, [sp, #12]
 80138d8:	69fb      	ldr	r3, [r7, #28]
 80138da:	9302      	str	r3, [sp, #8]
 80138dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80138de:	9301      	str	r3, [sp, #4]
 80138e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138e2:	9300      	str	r3, [sp, #0]
 80138e4:	683b      	ldr	r3, [r7, #0]
 80138e6:	68b9      	ldr	r1, [r7, #8]
 80138e8:	68f8      	ldr	r0, [r7, #12]
 80138ea:	f000 f80f 	bl	801390c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80138ee:	69f8      	ldr	r0, [r7, #28]
 80138f0:	f000 f8b4 	bl	8013a5c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80138f4:	2301      	movs	r3, #1
 80138f6:	61bb      	str	r3, [r7, #24]
 80138f8:	e002      	b.n	8013900 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80138fa:	f04f 33ff 	mov.w	r3, #4294967295
 80138fe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8013900:	69bb      	ldr	r3, [r7, #24]
	}
 8013902:	4618      	mov	r0, r3
 8013904:	3720      	adds	r7, #32
 8013906:	46bd      	mov	sp, r7
 8013908:	bd80      	pop	{r7, pc}
	...

0801390c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801390c:	b580      	push	{r7, lr}
 801390e:	b088      	sub	sp, #32
 8013910:	af00      	add	r7, sp, #0
 8013912:	60f8      	str	r0, [r7, #12]
 8013914:	60b9      	str	r1, [r7, #8]
 8013916:	607a      	str	r2, [r7, #4]
 8013918:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801391a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801391c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	009b      	lsls	r3, r3, #2
 8013922:	461a      	mov	r2, r3
 8013924:	21a5      	movs	r1, #165	@ 0xa5
 8013926:	f002 fcaa 	bl	801627e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801392a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801392c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8013934:	3b01      	subs	r3, #1
 8013936:	009b      	lsls	r3, r3, #2
 8013938:	4413      	add	r3, r2
 801393a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801393c:	69bb      	ldr	r3, [r7, #24]
 801393e:	f023 0307 	bic.w	r3, r3, #7
 8013942:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8013944:	69bb      	ldr	r3, [r7, #24]
 8013946:	f003 0307 	and.w	r3, r3, #7
 801394a:	2b00      	cmp	r3, #0
 801394c:	d00b      	beq.n	8013966 <prvInitialiseNewTask+0x5a>
	__asm volatile
 801394e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013952:	f383 8811 	msr	BASEPRI, r3
 8013956:	f3bf 8f6f 	isb	sy
 801395a:	f3bf 8f4f 	dsb	sy
 801395e:	617b      	str	r3, [r7, #20]
}
 8013960:	bf00      	nop
 8013962:	bf00      	nop
 8013964:	e7fd      	b.n	8013962 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8013966:	68bb      	ldr	r3, [r7, #8]
 8013968:	2b00      	cmp	r3, #0
 801396a:	d01f      	beq.n	80139ac <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801396c:	2300      	movs	r3, #0
 801396e:	61fb      	str	r3, [r7, #28]
 8013970:	e012      	b.n	8013998 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8013972:	68ba      	ldr	r2, [r7, #8]
 8013974:	69fb      	ldr	r3, [r7, #28]
 8013976:	4413      	add	r3, r2
 8013978:	7819      	ldrb	r1, [r3, #0]
 801397a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801397c:	69fb      	ldr	r3, [r7, #28]
 801397e:	4413      	add	r3, r2
 8013980:	3334      	adds	r3, #52	@ 0x34
 8013982:	460a      	mov	r2, r1
 8013984:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8013986:	68ba      	ldr	r2, [r7, #8]
 8013988:	69fb      	ldr	r3, [r7, #28]
 801398a:	4413      	add	r3, r2
 801398c:	781b      	ldrb	r3, [r3, #0]
 801398e:	2b00      	cmp	r3, #0
 8013990:	d006      	beq.n	80139a0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013992:	69fb      	ldr	r3, [r7, #28]
 8013994:	3301      	adds	r3, #1
 8013996:	61fb      	str	r3, [r7, #28]
 8013998:	69fb      	ldr	r3, [r7, #28]
 801399a:	2b0f      	cmp	r3, #15
 801399c:	d9e9      	bls.n	8013972 <prvInitialiseNewTask+0x66>
 801399e:	e000      	b.n	80139a2 <prvInitialiseNewTask+0x96>
			{
				break;
 80139a0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80139a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139a4:	2200      	movs	r2, #0
 80139a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80139aa:	e003      	b.n	80139b4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80139ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139ae:	2200      	movs	r2, #0
 80139b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80139b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80139b6:	2b37      	cmp	r3, #55	@ 0x37
 80139b8:	d901      	bls.n	80139be <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80139ba:	2337      	movs	r3, #55	@ 0x37
 80139bc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80139be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80139c2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80139c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80139c8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80139ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139cc:	2200      	movs	r2, #0
 80139ce:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80139d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139d2:	3304      	adds	r3, #4
 80139d4:	4618      	mov	r0, r3
 80139d6:	f7ff f965 	bl	8012ca4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80139da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139dc:	3318      	adds	r3, #24
 80139de:	4618      	mov	r0, r3
 80139e0:	f7ff f960 	bl	8012ca4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80139e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80139e8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80139ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80139ec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80139f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139f2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80139f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80139f8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80139fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139fc:	2200      	movs	r2, #0
 80139fe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8013a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a04:	2200      	movs	r2, #0
 8013a06:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8013a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a0c:	3354      	adds	r3, #84	@ 0x54
 8013a0e:	224c      	movs	r2, #76	@ 0x4c
 8013a10:	2100      	movs	r1, #0
 8013a12:	4618      	mov	r0, r3
 8013a14:	f002 fc33 	bl	801627e <memset>
 8013a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a1a:	4a0d      	ldr	r2, [pc, #52]	@ (8013a50 <prvInitialiseNewTask+0x144>)
 8013a1c:	659a      	str	r2, [r3, #88]	@ 0x58
 8013a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a20:	4a0c      	ldr	r2, [pc, #48]	@ (8013a54 <prvInitialiseNewTask+0x148>)
 8013a22:	65da      	str	r2, [r3, #92]	@ 0x5c
 8013a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a26:	4a0c      	ldr	r2, [pc, #48]	@ (8013a58 <prvInitialiseNewTask+0x14c>)
 8013a28:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8013a2a:	683a      	ldr	r2, [r7, #0]
 8013a2c:	68f9      	ldr	r1, [r7, #12]
 8013a2e:	69b8      	ldr	r0, [r7, #24]
 8013a30:	f001 fa8c 	bl	8014f4c <pxPortInitialiseStack>
 8013a34:	4602      	mov	r2, r0
 8013a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a38:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8013a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013a3c:	2b00      	cmp	r3, #0
 8013a3e:	d002      	beq.n	8013a46 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8013a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013a42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013a44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013a46:	bf00      	nop
 8013a48:	3720      	adds	r7, #32
 8013a4a:	46bd      	mov	sp, r7
 8013a4c:	bd80      	pop	{r7, pc}
 8013a4e:	bf00      	nop
 8013a50:	200078e0 	.word	0x200078e0
 8013a54:	20007948 	.word	0x20007948
 8013a58:	200079b0 	.word	0x200079b0

08013a5c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8013a5c:	b580      	push	{r7, lr}
 8013a5e:	b082      	sub	sp, #8
 8013a60:	af00      	add	r7, sp, #0
 8013a62:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8013a64:	f001 fba0 	bl	80151a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8013a68:	4b2d      	ldr	r3, [pc, #180]	@ (8013b20 <prvAddNewTaskToReadyList+0xc4>)
 8013a6a:	681b      	ldr	r3, [r3, #0]
 8013a6c:	3301      	adds	r3, #1
 8013a6e:	4a2c      	ldr	r2, [pc, #176]	@ (8013b20 <prvAddNewTaskToReadyList+0xc4>)
 8013a70:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8013a72:	4b2c      	ldr	r3, [pc, #176]	@ (8013b24 <prvAddNewTaskToReadyList+0xc8>)
 8013a74:	681b      	ldr	r3, [r3, #0]
 8013a76:	2b00      	cmp	r3, #0
 8013a78:	d109      	bne.n	8013a8e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8013a7a:	4a2a      	ldr	r2, [pc, #168]	@ (8013b24 <prvAddNewTaskToReadyList+0xc8>)
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8013a80:	4b27      	ldr	r3, [pc, #156]	@ (8013b20 <prvAddNewTaskToReadyList+0xc4>)
 8013a82:	681b      	ldr	r3, [r3, #0]
 8013a84:	2b01      	cmp	r3, #1
 8013a86:	d110      	bne.n	8013aaa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8013a88:	f000 fd28 	bl	80144dc <prvInitialiseTaskLists>
 8013a8c:	e00d      	b.n	8013aaa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8013a8e:	4b26      	ldr	r3, [pc, #152]	@ (8013b28 <prvAddNewTaskToReadyList+0xcc>)
 8013a90:	681b      	ldr	r3, [r3, #0]
 8013a92:	2b00      	cmp	r3, #0
 8013a94:	d109      	bne.n	8013aaa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8013a96:	4b23      	ldr	r3, [pc, #140]	@ (8013b24 <prvAddNewTaskToReadyList+0xc8>)
 8013a98:	681b      	ldr	r3, [r3, #0]
 8013a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013aa0:	429a      	cmp	r2, r3
 8013aa2:	d802      	bhi.n	8013aaa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8013aa4:	4a1f      	ldr	r2, [pc, #124]	@ (8013b24 <prvAddNewTaskToReadyList+0xc8>)
 8013aa6:	687b      	ldr	r3, [r7, #4]
 8013aa8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8013aaa:	4b20      	ldr	r3, [pc, #128]	@ (8013b2c <prvAddNewTaskToReadyList+0xd0>)
 8013aac:	681b      	ldr	r3, [r3, #0]
 8013aae:	3301      	adds	r3, #1
 8013ab0:	4a1e      	ldr	r2, [pc, #120]	@ (8013b2c <prvAddNewTaskToReadyList+0xd0>)
 8013ab2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8013ab4:	4b1d      	ldr	r3, [pc, #116]	@ (8013b2c <prvAddNewTaskToReadyList+0xd0>)
 8013ab6:	681a      	ldr	r2, [r3, #0]
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013ac0:	4b1b      	ldr	r3, [pc, #108]	@ (8013b30 <prvAddNewTaskToReadyList+0xd4>)
 8013ac2:	681b      	ldr	r3, [r3, #0]
 8013ac4:	429a      	cmp	r2, r3
 8013ac6:	d903      	bls.n	8013ad0 <prvAddNewTaskToReadyList+0x74>
 8013ac8:	687b      	ldr	r3, [r7, #4]
 8013aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013acc:	4a18      	ldr	r2, [pc, #96]	@ (8013b30 <prvAddNewTaskToReadyList+0xd4>)
 8013ace:	6013      	str	r3, [r2, #0]
 8013ad0:	687b      	ldr	r3, [r7, #4]
 8013ad2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013ad4:	4613      	mov	r3, r2
 8013ad6:	009b      	lsls	r3, r3, #2
 8013ad8:	4413      	add	r3, r2
 8013ada:	009b      	lsls	r3, r3, #2
 8013adc:	4a15      	ldr	r2, [pc, #84]	@ (8013b34 <prvAddNewTaskToReadyList+0xd8>)
 8013ade:	441a      	add	r2, r3
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	3304      	adds	r3, #4
 8013ae4:	4619      	mov	r1, r3
 8013ae6:	4610      	mov	r0, r2
 8013ae8:	f7ff f8e9 	bl	8012cbe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8013aec:	f001 fb8e 	bl	801520c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8013af0:	4b0d      	ldr	r3, [pc, #52]	@ (8013b28 <prvAddNewTaskToReadyList+0xcc>)
 8013af2:	681b      	ldr	r3, [r3, #0]
 8013af4:	2b00      	cmp	r3, #0
 8013af6:	d00e      	beq.n	8013b16 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8013af8:	4b0a      	ldr	r3, [pc, #40]	@ (8013b24 <prvAddNewTaskToReadyList+0xc8>)
 8013afa:	681b      	ldr	r3, [r3, #0]
 8013afc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013b02:	429a      	cmp	r2, r3
 8013b04:	d207      	bcs.n	8013b16 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8013b06:	4b0c      	ldr	r3, [pc, #48]	@ (8013b38 <prvAddNewTaskToReadyList+0xdc>)
 8013b08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013b0c:	601a      	str	r2, [r3, #0]
 8013b0e:	f3bf 8f4f 	dsb	sy
 8013b12:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013b16:	bf00      	nop
 8013b18:	3708      	adds	r7, #8
 8013b1a:	46bd      	mov	sp, r7
 8013b1c:	bd80      	pop	{r7, pc}
 8013b1e:	bf00      	nop
 8013b20:	20003b60 	.word	0x20003b60
 8013b24:	2000368c 	.word	0x2000368c
 8013b28:	20003b6c 	.word	0x20003b6c
 8013b2c:	20003b7c 	.word	0x20003b7c
 8013b30:	20003b68 	.word	0x20003b68
 8013b34:	20003690 	.word	0x20003690
 8013b38:	e000ed04 	.word	0xe000ed04

08013b3c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8013b3c:	b580      	push	{r7, lr}
 8013b3e:	b08a      	sub	sp, #40	@ 0x28
 8013b40:	af00      	add	r7, sp, #0
 8013b42:	6078      	str	r0, [r7, #4]
 8013b44:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8013b46:	2300      	movs	r3, #0
 8013b48:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8013b4a:	687b      	ldr	r3, [r7, #4]
 8013b4c:	2b00      	cmp	r3, #0
 8013b4e:	d10b      	bne.n	8013b68 <vTaskDelayUntil+0x2c>
	__asm volatile
 8013b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b54:	f383 8811 	msr	BASEPRI, r3
 8013b58:	f3bf 8f6f 	isb	sy
 8013b5c:	f3bf 8f4f 	dsb	sy
 8013b60:	617b      	str	r3, [r7, #20]
}
 8013b62:	bf00      	nop
 8013b64:	bf00      	nop
 8013b66:	e7fd      	b.n	8013b64 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8013b68:	683b      	ldr	r3, [r7, #0]
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d10b      	bne.n	8013b86 <vTaskDelayUntil+0x4a>
	__asm volatile
 8013b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b72:	f383 8811 	msr	BASEPRI, r3
 8013b76:	f3bf 8f6f 	isb	sy
 8013b7a:	f3bf 8f4f 	dsb	sy
 8013b7e:	613b      	str	r3, [r7, #16]
}
 8013b80:	bf00      	nop
 8013b82:	bf00      	nop
 8013b84:	e7fd      	b.n	8013b82 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8013b86:	4b2a      	ldr	r3, [pc, #168]	@ (8013c30 <vTaskDelayUntil+0xf4>)
 8013b88:	681b      	ldr	r3, [r3, #0]
 8013b8a:	2b00      	cmp	r3, #0
 8013b8c:	d00b      	beq.n	8013ba6 <vTaskDelayUntil+0x6a>
	__asm volatile
 8013b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b92:	f383 8811 	msr	BASEPRI, r3
 8013b96:	f3bf 8f6f 	isb	sy
 8013b9a:	f3bf 8f4f 	dsb	sy
 8013b9e:	60fb      	str	r3, [r7, #12]
}
 8013ba0:	bf00      	nop
 8013ba2:	bf00      	nop
 8013ba4:	e7fd      	b.n	8013ba2 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8013ba6:	f000 f8b9 	bl	8013d1c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8013baa:	4b22      	ldr	r3, [pc, #136]	@ (8013c34 <vTaskDelayUntil+0xf8>)
 8013bac:	681b      	ldr	r3, [r3, #0]
 8013bae:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	681b      	ldr	r3, [r3, #0]
 8013bb4:	683a      	ldr	r2, [r7, #0]
 8013bb6:	4413      	add	r3, r2
 8013bb8:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8013bba:	687b      	ldr	r3, [r7, #4]
 8013bbc:	681b      	ldr	r3, [r3, #0]
 8013bbe:	6a3a      	ldr	r2, [r7, #32]
 8013bc0:	429a      	cmp	r2, r3
 8013bc2:	d20b      	bcs.n	8013bdc <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	681b      	ldr	r3, [r3, #0]
 8013bc8:	69fa      	ldr	r2, [r7, #28]
 8013bca:	429a      	cmp	r2, r3
 8013bcc:	d211      	bcs.n	8013bf2 <vTaskDelayUntil+0xb6>
 8013bce:	69fa      	ldr	r2, [r7, #28]
 8013bd0:	6a3b      	ldr	r3, [r7, #32]
 8013bd2:	429a      	cmp	r2, r3
 8013bd4:	d90d      	bls.n	8013bf2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8013bd6:	2301      	movs	r3, #1
 8013bd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8013bda:	e00a      	b.n	8013bf2 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8013bdc:	687b      	ldr	r3, [r7, #4]
 8013bde:	681b      	ldr	r3, [r3, #0]
 8013be0:	69fa      	ldr	r2, [r7, #28]
 8013be2:	429a      	cmp	r2, r3
 8013be4:	d303      	bcc.n	8013bee <vTaskDelayUntil+0xb2>
 8013be6:	69fa      	ldr	r2, [r7, #28]
 8013be8:	6a3b      	ldr	r3, [r7, #32]
 8013bea:	429a      	cmp	r2, r3
 8013bec:	d901      	bls.n	8013bf2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8013bee:	2301      	movs	r3, #1
 8013bf0:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	69fa      	ldr	r2, [r7, #28]
 8013bf6:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8013bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013bfa:	2b00      	cmp	r3, #0
 8013bfc:	d006      	beq.n	8013c0c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8013bfe:	69fa      	ldr	r2, [r7, #28]
 8013c00:	6a3b      	ldr	r3, [r7, #32]
 8013c02:	1ad3      	subs	r3, r2, r3
 8013c04:	2100      	movs	r1, #0
 8013c06:	4618      	mov	r0, r3
 8013c08:	f000 fdd2 	bl	80147b0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8013c0c:	f000 f894 	bl	8013d38 <xTaskResumeAll>
 8013c10:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8013c12:	69bb      	ldr	r3, [r7, #24]
 8013c14:	2b00      	cmp	r3, #0
 8013c16:	d107      	bne.n	8013c28 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8013c18:	4b07      	ldr	r3, [pc, #28]	@ (8013c38 <vTaskDelayUntil+0xfc>)
 8013c1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013c1e:	601a      	str	r2, [r3, #0]
 8013c20:	f3bf 8f4f 	dsb	sy
 8013c24:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013c28:	bf00      	nop
 8013c2a:	3728      	adds	r7, #40	@ 0x28
 8013c2c:	46bd      	mov	sp, r7
 8013c2e:	bd80      	pop	{r7, pc}
 8013c30:	20003b88 	.word	0x20003b88
 8013c34:	20003b64 	.word	0x20003b64
 8013c38:	e000ed04 	.word	0xe000ed04

08013c3c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8013c3c:	b580      	push	{r7, lr}
 8013c3e:	b08a      	sub	sp, #40	@ 0x28
 8013c40:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8013c42:	2300      	movs	r3, #0
 8013c44:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8013c46:	2300      	movs	r3, #0
 8013c48:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8013c4a:	463a      	mov	r2, r7
 8013c4c:	1d39      	adds	r1, r7, #4
 8013c4e:	f107 0308 	add.w	r3, r7, #8
 8013c52:	4618      	mov	r0, r3
 8013c54:	f7fe fddc 	bl	8012810 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8013c58:	6839      	ldr	r1, [r7, #0]
 8013c5a:	687b      	ldr	r3, [r7, #4]
 8013c5c:	68ba      	ldr	r2, [r7, #8]
 8013c5e:	9202      	str	r2, [sp, #8]
 8013c60:	9301      	str	r3, [sp, #4]
 8013c62:	2300      	movs	r3, #0
 8013c64:	9300      	str	r3, [sp, #0]
 8013c66:	2300      	movs	r3, #0
 8013c68:	460a      	mov	r2, r1
 8013c6a:	4924      	ldr	r1, [pc, #144]	@ (8013cfc <vTaskStartScheduler+0xc0>)
 8013c6c:	4824      	ldr	r0, [pc, #144]	@ (8013d00 <vTaskStartScheduler+0xc4>)
 8013c6e:	f7ff fda7 	bl	80137c0 <xTaskCreateStatic>
 8013c72:	4603      	mov	r3, r0
 8013c74:	4a23      	ldr	r2, [pc, #140]	@ (8013d04 <vTaskStartScheduler+0xc8>)
 8013c76:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8013c78:	4b22      	ldr	r3, [pc, #136]	@ (8013d04 <vTaskStartScheduler+0xc8>)
 8013c7a:	681b      	ldr	r3, [r3, #0]
 8013c7c:	2b00      	cmp	r3, #0
 8013c7e:	d002      	beq.n	8013c86 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8013c80:	2301      	movs	r3, #1
 8013c82:	617b      	str	r3, [r7, #20]
 8013c84:	e001      	b.n	8013c8a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8013c86:	2300      	movs	r3, #0
 8013c88:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8013c8a:	697b      	ldr	r3, [r7, #20]
 8013c8c:	2b01      	cmp	r3, #1
 8013c8e:	d102      	bne.n	8013c96 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8013c90:	f000 fde2 	bl	8014858 <xTimerCreateTimerTask>
 8013c94:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8013c96:	697b      	ldr	r3, [r7, #20]
 8013c98:	2b01      	cmp	r3, #1
 8013c9a:	d11b      	bne.n	8013cd4 <vTaskStartScheduler+0x98>
	__asm volatile
 8013c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ca0:	f383 8811 	msr	BASEPRI, r3
 8013ca4:	f3bf 8f6f 	isb	sy
 8013ca8:	f3bf 8f4f 	dsb	sy
 8013cac:	613b      	str	r3, [r7, #16]
}
 8013cae:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8013cb0:	4b15      	ldr	r3, [pc, #84]	@ (8013d08 <vTaskStartScheduler+0xcc>)
 8013cb2:	681b      	ldr	r3, [r3, #0]
 8013cb4:	3354      	adds	r3, #84	@ 0x54
 8013cb6:	4a15      	ldr	r2, [pc, #84]	@ (8013d0c <vTaskStartScheduler+0xd0>)
 8013cb8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8013cba:	4b15      	ldr	r3, [pc, #84]	@ (8013d10 <vTaskStartScheduler+0xd4>)
 8013cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8013cc0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8013cc2:	4b14      	ldr	r3, [pc, #80]	@ (8013d14 <vTaskStartScheduler+0xd8>)
 8013cc4:	2201      	movs	r2, #1
 8013cc6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8013cc8:	4b13      	ldr	r3, [pc, #76]	@ (8013d18 <vTaskStartScheduler+0xdc>)
 8013cca:	2200      	movs	r2, #0
 8013ccc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8013cce:	f001 f9c7 	bl	8015060 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8013cd2:	e00f      	b.n	8013cf4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8013cd4:	697b      	ldr	r3, [r7, #20]
 8013cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013cda:	d10b      	bne.n	8013cf4 <vTaskStartScheduler+0xb8>
	__asm volatile
 8013cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ce0:	f383 8811 	msr	BASEPRI, r3
 8013ce4:	f3bf 8f6f 	isb	sy
 8013ce8:	f3bf 8f4f 	dsb	sy
 8013cec:	60fb      	str	r3, [r7, #12]
}
 8013cee:	bf00      	nop
 8013cf0:	bf00      	nop
 8013cf2:	e7fd      	b.n	8013cf0 <vTaskStartScheduler+0xb4>
}
 8013cf4:	bf00      	nop
 8013cf6:	3718      	adds	r7, #24
 8013cf8:	46bd      	mov	sp, r7
 8013cfa:	bd80      	pop	{r7, pc}
 8013cfc:	0801831c 	.word	0x0801831c
 8013d00:	080144ad 	.word	0x080144ad
 8013d04:	20003b84 	.word	0x20003b84
 8013d08:	2000368c 	.word	0x2000368c
 8013d0c:	20000044 	.word	0x20000044
 8013d10:	20003b80 	.word	0x20003b80
 8013d14:	20003b6c 	.word	0x20003b6c
 8013d18:	20003b64 	.word	0x20003b64

08013d1c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8013d1c:	b480      	push	{r7}
 8013d1e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8013d20:	4b04      	ldr	r3, [pc, #16]	@ (8013d34 <vTaskSuspendAll+0x18>)
 8013d22:	681b      	ldr	r3, [r3, #0]
 8013d24:	3301      	adds	r3, #1
 8013d26:	4a03      	ldr	r2, [pc, #12]	@ (8013d34 <vTaskSuspendAll+0x18>)
 8013d28:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8013d2a:	bf00      	nop
 8013d2c:	46bd      	mov	sp, r7
 8013d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d32:	4770      	bx	lr
 8013d34:	20003b88 	.word	0x20003b88

08013d38 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8013d38:	b580      	push	{r7, lr}
 8013d3a:	b084      	sub	sp, #16
 8013d3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8013d3e:	2300      	movs	r3, #0
 8013d40:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8013d42:	2300      	movs	r3, #0
 8013d44:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8013d46:	4b42      	ldr	r3, [pc, #264]	@ (8013e50 <xTaskResumeAll+0x118>)
 8013d48:	681b      	ldr	r3, [r3, #0]
 8013d4a:	2b00      	cmp	r3, #0
 8013d4c:	d10b      	bne.n	8013d66 <xTaskResumeAll+0x2e>
	__asm volatile
 8013d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d52:	f383 8811 	msr	BASEPRI, r3
 8013d56:	f3bf 8f6f 	isb	sy
 8013d5a:	f3bf 8f4f 	dsb	sy
 8013d5e:	603b      	str	r3, [r7, #0]
}
 8013d60:	bf00      	nop
 8013d62:	bf00      	nop
 8013d64:	e7fd      	b.n	8013d62 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8013d66:	f001 fa1f 	bl	80151a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8013d6a:	4b39      	ldr	r3, [pc, #228]	@ (8013e50 <xTaskResumeAll+0x118>)
 8013d6c:	681b      	ldr	r3, [r3, #0]
 8013d6e:	3b01      	subs	r3, #1
 8013d70:	4a37      	ldr	r2, [pc, #220]	@ (8013e50 <xTaskResumeAll+0x118>)
 8013d72:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013d74:	4b36      	ldr	r3, [pc, #216]	@ (8013e50 <xTaskResumeAll+0x118>)
 8013d76:	681b      	ldr	r3, [r3, #0]
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d162      	bne.n	8013e42 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8013d7c:	4b35      	ldr	r3, [pc, #212]	@ (8013e54 <xTaskResumeAll+0x11c>)
 8013d7e:	681b      	ldr	r3, [r3, #0]
 8013d80:	2b00      	cmp	r3, #0
 8013d82:	d05e      	beq.n	8013e42 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013d84:	e02f      	b.n	8013de6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013d86:	4b34      	ldr	r3, [pc, #208]	@ (8013e58 <xTaskResumeAll+0x120>)
 8013d88:	68db      	ldr	r3, [r3, #12]
 8013d8a:	68db      	ldr	r3, [r3, #12]
 8013d8c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013d8e:	68fb      	ldr	r3, [r7, #12]
 8013d90:	3318      	adds	r3, #24
 8013d92:	4618      	mov	r0, r3
 8013d94:	f7fe fff0 	bl	8012d78 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013d98:	68fb      	ldr	r3, [r7, #12]
 8013d9a:	3304      	adds	r3, #4
 8013d9c:	4618      	mov	r0, r3
 8013d9e:	f7fe ffeb 	bl	8012d78 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013da2:	68fb      	ldr	r3, [r7, #12]
 8013da4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013da6:	4b2d      	ldr	r3, [pc, #180]	@ (8013e5c <xTaskResumeAll+0x124>)
 8013da8:	681b      	ldr	r3, [r3, #0]
 8013daa:	429a      	cmp	r2, r3
 8013dac:	d903      	bls.n	8013db6 <xTaskResumeAll+0x7e>
 8013dae:	68fb      	ldr	r3, [r7, #12]
 8013db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013db2:	4a2a      	ldr	r2, [pc, #168]	@ (8013e5c <xTaskResumeAll+0x124>)
 8013db4:	6013      	str	r3, [r2, #0]
 8013db6:	68fb      	ldr	r3, [r7, #12]
 8013db8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013dba:	4613      	mov	r3, r2
 8013dbc:	009b      	lsls	r3, r3, #2
 8013dbe:	4413      	add	r3, r2
 8013dc0:	009b      	lsls	r3, r3, #2
 8013dc2:	4a27      	ldr	r2, [pc, #156]	@ (8013e60 <xTaskResumeAll+0x128>)
 8013dc4:	441a      	add	r2, r3
 8013dc6:	68fb      	ldr	r3, [r7, #12]
 8013dc8:	3304      	adds	r3, #4
 8013dca:	4619      	mov	r1, r3
 8013dcc:	4610      	mov	r0, r2
 8013dce:	f7fe ff76 	bl	8012cbe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013dd2:	68fb      	ldr	r3, [r7, #12]
 8013dd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013dd6:	4b23      	ldr	r3, [pc, #140]	@ (8013e64 <xTaskResumeAll+0x12c>)
 8013dd8:	681b      	ldr	r3, [r3, #0]
 8013dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013ddc:	429a      	cmp	r2, r3
 8013dde:	d302      	bcc.n	8013de6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8013de0:	4b21      	ldr	r3, [pc, #132]	@ (8013e68 <xTaskResumeAll+0x130>)
 8013de2:	2201      	movs	r2, #1
 8013de4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013de6:	4b1c      	ldr	r3, [pc, #112]	@ (8013e58 <xTaskResumeAll+0x120>)
 8013de8:	681b      	ldr	r3, [r3, #0]
 8013dea:	2b00      	cmp	r3, #0
 8013dec:	d1cb      	bne.n	8013d86 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8013dee:	68fb      	ldr	r3, [r7, #12]
 8013df0:	2b00      	cmp	r3, #0
 8013df2:	d001      	beq.n	8013df8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8013df4:	f000 fc16 	bl	8014624 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8013df8:	4b1c      	ldr	r3, [pc, #112]	@ (8013e6c <xTaskResumeAll+0x134>)
 8013dfa:	681b      	ldr	r3, [r3, #0]
 8013dfc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	d010      	beq.n	8013e26 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8013e04:	f000 f846 	bl	8013e94 <xTaskIncrementTick>
 8013e08:	4603      	mov	r3, r0
 8013e0a:	2b00      	cmp	r3, #0
 8013e0c:	d002      	beq.n	8013e14 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8013e0e:	4b16      	ldr	r3, [pc, #88]	@ (8013e68 <xTaskResumeAll+0x130>)
 8013e10:	2201      	movs	r2, #1
 8013e12:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	3b01      	subs	r3, #1
 8013e18:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	2b00      	cmp	r3, #0
 8013e1e:	d1f1      	bne.n	8013e04 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8013e20:	4b12      	ldr	r3, [pc, #72]	@ (8013e6c <xTaskResumeAll+0x134>)
 8013e22:	2200      	movs	r2, #0
 8013e24:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8013e26:	4b10      	ldr	r3, [pc, #64]	@ (8013e68 <xTaskResumeAll+0x130>)
 8013e28:	681b      	ldr	r3, [r3, #0]
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d009      	beq.n	8013e42 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013e2e:	2301      	movs	r3, #1
 8013e30:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013e32:	4b0f      	ldr	r3, [pc, #60]	@ (8013e70 <xTaskResumeAll+0x138>)
 8013e34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013e38:	601a      	str	r2, [r3, #0]
 8013e3a:	f3bf 8f4f 	dsb	sy
 8013e3e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013e42:	f001 f9e3 	bl	801520c <vPortExitCritical>

	return xAlreadyYielded;
 8013e46:	68bb      	ldr	r3, [r7, #8]
}
 8013e48:	4618      	mov	r0, r3
 8013e4a:	3710      	adds	r7, #16
 8013e4c:	46bd      	mov	sp, r7
 8013e4e:	bd80      	pop	{r7, pc}
 8013e50:	20003b88 	.word	0x20003b88
 8013e54:	20003b60 	.word	0x20003b60
 8013e58:	20003b20 	.word	0x20003b20
 8013e5c:	20003b68 	.word	0x20003b68
 8013e60:	20003690 	.word	0x20003690
 8013e64:	2000368c 	.word	0x2000368c
 8013e68:	20003b74 	.word	0x20003b74
 8013e6c:	20003b70 	.word	0x20003b70
 8013e70:	e000ed04 	.word	0xe000ed04

08013e74 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8013e74:	b480      	push	{r7}
 8013e76:	b083      	sub	sp, #12
 8013e78:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8013e7a:	4b05      	ldr	r3, [pc, #20]	@ (8013e90 <xTaskGetTickCount+0x1c>)
 8013e7c:	681b      	ldr	r3, [r3, #0]
 8013e7e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8013e80:	687b      	ldr	r3, [r7, #4]
}
 8013e82:	4618      	mov	r0, r3
 8013e84:	370c      	adds	r7, #12
 8013e86:	46bd      	mov	sp, r7
 8013e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e8c:	4770      	bx	lr
 8013e8e:	bf00      	nop
 8013e90:	20003b64 	.word	0x20003b64

08013e94 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8013e94:	b580      	push	{r7, lr}
 8013e96:	b086      	sub	sp, #24
 8013e98:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8013e9a:	2300      	movs	r3, #0
 8013e9c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013e9e:	4b4f      	ldr	r3, [pc, #316]	@ (8013fdc <xTaskIncrementTick+0x148>)
 8013ea0:	681b      	ldr	r3, [r3, #0]
 8013ea2:	2b00      	cmp	r3, #0
 8013ea4:	f040 8090 	bne.w	8013fc8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8013ea8:	4b4d      	ldr	r3, [pc, #308]	@ (8013fe0 <xTaskIncrementTick+0x14c>)
 8013eaa:	681b      	ldr	r3, [r3, #0]
 8013eac:	3301      	adds	r3, #1
 8013eae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8013eb0:	4a4b      	ldr	r2, [pc, #300]	@ (8013fe0 <xTaskIncrementTick+0x14c>)
 8013eb2:	693b      	ldr	r3, [r7, #16]
 8013eb4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8013eb6:	693b      	ldr	r3, [r7, #16]
 8013eb8:	2b00      	cmp	r3, #0
 8013eba:	d121      	bne.n	8013f00 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8013ebc:	4b49      	ldr	r3, [pc, #292]	@ (8013fe4 <xTaskIncrementTick+0x150>)
 8013ebe:	681b      	ldr	r3, [r3, #0]
 8013ec0:	681b      	ldr	r3, [r3, #0]
 8013ec2:	2b00      	cmp	r3, #0
 8013ec4:	d00b      	beq.n	8013ede <xTaskIncrementTick+0x4a>
	__asm volatile
 8013ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013eca:	f383 8811 	msr	BASEPRI, r3
 8013ece:	f3bf 8f6f 	isb	sy
 8013ed2:	f3bf 8f4f 	dsb	sy
 8013ed6:	603b      	str	r3, [r7, #0]
}
 8013ed8:	bf00      	nop
 8013eda:	bf00      	nop
 8013edc:	e7fd      	b.n	8013eda <xTaskIncrementTick+0x46>
 8013ede:	4b41      	ldr	r3, [pc, #260]	@ (8013fe4 <xTaskIncrementTick+0x150>)
 8013ee0:	681b      	ldr	r3, [r3, #0]
 8013ee2:	60fb      	str	r3, [r7, #12]
 8013ee4:	4b40      	ldr	r3, [pc, #256]	@ (8013fe8 <xTaskIncrementTick+0x154>)
 8013ee6:	681b      	ldr	r3, [r3, #0]
 8013ee8:	4a3e      	ldr	r2, [pc, #248]	@ (8013fe4 <xTaskIncrementTick+0x150>)
 8013eea:	6013      	str	r3, [r2, #0]
 8013eec:	4a3e      	ldr	r2, [pc, #248]	@ (8013fe8 <xTaskIncrementTick+0x154>)
 8013eee:	68fb      	ldr	r3, [r7, #12]
 8013ef0:	6013      	str	r3, [r2, #0]
 8013ef2:	4b3e      	ldr	r3, [pc, #248]	@ (8013fec <xTaskIncrementTick+0x158>)
 8013ef4:	681b      	ldr	r3, [r3, #0]
 8013ef6:	3301      	adds	r3, #1
 8013ef8:	4a3c      	ldr	r2, [pc, #240]	@ (8013fec <xTaskIncrementTick+0x158>)
 8013efa:	6013      	str	r3, [r2, #0]
 8013efc:	f000 fb92 	bl	8014624 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013f00:	4b3b      	ldr	r3, [pc, #236]	@ (8013ff0 <xTaskIncrementTick+0x15c>)
 8013f02:	681b      	ldr	r3, [r3, #0]
 8013f04:	693a      	ldr	r2, [r7, #16]
 8013f06:	429a      	cmp	r2, r3
 8013f08:	d349      	bcc.n	8013f9e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013f0a:	4b36      	ldr	r3, [pc, #216]	@ (8013fe4 <xTaskIncrementTick+0x150>)
 8013f0c:	681b      	ldr	r3, [r3, #0]
 8013f0e:	681b      	ldr	r3, [r3, #0]
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	d104      	bne.n	8013f1e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013f14:	4b36      	ldr	r3, [pc, #216]	@ (8013ff0 <xTaskIncrementTick+0x15c>)
 8013f16:	f04f 32ff 	mov.w	r2, #4294967295
 8013f1a:	601a      	str	r2, [r3, #0]
					break;
 8013f1c:	e03f      	b.n	8013f9e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013f1e:	4b31      	ldr	r3, [pc, #196]	@ (8013fe4 <xTaskIncrementTick+0x150>)
 8013f20:	681b      	ldr	r3, [r3, #0]
 8013f22:	68db      	ldr	r3, [r3, #12]
 8013f24:	68db      	ldr	r3, [r3, #12]
 8013f26:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013f28:	68bb      	ldr	r3, [r7, #8]
 8013f2a:	685b      	ldr	r3, [r3, #4]
 8013f2c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013f2e:	693a      	ldr	r2, [r7, #16]
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	429a      	cmp	r2, r3
 8013f34:	d203      	bcs.n	8013f3e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8013f36:	4a2e      	ldr	r2, [pc, #184]	@ (8013ff0 <xTaskIncrementTick+0x15c>)
 8013f38:	687b      	ldr	r3, [r7, #4]
 8013f3a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013f3c:	e02f      	b.n	8013f9e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013f3e:	68bb      	ldr	r3, [r7, #8]
 8013f40:	3304      	adds	r3, #4
 8013f42:	4618      	mov	r0, r3
 8013f44:	f7fe ff18 	bl	8012d78 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013f48:	68bb      	ldr	r3, [r7, #8]
 8013f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013f4c:	2b00      	cmp	r3, #0
 8013f4e:	d004      	beq.n	8013f5a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013f50:	68bb      	ldr	r3, [r7, #8]
 8013f52:	3318      	adds	r3, #24
 8013f54:	4618      	mov	r0, r3
 8013f56:	f7fe ff0f 	bl	8012d78 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8013f5a:	68bb      	ldr	r3, [r7, #8]
 8013f5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013f5e:	4b25      	ldr	r3, [pc, #148]	@ (8013ff4 <xTaskIncrementTick+0x160>)
 8013f60:	681b      	ldr	r3, [r3, #0]
 8013f62:	429a      	cmp	r2, r3
 8013f64:	d903      	bls.n	8013f6e <xTaskIncrementTick+0xda>
 8013f66:	68bb      	ldr	r3, [r7, #8]
 8013f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013f6a:	4a22      	ldr	r2, [pc, #136]	@ (8013ff4 <xTaskIncrementTick+0x160>)
 8013f6c:	6013      	str	r3, [r2, #0]
 8013f6e:	68bb      	ldr	r3, [r7, #8]
 8013f70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013f72:	4613      	mov	r3, r2
 8013f74:	009b      	lsls	r3, r3, #2
 8013f76:	4413      	add	r3, r2
 8013f78:	009b      	lsls	r3, r3, #2
 8013f7a:	4a1f      	ldr	r2, [pc, #124]	@ (8013ff8 <xTaskIncrementTick+0x164>)
 8013f7c:	441a      	add	r2, r3
 8013f7e:	68bb      	ldr	r3, [r7, #8]
 8013f80:	3304      	adds	r3, #4
 8013f82:	4619      	mov	r1, r3
 8013f84:	4610      	mov	r0, r2
 8013f86:	f7fe fe9a 	bl	8012cbe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013f8a:	68bb      	ldr	r3, [r7, #8]
 8013f8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013f8e:	4b1b      	ldr	r3, [pc, #108]	@ (8013ffc <xTaskIncrementTick+0x168>)
 8013f90:	681b      	ldr	r3, [r3, #0]
 8013f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013f94:	429a      	cmp	r2, r3
 8013f96:	d3b8      	bcc.n	8013f0a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8013f98:	2301      	movs	r3, #1
 8013f9a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013f9c:	e7b5      	b.n	8013f0a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8013f9e:	4b17      	ldr	r3, [pc, #92]	@ (8013ffc <xTaskIncrementTick+0x168>)
 8013fa0:	681b      	ldr	r3, [r3, #0]
 8013fa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013fa4:	4914      	ldr	r1, [pc, #80]	@ (8013ff8 <xTaskIncrementTick+0x164>)
 8013fa6:	4613      	mov	r3, r2
 8013fa8:	009b      	lsls	r3, r3, #2
 8013faa:	4413      	add	r3, r2
 8013fac:	009b      	lsls	r3, r3, #2
 8013fae:	440b      	add	r3, r1
 8013fb0:	681b      	ldr	r3, [r3, #0]
 8013fb2:	2b01      	cmp	r3, #1
 8013fb4:	d901      	bls.n	8013fba <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8013fb6:	2301      	movs	r3, #1
 8013fb8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8013fba:	4b11      	ldr	r3, [pc, #68]	@ (8014000 <xTaskIncrementTick+0x16c>)
 8013fbc:	681b      	ldr	r3, [r3, #0]
 8013fbe:	2b00      	cmp	r3, #0
 8013fc0:	d007      	beq.n	8013fd2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8013fc2:	2301      	movs	r3, #1
 8013fc4:	617b      	str	r3, [r7, #20]
 8013fc6:	e004      	b.n	8013fd2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8013fc8:	4b0e      	ldr	r3, [pc, #56]	@ (8014004 <xTaskIncrementTick+0x170>)
 8013fca:	681b      	ldr	r3, [r3, #0]
 8013fcc:	3301      	adds	r3, #1
 8013fce:	4a0d      	ldr	r2, [pc, #52]	@ (8014004 <xTaskIncrementTick+0x170>)
 8013fd0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8013fd2:	697b      	ldr	r3, [r7, #20]
}
 8013fd4:	4618      	mov	r0, r3
 8013fd6:	3718      	adds	r7, #24
 8013fd8:	46bd      	mov	sp, r7
 8013fda:	bd80      	pop	{r7, pc}
 8013fdc:	20003b88 	.word	0x20003b88
 8013fe0:	20003b64 	.word	0x20003b64
 8013fe4:	20003b18 	.word	0x20003b18
 8013fe8:	20003b1c 	.word	0x20003b1c
 8013fec:	20003b78 	.word	0x20003b78
 8013ff0:	20003b80 	.word	0x20003b80
 8013ff4:	20003b68 	.word	0x20003b68
 8013ff8:	20003690 	.word	0x20003690
 8013ffc:	2000368c 	.word	0x2000368c
 8014000:	20003b74 	.word	0x20003b74
 8014004:	20003b70 	.word	0x20003b70

08014008 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8014008:	b580      	push	{r7, lr}
 801400a:	b084      	sub	sp, #16
 801400c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801400e:	4b32      	ldr	r3, [pc, #200]	@ (80140d8 <vTaskSwitchContext+0xd0>)
 8014010:	681b      	ldr	r3, [r3, #0]
 8014012:	2b00      	cmp	r3, #0
 8014014:	d003      	beq.n	801401e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8014016:	4b31      	ldr	r3, [pc, #196]	@ (80140dc <vTaskSwitchContext+0xd4>)
 8014018:	2201      	movs	r2, #1
 801401a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801401c:	e058      	b.n	80140d0 <vTaskSwitchContext+0xc8>
		xYieldPending = pdFALSE;
 801401e:	4b2f      	ldr	r3, [pc, #188]	@ (80140dc <vTaskSwitchContext+0xd4>)
 8014020:	2200      	movs	r2, #0
 8014022:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8014024:	4b2e      	ldr	r3, [pc, #184]	@ (80140e0 <vTaskSwitchContext+0xd8>)
 8014026:	681b      	ldr	r3, [r3, #0]
 8014028:	681a      	ldr	r2, [r3, #0]
 801402a:	4b2d      	ldr	r3, [pc, #180]	@ (80140e0 <vTaskSwitchContext+0xd8>)
 801402c:	681b      	ldr	r3, [r3, #0]
 801402e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014030:	429a      	cmp	r2, r3
 8014032:	d808      	bhi.n	8014046 <vTaskSwitchContext+0x3e>
 8014034:	4b2a      	ldr	r3, [pc, #168]	@ (80140e0 <vTaskSwitchContext+0xd8>)
 8014036:	681a      	ldr	r2, [r3, #0]
 8014038:	4b29      	ldr	r3, [pc, #164]	@ (80140e0 <vTaskSwitchContext+0xd8>)
 801403a:	681b      	ldr	r3, [r3, #0]
 801403c:	3334      	adds	r3, #52	@ 0x34
 801403e:	4619      	mov	r1, r3
 8014040:	4610      	mov	r0, r2
 8014042:	f7f2 fb05 	bl	8006650 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014046:	4b27      	ldr	r3, [pc, #156]	@ (80140e4 <vTaskSwitchContext+0xdc>)
 8014048:	681b      	ldr	r3, [r3, #0]
 801404a:	60fb      	str	r3, [r7, #12]
 801404c:	e011      	b.n	8014072 <vTaskSwitchContext+0x6a>
 801404e:	68fb      	ldr	r3, [r7, #12]
 8014050:	2b00      	cmp	r3, #0
 8014052:	d10b      	bne.n	801406c <vTaskSwitchContext+0x64>
	__asm volatile
 8014054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014058:	f383 8811 	msr	BASEPRI, r3
 801405c:	f3bf 8f6f 	isb	sy
 8014060:	f3bf 8f4f 	dsb	sy
 8014064:	607b      	str	r3, [r7, #4]
}
 8014066:	bf00      	nop
 8014068:	bf00      	nop
 801406a:	e7fd      	b.n	8014068 <vTaskSwitchContext+0x60>
 801406c:	68fb      	ldr	r3, [r7, #12]
 801406e:	3b01      	subs	r3, #1
 8014070:	60fb      	str	r3, [r7, #12]
 8014072:	491d      	ldr	r1, [pc, #116]	@ (80140e8 <vTaskSwitchContext+0xe0>)
 8014074:	68fa      	ldr	r2, [r7, #12]
 8014076:	4613      	mov	r3, r2
 8014078:	009b      	lsls	r3, r3, #2
 801407a:	4413      	add	r3, r2
 801407c:	009b      	lsls	r3, r3, #2
 801407e:	440b      	add	r3, r1
 8014080:	681b      	ldr	r3, [r3, #0]
 8014082:	2b00      	cmp	r3, #0
 8014084:	d0e3      	beq.n	801404e <vTaskSwitchContext+0x46>
 8014086:	68fa      	ldr	r2, [r7, #12]
 8014088:	4613      	mov	r3, r2
 801408a:	009b      	lsls	r3, r3, #2
 801408c:	4413      	add	r3, r2
 801408e:	009b      	lsls	r3, r3, #2
 8014090:	4a15      	ldr	r2, [pc, #84]	@ (80140e8 <vTaskSwitchContext+0xe0>)
 8014092:	4413      	add	r3, r2
 8014094:	60bb      	str	r3, [r7, #8]
 8014096:	68bb      	ldr	r3, [r7, #8]
 8014098:	685b      	ldr	r3, [r3, #4]
 801409a:	685a      	ldr	r2, [r3, #4]
 801409c:	68bb      	ldr	r3, [r7, #8]
 801409e:	605a      	str	r2, [r3, #4]
 80140a0:	68bb      	ldr	r3, [r7, #8]
 80140a2:	685a      	ldr	r2, [r3, #4]
 80140a4:	68bb      	ldr	r3, [r7, #8]
 80140a6:	3308      	adds	r3, #8
 80140a8:	429a      	cmp	r2, r3
 80140aa:	d104      	bne.n	80140b6 <vTaskSwitchContext+0xae>
 80140ac:	68bb      	ldr	r3, [r7, #8]
 80140ae:	685b      	ldr	r3, [r3, #4]
 80140b0:	685a      	ldr	r2, [r3, #4]
 80140b2:	68bb      	ldr	r3, [r7, #8]
 80140b4:	605a      	str	r2, [r3, #4]
 80140b6:	68bb      	ldr	r3, [r7, #8]
 80140b8:	685b      	ldr	r3, [r3, #4]
 80140ba:	68db      	ldr	r3, [r3, #12]
 80140bc:	4a08      	ldr	r2, [pc, #32]	@ (80140e0 <vTaskSwitchContext+0xd8>)
 80140be:	6013      	str	r3, [r2, #0]
 80140c0:	4a08      	ldr	r2, [pc, #32]	@ (80140e4 <vTaskSwitchContext+0xdc>)
 80140c2:	68fb      	ldr	r3, [r7, #12]
 80140c4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80140c6:	4b06      	ldr	r3, [pc, #24]	@ (80140e0 <vTaskSwitchContext+0xd8>)
 80140c8:	681b      	ldr	r3, [r3, #0]
 80140ca:	3354      	adds	r3, #84	@ 0x54
 80140cc:	4a07      	ldr	r2, [pc, #28]	@ (80140ec <vTaskSwitchContext+0xe4>)
 80140ce:	6013      	str	r3, [r2, #0]
}
 80140d0:	bf00      	nop
 80140d2:	3710      	adds	r7, #16
 80140d4:	46bd      	mov	sp, r7
 80140d6:	bd80      	pop	{r7, pc}
 80140d8:	20003b88 	.word	0x20003b88
 80140dc:	20003b74 	.word	0x20003b74
 80140e0:	2000368c 	.word	0x2000368c
 80140e4:	20003b68 	.word	0x20003b68
 80140e8:	20003690 	.word	0x20003690
 80140ec:	20000044 	.word	0x20000044

080140f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80140f0:	b580      	push	{r7, lr}
 80140f2:	b084      	sub	sp, #16
 80140f4:	af00      	add	r7, sp, #0
 80140f6:	6078      	str	r0, [r7, #4]
 80140f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80140fa:	687b      	ldr	r3, [r7, #4]
 80140fc:	2b00      	cmp	r3, #0
 80140fe:	d10b      	bne.n	8014118 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8014100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014104:	f383 8811 	msr	BASEPRI, r3
 8014108:	f3bf 8f6f 	isb	sy
 801410c:	f3bf 8f4f 	dsb	sy
 8014110:	60fb      	str	r3, [r7, #12]
}
 8014112:	bf00      	nop
 8014114:	bf00      	nop
 8014116:	e7fd      	b.n	8014114 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014118:	4b07      	ldr	r3, [pc, #28]	@ (8014138 <vTaskPlaceOnEventList+0x48>)
 801411a:	681b      	ldr	r3, [r3, #0]
 801411c:	3318      	adds	r3, #24
 801411e:	4619      	mov	r1, r3
 8014120:	6878      	ldr	r0, [r7, #4]
 8014122:	f7fe fdf0 	bl	8012d06 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014126:	2101      	movs	r1, #1
 8014128:	6838      	ldr	r0, [r7, #0]
 801412a:	f000 fb41 	bl	80147b0 <prvAddCurrentTaskToDelayedList>
}
 801412e:	bf00      	nop
 8014130:	3710      	adds	r7, #16
 8014132:	46bd      	mov	sp, r7
 8014134:	bd80      	pop	{r7, pc}
 8014136:	bf00      	nop
 8014138:	2000368c 	.word	0x2000368c

0801413c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 801413c:	b580      	push	{r7, lr}
 801413e:	b086      	sub	sp, #24
 8014140:	af00      	add	r7, sp, #0
 8014142:	60f8      	str	r0, [r7, #12]
 8014144:	60b9      	str	r1, [r7, #8]
 8014146:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8014148:	68fb      	ldr	r3, [r7, #12]
 801414a:	2b00      	cmp	r3, #0
 801414c:	d10b      	bne.n	8014166 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 801414e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014152:	f383 8811 	msr	BASEPRI, r3
 8014156:	f3bf 8f6f 	isb	sy
 801415a:	f3bf 8f4f 	dsb	sy
 801415e:	617b      	str	r3, [r7, #20]
}
 8014160:	bf00      	nop
 8014162:	bf00      	nop
 8014164:	e7fd      	b.n	8014162 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8014166:	4b12      	ldr	r3, [pc, #72]	@ (80141b0 <vTaskPlaceOnUnorderedEventList+0x74>)
 8014168:	681b      	ldr	r3, [r3, #0]
 801416a:	2b00      	cmp	r3, #0
 801416c:	d10b      	bne.n	8014186 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 801416e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014172:	f383 8811 	msr	BASEPRI, r3
 8014176:	f3bf 8f6f 	isb	sy
 801417a:	f3bf 8f4f 	dsb	sy
 801417e:	613b      	str	r3, [r7, #16]
}
 8014180:	bf00      	nop
 8014182:	bf00      	nop
 8014184:	e7fd      	b.n	8014182 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8014186:	4b0b      	ldr	r3, [pc, #44]	@ (80141b4 <vTaskPlaceOnUnorderedEventList+0x78>)
 8014188:	681b      	ldr	r3, [r3, #0]
 801418a:	68ba      	ldr	r2, [r7, #8]
 801418c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8014190:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014192:	4b08      	ldr	r3, [pc, #32]	@ (80141b4 <vTaskPlaceOnUnorderedEventList+0x78>)
 8014194:	681b      	ldr	r3, [r3, #0]
 8014196:	3318      	adds	r3, #24
 8014198:	4619      	mov	r1, r3
 801419a:	68f8      	ldr	r0, [r7, #12]
 801419c:	f7fe fd8f 	bl	8012cbe <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80141a0:	2101      	movs	r1, #1
 80141a2:	6878      	ldr	r0, [r7, #4]
 80141a4:	f000 fb04 	bl	80147b0 <prvAddCurrentTaskToDelayedList>
}
 80141a8:	bf00      	nop
 80141aa:	3718      	adds	r7, #24
 80141ac:	46bd      	mov	sp, r7
 80141ae:	bd80      	pop	{r7, pc}
 80141b0:	20003b88 	.word	0x20003b88
 80141b4:	2000368c 	.word	0x2000368c

080141b8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80141b8:	b580      	push	{r7, lr}
 80141ba:	b086      	sub	sp, #24
 80141bc:	af00      	add	r7, sp, #0
 80141be:	60f8      	str	r0, [r7, #12]
 80141c0:	60b9      	str	r1, [r7, #8]
 80141c2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80141c4:	68fb      	ldr	r3, [r7, #12]
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	d10b      	bne.n	80141e2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80141ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80141ce:	f383 8811 	msr	BASEPRI, r3
 80141d2:	f3bf 8f6f 	isb	sy
 80141d6:	f3bf 8f4f 	dsb	sy
 80141da:	617b      	str	r3, [r7, #20]
}
 80141dc:	bf00      	nop
 80141de:	bf00      	nop
 80141e0:	e7fd      	b.n	80141de <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80141e2:	4b0a      	ldr	r3, [pc, #40]	@ (801420c <vTaskPlaceOnEventListRestricted+0x54>)
 80141e4:	681b      	ldr	r3, [r3, #0]
 80141e6:	3318      	adds	r3, #24
 80141e8:	4619      	mov	r1, r3
 80141ea:	68f8      	ldr	r0, [r7, #12]
 80141ec:	f7fe fd67 	bl	8012cbe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80141f0:	687b      	ldr	r3, [r7, #4]
 80141f2:	2b00      	cmp	r3, #0
 80141f4:	d002      	beq.n	80141fc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80141f6:	f04f 33ff 	mov.w	r3, #4294967295
 80141fa:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80141fc:	6879      	ldr	r1, [r7, #4]
 80141fe:	68b8      	ldr	r0, [r7, #8]
 8014200:	f000 fad6 	bl	80147b0 <prvAddCurrentTaskToDelayedList>
	}
 8014204:	bf00      	nop
 8014206:	3718      	adds	r7, #24
 8014208:	46bd      	mov	sp, r7
 801420a:	bd80      	pop	{r7, pc}
 801420c:	2000368c 	.word	0x2000368c

08014210 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8014210:	b580      	push	{r7, lr}
 8014212:	b086      	sub	sp, #24
 8014214:	af00      	add	r7, sp, #0
 8014216:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014218:	687b      	ldr	r3, [r7, #4]
 801421a:	68db      	ldr	r3, [r3, #12]
 801421c:	68db      	ldr	r3, [r3, #12]
 801421e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8014220:	693b      	ldr	r3, [r7, #16]
 8014222:	2b00      	cmp	r3, #0
 8014224:	d10b      	bne.n	801423e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8014226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801422a:	f383 8811 	msr	BASEPRI, r3
 801422e:	f3bf 8f6f 	isb	sy
 8014232:	f3bf 8f4f 	dsb	sy
 8014236:	60fb      	str	r3, [r7, #12]
}
 8014238:	bf00      	nop
 801423a:	bf00      	nop
 801423c:	e7fd      	b.n	801423a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801423e:	693b      	ldr	r3, [r7, #16]
 8014240:	3318      	adds	r3, #24
 8014242:	4618      	mov	r0, r3
 8014244:	f7fe fd98 	bl	8012d78 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014248:	4b1d      	ldr	r3, [pc, #116]	@ (80142c0 <xTaskRemoveFromEventList+0xb0>)
 801424a:	681b      	ldr	r3, [r3, #0]
 801424c:	2b00      	cmp	r3, #0
 801424e:	d11d      	bne.n	801428c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8014250:	693b      	ldr	r3, [r7, #16]
 8014252:	3304      	adds	r3, #4
 8014254:	4618      	mov	r0, r3
 8014256:	f7fe fd8f 	bl	8012d78 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801425a:	693b      	ldr	r3, [r7, #16]
 801425c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801425e:	4b19      	ldr	r3, [pc, #100]	@ (80142c4 <xTaskRemoveFromEventList+0xb4>)
 8014260:	681b      	ldr	r3, [r3, #0]
 8014262:	429a      	cmp	r2, r3
 8014264:	d903      	bls.n	801426e <xTaskRemoveFromEventList+0x5e>
 8014266:	693b      	ldr	r3, [r7, #16]
 8014268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801426a:	4a16      	ldr	r2, [pc, #88]	@ (80142c4 <xTaskRemoveFromEventList+0xb4>)
 801426c:	6013      	str	r3, [r2, #0]
 801426e:	693b      	ldr	r3, [r7, #16]
 8014270:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014272:	4613      	mov	r3, r2
 8014274:	009b      	lsls	r3, r3, #2
 8014276:	4413      	add	r3, r2
 8014278:	009b      	lsls	r3, r3, #2
 801427a:	4a13      	ldr	r2, [pc, #76]	@ (80142c8 <xTaskRemoveFromEventList+0xb8>)
 801427c:	441a      	add	r2, r3
 801427e:	693b      	ldr	r3, [r7, #16]
 8014280:	3304      	adds	r3, #4
 8014282:	4619      	mov	r1, r3
 8014284:	4610      	mov	r0, r2
 8014286:	f7fe fd1a 	bl	8012cbe <vListInsertEnd>
 801428a:	e005      	b.n	8014298 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801428c:	693b      	ldr	r3, [r7, #16]
 801428e:	3318      	adds	r3, #24
 8014290:	4619      	mov	r1, r3
 8014292:	480e      	ldr	r0, [pc, #56]	@ (80142cc <xTaskRemoveFromEventList+0xbc>)
 8014294:	f7fe fd13 	bl	8012cbe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014298:	693b      	ldr	r3, [r7, #16]
 801429a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801429c:	4b0c      	ldr	r3, [pc, #48]	@ (80142d0 <xTaskRemoveFromEventList+0xc0>)
 801429e:	681b      	ldr	r3, [r3, #0]
 80142a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80142a2:	429a      	cmp	r2, r3
 80142a4:	d905      	bls.n	80142b2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80142a6:	2301      	movs	r3, #1
 80142a8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80142aa:	4b0a      	ldr	r3, [pc, #40]	@ (80142d4 <xTaskRemoveFromEventList+0xc4>)
 80142ac:	2201      	movs	r2, #1
 80142ae:	601a      	str	r2, [r3, #0]
 80142b0:	e001      	b.n	80142b6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80142b2:	2300      	movs	r3, #0
 80142b4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80142b6:	697b      	ldr	r3, [r7, #20]
}
 80142b8:	4618      	mov	r0, r3
 80142ba:	3718      	adds	r7, #24
 80142bc:	46bd      	mov	sp, r7
 80142be:	bd80      	pop	{r7, pc}
 80142c0:	20003b88 	.word	0x20003b88
 80142c4:	20003b68 	.word	0x20003b68
 80142c8:	20003690 	.word	0x20003690
 80142cc:	20003b20 	.word	0x20003b20
 80142d0:	2000368c 	.word	0x2000368c
 80142d4:	20003b74 	.word	0x20003b74

080142d8 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80142d8:	b580      	push	{r7, lr}
 80142da:	b086      	sub	sp, #24
 80142dc:	af00      	add	r7, sp, #0
 80142de:	6078      	str	r0, [r7, #4]
 80142e0:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80142e2:	4b2a      	ldr	r3, [pc, #168]	@ (801438c <vTaskRemoveFromUnorderedEventList+0xb4>)
 80142e4:	681b      	ldr	r3, [r3, #0]
 80142e6:	2b00      	cmp	r3, #0
 80142e8:	d10b      	bne.n	8014302 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 80142ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80142ee:	f383 8811 	msr	BASEPRI, r3
 80142f2:	f3bf 8f6f 	isb	sy
 80142f6:	f3bf 8f4f 	dsb	sy
 80142fa:	613b      	str	r3, [r7, #16]
}
 80142fc:	bf00      	nop
 80142fe:	bf00      	nop
 8014300:	e7fd      	b.n	80142fe <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8014302:	683b      	ldr	r3, [r7, #0]
 8014304:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8014308:	687b      	ldr	r3, [r7, #4]
 801430a:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	68db      	ldr	r3, [r3, #12]
 8014310:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8014312:	697b      	ldr	r3, [r7, #20]
 8014314:	2b00      	cmp	r3, #0
 8014316:	d10b      	bne.n	8014330 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8014318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801431c:	f383 8811 	msr	BASEPRI, r3
 8014320:	f3bf 8f6f 	isb	sy
 8014324:	f3bf 8f4f 	dsb	sy
 8014328:	60fb      	str	r3, [r7, #12]
}
 801432a:	bf00      	nop
 801432c:	bf00      	nop
 801432e:	e7fd      	b.n	801432c <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8014330:	6878      	ldr	r0, [r7, #4]
 8014332:	f7fe fd21 	bl	8012d78 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8014336:	697b      	ldr	r3, [r7, #20]
 8014338:	3304      	adds	r3, #4
 801433a:	4618      	mov	r0, r3
 801433c:	f7fe fd1c 	bl	8012d78 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8014340:	697b      	ldr	r3, [r7, #20]
 8014342:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014344:	4b12      	ldr	r3, [pc, #72]	@ (8014390 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8014346:	681b      	ldr	r3, [r3, #0]
 8014348:	429a      	cmp	r2, r3
 801434a:	d903      	bls.n	8014354 <vTaskRemoveFromUnorderedEventList+0x7c>
 801434c:	697b      	ldr	r3, [r7, #20]
 801434e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014350:	4a0f      	ldr	r2, [pc, #60]	@ (8014390 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8014352:	6013      	str	r3, [r2, #0]
 8014354:	697b      	ldr	r3, [r7, #20]
 8014356:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014358:	4613      	mov	r3, r2
 801435a:	009b      	lsls	r3, r3, #2
 801435c:	4413      	add	r3, r2
 801435e:	009b      	lsls	r3, r3, #2
 8014360:	4a0c      	ldr	r2, [pc, #48]	@ (8014394 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8014362:	441a      	add	r2, r3
 8014364:	697b      	ldr	r3, [r7, #20]
 8014366:	3304      	adds	r3, #4
 8014368:	4619      	mov	r1, r3
 801436a:	4610      	mov	r0, r2
 801436c:	f7fe fca7 	bl	8012cbe <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014370:	697b      	ldr	r3, [r7, #20]
 8014372:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014374:	4b08      	ldr	r3, [pc, #32]	@ (8014398 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8014376:	681b      	ldr	r3, [r3, #0]
 8014378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801437a:	429a      	cmp	r2, r3
 801437c:	d902      	bls.n	8014384 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 801437e:	4b07      	ldr	r3, [pc, #28]	@ (801439c <vTaskRemoveFromUnorderedEventList+0xc4>)
 8014380:	2201      	movs	r2, #1
 8014382:	601a      	str	r2, [r3, #0]
	}
}
 8014384:	bf00      	nop
 8014386:	3718      	adds	r7, #24
 8014388:	46bd      	mov	sp, r7
 801438a:	bd80      	pop	{r7, pc}
 801438c:	20003b88 	.word	0x20003b88
 8014390:	20003b68 	.word	0x20003b68
 8014394:	20003690 	.word	0x20003690
 8014398:	2000368c 	.word	0x2000368c
 801439c:	20003b74 	.word	0x20003b74

080143a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80143a0:	b480      	push	{r7}
 80143a2:	b083      	sub	sp, #12
 80143a4:	af00      	add	r7, sp, #0
 80143a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80143a8:	4b06      	ldr	r3, [pc, #24]	@ (80143c4 <vTaskInternalSetTimeOutState+0x24>)
 80143aa:	681a      	ldr	r2, [r3, #0]
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80143b0:	4b05      	ldr	r3, [pc, #20]	@ (80143c8 <vTaskInternalSetTimeOutState+0x28>)
 80143b2:	681a      	ldr	r2, [r3, #0]
 80143b4:	687b      	ldr	r3, [r7, #4]
 80143b6:	605a      	str	r2, [r3, #4]
}
 80143b8:	bf00      	nop
 80143ba:	370c      	adds	r7, #12
 80143bc:	46bd      	mov	sp, r7
 80143be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143c2:	4770      	bx	lr
 80143c4:	20003b78 	.word	0x20003b78
 80143c8:	20003b64 	.word	0x20003b64

080143cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80143cc:	b580      	push	{r7, lr}
 80143ce:	b088      	sub	sp, #32
 80143d0:	af00      	add	r7, sp, #0
 80143d2:	6078      	str	r0, [r7, #4]
 80143d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80143d6:	687b      	ldr	r3, [r7, #4]
 80143d8:	2b00      	cmp	r3, #0
 80143da:	d10b      	bne.n	80143f4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80143dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143e0:	f383 8811 	msr	BASEPRI, r3
 80143e4:	f3bf 8f6f 	isb	sy
 80143e8:	f3bf 8f4f 	dsb	sy
 80143ec:	613b      	str	r3, [r7, #16]
}
 80143ee:	bf00      	nop
 80143f0:	bf00      	nop
 80143f2:	e7fd      	b.n	80143f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80143f4:	683b      	ldr	r3, [r7, #0]
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	d10b      	bne.n	8014412 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80143fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143fe:	f383 8811 	msr	BASEPRI, r3
 8014402:	f3bf 8f6f 	isb	sy
 8014406:	f3bf 8f4f 	dsb	sy
 801440a:	60fb      	str	r3, [r7, #12]
}
 801440c:	bf00      	nop
 801440e:	bf00      	nop
 8014410:	e7fd      	b.n	801440e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8014412:	f000 fec9 	bl	80151a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8014416:	4b1d      	ldr	r3, [pc, #116]	@ (801448c <xTaskCheckForTimeOut+0xc0>)
 8014418:	681b      	ldr	r3, [r3, #0]
 801441a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801441c:	687b      	ldr	r3, [r7, #4]
 801441e:	685b      	ldr	r3, [r3, #4]
 8014420:	69ba      	ldr	r2, [r7, #24]
 8014422:	1ad3      	subs	r3, r2, r3
 8014424:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8014426:	683b      	ldr	r3, [r7, #0]
 8014428:	681b      	ldr	r3, [r3, #0]
 801442a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801442e:	d102      	bne.n	8014436 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8014430:	2300      	movs	r3, #0
 8014432:	61fb      	str	r3, [r7, #28]
 8014434:	e023      	b.n	801447e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8014436:	687b      	ldr	r3, [r7, #4]
 8014438:	681a      	ldr	r2, [r3, #0]
 801443a:	4b15      	ldr	r3, [pc, #84]	@ (8014490 <xTaskCheckForTimeOut+0xc4>)
 801443c:	681b      	ldr	r3, [r3, #0]
 801443e:	429a      	cmp	r2, r3
 8014440:	d007      	beq.n	8014452 <xTaskCheckForTimeOut+0x86>
 8014442:	687b      	ldr	r3, [r7, #4]
 8014444:	685b      	ldr	r3, [r3, #4]
 8014446:	69ba      	ldr	r2, [r7, #24]
 8014448:	429a      	cmp	r2, r3
 801444a:	d302      	bcc.n	8014452 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801444c:	2301      	movs	r3, #1
 801444e:	61fb      	str	r3, [r7, #28]
 8014450:	e015      	b.n	801447e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8014452:	683b      	ldr	r3, [r7, #0]
 8014454:	681b      	ldr	r3, [r3, #0]
 8014456:	697a      	ldr	r2, [r7, #20]
 8014458:	429a      	cmp	r2, r3
 801445a:	d20b      	bcs.n	8014474 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801445c:	683b      	ldr	r3, [r7, #0]
 801445e:	681a      	ldr	r2, [r3, #0]
 8014460:	697b      	ldr	r3, [r7, #20]
 8014462:	1ad2      	subs	r2, r2, r3
 8014464:	683b      	ldr	r3, [r7, #0]
 8014466:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8014468:	6878      	ldr	r0, [r7, #4]
 801446a:	f7ff ff99 	bl	80143a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801446e:	2300      	movs	r3, #0
 8014470:	61fb      	str	r3, [r7, #28]
 8014472:	e004      	b.n	801447e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8014474:	683b      	ldr	r3, [r7, #0]
 8014476:	2200      	movs	r2, #0
 8014478:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801447a:	2301      	movs	r3, #1
 801447c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801447e:	f000 fec5 	bl	801520c <vPortExitCritical>

	return xReturn;
 8014482:	69fb      	ldr	r3, [r7, #28]
}
 8014484:	4618      	mov	r0, r3
 8014486:	3720      	adds	r7, #32
 8014488:	46bd      	mov	sp, r7
 801448a:	bd80      	pop	{r7, pc}
 801448c:	20003b64 	.word	0x20003b64
 8014490:	20003b78 	.word	0x20003b78

08014494 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8014494:	b480      	push	{r7}
 8014496:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8014498:	4b03      	ldr	r3, [pc, #12]	@ (80144a8 <vTaskMissedYield+0x14>)
 801449a:	2201      	movs	r2, #1
 801449c:	601a      	str	r2, [r3, #0]
}
 801449e:	bf00      	nop
 80144a0:	46bd      	mov	sp, r7
 80144a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144a6:	4770      	bx	lr
 80144a8:	20003b74 	.word	0x20003b74

080144ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80144ac:	b580      	push	{r7, lr}
 80144ae:	b082      	sub	sp, #8
 80144b0:	af00      	add	r7, sp, #0
 80144b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80144b4:	f000 f852 	bl	801455c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80144b8:	4b06      	ldr	r3, [pc, #24]	@ (80144d4 <prvIdleTask+0x28>)
 80144ba:	681b      	ldr	r3, [r3, #0]
 80144bc:	2b01      	cmp	r3, #1
 80144be:	d9f9      	bls.n	80144b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80144c0:	4b05      	ldr	r3, [pc, #20]	@ (80144d8 <prvIdleTask+0x2c>)
 80144c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80144c6:	601a      	str	r2, [r3, #0]
 80144c8:	f3bf 8f4f 	dsb	sy
 80144cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80144d0:	e7f0      	b.n	80144b4 <prvIdleTask+0x8>
 80144d2:	bf00      	nop
 80144d4:	20003690 	.word	0x20003690
 80144d8:	e000ed04 	.word	0xe000ed04

080144dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80144dc:	b580      	push	{r7, lr}
 80144de:	b082      	sub	sp, #8
 80144e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80144e2:	2300      	movs	r3, #0
 80144e4:	607b      	str	r3, [r7, #4]
 80144e6:	e00c      	b.n	8014502 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80144e8:	687a      	ldr	r2, [r7, #4]
 80144ea:	4613      	mov	r3, r2
 80144ec:	009b      	lsls	r3, r3, #2
 80144ee:	4413      	add	r3, r2
 80144f0:	009b      	lsls	r3, r3, #2
 80144f2:	4a12      	ldr	r2, [pc, #72]	@ (801453c <prvInitialiseTaskLists+0x60>)
 80144f4:	4413      	add	r3, r2
 80144f6:	4618      	mov	r0, r3
 80144f8:	f7fe fbb4 	bl	8012c64 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80144fc:	687b      	ldr	r3, [r7, #4]
 80144fe:	3301      	adds	r3, #1
 8014500:	607b      	str	r3, [r7, #4]
 8014502:	687b      	ldr	r3, [r7, #4]
 8014504:	2b37      	cmp	r3, #55	@ 0x37
 8014506:	d9ef      	bls.n	80144e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8014508:	480d      	ldr	r0, [pc, #52]	@ (8014540 <prvInitialiseTaskLists+0x64>)
 801450a:	f7fe fbab 	bl	8012c64 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801450e:	480d      	ldr	r0, [pc, #52]	@ (8014544 <prvInitialiseTaskLists+0x68>)
 8014510:	f7fe fba8 	bl	8012c64 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8014514:	480c      	ldr	r0, [pc, #48]	@ (8014548 <prvInitialiseTaskLists+0x6c>)
 8014516:	f7fe fba5 	bl	8012c64 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801451a:	480c      	ldr	r0, [pc, #48]	@ (801454c <prvInitialiseTaskLists+0x70>)
 801451c:	f7fe fba2 	bl	8012c64 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8014520:	480b      	ldr	r0, [pc, #44]	@ (8014550 <prvInitialiseTaskLists+0x74>)
 8014522:	f7fe fb9f 	bl	8012c64 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8014526:	4b0b      	ldr	r3, [pc, #44]	@ (8014554 <prvInitialiseTaskLists+0x78>)
 8014528:	4a05      	ldr	r2, [pc, #20]	@ (8014540 <prvInitialiseTaskLists+0x64>)
 801452a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801452c:	4b0a      	ldr	r3, [pc, #40]	@ (8014558 <prvInitialiseTaskLists+0x7c>)
 801452e:	4a05      	ldr	r2, [pc, #20]	@ (8014544 <prvInitialiseTaskLists+0x68>)
 8014530:	601a      	str	r2, [r3, #0]
}
 8014532:	bf00      	nop
 8014534:	3708      	adds	r7, #8
 8014536:	46bd      	mov	sp, r7
 8014538:	bd80      	pop	{r7, pc}
 801453a:	bf00      	nop
 801453c:	20003690 	.word	0x20003690
 8014540:	20003af0 	.word	0x20003af0
 8014544:	20003b04 	.word	0x20003b04
 8014548:	20003b20 	.word	0x20003b20
 801454c:	20003b34 	.word	0x20003b34
 8014550:	20003b4c 	.word	0x20003b4c
 8014554:	20003b18 	.word	0x20003b18
 8014558:	20003b1c 	.word	0x20003b1c

0801455c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801455c:	b580      	push	{r7, lr}
 801455e:	b082      	sub	sp, #8
 8014560:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014562:	e019      	b.n	8014598 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8014564:	f000 fe20 	bl	80151a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014568:	4b10      	ldr	r3, [pc, #64]	@ (80145ac <prvCheckTasksWaitingTermination+0x50>)
 801456a:	68db      	ldr	r3, [r3, #12]
 801456c:	68db      	ldr	r3, [r3, #12]
 801456e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014570:	687b      	ldr	r3, [r7, #4]
 8014572:	3304      	adds	r3, #4
 8014574:	4618      	mov	r0, r3
 8014576:	f7fe fbff 	bl	8012d78 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801457a:	4b0d      	ldr	r3, [pc, #52]	@ (80145b0 <prvCheckTasksWaitingTermination+0x54>)
 801457c:	681b      	ldr	r3, [r3, #0]
 801457e:	3b01      	subs	r3, #1
 8014580:	4a0b      	ldr	r2, [pc, #44]	@ (80145b0 <prvCheckTasksWaitingTermination+0x54>)
 8014582:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8014584:	4b0b      	ldr	r3, [pc, #44]	@ (80145b4 <prvCheckTasksWaitingTermination+0x58>)
 8014586:	681b      	ldr	r3, [r3, #0]
 8014588:	3b01      	subs	r3, #1
 801458a:	4a0a      	ldr	r2, [pc, #40]	@ (80145b4 <prvCheckTasksWaitingTermination+0x58>)
 801458c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801458e:	f000 fe3d 	bl	801520c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8014592:	6878      	ldr	r0, [r7, #4]
 8014594:	f000 f810 	bl	80145b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014598:	4b06      	ldr	r3, [pc, #24]	@ (80145b4 <prvCheckTasksWaitingTermination+0x58>)
 801459a:	681b      	ldr	r3, [r3, #0]
 801459c:	2b00      	cmp	r3, #0
 801459e:	d1e1      	bne.n	8014564 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80145a0:	bf00      	nop
 80145a2:	bf00      	nop
 80145a4:	3708      	adds	r7, #8
 80145a6:	46bd      	mov	sp, r7
 80145a8:	bd80      	pop	{r7, pc}
 80145aa:	bf00      	nop
 80145ac:	20003b34 	.word	0x20003b34
 80145b0:	20003b60 	.word	0x20003b60
 80145b4:	20003b48 	.word	0x20003b48

080145b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80145b8:	b580      	push	{r7, lr}
 80145ba:	b084      	sub	sp, #16
 80145bc:	af00      	add	r7, sp, #0
 80145be:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80145c0:	687b      	ldr	r3, [r7, #4]
 80145c2:	3354      	adds	r3, #84	@ 0x54
 80145c4:	4618      	mov	r0, r3
 80145c6:	f001 fe77 	bl	80162b8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80145ca:	687b      	ldr	r3, [r7, #4]
 80145cc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80145d0:	2b00      	cmp	r3, #0
 80145d2:	d108      	bne.n	80145e6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80145d8:	4618      	mov	r0, r3
 80145da:	f000 ffd5 	bl	8015588 <vPortFree>
				vPortFree( pxTCB );
 80145de:	6878      	ldr	r0, [r7, #4]
 80145e0:	f000 ffd2 	bl	8015588 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80145e4:	e019      	b.n	801461a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80145e6:	687b      	ldr	r3, [r7, #4]
 80145e8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80145ec:	2b01      	cmp	r3, #1
 80145ee:	d103      	bne.n	80145f8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80145f0:	6878      	ldr	r0, [r7, #4]
 80145f2:	f000 ffc9 	bl	8015588 <vPortFree>
	}
 80145f6:	e010      	b.n	801461a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80145fe:	2b02      	cmp	r3, #2
 8014600:	d00b      	beq.n	801461a <prvDeleteTCB+0x62>
	__asm volatile
 8014602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014606:	f383 8811 	msr	BASEPRI, r3
 801460a:	f3bf 8f6f 	isb	sy
 801460e:	f3bf 8f4f 	dsb	sy
 8014612:	60fb      	str	r3, [r7, #12]
}
 8014614:	bf00      	nop
 8014616:	bf00      	nop
 8014618:	e7fd      	b.n	8014616 <prvDeleteTCB+0x5e>
	}
 801461a:	bf00      	nop
 801461c:	3710      	adds	r7, #16
 801461e:	46bd      	mov	sp, r7
 8014620:	bd80      	pop	{r7, pc}
	...

08014624 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8014624:	b480      	push	{r7}
 8014626:	b083      	sub	sp, #12
 8014628:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801462a:	4b0c      	ldr	r3, [pc, #48]	@ (801465c <prvResetNextTaskUnblockTime+0x38>)
 801462c:	681b      	ldr	r3, [r3, #0]
 801462e:	681b      	ldr	r3, [r3, #0]
 8014630:	2b00      	cmp	r3, #0
 8014632:	d104      	bne.n	801463e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8014634:	4b0a      	ldr	r3, [pc, #40]	@ (8014660 <prvResetNextTaskUnblockTime+0x3c>)
 8014636:	f04f 32ff 	mov.w	r2, #4294967295
 801463a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801463c:	e008      	b.n	8014650 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801463e:	4b07      	ldr	r3, [pc, #28]	@ (801465c <prvResetNextTaskUnblockTime+0x38>)
 8014640:	681b      	ldr	r3, [r3, #0]
 8014642:	68db      	ldr	r3, [r3, #12]
 8014644:	68db      	ldr	r3, [r3, #12]
 8014646:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8014648:	687b      	ldr	r3, [r7, #4]
 801464a:	685b      	ldr	r3, [r3, #4]
 801464c:	4a04      	ldr	r2, [pc, #16]	@ (8014660 <prvResetNextTaskUnblockTime+0x3c>)
 801464e:	6013      	str	r3, [r2, #0]
}
 8014650:	bf00      	nop
 8014652:	370c      	adds	r7, #12
 8014654:	46bd      	mov	sp, r7
 8014656:	f85d 7b04 	ldr.w	r7, [sp], #4
 801465a:	4770      	bx	lr
 801465c:	20003b18 	.word	0x20003b18
 8014660:	20003b80 	.word	0x20003b80

08014664 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8014664:	b480      	push	{r7}
 8014666:	b083      	sub	sp, #12
 8014668:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801466a:	4b0b      	ldr	r3, [pc, #44]	@ (8014698 <xTaskGetSchedulerState+0x34>)
 801466c:	681b      	ldr	r3, [r3, #0]
 801466e:	2b00      	cmp	r3, #0
 8014670:	d102      	bne.n	8014678 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8014672:	2301      	movs	r3, #1
 8014674:	607b      	str	r3, [r7, #4]
 8014676:	e008      	b.n	801468a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014678:	4b08      	ldr	r3, [pc, #32]	@ (801469c <xTaskGetSchedulerState+0x38>)
 801467a:	681b      	ldr	r3, [r3, #0]
 801467c:	2b00      	cmp	r3, #0
 801467e:	d102      	bne.n	8014686 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8014680:	2302      	movs	r3, #2
 8014682:	607b      	str	r3, [r7, #4]
 8014684:	e001      	b.n	801468a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8014686:	2300      	movs	r3, #0
 8014688:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801468a:	687b      	ldr	r3, [r7, #4]
	}
 801468c:	4618      	mov	r0, r3
 801468e:	370c      	adds	r7, #12
 8014690:	46bd      	mov	sp, r7
 8014692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014696:	4770      	bx	lr
 8014698:	20003b6c 	.word	0x20003b6c
 801469c:	20003b88 	.word	0x20003b88

080146a0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80146a0:	b580      	push	{r7, lr}
 80146a2:	b086      	sub	sp, #24
 80146a4:	af00      	add	r7, sp, #0
 80146a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80146a8:	687b      	ldr	r3, [r7, #4]
 80146aa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80146ac:	2300      	movs	r3, #0
 80146ae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80146b0:	687b      	ldr	r3, [r7, #4]
 80146b2:	2b00      	cmp	r3, #0
 80146b4:	d058      	beq.n	8014768 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80146b6:	4b2f      	ldr	r3, [pc, #188]	@ (8014774 <xTaskPriorityDisinherit+0xd4>)
 80146b8:	681b      	ldr	r3, [r3, #0]
 80146ba:	693a      	ldr	r2, [r7, #16]
 80146bc:	429a      	cmp	r2, r3
 80146be:	d00b      	beq.n	80146d8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80146c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80146c4:	f383 8811 	msr	BASEPRI, r3
 80146c8:	f3bf 8f6f 	isb	sy
 80146cc:	f3bf 8f4f 	dsb	sy
 80146d0:	60fb      	str	r3, [r7, #12]
}
 80146d2:	bf00      	nop
 80146d4:	bf00      	nop
 80146d6:	e7fd      	b.n	80146d4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80146d8:	693b      	ldr	r3, [r7, #16]
 80146da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80146dc:	2b00      	cmp	r3, #0
 80146de:	d10b      	bne.n	80146f8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80146e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80146e4:	f383 8811 	msr	BASEPRI, r3
 80146e8:	f3bf 8f6f 	isb	sy
 80146ec:	f3bf 8f4f 	dsb	sy
 80146f0:	60bb      	str	r3, [r7, #8]
}
 80146f2:	bf00      	nop
 80146f4:	bf00      	nop
 80146f6:	e7fd      	b.n	80146f4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80146f8:	693b      	ldr	r3, [r7, #16]
 80146fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80146fc:	1e5a      	subs	r2, r3, #1
 80146fe:	693b      	ldr	r3, [r7, #16]
 8014700:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8014702:	693b      	ldr	r3, [r7, #16]
 8014704:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014706:	693b      	ldr	r3, [r7, #16]
 8014708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801470a:	429a      	cmp	r2, r3
 801470c:	d02c      	beq.n	8014768 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801470e:	693b      	ldr	r3, [r7, #16]
 8014710:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014712:	2b00      	cmp	r3, #0
 8014714:	d128      	bne.n	8014768 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014716:	693b      	ldr	r3, [r7, #16]
 8014718:	3304      	adds	r3, #4
 801471a:	4618      	mov	r0, r3
 801471c:	f7fe fb2c 	bl	8012d78 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8014720:	693b      	ldr	r3, [r7, #16]
 8014722:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014724:	693b      	ldr	r3, [r7, #16]
 8014726:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014728:	693b      	ldr	r3, [r7, #16]
 801472a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801472c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8014730:	693b      	ldr	r3, [r7, #16]
 8014732:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8014734:	693b      	ldr	r3, [r7, #16]
 8014736:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014738:	4b0f      	ldr	r3, [pc, #60]	@ (8014778 <xTaskPriorityDisinherit+0xd8>)
 801473a:	681b      	ldr	r3, [r3, #0]
 801473c:	429a      	cmp	r2, r3
 801473e:	d903      	bls.n	8014748 <xTaskPriorityDisinherit+0xa8>
 8014740:	693b      	ldr	r3, [r7, #16]
 8014742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014744:	4a0c      	ldr	r2, [pc, #48]	@ (8014778 <xTaskPriorityDisinherit+0xd8>)
 8014746:	6013      	str	r3, [r2, #0]
 8014748:	693b      	ldr	r3, [r7, #16]
 801474a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801474c:	4613      	mov	r3, r2
 801474e:	009b      	lsls	r3, r3, #2
 8014750:	4413      	add	r3, r2
 8014752:	009b      	lsls	r3, r3, #2
 8014754:	4a09      	ldr	r2, [pc, #36]	@ (801477c <xTaskPriorityDisinherit+0xdc>)
 8014756:	441a      	add	r2, r3
 8014758:	693b      	ldr	r3, [r7, #16]
 801475a:	3304      	adds	r3, #4
 801475c:	4619      	mov	r1, r3
 801475e:	4610      	mov	r0, r2
 8014760:	f7fe faad 	bl	8012cbe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8014764:	2301      	movs	r3, #1
 8014766:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014768:	697b      	ldr	r3, [r7, #20]
	}
 801476a:	4618      	mov	r0, r3
 801476c:	3718      	adds	r7, #24
 801476e:	46bd      	mov	sp, r7
 8014770:	bd80      	pop	{r7, pc}
 8014772:	bf00      	nop
 8014774:	2000368c 	.word	0x2000368c
 8014778:	20003b68 	.word	0x20003b68
 801477c:	20003690 	.word	0x20003690

08014780 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8014780:	b480      	push	{r7}
 8014782:	b083      	sub	sp, #12
 8014784:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8014786:	4b09      	ldr	r3, [pc, #36]	@ (80147ac <uxTaskResetEventItemValue+0x2c>)
 8014788:	681b      	ldr	r3, [r3, #0]
 801478a:	699b      	ldr	r3, [r3, #24]
 801478c:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801478e:	4b07      	ldr	r3, [pc, #28]	@ (80147ac <uxTaskResetEventItemValue+0x2c>)
 8014790:	681b      	ldr	r3, [r3, #0]
 8014792:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014794:	4b05      	ldr	r3, [pc, #20]	@ (80147ac <uxTaskResetEventItemValue+0x2c>)
 8014796:	681b      	ldr	r3, [r3, #0]
 8014798:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 801479c:	619a      	str	r2, [r3, #24]

	return uxReturn;
 801479e:	687b      	ldr	r3, [r7, #4]
}
 80147a0:	4618      	mov	r0, r3
 80147a2:	370c      	adds	r7, #12
 80147a4:	46bd      	mov	sp, r7
 80147a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147aa:	4770      	bx	lr
 80147ac:	2000368c 	.word	0x2000368c

080147b0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80147b0:	b580      	push	{r7, lr}
 80147b2:	b084      	sub	sp, #16
 80147b4:	af00      	add	r7, sp, #0
 80147b6:	6078      	str	r0, [r7, #4]
 80147b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80147ba:	4b21      	ldr	r3, [pc, #132]	@ (8014840 <prvAddCurrentTaskToDelayedList+0x90>)
 80147bc:	681b      	ldr	r3, [r3, #0]
 80147be:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80147c0:	4b20      	ldr	r3, [pc, #128]	@ (8014844 <prvAddCurrentTaskToDelayedList+0x94>)
 80147c2:	681b      	ldr	r3, [r3, #0]
 80147c4:	3304      	adds	r3, #4
 80147c6:	4618      	mov	r0, r3
 80147c8:	f7fe fad6 	bl	8012d78 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80147d2:	d10a      	bne.n	80147ea <prvAddCurrentTaskToDelayedList+0x3a>
 80147d4:	683b      	ldr	r3, [r7, #0]
 80147d6:	2b00      	cmp	r3, #0
 80147d8:	d007      	beq.n	80147ea <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80147da:	4b1a      	ldr	r3, [pc, #104]	@ (8014844 <prvAddCurrentTaskToDelayedList+0x94>)
 80147dc:	681b      	ldr	r3, [r3, #0]
 80147de:	3304      	adds	r3, #4
 80147e0:	4619      	mov	r1, r3
 80147e2:	4819      	ldr	r0, [pc, #100]	@ (8014848 <prvAddCurrentTaskToDelayedList+0x98>)
 80147e4:	f7fe fa6b 	bl	8012cbe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80147e8:	e026      	b.n	8014838 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80147ea:	68fa      	ldr	r2, [r7, #12]
 80147ec:	687b      	ldr	r3, [r7, #4]
 80147ee:	4413      	add	r3, r2
 80147f0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80147f2:	4b14      	ldr	r3, [pc, #80]	@ (8014844 <prvAddCurrentTaskToDelayedList+0x94>)
 80147f4:	681b      	ldr	r3, [r3, #0]
 80147f6:	68ba      	ldr	r2, [r7, #8]
 80147f8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80147fa:	68ba      	ldr	r2, [r7, #8]
 80147fc:	68fb      	ldr	r3, [r7, #12]
 80147fe:	429a      	cmp	r2, r3
 8014800:	d209      	bcs.n	8014816 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014802:	4b12      	ldr	r3, [pc, #72]	@ (801484c <prvAddCurrentTaskToDelayedList+0x9c>)
 8014804:	681a      	ldr	r2, [r3, #0]
 8014806:	4b0f      	ldr	r3, [pc, #60]	@ (8014844 <prvAddCurrentTaskToDelayedList+0x94>)
 8014808:	681b      	ldr	r3, [r3, #0]
 801480a:	3304      	adds	r3, #4
 801480c:	4619      	mov	r1, r3
 801480e:	4610      	mov	r0, r2
 8014810:	f7fe fa79 	bl	8012d06 <vListInsert>
}
 8014814:	e010      	b.n	8014838 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014816:	4b0e      	ldr	r3, [pc, #56]	@ (8014850 <prvAddCurrentTaskToDelayedList+0xa0>)
 8014818:	681a      	ldr	r2, [r3, #0]
 801481a:	4b0a      	ldr	r3, [pc, #40]	@ (8014844 <prvAddCurrentTaskToDelayedList+0x94>)
 801481c:	681b      	ldr	r3, [r3, #0]
 801481e:	3304      	adds	r3, #4
 8014820:	4619      	mov	r1, r3
 8014822:	4610      	mov	r0, r2
 8014824:	f7fe fa6f 	bl	8012d06 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8014828:	4b0a      	ldr	r3, [pc, #40]	@ (8014854 <prvAddCurrentTaskToDelayedList+0xa4>)
 801482a:	681b      	ldr	r3, [r3, #0]
 801482c:	68ba      	ldr	r2, [r7, #8]
 801482e:	429a      	cmp	r2, r3
 8014830:	d202      	bcs.n	8014838 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8014832:	4a08      	ldr	r2, [pc, #32]	@ (8014854 <prvAddCurrentTaskToDelayedList+0xa4>)
 8014834:	68bb      	ldr	r3, [r7, #8]
 8014836:	6013      	str	r3, [r2, #0]
}
 8014838:	bf00      	nop
 801483a:	3710      	adds	r7, #16
 801483c:	46bd      	mov	sp, r7
 801483e:	bd80      	pop	{r7, pc}
 8014840:	20003b64 	.word	0x20003b64
 8014844:	2000368c 	.word	0x2000368c
 8014848:	20003b4c 	.word	0x20003b4c
 801484c:	20003b1c 	.word	0x20003b1c
 8014850:	20003b18 	.word	0x20003b18
 8014854:	20003b80 	.word	0x20003b80

08014858 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8014858:	b580      	push	{r7, lr}
 801485a:	b08a      	sub	sp, #40	@ 0x28
 801485c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801485e:	2300      	movs	r3, #0
 8014860:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8014862:	f000 fb13 	bl	8014e8c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8014866:	4b1d      	ldr	r3, [pc, #116]	@ (80148dc <xTimerCreateTimerTask+0x84>)
 8014868:	681b      	ldr	r3, [r3, #0]
 801486a:	2b00      	cmp	r3, #0
 801486c:	d021      	beq.n	80148b2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801486e:	2300      	movs	r3, #0
 8014870:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8014872:	2300      	movs	r3, #0
 8014874:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8014876:	1d3a      	adds	r2, r7, #4
 8014878:	f107 0108 	add.w	r1, r7, #8
 801487c:	f107 030c 	add.w	r3, r7, #12
 8014880:	4618      	mov	r0, r3
 8014882:	f7fd ffdf 	bl	8012844 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8014886:	6879      	ldr	r1, [r7, #4]
 8014888:	68bb      	ldr	r3, [r7, #8]
 801488a:	68fa      	ldr	r2, [r7, #12]
 801488c:	9202      	str	r2, [sp, #8]
 801488e:	9301      	str	r3, [sp, #4]
 8014890:	2302      	movs	r3, #2
 8014892:	9300      	str	r3, [sp, #0]
 8014894:	2300      	movs	r3, #0
 8014896:	460a      	mov	r2, r1
 8014898:	4911      	ldr	r1, [pc, #68]	@ (80148e0 <xTimerCreateTimerTask+0x88>)
 801489a:	4812      	ldr	r0, [pc, #72]	@ (80148e4 <xTimerCreateTimerTask+0x8c>)
 801489c:	f7fe ff90 	bl	80137c0 <xTaskCreateStatic>
 80148a0:	4603      	mov	r3, r0
 80148a2:	4a11      	ldr	r2, [pc, #68]	@ (80148e8 <xTimerCreateTimerTask+0x90>)
 80148a4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80148a6:	4b10      	ldr	r3, [pc, #64]	@ (80148e8 <xTimerCreateTimerTask+0x90>)
 80148a8:	681b      	ldr	r3, [r3, #0]
 80148aa:	2b00      	cmp	r3, #0
 80148ac:	d001      	beq.n	80148b2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80148ae:	2301      	movs	r3, #1
 80148b0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80148b2:	697b      	ldr	r3, [r7, #20]
 80148b4:	2b00      	cmp	r3, #0
 80148b6:	d10b      	bne.n	80148d0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80148b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80148bc:	f383 8811 	msr	BASEPRI, r3
 80148c0:	f3bf 8f6f 	isb	sy
 80148c4:	f3bf 8f4f 	dsb	sy
 80148c8:	613b      	str	r3, [r7, #16]
}
 80148ca:	bf00      	nop
 80148cc:	bf00      	nop
 80148ce:	e7fd      	b.n	80148cc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80148d0:	697b      	ldr	r3, [r7, #20]
}
 80148d2:	4618      	mov	r0, r3
 80148d4:	3718      	adds	r7, #24
 80148d6:	46bd      	mov	sp, r7
 80148d8:	bd80      	pop	{r7, pc}
 80148da:	bf00      	nop
 80148dc:	20003bbc 	.word	0x20003bbc
 80148e0:	08018324 	.word	0x08018324
 80148e4:	08014a25 	.word	0x08014a25
 80148e8:	20003bc0 	.word	0x20003bc0

080148ec <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80148ec:	b580      	push	{r7, lr}
 80148ee:	b08a      	sub	sp, #40	@ 0x28
 80148f0:	af00      	add	r7, sp, #0
 80148f2:	60f8      	str	r0, [r7, #12]
 80148f4:	60b9      	str	r1, [r7, #8]
 80148f6:	607a      	str	r2, [r7, #4]
 80148f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80148fa:	2300      	movs	r3, #0
 80148fc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80148fe:	68fb      	ldr	r3, [r7, #12]
 8014900:	2b00      	cmp	r3, #0
 8014902:	d10b      	bne.n	801491c <xTimerGenericCommand+0x30>
	__asm volatile
 8014904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014908:	f383 8811 	msr	BASEPRI, r3
 801490c:	f3bf 8f6f 	isb	sy
 8014910:	f3bf 8f4f 	dsb	sy
 8014914:	623b      	str	r3, [r7, #32]
}
 8014916:	bf00      	nop
 8014918:	bf00      	nop
 801491a:	e7fd      	b.n	8014918 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801491c:	4b19      	ldr	r3, [pc, #100]	@ (8014984 <xTimerGenericCommand+0x98>)
 801491e:	681b      	ldr	r3, [r3, #0]
 8014920:	2b00      	cmp	r3, #0
 8014922:	d02a      	beq.n	801497a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8014924:	68bb      	ldr	r3, [r7, #8]
 8014926:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8014928:	687b      	ldr	r3, [r7, #4]
 801492a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801492c:	68fb      	ldr	r3, [r7, #12]
 801492e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8014930:	68bb      	ldr	r3, [r7, #8]
 8014932:	2b05      	cmp	r3, #5
 8014934:	dc18      	bgt.n	8014968 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8014936:	f7ff fe95 	bl	8014664 <xTaskGetSchedulerState>
 801493a:	4603      	mov	r3, r0
 801493c:	2b02      	cmp	r3, #2
 801493e:	d109      	bne.n	8014954 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8014940:	4b10      	ldr	r3, [pc, #64]	@ (8014984 <xTimerGenericCommand+0x98>)
 8014942:	6818      	ldr	r0, [r3, #0]
 8014944:	f107 0110 	add.w	r1, r7, #16
 8014948:	2300      	movs	r3, #0
 801494a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801494c:	f7fe fb48 	bl	8012fe0 <xQueueGenericSend>
 8014950:	6278      	str	r0, [r7, #36]	@ 0x24
 8014952:	e012      	b.n	801497a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8014954:	4b0b      	ldr	r3, [pc, #44]	@ (8014984 <xTimerGenericCommand+0x98>)
 8014956:	6818      	ldr	r0, [r3, #0]
 8014958:	f107 0110 	add.w	r1, r7, #16
 801495c:	2300      	movs	r3, #0
 801495e:	2200      	movs	r2, #0
 8014960:	f7fe fb3e 	bl	8012fe0 <xQueueGenericSend>
 8014964:	6278      	str	r0, [r7, #36]	@ 0x24
 8014966:	e008      	b.n	801497a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8014968:	4b06      	ldr	r3, [pc, #24]	@ (8014984 <xTimerGenericCommand+0x98>)
 801496a:	6818      	ldr	r0, [r3, #0]
 801496c:	f107 0110 	add.w	r1, r7, #16
 8014970:	2300      	movs	r3, #0
 8014972:	683a      	ldr	r2, [r7, #0]
 8014974:	f7fe fc36 	bl	80131e4 <xQueueGenericSendFromISR>
 8014978:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801497a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801497c:	4618      	mov	r0, r3
 801497e:	3728      	adds	r7, #40	@ 0x28
 8014980:	46bd      	mov	sp, r7
 8014982:	bd80      	pop	{r7, pc}
 8014984:	20003bbc 	.word	0x20003bbc

08014988 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8014988:	b580      	push	{r7, lr}
 801498a:	b088      	sub	sp, #32
 801498c:	af02      	add	r7, sp, #8
 801498e:	6078      	str	r0, [r7, #4]
 8014990:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014992:	4b23      	ldr	r3, [pc, #140]	@ (8014a20 <prvProcessExpiredTimer+0x98>)
 8014994:	681b      	ldr	r3, [r3, #0]
 8014996:	68db      	ldr	r3, [r3, #12]
 8014998:	68db      	ldr	r3, [r3, #12]
 801499a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801499c:	697b      	ldr	r3, [r7, #20]
 801499e:	3304      	adds	r3, #4
 80149a0:	4618      	mov	r0, r3
 80149a2:	f7fe f9e9 	bl	8012d78 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80149a6:	697b      	ldr	r3, [r7, #20]
 80149a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80149ac:	f003 0304 	and.w	r3, r3, #4
 80149b0:	2b00      	cmp	r3, #0
 80149b2:	d023      	beq.n	80149fc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80149b4:	697b      	ldr	r3, [r7, #20]
 80149b6:	699a      	ldr	r2, [r3, #24]
 80149b8:	687b      	ldr	r3, [r7, #4]
 80149ba:	18d1      	adds	r1, r2, r3
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	683a      	ldr	r2, [r7, #0]
 80149c0:	6978      	ldr	r0, [r7, #20]
 80149c2:	f000 f8d5 	bl	8014b70 <prvInsertTimerInActiveList>
 80149c6:	4603      	mov	r3, r0
 80149c8:	2b00      	cmp	r3, #0
 80149ca:	d020      	beq.n	8014a0e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80149cc:	2300      	movs	r3, #0
 80149ce:	9300      	str	r3, [sp, #0]
 80149d0:	2300      	movs	r3, #0
 80149d2:	687a      	ldr	r2, [r7, #4]
 80149d4:	2100      	movs	r1, #0
 80149d6:	6978      	ldr	r0, [r7, #20]
 80149d8:	f7ff ff88 	bl	80148ec <xTimerGenericCommand>
 80149dc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80149de:	693b      	ldr	r3, [r7, #16]
 80149e0:	2b00      	cmp	r3, #0
 80149e2:	d114      	bne.n	8014a0e <prvProcessExpiredTimer+0x86>
	__asm volatile
 80149e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80149e8:	f383 8811 	msr	BASEPRI, r3
 80149ec:	f3bf 8f6f 	isb	sy
 80149f0:	f3bf 8f4f 	dsb	sy
 80149f4:	60fb      	str	r3, [r7, #12]
}
 80149f6:	bf00      	nop
 80149f8:	bf00      	nop
 80149fa:	e7fd      	b.n	80149f8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80149fc:	697b      	ldr	r3, [r7, #20]
 80149fe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014a02:	f023 0301 	bic.w	r3, r3, #1
 8014a06:	b2da      	uxtb	r2, r3
 8014a08:	697b      	ldr	r3, [r7, #20]
 8014a0a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014a0e:	697b      	ldr	r3, [r7, #20]
 8014a10:	6a1b      	ldr	r3, [r3, #32]
 8014a12:	6978      	ldr	r0, [r7, #20]
 8014a14:	4798      	blx	r3
}
 8014a16:	bf00      	nop
 8014a18:	3718      	adds	r7, #24
 8014a1a:	46bd      	mov	sp, r7
 8014a1c:	bd80      	pop	{r7, pc}
 8014a1e:	bf00      	nop
 8014a20:	20003bb4 	.word	0x20003bb4

08014a24 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8014a24:	b580      	push	{r7, lr}
 8014a26:	b084      	sub	sp, #16
 8014a28:	af00      	add	r7, sp, #0
 8014a2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8014a2c:	f107 0308 	add.w	r3, r7, #8
 8014a30:	4618      	mov	r0, r3
 8014a32:	f000 f859 	bl	8014ae8 <prvGetNextExpireTime>
 8014a36:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8014a38:	68bb      	ldr	r3, [r7, #8]
 8014a3a:	4619      	mov	r1, r3
 8014a3c:	68f8      	ldr	r0, [r7, #12]
 8014a3e:	f000 f805 	bl	8014a4c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8014a42:	f000 f8d7 	bl	8014bf4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8014a46:	bf00      	nop
 8014a48:	e7f0      	b.n	8014a2c <prvTimerTask+0x8>
	...

08014a4c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8014a4c:	b580      	push	{r7, lr}
 8014a4e:	b084      	sub	sp, #16
 8014a50:	af00      	add	r7, sp, #0
 8014a52:	6078      	str	r0, [r7, #4]
 8014a54:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8014a56:	f7ff f961 	bl	8013d1c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8014a5a:	f107 0308 	add.w	r3, r7, #8
 8014a5e:	4618      	mov	r0, r3
 8014a60:	f000 f866 	bl	8014b30 <prvSampleTimeNow>
 8014a64:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8014a66:	68bb      	ldr	r3, [r7, #8]
 8014a68:	2b00      	cmp	r3, #0
 8014a6a:	d130      	bne.n	8014ace <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8014a6c:	683b      	ldr	r3, [r7, #0]
 8014a6e:	2b00      	cmp	r3, #0
 8014a70:	d10a      	bne.n	8014a88 <prvProcessTimerOrBlockTask+0x3c>
 8014a72:	687a      	ldr	r2, [r7, #4]
 8014a74:	68fb      	ldr	r3, [r7, #12]
 8014a76:	429a      	cmp	r2, r3
 8014a78:	d806      	bhi.n	8014a88 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8014a7a:	f7ff f95d 	bl	8013d38 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8014a7e:	68f9      	ldr	r1, [r7, #12]
 8014a80:	6878      	ldr	r0, [r7, #4]
 8014a82:	f7ff ff81 	bl	8014988 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8014a86:	e024      	b.n	8014ad2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8014a88:	683b      	ldr	r3, [r7, #0]
 8014a8a:	2b00      	cmp	r3, #0
 8014a8c:	d008      	beq.n	8014aa0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8014a8e:	4b13      	ldr	r3, [pc, #76]	@ (8014adc <prvProcessTimerOrBlockTask+0x90>)
 8014a90:	681b      	ldr	r3, [r3, #0]
 8014a92:	681b      	ldr	r3, [r3, #0]
 8014a94:	2b00      	cmp	r3, #0
 8014a96:	d101      	bne.n	8014a9c <prvProcessTimerOrBlockTask+0x50>
 8014a98:	2301      	movs	r3, #1
 8014a9a:	e000      	b.n	8014a9e <prvProcessTimerOrBlockTask+0x52>
 8014a9c:	2300      	movs	r3, #0
 8014a9e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8014aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8014ae0 <prvProcessTimerOrBlockTask+0x94>)
 8014aa2:	6818      	ldr	r0, [r3, #0]
 8014aa4:	687a      	ldr	r2, [r7, #4]
 8014aa6:	68fb      	ldr	r3, [r7, #12]
 8014aa8:	1ad3      	subs	r3, r2, r3
 8014aaa:	683a      	ldr	r2, [r7, #0]
 8014aac:	4619      	mov	r1, r3
 8014aae:	f7fe fe53 	bl	8013758 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8014ab2:	f7ff f941 	bl	8013d38 <xTaskResumeAll>
 8014ab6:	4603      	mov	r3, r0
 8014ab8:	2b00      	cmp	r3, #0
 8014aba:	d10a      	bne.n	8014ad2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8014abc:	4b09      	ldr	r3, [pc, #36]	@ (8014ae4 <prvProcessTimerOrBlockTask+0x98>)
 8014abe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014ac2:	601a      	str	r2, [r3, #0]
 8014ac4:	f3bf 8f4f 	dsb	sy
 8014ac8:	f3bf 8f6f 	isb	sy
}
 8014acc:	e001      	b.n	8014ad2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8014ace:	f7ff f933 	bl	8013d38 <xTaskResumeAll>
}
 8014ad2:	bf00      	nop
 8014ad4:	3710      	adds	r7, #16
 8014ad6:	46bd      	mov	sp, r7
 8014ad8:	bd80      	pop	{r7, pc}
 8014ada:	bf00      	nop
 8014adc:	20003bb8 	.word	0x20003bb8
 8014ae0:	20003bbc 	.word	0x20003bbc
 8014ae4:	e000ed04 	.word	0xe000ed04

08014ae8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8014ae8:	b480      	push	{r7}
 8014aea:	b085      	sub	sp, #20
 8014aec:	af00      	add	r7, sp, #0
 8014aee:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8014af0:	4b0e      	ldr	r3, [pc, #56]	@ (8014b2c <prvGetNextExpireTime+0x44>)
 8014af2:	681b      	ldr	r3, [r3, #0]
 8014af4:	681b      	ldr	r3, [r3, #0]
 8014af6:	2b00      	cmp	r3, #0
 8014af8:	d101      	bne.n	8014afe <prvGetNextExpireTime+0x16>
 8014afa:	2201      	movs	r2, #1
 8014afc:	e000      	b.n	8014b00 <prvGetNextExpireTime+0x18>
 8014afe:	2200      	movs	r2, #0
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8014b04:	687b      	ldr	r3, [r7, #4]
 8014b06:	681b      	ldr	r3, [r3, #0]
 8014b08:	2b00      	cmp	r3, #0
 8014b0a:	d105      	bne.n	8014b18 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8014b0c:	4b07      	ldr	r3, [pc, #28]	@ (8014b2c <prvGetNextExpireTime+0x44>)
 8014b0e:	681b      	ldr	r3, [r3, #0]
 8014b10:	68db      	ldr	r3, [r3, #12]
 8014b12:	681b      	ldr	r3, [r3, #0]
 8014b14:	60fb      	str	r3, [r7, #12]
 8014b16:	e001      	b.n	8014b1c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8014b18:	2300      	movs	r3, #0
 8014b1a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8014b1c:	68fb      	ldr	r3, [r7, #12]
}
 8014b1e:	4618      	mov	r0, r3
 8014b20:	3714      	adds	r7, #20
 8014b22:	46bd      	mov	sp, r7
 8014b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b28:	4770      	bx	lr
 8014b2a:	bf00      	nop
 8014b2c:	20003bb4 	.word	0x20003bb4

08014b30 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8014b30:	b580      	push	{r7, lr}
 8014b32:	b084      	sub	sp, #16
 8014b34:	af00      	add	r7, sp, #0
 8014b36:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8014b38:	f7ff f99c 	bl	8013e74 <xTaskGetTickCount>
 8014b3c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8014b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8014b6c <prvSampleTimeNow+0x3c>)
 8014b40:	681b      	ldr	r3, [r3, #0]
 8014b42:	68fa      	ldr	r2, [r7, #12]
 8014b44:	429a      	cmp	r2, r3
 8014b46:	d205      	bcs.n	8014b54 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8014b48:	f000 f93a 	bl	8014dc0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8014b4c:	687b      	ldr	r3, [r7, #4]
 8014b4e:	2201      	movs	r2, #1
 8014b50:	601a      	str	r2, [r3, #0]
 8014b52:	e002      	b.n	8014b5a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8014b54:	687b      	ldr	r3, [r7, #4]
 8014b56:	2200      	movs	r2, #0
 8014b58:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8014b5a:	4a04      	ldr	r2, [pc, #16]	@ (8014b6c <prvSampleTimeNow+0x3c>)
 8014b5c:	68fb      	ldr	r3, [r7, #12]
 8014b5e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8014b60:	68fb      	ldr	r3, [r7, #12]
}
 8014b62:	4618      	mov	r0, r3
 8014b64:	3710      	adds	r7, #16
 8014b66:	46bd      	mov	sp, r7
 8014b68:	bd80      	pop	{r7, pc}
 8014b6a:	bf00      	nop
 8014b6c:	20003bc4 	.word	0x20003bc4

08014b70 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8014b70:	b580      	push	{r7, lr}
 8014b72:	b086      	sub	sp, #24
 8014b74:	af00      	add	r7, sp, #0
 8014b76:	60f8      	str	r0, [r7, #12]
 8014b78:	60b9      	str	r1, [r7, #8]
 8014b7a:	607a      	str	r2, [r7, #4]
 8014b7c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8014b7e:	2300      	movs	r3, #0
 8014b80:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8014b82:	68fb      	ldr	r3, [r7, #12]
 8014b84:	68ba      	ldr	r2, [r7, #8]
 8014b86:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014b88:	68fb      	ldr	r3, [r7, #12]
 8014b8a:	68fa      	ldr	r2, [r7, #12]
 8014b8c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8014b8e:	68ba      	ldr	r2, [r7, #8]
 8014b90:	687b      	ldr	r3, [r7, #4]
 8014b92:	429a      	cmp	r2, r3
 8014b94:	d812      	bhi.n	8014bbc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014b96:	687a      	ldr	r2, [r7, #4]
 8014b98:	683b      	ldr	r3, [r7, #0]
 8014b9a:	1ad2      	subs	r2, r2, r3
 8014b9c:	68fb      	ldr	r3, [r7, #12]
 8014b9e:	699b      	ldr	r3, [r3, #24]
 8014ba0:	429a      	cmp	r2, r3
 8014ba2:	d302      	bcc.n	8014baa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8014ba4:	2301      	movs	r3, #1
 8014ba6:	617b      	str	r3, [r7, #20]
 8014ba8:	e01b      	b.n	8014be2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8014baa:	4b10      	ldr	r3, [pc, #64]	@ (8014bec <prvInsertTimerInActiveList+0x7c>)
 8014bac:	681a      	ldr	r2, [r3, #0]
 8014bae:	68fb      	ldr	r3, [r7, #12]
 8014bb0:	3304      	adds	r3, #4
 8014bb2:	4619      	mov	r1, r3
 8014bb4:	4610      	mov	r0, r2
 8014bb6:	f7fe f8a6 	bl	8012d06 <vListInsert>
 8014bba:	e012      	b.n	8014be2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8014bbc:	687a      	ldr	r2, [r7, #4]
 8014bbe:	683b      	ldr	r3, [r7, #0]
 8014bc0:	429a      	cmp	r2, r3
 8014bc2:	d206      	bcs.n	8014bd2 <prvInsertTimerInActiveList+0x62>
 8014bc4:	68ba      	ldr	r2, [r7, #8]
 8014bc6:	683b      	ldr	r3, [r7, #0]
 8014bc8:	429a      	cmp	r2, r3
 8014bca:	d302      	bcc.n	8014bd2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8014bcc:	2301      	movs	r3, #1
 8014bce:	617b      	str	r3, [r7, #20]
 8014bd0:	e007      	b.n	8014be2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8014bd2:	4b07      	ldr	r3, [pc, #28]	@ (8014bf0 <prvInsertTimerInActiveList+0x80>)
 8014bd4:	681a      	ldr	r2, [r3, #0]
 8014bd6:	68fb      	ldr	r3, [r7, #12]
 8014bd8:	3304      	adds	r3, #4
 8014bda:	4619      	mov	r1, r3
 8014bdc:	4610      	mov	r0, r2
 8014bde:	f7fe f892 	bl	8012d06 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8014be2:	697b      	ldr	r3, [r7, #20]
}
 8014be4:	4618      	mov	r0, r3
 8014be6:	3718      	adds	r7, #24
 8014be8:	46bd      	mov	sp, r7
 8014bea:	bd80      	pop	{r7, pc}
 8014bec:	20003bb8 	.word	0x20003bb8
 8014bf0:	20003bb4 	.word	0x20003bb4

08014bf4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8014bf4:	b580      	push	{r7, lr}
 8014bf6:	b08e      	sub	sp, #56	@ 0x38
 8014bf8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8014bfa:	e0ce      	b.n	8014d9a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8014bfc:	687b      	ldr	r3, [r7, #4]
 8014bfe:	2b00      	cmp	r3, #0
 8014c00:	da19      	bge.n	8014c36 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8014c02:	1d3b      	adds	r3, r7, #4
 8014c04:	3304      	adds	r3, #4
 8014c06:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8014c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c0a:	2b00      	cmp	r3, #0
 8014c0c:	d10b      	bne.n	8014c26 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8014c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c12:	f383 8811 	msr	BASEPRI, r3
 8014c16:	f3bf 8f6f 	isb	sy
 8014c1a:	f3bf 8f4f 	dsb	sy
 8014c1e:	61fb      	str	r3, [r7, #28]
}
 8014c20:	bf00      	nop
 8014c22:	bf00      	nop
 8014c24:	e7fd      	b.n	8014c22 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8014c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c28:	681b      	ldr	r3, [r3, #0]
 8014c2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014c2c:	6850      	ldr	r0, [r2, #4]
 8014c2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014c30:	6892      	ldr	r2, [r2, #8]
 8014c32:	4611      	mov	r1, r2
 8014c34:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8014c36:	687b      	ldr	r3, [r7, #4]
 8014c38:	2b00      	cmp	r3, #0
 8014c3a:	f2c0 80ae 	blt.w	8014d9a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8014c3e:	68fb      	ldr	r3, [r7, #12]
 8014c40:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8014c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c44:	695b      	ldr	r3, [r3, #20]
 8014c46:	2b00      	cmp	r3, #0
 8014c48:	d004      	beq.n	8014c54 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c4c:	3304      	adds	r3, #4
 8014c4e:	4618      	mov	r0, r3
 8014c50:	f7fe f892 	bl	8012d78 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8014c54:	463b      	mov	r3, r7
 8014c56:	4618      	mov	r0, r3
 8014c58:	f7ff ff6a 	bl	8014b30 <prvSampleTimeNow>
 8014c5c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8014c5e:	687b      	ldr	r3, [r7, #4]
 8014c60:	2b09      	cmp	r3, #9
 8014c62:	f200 8097 	bhi.w	8014d94 <prvProcessReceivedCommands+0x1a0>
 8014c66:	a201      	add	r2, pc, #4	@ (adr r2, 8014c6c <prvProcessReceivedCommands+0x78>)
 8014c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014c6c:	08014c95 	.word	0x08014c95
 8014c70:	08014c95 	.word	0x08014c95
 8014c74:	08014c95 	.word	0x08014c95
 8014c78:	08014d0b 	.word	0x08014d0b
 8014c7c:	08014d1f 	.word	0x08014d1f
 8014c80:	08014d6b 	.word	0x08014d6b
 8014c84:	08014c95 	.word	0x08014c95
 8014c88:	08014c95 	.word	0x08014c95
 8014c8c:	08014d0b 	.word	0x08014d0b
 8014c90:	08014d1f 	.word	0x08014d1f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c96:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014c9a:	f043 0301 	orr.w	r3, r3, #1
 8014c9e:	b2da      	uxtb	r2, r3
 8014ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ca2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8014ca6:	68ba      	ldr	r2, [r7, #8]
 8014ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014caa:	699b      	ldr	r3, [r3, #24]
 8014cac:	18d1      	adds	r1, r2, r3
 8014cae:	68bb      	ldr	r3, [r7, #8]
 8014cb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014cb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014cb4:	f7ff ff5c 	bl	8014b70 <prvInsertTimerInActiveList>
 8014cb8:	4603      	mov	r3, r0
 8014cba:	2b00      	cmp	r3, #0
 8014cbc:	d06c      	beq.n	8014d98 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cc0:	6a1b      	ldr	r3, [r3, #32]
 8014cc2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014cc4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014ccc:	f003 0304 	and.w	r3, r3, #4
 8014cd0:	2b00      	cmp	r3, #0
 8014cd2:	d061      	beq.n	8014d98 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8014cd4:	68ba      	ldr	r2, [r7, #8]
 8014cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cd8:	699b      	ldr	r3, [r3, #24]
 8014cda:	441a      	add	r2, r3
 8014cdc:	2300      	movs	r3, #0
 8014cde:	9300      	str	r3, [sp, #0]
 8014ce0:	2300      	movs	r3, #0
 8014ce2:	2100      	movs	r1, #0
 8014ce4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014ce6:	f7ff fe01 	bl	80148ec <xTimerGenericCommand>
 8014cea:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8014cec:	6a3b      	ldr	r3, [r7, #32]
 8014cee:	2b00      	cmp	r3, #0
 8014cf0:	d152      	bne.n	8014d98 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8014cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014cf6:	f383 8811 	msr	BASEPRI, r3
 8014cfa:	f3bf 8f6f 	isb	sy
 8014cfe:	f3bf 8f4f 	dsb	sy
 8014d02:	61bb      	str	r3, [r7, #24]
}
 8014d04:	bf00      	nop
 8014d06:	bf00      	nop
 8014d08:	e7fd      	b.n	8014d06 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014d10:	f023 0301 	bic.w	r3, r3, #1
 8014d14:	b2da      	uxtb	r2, r3
 8014d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d18:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8014d1c:	e03d      	b.n	8014d9a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014d24:	f043 0301 	orr.w	r3, r3, #1
 8014d28:	b2da      	uxtb	r2, r3
 8014d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d2c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8014d30:	68ba      	ldr	r2, [r7, #8]
 8014d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d34:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8014d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d38:	699b      	ldr	r3, [r3, #24]
 8014d3a:	2b00      	cmp	r3, #0
 8014d3c:	d10b      	bne.n	8014d56 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8014d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d42:	f383 8811 	msr	BASEPRI, r3
 8014d46:	f3bf 8f6f 	isb	sy
 8014d4a:	f3bf 8f4f 	dsb	sy
 8014d4e:	617b      	str	r3, [r7, #20]
}
 8014d50:	bf00      	nop
 8014d52:	bf00      	nop
 8014d54:	e7fd      	b.n	8014d52 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8014d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d58:	699a      	ldr	r2, [r3, #24]
 8014d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d5c:	18d1      	adds	r1, r2, r3
 8014d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014d62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014d64:	f7ff ff04 	bl	8014b70 <prvInsertTimerInActiveList>
					break;
 8014d68:	e017      	b.n	8014d9a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8014d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014d70:	f003 0302 	and.w	r3, r3, #2
 8014d74:	2b00      	cmp	r3, #0
 8014d76:	d103      	bne.n	8014d80 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8014d78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014d7a:	f000 fc05 	bl	8015588 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8014d7e:	e00c      	b.n	8014d9a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d82:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014d86:	f023 0301 	bic.w	r3, r3, #1
 8014d8a:	b2da      	uxtb	r2, r3
 8014d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d8e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8014d92:	e002      	b.n	8014d9a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8014d94:	bf00      	nop
 8014d96:	e000      	b.n	8014d9a <prvProcessReceivedCommands+0x1a6>
					break;
 8014d98:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8014d9a:	4b08      	ldr	r3, [pc, #32]	@ (8014dbc <prvProcessReceivedCommands+0x1c8>)
 8014d9c:	681b      	ldr	r3, [r3, #0]
 8014d9e:	1d39      	adds	r1, r7, #4
 8014da0:	2200      	movs	r2, #0
 8014da2:	4618      	mov	r0, r3
 8014da4:	f7fe fabc 	bl	8013320 <xQueueReceive>
 8014da8:	4603      	mov	r3, r0
 8014daa:	2b00      	cmp	r3, #0
 8014dac:	f47f af26 	bne.w	8014bfc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8014db0:	bf00      	nop
 8014db2:	bf00      	nop
 8014db4:	3730      	adds	r7, #48	@ 0x30
 8014db6:	46bd      	mov	sp, r7
 8014db8:	bd80      	pop	{r7, pc}
 8014dba:	bf00      	nop
 8014dbc:	20003bbc 	.word	0x20003bbc

08014dc0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8014dc0:	b580      	push	{r7, lr}
 8014dc2:	b088      	sub	sp, #32
 8014dc4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8014dc6:	e049      	b.n	8014e5c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8014dc8:	4b2e      	ldr	r3, [pc, #184]	@ (8014e84 <prvSwitchTimerLists+0xc4>)
 8014dca:	681b      	ldr	r3, [r3, #0]
 8014dcc:	68db      	ldr	r3, [r3, #12]
 8014dce:	681b      	ldr	r3, [r3, #0]
 8014dd0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014dd2:	4b2c      	ldr	r3, [pc, #176]	@ (8014e84 <prvSwitchTimerLists+0xc4>)
 8014dd4:	681b      	ldr	r3, [r3, #0]
 8014dd6:	68db      	ldr	r3, [r3, #12]
 8014dd8:	68db      	ldr	r3, [r3, #12]
 8014dda:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014ddc:	68fb      	ldr	r3, [r7, #12]
 8014dde:	3304      	adds	r3, #4
 8014de0:	4618      	mov	r0, r3
 8014de2:	f7fd ffc9 	bl	8012d78 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014de6:	68fb      	ldr	r3, [r7, #12]
 8014de8:	6a1b      	ldr	r3, [r3, #32]
 8014dea:	68f8      	ldr	r0, [r7, #12]
 8014dec:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014dee:	68fb      	ldr	r3, [r7, #12]
 8014df0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014df4:	f003 0304 	and.w	r3, r3, #4
 8014df8:	2b00      	cmp	r3, #0
 8014dfa:	d02f      	beq.n	8014e5c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8014dfc:	68fb      	ldr	r3, [r7, #12]
 8014dfe:	699b      	ldr	r3, [r3, #24]
 8014e00:	693a      	ldr	r2, [r7, #16]
 8014e02:	4413      	add	r3, r2
 8014e04:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8014e06:	68ba      	ldr	r2, [r7, #8]
 8014e08:	693b      	ldr	r3, [r7, #16]
 8014e0a:	429a      	cmp	r2, r3
 8014e0c:	d90e      	bls.n	8014e2c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8014e0e:	68fb      	ldr	r3, [r7, #12]
 8014e10:	68ba      	ldr	r2, [r7, #8]
 8014e12:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014e14:	68fb      	ldr	r3, [r7, #12]
 8014e16:	68fa      	ldr	r2, [r7, #12]
 8014e18:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8014e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8014e84 <prvSwitchTimerLists+0xc4>)
 8014e1c:	681a      	ldr	r2, [r3, #0]
 8014e1e:	68fb      	ldr	r3, [r7, #12]
 8014e20:	3304      	adds	r3, #4
 8014e22:	4619      	mov	r1, r3
 8014e24:	4610      	mov	r0, r2
 8014e26:	f7fd ff6e 	bl	8012d06 <vListInsert>
 8014e2a:	e017      	b.n	8014e5c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8014e2c:	2300      	movs	r3, #0
 8014e2e:	9300      	str	r3, [sp, #0]
 8014e30:	2300      	movs	r3, #0
 8014e32:	693a      	ldr	r2, [r7, #16]
 8014e34:	2100      	movs	r1, #0
 8014e36:	68f8      	ldr	r0, [r7, #12]
 8014e38:	f7ff fd58 	bl	80148ec <xTimerGenericCommand>
 8014e3c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8014e3e:	687b      	ldr	r3, [r7, #4]
 8014e40:	2b00      	cmp	r3, #0
 8014e42:	d10b      	bne.n	8014e5c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8014e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e48:	f383 8811 	msr	BASEPRI, r3
 8014e4c:	f3bf 8f6f 	isb	sy
 8014e50:	f3bf 8f4f 	dsb	sy
 8014e54:	603b      	str	r3, [r7, #0]
}
 8014e56:	bf00      	nop
 8014e58:	bf00      	nop
 8014e5a:	e7fd      	b.n	8014e58 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8014e5c:	4b09      	ldr	r3, [pc, #36]	@ (8014e84 <prvSwitchTimerLists+0xc4>)
 8014e5e:	681b      	ldr	r3, [r3, #0]
 8014e60:	681b      	ldr	r3, [r3, #0]
 8014e62:	2b00      	cmp	r3, #0
 8014e64:	d1b0      	bne.n	8014dc8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8014e66:	4b07      	ldr	r3, [pc, #28]	@ (8014e84 <prvSwitchTimerLists+0xc4>)
 8014e68:	681b      	ldr	r3, [r3, #0]
 8014e6a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8014e6c:	4b06      	ldr	r3, [pc, #24]	@ (8014e88 <prvSwitchTimerLists+0xc8>)
 8014e6e:	681b      	ldr	r3, [r3, #0]
 8014e70:	4a04      	ldr	r2, [pc, #16]	@ (8014e84 <prvSwitchTimerLists+0xc4>)
 8014e72:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8014e74:	4a04      	ldr	r2, [pc, #16]	@ (8014e88 <prvSwitchTimerLists+0xc8>)
 8014e76:	697b      	ldr	r3, [r7, #20]
 8014e78:	6013      	str	r3, [r2, #0]
}
 8014e7a:	bf00      	nop
 8014e7c:	3718      	adds	r7, #24
 8014e7e:	46bd      	mov	sp, r7
 8014e80:	bd80      	pop	{r7, pc}
 8014e82:	bf00      	nop
 8014e84:	20003bb4 	.word	0x20003bb4
 8014e88:	20003bb8 	.word	0x20003bb8

08014e8c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8014e8c:	b580      	push	{r7, lr}
 8014e8e:	b082      	sub	sp, #8
 8014e90:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8014e92:	f000 f989 	bl	80151a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8014e96:	4b15      	ldr	r3, [pc, #84]	@ (8014eec <prvCheckForValidListAndQueue+0x60>)
 8014e98:	681b      	ldr	r3, [r3, #0]
 8014e9a:	2b00      	cmp	r3, #0
 8014e9c:	d120      	bne.n	8014ee0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8014e9e:	4814      	ldr	r0, [pc, #80]	@ (8014ef0 <prvCheckForValidListAndQueue+0x64>)
 8014ea0:	f7fd fee0 	bl	8012c64 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8014ea4:	4813      	ldr	r0, [pc, #76]	@ (8014ef4 <prvCheckForValidListAndQueue+0x68>)
 8014ea6:	f7fd fedd 	bl	8012c64 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8014eaa:	4b13      	ldr	r3, [pc, #76]	@ (8014ef8 <prvCheckForValidListAndQueue+0x6c>)
 8014eac:	4a10      	ldr	r2, [pc, #64]	@ (8014ef0 <prvCheckForValidListAndQueue+0x64>)
 8014eae:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8014eb0:	4b12      	ldr	r3, [pc, #72]	@ (8014efc <prvCheckForValidListAndQueue+0x70>)
 8014eb2:	4a10      	ldr	r2, [pc, #64]	@ (8014ef4 <prvCheckForValidListAndQueue+0x68>)
 8014eb4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8014eb6:	2300      	movs	r3, #0
 8014eb8:	9300      	str	r3, [sp, #0]
 8014eba:	4b11      	ldr	r3, [pc, #68]	@ (8014f00 <prvCheckForValidListAndQueue+0x74>)
 8014ebc:	4a11      	ldr	r2, [pc, #68]	@ (8014f04 <prvCheckForValidListAndQueue+0x78>)
 8014ebe:	2110      	movs	r1, #16
 8014ec0:	200a      	movs	r0, #10
 8014ec2:	f7fd ffed 	bl	8012ea0 <xQueueGenericCreateStatic>
 8014ec6:	4603      	mov	r3, r0
 8014ec8:	4a08      	ldr	r2, [pc, #32]	@ (8014eec <prvCheckForValidListAndQueue+0x60>)
 8014eca:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8014ecc:	4b07      	ldr	r3, [pc, #28]	@ (8014eec <prvCheckForValidListAndQueue+0x60>)
 8014ece:	681b      	ldr	r3, [r3, #0]
 8014ed0:	2b00      	cmp	r3, #0
 8014ed2:	d005      	beq.n	8014ee0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8014ed4:	4b05      	ldr	r3, [pc, #20]	@ (8014eec <prvCheckForValidListAndQueue+0x60>)
 8014ed6:	681b      	ldr	r3, [r3, #0]
 8014ed8:	490b      	ldr	r1, [pc, #44]	@ (8014f08 <prvCheckForValidListAndQueue+0x7c>)
 8014eda:	4618      	mov	r0, r3
 8014edc:	f7fe fc12 	bl	8013704 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8014ee0:	f000 f994 	bl	801520c <vPortExitCritical>
}
 8014ee4:	bf00      	nop
 8014ee6:	46bd      	mov	sp, r7
 8014ee8:	bd80      	pop	{r7, pc}
 8014eea:	bf00      	nop
 8014eec:	20003bbc 	.word	0x20003bbc
 8014ef0:	20003b8c 	.word	0x20003b8c
 8014ef4:	20003ba0 	.word	0x20003ba0
 8014ef8:	20003bb4 	.word	0x20003bb4
 8014efc:	20003bb8 	.word	0x20003bb8
 8014f00:	20003c68 	.word	0x20003c68
 8014f04:	20003bc8 	.word	0x20003bc8
 8014f08:	0801832c 	.word	0x0801832c

08014f0c <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8014f0c:	b580      	push	{r7, lr}
 8014f0e:	b08a      	sub	sp, #40	@ 0x28
 8014f10:	af00      	add	r7, sp, #0
 8014f12:	60f8      	str	r0, [r7, #12]
 8014f14:	60b9      	str	r1, [r7, #8]
 8014f16:	607a      	str	r2, [r7, #4]
 8014f18:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8014f1a:	f06f 0301 	mvn.w	r3, #1
 8014f1e:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8014f20:	68fb      	ldr	r3, [r7, #12]
 8014f22:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8014f24:	68bb      	ldr	r3, [r7, #8]
 8014f26:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8014f2c:	4b06      	ldr	r3, [pc, #24]	@ (8014f48 <xTimerPendFunctionCallFromISR+0x3c>)
 8014f2e:	6818      	ldr	r0, [r3, #0]
 8014f30:	f107 0114 	add.w	r1, r7, #20
 8014f34:	2300      	movs	r3, #0
 8014f36:	683a      	ldr	r2, [r7, #0]
 8014f38:	f7fe f954 	bl	80131e4 <xQueueGenericSendFromISR>
 8014f3c:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8014f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8014f40:	4618      	mov	r0, r3
 8014f42:	3728      	adds	r7, #40	@ 0x28
 8014f44:	46bd      	mov	sp, r7
 8014f46:	bd80      	pop	{r7, pc}
 8014f48:	20003bbc 	.word	0x20003bbc

08014f4c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8014f4c:	b480      	push	{r7}
 8014f4e:	b085      	sub	sp, #20
 8014f50:	af00      	add	r7, sp, #0
 8014f52:	60f8      	str	r0, [r7, #12]
 8014f54:	60b9      	str	r1, [r7, #8]
 8014f56:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8014f58:	68fb      	ldr	r3, [r7, #12]
 8014f5a:	3b04      	subs	r3, #4
 8014f5c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8014f5e:	68fb      	ldr	r3, [r7, #12]
 8014f60:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8014f64:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014f66:	68fb      	ldr	r3, [r7, #12]
 8014f68:	3b04      	subs	r3, #4
 8014f6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8014f6c:	68bb      	ldr	r3, [r7, #8]
 8014f6e:	f023 0201 	bic.w	r2, r3, #1
 8014f72:	68fb      	ldr	r3, [r7, #12]
 8014f74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014f76:	68fb      	ldr	r3, [r7, #12]
 8014f78:	3b04      	subs	r3, #4
 8014f7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8014f7c:	4a0c      	ldr	r2, [pc, #48]	@ (8014fb0 <pxPortInitialiseStack+0x64>)
 8014f7e:	68fb      	ldr	r3, [r7, #12]
 8014f80:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8014f82:	68fb      	ldr	r3, [r7, #12]
 8014f84:	3b14      	subs	r3, #20
 8014f86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8014f88:	687a      	ldr	r2, [r7, #4]
 8014f8a:	68fb      	ldr	r3, [r7, #12]
 8014f8c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8014f8e:	68fb      	ldr	r3, [r7, #12]
 8014f90:	3b04      	subs	r3, #4
 8014f92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8014f94:	68fb      	ldr	r3, [r7, #12]
 8014f96:	f06f 0202 	mvn.w	r2, #2
 8014f9a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8014f9c:	68fb      	ldr	r3, [r7, #12]
 8014f9e:	3b20      	subs	r3, #32
 8014fa0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8014fa2:	68fb      	ldr	r3, [r7, #12]
}
 8014fa4:	4618      	mov	r0, r3
 8014fa6:	3714      	adds	r7, #20
 8014fa8:	46bd      	mov	sp, r7
 8014faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fae:	4770      	bx	lr
 8014fb0:	08014fb5 	.word	0x08014fb5

08014fb4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8014fb4:	b480      	push	{r7}
 8014fb6:	b085      	sub	sp, #20
 8014fb8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8014fba:	2300      	movs	r3, #0
 8014fbc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8014fbe:	4b13      	ldr	r3, [pc, #76]	@ (801500c <prvTaskExitError+0x58>)
 8014fc0:	681b      	ldr	r3, [r3, #0]
 8014fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014fc6:	d00b      	beq.n	8014fe0 <prvTaskExitError+0x2c>
	__asm volatile
 8014fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014fcc:	f383 8811 	msr	BASEPRI, r3
 8014fd0:	f3bf 8f6f 	isb	sy
 8014fd4:	f3bf 8f4f 	dsb	sy
 8014fd8:	60fb      	str	r3, [r7, #12]
}
 8014fda:	bf00      	nop
 8014fdc:	bf00      	nop
 8014fde:	e7fd      	b.n	8014fdc <prvTaskExitError+0x28>
	__asm volatile
 8014fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014fe4:	f383 8811 	msr	BASEPRI, r3
 8014fe8:	f3bf 8f6f 	isb	sy
 8014fec:	f3bf 8f4f 	dsb	sy
 8014ff0:	60bb      	str	r3, [r7, #8]
}
 8014ff2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8014ff4:	bf00      	nop
 8014ff6:	687b      	ldr	r3, [r7, #4]
 8014ff8:	2b00      	cmp	r3, #0
 8014ffa:	d0fc      	beq.n	8014ff6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8014ffc:	bf00      	nop
 8014ffe:	bf00      	nop
 8015000:	3714      	adds	r7, #20
 8015002:	46bd      	mov	sp, r7
 8015004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015008:	4770      	bx	lr
 801500a:	bf00      	nop
 801500c:	20000034 	.word	0x20000034

08015010 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8015010:	4b07      	ldr	r3, [pc, #28]	@ (8015030 <pxCurrentTCBConst2>)
 8015012:	6819      	ldr	r1, [r3, #0]
 8015014:	6808      	ldr	r0, [r1, #0]
 8015016:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801501a:	f380 8809 	msr	PSP, r0
 801501e:	f3bf 8f6f 	isb	sy
 8015022:	f04f 0000 	mov.w	r0, #0
 8015026:	f380 8811 	msr	BASEPRI, r0
 801502a:	4770      	bx	lr
 801502c:	f3af 8000 	nop.w

08015030 <pxCurrentTCBConst2>:
 8015030:	2000368c 	.word	0x2000368c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8015034:	bf00      	nop
 8015036:	bf00      	nop

08015038 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8015038:	4808      	ldr	r0, [pc, #32]	@ (801505c <prvPortStartFirstTask+0x24>)
 801503a:	6800      	ldr	r0, [r0, #0]
 801503c:	6800      	ldr	r0, [r0, #0]
 801503e:	f380 8808 	msr	MSP, r0
 8015042:	f04f 0000 	mov.w	r0, #0
 8015046:	f380 8814 	msr	CONTROL, r0
 801504a:	b662      	cpsie	i
 801504c:	b661      	cpsie	f
 801504e:	f3bf 8f4f 	dsb	sy
 8015052:	f3bf 8f6f 	isb	sy
 8015056:	df00      	svc	0
 8015058:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801505a:	bf00      	nop
 801505c:	e000ed08 	.word	0xe000ed08

08015060 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8015060:	b580      	push	{r7, lr}
 8015062:	b086      	sub	sp, #24
 8015064:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8015066:	4b47      	ldr	r3, [pc, #284]	@ (8015184 <xPortStartScheduler+0x124>)
 8015068:	681b      	ldr	r3, [r3, #0]
 801506a:	4a47      	ldr	r2, [pc, #284]	@ (8015188 <xPortStartScheduler+0x128>)
 801506c:	4293      	cmp	r3, r2
 801506e:	d10b      	bne.n	8015088 <xPortStartScheduler+0x28>
	__asm volatile
 8015070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015074:	f383 8811 	msr	BASEPRI, r3
 8015078:	f3bf 8f6f 	isb	sy
 801507c:	f3bf 8f4f 	dsb	sy
 8015080:	60fb      	str	r3, [r7, #12]
}
 8015082:	bf00      	nop
 8015084:	bf00      	nop
 8015086:	e7fd      	b.n	8015084 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8015088:	4b3e      	ldr	r3, [pc, #248]	@ (8015184 <xPortStartScheduler+0x124>)
 801508a:	681b      	ldr	r3, [r3, #0]
 801508c:	4a3f      	ldr	r2, [pc, #252]	@ (801518c <xPortStartScheduler+0x12c>)
 801508e:	4293      	cmp	r3, r2
 8015090:	d10b      	bne.n	80150aa <xPortStartScheduler+0x4a>
	__asm volatile
 8015092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015096:	f383 8811 	msr	BASEPRI, r3
 801509a:	f3bf 8f6f 	isb	sy
 801509e:	f3bf 8f4f 	dsb	sy
 80150a2:	613b      	str	r3, [r7, #16]
}
 80150a4:	bf00      	nop
 80150a6:	bf00      	nop
 80150a8:	e7fd      	b.n	80150a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80150aa:	4b39      	ldr	r3, [pc, #228]	@ (8015190 <xPortStartScheduler+0x130>)
 80150ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80150ae:	697b      	ldr	r3, [r7, #20]
 80150b0:	781b      	ldrb	r3, [r3, #0]
 80150b2:	b2db      	uxtb	r3, r3
 80150b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80150b6:	697b      	ldr	r3, [r7, #20]
 80150b8:	22ff      	movs	r2, #255	@ 0xff
 80150ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80150bc:	697b      	ldr	r3, [r7, #20]
 80150be:	781b      	ldrb	r3, [r3, #0]
 80150c0:	b2db      	uxtb	r3, r3
 80150c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80150c4:	78fb      	ldrb	r3, [r7, #3]
 80150c6:	b2db      	uxtb	r3, r3
 80150c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80150cc:	b2da      	uxtb	r2, r3
 80150ce:	4b31      	ldr	r3, [pc, #196]	@ (8015194 <xPortStartScheduler+0x134>)
 80150d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80150d2:	4b31      	ldr	r3, [pc, #196]	@ (8015198 <xPortStartScheduler+0x138>)
 80150d4:	2207      	movs	r2, #7
 80150d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80150d8:	e009      	b.n	80150ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80150da:	4b2f      	ldr	r3, [pc, #188]	@ (8015198 <xPortStartScheduler+0x138>)
 80150dc:	681b      	ldr	r3, [r3, #0]
 80150de:	3b01      	subs	r3, #1
 80150e0:	4a2d      	ldr	r2, [pc, #180]	@ (8015198 <xPortStartScheduler+0x138>)
 80150e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80150e4:	78fb      	ldrb	r3, [r7, #3]
 80150e6:	b2db      	uxtb	r3, r3
 80150e8:	005b      	lsls	r3, r3, #1
 80150ea:	b2db      	uxtb	r3, r3
 80150ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80150ee:	78fb      	ldrb	r3, [r7, #3]
 80150f0:	b2db      	uxtb	r3, r3
 80150f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80150f6:	2b80      	cmp	r3, #128	@ 0x80
 80150f8:	d0ef      	beq.n	80150da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80150fa:	4b27      	ldr	r3, [pc, #156]	@ (8015198 <xPortStartScheduler+0x138>)
 80150fc:	681b      	ldr	r3, [r3, #0]
 80150fe:	f1c3 0307 	rsb	r3, r3, #7
 8015102:	2b04      	cmp	r3, #4
 8015104:	d00b      	beq.n	801511e <xPortStartScheduler+0xbe>
	__asm volatile
 8015106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801510a:	f383 8811 	msr	BASEPRI, r3
 801510e:	f3bf 8f6f 	isb	sy
 8015112:	f3bf 8f4f 	dsb	sy
 8015116:	60bb      	str	r3, [r7, #8]
}
 8015118:	bf00      	nop
 801511a:	bf00      	nop
 801511c:	e7fd      	b.n	801511a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801511e:	4b1e      	ldr	r3, [pc, #120]	@ (8015198 <xPortStartScheduler+0x138>)
 8015120:	681b      	ldr	r3, [r3, #0]
 8015122:	021b      	lsls	r3, r3, #8
 8015124:	4a1c      	ldr	r2, [pc, #112]	@ (8015198 <xPortStartScheduler+0x138>)
 8015126:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8015128:	4b1b      	ldr	r3, [pc, #108]	@ (8015198 <xPortStartScheduler+0x138>)
 801512a:	681b      	ldr	r3, [r3, #0]
 801512c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8015130:	4a19      	ldr	r2, [pc, #100]	@ (8015198 <xPortStartScheduler+0x138>)
 8015132:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	b2da      	uxtb	r2, r3
 8015138:	697b      	ldr	r3, [r7, #20]
 801513a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801513c:	4b17      	ldr	r3, [pc, #92]	@ (801519c <xPortStartScheduler+0x13c>)
 801513e:	681b      	ldr	r3, [r3, #0]
 8015140:	4a16      	ldr	r2, [pc, #88]	@ (801519c <xPortStartScheduler+0x13c>)
 8015142:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8015146:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8015148:	4b14      	ldr	r3, [pc, #80]	@ (801519c <xPortStartScheduler+0x13c>)
 801514a:	681b      	ldr	r3, [r3, #0]
 801514c:	4a13      	ldr	r2, [pc, #76]	@ (801519c <xPortStartScheduler+0x13c>)
 801514e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8015152:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8015154:	f000 f8da 	bl	801530c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8015158:	4b11      	ldr	r3, [pc, #68]	@ (80151a0 <xPortStartScheduler+0x140>)
 801515a:	2200      	movs	r2, #0
 801515c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801515e:	f000 f8f9 	bl	8015354 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8015162:	4b10      	ldr	r3, [pc, #64]	@ (80151a4 <xPortStartScheduler+0x144>)
 8015164:	681b      	ldr	r3, [r3, #0]
 8015166:	4a0f      	ldr	r2, [pc, #60]	@ (80151a4 <xPortStartScheduler+0x144>)
 8015168:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801516c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801516e:	f7ff ff63 	bl	8015038 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8015172:	f7fe ff49 	bl	8014008 <vTaskSwitchContext>
	prvTaskExitError();
 8015176:	f7ff ff1d 	bl	8014fb4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801517a:	2300      	movs	r3, #0
}
 801517c:	4618      	mov	r0, r3
 801517e:	3718      	adds	r7, #24
 8015180:	46bd      	mov	sp, r7
 8015182:	bd80      	pop	{r7, pc}
 8015184:	e000ed00 	.word	0xe000ed00
 8015188:	410fc271 	.word	0x410fc271
 801518c:	410fc270 	.word	0x410fc270
 8015190:	e000e400 	.word	0xe000e400
 8015194:	20003cb8 	.word	0x20003cb8
 8015198:	20003cbc 	.word	0x20003cbc
 801519c:	e000ed20 	.word	0xe000ed20
 80151a0:	20000034 	.word	0x20000034
 80151a4:	e000ef34 	.word	0xe000ef34

080151a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80151a8:	b480      	push	{r7}
 80151aa:	b083      	sub	sp, #12
 80151ac:	af00      	add	r7, sp, #0
	__asm volatile
 80151ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151b2:	f383 8811 	msr	BASEPRI, r3
 80151b6:	f3bf 8f6f 	isb	sy
 80151ba:	f3bf 8f4f 	dsb	sy
 80151be:	607b      	str	r3, [r7, #4]
}
 80151c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80151c2:	4b10      	ldr	r3, [pc, #64]	@ (8015204 <vPortEnterCritical+0x5c>)
 80151c4:	681b      	ldr	r3, [r3, #0]
 80151c6:	3301      	adds	r3, #1
 80151c8:	4a0e      	ldr	r2, [pc, #56]	@ (8015204 <vPortEnterCritical+0x5c>)
 80151ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80151cc:	4b0d      	ldr	r3, [pc, #52]	@ (8015204 <vPortEnterCritical+0x5c>)
 80151ce:	681b      	ldr	r3, [r3, #0]
 80151d0:	2b01      	cmp	r3, #1
 80151d2:	d110      	bne.n	80151f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80151d4:	4b0c      	ldr	r3, [pc, #48]	@ (8015208 <vPortEnterCritical+0x60>)
 80151d6:	681b      	ldr	r3, [r3, #0]
 80151d8:	b2db      	uxtb	r3, r3
 80151da:	2b00      	cmp	r3, #0
 80151dc:	d00b      	beq.n	80151f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80151de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151e2:	f383 8811 	msr	BASEPRI, r3
 80151e6:	f3bf 8f6f 	isb	sy
 80151ea:	f3bf 8f4f 	dsb	sy
 80151ee:	603b      	str	r3, [r7, #0]
}
 80151f0:	bf00      	nop
 80151f2:	bf00      	nop
 80151f4:	e7fd      	b.n	80151f2 <vPortEnterCritical+0x4a>
	}
}
 80151f6:	bf00      	nop
 80151f8:	370c      	adds	r7, #12
 80151fa:	46bd      	mov	sp, r7
 80151fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015200:	4770      	bx	lr
 8015202:	bf00      	nop
 8015204:	20000034 	.word	0x20000034
 8015208:	e000ed04 	.word	0xe000ed04

0801520c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801520c:	b480      	push	{r7}
 801520e:	b083      	sub	sp, #12
 8015210:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8015212:	4b12      	ldr	r3, [pc, #72]	@ (801525c <vPortExitCritical+0x50>)
 8015214:	681b      	ldr	r3, [r3, #0]
 8015216:	2b00      	cmp	r3, #0
 8015218:	d10b      	bne.n	8015232 <vPortExitCritical+0x26>
	__asm volatile
 801521a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801521e:	f383 8811 	msr	BASEPRI, r3
 8015222:	f3bf 8f6f 	isb	sy
 8015226:	f3bf 8f4f 	dsb	sy
 801522a:	607b      	str	r3, [r7, #4]
}
 801522c:	bf00      	nop
 801522e:	bf00      	nop
 8015230:	e7fd      	b.n	801522e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8015232:	4b0a      	ldr	r3, [pc, #40]	@ (801525c <vPortExitCritical+0x50>)
 8015234:	681b      	ldr	r3, [r3, #0]
 8015236:	3b01      	subs	r3, #1
 8015238:	4a08      	ldr	r2, [pc, #32]	@ (801525c <vPortExitCritical+0x50>)
 801523a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801523c:	4b07      	ldr	r3, [pc, #28]	@ (801525c <vPortExitCritical+0x50>)
 801523e:	681b      	ldr	r3, [r3, #0]
 8015240:	2b00      	cmp	r3, #0
 8015242:	d105      	bne.n	8015250 <vPortExitCritical+0x44>
 8015244:	2300      	movs	r3, #0
 8015246:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015248:	683b      	ldr	r3, [r7, #0]
 801524a:	f383 8811 	msr	BASEPRI, r3
}
 801524e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8015250:	bf00      	nop
 8015252:	370c      	adds	r7, #12
 8015254:	46bd      	mov	sp, r7
 8015256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801525a:	4770      	bx	lr
 801525c:	20000034 	.word	0x20000034

08015260 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8015260:	f3ef 8009 	mrs	r0, PSP
 8015264:	f3bf 8f6f 	isb	sy
 8015268:	4b15      	ldr	r3, [pc, #84]	@ (80152c0 <pxCurrentTCBConst>)
 801526a:	681a      	ldr	r2, [r3, #0]
 801526c:	f01e 0f10 	tst.w	lr, #16
 8015270:	bf08      	it	eq
 8015272:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8015276:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801527a:	6010      	str	r0, [r2, #0]
 801527c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8015280:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8015284:	f380 8811 	msr	BASEPRI, r0
 8015288:	f3bf 8f4f 	dsb	sy
 801528c:	f3bf 8f6f 	isb	sy
 8015290:	f7fe feba 	bl	8014008 <vTaskSwitchContext>
 8015294:	f04f 0000 	mov.w	r0, #0
 8015298:	f380 8811 	msr	BASEPRI, r0
 801529c:	bc09      	pop	{r0, r3}
 801529e:	6819      	ldr	r1, [r3, #0]
 80152a0:	6808      	ldr	r0, [r1, #0]
 80152a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152a6:	f01e 0f10 	tst.w	lr, #16
 80152aa:	bf08      	it	eq
 80152ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80152b0:	f380 8809 	msr	PSP, r0
 80152b4:	f3bf 8f6f 	isb	sy
 80152b8:	4770      	bx	lr
 80152ba:	bf00      	nop
 80152bc:	f3af 8000 	nop.w

080152c0 <pxCurrentTCBConst>:
 80152c0:	2000368c 	.word	0x2000368c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80152c4:	bf00      	nop
 80152c6:	bf00      	nop

080152c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80152c8:	b580      	push	{r7, lr}
 80152ca:	b082      	sub	sp, #8
 80152cc:	af00      	add	r7, sp, #0
	__asm volatile
 80152ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80152d2:	f383 8811 	msr	BASEPRI, r3
 80152d6:	f3bf 8f6f 	isb	sy
 80152da:	f3bf 8f4f 	dsb	sy
 80152de:	607b      	str	r3, [r7, #4]
}
 80152e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80152e2:	f7fe fdd7 	bl	8013e94 <xTaskIncrementTick>
 80152e6:	4603      	mov	r3, r0
 80152e8:	2b00      	cmp	r3, #0
 80152ea:	d003      	beq.n	80152f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80152ec:	4b06      	ldr	r3, [pc, #24]	@ (8015308 <xPortSysTickHandler+0x40>)
 80152ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80152f2:	601a      	str	r2, [r3, #0]
 80152f4:	2300      	movs	r3, #0
 80152f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80152f8:	683b      	ldr	r3, [r7, #0]
 80152fa:	f383 8811 	msr	BASEPRI, r3
}
 80152fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8015300:	bf00      	nop
 8015302:	3708      	adds	r7, #8
 8015304:	46bd      	mov	sp, r7
 8015306:	bd80      	pop	{r7, pc}
 8015308:	e000ed04 	.word	0xe000ed04

0801530c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801530c:	b480      	push	{r7}
 801530e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8015310:	4b0b      	ldr	r3, [pc, #44]	@ (8015340 <vPortSetupTimerInterrupt+0x34>)
 8015312:	2200      	movs	r2, #0
 8015314:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8015316:	4b0b      	ldr	r3, [pc, #44]	@ (8015344 <vPortSetupTimerInterrupt+0x38>)
 8015318:	2200      	movs	r2, #0
 801531a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801531c:	4b0a      	ldr	r3, [pc, #40]	@ (8015348 <vPortSetupTimerInterrupt+0x3c>)
 801531e:	681b      	ldr	r3, [r3, #0]
 8015320:	4a0a      	ldr	r2, [pc, #40]	@ (801534c <vPortSetupTimerInterrupt+0x40>)
 8015322:	fba2 2303 	umull	r2, r3, r2, r3
 8015326:	099b      	lsrs	r3, r3, #6
 8015328:	4a09      	ldr	r2, [pc, #36]	@ (8015350 <vPortSetupTimerInterrupt+0x44>)
 801532a:	3b01      	subs	r3, #1
 801532c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801532e:	4b04      	ldr	r3, [pc, #16]	@ (8015340 <vPortSetupTimerInterrupt+0x34>)
 8015330:	2207      	movs	r2, #7
 8015332:	601a      	str	r2, [r3, #0]
}
 8015334:	bf00      	nop
 8015336:	46bd      	mov	sp, r7
 8015338:	f85d 7b04 	ldr.w	r7, [sp], #4
 801533c:	4770      	bx	lr
 801533e:	bf00      	nop
 8015340:	e000e010 	.word	0xe000e010
 8015344:	e000e018 	.word	0xe000e018
 8015348:	20000028 	.word	0x20000028
 801534c:	10624dd3 	.word	0x10624dd3
 8015350:	e000e014 	.word	0xe000e014

08015354 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8015354:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8015364 <vPortEnableVFP+0x10>
 8015358:	6801      	ldr	r1, [r0, #0]
 801535a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801535e:	6001      	str	r1, [r0, #0]
 8015360:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8015362:	bf00      	nop
 8015364:	e000ed88 	.word	0xe000ed88

08015368 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8015368:	b480      	push	{r7}
 801536a:	b085      	sub	sp, #20
 801536c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801536e:	f3ef 8305 	mrs	r3, IPSR
 8015372:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015374:	68fb      	ldr	r3, [r7, #12]
 8015376:	2b0f      	cmp	r3, #15
 8015378:	d915      	bls.n	80153a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801537a:	4a18      	ldr	r2, [pc, #96]	@ (80153dc <vPortValidateInterruptPriority+0x74>)
 801537c:	68fb      	ldr	r3, [r7, #12]
 801537e:	4413      	add	r3, r2
 8015380:	781b      	ldrb	r3, [r3, #0]
 8015382:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015384:	4b16      	ldr	r3, [pc, #88]	@ (80153e0 <vPortValidateInterruptPriority+0x78>)
 8015386:	781b      	ldrb	r3, [r3, #0]
 8015388:	7afa      	ldrb	r2, [r7, #11]
 801538a:	429a      	cmp	r2, r3
 801538c:	d20b      	bcs.n	80153a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801538e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015392:	f383 8811 	msr	BASEPRI, r3
 8015396:	f3bf 8f6f 	isb	sy
 801539a:	f3bf 8f4f 	dsb	sy
 801539e:	607b      	str	r3, [r7, #4]
}
 80153a0:	bf00      	nop
 80153a2:	bf00      	nop
 80153a4:	e7fd      	b.n	80153a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80153a6:	4b0f      	ldr	r3, [pc, #60]	@ (80153e4 <vPortValidateInterruptPriority+0x7c>)
 80153a8:	681b      	ldr	r3, [r3, #0]
 80153aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80153ae:	4b0e      	ldr	r3, [pc, #56]	@ (80153e8 <vPortValidateInterruptPriority+0x80>)
 80153b0:	681b      	ldr	r3, [r3, #0]
 80153b2:	429a      	cmp	r2, r3
 80153b4:	d90b      	bls.n	80153ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80153b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153ba:	f383 8811 	msr	BASEPRI, r3
 80153be:	f3bf 8f6f 	isb	sy
 80153c2:	f3bf 8f4f 	dsb	sy
 80153c6:	603b      	str	r3, [r7, #0]
}
 80153c8:	bf00      	nop
 80153ca:	bf00      	nop
 80153cc:	e7fd      	b.n	80153ca <vPortValidateInterruptPriority+0x62>
	}
 80153ce:	bf00      	nop
 80153d0:	3714      	adds	r7, #20
 80153d2:	46bd      	mov	sp, r7
 80153d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153d8:	4770      	bx	lr
 80153da:	bf00      	nop
 80153dc:	e000e3f0 	.word	0xe000e3f0
 80153e0:	20003cb8 	.word	0x20003cb8
 80153e4:	e000ed0c 	.word	0xe000ed0c
 80153e8:	20003cbc 	.word	0x20003cbc

080153ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80153ec:	b580      	push	{r7, lr}
 80153ee:	b08a      	sub	sp, #40	@ 0x28
 80153f0:	af00      	add	r7, sp, #0
 80153f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80153f4:	2300      	movs	r3, #0
 80153f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80153f8:	f7fe fc90 	bl	8013d1c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80153fc:	4b5c      	ldr	r3, [pc, #368]	@ (8015570 <pvPortMalloc+0x184>)
 80153fe:	681b      	ldr	r3, [r3, #0]
 8015400:	2b00      	cmp	r3, #0
 8015402:	d101      	bne.n	8015408 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8015404:	f000 f924 	bl	8015650 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8015408:	4b5a      	ldr	r3, [pc, #360]	@ (8015574 <pvPortMalloc+0x188>)
 801540a:	681a      	ldr	r2, [r3, #0]
 801540c:	687b      	ldr	r3, [r7, #4]
 801540e:	4013      	ands	r3, r2
 8015410:	2b00      	cmp	r3, #0
 8015412:	f040 8095 	bne.w	8015540 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8015416:	687b      	ldr	r3, [r7, #4]
 8015418:	2b00      	cmp	r3, #0
 801541a:	d01e      	beq.n	801545a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801541c:	2208      	movs	r2, #8
 801541e:	687b      	ldr	r3, [r7, #4]
 8015420:	4413      	add	r3, r2
 8015422:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015424:	687b      	ldr	r3, [r7, #4]
 8015426:	f003 0307 	and.w	r3, r3, #7
 801542a:	2b00      	cmp	r3, #0
 801542c:	d015      	beq.n	801545a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801542e:	687b      	ldr	r3, [r7, #4]
 8015430:	f023 0307 	bic.w	r3, r3, #7
 8015434:	3308      	adds	r3, #8
 8015436:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015438:	687b      	ldr	r3, [r7, #4]
 801543a:	f003 0307 	and.w	r3, r3, #7
 801543e:	2b00      	cmp	r3, #0
 8015440:	d00b      	beq.n	801545a <pvPortMalloc+0x6e>
	__asm volatile
 8015442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015446:	f383 8811 	msr	BASEPRI, r3
 801544a:	f3bf 8f6f 	isb	sy
 801544e:	f3bf 8f4f 	dsb	sy
 8015452:	617b      	str	r3, [r7, #20]
}
 8015454:	bf00      	nop
 8015456:	bf00      	nop
 8015458:	e7fd      	b.n	8015456 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801545a:	687b      	ldr	r3, [r7, #4]
 801545c:	2b00      	cmp	r3, #0
 801545e:	d06f      	beq.n	8015540 <pvPortMalloc+0x154>
 8015460:	4b45      	ldr	r3, [pc, #276]	@ (8015578 <pvPortMalloc+0x18c>)
 8015462:	681b      	ldr	r3, [r3, #0]
 8015464:	687a      	ldr	r2, [r7, #4]
 8015466:	429a      	cmp	r2, r3
 8015468:	d86a      	bhi.n	8015540 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801546a:	4b44      	ldr	r3, [pc, #272]	@ (801557c <pvPortMalloc+0x190>)
 801546c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801546e:	4b43      	ldr	r3, [pc, #268]	@ (801557c <pvPortMalloc+0x190>)
 8015470:	681b      	ldr	r3, [r3, #0]
 8015472:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015474:	e004      	b.n	8015480 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8015476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015478:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801547a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801547c:	681b      	ldr	r3, [r3, #0]
 801547e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015482:	685b      	ldr	r3, [r3, #4]
 8015484:	687a      	ldr	r2, [r7, #4]
 8015486:	429a      	cmp	r2, r3
 8015488:	d903      	bls.n	8015492 <pvPortMalloc+0xa6>
 801548a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801548c:	681b      	ldr	r3, [r3, #0]
 801548e:	2b00      	cmp	r3, #0
 8015490:	d1f1      	bne.n	8015476 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8015492:	4b37      	ldr	r3, [pc, #220]	@ (8015570 <pvPortMalloc+0x184>)
 8015494:	681b      	ldr	r3, [r3, #0]
 8015496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015498:	429a      	cmp	r2, r3
 801549a:	d051      	beq.n	8015540 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801549c:	6a3b      	ldr	r3, [r7, #32]
 801549e:	681b      	ldr	r3, [r3, #0]
 80154a0:	2208      	movs	r2, #8
 80154a2:	4413      	add	r3, r2
 80154a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80154a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80154a8:	681a      	ldr	r2, [r3, #0]
 80154aa:	6a3b      	ldr	r3, [r7, #32]
 80154ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80154ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80154b0:	685a      	ldr	r2, [r3, #4]
 80154b2:	687b      	ldr	r3, [r7, #4]
 80154b4:	1ad2      	subs	r2, r2, r3
 80154b6:	2308      	movs	r3, #8
 80154b8:	005b      	lsls	r3, r3, #1
 80154ba:	429a      	cmp	r2, r3
 80154bc:	d920      	bls.n	8015500 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80154be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80154c0:	687b      	ldr	r3, [r7, #4]
 80154c2:	4413      	add	r3, r2
 80154c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80154c6:	69bb      	ldr	r3, [r7, #24]
 80154c8:	f003 0307 	and.w	r3, r3, #7
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	d00b      	beq.n	80154e8 <pvPortMalloc+0xfc>
	__asm volatile
 80154d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154d4:	f383 8811 	msr	BASEPRI, r3
 80154d8:	f3bf 8f6f 	isb	sy
 80154dc:	f3bf 8f4f 	dsb	sy
 80154e0:	613b      	str	r3, [r7, #16]
}
 80154e2:	bf00      	nop
 80154e4:	bf00      	nop
 80154e6:	e7fd      	b.n	80154e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80154e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80154ea:	685a      	ldr	r2, [r3, #4]
 80154ec:	687b      	ldr	r3, [r7, #4]
 80154ee:	1ad2      	subs	r2, r2, r3
 80154f0:	69bb      	ldr	r3, [r7, #24]
 80154f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80154f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80154f6:	687a      	ldr	r2, [r7, #4]
 80154f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80154fa:	69b8      	ldr	r0, [r7, #24]
 80154fc:	f000 f90a 	bl	8015714 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8015500:	4b1d      	ldr	r3, [pc, #116]	@ (8015578 <pvPortMalloc+0x18c>)
 8015502:	681a      	ldr	r2, [r3, #0]
 8015504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015506:	685b      	ldr	r3, [r3, #4]
 8015508:	1ad3      	subs	r3, r2, r3
 801550a:	4a1b      	ldr	r2, [pc, #108]	@ (8015578 <pvPortMalloc+0x18c>)
 801550c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801550e:	4b1a      	ldr	r3, [pc, #104]	@ (8015578 <pvPortMalloc+0x18c>)
 8015510:	681a      	ldr	r2, [r3, #0]
 8015512:	4b1b      	ldr	r3, [pc, #108]	@ (8015580 <pvPortMalloc+0x194>)
 8015514:	681b      	ldr	r3, [r3, #0]
 8015516:	429a      	cmp	r2, r3
 8015518:	d203      	bcs.n	8015522 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801551a:	4b17      	ldr	r3, [pc, #92]	@ (8015578 <pvPortMalloc+0x18c>)
 801551c:	681b      	ldr	r3, [r3, #0]
 801551e:	4a18      	ldr	r2, [pc, #96]	@ (8015580 <pvPortMalloc+0x194>)
 8015520:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8015522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015524:	685a      	ldr	r2, [r3, #4]
 8015526:	4b13      	ldr	r3, [pc, #76]	@ (8015574 <pvPortMalloc+0x188>)
 8015528:	681b      	ldr	r3, [r3, #0]
 801552a:	431a      	orrs	r2, r3
 801552c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801552e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8015530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015532:	2200      	movs	r2, #0
 8015534:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8015536:	4b13      	ldr	r3, [pc, #76]	@ (8015584 <pvPortMalloc+0x198>)
 8015538:	681b      	ldr	r3, [r3, #0]
 801553a:	3301      	adds	r3, #1
 801553c:	4a11      	ldr	r2, [pc, #68]	@ (8015584 <pvPortMalloc+0x198>)
 801553e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8015540:	f7fe fbfa 	bl	8013d38 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8015544:	69fb      	ldr	r3, [r7, #28]
 8015546:	f003 0307 	and.w	r3, r3, #7
 801554a:	2b00      	cmp	r3, #0
 801554c:	d00b      	beq.n	8015566 <pvPortMalloc+0x17a>
	__asm volatile
 801554e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015552:	f383 8811 	msr	BASEPRI, r3
 8015556:	f3bf 8f6f 	isb	sy
 801555a:	f3bf 8f4f 	dsb	sy
 801555e:	60fb      	str	r3, [r7, #12]
}
 8015560:	bf00      	nop
 8015562:	bf00      	nop
 8015564:	e7fd      	b.n	8015562 <pvPortMalloc+0x176>
	return pvReturn;
 8015566:	69fb      	ldr	r3, [r7, #28]
}
 8015568:	4618      	mov	r0, r3
 801556a:	3728      	adds	r7, #40	@ 0x28
 801556c:	46bd      	mov	sp, r7
 801556e:	bd80      	pop	{r7, pc}
 8015570:	200078c8 	.word	0x200078c8
 8015574:	200078dc 	.word	0x200078dc
 8015578:	200078cc 	.word	0x200078cc
 801557c:	200078c0 	.word	0x200078c0
 8015580:	200078d0 	.word	0x200078d0
 8015584:	200078d4 	.word	0x200078d4

08015588 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8015588:	b580      	push	{r7, lr}
 801558a:	b086      	sub	sp, #24
 801558c:	af00      	add	r7, sp, #0
 801558e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8015590:	687b      	ldr	r3, [r7, #4]
 8015592:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8015594:	687b      	ldr	r3, [r7, #4]
 8015596:	2b00      	cmp	r3, #0
 8015598:	d04f      	beq.n	801563a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801559a:	2308      	movs	r3, #8
 801559c:	425b      	negs	r3, r3
 801559e:	697a      	ldr	r2, [r7, #20]
 80155a0:	4413      	add	r3, r2
 80155a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80155a4:	697b      	ldr	r3, [r7, #20]
 80155a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80155a8:	693b      	ldr	r3, [r7, #16]
 80155aa:	685a      	ldr	r2, [r3, #4]
 80155ac:	4b25      	ldr	r3, [pc, #148]	@ (8015644 <vPortFree+0xbc>)
 80155ae:	681b      	ldr	r3, [r3, #0]
 80155b0:	4013      	ands	r3, r2
 80155b2:	2b00      	cmp	r3, #0
 80155b4:	d10b      	bne.n	80155ce <vPortFree+0x46>
	__asm volatile
 80155b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155ba:	f383 8811 	msr	BASEPRI, r3
 80155be:	f3bf 8f6f 	isb	sy
 80155c2:	f3bf 8f4f 	dsb	sy
 80155c6:	60fb      	str	r3, [r7, #12]
}
 80155c8:	bf00      	nop
 80155ca:	bf00      	nop
 80155cc:	e7fd      	b.n	80155ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80155ce:	693b      	ldr	r3, [r7, #16]
 80155d0:	681b      	ldr	r3, [r3, #0]
 80155d2:	2b00      	cmp	r3, #0
 80155d4:	d00b      	beq.n	80155ee <vPortFree+0x66>
	__asm volatile
 80155d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155da:	f383 8811 	msr	BASEPRI, r3
 80155de:	f3bf 8f6f 	isb	sy
 80155e2:	f3bf 8f4f 	dsb	sy
 80155e6:	60bb      	str	r3, [r7, #8]
}
 80155e8:	bf00      	nop
 80155ea:	bf00      	nop
 80155ec:	e7fd      	b.n	80155ea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80155ee:	693b      	ldr	r3, [r7, #16]
 80155f0:	685a      	ldr	r2, [r3, #4]
 80155f2:	4b14      	ldr	r3, [pc, #80]	@ (8015644 <vPortFree+0xbc>)
 80155f4:	681b      	ldr	r3, [r3, #0]
 80155f6:	4013      	ands	r3, r2
 80155f8:	2b00      	cmp	r3, #0
 80155fa:	d01e      	beq.n	801563a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80155fc:	693b      	ldr	r3, [r7, #16]
 80155fe:	681b      	ldr	r3, [r3, #0]
 8015600:	2b00      	cmp	r3, #0
 8015602:	d11a      	bne.n	801563a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8015604:	693b      	ldr	r3, [r7, #16]
 8015606:	685a      	ldr	r2, [r3, #4]
 8015608:	4b0e      	ldr	r3, [pc, #56]	@ (8015644 <vPortFree+0xbc>)
 801560a:	681b      	ldr	r3, [r3, #0]
 801560c:	43db      	mvns	r3, r3
 801560e:	401a      	ands	r2, r3
 8015610:	693b      	ldr	r3, [r7, #16]
 8015612:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8015614:	f7fe fb82 	bl	8013d1c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8015618:	693b      	ldr	r3, [r7, #16]
 801561a:	685a      	ldr	r2, [r3, #4]
 801561c:	4b0a      	ldr	r3, [pc, #40]	@ (8015648 <vPortFree+0xc0>)
 801561e:	681b      	ldr	r3, [r3, #0]
 8015620:	4413      	add	r3, r2
 8015622:	4a09      	ldr	r2, [pc, #36]	@ (8015648 <vPortFree+0xc0>)
 8015624:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8015626:	6938      	ldr	r0, [r7, #16]
 8015628:	f000 f874 	bl	8015714 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801562c:	4b07      	ldr	r3, [pc, #28]	@ (801564c <vPortFree+0xc4>)
 801562e:	681b      	ldr	r3, [r3, #0]
 8015630:	3301      	adds	r3, #1
 8015632:	4a06      	ldr	r2, [pc, #24]	@ (801564c <vPortFree+0xc4>)
 8015634:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8015636:	f7fe fb7f 	bl	8013d38 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801563a:	bf00      	nop
 801563c:	3718      	adds	r7, #24
 801563e:	46bd      	mov	sp, r7
 8015640:	bd80      	pop	{r7, pc}
 8015642:	bf00      	nop
 8015644:	200078dc 	.word	0x200078dc
 8015648:	200078cc 	.word	0x200078cc
 801564c:	200078d8 	.word	0x200078d8

08015650 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8015650:	b480      	push	{r7}
 8015652:	b085      	sub	sp, #20
 8015654:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8015656:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801565a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801565c:	4b27      	ldr	r3, [pc, #156]	@ (80156fc <prvHeapInit+0xac>)
 801565e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8015660:	68fb      	ldr	r3, [r7, #12]
 8015662:	f003 0307 	and.w	r3, r3, #7
 8015666:	2b00      	cmp	r3, #0
 8015668:	d00c      	beq.n	8015684 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801566a:	68fb      	ldr	r3, [r7, #12]
 801566c:	3307      	adds	r3, #7
 801566e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015670:	68fb      	ldr	r3, [r7, #12]
 8015672:	f023 0307 	bic.w	r3, r3, #7
 8015676:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8015678:	68ba      	ldr	r2, [r7, #8]
 801567a:	68fb      	ldr	r3, [r7, #12]
 801567c:	1ad3      	subs	r3, r2, r3
 801567e:	4a1f      	ldr	r2, [pc, #124]	@ (80156fc <prvHeapInit+0xac>)
 8015680:	4413      	add	r3, r2
 8015682:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8015684:	68fb      	ldr	r3, [r7, #12]
 8015686:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8015688:	4a1d      	ldr	r2, [pc, #116]	@ (8015700 <prvHeapInit+0xb0>)
 801568a:	687b      	ldr	r3, [r7, #4]
 801568c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801568e:	4b1c      	ldr	r3, [pc, #112]	@ (8015700 <prvHeapInit+0xb0>)
 8015690:	2200      	movs	r2, #0
 8015692:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8015694:	687b      	ldr	r3, [r7, #4]
 8015696:	68ba      	ldr	r2, [r7, #8]
 8015698:	4413      	add	r3, r2
 801569a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801569c:	2208      	movs	r2, #8
 801569e:	68fb      	ldr	r3, [r7, #12]
 80156a0:	1a9b      	subs	r3, r3, r2
 80156a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80156a4:	68fb      	ldr	r3, [r7, #12]
 80156a6:	f023 0307 	bic.w	r3, r3, #7
 80156aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80156ac:	68fb      	ldr	r3, [r7, #12]
 80156ae:	4a15      	ldr	r2, [pc, #84]	@ (8015704 <prvHeapInit+0xb4>)
 80156b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80156b2:	4b14      	ldr	r3, [pc, #80]	@ (8015704 <prvHeapInit+0xb4>)
 80156b4:	681b      	ldr	r3, [r3, #0]
 80156b6:	2200      	movs	r2, #0
 80156b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80156ba:	4b12      	ldr	r3, [pc, #72]	@ (8015704 <prvHeapInit+0xb4>)
 80156bc:	681b      	ldr	r3, [r3, #0]
 80156be:	2200      	movs	r2, #0
 80156c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80156c2:	687b      	ldr	r3, [r7, #4]
 80156c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80156c6:	683b      	ldr	r3, [r7, #0]
 80156c8:	68fa      	ldr	r2, [r7, #12]
 80156ca:	1ad2      	subs	r2, r2, r3
 80156cc:	683b      	ldr	r3, [r7, #0]
 80156ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80156d0:	4b0c      	ldr	r3, [pc, #48]	@ (8015704 <prvHeapInit+0xb4>)
 80156d2:	681a      	ldr	r2, [r3, #0]
 80156d4:	683b      	ldr	r3, [r7, #0]
 80156d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80156d8:	683b      	ldr	r3, [r7, #0]
 80156da:	685b      	ldr	r3, [r3, #4]
 80156dc:	4a0a      	ldr	r2, [pc, #40]	@ (8015708 <prvHeapInit+0xb8>)
 80156de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80156e0:	683b      	ldr	r3, [r7, #0]
 80156e2:	685b      	ldr	r3, [r3, #4]
 80156e4:	4a09      	ldr	r2, [pc, #36]	@ (801570c <prvHeapInit+0xbc>)
 80156e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80156e8:	4b09      	ldr	r3, [pc, #36]	@ (8015710 <prvHeapInit+0xc0>)
 80156ea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80156ee:	601a      	str	r2, [r3, #0]
}
 80156f0:	bf00      	nop
 80156f2:	3714      	adds	r7, #20
 80156f4:	46bd      	mov	sp, r7
 80156f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156fa:	4770      	bx	lr
 80156fc:	20003cc0 	.word	0x20003cc0
 8015700:	200078c0 	.word	0x200078c0
 8015704:	200078c8 	.word	0x200078c8
 8015708:	200078d0 	.word	0x200078d0
 801570c:	200078cc 	.word	0x200078cc
 8015710:	200078dc 	.word	0x200078dc

08015714 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8015714:	b480      	push	{r7}
 8015716:	b085      	sub	sp, #20
 8015718:	af00      	add	r7, sp, #0
 801571a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801571c:	4b28      	ldr	r3, [pc, #160]	@ (80157c0 <prvInsertBlockIntoFreeList+0xac>)
 801571e:	60fb      	str	r3, [r7, #12]
 8015720:	e002      	b.n	8015728 <prvInsertBlockIntoFreeList+0x14>
 8015722:	68fb      	ldr	r3, [r7, #12]
 8015724:	681b      	ldr	r3, [r3, #0]
 8015726:	60fb      	str	r3, [r7, #12]
 8015728:	68fb      	ldr	r3, [r7, #12]
 801572a:	681b      	ldr	r3, [r3, #0]
 801572c:	687a      	ldr	r2, [r7, #4]
 801572e:	429a      	cmp	r2, r3
 8015730:	d8f7      	bhi.n	8015722 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8015732:	68fb      	ldr	r3, [r7, #12]
 8015734:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8015736:	68fb      	ldr	r3, [r7, #12]
 8015738:	685b      	ldr	r3, [r3, #4]
 801573a:	68ba      	ldr	r2, [r7, #8]
 801573c:	4413      	add	r3, r2
 801573e:	687a      	ldr	r2, [r7, #4]
 8015740:	429a      	cmp	r2, r3
 8015742:	d108      	bne.n	8015756 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8015744:	68fb      	ldr	r3, [r7, #12]
 8015746:	685a      	ldr	r2, [r3, #4]
 8015748:	687b      	ldr	r3, [r7, #4]
 801574a:	685b      	ldr	r3, [r3, #4]
 801574c:	441a      	add	r2, r3
 801574e:	68fb      	ldr	r3, [r7, #12]
 8015750:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8015752:	68fb      	ldr	r3, [r7, #12]
 8015754:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8015756:	687b      	ldr	r3, [r7, #4]
 8015758:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801575a:	687b      	ldr	r3, [r7, #4]
 801575c:	685b      	ldr	r3, [r3, #4]
 801575e:	68ba      	ldr	r2, [r7, #8]
 8015760:	441a      	add	r2, r3
 8015762:	68fb      	ldr	r3, [r7, #12]
 8015764:	681b      	ldr	r3, [r3, #0]
 8015766:	429a      	cmp	r2, r3
 8015768:	d118      	bne.n	801579c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801576a:	68fb      	ldr	r3, [r7, #12]
 801576c:	681a      	ldr	r2, [r3, #0]
 801576e:	4b15      	ldr	r3, [pc, #84]	@ (80157c4 <prvInsertBlockIntoFreeList+0xb0>)
 8015770:	681b      	ldr	r3, [r3, #0]
 8015772:	429a      	cmp	r2, r3
 8015774:	d00d      	beq.n	8015792 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8015776:	687b      	ldr	r3, [r7, #4]
 8015778:	685a      	ldr	r2, [r3, #4]
 801577a:	68fb      	ldr	r3, [r7, #12]
 801577c:	681b      	ldr	r3, [r3, #0]
 801577e:	685b      	ldr	r3, [r3, #4]
 8015780:	441a      	add	r2, r3
 8015782:	687b      	ldr	r3, [r7, #4]
 8015784:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8015786:	68fb      	ldr	r3, [r7, #12]
 8015788:	681b      	ldr	r3, [r3, #0]
 801578a:	681a      	ldr	r2, [r3, #0]
 801578c:	687b      	ldr	r3, [r7, #4]
 801578e:	601a      	str	r2, [r3, #0]
 8015790:	e008      	b.n	80157a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8015792:	4b0c      	ldr	r3, [pc, #48]	@ (80157c4 <prvInsertBlockIntoFreeList+0xb0>)
 8015794:	681a      	ldr	r2, [r3, #0]
 8015796:	687b      	ldr	r3, [r7, #4]
 8015798:	601a      	str	r2, [r3, #0]
 801579a:	e003      	b.n	80157a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801579c:	68fb      	ldr	r3, [r7, #12]
 801579e:	681a      	ldr	r2, [r3, #0]
 80157a0:	687b      	ldr	r3, [r7, #4]
 80157a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80157a4:	68fa      	ldr	r2, [r7, #12]
 80157a6:	687b      	ldr	r3, [r7, #4]
 80157a8:	429a      	cmp	r2, r3
 80157aa:	d002      	beq.n	80157b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80157ac:	68fb      	ldr	r3, [r7, #12]
 80157ae:	687a      	ldr	r2, [r7, #4]
 80157b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80157b2:	bf00      	nop
 80157b4:	3714      	adds	r7, #20
 80157b6:	46bd      	mov	sp, r7
 80157b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157bc:	4770      	bx	lr
 80157be:	bf00      	nop
 80157c0:	200078c0 	.word	0x200078c0
 80157c4:	200078c8 	.word	0x200078c8

080157c8 <__cvt>:
 80157c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80157cc:	ec57 6b10 	vmov	r6, r7, d0
 80157d0:	2f00      	cmp	r7, #0
 80157d2:	460c      	mov	r4, r1
 80157d4:	4619      	mov	r1, r3
 80157d6:	463b      	mov	r3, r7
 80157d8:	bfbb      	ittet	lt
 80157da:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80157de:	461f      	movlt	r7, r3
 80157e0:	2300      	movge	r3, #0
 80157e2:	232d      	movlt	r3, #45	@ 0x2d
 80157e4:	700b      	strb	r3, [r1, #0]
 80157e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80157e8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80157ec:	4691      	mov	r9, r2
 80157ee:	f023 0820 	bic.w	r8, r3, #32
 80157f2:	bfbc      	itt	lt
 80157f4:	4632      	movlt	r2, r6
 80157f6:	4616      	movlt	r6, r2
 80157f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80157fc:	d005      	beq.n	801580a <__cvt+0x42>
 80157fe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8015802:	d100      	bne.n	8015806 <__cvt+0x3e>
 8015804:	3401      	adds	r4, #1
 8015806:	2102      	movs	r1, #2
 8015808:	e000      	b.n	801580c <__cvt+0x44>
 801580a:	2103      	movs	r1, #3
 801580c:	ab03      	add	r3, sp, #12
 801580e:	9301      	str	r3, [sp, #4]
 8015810:	ab02      	add	r3, sp, #8
 8015812:	9300      	str	r3, [sp, #0]
 8015814:	ec47 6b10 	vmov	d0, r6, r7
 8015818:	4653      	mov	r3, sl
 801581a:	4622      	mov	r2, r4
 801581c:	f000 fea4 	bl	8016568 <_dtoa_r>
 8015820:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8015824:	4605      	mov	r5, r0
 8015826:	d119      	bne.n	801585c <__cvt+0x94>
 8015828:	f019 0f01 	tst.w	r9, #1
 801582c:	d00e      	beq.n	801584c <__cvt+0x84>
 801582e:	eb00 0904 	add.w	r9, r0, r4
 8015832:	2200      	movs	r2, #0
 8015834:	2300      	movs	r3, #0
 8015836:	4630      	mov	r0, r6
 8015838:	4639      	mov	r1, r7
 801583a:	f7eb f96d 	bl	8000b18 <__aeabi_dcmpeq>
 801583e:	b108      	cbz	r0, 8015844 <__cvt+0x7c>
 8015840:	f8cd 900c 	str.w	r9, [sp, #12]
 8015844:	2230      	movs	r2, #48	@ 0x30
 8015846:	9b03      	ldr	r3, [sp, #12]
 8015848:	454b      	cmp	r3, r9
 801584a:	d31e      	bcc.n	801588a <__cvt+0xc2>
 801584c:	9b03      	ldr	r3, [sp, #12]
 801584e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015850:	1b5b      	subs	r3, r3, r5
 8015852:	4628      	mov	r0, r5
 8015854:	6013      	str	r3, [r2, #0]
 8015856:	b004      	add	sp, #16
 8015858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801585c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8015860:	eb00 0904 	add.w	r9, r0, r4
 8015864:	d1e5      	bne.n	8015832 <__cvt+0x6a>
 8015866:	7803      	ldrb	r3, [r0, #0]
 8015868:	2b30      	cmp	r3, #48	@ 0x30
 801586a:	d10a      	bne.n	8015882 <__cvt+0xba>
 801586c:	2200      	movs	r2, #0
 801586e:	2300      	movs	r3, #0
 8015870:	4630      	mov	r0, r6
 8015872:	4639      	mov	r1, r7
 8015874:	f7eb f950 	bl	8000b18 <__aeabi_dcmpeq>
 8015878:	b918      	cbnz	r0, 8015882 <__cvt+0xba>
 801587a:	f1c4 0401 	rsb	r4, r4, #1
 801587e:	f8ca 4000 	str.w	r4, [sl]
 8015882:	f8da 3000 	ldr.w	r3, [sl]
 8015886:	4499      	add	r9, r3
 8015888:	e7d3      	b.n	8015832 <__cvt+0x6a>
 801588a:	1c59      	adds	r1, r3, #1
 801588c:	9103      	str	r1, [sp, #12]
 801588e:	701a      	strb	r2, [r3, #0]
 8015890:	e7d9      	b.n	8015846 <__cvt+0x7e>

08015892 <__exponent>:
 8015892:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015894:	2900      	cmp	r1, #0
 8015896:	bfba      	itte	lt
 8015898:	4249      	neglt	r1, r1
 801589a:	232d      	movlt	r3, #45	@ 0x2d
 801589c:	232b      	movge	r3, #43	@ 0x2b
 801589e:	2909      	cmp	r1, #9
 80158a0:	7002      	strb	r2, [r0, #0]
 80158a2:	7043      	strb	r3, [r0, #1]
 80158a4:	dd29      	ble.n	80158fa <__exponent+0x68>
 80158a6:	f10d 0307 	add.w	r3, sp, #7
 80158aa:	461d      	mov	r5, r3
 80158ac:	270a      	movs	r7, #10
 80158ae:	461a      	mov	r2, r3
 80158b0:	fbb1 f6f7 	udiv	r6, r1, r7
 80158b4:	fb07 1416 	mls	r4, r7, r6, r1
 80158b8:	3430      	adds	r4, #48	@ 0x30
 80158ba:	f802 4c01 	strb.w	r4, [r2, #-1]
 80158be:	460c      	mov	r4, r1
 80158c0:	2c63      	cmp	r4, #99	@ 0x63
 80158c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80158c6:	4631      	mov	r1, r6
 80158c8:	dcf1      	bgt.n	80158ae <__exponent+0x1c>
 80158ca:	3130      	adds	r1, #48	@ 0x30
 80158cc:	1e94      	subs	r4, r2, #2
 80158ce:	f803 1c01 	strb.w	r1, [r3, #-1]
 80158d2:	1c41      	adds	r1, r0, #1
 80158d4:	4623      	mov	r3, r4
 80158d6:	42ab      	cmp	r3, r5
 80158d8:	d30a      	bcc.n	80158f0 <__exponent+0x5e>
 80158da:	f10d 0309 	add.w	r3, sp, #9
 80158de:	1a9b      	subs	r3, r3, r2
 80158e0:	42ac      	cmp	r4, r5
 80158e2:	bf88      	it	hi
 80158e4:	2300      	movhi	r3, #0
 80158e6:	3302      	adds	r3, #2
 80158e8:	4403      	add	r3, r0
 80158ea:	1a18      	subs	r0, r3, r0
 80158ec:	b003      	add	sp, #12
 80158ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80158f0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80158f4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80158f8:	e7ed      	b.n	80158d6 <__exponent+0x44>
 80158fa:	2330      	movs	r3, #48	@ 0x30
 80158fc:	3130      	adds	r1, #48	@ 0x30
 80158fe:	7083      	strb	r3, [r0, #2]
 8015900:	70c1      	strb	r1, [r0, #3]
 8015902:	1d03      	adds	r3, r0, #4
 8015904:	e7f1      	b.n	80158ea <__exponent+0x58>
	...

08015908 <_printf_float>:
 8015908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801590c:	b08d      	sub	sp, #52	@ 0x34
 801590e:	460c      	mov	r4, r1
 8015910:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8015914:	4616      	mov	r6, r2
 8015916:	461f      	mov	r7, r3
 8015918:	4605      	mov	r5, r0
 801591a:	f000 fcb9 	bl	8016290 <_localeconv_r>
 801591e:	6803      	ldr	r3, [r0, #0]
 8015920:	9304      	str	r3, [sp, #16]
 8015922:	4618      	mov	r0, r3
 8015924:	f7ea fccc 	bl	80002c0 <strlen>
 8015928:	2300      	movs	r3, #0
 801592a:	930a      	str	r3, [sp, #40]	@ 0x28
 801592c:	f8d8 3000 	ldr.w	r3, [r8]
 8015930:	9005      	str	r0, [sp, #20]
 8015932:	3307      	adds	r3, #7
 8015934:	f023 0307 	bic.w	r3, r3, #7
 8015938:	f103 0208 	add.w	r2, r3, #8
 801593c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8015940:	f8d4 b000 	ldr.w	fp, [r4]
 8015944:	f8c8 2000 	str.w	r2, [r8]
 8015948:	e9d3 8900 	ldrd	r8, r9, [r3]
 801594c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8015950:	9307      	str	r3, [sp, #28]
 8015952:	f8cd 8018 	str.w	r8, [sp, #24]
 8015956:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801595a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801595e:	4b9c      	ldr	r3, [pc, #624]	@ (8015bd0 <_printf_float+0x2c8>)
 8015960:	f04f 32ff 	mov.w	r2, #4294967295
 8015964:	f7eb f90a 	bl	8000b7c <__aeabi_dcmpun>
 8015968:	bb70      	cbnz	r0, 80159c8 <_printf_float+0xc0>
 801596a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801596e:	4b98      	ldr	r3, [pc, #608]	@ (8015bd0 <_printf_float+0x2c8>)
 8015970:	f04f 32ff 	mov.w	r2, #4294967295
 8015974:	f7eb f8e4 	bl	8000b40 <__aeabi_dcmple>
 8015978:	bb30      	cbnz	r0, 80159c8 <_printf_float+0xc0>
 801597a:	2200      	movs	r2, #0
 801597c:	2300      	movs	r3, #0
 801597e:	4640      	mov	r0, r8
 8015980:	4649      	mov	r1, r9
 8015982:	f7eb f8d3 	bl	8000b2c <__aeabi_dcmplt>
 8015986:	b110      	cbz	r0, 801598e <_printf_float+0x86>
 8015988:	232d      	movs	r3, #45	@ 0x2d
 801598a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801598e:	4a91      	ldr	r2, [pc, #580]	@ (8015bd4 <_printf_float+0x2cc>)
 8015990:	4b91      	ldr	r3, [pc, #580]	@ (8015bd8 <_printf_float+0x2d0>)
 8015992:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8015996:	bf8c      	ite	hi
 8015998:	4690      	movhi	r8, r2
 801599a:	4698      	movls	r8, r3
 801599c:	2303      	movs	r3, #3
 801599e:	6123      	str	r3, [r4, #16]
 80159a0:	f02b 0304 	bic.w	r3, fp, #4
 80159a4:	6023      	str	r3, [r4, #0]
 80159a6:	f04f 0900 	mov.w	r9, #0
 80159aa:	9700      	str	r7, [sp, #0]
 80159ac:	4633      	mov	r3, r6
 80159ae:	aa0b      	add	r2, sp, #44	@ 0x2c
 80159b0:	4621      	mov	r1, r4
 80159b2:	4628      	mov	r0, r5
 80159b4:	f000 f9d2 	bl	8015d5c <_printf_common>
 80159b8:	3001      	adds	r0, #1
 80159ba:	f040 808d 	bne.w	8015ad8 <_printf_float+0x1d0>
 80159be:	f04f 30ff 	mov.w	r0, #4294967295
 80159c2:	b00d      	add	sp, #52	@ 0x34
 80159c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159c8:	4642      	mov	r2, r8
 80159ca:	464b      	mov	r3, r9
 80159cc:	4640      	mov	r0, r8
 80159ce:	4649      	mov	r1, r9
 80159d0:	f7eb f8d4 	bl	8000b7c <__aeabi_dcmpun>
 80159d4:	b140      	cbz	r0, 80159e8 <_printf_float+0xe0>
 80159d6:	464b      	mov	r3, r9
 80159d8:	2b00      	cmp	r3, #0
 80159da:	bfbc      	itt	lt
 80159dc:	232d      	movlt	r3, #45	@ 0x2d
 80159de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80159e2:	4a7e      	ldr	r2, [pc, #504]	@ (8015bdc <_printf_float+0x2d4>)
 80159e4:	4b7e      	ldr	r3, [pc, #504]	@ (8015be0 <_printf_float+0x2d8>)
 80159e6:	e7d4      	b.n	8015992 <_printf_float+0x8a>
 80159e8:	6863      	ldr	r3, [r4, #4]
 80159ea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80159ee:	9206      	str	r2, [sp, #24]
 80159f0:	1c5a      	adds	r2, r3, #1
 80159f2:	d13b      	bne.n	8015a6c <_printf_float+0x164>
 80159f4:	2306      	movs	r3, #6
 80159f6:	6063      	str	r3, [r4, #4]
 80159f8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80159fc:	2300      	movs	r3, #0
 80159fe:	6022      	str	r2, [r4, #0]
 8015a00:	9303      	str	r3, [sp, #12]
 8015a02:	ab0a      	add	r3, sp, #40	@ 0x28
 8015a04:	e9cd a301 	strd	sl, r3, [sp, #4]
 8015a08:	ab09      	add	r3, sp, #36	@ 0x24
 8015a0a:	9300      	str	r3, [sp, #0]
 8015a0c:	6861      	ldr	r1, [r4, #4]
 8015a0e:	ec49 8b10 	vmov	d0, r8, r9
 8015a12:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8015a16:	4628      	mov	r0, r5
 8015a18:	f7ff fed6 	bl	80157c8 <__cvt>
 8015a1c:	9b06      	ldr	r3, [sp, #24]
 8015a1e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015a20:	2b47      	cmp	r3, #71	@ 0x47
 8015a22:	4680      	mov	r8, r0
 8015a24:	d129      	bne.n	8015a7a <_printf_float+0x172>
 8015a26:	1cc8      	adds	r0, r1, #3
 8015a28:	db02      	blt.n	8015a30 <_printf_float+0x128>
 8015a2a:	6863      	ldr	r3, [r4, #4]
 8015a2c:	4299      	cmp	r1, r3
 8015a2e:	dd41      	ble.n	8015ab4 <_printf_float+0x1ac>
 8015a30:	f1aa 0a02 	sub.w	sl, sl, #2
 8015a34:	fa5f fa8a 	uxtb.w	sl, sl
 8015a38:	3901      	subs	r1, #1
 8015a3a:	4652      	mov	r2, sl
 8015a3c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8015a40:	9109      	str	r1, [sp, #36]	@ 0x24
 8015a42:	f7ff ff26 	bl	8015892 <__exponent>
 8015a46:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8015a48:	1813      	adds	r3, r2, r0
 8015a4a:	2a01      	cmp	r2, #1
 8015a4c:	4681      	mov	r9, r0
 8015a4e:	6123      	str	r3, [r4, #16]
 8015a50:	dc02      	bgt.n	8015a58 <_printf_float+0x150>
 8015a52:	6822      	ldr	r2, [r4, #0]
 8015a54:	07d2      	lsls	r2, r2, #31
 8015a56:	d501      	bpl.n	8015a5c <_printf_float+0x154>
 8015a58:	3301      	adds	r3, #1
 8015a5a:	6123      	str	r3, [r4, #16]
 8015a5c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8015a60:	2b00      	cmp	r3, #0
 8015a62:	d0a2      	beq.n	80159aa <_printf_float+0xa2>
 8015a64:	232d      	movs	r3, #45	@ 0x2d
 8015a66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015a6a:	e79e      	b.n	80159aa <_printf_float+0xa2>
 8015a6c:	9a06      	ldr	r2, [sp, #24]
 8015a6e:	2a47      	cmp	r2, #71	@ 0x47
 8015a70:	d1c2      	bne.n	80159f8 <_printf_float+0xf0>
 8015a72:	2b00      	cmp	r3, #0
 8015a74:	d1c0      	bne.n	80159f8 <_printf_float+0xf0>
 8015a76:	2301      	movs	r3, #1
 8015a78:	e7bd      	b.n	80159f6 <_printf_float+0xee>
 8015a7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8015a7e:	d9db      	bls.n	8015a38 <_printf_float+0x130>
 8015a80:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8015a84:	d118      	bne.n	8015ab8 <_printf_float+0x1b0>
 8015a86:	2900      	cmp	r1, #0
 8015a88:	6863      	ldr	r3, [r4, #4]
 8015a8a:	dd0b      	ble.n	8015aa4 <_printf_float+0x19c>
 8015a8c:	6121      	str	r1, [r4, #16]
 8015a8e:	b913      	cbnz	r3, 8015a96 <_printf_float+0x18e>
 8015a90:	6822      	ldr	r2, [r4, #0]
 8015a92:	07d0      	lsls	r0, r2, #31
 8015a94:	d502      	bpl.n	8015a9c <_printf_float+0x194>
 8015a96:	3301      	adds	r3, #1
 8015a98:	440b      	add	r3, r1
 8015a9a:	6123      	str	r3, [r4, #16]
 8015a9c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8015a9e:	f04f 0900 	mov.w	r9, #0
 8015aa2:	e7db      	b.n	8015a5c <_printf_float+0x154>
 8015aa4:	b913      	cbnz	r3, 8015aac <_printf_float+0x1a4>
 8015aa6:	6822      	ldr	r2, [r4, #0]
 8015aa8:	07d2      	lsls	r2, r2, #31
 8015aaa:	d501      	bpl.n	8015ab0 <_printf_float+0x1a8>
 8015aac:	3302      	adds	r3, #2
 8015aae:	e7f4      	b.n	8015a9a <_printf_float+0x192>
 8015ab0:	2301      	movs	r3, #1
 8015ab2:	e7f2      	b.n	8015a9a <_printf_float+0x192>
 8015ab4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8015ab8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015aba:	4299      	cmp	r1, r3
 8015abc:	db05      	blt.n	8015aca <_printf_float+0x1c2>
 8015abe:	6823      	ldr	r3, [r4, #0]
 8015ac0:	6121      	str	r1, [r4, #16]
 8015ac2:	07d8      	lsls	r0, r3, #31
 8015ac4:	d5ea      	bpl.n	8015a9c <_printf_float+0x194>
 8015ac6:	1c4b      	adds	r3, r1, #1
 8015ac8:	e7e7      	b.n	8015a9a <_printf_float+0x192>
 8015aca:	2900      	cmp	r1, #0
 8015acc:	bfd4      	ite	le
 8015ace:	f1c1 0202 	rsble	r2, r1, #2
 8015ad2:	2201      	movgt	r2, #1
 8015ad4:	4413      	add	r3, r2
 8015ad6:	e7e0      	b.n	8015a9a <_printf_float+0x192>
 8015ad8:	6823      	ldr	r3, [r4, #0]
 8015ada:	055a      	lsls	r2, r3, #21
 8015adc:	d407      	bmi.n	8015aee <_printf_float+0x1e6>
 8015ade:	6923      	ldr	r3, [r4, #16]
 8015ae0:	4642      	mov	r2, r8
 8015ae2:	4631      	mov	r1, r6
 8015ae4:	4628      	mov	r0, r5
 8015ae6:	47b8      	blx	r7
 8015ae8:	3001      	adds	r0, #1
 8015aea:	d12b      	bne.n	8015b44 <_printf_float+0x23c>
 8015aec:	e767      	b.n	80159be <_printf_float+0xb6>
 8015aee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8015af2:	f240 80dd 	bls.w	8015cb0 <_printf_float+0x3a8>
 8015af6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8015afa:	2200      	movs	r2, #0
 8015afc:	2300      	movs	r3, #0
 8015afe:	f7eb f80b 	bl	8000b18 <__aeabi_dcmpeq>
 8015b02:	2800      	cmp	r0, #0
 8015b04:	d033      	beq.n	8015b6e <_printf_float+0x266>
 8015b06:	4a37      	ldr	r2, [pc, #220]	@ (8015be4 <_printf_float+0x2dc>)
 8015b08:	2301      	movs	r3, #1
 8015b0a:	4631      	mov	r1, r6
 8015b0c:	4628      	mov	r0, r5
 8015b0e:	47b8      	blx	r7
 8015b10:	3001      	adds	r0, #1
 8015b12:	f43f af54 	beq.w	80159be <_printf_float+0xb6>
 8015b16:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8015b1a:	4543      	cmp	r3, r8
 8015b1c:	db02      	blt.n	8015b24 <_printf_float+0x21c>
 8015b1e:	6823      	ldr	r3, [r4, #0]
 8015b20:	07d8      	lsls	r0, r3, #31
 8015b22:	d50f      	bpl.n	8015b44 <_printf_float+0x23c>
 8015b24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015b28:	4631      	mov	r1, r6
 8015b2a:	4628      	mov	r0, r5
 8015b2c:	47b8      	blx	r7
 8015b2e:	3001      	adds	r0, #1
 8015b30:	f43f af45 	beq.w	80159be <_printf_float+0xb6>
 8015b34:	f04f 0900 	mov.w	r9, #0
 8015b38:	f108 38ff 	add.w	r8, r8, #4294967295
 8015b3c:	f104 0a1a 	add.w	sl, r4, #26
 8015b40:	45c8      	cmp	r8, r9
 8015b42:	dc09      	bgt.n	8015b58 <_printf_float+0x250>
 8015b44:	6823      	ldr	r3, [r4, #0]
 8015b46:	079b      	lsls	r3, r3, #30
 8015b48:	f100 8103 	bmi.w	8015d52 <_printf_float+0x44a>
 8015b4c:	68e0      	ldr	r0, [r4, #12]
 8015b4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015b50:	4298      	cmp	r0, r3
 8015b52:	bfb8      	it	lt
 8015b54:	4618      	movlt	r0, r3
 8015b56:	e734      	b.n	80159c2 <_printf_float+0xba>
 8015b58:	2301      	movs	r3, #1
 8015b5a:	4652      	mov	r2, sl
 8015b5c:	4631      	mov	r1, r6
 8015b5e:	4628      	mov	r0, r5
 8015b60:	47b8      	blx	r7
 8015b62:	3001      	adds	r0, #1
 8015b64:	f43f af2b 	beq.w	80159be <_printf_float+0xb6>
 8015b68:	f109 0901 	add.w	r9, r9, #1
 8015b6c:	e7e8      	b.n	8015b40 <_printf_float+0x238>
 8015b6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015b70:	2b00      	cmp	r3, #0
 8015b72:	dc39      	bgt.n	8015be8 <_printf_float+0x2e0>
 8015b74:	4a1b      	ldr	r2, [pc, #108]	@ (8015be4 <_printf_float+0x2dc>)
 8015b76:	2301      	movs	r3, #1
 8015b78:	4631      	mov	r1, r6
 8015b7a:	4628      	mov	r0, r5
 8015b7c:	47b8      	blx	r7
 8015b7e:	3001      	adds	r0, #1
 8015b80:	f43f af1d 	beq.w	80159be <_printf_float+0xb6>
 8015b84:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8015b88:	ea59 0303 	orrs.w	r3, r9, r3
 8015b8c:	d102      	bne.n	8015b94 <_printf_float+0x28c>
 8015b8e:	6823      	ldr	r3, [r4, #0]
 8015b90:	07d9      	lsls	r1, r3, #31
 8015b92:	d5d7      	bpl.n	8015b44 <_printf_float+0x23c>
 8015b94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015b98:	4631      	mov	r1, r6
 8015b9a:	4628      	mov	r0, r5
 8015b9c:	47b8      	blx	r7
 8015b9e:	3001      	adds	r0, #1
 8015ba0:	f43f af0d 	beq.w	80159be <_printf_float+0xb6>
 8015ba4:	f04f 0a00 	mov.w	sl, #0
 8015ba8:	f104 0b1a 	add.w	fp, r4, #26
 8015bac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015bae:	425b      	negs	r3, r3
 8015bb0:	4553      	cmp	r3, sl
 8015bb2:	dc01      	bgt.n	8015bb8 <_printf_float+0x2b0>
 8015bb4:	464b      	mov	r3, r9
 8015bb6:	e793      	b.n	8015ae0 <_printf_float+0x1d8>
 8015bb8:	2301      	movs	r3, #1
 8015bba:	465a      	mov	r2, fp
 8015bbc:	4631      	mov	r1, r6
 8015bbe:	4628      	mov	r0, r5
 8015bc0:	47b8      	blx	r7
 8015bc2:	3001      	adds	r0, #1
 8015bc4:	f43f aefb 	beq.w	80159be <_printf_float+0xb6>
 8015bc8:	f10a 0a01 	add.w	sl, sl, #1
 8015bcc:	e7ee      	b.n	8015bac <_printf_float+0x2a4>
 8015bce:	bf00      	nop
 8015bd0:	7fefffff 	.word	0x7fefffff
 8015bd4:	08018504 	.word	0x08018504
 8015bd8:	08018500 	.word	0x08018500
 8015bdc:	0801850c 	.word	0x0801850c
 8015be0:	08018508 	.word	0x08018508
 8015be4:	08018510 	.word	0x08018510
 8015be8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8015bea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8015bee:	4553      	cmp	r3, sl
 8015bf0:	bfa8      	it	ge
 8015bf2:	4653      	movge	r3, sl
 8015bf4:	2b00      	cmp	r3, #0
 8015bf6:	4699      	mov	r9, r3
 8015bf8:	dc36      	bgt.n	8015c68 <_printf_float+0x360>
 8015bfa:	f04f 0b00 	mov.w	fp, #0
 8015bfe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015c02:	f104 021a 	add.w	r2, r4, #26
 8015c06:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8015c08:	9306      	str	r3, [sp, #24]
 8015c0a:	eba3 0309 	sub.w	r3, r3, r9
 8015c0e:	455b      	cmp	r3, fp
 8015c10:	dc31      	bgt.n	8015c76 <_printf_float+0x36e>
 8015c12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015c14:	459a      	cmp	sl, r3
 8015c16:	dc3a      	bgt.n	8015c8e <_printf_float+0x386>
 8015c18:	6823      	ldr	r3, [r4, #0]
 8015c1a:	07da      	lsls	r2, r3, #31
 8015c1c:	d437      	bmi.n	8015c8e <_printf_float+0x386>
 8015c1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015c20:	ebaa 0903 	sub.w	r9, sl, r3
 8015c24:	9b06      	ldr	r3, [sp, #24]
 8015c26:	ebaa 0303 	sub.w	r3, sl, r3
 8015c2a:	4599      	cmp	r9, r3
 8015c2c:	bfa8      	it	ge
 8015c2e:	4699      	movge	r9, r3
 8015c30:	f1b9 0f00 	cmp.w	r9, #0
 8015c34:	dc33      	bgt.n	8015c9e <_printf_float+0x396>
 8015c36:	f04f 0800 	mov.w	r8, #0
 8015c3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015c3e:	f104 0b1a 	add.w	fp, r4, #26
 8015c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015c44:	ebaa 0303 	sub.w	r3, sl, r3
 8015c48:	eba3 0309 	sub.w	r3, r3, r9
 8015c4c:	4543      	cmp	r3, r8
 8015c4e:	f77f af79 	ble.w	8015b44 <_printf_float+0x23c>
 8015c52:	2301      	movs	r3, #1
 8015c54:	465a      	mov	r2, fp
 8015c56:	4631      	mov	r1, r6
 8015c58:	4628      	mov	r0, r5
 8015c5a:	47b8      	blx	r7
 8015c5c:	3001      	adds	r0, #1
 8015c5e:	f43f aeae 	beq.w	80159be <_printf_float+0xb6>
 8015c62:	f108 0801 	add.w	r8, r8, #1
 8015c66:	e7ec      	b.n	8015c42 <_printf_float+0x33a>
 8015c68:	4642      	mov	r2, r8
 8015c6a:	4631      	mov	r1, r6
 8015c6c:	4628      	mov	r0, r5
 8015c6e:	47b8      	blx	r7
 8015c70:	3001      	adds	r0, #1
 8015c72:	d1c2      	bne.n	8015bfa <_printf_float+0x2f2>
 8015c74:	e6a3      	b.n	80159be <_printf_float+0xb6>
 8015c76:	2301      	movs	r3, #1
 8015c78:	4631      	mov	r1, r6
 8015c7a:	4628      	mov	r0, r5
 8015c7c:	9206      	str	r2, [sp, #24]
 8015c7e:	47b8      	blx	r7
 8015c80:	3001      	adds	r0, #1
 8015c82:	f43f ae9c 	beq.w	80159be <_printf_float+0xb6>
 8015c86:	9a06      	ldr	r2, [sp, #24]
 8015c88:	f10b 0b01 	add.w	fp, fp, #1
 8015c8c:	e7bb      	b.n	8015c06 <_printf_float+0x2fe>
 8015c8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015c92:	4631      	mov	r1, r6
 8015c94:	4628      	mov	r0, r5
 8015c96:	47b8      	blx	r7
 8015c98:	3001      	adds	r0, #1
 8015c9a:	d1c0      	bne.n	8015c1e <_printf_float+0x316>
 8015c9c:	e68f      	b.n	80159be <_printf_float+0xb6>
 8015c9e:	9a06      	ldr	r2, [sp, #24]
 8015ca0:	464b      	mov	r3, r9
 8015ca2:	4442      	add	r2, r8
 8015ca4:	4631      	mov	r1, r6
 8015ca6:	4628      	mov	r0, r5
 8015ca8:	47b8      	blx	r7
 8015caa:	3001      	adds	r0, #1
 8015cac:	d1c3      	bne.n	8015c36 <_printf_float+0x32e>
 8015cae:	e686      	b.n	80159be <_printf_float+0xb6>
 8015cb0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8015cb4:	f1ba 0f01 	cmp.w	sl, #1
 8015cb8:	dc01      	bgt.n	8015cbe <_printf_float+0x3b6>
 8015cba:	07db      	lsls	r3, r3, #31
 8015cbc:	d536      	bpl.n	8015d2c <_printf_float+0x424>
 8015cbe:	2301      	movs	r3, #1
 8015cc0:	4642      	mov	r2, r8
 8015cc2:	4631      	mov	r1, r6
 8015cc4:	4628      	mov	r0, r5
 8015cc6:	47b8      	blx	r7
 8015cc8:	3001      	adds	r0, #1
 8015cca:	f43f ae78 	beq.w	80159be <_printf_float+0xb6>
 8015cce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015cd2:	4631      	mov	r1, r6
 8015cd4:	4628      	mov	r0, r5
 8015cd6:	47b8      	blx	r7
 8015cd8:	3001      	adds	r0, #1
 8015cda:	f43f ae70 	beq.w	80159be <_printf_float+0xb6>
 8015cde:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8015ce2:	2200      	movs	r2, #0
 8015ce4:	2300      	movs	r3, #0
 8015ce6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015cea:	f7ea ff15 	bl	8000b18 <__aeabi_dcmpeq>
 8015cee:	b9c0      	cbnz	r0, 8015d22 <_printf_float+0x41a>
 8015cf0:	4653      	mov	r3, sl
 8015cf2:	f108 0201 	add.w	r2, r8, #1
 8015cf6:	4631      	mov	r1, r6
 8015cf8:	4628      	mov	r0, r5
 8015cfa:	47b8      	blx	r7
 8015cfc:	3001      	adds	r0, #1
 8015cfe:	d10c      	bne.n	8015d1a <_printf_float+0x412>
 8015d00:	e65d      	b.n	80159be <_printf_float+0xb6>
 8015d02:	2301      	movs	r3, #1
 8015d04:	465a      	mov	r2, fp
 8015d06:	4631      	mov	r1, r6
 8015d08:	4628      	mov	r0, r5
 8015d0a:	47b8      	blx	r7
 8015d0c:	3001      	adds	r0, #1
 8015d0e:	f43f ae56 	beq.w	80159be <_printf_float+0xb6>
 8015d12:	f108 0801 	add.w	r8, r8, #1
 8015d16:	45d0      	cmp	r8, sl
 8015d18:	dbf3      	blt.n	8015d02 <_printf_float+0x3fa>
 8015d1a:	464b      	mov	r3, r9
 8015d1c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8015d20:	e6df      	b.n	8015ae2 <_printf_float+0x1da>
 8015d22:	f04f 0800 	mov.w	r8, #0
 8015d26:	f104 0b1a 	add.w	fp, r4, #26
 8015d2a:	e7f4      	b.n	8015d16 <_printf_float+0x40e>
 8015d2c:	2301      	movs	r3, #1
 8015d2e:	4642      	mov	r2, r8
 8015d30:	e7e1      	b.n	8015cf6 <_printf_float+0x3ee>
 8015d32:	2301      	movs	r3, #1
 8015d34:	464a      	mov	r2, r9
 8015d36:	4631      	mov	r1, r6
 8015d38:	4628      	mov	r0, r5
 8015d3a:	47b8      	blx	r7
 8015d3c:	3001      	adds	r0, #1
 8015d3e:	f43f ae3e 	beq.w	80159be <_printf_float+0xb6>
 8015d42:	f108 0801 	add.w	r8, r8, #1
 8015d46:	68e3      	ldr	r3, [r4, #12]
 8015d48:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8015d4a:	1a5b      	subs	r3, r3, r1
 8015d4c:	4543      	cmp	r3, r8
 8015d4e:	dcf0      	bgt.n	8015d32 <_printf_float+0x42a>
 8015d50:	e6fc      	b.n	8015b4c <_printf_float+0x244>
 8015d52:	f04f 0800 	mov.w	r8, #0
 8015d56:	f104 0919 	add.w	r9, r4, #25
 8015d5a:	e7f4      	b.n	8015d46 <_printf_float+0x43e>

08015d5c <_printf_common>:
 8015d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015d60:	4616      	mov	r6, r2
 8015d62:	4698      	mov	r8, r3
 8015d64:	688a      	ldr	r2, [r1, #8]
 8015d66:	690b      	ldr	r3, [r1, #16]
 8015d68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8015d6c:	4293      	cmp	r3, r2
 8015d6e:	bfb8      	it	lt
 8015d70:	4613      	movlt	r3, r2
 8015d72:	6033      	str	r3, [r6, #0]
 8015d74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8015d78:	4607      	mov	r7, r0
 8015d7a:	460c      	mov	r4, r1
 8015d7c:	b10a      	cbz	r2, 8015d82 <_printf_common+0x26>
 8015d7e:	3301      	adds	r3, #1
 8015d80:	6033      	str	r3, [r6, #0]
 8015d82:	6823      	ldr	r3, [r4, #0]
 8015d84:	0699      	lsls	r1, r3, #26
 8015d86:	bf42      	ittt	mi
 8015d88:	6833      	ldrmi	r3, [r6, #0]
 8015d8a:	3302      	addmi	r3, #2
 8015d8c:	6033      	strmi	r3, [r6, #0]
 8015d8e:	6825      	ldr	r5, [r4, #0]
 8015d90:	f015 0506 	ands.w	r5, r5, #6
 8015d94:	d106      	bne.n	8015da4 <_printf_common+0x48>
 8015d96:	f104 0a19 	add.w	sl, r4, #25
 8015d9a:	68e3      	ldr	r3, [r4, #12]
 8015d9c:	6832      	ldr	r2, [r6, #0]
 8015d9e:	1a9b      	subs	r3, r3, r2
 8015da0:	42ab      	cmp	r3, r5
 8015da2:	dc26      	bgt.n	8015df2 <_printf_common+0x96>
 8015da4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8015da8:	6822      	ldr	r2, [r4, #0]
 8015daa:	3b00      	subs	r3, #0
 8015dac:	bf18      	it	ne
 8015dae:	2301      	movne	r3, #1
 8015db0:	0692      	lsls	r2, r2, #26
 8015db2:	d42b      	bmi.n	8015e0c <_printf_common+0xb0>
 8015db4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8015db8:	4641      	mov	r1, r8
 8015dba:	4638      	mov	r0, r7
 8015dbc:	47c8      	blx	r9
 8015dbe:	3001      	adds	r0, #1
 8015dc0:	d01e      	beq.n	8015e00 <_printf_common+0xa4>
 8015dc2:	6823      	ldr	r3, [r4, #0]
 8015dc4:	6922      	ldr	r2, [r4, #16]
 8015dc6:	f003 0306 	and.w	r3, r3, #6
 8015dca:	2b04      	cmp	r3, #4
 8015dcc:	bf02      	ittt	eq
 8015dce:	68e5      	ldreq	r5, [r4, #12]
 8015dd0:	6833      	ldreq	r3, [r6, #0]
 8015dd2:	1aed      	subeq	r5, r5, r3
 8015dd4:	68a3      	ldr	r3, [r4, #8]
 8015dd6:	bf0c      	ite	eq
 8015dd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015ddc:	2500      	movne	r5, #0
 8015dde:	4293      	cmp	r3, r2
 8015de0:	bfc4      	itt	gt
 8015de2:	1a9b      	subgt	r3, r3, r2
 8015de4:	18ed      	addgt	r5, r5, r3
 8015de6:	2600      	movs	r6, #0
 8015de8:	341a      	adds	r4, #26
 8015dea:	42b5      	cmp	r5, r6
 8015dec:	d11a      	bne.n	8015e24 <_printf_common+0xc8>
 8015dee:	2000      	movs	r0, #0
 8015df0:	e008      	b.n	8015e04 <_printf_common+0xa8>
 8015df2:	2301      	movs	r3, #1
 8015df4:	4652      	mov	r2, sl
 8015df6:	4641      	mov	r1, r8
 8015df8:	4638      	mov	r0, r7
 8015dfa:	47c8      	blx	r9
 8015dfc:	3001      	adds	r0, #1
 8015dfe:	d103      	bne.n	8015e08 <_printf_common+0xac>
 8015e00:	f04f 30ff 	mov.w	r0, #4294967295
 8015e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015e08:	3501      	adds	r5, #1
 8015e0a:	e7c6      	b.n	8015d9a <_printf_common+0x3e>
 8015e0c:	18e1      	adds	r1, r4, r3
 8015e0e:	1c5a      	adds	r2, r3, #1
 8015e10:	2030      	movs	r0, #48	@ 0x30
 8015e12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8015e16:	4422      	add	r2, r4
 8015e18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8015e1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8015e20:	3302      	adds	r3, #2
 8015e22:	e7c7      	b.n	8015db4 <_printf_common+0x58>
 8015e24:	2301      	movs	r3, #1
 8015e26:	4622      	mov	r2, r4
 8015e28:	4641      	mov	r1, r8
 8015e2a:	4638      	mov	r0, r7
 8015e2c:	47c8      	blx	r9
 8015e2e:	3001      	adds	r0, #1
 8015e30:	d0e6      	beq.n	8015e00 <_printf_common+0xa4>
 8015e32:	3601      	adds	r6, #1
 8015e34:	e7d9      	b.n	8015dea <_printf_common+0x8e>
	...

08015e38 <_printf_i>:
 8015e38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015e3c:	7e0f      	ldrb	r7, [r1, #24]
 8015e3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8015e40:	2f78      	cmp	r7, #120	@ 0x78
 8015e42:	4691      	mov	r9, r2
 8015e44:	4680      	mov	r8, r0
 8015e46:	460c      	mov	r4, r1
 8015e48:	469a      	mov	sl, r3
 8015e4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8015e4e:	d807      	bhi.n	8015e60 <_printf_i+0x28>
 8015e50:	2f62      	cmp	r7, #98	@ 0x62
 8015e52:	d80a      	bhi.n	8015e6a <_printf_i+0x32>
 8015e54:	2f00      	cmp	r7, #0
 8015e56:	f000 80d1 	beq.w	8015ffc <_printf_i+0x1c4>
 8015e5a:	2f58      	cmp	r7, #88	@ 0x58
 8015e5c:	f000 80b8 	beq.w	8015fd0 <_printf_i+0x198>
 8015e60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015e64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8015e68:	e03a      	b.n	8015ee0 <_printf_i+0xa8>
 8015e6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8015e6e:	2b15      	cmp	r3, #21
 8015e70:	d8f6      	bhi.n	8015e60 <_printf_i+0x28>
 8015e72:	a101      	add	r1, pc, #4	@ (adr r1, 8015e78 <_printf_i+0x40>)
 8015e74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8015e78:	08015ed1 	.word	0x08015ed1
 8015e7c:	08015ee5 	.word	0x08015ee5
 8015e80:	08015e61 	.word	0x08015e61
 8015e84:	08015e61 	.word	0x08015e61
 8015e88:	08015e61 	.word	0x08015e61
 8015e8c:	08015e61 	.word	0x08015e61
 8015e90:	08015ee5 	.word	0x08015ee5
 8015e94:	08015e61 	.word	0x08015e61
 8015e98:	08015e61 	.word	0x08015e61
 8015e9c:	08015e61 	.word	0x08015e61
 8015ea0:	08015e61 	.word	0x08015e61
 8015ea4:	08015fe3 	.word	0x08015fe3
 8015ea8:	08015f0f 	.word	0x08015f0f
 8015eac:	08015f9d 	.word	0x08015f9d
 8015eb0:	08015e61 	.word	0x08015e61
 8015eb4:	08015e61 	.word	0x08015e61
 8015eb8:	08016005 	.word	0x08016005
 8015ebc:	08015e61 	.word	0x08015e61
 8015ec0:	08015f0f 	.word	0x08015f0f
 8015ec4:	08015e61 	.word	0x08015e61
 8015ec8:	08015e61 	.word	0x08015e61
 8015ecc:	08015fa5 	.word	0x08015fa5
 8015ed0:	6833      	ldr	r3, [r6, #0]
 8015ed2:	1d1a      	adds	r2, r3, #4
 8015ed4:	681b      	ldr	r3, [r3, #0]
 8015ed6:	6032      	str	r2, [r6, #0]
 8015ed8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015edc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8015ee0:	2301      	movs	r3, #1
 8015ee2:	e09c      	b.n	801601e <_printf_i+0x1e6>
 8015ee4:	6833      	ldr	r3, [r6, #0]
 8015ee6:	6820      	ldr	r0, [r4, #0]
 8015ee8:	1d19      	adds	r1, r3, #4
 8015eea:	6031      	str	r1, [r6, #0]
 8015eec:	0606      	lsls	r6, r0, #24
 8015eee:	d501      	bpl.n	8015ef4 <_printf_i+0xbc>
 8015ef0:	681d      	ldr	r5, [r3, #0]
 8015ef2:	e003      	b.n	8015efc <_printf_i+0xc4>
 8015ef4:	0645      	lsls	r5, r0, #25
 8015ef6:	d5fb      	bpl.n	8015ef0 <_printf_i+0xb8>
 8015ef8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8015efc:	2d00      	cmp	r5, #0
 8015efe:	da03      	bge.n	8015f08 <_printf_i+0xd0>
 8015f00:	232d      	movs	r3, #45	@ 0x2d
 8015f02:	426d      	negs	r5, r5
 8015f04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015f08:	4858      	ldr	r0, [pc, #352]	@ (801606c <_printf_i+0x234>)
 8015f0a:	230a      	movs	r3, #10
 8015f0c:	e011      	b.n	8015f32 <_printf_i+0xfa>
 8015f0e:	6821      	ldr	r1, [r4, #0]
 8015f10:	6833      	ldr	r3, [r6, #0]
 8015f12:	0608      	lsls	r0, r1, #24
 8015f14:	f853 5b04 	ldr.w	r5, [r3], #4
 8015f18:	d402      	bmi.n	8015f20 <_printf_i+0xe8>
 8015f1a:	0649      	lsls	r1, r1, #25
 8015f1c:	bf48      	it	mi
 8015f1e:	b2ad      	uxthmi	r5, r5
 8015f20:	2f6f      	cmp	r7, #111	@ 0x6f
 8015f22:	4852      	ldr	r0, [pc, #328]	@ (801606c <_printf_i+0x234>)
 8015f24:	6033      	str	r3, [r6, #0]
 8015f26:	bf14      	ite	ne
 8015f28:	230a      	movne	r3, #10
 8015f2a:	2308      	moveq	r3, #8
 8015f2c:	2100      	movs	r1, #0
 8015f2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8015f32:	6866      	ldr	r6, [r4, #4]
 8015f34:	60a6      	str	r6, [r4, #8]
 8015f36:	2e00      	cmp	r6, #0
 8015f38:	db05      	blt.n	8015f46 <_printf_i+0x10e>
 8015f3a:	6821      	ldr	r1, [r4, #0]
 8015f3c:	432e      	orrs	r6, r5
 8015f3e:	f021 0104 	bic.w	r1, r1, #4
 8015f42:	6021      	str	r1, [r4, #0]
 8015f44:	d04b      	beq.n	8015fde <_printf_i+0x1a6>
 8015f46:	4616      	mov	r6, r2
 8015f48:	fbb5 f1f3 	udiv	r1, r5, r3
 8015f4c:	fb03 5711 	mls	r7, r3, r1, r5
 8015f50:	5dc7      	ldrb	r7, [r0, r7]
 8015f52:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8015f56:	462f      	mov	r7, r5
 8015f58:	42bb      	cmp	r3, r7
 8015f5a:	460d      	mov	r5, r1
 8015f5c:	d9f4      	bls.n	8015f48 <_printf_i+0x110>
 8015f5e:	2b08      	cmp	r3, #8
 8015f60:	d10b      	bne.n	8015f7a <_printf_i+0x142>
 8015f62:	6823      	ldr	r3, [r4, #0]
 8015f64:	07df      	lsls	r7, r3, #31
 8015f66:	d508      	bpl.n	8015f7a <_printf_i+0x142>
 8015f68:	6923      	ldr	r3, [r4, #16]
 8015f6a:	6861      	ldr	r1, [r4, #4]
 8015f6c:	4299      	cmp	r1, r3
 8015f6e:	bfde      	ittt	le
 8015f70:	2330      	movle	r3, #48	@ 0x30
 8015f72:	f806 3c01 	strble.w	r3, [r6, #-1]
 8015f76:	f106 36ff 	addle.w	r6, r6, #4294967295
 8015f7a:	1b92      	subs	r2, r2, r6
 8015f7c:	6122      	str	r2, [r4, #16]
 8015f7e:	f8cd a000 	str.w	sl, [sp]
 8015f82:	464b      	mov	r3, r9
 8015f84:	aa03      	add	r2, sp, #12
 8015f86:	4621      	mov	r1, r4
 8015f88:	4640      	mov	r0, r8
 8015f8a:	f7ff fee7 	bl	8015d5c <_printf_common>
 8015f8e:	3001      	adds	r0, #1
 8015f90:	d14a      	bne.n	8016028 <_printf_i+0x1f0>
 8015f92:	f04f 30ff 	mov.w	r0, #4294967295
 8015f96:	b004      	add	sp, #16
 8015f98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015f9c:	6823      	ldr	r3, [r4, #0]
 8015f9e:	f043 0320 	orr.w	r3, r3, #32
 8015fa2:	6023      	str	r3, [r4, #0]
 8015fa4:	4832      	ldr	r0, [pc, #200]	@ (8016070 <_printf_i+0x238>)
 8015fa6:	2778      	movs	r7, #120	@ 0x78
 8015fa8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8015fac:	6823      	ldr	r3, [r4, #0]
 8015fae:	6831      	ldr	r1, [r6, #0]
 8015fb0:	061f      	lsls	r7, r3, #24
 8015fb2:	f851 5b04 	ldr.w	r5, [r1], #4
 8015fb6:	d402      	bmi.n	8015fbe <_printf_i+0x186>
 8015fb8:	065f      	lsls	r7, r3, #25
 8015fba:	bf48      	it	mi
 8015fbc:	b2ad      	uxthmi	r5, r5
 8015fbe:	6031      	str	r1, [r6, #0]
 8015fc0:	07d9      	lsls	r1, r3, #31
 8015fc2:	bf44      	itt	mi
 8015fc4:	f043 0320 	orrmi.w	r3, r3, #32
 8015fc8:	6023      	strmi	r3, [r4, #0]
 8015fca:	b11d      	cbz	r5, 8015fd4 <_printf_i+0x19c>
 8015fcc:	2310      	movs	r3, #16
 8015fce:	e7ad      	b.n	8015f2c <_printf_i+0xf4>
 8015fd0:	4826      	ldr	r0, [pc, #152]	@ (801606c <_printf_i+0x234>)
 8015fd2:	e7e9      	b.n	8015fa8 <_printf_i+0x170>
 8015fd4:	6823      	ldr	r3, [r4, #0]
 8015fd6:	f023 0320 	bic.w	r3, r3, #32
 8015fda:	6023      	str	r3, [r4, #0]
 8015fdc:	e7f6      	b.n	8015fcc <_printf_i+0x194>
 8015fde:	4616      	mov	r6, r2
 8015fe0:	e7bd      	b.n	8015f5e <_printf_i+0x126>
 8015fe2:	6833      	ldr	r3, [r6, #0]
 8015fe4:	6825      	ldr	r5, [r4, #0]
 8015fe6:	6961      	ldr	r1, [r4, #20]
 8015fe8:	1d18      	adds	r0, r3, #4
 8015fea:	6030      	str	r0, [r6, #0]
 8015fec:	062e      	lsls	r6, r5, #24
 8015fee:	681b      	ldr	r3, [r3, #0]
 8015ff0:	d501      	bpl.n	8015ff6 <_printf_i+0x1be>
 8015ff2:	6019      	str	r1, [r3, #0]
 8015ff4:	e002      	b.n	8015ffc <_printf_i+0x1c4>
 8015ff6:	0668      	lsls	r0, r5, #25
 8015ff8:	d5fb      	bpl.n	8015ff2 <_printf_i+0x1ba>
 8015ffa:	8019      	strh	r1, [r3, #0]
 8015ffc:	2300      	movs	r3, #0
 8015ffe:	6123      	str	r3, [r4, #16]
 8016000:	4616      	mov	r6, r2
 8016002:	e7bc      	b.n	8015f7e <_printf_i+0x146>
 8016004:	6833      	ldr	r3, [r6, #0]
 8016006:	1d1a      	adds	r2, r3, #4
 8016008:	6032      	str	r2, [r6, #0]
 801600a:	681e      	ldr	r6, [r3, #0]
 801600c:	6862      	ldr	r2, [r4, #4]
 801600e:	2100      	movs	r1, #0
 8016010:	4630      	mov	r0, r6
 8016012:	f7ea f905 	bl	8000220 <memchr>
 8016016:	b108      	cbz	r0, 801601c <_printf_i+0x1e4>
 8016018:	1b80      	subs	r0, r0, r6
 801601a:	6060      	str	r0, [r4, #4]
 801601c:	6863      	ldr	r3, [r4, #4]
 801601e:	6123      	str	r3, [r4, #16]
 8016020:	2300      	movs	r3, #0
 8016022:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016026:	e7aa      	b.n	8015f7e <_printf_i+0x146>
 8016028:	6923      	ldr	r3, [r4, #16]
 801602a:	4632      	mov	r2, r6
 801602c:	4649      	mov	r1, r9
 801602e:	4640      	mov	r0, r8
 8016030:	47d0      	blx	sl
 8016032:	3001      	adds	r0, #1
 8016034:	d0ad      	beq.n	8015f92 <_printf_i+0x15a>
 8016036:	6823      	ldr	r3, [r4, #0]
 8016038:	079b      	lsls	r3, r3, #30
 801603a:	d413      	bmi.n	8016064 <_printf_i+0x22c>
 801603c:	68e0      	ldr	r0, [r4, #12]
 801603e:	9b03      	ldr	r3, [sp, #12]
 8016040:	4298      	cmp	r0, r3
 8016042:	bfb8      	it	lt
 8016044:	4618      	movlt	r0, r3
 8016046:	e7a6      	b.n	8015f96 <_printf_i+0x15e>
 8016048:	2301      	movs	r3, #1
 801604a:	4632      	mov	r2, r6
 801604c:	4649      	mov	r1, r9
 801604e:	4640      	mov	r0, r8
 8016050:	47d0      	blx	sl
 8016052:	3001      	adds	r0, #1
 8016054:	d09d      	beq.n	8015f92 <_printf_i+0x15a>
 8016056:	3501      	adds	r5, #1
 8016058:	68e3      	ldr	r3, [r4, #12]
 801605a:	9903      	ldr	r1, [sp, #12]
 801605c:	1a5b      	subs	r3, r3, r1
 801605e:	42ab      	cmp	r3, r5
 8016060:	dcf2      	bgt.n	8016048 <_printf_i+0x210>
 8016062:	e7eb      	b.n	801603c <_printf_i+0x204>
 8016064:	2500      	movs	r5, #0
 8016066:	f104 0619 	add.w	r6, r4, #25
 801606a:	e7f5      	b.n	8016058 <_printf_i+0x220>
 801606c:	08018512 	.word	0x08018512
 8016070:	08018523 	.word	0x08018523

08016074 <std>:
 8016074:	2300      	movs	r3, #0
 8016076:	b510      	push	{r4, lr}
 8016078:	4604      	mov	r4, r0
 801607a:	e9c0 3300 	strd	r3, r3, [r0]
 801607e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016082:	6083      	str	r3, [r0, #8]
 8016084:	8181      	strh	r1, [r0, #12]
 8016086:	6643      	str	r3, [r0, #100]	@ 0x64
 8016088:	81c2      	strh	r2, [r0, #14]
 801608a:	6183      	str	r3, [r0, #24]
 801608c:	4619      	mov	r1, r3
 801608e:	2208      	movs	r2, #8
 8016090:	305c      	adds	r0, #92	@ 0x5c
 8016092:	f000 f8f4 	bl	801627e <memset>
 8016096:	4b0d      	ldr	r3, [pc, #52]	@ (80160cc <std+0x58>)
 8016098:	6263      	str	r3, [r4, #36]	@ 0x24
 801609a:	4b0d      	ldr	r3, [pc, #52]	@ (80160d0 <std+0x5c>)
 801609c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801609e:	4b0d      	ldr	r3, [pc, #52]	@ (80160d4 <std+0x60>)
 80160a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80160a2:	4b0d      	ldr	r3, [pc, #52]	@ (80160d8 <std+0x64>)
 80160a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80160a6:	4b0d      	ldr	r3, [pc, #52]	@ (80160dc <std+0x68>)
 80160a8:	6224      	str	r4, [r4, #32]
 80160aa:	429c      	cmp	r4, r3
 80160ac:	d006      	beq.n	80160bc <std+0x48>
 80160ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80160b2:	4294      	cmp	r4, r2
 80160b4:	d002      	beq.n	80160bc <std+0x48>
 80160b6:	33d0      	adds	r3, #208	@ 0xd0
 80160b8:	429c      	cmp	r4, r3
 80160ba:	d105      	bne.n	80160c8 <std+0x54>
 80160bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80160c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80160c4:	f000 b9b6 	b.w	8016434 <__retarget_lock_init_recursive>
 80160c8:	bd10      	pop	{r4, pc}
 80160ca:	bf00      	nop
 80160cc:	080161f9 	.word	0x080161f9
 80160d0:	0801621b 	.word	0x0801621b
 80160d4:	08016253 	.word	0x08016253
 80160d8:	08016277 	.word	0x08016277
 80160dc:	200078e0 	.word	0x200078e0

080160e0 <stdio_exit_handler>:
 80160e0:	4a02      	ldr	r2, [pc, #8]	@ (80160ec <stdio_exit_handler+0xc>)
 80160e2:	4903      	ldr	r1, [pc, #12]	@ (80160f0 <stdio_exit_handler+0x10>)
 80160e4:	4803      	ldr	r0, [pc, #12]	@ (80160f4 <stdio_exit_handler+0x14>)
 80160e6:	f000 b869 	b.w	80161bc <_fwalk_sglue>
 80160ea:	bf00      	nop
 80160ec:	20000038 	.word	0x20000038
 80160f0:	08017b05 	.word	0x08017b05
 80160f4:	20000048 	.word	0x20000048

080160f8 <cleanup_stdio>:
 80160f8:	6841      	ldr	r1, [r0, #4]
 80160fa:	4b0c      	ldr	r3, [pc, #48]	@ (801612c <cleanup_stdio+0x34>)
 80160fc:	4299      	cmp	r1, r3
 80160fe:	b510      	push	{r4, lr}
 8016100:	4604      	mov	r4, r0
 8016102:	d001      	beq.n	8016108 <cleanup_stdio+0x10>
 8016104:	f001 fcfe 	bl	8017b04 <_fflush_r>
 8016108:	68a1      	ldr	r1, [r4, #8]
 801610a:	4b09      	ldr	r3, [pc, #36]	@ (8016130 <cleanup_stdio+0x38>)
 801610c:	4299      	cmp	r1, r3
 801610e:	d002      	beq.n	8016116 <cleanup_stdio+0x1e>
 8016110:	4620      	mov	r0, r4
 8016112:	f001 fcf7 	bl	8017b04 <_fflush_r>
 8016116:	68e1      	ldr	r1, [r4, #12]
 8016118:	4b06      	ldr	r3, [pc, #24]	@ (8016134 <cleanup_stdio+0x3c>)
 801611a:	4299      	cmp	r1, r3
 801611c:	d004      	beq.n	8016128 <cleanup_stdio+0x30>
 801611e:	4620      	mov	r0, r4
 8016120:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016124:	f001 bcee 	b.w	8017b04 <_fflush_r>
 8016128:	bd10      	pop	{r4, pc}
 801612a:	bf00      	nop
 801612c:	200078e0 	.word	0x200078e0
 8016130:	20007948 	.word	0x20007948
 8016134:	200079b0 	.word	0x200079b0

08016138 <global_stdio_init.part.0>:
 8016138:	b510      	push	{r4, lr}
 801613a:	4b0b      	ldr	r3, [pc, #44]	@ (8016168 <global_stdio_init.part.0+0x30>)
 801613c:	4c0b      	ldr	r4, [pc, #44]	@ (801616c <global_stdio_init.part.0+0x34>)
 801613e:	4a0c      	ldr	r2, [pc, #48]	@ (8016170 <global_stdio_init.part.0+0x38>)
 8016140:	601a      	str	r2, [r3, #0]
 8016142:	4620      	mov	r0, r4
 8016144:	2200      	movs	r2, #0
 8016146:	2104      	movs	r1, #4
 8016148:	f7ff ff94 	bl	8016074 <std>
 801614c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8016150:	2201      	movs	r2, #1
 8016152:	2109      	movs	r1, #9
 8016154:	f7ff ff8e 	bl	8016074 <std>
 8016158:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801615c:	2202      	movs	r2, #2
 801615e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016162:	2112      	movs	r1, #18
 8016164:	f7ff bf86 	b.w	8016074 <std>
 8016168:	20007a18 	.word	0x20007a18
 801616c:	200078e0 	.word	0x200078e0
 8016170:	080160e1 	.word	0x080160e1

08016174 <__sfp_lock_acquire>:
 8016174:	4801      	ldr	r0, [pc, #4]	@ (801617c <__sfp_lock_acquire+0x8>)
 8016176:	f000 b95e 	b.w	8016436 <__retarget_lock_acquire_recursive>
 801617a:	bf00      	nop
 801617c:	20007a21 	.word	0x20007a21

08016180 <__sfp_lock_release>:
 8016180:	4801      	ldr	r0, [pc, #4]	@ (8016188 <__sfp_lock_release+0x8>)
 8016182:	f000 b959 	b.w	8016438 <__retarget_lock_release_recursive>
 8016186:	bf00      	nop
 8016188:	20007a21 	.word	0x20007a21

0801618c <__sinit>:
 801618c:	b510      	push	{r4, lr}
 801618e:	4604      	mov	r4, r0
 8016190:	f7ff fff0 	bl	8016174 <__sfp_lock_acquire>
 8016194:	6a23      	ldr	r3, [r4, #32]
 8016196:	b11b      	cbz	r3, 80161a0 <__sinit+0x14>
 8016198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801619c:	f7ff bff0 	b.w	8016180 <__sfp_lock_release>
 80161a0:	4b04      	ldr	r3, [pc, #16]	@ (80161b4 <__sinit+0x28>)
 80161a2:	6223      	str	r3, [r4, #32]
 80161a4:	4b04      	ldr	r3, [pc, #16]	@ (80161b8 <__sinit+0x2c>)
 80161a6:	681b      	ldr	r3, [r3, #0]
 80161a8:	2b00      	cmp	r3, #0
 80161aa:	d1f5      	bne.n	8016198 <__sinit+0xc>
 80161ac:	f7ff ffc4 	bl	8016138 <global_stdio_init.part.0>
 80161b0:	e7f2      	b.n	8016198 <__sinit+0xc>
 80161b2:	bf00      	nop
 80161b4:	080160f9 	.word	0x080160f9
 80161b8:	20007a18 	.word	0x20007a18

080161bc <_fwalk_sglue>:
 80161bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80161c0:	4607      	mov	r7, r0
 80161c2:	4688      	mov	r8, r1
 80161c4:	4614      	mov	r4, r2
 80161c6:	2600      	movs	r6, #0
 80161c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80161cc:	f1b9 0901 	subs.w	r9, r9, #1
 80161d0:	d505      	bpl.n	80161de <_fwalk_sglue+0x22>
 80161d2:	6824      	ldr	r4, [r4, #0]
 80161d4:	2c00      	cmp	r4, #0
 80161d6:	d1f7      	bne.n	80161c8 <_fwalk_sglue+0xc>
 80161d8:	4630      	mov	r0, r6
 80161da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80161de:	89ab      	ldrh	r3, [r5, #12]
 80161e0:	2b01      	cmp	r3, #1
 80161e2:	d907      	bls.n	80161f4 <_fwalk_sglue+0x38>
 80161e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80161e8:	3301      	adds	r3, #1
 80161ea:	d003      	beq.n	80161f4 <_fwalk_sglue+0x38>
 80161ec:	4629      	mov	r1, r5
 80161ee:	4638      	mov	r0, r7
 80161f0:	47c0      	blx	r8
 80161f2:	4306      	orrs	r6, r0
 80161f4:	3568      	adds	r5, #104	@ 0x68
 80161f6:	e7e9      	b.n	80161cc <_fwalk_sglue+0x10>

080161f8 <__sread>:
 80161f8:	b510      	push	{r4, lr}
 80161fa:	460c      	mov	r4, r1
 80161fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016200:	f000 f8ca 	bl	8016398 <_read_r>
 8016204:	2800      	cmp	r0, #0
 8016206:	bfab      	itete	ge
 8016208:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801620a:	89a3      	ldrhlt	r3, [r4, #12]
 801620c:	181b      	addge	r3, r3, r0
 801620e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8016212:	bfac      	ite	ge
 8016214:	6563      	strge	r3, [r4, #84]	@ 0x54
 8016216:	81a3      	strhlt	r3, [r4, #12]
 8016218:	bd10      	pop	{r4, pc}

0801621a <__swrite>:
 801621a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801621e:	461f      	mov	r7, r3
 8016220:	898b      	ldrh	r3, [r1, #12]
 8016222:	05db      	lsls	r3, r3, #23
 8016224:	4605      	mov	r5, r0
 8016226:	460c      	mov	r4, r1
 8016228:	4616      	mov	r6, r2
 801622a:	d505      	bpl.n	8016238 <__swrite+0x1e>
 801622c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016230:	2302      	movs	r3, #2
 8016232:	2200      	movs	r2, #0
 8016234:	f000 f89e 	bl	8016374 <_lseek_r>
 8016238:	89a3      	ldrh	r3, [r4, #12]
 801623a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801623e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8016242:	81a3      	strh	r3, [r4, #12]
 8016244:	4632      	mov	r2, r6
 8016246:	463b      	mov	r3, r7
 8016248:	4628      	mov	r0, r5
 801624a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801624e:	f000 b8b5 	b.w	80163bc <_write_r>

08016252 <__sseek>:
 8016252:	b510      	push	{r4, lr}
 8016254:	460c      	mov	r4, r1
 8016256:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801625a:	f000 f88b 	bl	8016374 <_lseek_r>
 801625e:	1c43      	adds	r3, r0, #1
 8016260:	89a3      	ldrh	r3, [r4, #12]
 8016262:	bf15      	itete	ne
 8016264:	6560      	strne	r0, [r4, #84]	@ 0x54
 8016266:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801626a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801626e:	81a3      	strheq	r3, [r4, #12]
 8016270:	bf18      	it	ne
 8016272:	81a3      	strhne	r3, [r4, #12]
 8016274:	bd10      	pop	{r4, pc}

08016276 <__sclose>:
 8016276:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801627a:	f000 b80d 	b.w	8016298 <_close_r>

0801627e <memset>:
 801627e:	4402      	add	r2, r0
 8016280:	4603      	mov	r3, r0
 8016282:	4293      	cmp	r3, r2
 8016284:	d100      	bne.n	8016288 <memset+0xa>
 8016286:	4770      	bx	lr
 8016288:	f803 1b01 	strb.w	r1, [r3], #1
 801628c:	e7f9      	b.n	8016282 <memset+0x4>
	...

08016290 <_localeconv_r>:
 8016290:	4800      	ldr	r0, [pc, #0]	@ (8016294 <_localeconv_r+0x4>)
 8016292:	4770      	bx	lr
 8016294:	20000184 	.word	0x20000184

08016298 <_close_r>:
 8016298:	b538      	push	{r3, r4, r5, lr}
 801629a:	4d06      	ldr	r5, [pc, #24]	@ (80162b4 <_close_r+0x1c>)
 801629c:	2300      	movs	r3, #0
 801629e:	4604      	mov	r4, r0
 80162a0:	4608      	mov	r0, r1
 80162a2:	602b      	str	r3, [r5, #0]
 80162a4:	f7f3 f916 	bl	80094d4 <_close>
 80162a8:	1c43      	adds	r3, r0, #1
 80162aa:	d102      	bne.n	80162b2 <_close_r+0x1a>
 80162ac:	682b      	ldr	r3, [r5, #0]
 80162ae:	b103      	cbz	r3, 80162b2 <_close_r+0x1a>
 80162b0:	6023      	str	r3, [r4, #0]
 80162b2:	bd38      	pop	{r3, r4, r5, pc}
 80162b4:	20007a1c 	.word	0x20007a1c

080162b8 <_reclaim_reent>:
 80162b8:	4b2d      	ldr	r3, [pc, #180]	@ (8016370 <_reclaim_reent+0xb8>)
 80162ba:	681b      	ldr	r3, [r3, #0]
 80162bc:	4283      	cmp	r3, r0
 80162be:	b570      	push	{r4, r5, r6, lr}
 80162c0:	4604      	mov	r4, r0
 80162c2:	d053      	beq.n	801636c <_reclaim_reent+0xb4>
 80162c4:	69c3      	ldr	r3, [r0, #28]
 80162c6:	b31b      	cbz	r3, 8016310 <_reclaim_reent+0x58>
 80162c8:	68db      	ldr	r3, [r3, #12]
 80162ca:	b163      	cbz	r3, 80162e6 <_reclaim_reent+0x2e>
 80162cc:	2500      	movs	r5, #0
 80162ce:	69e3      	ldr	r3, [r4, #28]
 80162d0:	68db      	ldr	r3, [r3, #12]
 80162d2:	5959      	ldr	r1, [r3, r5]
 80162d4:	b9b1      	cbnz	r1, 8016304 <_reclaim_reent+0x4c>
 80162d6:	3504      	adds	r5, #4
 80162d8:	2d80      	cmp	r5, #128	@ 0x80
 80162da:	d1f8      	bne.n	80162ce <_reclaim_reent+0x16>
 80162dc:	69e3      	ldr	r3, [r4, #28]
 80162de:	4620      	mov	r0, r4
 80162e0:	68d9      	ldr	r1, [r3, #12]
 80162e2:	f000 ff11 	bl	8017108 <_free_r>
 80162e6:	69e3      	ldr	r3, [r4, #28]
 80162e8:	6819      	ldr	r1, [r3, #0]
 80162ea:	b111      	cbz	r1, 80162f2 <_reclaim_reent+0x3a>
 80162ec:	4620      	mov	r0, r4
 80162ee:	f000 ff0b 	bl	8017108 <_free_r>
 80162f2:	69e3      	ldr	r3, [r4, #28]
 80162f4:	689d      	ldr	r5, [r3, #8]
 80162f6:	b15d      	cbz	r5, 8016310 <_reclaim_reent+0x58>
 80162f8:	4629      	mov	r1, r5
 80162fa:	4620      	mov	r0, r4
 80162fc:	682d      	ldr	r5, [r5, #0]
 80162fe:	f000 ff03 	bl	8017108 <_free_r>
 8016302:	e7f8      	b.n	80162f6 <_reclaim_reent+0x3e>
 8016304:	680e      	ldr	r6, [r1, #0]
 8016306:	4620      	mov	r0, r4
 8016308:	f000 fefe 	bl	8017108 <_free_r>
 801630c:	4631      	mov	r1, r6
 801630e:	e7e1      	b.n	80162d4 <_reclaim_reent+0x1c>
 8016310:	6961      	ldr	r1, [r4, #20]
 8016312:	b111      	cbz	r1, 801631a <_reclaim_reent+0x62>
 8016314:	4620      	mov	r0, r4
 8016316:	f000 fef7 	bl	8017108 <_free_r>
 801631a:	69e1      	ldr	r1, [r4, #28]
 801631c:	b111      	cbz	r1, 8016324 <_reclaim_reent+0x6c>
 801631e:	4620      	mov	r0, r4
 8016320:	f000 fef2 	bl	8017108 <_free_r>
 8016324:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8016326:	b111      	cbz	r1, 801632e <_reclaim_reent+0x76>
 8016328:	4620      	mov	r0, r4
 801632a:	f000 feed 	bl	8017108 <_free_r>
 801632e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016330:	b111      	cbz	r1, 8016338 <_reclaim_reent+0x80>
 8016332:	4620      	mov	r0, r4
 8016334:	f000 fee8 	bl	8017108 <_free_r>
 8016338:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801633a:	b111      	cbz	r1, 8016342 <_reclaim_reent+0x8a>
 801633c:	4620      	mov	r0, r4
 801633e:	f000 fee3 	bl	8017108 <_free_r>
 8016342:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8016344:	b111      	cbz	r1, 801634c <_reclaim_reent+0x94>
 8016346:	4620      	mov	r0, r4
 8016348:	f000 fede 	bl	8017108 <_free_r>
 801634c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801634e:	b111      	cbz	r1, 8016356 <_reclaim_reent+0x9e>
 8016350:	4620      	mov	r0, r4
 8016352:	f000 fed9 	bl	8017108 <_free_r>
 8016356:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8016358:	b111      	cbz	r1, 8016360 <_reclaim_reent+0xa8>
 801635a:	4620      	mov	r0, r4
 801635c:	f000 fed4 	bl	8017108 <_free_r>
 8016360:	6a23      	ldr	r3, [r4, #32]
 8016362:	b11b      	cbz	r3, 801636c <_reclaim_reent+0xb4>
 8016364:	4620      	mov	r0, r4
 8016366:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801636a:	4718      	bx	r3
 801636c:	bd70      	pop	{r4, r5, r6, pc}
 801636e:	bf00      	nop
 8016370:	20000044 	.word	0x20000044

08016374 <_lseek_r>:
 8016374:	b538      	push	{r3, r4, r5, lr}
 8016376:	4d07      	ldr	r5, [pc, #28]	@ (8016394 <_lseek_r+0x20>)
 8016378:	4604      	mov	r4, r0
 801637a:	4608      	mov	r0, r1
 801637c:	4611      	mov	r1, r2
 801637e:	2200      	movs	r2, #0
 8016380:	602a      	str	r2, [r5, #0]
 8016382:	461a      	mov	r2, r3
 8016384:	f7f3 f8cd 	bl	8009522 <_lseek>
 8016388:	1c43      	adds	r3, r0, #1
 801638a:	d102      	bne.n	8016392 <_lseek_r+0x1e>
 801638c:	682b      	ldr	r3, [r5, #0]
 801638e:	b103      	cbz	r3, 8016392 <_lseek_r+0x1e>
 8016390:	6023      	str	r3, [r4, #0]
 8016392:	bd38      	pop	{r3, r4, r5, pc}
 8016394:	20007a1c 	.word	0x20007a1c

08016398 <_read_r>:
 8016398:	b538      	push	{r3, r4, r5, lr}
 801639a:	4d07      	ldr	r5, [pc, #28]	@ (80163b8 <_read_r+0x20>)
 801639c:	4604      	mov	r4, r0
 801639e:	4608      	mov	r0, r1
 80163a0:	4611      	mov	r1, r2
 80163a2:	2200      	movs	r2, #0
 80163a4:	602a      	str	r2, [r5, #0]
 80163a6:	461a      	mov	r2, r3
 80163a8:	f7f3 f85b 	bl	8009462 <_read>
 80163ac:	1c43      	adds	r3, r0, #1
 80163ae:	d102      	bne.n	80163b6 <_read_r+0x1e>
 80163b0:	682b      	ldr	r3, [r5, #0]
 80163b2:	b103      	cbz	r3, 80163b6 <_read_r+0x1e>
 80163b4:	6023      	str	r3, [r4, #0]
 80163b6:	bd38      	pop	{r3, r4, r5, pc}
 80163b8:	20007a1c 	.word	0x20007a1c

080163bc <_write_r>:
 80163bc:	b538      	push	{r3, r4, r5, lr}
 80163be:	4d07      	ldr	r5, [pc, #28]	@ (80163dc <_write_r+0x20>)
 80163c0:	4604      	mov	r4, r0
 80163c2:	4608      	mov	r0, r1
 80163c4:	4611      	mov	r1, r2
 80163c6:	2200      	movs	r2, #0
 80163c8:	602a      	str	r2, [r5, #0]
 80163ca:	461a      	mov	r2, r3
 80163cc:	f7f3 f866 	bl	800949c <_write>
 80163d0:	1c43      	adds	r3, r0, #1
 80163d2:	d102      	bne.n	80163da <_write_r+0x1e>
 80163d4:	682b      	ldr	r3, [r5, #0]
 80163d6:	b103      	cbz	r3, 80163da <_write_r+0x1e>
 80163d8:	6023      	str	r3, [r4, #0]
 80163da:	bd38      	pop	{r3, r4, r5, pc}
 80163dc:	20007a1c 	.word	0x20007a1c

080163e0 <__errno>:
 80163e0:	4b01      	ldr	r3, [pc, #4]	@ (80163e8 <__errno+0x8>)
 80163e2:	6818      	ldr	r0, [r3, #0]
 80163e4:	4770      	bx	lr
 80163e6:	bf00      	nop
 80163e8:	20000044 	.word	0x20000044

080163ec <__libc_init_array>:
 80163ec:	b570      	push	{r4, r5, r6, lr}
 80163ee:	4d0d      	ldr	r5, [pc, #52]	@ (8016424 <__libc_init_array+0x38>)
 80163f0:	4c0d      	ldr	r4, [pc, #52]	@ (8016428 <__libc_init_array+0x3c>)
 80163f2:	1b64      	subs	r4, r4, r5
 80163f4:	10a4      	asrs	r4, r4, #2
 80163f6:	2600      	movs	r6, #0
 80163f8:	42a6      	cmp	r6, r4
 80163fa:	d109      	bne.n	8016410 <__libc_init_array+0x24>
 80163fc:	4d0b      	ldr	r5, [pc, #44]	@ (801642c <__libc_init_array+0x40>)
 80163fe:	4c0c      	ldr	r4, [pc, #48]	@ (8016430 <__libc_init_array+0x44>)
 8016400:	f001 ff64 	bl	80182cc <_init>
 8016404:	1b64      	subs	r4, r4, r5
 8016406:	10a4      	asrs	r4, r4, #2
 8016408:	2600      	movs	r6, #0
 801640a:	42a6      	cmp	r6, r4
 801640c:	d105      	bne.n	801641a <__libc_init_array+0x2e>
 801640e:	bd70      	pop	{r4, r5, r6, pc}
 8016410:	f855 3b04 	ldr.w	r3, [r5], #4
 8016414:	4798      	blx	r3
 8016416:	3601      	adds	r6, #1
 8016418:	e7ee      	b.n	80163f8 <__libc_init_array+0xc>
 801641a:	f855 3b04 	ldr.w	r3, [r5], #4
 801641e:	4798      	blx	r3
 8016420:	3601      	adds	r6, #1
 8016422:	e7f2      	b.n	801640a <__libc_init_array+0x1e>
 8016424:	0801887c 	.word	0x0801887c
 8016428:	0801887c 	.word	0x0801887c
 801642c:	0801887c 	.word	0x0801887c
 8016430:	08018880 	.word	0x08018880

08016434 <__retarget_lock_init_recursive>:
 8016434:	4770      	bx	lr

08016436 <__retarget_lock_acquire_recursive>:
 8016436:	4770      	bx	lr

08016438 <__retarget_lock_release_recursive>:
 8016438:	4770      	bx	lr

0801643a <memcpy>:
 801643a:	440a      	add	r2, r1
 801643c:	4291      	cmp	r1, r2
 801643e:	f100 33ff 	add.w	r3, r0, #4294967295
 8016442:	d100      	bne.n	8016446 <memcpy+0xc>
 8016444:	4770      	bx	lr
 8016446:	b510      	push	{r4, lr}
 8016448:	f811 4b01 	ldrb.w	r4, [r1], #1
 801644c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016450:	4291      	cmp	r1, r2
 8016452:	d1f9      	bne.n	8016448 <memcpy+0xe>
 8016454:	bd10      	pop	{r4, pc}

08016456 <quorem>:
 8016456:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801645a:	6903      	ldr	r3, [r0, #16]
 801645c:	690c      	ldr	r4, [r1, #16]
 801645e:	42a3      	cmp	r3, r4
 8016460:	4607      	mov	r7, r0
 8016462:	db7e      	blt.n	8016562 <quorem+0x10c>
 8016464:	3c01      	subs	r4, #1
 8016466:	f101 0814 	add.w	r8, r1, #20
 801646a:	00a3      	lsls	r3, r4, #2
 801646c:	f100 0514 	add.w	r5, r0, #20
 8016470:	9300      	str	r3, [sp, #0]
 8016472:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8016476:	9301      	str	r3, [sp, #4]
 8016478:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801647c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8016480:	3301      	adds	r3, #1
 8016482:	429a      	cmp	r2, r3
 8016484:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8016488:	fbb2 f6f3 	udiv	r6, r2, r3
 801648c:	d32e      	bcc.n	80164ec <quorem+0x96>
 801648e:	f04f 0a00 	mov.w	sl, #0
 8016492:	46c4      	mov	ip, r8
 8016494:	46ae      	mov	lr, r5
 8016496:	46d3      	mov	fp, sl
 8016498:	f85c 3b04 	ldr.w	r3, [ip], #4
 801649c:	b298      	uxth	r0, r3
 801649e:	fb06 a000 	mla	r0, r6, r0, sl
 80164a2:	0c02      	lsrs	r2, r0, #16
 80164a4:	0c1b      	lsrs	r3, r3, #16
 80164a6:	fb06 2303 	mla	r3, r6, r3, r2
 80164aa:	f8de 2000 	ldr.w	r2, [lr]
 80164ae:	b280      	uxth	r0, r0
 80164b0:	b292      	uxth	r2, r2
 80164b2:	1a12      	subs	r2, r2, r0
 80164b4:	445a      	add	r2, fp
 80164b6:	f8de 0000 	ldr.w	r0, [lr]
 80164ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80164be:	b29b      	uxth	r3, r3
 80164c0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80164c4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80164c8:	b292      	uxth	r2, r2
 80164ca:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80164ce:	45e1      	cmp	r9, ip
 80164d0:	f84e 2b04 	str.w	r2, [lr], #4
 80164d4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80164d8:	d2de      	bcs.n	8016498 <quorem+0x42>
 80164da:	9b00      	ldr	r3, [sp, #0]
 80164dc:	58eb      	ldr	r3, [r5, r3]
 80164de:	b92b      	cbnz	r3, 80164ec <quorem+0x96>
 80164e0:	9b01      	ldr	r3, [sp, #4]
 80164e2:	3b04      	subs	r3, #4
 80164e4:	429d      	cmp	r5, r3
 80164e6:	461a      	mov	r2, r3
 80164e8:	d32f      	bcc.n	801654a <quorem+0xf4>
 80164ea:	613c      	str	r4, [r7, #16]
 80164ec:	4638      	mov	r0, r7
 80164ee:	f001 f97d 	bl	80177ec <__mcmp>
 80164f2:	2800      	cmp	r0, #0
 80164f4:	db25      	blt.n	8016542 <quorem+0xec>
 80164f6:	4629      	mov	r1, r5
 80164f8:	2000      	movs	r0, #0
 80164fa:	f858 2b04 	ldr.w	r2, [r8], #4
 80164fe:	f8d1 c000 	ldr.w	ip, [r1]
 8016502:	fa1f fe82 	uxth.w	lr, r2
 8016506:	fa1f f38c 	uxth.w	r3, ip
 801650a:	eba3 030e 	sub.w	r3, r3, lr
 801650e:	4403      	add	r3, r0
 8016510:	0c12      	lsrs	r2, r2, #16
 8016512:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8016516:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801651a:	b29b      	uxth	r3, r3
 801651c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016520:	45c1      	cmp	r9, r8
 8016522:	f841 3b04 	str.w	r3, [r1], #4
 8016526:	ea4f 4022 	mov.w	r0, r2, asr #16
 801652a:	d2e6      	bcs.n	80164fa <quorem+0xa4>
 801652c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8016530:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8016534:	b922      	cbnz	r2, 8016540 <quorem+0xea>
 8016536:	3b04      	subs	r3, #4
 8016538:	429d      	cmp	r5, r3
 801653a:	461a      	mov	r2, r3
 801653c:	d30b      	bcc.n	8016556 <quorem+0x100>
 801653e:	613c      	str	r4, [r7, #16]
 8016540:	3601      	adds	r6, #1
 8016542:	4630      	mov	r0, r6
 8016544:	b003      	add	sp, #12
 8016546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801654a:	6812      	ldr	r2, [r2, #0]
 801654c:	3b04      	subs	r3, #4
 801654e:	2a00      	cmp	r2, #0
 8016550:	d1cb      	bne.n	80164ea <quorem+0x94>
 8016552:	3c01      	subs	r4, #1
 8016554:	e7c6      	b.n	80164e4 <quorem+0x8e>
 8016556:	6812      	ldr	r2, [r2, #0]
 8016558:	3b04      	subs	r3, #4
 801655a:	2a00      	cmp	r2, #0
 801655c:	d1ef      	bne.n	801653e <quorem+0xe8>
 801655e:	3c01      	subs	r4, #1
 8016560:	e7ea      	b.n	8016538 <quorem+0xe2>
 8016562:	2000      	movs	r0, #0
 8016564:	e7ee      	b.n	8016544 <quorem+0xee>
	...

08016568 <_dtoa_r>:
 8016568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801656c:	69c7      	ldr	r7, [r0, #28]
 801656e:	b097      	sub	sp, #92	@ 0x5c
 8016570:	ed8d 0b04 	vstr	d0, [sp, #16]
 8016574:	ec55 4b10 	vmov	r4, r5, d0
 8016578:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801657a:	9107      	str	r1, [sp, #28]
 801657c:	4681      	mov	r9, r0
 801657e:	920c      	str	r2, [sp, #48]	@ 0x30
 8016580:	9311      	str	r3, [sp, #68]	@ 0x44
 8016582:	b97f      	cbnz	r7, 80165a4 <_dtoa_r+0x3c>
 8016584:	2010      	movs	r0, #16
 8016586:	f000 fe09 	bl	801719c <malloc>
 801658a:	4602      	mov	r2, r0
 801658c:	f8c9 001c 	str.w	r0, [r9, #28]
 8016590:	b920      	cbnz	r0, 801659c <_dtoa_r+0x34>
 8016592:	4ba9      	ldr	r3, [pc, #676]	@ (8016838 <_dtoa_r+0x2d0>)
 8016594:	21ef      	movs	r1, #239	@ 0xef
 8016596:	48a9      	ldr	r0, [pc, #676]	@ (801683c <_dtoa_r+0x2d4>)
 8016598:	f001 faec 	bl	8017b74 <__assert_func>
 801659c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80165a0:	6007      	str	r7, [r0, #0]
 80165a2:	60c7      	str	r7, [r0, #12]
 80165a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80165a8:	6819      	ldr	r1, [r3, #0]
 80165aa:	b159      	cbz	r1, 80165c4 <_dtoa_r+0x5c>
 80165ac:	685a      	ldr	r2, [r3, #4]
 80165ae:	604a      	str	r2, [r1, #4]
 80165b0:	2301      	movs	r3, #1
 80165b2:	4093      	lsls	r3, r2
 80165b4:	608b      	str	r3, [r1, #8]
 80165b6:	4648      	mov	r0, r9
 80165b8:	f000 fee6 	bl	8017388 <_Bfree>
 80165bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80165c0:	2200      	movs	r2, #0
 80165c2:	601a      	str	r2, [r3, #0]
 80165c4:	1e2b      	subs	r3, r5, #0
 80165c6:	bfb9      	ittee	lt
 80165c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80165cc:	9305      	strlt	r3, [sp, #20]
 80165ce:	2300      	movge	r3, #0
 80165d0:	6033      	strge	r3, [r6, #0]
 80165d2:	9f05      	ldr	r7, [sp, #20]
 80165d4:	4b9a      	ldr	r3, [pc, #616]	@ (8016840 <_dtoa_r+0x2d8>)
 80165d6:	bfbc      	itt	lt
 80165d8:	2201      	movlt	r2, #1
 80165da:	6032      	strlt	r2, [r6, #0]
 80165dc:	43bb      	bics	r3, r7
 80165de:	d112      	bne.n	8016606 <_dtoa_r+0x9e>
 80165e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80165e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80165e6:	6013      	str	r3, [r2, #0]
 80165e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80165ec:	4323      	orrs	r3, r4
 80165ee:	f000 855a 	beq.w	80170a6 <_dtoa_r+0xb3e>
 80165f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80165f4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8016854 <_dtoa_r+0x2ec>
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	f000 855c 	beq.w	80170b6 <_dtoa_r+0xb4e>
 80165fe:	f10a 0303 	add.w	r3, sl, #3
 8016602:	f000 bd56 	b.w	80170b2 <_dtoa_r+0xb4a>
 8016606:	ed9d 7b04 	vldr	d7, [sp, #16]
 801660a:	2200      	movs	r2, #0
 801660c:	ec51 0b17 	vmov	r0, r1, d7
 8016610:	2300      	movs	r3, #0
 8016612:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8016616:	f7ea fa7f 	bl	8000b18 <__aeabi_dcmpeq>
 801661a:	4680      	mov	r8, r0
 801661c:	b158      	cbz	r0, 8016636 <_dtoa_r+0xce>
 801661e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8016620:	2301      	movs	r3, #1
 8016622:	6013      	str	r3, [r2, #0]
 8016624:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016626:	b113      	cbz	r3, 801662e <_dtoa_r+0xc6>
 8016628:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801662a:	4b86      	ldr	r3, [pc, #536]	@ (8016844 <_dtoa_r+0x2dc>)
 801662c:	6013      	str	r3, [r2, #0]
 801662e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8016858 <_dtoa_r+0x2f0>
 8016632:	f000 bd40 	b.w	80170b6 <_dtoa_r+0xb4e>
 8016636:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801663a:	aa14      	add	r2, sp, #80	@ 0x50
 801663c:	a915      	add	r1, sp, #84	@ 0x54
 801663e:	4648      	mov	r0, r9
 8016640:	f001 f984 	bl	801794c <__d2b>
 8016644:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8016648:	9002      	str	r0, [sp, #8]
 801664a:	2e00      	cmp	r6, #0
 801664c:	d078      	beq.n	8016740 <_dtoa_r+0x1d8>
 801664e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016650:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8016654:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016658:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801665c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8016660:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8016664:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8016668:	4619      	mov	r1, r3
 801666a:	2200      	movs	r2, #0
 801666c:	4b76      	ldr	r3, [pc, #472]	@ (8016848 <_dtoa_r+0x2e0>)
 801666e:	f7e9 fe33 	bl	80002d8 <__aeabi_dsub>
 8016672:	a36b      	add	r3, pc, #428	@ (adr r3, 8016820 <_dtoa_r+0x2b8>)
 8016674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016678:	f7e9 ffe6 	bl	8000648 <__aeabi_dmul>
 801667c:	a36a      	add	r3, pc, #424	@ (adr r3, 8016828 <_dtoa_r+0x2c0>)
 801667e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016682:	f7e9 fe2b 	bl	80002dc <__adddf3>
 8016686:	4604      	mov	r4, r0
 8016688:	4630      	mov	r0, r6
 801668a:	460d      	mov	r5, r1
 801668c:	f7e9 ff72 	bl	8000574 <__aeabi_i2d>
 8016690:	a367      	add	r3, pc, #412	@ (adr r3, 8016830 <_dtoa_r+0x2c8>)
 8016692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016696:	f7e9 ffd7 	bl	8000648 <__aeabi_dmul>
 801669a:	4602      	mov	r2, r0
 801669c:	460b      	mov	r3, r1
 801669e:	4620      	mov	r0, r4
 80166a0:	4629      	mov	r1, r5
 80166a2:	f7e9 fe1b 	bl	80002dc <__adddf3>
 80166a6:	4604      	mov	r4, r0
 80166a8:	460d      	mov	r5, r1
 80166aa:	f7ea fa7d 	bl	8000ba8 <__aeabi_d2iz>
 80166ae:	2200      	movs	r2, #0
 80166b0:	4607      	mov	r7, r0
 80166b2:	2300      	movs	r3, #0
 80166b4:	4620      	mov	r0, r4
 80166b6:	4629      	mov	r1, r5
 80166b8:	f7ea fa38 	bl	8000b2c <__aeabi_dcmplt>
 80166bc:	b140      	cbz	r0, 80166d0 <_dtoa_r+0x168>
 80166be:	4638      	mov	r0, r7
 80166c0:	f7e9 ff58 	bl	8000574 <__aeabi_i2d>
 80166c4:	4622      	mov	r2, r4
 80166c6:	462b      	mov	r3, r5
 80166c8:	f7ea fa26 	bl	8000b18 <__aeabi_dcmpeq>
 80166cc:	b900      	cbnz	r0, 80166d0 <_dtoa_r+0x168>
 80166ce:	3f01      	subs	r7, #1
 80166d0:	2f16      	cmp	r7, #22
 80166d2:	d852      	bhi.n	801677a <_dtoa_r+0x212>
 80166d4:	4b5d      	ldr	r3, [pc, #372]	@ (801684c <_dtoa_r+0x2e4>)
 80166d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80166da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80166e2:	f7ea fa23 	bl	8000b2c <__aeabi_dcmplt>
 80166e6:	2800      	cmp	r0, #0
 80166e8:	d049      	beq.n	801677e <_dtoa_r+0x216>
 80166ea:	3f01      	subs	r7, #1
 80166ec:	2300      	movs	r3, #0
 80166ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80166f0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80166f2:	1b9b      	subs	r3, r3, r6
 80166f4:	1e5a      	subs	r2, r3, #1
 80166f6:	bf45      	ittet	mi
 80166f8:	f1c3 0301 	rsbmi	r3, r3, #1
 80166fc:	9300      	strmi	r3, [sp, #0]
 80166fe:	2300      	movpl	r3, #0
 8016700:	2300      	movmi	r3, #0
 8016702:	9206      	str	r2, [sp, #24]
 8016704:	bf54      	ite	pl
 8016706:	9300      	strpl	r3, [sp, #0]
 8016708:	9306      	strmi	r3, [sp, #24]
 801670a:	2f00      	cmp	r7, #0
 801670c:	db39      	blt.n	8016782 <_dtoa_r+0x21a>
 801670e:	9b06      	ldr	r3, [sp, #24]
 8016710:	970d      	str	r7, [sp, #52]	@ 0x34
 8016712:	443b      	add	r3, r7
 8016714:	9306      	str	r3, [sp, #24]
 8016716:	2300      	movs	r3, #0
 8016718:	9308      	str	r3, [sp, #32]
 801671a:	9b07      	ldr	r3, [sp, #28]
 801671c:	2b09      	cmp	r3, #9
 801671e:	d863      	bhi.n	80167e8 <_dtoa_r+0x280>
 8016720:	2b05      	cmp	r3, #5
 8016722:	bfc4      	itt	gt
 8016724:	3b04      	subgt	r3, #4
 8016726:	9307      	strgt	r3, [sp, #28]
 8016728:	9b07      	ldr	r3, [sp, #28]
 801672a:	f1a3 0302 	sub.w	r3, r3, #2
 801672e:	bfcc      	ite	gt
 8016730:	2400      	movgt	r4, #0
 8016732:	2401      	movle	r4, #1
 8016734:	2b03      	cmp	r3, #3
 8016736:	d863      	bhi.n	8016800 <_dtoa_r+0x298>
 8016738:	e8df f003 	tbb	[pc, r3]
 801673c:	2b375452 	.word	0x2b375452
 8016740:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8016744:	441e      	add	r6, r3
 8016746:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801674a:	2b20      	cmp	r3, #32
 801674c:	bfc1      	itttt	gt
 801674e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8016752:	409f      	lslgt	r7, r3
 8016754:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8016758:	fa24 f303 	lsrgt.w	r3, r4, r3
 801675c:	bfd6      	itet	le
 801675e:	f1c3 0320 	rsble	r3, r3, #32
 8016762:	ea47 0003 	orrgt.w	r0, r7, r3
 8016766:	fa04 f003 	lslle.w	r0, r4, r3
 801676a:	f7e9 fef3 	bl	8000554 <__aeabi_ui2d>
 801676e:	2201      	movs	r2, #1
 8016770:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8016774:	3e01      	subs	r6, #1
 8016776:	9212      	str	r2, [sp, #72]	@ 0x48
 8016778:	e776      	b.n	8016668 <_dtoa_r+0x100>
 801677a:	2301      	movs	r3, #1
 801677c:	e7b7      	b.n	80166ee <_dtoa_r+0x186>
 801677e:	9010      	str	r0, [sp, #64]	@ 0x40
 8016780:	e7b6      	b.n	80166f0 <_dtoa_r+0x188>
 8016782:	9b00      	ldr	r3, [sp, #0]
 8016784:	1bdb      	subs	r3, r3, r7
 8016786:	9300      	str	r3, [sp, #0]
 8016788:	427b      	negs	r3, r7
 801678a:	9308      	str	r3, [sp, #32]
 801678c:	2300      	movs	r3, #0
 801678e:	930d      	str	r3, [sp, #52]	@ 0x34
 8016790:	e7c3      	b.n	801671a <_dtoa_r+0x1b2>
 8016792:	2301      	movs	r3, #1
 8016794:	9309      	str	r3, [sp, #36]	@ 0x24
 8016796:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016798:	eb07 0b03 	add.w	fp, r7, r3
 801679c:	f10b 0301 	add.w	r3, fp, #1
 80167a0:	2b01      	cmp	r3, #1
 80167a2:	9303      	str	r3, [sp, #12]
 80167a4:	bfb8      	it	lt
 80167a6:	2301      	movlt	r3, #1
 80167a8:	e006      	b.n	80167b8 <_dtoa_r+0x250>
 80167aa:	2301      	movs	r3, #1
 80167ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80167ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80167b0:	2b00      	cmp	r3, #0
 80167b2:	dd28      	ble.n	8016806 <_dtoa_r+0x29e>
 80167b4:	469b      	mov	fp, r3
 80167b6:	9303      	str	r3, [sp, #12]
 80167b8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80167bc:	2100      	movs	r1, #0
 80167be:	2204      	movs	r2, #4
 80167c0:	f102 0514 	add.w	r5, r2, #20
 80167c4:	429d      	cmp	r5, r3
 80167c6:	d926      	bls.n	8016816 <_dtoa_r+0x2ae>
 80167c8:	6041      	str	r1, [r0, #4]
 80167ca:	4648      	mov	r0, r9
 80167cc:	f000 fd9c 	bl	8017308 <_Balloc>
 80167d0:	4682      	mov	sl, r0
 80167d2:	2800      	cmp	r0, #0
 80167d4:	d142      	bne.n	801685c <_dtoa_r+0x2f4>
 80167d6:	4b1e      	ldr	r3, [pc, #120]	@ (8016850 <_dtoa_r+0x2e8>)
 80167d8:	4602      	mov	r2, r0
 80167da:	f240 11af 	movw	r1, #431	@ 0x1af
 80167de:	e6da      	b.n	8016596 <_dtoa_r+0x2e>
 80167e0:	2300      	movs	r3, #0
 80167e2:	e7e3      	b.n	80167ac <_dtoa_r+0x244>
 80167e4:	2300      	movs	r3, #0
 80167e6:	e7d5      	b.n	8016794 <_dtoa_r+0x22c>
 80167e8:	2401      	movs	r4, #1
 80167ea:	2300      	movs	r3, #0
 80167ec:	9307      	str	r3, [sp, #28]
 80167ee:	9409      	str	r4, [sp, #36]	@ 0x24
 80167f0:	f04f 3bff 	mov.w	fp, #4294967295
 80167f4:	2200      	movs	r2, #0
 80167f6:	f8cd b00c 	str.w	fp, [sp, #12]
 80167fa:	2312      	movs	r3, #18
 80167fc:	920c      	str	r2, [sp, #48]	@ 0x30
 80167fe:	e7db      	b.n	80167b8 <_dtoa_r+0x250>
 8016800:	2301      	movs	r3, #1
 8016802:	9309      	str	r3, [sp, #36]	@ 0x24
 8016804:	e7f4      	b.n	80167f0 <_dtoa_r+0x288>
 8016806:	f04f 0b01 	mov.w	fp, #1
 801680a:	f8cd b00c 	str.w	fp, [sp, #12]
 801680e:	465b      	mov	r3, fp
 8016810:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8016814:	e7d0      	b.n	80167b8 <_dtoa_r+0x250>
 8016816:	3101      	adds	r1, #1
 8016818:	0052      	lsls	r2, r2, #1
 801681a:	e7d1      	b.n	80167c0 <_dtoa_r+0x258>
 801681c:	f3af 8000 	nop.w
 8016820:	636f4361 	.word	0x636f4361
 8016824:	3fd287a7 	.word	0x3fd287a7
 8016828:	8b60c8b3 	.word	0x8b60c8b3
 801682c:	3fc68a28 	.word	0x3fc68a28
 8016830:	509f79fb 	.word	0x509f79fb
 8016834:	3fd34413 	.word	0x3fd34413
 8016838:	08018541 	.word	0x08018541
 801683c:	08018558 	.word	0x08018558
 8016840:	7ff00000 	.word	0x7ff00000
 8016844:	08018511 	.word	0x08018511
 8016848:	3ff80000 	.word	0x3ff80000
 801684c:	080186a8 	.word	0x080186a8
 8016850:	080185b0 	.word	0x080185b0
 8016854:	0801853d 	.word	0x0801853d
 8016858:	08018510 	.word	0x08018510
 801685c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8016860:	6018      	str	r0, [r3, #0]
 8016862:	9b03      	ldr	r3, [sp, #12]
 8016864:	2b0e      	cmp	r3, #14
 8016866:	f200 80a1 	bhi.w	80169ac <_dtoa_r+0x444>
 801686a:	2c00      	cmp	r4, #0
 801686c:	f000 809e 	beq.w	80169ac <_dtoa_r+0x444>
 8016870:	2f00      	cmp	r7, #0
 8016872:	dd33      	ble.n	80168dc <_dtoa_r+0x374>
 8016874:	4b9c      	ldr	r3, [pc, #624]	@ (8016ae8 <_dtoa_r+0x580>)
 8016876:	f007 020f 	and.w	r2, r7, #15
 801687a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801687e:	ed93 7b00 	vldr	d7, [r3]
 8016882:	05f8      	lsls	r0, r7, #23
 8016884:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8016888:	ea4f 1427 	mov.w	r4, r7, asr #4
 801688c:	d516      	bpl.n	80168bc <_dtoa_r+0x354>
 801688e:	4b97      	ldr	r3, [pc, #604]	@ (8016aec <_dtoa_r+0x584>)
 8016890:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8016894:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8016898:	f7ea f800 	bl	800089c <__aeabi_ddiv>
 801689c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80168a0:	f004 040f 	and.w	r4, r4, #15
 80168a4:	2603      	movs	r6, #3
 80168a6:	4d91      	ldr	r5, [pc, #580]	@ (8016aec <_dtoa_r+0x584>)
 80168a8:	b954      	cbnz	r4, 80168c0 <_dtoa_r+0x358>
 80168aa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80168ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80168b2:	f7e9 fff3 	bl	800089c <__aeabi_ddiv>
 80168b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80168ba:	e028      	b.n	801690e <_dtoa_r+0x3a6>
 80168bc:	2602      	movs	r6, #2
 80168be:	e7f2      	b.n	80168a6 <_dtoa_r+0x33e>
 80168c0:	07e1      	lsls	r1, r4, #31
 80168c2:	d508      	bpl.n	80168d6 <_dtoa_r+0x36e>
 80168c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80168c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80168cc:	f7e9 febc 	bl	8000648 <__aeabi_dmul>
 80168d0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80168d4:	3601      	adds	r6, #1
 80168d6:	1064      	asrs	r4, r4, #1
 80168d8:	3508      	adds	r5, #8
 80168da:	e7e5      	b.n	80168a8 <_dtoa_r+0x340>
 80168dc:	f000 80af 	beq.w	8016a3e <_dtoa_r+0x4d6>
 80168e0:	427c      	negs	r4, r7
 80168e2:	4b81      	ldr	r3, [pc, #516]	@ (8016ae8 <_dtoa_r+0x580>)
 80168e4:	4d81      	ldr	r5, [pc, #516]	@ (8016aec <_dtoa_r+0x584>)
 80168e6:	f004 020f 	and.w	r2, r4, #15
 80168ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80168ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80168f6:	f7e9 fea7 	bl	8000648 <__aeabi_dmul>
 80168fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80168fe:	1124      	asrs	r4, r4, #4
 8016900:	2300      	movs	r3, #0
 8016902:	2602      	movs	r6, #2
 8016904:	2c00      	cmp	r4, #0
 8016906:	f040 808f 	bne.w	8016a28 <_dtoa_r+0x4c0>
 801690a:	2b00      	cmp	r3, #0
 801690c:	d1d3      	bne.n	80168b6 <_dtoa_r+0x34e>
 801690e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016910:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8016914:	2b00      	cmp	r3, #0
 8016916:	f000 8094 	beq.w	8016a42 <_dtoa_r+0x4da>
 801691a:	4b75      	ldr	r3, [pc, #468]	@ (8016af0 <_dtoa_r+0x588>)
 801691c:	2200      	movs	r2, #0
 801691e:	4620      	mov	r0, r4
 8016920:	4629      	mov	r1, r5
 8016922:	f7ea f903 	bl	8000b2c <__aeabi_dcmplt>
 8016926:	2800      	cmp	r0, #0
 8016928:	f000 808b 	beq.w	8016a42 <_dtoa_r+0x4da>
 801692c:	9b03      	ldr	r3, [sp, #12]
 801692e:	2b00      	cmp	r3, #0
 8016930:	f000 8087 	beq.w	8016a42 <_dtoa_r+0x4da>
 8016934:	f1bb 0f00 	cmp.w	fp, #0
 8016938:	dd34      	ble.n	80169a4 <_dtoa_r+0x43c>
 801693a:	4620      	mov	r0, r4
 801693c:	4b6d      	ldr	r3, [pc, #436]	@ (8016af4 <_dtoa_r+0x58c>)
 801693e:	2200      	movs	r2, #0
 8016940:	4629      	mov	r1, r5
 8016942:	f7e9 fe81 	bl	8000648 <__aeabi_dmul>
 8016946:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801694a:	f107 38ff 	add.w	r8, r7, #4294967295
 801694e:	3601      	adds	r6, #1
 8016950:	465c      	mov	r4, fp
 8016952:	4630      	mov	r0, r6
 8016954:	f7e9 fe0e 	bl	8000574 <__aeabi_i2d>
 8016958:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801695c:	f7e9 fe74 	bl	8000648 <__aeabi_dmul>
 8016960:	4b65      	ldr	r3, [pc, #404]	@ (8016af8 <_dtoa_r+0x590>)
 8016962:	2200      	movs	r2, #0
 8016964:	f7e9 fcba 	bl	80002dc <__adddf3>
 8016968:	4605      	mov	r5, r0
 801696a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801696e:	2c00      	cmp	r4, #0
 8016970:	d16a      	bne.n	8016a48 <_dtoa_r+0x4e0>
 8016972:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016976:	4b61      	ldr	r3, [pc, #388]	@ (8016afc <_dtoa_r+0x594>)
 8016978:	2200      	movs	r2, #0
 801697a:	f7e9 fcad 	bl	80002d8 <__aeabi_dsub>
 801697e:	4602      	mov	r2, r0
 8016980:	460b      	mov	r3, r1
 8016982:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016986:	462a      	mov	r2, r5
 8016988:	4633      	mov	r3, r6
 801698a:	f7ea f8ed 	bl	8000b68 <__aeabi_dcmpgt>
 801698e:	2800      	cmp	r0, #0
 8016990:	f040 8298 	bne.w	8016ec4 <_dtoa_r+0x95c>
 8016994:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016998:	462a      	mov	r2, r5
 801699a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801699e:	f7ea f8c5 	bl	8000b2c <__aeabi_dcmplt>
 80169a2:	bb38      	cbnz	r0, 80169f4 <_dtoa_r+0x48c>
 80169a4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80169a8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80169ac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80169ae:	2b00      	cmp	r3, #0
 80169b0:	f2c0 8157 	blt.w	8016c62 <_dtoa_r+0x6fa>
 80169b4:	2f0e      	cmp	r7, #14
 80169b6:	f300 8154 	bgt.w	8016c62 <_dtoa_r+0x6fa>
 80169ba:	4b4b      	ldr	r3, [pc, #300]	@ (8016ae8 <_dtoa_r+0x580>)
 80169bc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80169c0:	ed93 7b00 	vldr	d7, [r3]
 80169c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80169c6:	2b00      	cmp	r3, #0
 80169c8:	ed8d 7b00 	vstr	d7, [sp]
 80169cc:	f280 80e5 	bge.w	8016b9a <_dtoa_r+0x632>
 80169d0:	9b03      	ldr	r3, [sp, #12]
 80169d2:	2b00      	cmp	r3, #0
 80169d4:	f300 80e1 	bgt.w	8016b9a <_dtoa_r+0x632>
 80169d8:	d10c      	bne.n	80169f4 <_dtoa_r+0x48c>
 80169da:	4b48      	ldr	r3, [pc, #288]	@ (8016afc <_dtoa_r+0x594>)
 80169dc:	2200      	movs	r2, #0
 80169de:	ec51 0b17 	vmov	r0, r1, d7
 80169e2:	f7e9 fe31 	bl	8000648 <__aeabi_dmul>
 80169e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80169ea:	f7ea f8b3 	bl	8000b54 <__aeabi_dcmpge>
 80169ee:	2800      	cmp	r0, #0
 80169f0:	f000 8266 	beq.w	8016ec0 <_dtoa_r+0x958>
 80169f4:	2400      	movs	r4, #0
 80169f6:	4625      	mov	r5, r4
 80169f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80169fa:	4656      	mov	r6, sl
 80169fc:	ea6f 0803 	mvn.w	r8, r3
 8016a00:	2700      	movs	r7, #0
 8016a02:	4621      	mov	r1, r4
 8016a04:	4648      	mov	r0, r9
 8016a06:	f000 fcbf 	bl	8017388 <_Bfree>
 8016a0a:	2d00      	cmp	r5, #0
 8016a0c:	f000 80bd 	beq.w	8016b8a <_dtoa_r+0x622>
 8016a10:	b12f      	cbz	r7, 8016a1e <_dtoa_r+0x4b6>
 8016a12:	42af      	cmp	r7, r5
 8016a14:	d003      	beq.n	8016a1e <_dtoa_r+0x4b6>
 8016a16:	4639      	mov	r1, r7
 8016a18:	4648      	mov	r0, r9
 8016a1a:	f000 fcb5 	bl	8017388 <_Bfree>
 8016a1e:	4629      	mov	r1, r5
 8016a20:	4648      	mov	r0, r9
 8016a22:	f000 fcb1 	bl	8017388 <_Bfree>
 8016a26:	e0b0      	b.n	8016b8a <_dtoa_r+0x622>
 8016a28:	07e2      	lsls	r2, r4, #31
 8016a2a:	d505      	bpl.n	8016a38 <_dtoa_r+0x4d0>
 8016a2c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016a30:	f7e9 fe0a 	bl	8000648 <__aeabi_dmul>
 8016a34:	3601      	adds	r6, #1
 8016a36:	2301      	movs	r3, #1
 8016a38:	1064      	asrs	r4, r4, #1
 8016a3a:	3508      	adds	r5, #8
 8016a3c:	e762      	b.n	8016904 <_dtoa_r+0x39c>
 8016a3e:	2602      	movs	r6, #2
 8016a40:	e765      	b.n	801690e <_dtoa_r+0x3a6>
 8016a42:	9c03      	ldr	r4, [sp, #12]
 8016a44:	46b8      	mov	r8, r7
 8016a46:	e784      	b.n	8016952 <_dtoa_r+0x3ea>
 8016a48:	4b27      	ldr	r3, [pc, #156]	@ (8016ae8 <_dtoa_r+0x580>)
 8016a4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8016a4c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8016a50:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8016a54:	4454      	add	r4, sl
 8016a56:	2900      	cmp	r1, #0
 8016a58:	d054      	beq.n	8016b04 <_dtoa_r+0x59c>
 8016a5a:	4929      	ldr	r1, [pc, #164]	@ (8016b00 <_dtoa_r+0x598>)
 8016a5c:	2000      	movs	r0, #0
 8016a5e:	f7e9 ff1d 	bl	800089c <__aeabi_ddiv>
 8016a62:	4633      	mov	r3, r6
 8016a64:	462a      	mov	r2, r5
 8016a66:	f7e9 fc37 	bl	80002d8 <__aeabi_dsub>
 8016a6a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8016a6e:	4656      	mov	r6, sl
 8016a70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016a74:	f7ea f898 	bl	8000ba8 <__aeabi_d2iz>
 8016a78:	4605      	mov	r5, r0
 8016a7a:	f7e9 fd7b 	bl	8000574 <__aeabi_i2d>
 8016a7e:	4602      	mov	r2, r0
 8016a80:	460b      	mov	r3, r1
 8016a82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016a86:	f7e9 fc27 	bl	80002d8 <__aeabi_dsub>
 8016a8a:	3530      	adds	r5, #48	@ 0x30
 8016a8c:	4602      	mov	r2, r0
 8016a8e:	460b      	mov	r3, r1
 8016a90:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016a94:	f806 5b01 	strb.w	r5, [r6], #1
 8016a98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8016a9c:	f7ea f846 	bl	8000b2c <__aeabi_dcmplt>
 8016aa0:	2800      	cmp	r0, #0
 8016aa2:	d172      	bne.n	8016b8a <_dtoa_r+0x622>
 8016aa4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016aa8:	4911      	ldr	r1, [pc, #68]	@ (8016af0 <_dtoa_r+0x588>)
 8016aaa:	2000      	movs	r0, #0
 8016aac:	f7e9 fc14 	bl	80002d8 <__aeabi_dsub>
 8016ab0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8016ab4:	f7ea f83a 	bl	8000b2c <__aeabi_dcmplt>
 8016ab8:	2800      	cmp	r0, #0
 8016aba:	f040 80b4 	bne.w	8016c26 <_dtoa_r+0x6be>
 8016abe:	42a6      	cmp	r6, r4
 8016ac0:	f43f af70 	beq.w	80169a4 <_dtoa_r+0x43c>
 8016ac4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8016ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8016af4 <_dtoa_r+0x58c>)
 8016aca:	2200      	movs	r2, #0
 8016acc:	f7e9 fdbc 	bl	8000648 <__aeabi_dmul>
 8016ad0:	4b08      	ldr	r3, [pc, #32]	@ (8016af4 <_dtoa_r+0x58c>)
 8016ad2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8016ad6:	2200      	movs	r2, #0
 8016ad8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016adc:	f7e9 fdb4 	bl	8000648 <__aeabi_dmul>
 8016ae0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016ae4:	e7c4      	b.n	8016a70 <_dtoa_r+0x508>
 8016ae6:	bf00      	nop
 8016ae8:	080186a8 	.word	0x080186a8
 8016aec:	08018680 	.word	0x08018680
 8016af0:	3ff00000 	.word	0x3ff00000
 8016af4:	40240000 	.word	0x40240000
 8016af8:	401c0000 	.word	0x401c0000
 8016afc:	40140000 	.word	0x40140000
 8016b00:	3fe00000 	.word	0x3fe00000
 8016b04:	4631      	mov	r1, r6
 8016b06:	4628      	mov	r0, r5
 8016b08:	f7e9 fd9e 	bl	8000648 <__aeabi_dmul>
 8016b0c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8016b10:	9413      	str	r4, [sp, #76]	@ 0x4c
 8016b12:	4656      	mov	r6, sl
 8016b14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016b18:	f7ea f846 	bl	8000ba8 <__aeabi_d2iz>
 8016b1c:	4605      	mov	r5, r0
 8016b1e:	f7e9 fd29 	bl	8000574 <__aeabi_i2d>
 8016b22:	4602      	mov	r2, r0
 8016b24:	460b      	mov	r3, r1
 8016b26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016b2a:	f7e9 fbd5 	bl	80002d8 <__aeabi_dsub>
 8016b2e:	3530      	adds	r5, #48	@ 0x30
 8016b30:	f806 5b01 	strb.w	r5, [r6], #1
 8016b34:	4602      	mov	r2, r0
 8016b36:	460b      	mov	r3, r1
 8016b38:	42a6      	cmp	r6, r4
 8016b3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016b3e:	f04f 0200 	mov.w	r2, #0
 8016b42:	d124      	bne.n	8016b8e <_dtoa_r+0x626>
 8016b44:	4baf      	ldr	r3, [pc, #700]	@ (8016e04 <_dtoa_r+0x89c>)
 8016b46:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8016b4a:	f7e9 fbc7 	bl	80002dc <__adddf3>
 8016b4e:	4602      	mov	r2, r0
 8016b50:	460b      	mov	r3, r1
 8016b52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016b56:	f7ea f807 	bl	8000b68 <__aeabi_dcmpgt>
 8016b5a:	2800      	cmp	r0, #0
 8016b5c:	d163      	bne.n	8016c26 <_dtoa_r+0x6be>
 8016b5e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8016b62:	49a8      	ldr	r1, [pc, #672]	@ (8016e04 <_dtoa_r+0x89c>)
 8016b64:	2000      	movs	r0, #0
 8016b66:	f7e9 fbb7 	bl	80002d8 <__aeabi_dsub>
 8016b6a:	4602      	mov	r2, r0
 8016b6c:	460b      	mov	r3, r1
 8016b6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016b72:	f7e9 ffdb 	bl	8000b2c <__aeabi_dcmplt>
 8016b76:	2800      	cmp	r0, #0
 8016b78:	f43f af14 	beq.w	80169a4 <_dtoa_r+0x43c>
 8016b7c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8016b7e:	1e73      	subs	r3, r6, #1
 8016b80:	9313      	str	r3, [sp, #76]	@ 0x4c
 8016b82:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8016b86:	2b30      	cmp	r3, #48	@ 0x30
 8016b88:	d0f8      	beq.n	8016b7c <_dtoa_r+0x614>
 8016b8a:	4647      	mov	r7, r8
 8016b8c:	e03b      	b.n	8016c06 <_dtoa_r+0x69e>
 8016b8e:	4b9e      	ldr	r3, [pc, #632]	@ (8016e08 <_dtoa_r+0x8a0>)
 8016b90:	f7e9 fd5a 	bl	8000648 <__aeabi_dmul>
 8016b94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016b98:	e7bc      	b.n	8016b14 <_dtoa_r+0x5ac>
 8016b9a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8016b9e:	4656      	mov	r6, sl
 8016ba0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016ba4:	4620      	mov	r0, r4
 8016ba6:	4629      	mov	r1, r5
 8016ba8:	f7e9 fe78 	bl	800089c <__aeabi_ddiv>
 8016bac:	f7e9 fffc 	bl	8000ba8 <__aeabi_d2iz>
 8016bb0:	4680      	mov	r8, r0
 8016bb2:	f7e9 fcdf 	bl	8000574 <__aeabi_i2d>
 8016bb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016bba:	f7e9 fd45 	bl	8000648 <__aeabi_dmul>
 8016bbe:	4602      	mov	r2, r0
 8016bc0:	460b      	mov	r3, r1
 8016bc2:	4620      	mov	r0, r4
 8016bc4:	4629      	mov	r1, r5
 8016bc6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8016bca:	f7e9 fb85 	bl	80002d8 <__aeabi_dsub>
 8016bce:	f806 4b01 	strb.w	r4, [r6], #1
 8016bd2:	9d03      	ldr	r5, [sp, #12]
 8016bd4:	eba6 040a 	sub.w	r4, r6, sl
 8016bd8:	42a5      	cmp	r5, r4
 8016bda:	4602      	mov	r2, r0
 8016bdc:	460b      	mov	r3, r1
 8016bde:	d133      	bne.n	8016c48 <_dtoa_r+0x6e0>
 8016be0:	f7e9 fb7c 	bl	80002dc <__adddf3>
 8016be4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016be8:	4604      	mov	r4, r0
 8016bea:	460d      	mov	r5, r1
 8016bec:	f7e9 ffbc 	bl	8000b68 <__aeabi_dcmpgt>
 8016bf0:	b9c0      	cbnz	r0, 8016c24 <_dtoa_r+0x6bc>
 8016bf2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016bf6:	4620      	mov	r0, r4
 8016bf8:	4629      	mov	r1, r5
 8016bfa:	f7e9 ff8d 	bl	8000b18 <__aeabi_dcmpeq>
 8016bfe:	b110      	cbz	r0, 8016c06 <_dtoa_r+0x69e>
 8016c00:	f018 0f01 	tst.w	r8, #1
 8016c04:	d10e      	bne.n	8016c24 <_dtoa_r+0x6bc>
 8016c06:	9902      	ldr	r1, [sp, #8]
 8016c08:	4648      	mov	r0, r9
 8016c0a:	f000 fbbd 	bl	8017388 <_Bfree>
 8016c0e:	2300      	movs	r3, #0
 8016c10:	7033      	strb	r3, [r6, #0]
 8016c12:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016c14:	3701      	adds	r7, #1
 8016c16:	601f      	str	r7, [r3, #0]
 8016c18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016c1a:	2b00      	cmp	r3, #0
 8016c1c:	f000 824b 	beq.w	80170b6 <_dtoa_r+0xb4e>
 8016c20:	601e      	str	r6, [r3, #0]
 8016c22:	e248      	b.n	80170b6 <_dtoa_r+0xb4e>
 8016c24:	46b8      	mov	r8, r7
 8016c26:	4633      	mov	r3, r6
 8016c28:	461e      	mov	r6, r3
 8016c2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016c2e:	2a39      	cmp	r2, #57	@ 0x39
 8016c30:	d106      	bne.n	8016c40 <_dtoa_r+0x6d8>
 8016c32:	459a      	cmp	sl, r3
 8016c34:	d1f8      	bne.n	8016c28 <_dtoa_r+0x6c0>
 8016c36:	2230      	movs	r2, #48	@ 0x30
 8016c38:	f108 0801 	add.w	r8, r8, #1
 8016c3c:	f88a 2000 	strb.w	r2, [sl]
 8016c40:	781a      	ldrb	r2, [r3, #0]
 8016c42:	3201      	adds	r2, #1
 8016c44:	701a      	strb	r2, [r3, #0]
 8016c46:	e7a0      	b.n	8016b8a <_dtoa_r+0x622>
 8016c48:	4b6f      	ldr	r3, [pc, #444]	@ (8016e08 <_dtoa_r+0x8a0>)
 8016c4a:	2200      	movs	r2, #0
 8016c4c:	f7e9 fcfc 	bl	8000648 <__aeabi_dmul>
 8016c50:	2200      	movs	r2, #0
 8016c52:	2300      	movs	r3, #0
 8016c54:	4604      	mov	r4, r0
 8016c56:	460d      	mov	r5, r1
 8016c58:	f7e9 ff5e 	bl	8000b18 <__aeabi_dcmpeq>
 8016c5c:	2800      	cmp	r0, #0
 8016c5e:	d09f      	beq.n	8016ba0 <_dtoa_r+0x638>
 8016c60:	e7d1      	b.n	8016c06 <_dtoa_r+0x69e>
 8016c62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016c64:	2a00      	cmp	r2, #0
 8016c66:	f000 80ea 	beq.w	8016e3e <_dtoa_r+0x8d6>
 8016c6a:	9a07      	ldr	r2, [sp, #28]
 8016c6c:	2a01      	cmp	r2, #1
 8016c6e:	f300 80cd 	bgt.w	8016e0c <_dtoa_r+0x8a4>
 8016c72:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8016c74:	2a00      	cmp	r2, #0
 8016c76:	f000 80c1 	beq.w	8016dfc <_dtoa_r+0x894>
 8016c7a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8016c7e:	9c08      	ldr	r4, [sp, #32]
 8016c80:	9e00      	ldr	r6, [sp, #0]
 8016c82:	9a00      	ldr	r2, [sp, #0]
 8016c84:	441a      	add	r2, r3
 8016c86:	9200      	str	r2, [sp, #0]
 8016c88:	9a06      	ldr	r2, [sp, #24]
 8016c8a:	2101      	movs	r1, #1
 8016c8c:	441a      	add	r2, r3
 8016c8e:	4648      	mov	r0, r9
 8016c90:	9206      	str	r2, [sp, #24]
 8016c92:	f000 fc2d 	bl	80174f0 <__i2b>
 8016c96:	4605      	mov	r5, r0
 8016c98:	b166      	cbz	r6, 8016cb4 <_dtoa_r+0x74c>
 8016c9a:	9b06      	ldr	r3, [sp, #24]
 8016c9c:	2b00      	cmp	r3, #0
 8016c9e:	dd09      	ble.n	8016cb4 <_dtoa_r+0x74c>
 8016ca0:	42b3      	cmp	r3, r6
 8016ca2:	9a00      	ldr	r2, [sp, #0]
 8016ca4:	bfa8      	it	ge
 8016ca6:	4633      	movge	r3, r6
 8016ca8:	1ad2      	subs	r2, r2, r3
 8016caa:	9200      	str	r2, [sp, #0]
 8016cac:	9a06      	ldr	r2, [sp, #24]
 8016cae:	1af6      	subs	r6, r6, r3
 8016cb0:	1ad3      	subs	r3, r2, r3
 8016cb2:	9306      	str	r3, [sp, #24]
 8016cb4:	9b08      	ldr	r3, [sp, #32]
 8016cb6:	b30b      	cbz	r3, 8016cfc <_dtoa_r+0x794>
 8016cb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016cba:	2b00      	cmp	r3, #0
 8016cbc:	f000 80c6 	beq.w	8016e4c <_dtoa_r+0x8e4>
 8016cc0:	2c00      	cmp	r4, #0
 8016cc2:	f000 80c0 	beq.w	8016e46 <_dtoa_r+0x8de>
 8016cc6:	4629      	mov	r1, r5
 8016cc8:	4622      	mov	r2, r4
 8016cca:	4648      	mov	r0, r9
 8016ccc:	f000 fcc8 	bl	8017660 <__pow5mult>
 8016cd0:	9a02      	ldr	r2, [sp, #8]
 8016cd2:	4601      	mov	r1, r0
 8016cd4:	4605      	mov	r5, r0
 8016cd6:	4648      	mov	r0, r9
 8016cd8:	f000 fc20 	bl	801751c <__multiply>
 8016cdc:	9902      	ldr	r1, [sp, #8]
 8016cde:	4680      	mov	r8, r0
 8016ce0:	4648      	mov	r0, r9
 8016ce2:	f000 fb51 	bl	8017388 <_Bfree>
 8016ce6:	9b08      	ldr	r3, [sp, #32]
 8016ce8:	1b1b      	subs	r3, r3, r4
 8016cea:	9308      	str	r3, [sp, #32]
 8016cec:	f000 80b1 	beq.w	8016e52 <_dtoa_r+0x8ea>
 8016cf0:	9a08      	ldr	r2, [sp, #32]
 8016cf2:	4641      	mov	r1, r8
 8016cf4:	4648      	mov	r0, r9
 8016cf6:	f000 fcb3 	bl	8017660 <__pow5mult>
 8016cfa:	9002      	str	r0, [sp, #8]
 8016cfc:	2101      	movs	r1, #1
 8016cfe:	4648      	mov	r0, r9
 8016d00:	f000 fbf6 	bl	80174f0 <__i2b>
 8016d04:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016d06:	4604      	mov	r4, r0
 8016d08:	2b00      	cmp	r3, #0
 8016d0a:	f000 81d8 	beq.w	80170be <_dtoa_r+0xb56>
 8016d0e:	461a      	mov	r2, r3
 8016d10:	4601      	mov	r1, r0
 8016d12:	4648      	mov	r0, r9
 8016d14:	f000 fca4 	bl	8017660 <__pow5mult>
 8016d18:	9b07      	ldr	r3, [sp, #28]
 8016d1a:	2b01      	cmp	r3, #1
 8016d1c:	4604      	mov	r4, r0
 8016d1e:	f300 809f 	bgt.w	8016e60 <_dtoa_r+0x8f8>
 8016d22:	9b04      	ldr	r3, [sp, #16]
 8016d24:	2b00      	cmp	r3, #0
 8016d26:	f040 8097 	bne.w	8016e58 <_dtoa_r+0x8f0>
 8016d2a:	9b05      	ldr	r3, [sp, #20]
 8016d2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016d30:	2b00      	cmp	r3, #0
 8016d32:	f040 8093 	bne.w	8016e5c <_dtoa_r+0x8f4>
 8016d36:	9b05      	ldr	r3, [sp, #20]
 8016d38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8016d3c:	0d1b      	lsrs	r3, r3, #20
 8016d3e:	051b      	lsls	r3, r3, #20
 8016d40:	b133      	cbz	r3, 8016d50 <_dtoa_r+0x7e8>
 8016d42:	9b00      	ldr	r3, [sp, #0]
 8016d44:	3301      	adds	r3, #1
 8016d46:	9300      	str	r3, [sp, #0]
 8016d48:	9b06      	ldr	r3, [sp, #24]
 8016d4a:	3301      	adds	r3, #1
 8016d4c:	9306      	str	r3, [sp, #24]
 8016d4e:	2301      	movs	r3, #1
 8016d50:	9308      	str	r3, [sp, #32]
 8016d52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016d54:	2b00      	cmp	r3, #0
 8016d56:	f000 81b8 	beq.w	80170ca <_dtoa_r+0xb62>
 8016d5a:	6923      	ldr	r3, [r4, #16]
 8016d5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016d60:	6918      	ldr	r0, [r3, #16]
 8016d62:	f000 fb79 	bl	8017458 <__hi0bits>
 8016d66:	f1c0 0020 	rsb	r0, r0, #32
 8016d6a:	9b06      	ldr	r3, [sp, #24]
 8016d6c:	4418      	add	r0, r3
 8016d6e:	f010 001f 	ands.w	r0, r0, #31
 8016d72:	f000 8082 	beq.w	8016e7a <_dtoa_r+0x912>
 8016d76:	f1c0 0320 	rsb	r3, r0, #32
 8016d7a:	2b04      	cmp	r3, #4
 8016d7c:	dd73      	ble.n	8016e66 <_dtoa_r+0x8fe>
 8016d7e:	9b00      	ldr	r3, [sp, #0]
 8016d80:	f1c0 001c 	rsb	r0, r0, #28
 8016d84:	4403      	add	r3, r0
 8016d86:	9300      	str	r3, [sp, #0]
 8016d88:	9b06      	ldr	r3, [sp, #24]
 8016d8a:	4403      	add	r3, r0
 8016d8c:	4406      	add	r6, r0
 8016d8e:	9306      	str	r3, [sp, #24]
 8016d90:	9b00      	ldr	r3, [sp, #0]
 8016d92:	2b00      	cmp	r3, #0
 8016d94:	dd05      	ble.n	8016da2 <_dtoa_r+0x83a>
 8016d96:	9902      	ldr	r1, [sp, #8]
 8016d98:	461a      	mov	r2, r3
 8016d9a:	4648      	mov	r0, r9
 8016d9c:	f000 fcba 	bl	8017714 <__lshift>
 8016da0:	9002      	str	r0, [sp, #8]
 8016da2:	9b06      	ldr	r3, [sp, #24]
 8016da4:	2b00      	cmp	r3, #0
 8016da6:	dd05      	ble.n	8016db4 <_dtoa_r+0x84c>
 8016da8:	4621      	mov	r1, r4
 8016daa:	461a      	mov	r2, r3
 8016dac:	4648      	mov	r0, r9
 8016dae:	f000 fcb1 	bl	8017714 <__lshift>
 8016db2:	4604      	mov	r4, r0
 8016db4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016db6:	2b00      	cmp	r3, #0
 8016db8:	d061      	beq.n	8016e7e <_dtoa_r+0x916>
 8016dba:	9802      	ldr	r0, [sp, #8]
 8016dbc:	4621      	mov	r1, r4
 8016dbe:	f000 fd15 	bl	80177ec <__mcmp>
 8016dc2:	2800      	cmp	r0, #0
 8016dc4:	da5b      	bge.n	8016e7e <_dtoa_r+0x916>
 8016dc6:	2300      	movs	r3, #0
 8016dc8:	9902      	ldr	r1, [sp, #8]
 8016dca:	220a      	movs	r2, #10
 8016dcc:	4648      	mov	r0, r9
 8016dce:	f000 fafd 	bl	80173cc <__multadd>
 8016dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016dd4:	9002      	str	r0, [sp, #8]
 8016dd6:	f107 38ff 	add.w	r8, r7, #4294967295
 8016dda:	2b00      	cmp	r3, #0
 8016ddc:	f000 8177 	beq.w	80170ce <_dtoa_r+0xb66>
 8016de0:	4629      	mov	r1, r5
 8016de2:	2300      	movs	r3, #0
 8016de4:	220a      	movs	r2, #10
 8016de6:	4648      	mov	r0, r9
 8016de8:	f000 faf0 	bl	80173cc <__multadd>
 8016dec:	f1bb 0f00 	cmp.w	fp, #0
 8016df0:	4605      	mov	r5, r0
 8016df2:	dc6f      	bgt.n	8016ed4 <_dtoa_r+0x96c>
 8016df4:	9b07      	ldr	r3, [sp, #28]
 8016df6:	2b02      	cmp	r3, #2
 8016df8:	dc49      	bgt.n	8016e8e <_dtoa_r+0x926>
 8016dfa:	e06b      	b.n	8016ed4 <_dtoa_r+0x96c>
 8016dfc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8016dfe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8016e02:	e73c      	b.n	8016c7e <_dtoa_r+0x716>
 8016e04:	3fe00000 	.word	0x3fe00000
 8016e08:	40240000 	.word	0x40240000
 8016e0c:	9b03      	ldr	r3, [sp, #12]
 8016e0e:	1e5c      	subs	r4, r3, #1
 8016e10:	9b08      	ldr	r3, [sp, #32]
 8016e12:	42a3      	cmp	r3, r4
 8016e14:	db09      	blt.n	8016e2a <_dtoa_r+0x8c2>
 8016e16:	1b1c      	subs	r4, r3, r4
 8016e18:	9b03      	ldr	r3, [sp, #12]
 8016e1a:	2b00      	cmp	r3, #0
 8016e1c:	f6bf af30 	bge.w	8016c80 <_dtoa_r+0x718>
 8016e20:	9b00      	ldr	r3, [sp, #0]
 8016e22:	9a03      	ldr	r2, [sp, #12]
 8016e24:	1a9e      	subs	r6, r3, r2
 8016e26:	2300      	movs	r3, #0
 8016e28:	e72b      	b.n	8016c82 <_dtoa_r+0x71a>
 8016e2a:	9b08      	ldr	r3, [sp, #32]
 8016e2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016e2e:	9408      	str	r4, [sp, #32]
 8016e30:	1ae3      	subs	r3, r4, r3
 8016e32:	441a      	add	r2, r3
 8016e34:	9e00      	ldr	r6, [sp, #0]
 8016e36:	9b03      	ldr	r3, [sp, #12]
 8016e38:	920d      	str	r2, [sp, #52]	@ 0x34
 8016e3a:	2400      	movs	r4, #0
 8016e3c:	e721      	b.n	8016c82 <_dtoa_r+0x71a>
 8016e3e:	9c08      	ldr	r4, [sp, #32]
 8016e40:	9e00      	ldr	r6, [sp, #0]
 8016e42:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8016e44:	e728      	b.n	8016c98 <_dtoa_r+0x730>
 8016e46:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8016e4a:	e751      	b.n	8016cf0 <_dtoa_r+0x788>
 8016e4c:	9a08      	ldr	r2, [sp, #32]
 8016e4e:	9902      	ldr	r1, [sp, #8]
 8016e50:	e750      	b.n	8016cf4 <_dtoa_r+0x78c>
 8016e52:	f8cd 8008 	str.w	r8, [sp, #8]
 8016e56:	e751      	b.n	8016cfc <_dtoa_r+0x794>
 8016e58:	2300      	movs	r3, #0
 8016e5a:	e779      	b.n	8016d50 <_dtoa_r+0x7e8>
 8016e5c:	9b04      	ldr	r3, [sp, #16]
 8016e5e:	e777      	b.n	8016d50 <_dtoa_r+0x7e8>
 8016e60:	2300      	movs	r3, #0
 8016e62:	9308      	str	r3, [sp, #32]
 8016e64:	e779      	b.n	8016d5a <_dtoa_r+0x7f2>
 8016e66:	d093      	beq.n	8016d90 <_dtoa_r+0x828>
 8016e68:	9a00      	ldr	r2, [sp, #0]
 8016e6a:	331c      	adds	r3, #28
 8016e6c:	441a      	add	r2, r3
 8016e6e:	9200      	str	r2, [sp, #0]
 8016e70:	9a06      	ldr	r2, [sp, #24]
 8016e72:	441a      	add	r2, r3
 8016e74:	441e      	add	r6, r3
 8016e76:	9206      	str	r2, [sp, #24]
 8016e78:	e78a      	b.n	8016d90 <_dtoa_r+0x828>
 8016e7a:	4603      	mov	r3, r0
 8016e7c:	e7f4      	b.n	8016e68 <_dtoa_r+0x900>
 8016e7e:	9b03      	ldr	r3, [sp, #12]
 8016e80:	2b00      	cmp	r3, #0
 8016e82:	46b8      	mov	r8, r7
 8016e84:	dc20      	bgt.n	8016ec8 <_dtoa_r+0x960>
 8016e86:	469b      	mov	fp, r3
 8016e88:	9b07      	ldr	r3, [sp, #28]
 8016e8a:	2b02      	cmp	r3, #2
 8016e8c:	dd1e      	ble.n	8016ecc <_dtoa_r+0x964>
 8016e8e:	f1bb 0f00 	cmp.w	fp, #0
 8016e92:	f47f adb1 	bne.w	80169f8 <_dtoa_r+0x490>
 8016e96:	4621      	mov	r1, r4
 8016e98:	465b      	mov	r3, fp
 8016e9a:	2205      	movs	r2, #5
 8016e9c:	4648      	mov	r0, r9
 8016e9e:	f000 fa95 	bl	80173cc <__multadd>
 8016ea2:	4601      	mov	r1, r0
 8016ea4:	4604      	mov	r4, r0
 8016ea6:	9802      	ldr	r0, [sp, #8]
 8016ea8:	f000 fca0 	bl	80177ec <__mcmp>
 8016eac:	2800      	cmp	r0, #0
 8016eae:	f77f ada3 	ble.w	80169f8 <_dtoa_r+0x490>
 8016eb2:	4656      	mov	r6, sl
 8016eb4:	2331      	movs	r3, #49	@ 0x31
 8016eb6:	f806 3b01 	strb.w	r3, [r6], #1
 8016eba:	f108 0801 	add.w	r8, r8, #1
 8016ebe:	e59f      	b.n	8016a00 <_dtoa_r+0x498>
 8016ec0:	9c03      	ldr	r4, [sp, #12]
 8016ec2:	46b8      	mov	r8, r7
 8016ec4:	4625      	mov	r5, r4
 8016ec6:	e7f4      	b.n	8016eb2 <_dtoa_r+0x94a>
 8016ec8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8016ecc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016ece:	2b00      	cmp	r3, #0
 8016ed0:	f000 8101 	beq.w	80170d6 <_dtoa_r+0xb6e>
 8016ed4:	2e00      	cmp	r6, #0
 8016ed6:	dd05      	ble.n	8016ee4 <_dtoa_r+0x97c>
 8016ed8:	4629      	mov	r1, r5
 8016eda:	4632      	mov	r2, r6
 8016edc:	4648      	mov	r0, r9
 8016ede:	f000 fc19 	bl	8017714 <__lshift>
 8016ee2:	4605      	mov	r5, r0
 8016ee4:	9b08      	ldr	r3, [sp, #32]
 8016ee6:	2b00      	cmp	r3, #0
 8016ee8:	d05c      	beq.n	8016fa4 <_dtoa_r+0xa3c>
 8016eea:	6869      	ldr	r1, [r5, #4]
 8016eec:	4648      	mov	r0, r9
 8016eee:	f000 fa0b 	bl	8017308 <_Balloc>
 8016ef2:	4606      	mov	r6, r0
 8016ef4:	b928      	cbnz	r0, 8016f02 <_dtoa_r+0x99a>
 8016ef6:	4b82      	ldr	r3, [pc, #520]	@ (8017100 <_dtoa_r+0xb98>)
 8016ef8:	4602      	mov	r2, r0
 8016efa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8016efe:	f7ff bb4a 	b.w	8016596 <_dtoa_r+0x2e>
 8016f02:	692a      	ldr	r2, [r5, #16]
 8016f04:	3202      	adds	r2, #2
 8016f06:	0092      	lsls	r2, r2, #2
 8016f08:	f105 010c 	add.w	r1, r5, #12
 8016f0c:	300c      	adds	r0, #12
 8016f0e:	f7ff fa94 	bl	801643a <memcpy>
 8016f12:	2201      	movs	r2, #1
 8016f14:	4631      	mov	r1, r6
 8016f16:	4648      	mov	r0, r9
 8016f18:	f000 fbfc 	bl	8017714 <__lshift>
 8016f1c:	f10a 0301 	add.w	r3, sl, #1
 8016f20:	9300      	str	r3, [sp, #0]
 8016f22:	eb0a 030b 	add.w	r3, sl, fp
 8016f26:	9308      	str	r3, [sp, #32]
 8016f28:	9b04      	ldr	r3, [sp, #16]
 8016f2a:	f003 0301 	and.w	r3, r3, #1
 8016f2e:	462f      	mov	r7, r5
 8016f30:	9306      	str	r3, [sp, #24]
 8016f32:	4605      	mov	r5, r0
 8016f34:	9b00      	ldr	r3, [sp, #0]
 8016f36:	9802      	ldr	r0, [sp, #8]
 8016f38:	4621      	mov	r1, r4
 8016f3a:	f103 3bff 	add.w	fp, r3, #4294967295
 8016f3e:	f7ff fa8a 	bl	8016456 <quorem>
 8016f42:	4603      	mov	r3, r0
 8016f44:	3330      	adds	r3, #48	@ 0x30
 8016f46:	9003      	str	r0, [sp, #12]
 8016f48:	4639      	mov	r1, r7
 8016f4a:	9802      	ldr	r0, [sp, #8]
 8016f4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8016f4e:	f000 fc4d 	bl	80177ec <__mcmp>
 8016f52:	462a      	mov	r2, r5
 8016f54:	9004      	str	r0, [sp, #16]
 8016f56:	4621      	mov	r1, r4
 8016f58:	4648      	mov	r0, r9
 8016f5a:	f000 fc63 	bl	8017824 <__mdiff>
 8016f5e:	68c2      	ldr	r2, [r0, #12]
 8016f60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016f62:	4606      	mov	r6, r0
 8016f64:	bb02      	cbnz	r2, 8016fa8 <_dtoa_r+0xa40>
 8016f66:	4601      	mov	r1, r0
 8016f68:	9802      	ldr	r0, [sp, #8]
 8016f6a:	f000 fc3f 	bl	80177ec <__mcmp>
 8016f6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016f70:	4602      	mov	r2, r0
 8016f72:	4631      	mov	r1, r6
 8016f74:	4648      	mov	r0, r9
 8016f76:	920c      	str	r2, [sp, #48]	@ 0x30
 8016f78:	9309      	str	r3, [sp, #36]	@ 0x24
 8016f7a:	f000 fa05 	bl	8017388 <_Bfree>
 8016f7e:	9b07      	ldr	r3, [sp, #28]
 8016f80:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8016f82:	9e00      	ldr	r6, [sp, #0]
 8016f84:	ea42 0103 	orr.w	r1, r2, r3
 8016f88:	9b06      	ldr	r3, [sp, #24]
 8016f8a:	4319      	orrs	r1, r3
 8016f8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016f8e:	d10d      	bne.n	8016fac <_dtoa_r+0xa44>
 8016f90:	2b39      	cmp	r3, #57	@ 0x39
 8016f92:	d027      	beq.n	8016fe4 <_dtoa_r+0xa7c>
 8016f94:	9a04      	ldr	r2, [sp, #16]
 8016f96:	2a00      	cmp	r2, #0
 8016f98:	dd01      	ble.n	8016f9e <_dtoa_r+0xa36>
 8016f9a:	9b03      	ldr	r3, [sp, #12]
 8016f9c:	3331      	adds	r3, #49	@ 0x31
 8016f9e:	f88b 3000 	strb.w	r3, [fp]
 8016fa2:	e52e      	b.n	8016a02 <_dtoa_r+0x49a>
 8016fa4:	4628      	mov	r0, r5
 8016fa6:	e7b9      	b.n	8016f1c <_dtoa_r+0x9b4>
 8016fa8:	2201      	movs	r2, #1
 8016faa:	e7e2      	b.n	8016f72 <_dtoa_r+0xa0a>
 8016fac:	9904      	ldr	r1, [sp, #16]
 8016fae:	2900      	cmp	r1, #0
 8016fb0:	db04      	blt.n	8016fbc <_dtoa_r+0xa54>
 8016fb2:	9807      	ldr	r0, [sp, #28]
 8016fb4:	4301      	orrs	r1, r0
 8016fb6:	9806      	ldr	r0, [sp, #24]
 8016fb8:	4301      	orrs	r1, r0
 8016fba:	d120      	bne.n	8016ffe <_dtoa_r+0xa96>
 8016fbc:	2a00      	cmp	r2, #0
 8016fbe:	ddee      	ble.n	8016f9e <_dtoa_r+0xa36>
 8016fc0:	9902      	ldr	r1, [sp, #8]
 8016fc2:	9300      	str	r3, [sp, #0]
 8016fc4:	2201      	movs	r2, #1
 8016fc6:	4648      	mov	r0, r9
 8016fc8:	f000 fba4 	bl	8017714 <__lshift>
 8016fcc:	4621      	mov	r1, r4
 8016fce:	9002      	str	r0, [sp, #8]
 8016fd0:	f000 fc0c 	bl	80177ec <__mcmp>
 8016fd4:	2800      	cmp	r0, #0
 8016fd6:	9b00      	ldr	r3, [sp, #0]
 8016fd8:	dc02      	bgt.n	8016fe0 <_dtoa_r+0xa78>
 8016fda:	d1e0      	bne.n	8016f9e <_dtoa_r+0xa36>
 8016fdc:	07da      	lsls	r2, r3, #31
 8016fde:	d5de      	bpl.n	8016f9e <_dtoa_r+0xa36>
 8016fe0:	2b39      	cmp	r3, #57	@ 0x39
 8016fe2:	d1da      	bne.n	8016f9a <_dtoa_r+0xa32>
 8016fe4:	2339      	movs	r3, #57	@ 0x39
 8016fe6:	f88b 3000 	strb.w	r3, [fp]
 8016fea:	4633      	mov	r3, r6
 8016fec:	461e      	mov	r6, r3
 8016fee:	3b01      	subs	r3, #1
 8016ff0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8016ff4:	2a39      	cmp	r2, #57	@ 0x39
 8016ff6:	d04e      	beq.n	8017096 <_dtoa_r+0xb2e>
 8016ff8:	3201      	adds	r2, #1
 8016ffa:	701a      	strb	r2, [r3, #0]
 8016ffc:	e501      	b.n	8016a02 <_dtoa_r+0x49a>
 8016ffe:	2a00      	cmp	r2, #0
 8017000:	dd03      	ble.n	801700a <_dtoa_r+0xaa2>
 8017002:	2b39      	cmp	r3, #57	@ 0x39
 8017004:	d0ee      	beq.n	8016fe4 <_dtoa_r+0xa7c>
 8017006:	3301      	adds	r3, #1
 8017008:	e7c9      	b.n	8016f9e <_dtoa_r+0xa36>
 801700a:	9a00      	ldr	r2, [sp, #0]
 801700c:	9908      	ldr	r1, [sp, #32]
 801700e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8017012:	428a      	cmp	r2, r1
 8017014:	d028      	beq.n	8017068 <_dtoa_r+0xb00>
 8017016:	9902      	ldr	r1, [sp, #8]
 8017018:	2300      	movs	r3, #0
 801701a:	220a      	movs	r2, #10
 801701c:	4648      	mov	r0, r9
 801701e:	f000 f9d5 	bl	80173cc <__multadd>
 8017022:	42af      	cmp	r7, r5
 8017024:	9002      	str	r0, [sp, #8]
 8017026:	f04f 0300 	mov.w	r3, #0
 801702a:	f04f 020a 	mov.w	r2, #10
 801702e:	4639      	mov	r1, r7
 8017030:	4648      	mov	r0, r9
 8017032:	d107      	bne.n	8017044 <_dtoa_r+0xadc>
 8017034:	f000 f9ca 	bl	80173cc <__multadd>
 8017038:	4607      	mov	r7, r0
 801703a:	4605      	mov	r5, r0
 801703c:	9b00      	ldr	r3, [sp, #0]
 801703e:	3301      	adds	r3, #1
 8017040:	9300      	str	r3, [sp, #0]
 8017042:	e777      	b.n	8016f34 <_dtoa_r+0x9cc>
 8017044:	f000 f9c2 	bl	80173cc <__multadd>
 8017048:	4629      	mov	r1, r5
 801704a:	4607      	mov	r7, r0
 801704c:	2300      	movs	r3, #0
 801704e:	220a      	movs	r2, #10
 8017050:	4648      	mov	r0, r9
 8017052:	f000 f9bb 	bl	80173cc <__multadd>
 8017056:	4605      	mov	r5, r0
 8017058:	e7f0      	b.n	801703c <_dtoa_r+0xad4>
 801705a:	f1bb 0f00 	cmp.w	fp, #0
 801705e:	bfcc      	ite	gt
 8017060:	465e      	movgt	r6, fp
 8017062:	2601      	movle	r6, #1
 8017064:	4456      	add	r6, sl
 8017066:	2700      	movs	r7, #0
 8017068:	9902      	ldr	r1, [sp, #8]
 801706a:	9300      	str	r3, [sp, #0]
 801706c:	2201      	movs	r2, #1
 801706e:	4648      	mov	r0, r9
 8017070:	f000 fb50 	bl	8017714 <__lshift>
 8017074:	4621      	mov	r1, r4
 8017076:	9002      	str	r0, [sp, #8]
 8017078:	f000 fbb8 	bl	80177ec <__mcmp>
 801707c:	2800      	cmp	r0, #0
 801707e:	dcb4      	bgt.n	8016fea <_dtoa_r+0xa82>
 8017080:	d102      	bne.n	8017088 <_dtoa_r+0xb20>
 8017082:	9b00      	ldr	r3, [sp, #0]
 8017084:	07db      	lsls	r3, r3, #31
 8017086:	d4b0      	bmi.n	8016fea <_dtoa_r+0xa82>
 8017088:	4633      	mov	r3, r6
 801708a:	461e      	mov	r6, r3
 801708c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8017090:	2a30      	cmp	r2, #48	@ 0x30
 8017092:	d0fa      	beq.n	801708a <_dtoa_r+0xb22>
 8017094:	e4b5      	b.n	8016a02 <_dtoa_r+0x49a>
 8017096:	459a      	cmp	sl, r3
 8017098:	d1a8      	bne.n	8016fec <_dtoa_r+0xa84>
 801709a:	2331      	movs	r3, #49	@ 0x31
 801709c:	f108 0801 	add.w	r8, r8, #1
 80170a0:	f88a 3000 	strb.w	r3, [sl]
 80170a4:	e4ad      	b.n	8016a02 <_dtoa_r+0x49a>
 80170a6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80170a8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8017104 <_dtoa_r+0xb9c>
 80170ac:	b11b      	cbz	r3, 80170b6 <_dtoa_r+0xb4e>
 80170ae:	f10a 0308 	add.w	r3, sl, #8
 80170b2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80170b4:	6013      	str	r3, [r2, #0]
 80170b6:	4650      	mov	r0, sl
 80170b8:	b017      	add	sp, #92	@ 0x5c
 80170ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80170be:	9b07      	ldr	r3, [sp, #28]
 80170c0:	2b01      	cmp	r3, #1
 80170c2:	f77f ae2e 	ble.w	8016d22 <_dtoa_r+0x7ba>
 80170c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80170c8:	9308      	str	r3, [sp, #32]
 80170ca:	2001      	movs	r0, #1
 80170cc:	e64d      	b.n	8016d6a <_dtoa_r+0x802>
 80170ce:	f1bb 0f00 	cmp.w	fp, #0
 80170d2:	f77f aed9 	ble.w	8016e88 <_dtoa_r+0x920>
 80170d6:	4656      	mov	r6, sl
 80170d8:	9802      	ldr	r0, [sp, #8]
 80170da:	4621      	mov	r1, r4
 80170dc:	f7ff f9bb 	bl	8016456 <quorem>
 80170e0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80170e4:	f806 3b01 	strb.w	r3, [r6], #1
 80170e8:	eba6 020a 	sub.w	r2, r6, sl
 80170ec:	4593      	cmp	fp, r2
 80170ee:	ddb4      	ble.n	801705a <_dtoa_r+0xaf2>
 80170f0:	9902      	ldr	r1, [sp, #8]
 80170f2:	2300      	movs	r3, #0
 80170f4:	220a      	movs	r2, #10
 80170f6:	4648      	mov	r0, r9
 80170f8:	f000 f968 	bl	80173cc <__multadd>
 80170fc:	9002      	str	r0, [sp, #8]
 80170fe:	e7eb      	b.n	80170d8 <_dtoa_r+0xb70>
 8017100:	080185b0 	.word	0x080185b0
 8017104:	08018534 	.word	0x08018534

08017108 <_free_r>:
 8017108:	b538      	push	{r3, r4, r5, lr}
 801710a:	4605      	mov	r5, r0
 801710c:	2900      	cmp	r1, #0
 801710e:	d041      	beq.n	8017194 <_free_r+0x8c>
 8017110:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017114:	1f0c      	subs	r4, r1, #4
 8017116:	2b00      	cmp	r3, #0
 8017118:	bfb8      	it	lt
 801711a:	18e4      	addlt	r4, r4, r3
 801711c:	f000 f8e8 	bl	80172f0 <__malloc_lock>
 8017120:	4a1d      	ldr	r2, [pc, #116]	@ (8017198 <_free_r+0x90>)
 8017122:	6813      	ldr	r3, [r2, #0]
 8017124:	b933      	cbnz	r3, 8017134 <_free_r+0x2c>
 8017126:	6063      	str	r3, [r4, #4]
 8017128:	6014      	str	r4, [r2, #0]
 801712a:	4628      	mov	r0, r5
 801712c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017130:	f000 b8e4 	b.w	80172fc <__malloc_unlock>
 8017134:	42a3      	cmp	r3, r4
 8017136:	d908      	bls.n	801714a <_free_r+0x42>
 8017138:	6820      	ldr	r0, [r4, #0]
 801713a:	1821      	adds	r1, r4, r0
 801713c:	428b      	cmp	r3, r1
 801713e:	bf01      	itttt	eq
 8017140:	6819      	ldreq	r1, [r3, #0]
 8017142:	685b      	ldreq	r3, [r3, #4]
 8017144:	1809      	addeq	r1, r1, r0
 8017146:	6021      	streq	r1, [r4, #0]
 8017148:	e7ed      	b.n	8017126 <_free_r+0x1e>
 801714a:	461a      	mov	r2, r3
 801714c:	685b      	ldr	r3, [r3, #4]
 801714e:	b10b      	cbz	r3, 8017154 <_free_r+0x4c>
 8017150:	42a3      	cmp	r3, r4
 8017152:	d9fa      	bls.n	801714a <_free_r+0x42>
 8017154:	6811      	ldr	r1, [r2, #0]
 8017156:	1850      	adds	r0, r2, r1
 8017158:	42a0      	cmp	r0, r4
 801715a:	d10b      	bne.n	8017174 <_free_r+0x6c>
 801715c:	6820      	ldr	r0, [r4, #0]
 801715e:	4401      	add	r1, r0
 8017160:	1850      	adds	r0, r2, r1
 8017162:	4283      	cmp	r3, r0
 8017164:	6011      	str	r1, [r2, #0]
 8017166:	d1e0      	bne.n	801712a <_free_r+0x22>
 8017168:	6818      	ldr	r0, [r3, #0]
 801716a:	685b      	ldr	r3, [r3, #4]
 801716c:	6053      	str	r3, [r2, #4]
 801716e:	4408      	add	r0, r1
 8017170:	6010      	str	r0, [r2, #0]
 8017172:	e7da      	b.n	801712a <_free_r+0x22>
 8017174:	d902      	bls.n	801717c <_free_r+0x74>
 8017176:	230c      	movs	r3, #12
 8017178:	602b      	str	r3, [r5, #0]
 801717a:	e7d6      	b.n	801712a <_free_r+0x22>
 801717c:	6820      	ldr	r0, [r4, #0]
 801717e:	1821      	adds	r1, r4, r0
 8017180:	428b      	cmp	r3, r1
 8017182:	bf04      	itt	eq
 8017184:	6819      	ldreq	r1, [r3, #0]
 8017186:	685b      	ldreq	r3, [r3, #4]
 8017188:	6063      	str	r3, [r4, #4]
 801718a:	bf04      	itt	eq
 801718c:	1809      	addeq	r1, r1, r0
 801718e:	6021      	streq	r1, [r4, #0]
 8017190:	6054      	str	r4, [r2, #4]
 8017192:	e7ca      	b.n	801712a <_free_r+0x22>
 8017194:	bd38      	pop	{r3, r4, r5, pc}
 8017196:	bf00      	nop
 8017198:	20007a28 	.word	0x20007a28

0801719c <malloc>:
 801719c:	4b02      	ldr	r3, [pc, #8]	@ (80171a8 <malloc+0xc>)
 801719e:	4601      	mov	r1, r0
 80171a0:	6818      	ldr	r0, [r3, #0]
 80171a2:	f000 b825 	b.w	80171f0 <_malloc_r>
 80171a6:	bf00      	nop
 80171a8:	20000044 	.word	0x20000044

080171ac <sbrk_aligned>:
 80171ac:	b570      	push	{r4, r5, r6, lr}
 80171ae:	4e0f      	ldr	r6, [pc, #60]	@ (80171ec <sbrk_aligned+0x40>)
 80171b0:	460c      	mov	r4, r1
 80171b2:	6831      	ldr	r1, [r6, #0]
 80171b4:	4605      	mov	r5, r0
 80171b6:	b911      	cbnz	r1, 80171be <sbrk_aligned+0x12>
 80171b8:	f000 fccc 	bl	8017b54 <_sbrk_r>
 80171bc:	6030      	str	r0, [r6, #0]
 80171be:	4621      	mov	r1, r4
 80171c0:	4628      	mov	r0, r5
 80171c2:	f000 fcc7 	bl	8017b54 <_sbrk_r>
 80171c6:	1c43      	adds	r3, r0, #1
 80171c8:	d103      	bne.n	80171d2 <sbrk_aligned+0x26>
 80171ca:	f04f 34ff 	mov.w	r4, #4294967295
 80171ce:	4620      	mov	r0, r4
 80171d0:	bd70      	pop	{r4, r5, r6, pc}
 80171d2:	1cc4      	adds	r4, r0, #3
 80171d4:	f024 0403 	bic.w	r4, r4, #3
 80171d8:	42a0      	cmp	r0, r4
 80171da:	d0f8      	beq.n	80171ce <sbrk_aligned+0x22>
 80171dc:	1a21      	subs	r1, r4, r0
 80171de:	4628      	mov	r0, r5
 80171e0:	f000 fcb8 	bl	8017b54 <_sbrk_r>
 80171e4:	3001      	adds	r0, #1
 80171e6:	d1f2      	bne.n	80171ce <sbrk_aligned+0x22>
 80171e8:	e7ef      	b.n	80171ca <sbrk_aligned+0x1e>
 80171ea:	bf00      	nop
 80171ec:	20007a24 	.word	0x20007a24

080171f0 <_malloc_r>:
 80171f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80171f4:	1ccd      	adds	r5, r1, #3
 80171f6:	f025 0503 	bic.w	r5, r5, #3
 80171fa:	3508      	adds	r5, #8
 80171fc:	2d0c      	cmp	r5, #12
 80171fe:	bf38      	it	cc
 8017200:	250c      	movcc	r5, #12
 8017202:	2d00      	cmp	r5, #0
 8017204:	4606      	mov	r6, r0
 8017206:	db01      	blt.n	801720c <_malloc_r+0x1c>
 8017208:	42a9      	cmp	r1, r5
 801720a:	d904      	bls.n	8017216 <_malloc_r+0x26>
 801720c:	230c      	movs	r3, #12
 801720e:	6033      	str	r3, [r6, #0]
 8017210:	2000      	movs	r0, #0
 8017212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017216:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80172ec <_malloc_r+0xfc>
 801721a:	f000 f869 	bl	80172f0 <__malloc_lock>
 801721e:	f8d8 3000 	ldr.w	r3, [r8]
 8017222:	461c      	mov	r4, r3
 8017224:	bb44      	cbnz	r4, 8017278 <_malloc_r+0x88>
 8017226:	4629      	mov	r1, r5
 8017228:	4630      	mov	r0, r6
 801722a:	f7ff ffbf 	bl	80171ac <sbrk_aligned>
 801722e:	1c43      	adds	r3, r0, #1
 8017230:	4604      	mov	r4, r0
 8017232:	d158      	bne.n	80172e6 <_malloc_r+0xf6>
 8017234:	f8d8 4000 	ldr.w	r4, [r8]
 8017238:	4627      	mov	r7, r4
 801723a:	2f00      	cmp	r7, #0
 801723c:	d143      	bne.n	80172c6 <_malloc_r+0xd6>
 801723e:	2c00      	cmp	r4, #0
 8017240:	d04b      	beq.n	80172da <_malloc_r+0xea>
 8017242:	6823      	ldr	r3, [r4, #0]
 8017244:	4639      	mov	r1, r7
 8017246:	4630      	mov	r0, r6
 8017248:	eb04 0903 	add.w	r9, r4, r3
 801724c:	f000 fc82 	bl	8017b54 <_sbrk_r>
 8017250:	4581      	cmp	r9, r0
 8017252:	d142      	bne.n	80172da <_malloc_r+0xea>
 8017254:	6821      	ldr	r1, [r4, #0]
 8017256:	1a6d      	subs	r5, r5, r1
 8017258:	4629      	mov	r1, r5
 801725a:	4630      	mov	r0, r6
 801725c:	f7ff ffa6 	bl	80171ac <sbrk_aligned>
 8017260:	3001      	adds	r0, #1
 8017262:	d03a      	beq.n	80172da <_malloc_r+0xea>
 8017264:	6823      	ldr	r3, [r4, #0]
 8017266:	442b      	add	r3, r5
 8017268:	6023      	str	r3, [r4, #0]
 801726a:	f8d8 3000 	ldr.w	r3, [r8]
 801726e:	685a      	ldr	r2, [r3, #4]
 8017270:	bb62      	cbnz	r2, 80172cc <_malloc_r+0xdc>
 8017272:	f8c8 7000 	str.w	r7, [r8]
 8017276:	e00f      	b.n	8017298 <_malloc_r+0xa8>
 8017278:	6822      	ldr	r2, [r4, #0]
 801727a:	1b52      	subs	r2, r2, r5
 801727c:	d420      	bmi.n	80172c0 <_malloc_r+0xd0>
 801727e:	2a0b      	cmp	r2, #11
 8017280:	d917      	bls.n	80172b2 <_malloc_r+0xc2>
 8017282:	1961      	adds	r1, r4, r5
 8017284:	42a3      	cmp	r3, r4
 8017286:	6025      	str	r5, [r4, #0]
 8017288:	bf18      	it	ne
 801728a:	6059      	strne	r1, [r3, #4]
 801728c:	6863      	ldr	r3, [r4, #4]
 801728e:	bf08      	it	eq
 8017290:	f8c8 1000 	streq.w	r1, [r8]
 8017294:	5162      	str	r2, [r4, r5]
 8017296:	604b      	str	r3, [r1, #4]
 8017298:	4630      	mov	r0, r6
 801729a:	f000 f82f 	bl	80172fc <__malloc_unlock>
 801729e:	f104 000b 	add.w	r0, r4, #11
 80172a2:	1d23      	adds	r3, r4, #4
 80172a4:	f020 0007 	bic.w	r0, r0, #7
 80172a8:	1ac2      	subs	r2, r0, r3
 80172aa:	bf1c      	itt	ne
 80172ac:	1a1b      	subne	r3, r3, r0
 80172ae:	50a3      	strne	r3, [r4, r2]
 80172b0:	e7af      	b.n	8017212 <_malloc_r+0x22>
 80172b2:	6862      	ldr	r2, [r4, #4]
 80172b4:	42a3      	cmp	r3, r4
 80172b6:	bf0c      	ite	eq
 80172b8:	f8c8 2000 	streq.w	r2, [r8]
 80172bc:	605a      	strne	r2, [r3, #4]
 80172be:	e7eb      	b.n	8017298 <_malloc_r+0xa8>
 80172c0:	4623      	mov	r3, r4
 80172c2:	6864      	ldr	r4, [r4, #4]
 80172c4:	e7ae      	b.n	8017224 <_malloc_r+0x34>
 80172c6:	463c      	mov	r4, r7
 80172c8:	687f      	ldr	r7, [r7, #4]
 80172ca:	e7b6      	b.n	801723a <_malloc_r+0x4a>
 80172cc:	461a      	mov	r2, r3
 80172ce:	685b      	ldr	r3, [r3, #4]
 80172d0:	42a3      	cmp	r3, r4
 80172d2:	d1fb      	bne.n	80172cc <_malloc_r+0xdc>
 80172d4:	2300      	movs	r3, #0
 80172d6:	6053      	str	r3, [r2, #4]
 80172d8:	e7de      	b.n	8017298 <_malloc_r+0xa8>
 80172da:	230c      	movs	r3, #12
 80172dc:	6033      	str	r3, [r6, #0]
 80172de:	4630      	mov	r0, r6
 80172e0:	f000 f80c 	bl	80172fc <__malloc_unlock>
 80172e4:	e794      	b.n	8017210 <_malloc_r+0x20>
 80172e6:	6005      	str	r5, [r0, #0]
 80172e8:	e7d6      	b.n	8017298 <_malloc_r+0xa8>
 80172ea:	bf00      	nop
 80172ec:	20007a28 	.word	0x20007a28

080172f0 <__malloc_lock>:
 80172f0:	4801      	ldr	r0, [pc, #4]	@ (80172f8 <__malloc_lock+0x8>)
 80172f2:	f7ff b8a0 	b.w	8016436 <__retarget_lock_acquire_recursive>
 80172f6:	bf00      	nop
 80172f8:	20007a20 	.word	0x20007a20

080172fc <__malloc_unlock>:
 80172fc:	4801      	ldr	r0, [pc, #4]	@ (8017304 <__malloc_unlock+0x8>)
 80172fe:	f7ff b89b 	b.w	8016438 <__retarget_lock_release_recursive>
 8017302:	bf00      	nop
 8017304:	20007a20 	.word	0x20007a20

08017308 <_Balloc>:
 8017308:	b570      	push	{r4, r5, r6, lr}
 801730a:	69c6      	ldr	r6, [r0, #28]
 801730c:	4604      	mov	r4, r0
 801730e:	460d      	mov	r5, r1
 8017310:	b976      	cbnz	r6, 8017330 <_Balloc+0x28>
 8017312:	2010      	movs	r0, #16
 8017314:	f7ff ff42 	bl	801719c <malloc>
 8017318:	4602      	mov	r2, r0
 801731a:	61e0      	str	r0, [r4, #28]
 801731c:	b920      	cbnz	r0, 8017328 <_Balloc+0x20>
 801731e:	4b18      	ldr	r3, [pc, #96]	@ (8017380 <_Balloc+0x78>)
 8017320:	4818      	ldr	r0, [pc, #96]	@ (8017384 <_Balloc+0x7c>)
 8017322:	216b      	movs	r1, #107	@ 0x6b
 8017324:	f000 fc26 	bl	8017b74 <__assert_func>
 8017328:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801732c:	6006      	str	r6, [r0, #0]
 801732e:	60c6      	str	r6, [r0, #12]
 8017330:	69e6      	ldr	r6, [r4, #28]
 8017332:	68f3      	ldr	r3, [r6, #12]
 8017334:	b183      	cbz	r3, 8017358 <_Balloc+0x50>
 8017336:	69e3      	ldr	r3, [r4, #28]
 8017338:	68db      	ldr	r3, [r3, #12]
 801733a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801733e:	b9b8      	cbnz	r0, 8017370 <_Balloc+0x68>
 8017340:	2101      	movs	r1, #1
 8017342:	fa01 f605 	lsl.w	r6, r1, r5
 8017346:	1d72      	adds	r2, r6, #5
 8017348:	0092      	lsls	r2, r2, #2
 801734a:	4620      	mov	r0, r4
 801734c:	f000 fc30 	bl	8017bb0 <_calloc_r>
 8017350:	b160      	cbz	r0, 801736c <_Balloc+0x64>
 8017352:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8017356:	e00e      	b.n	8017376 <_Balloc+0x6e>
 8017358:	2221      	movs	r2, #33	@ 0x21
 801735a:	2104      	movs	r1, #4
 801735c:	4620      	mov	r0, r4
 801735e:	f000 fc27 	bl	8017bb0 <_calloc_r>
 8017362:	69e3      	ldr	r3, [r4, #28]
 8017364:	60f0      	str	r0, [r6, #12]
 8017366:	68db      	ldr	r3, [r3, #12]
 8017368:	2b00      	cmp	r3, #0
 801736a:	d1e4      	bne.n	8017336 <_Balloc+0x2e>
 801736c:	2000      	movs	r0, #0
 801736e:	bd70      	pop	{r4, r5, r6, pc}
 8017370:	6802      	ldr	r2, [r0, #0]
 8017372:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017376:	2300      	movs	r3, #0
 8017378:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801737c:	e7f7      	b.n	801736e <_Balloc+0x66>
 801737e:	bf00      	nop
 8017380:	08018541 	.word	0x08018541
 8017384:	080185c1 	.word	0x080185c1

08017388 <_Bfree>:
 8017388:	b570      	push	{r4, r5, r6, lr}
 801738a:	69c6      	ldr	r6, [r0, #28]
 801738c:	4605      	mov	r5, r0
 801738e:	460c      	mov	r4, r1
 8017390:	b976      	cbnz	r6, 80173b0 <_Bfree+0x28>
 8017392:	2010      	movs	r0, #16
 8017394:	f7ff ff02 	bl	801719c <malloc>
 8017398:	4602      	mov	r2, r0
 801739a:	61e8      	str	r0, [r5, #28]
 801739c:	b920      	cbnz	r0, 80173a8 <_Bfree+0x20>
 801739e:	4b09      	ldr	r3, [pc, #36]	@ (80173c4 <_Bfree+0x3c>)
 80173a0:	4809      	ldr	r0, [pc, #36]	@ (80173c8 <_Bfree+0x40>)
 80173a2:	218f      	movs	r1, #143	@ 0x8f
 80173a4:	f000 fbe6 	bl	8017b74 <__assert_func>
 80173a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80173ac:	6006      	str	r6, [r0, #0]
 80173ae:	60c6      	str	r6, [r0, #12]
 80173b0:	b13c      	cbz	r4, 80173c2 <_Bfree+0x3a>
 80173b2:	69eb      	ldr	r3, [r5, #28]
 80173b4:	6862      	ldr	r2, [r4, #4]
 80173b6:	68db      	ldr	r3, [r3, #12]
 80173b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80173bc:	6021      	str	r1, [r4, #0]
 80173be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80173c2:	bd70      	pop	{r4, r5, r6, pc}
 80173c4:	08018541 	.word	0x08018541
 80173c8:	080185c1 	.word	0x080185c1

080173cc <__multadd>:
 80173cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80173d0:	690d      	ldr	r5, [r1, #16]
 80173d2:	4607      	mov	r7, r0
 80173d4:	460c      	mov	r4, r1
 80173d6:	461e      	mov	r6, r3
 80173d8:	f101 0c14 	add.w	ip, r1, #20
 80173dc:	2000      	movs	r0, #0
 80173de:	f8dc 3000 	ldr.w	r3, [ip]
 80173e2:	b299      	uxth	r1, r3
 80173e4:	fb02 6101 	mla	r1, r2, r1, r6
 80173e8:	0c1e      	lsrs	r6, r3, #16
 80173ea:	0c0b      	lsrs	r3, r1, #16
 80173ec:	fb02 3306 	mla	r3, r2, r6, r3
 80173f0:	b289      	uxth	r1, r1
 80173f2:	3001      	adds	r0, #1
 80173f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80173f8:	4285      	cmp	r5, r0
 80173fa:	f84c 1b04 	str.w	r1, [ip], #4
 80173fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8017402:	dcec      	bgt.n	80173de <__multadd+0x12>
 8017404:	b30e      	cbz	r6, 801744a <__multadd+0x7e>
 8017406:	68a3      	ldr	r3, [r4, #8]
 8017408:	42ab      	cmp	r3, r5
 801740a:	dc19      	bgt.n	8017440 <__multadd+0x74>
 801740c:	6861      	ldr	r1, [r4, #4]
 801740e:	4638      	mov	r0, r7
 8017410:	3101      	adds	r1, #1
 8017412:	f7ff ff79 	bl	8017308 <_Balloc>
 8017416:	4680      	mov	r8, r0
 8017418:	b928      	cbnz	r0, 8017426 <__multadd+0x5a>
 801741a:	4602      	mov	r2, r0
 801741c:	4b0c      	ldr	r3, [pc, #48]	@ (8017450 <__multadd+0x84>)
 801741e:	480d      	ldr	r0, [pc, #52]	@ (8017454 <__multadd+0x88>)
 8017420:	21ba      	movs	r1, #186	@ 0xba
 8017422:	f000 fba7 	bl	8017b74 <__assert_func>
 8017426:	6922      	ldr	r2, [r4, #16]
 8017428:	3202      	adds	r2, #2
 801742a:	f104 010c 	add.w	r1, r4, #12
 801742e:	0092      	lsls	r2, r2, #2
 8017430:	300c      	adds	r0, #12
 8017432:	f7ff f802 	bl	801643a <memcpy>
 8017436:	4621      	mov	r1, r4
 8017438:	4638      	mov	r0, r7
 801743a:	f7ff ffa5 	bl	8017388 <_Bfree>
 801743e:	4644      	mov	r4, r8
 8017440:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8017444:	3501      	adds	r5, #1
 8017446:	615e      	str	r6, [r3, #20]
 8017448:	6125      	str	r5, [r4, #16]
 801744a:	4620      	mov	r0, r4
 801744c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017450:	080185b0 	.word	0x080185b0
 8017454:	080185c1 	.word	0x080185c1

08017458 <__hi0bits>:
 8017458:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801745c:	4603      	mov	r3, r0
 801745e:	bf36      	itet	cc
 8017460:	0403      	lslcc	r3, r0, #16
 8017462:	2000      	movcs	r0, #0
 8017464:	2010      	movcc	r0, #16
 8017466:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801746a:	bf3c      	itt	cc
 801746c:	021b      	lslcc	r3, r3, #8
 801746e:	3008      	addcc	r0, #8
 8017470:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8017474:	bf3c      	itt	cc
 8017476:	011b      	lslcc	r3, r3, #4
 8017478:	3004      	addcc	r0, #4
 801747a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801747e:	bf3c      	itt	cc
 8017480:	009b      	lslcc	r3, r3, #2
 8017482:	3002      	addcc	r0, #2
 8017484:	2b00      	cmp	r3, #0
 8017486:	db05      	blt.n	8017494 <__hi0bits+0x3c>
 8017488:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801748c:	f100 0001 	add.w	r0, r0, #1
 8017490:	bf08      	it	eq
 8017492:	2020      	moveq	r0, #32
 8017494:	4770      	bx	lr

08017496 <__lo0bits>:
 8017496:	6803      	ldr	r3, [r0, #0]
 8017498:	4602      	mov	r2, r0
 801749a:	f013 0007 	ands.w	r0, r3, #7
 801749e:	d00b      	beq.n	80174b8 <__lo0bits+0x22>
 80174a0:	07d9      	lsls	r1, r3, #31
 80174a2:	d421      	bmi.n	80174e8 <__lo0bits+0x52>
 80174a4:	0798      	lsls	r0, r3, #30
 80174a6:	bf49      	itett	mi
 80174a8:	085b      	lsrmi	r3, r3, #1
 80174aa:	089b      	lsrpl	r3, r3, #2
 80174ac:	2001      	movmi	r0, #1
 80174ae:	6013      	strmi	r3, [r2, #0]
 80174b0:	bf5c      	itt	pl
 80174b2:	6013      	strpl	r3, [r2, #0]
 80174b4:	2002      	movpl	r0, #2
 80174b6:	4770      	bx	lr
 80174b8:	b299      	uxth	r1, r3
 80174ba:	b909      	cbnz	r1, 80174c0 <__lo0bits+0x2a>
 80174bc:	0c1b      	lsrs	r3, r3, #16
 80174be:	2010      	movs	r0, #16
 80174c0:	b2d9      	uxtb	r1, r3
 80174c2:	b909      	cbnz	r1, 80174c8 <__lo0bits+0x32>
 80174c4:	3008      	adds	r0, #8
 80174c6:	0a1b      	lsrs	r3, r3, #8
 80174c8:	0719      	lsls	r1, r3, #28
 80174ca:	bf04      	itt	eq
 80174cc:	091b      	lsreq	r3, r3, #4
 80174ce:	3004      	addeq	r0, #4
 80174d0:	0799      	lsls	r1, r3, #30
 80174d2:	bf04      	itt	eq
 80174d4:	089b      	lsreq	r3, r3, #2
 80174d6:	3002      	addeq	r0, #2
 80174d8:	07d9      	lsls	r1, r3, #31
 80174da:	d403      	bmi.n	80174e4 <__lo0bits+0x4e>
 80174dc:	085b      	lsrs	r3, r3, #1
 80174de:	f100 0001 	add.w	r0, r0, #1
 80174e2:	d003      	beq.n	80174ec <__lo0bits+0x56>
 80174e4:	6013      	str	r3, [r2, #0]
 80174e6:	4770      	bx	lr
 80174e8:	2000      	movs	r0, #0
 80174ea:	4770      	bx	lr
 80174ec:	2020      	movs	r0, #32
 80174ee:	4770      	bx	lr

080174f0 <__i2b>:
 80174f0:	b510      	push	{r4, lr}
 80174f2:	460c      	mov	r4, r1
 80174f4:	2101      	movs	r1, #1
 80174f6:	f7ff ff07 	bl	8017308 <_Balloc>
 80174fa:	4602      	mov	r2, r0
 80174fc:	b928      	cbnz	r0, 801750a <__i2b+0x1a>
 80174fe:	4b05      	ldr	r3, [pc, #20]	@ (8017514 <__i2b+0x24>)
 8017500:	4805      	ldr	r0, [pc, #20]	@ (8017518 <__i2b+0x28>)
 8017502:	f240 1145 	movw	r1, #325	@ 0x145
 8017506:	f000 fb35 	bl	8017b74 <__assert_func>
 801750a:	2301      	movs	r3, #1
 801750c:	6144      	str	r4, [r0, #20]
 801750e:	6103      	str	r3, [r0, #16]
 8017510:	bd10      	pop	{r4, pc}
 8017512:	bf00      	nop
 8017514:	080185b0 	.word	0x080185b0
 8017518:	080185c1 	.word	0x080185c1

0801751c <__multiply>:
 801751c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017520:	4617      	mov	r7, r2
 8017522:	690a      	ldr	r2, [r1, #16]
 8017524:	693b      	ldr	r3, [r7, #16]
 8017526:	429a      	cmp	r2, r3
 8017528:	bfa8      	it	ge
 801752a:	463b      	movge	r3, r7
 801752c:	4689      	mov	r9, r1
 801752e:	bfa4      	itt	ge
 8017530:	460f      	movge	r7, r1
 8017532:	4699      	movge	r9, r3
 8017534:	693d      	ldr	r5, [r7, #16]
 8017536:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801753a:	68bb      	ldr	r3, [r7, #8]
 801753c:	6879      	ldr	r1, [r7, #4]
 801753e:	eb05 060a 	add.w	r6, r5, sl
 8017542:	42b3      	cmp	r3, r6
 8017544:	b085      	sub	sp, #20
 8017546:	bfb8      	it	lt
 8017548:	3101      	addlt	r1, #1
 801754a:	f7ff fedd 	bl	8017308 <_Balloc>
 801754e:	b930      	cbnz	r0, 801755e <__multiply+0x42>
 8017550:	4602      	mov	r2, r0
 8017552:	4b41      	ldr	r3, [pc, #260]	@ (8017658 <__multiply+0x13c>)
 8017554:	4841      	ldr	r0, [pc, #260]	@ (801765c <__multiply+0x140>)
 8017556:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801755a:	f000 fb0b 	bl	8017b74 <__assert_func>
 801755e:	f100 0414 	add.w	r4, r0, #20
 8017562:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8017566:	4623      	mov	r3, r4
 8017568:	2200      	movs	r2, #0
 801756a:	4573      	cmp	r3, lr
 801756c:	d320      	bcc.n	80175b0 <__multiply+0x94>
 801756e:	f107 0814 	add.w	r8, r7, #20
 8017572:	f109 0114 	add.w	r1, r9, #20
 8017576:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801757a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801757e:	9302      	str	r3, [sp, #8]
 8017580:	1beb      	subs	r3, r5, r7
 8017582:	3b15      	subs	r3, #21
 8017584:	f023 0303 	bic.w	r3, r3, #3
 8017588:	3304      	adds	r3, #4
 801758a:	3715      	adds	r7, #21
 801758c:	42bd      	cmp	r5, r7
 801758e:	bf38      	it	cc
 8017590:	2304      	movcc	r3, #4
 8017592:	9301      	str	r3, [sp, #4]
 8017594:	9b02      	ldr	r3, [sp, #8]
 8017596:	9103      	str	r1, [sp, #12]
 8017598:	428b      	cmp	r3, r1
 801759a:	d80c      	bhi.n	80175b6 <__multiply+0x9a>
 801759c:	2e00      	cmp	r6, #0
 801759e:	dd03      	ble.n	80175a8 <__multiply+0x8c>
 80175a0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80175a4:	2b00      	cmp	r3, #0
 80175a6:	d055      	beq.n	8017654 <__multiply+0x138>
 80175a8:	6106      	str	r6, [r0, #16]
 80175aa:	b005      	add	sp, #20
 80175ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80175b0:	f843 2b04 	str.w	r2, [r3], #4
 80175b4:	e7d9      	b.n	801756a <__multiply+0x4e>
 80175b6:	f8b1 a000 	ldrh.w	sl, [r1]
 80175ba:	f1ba 0f00 	cmp.w	sl, #0
 80175be:	d01f      	beq.n	8017600 <__multiply+0xe4>
 80175c0:	46c4      	mov	ip, r8
 80175c2:	46a1      	mov	r9, r4
 80175c4:	2700      	movs	r7, #0
 80175c6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80175ca:	f8d9 3000 	ldr.w	r3, [r9]
 80175ce:	fa1f fb82 	uxth.w	fp, r2
 80175d2:	b29b      	uxth	r3, r3
 80175d4:	fb0a 330b 	mla	r3, sl, fp, r3
 80175d8:	443b      	add	r3, r7
 80175da:	f8d9 7000 	ldr.w	r7, [r9]
 80175de:	0c12      	lsrs	r2, r2, #16
 80175e0:	0c3f      	lsrs	r7, r7, #16
 80175e2:	fb0a 7202 	mla	r2, sl, r2, r7
 80175e6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80175ea:	b29b      	uxth	r3, r3
 80175ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80175f0:	4565      	cmp	r5, ip
 80175f2:	f849 3b04 	str.w	r3, [r9], #4
 80175f6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80175fa:	d8e4      	bhi.n	80175c6 <__multiply+0xaa>
 80175fc:	9b01      	ldr	r3, [sp, #4]
 80175fe:	50e7      	str	r7, [r4, r3]
 8017600:	9b03      	ldr	r3, [sp, #12]
 8017602:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8017606:	3104      	adds	r1, #4
 8017608:	f1b9 0f00 	cmp.w	r9, #0
 801760c:	d020      	beq.n	8017650 <__multiply+0x134>
 801760e:	6823      	ldr	r3, [r4, #0]
 8017610:	4647      	mov	r7, r8
 8017612:	46a4      	mov	ip, r4
 8017614:	f04f 0a00 	mov.w	sl, #0
 8017618:	f8b7 b000 	ldrh.w	fp, [r7]
 801761c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8017620:	fb09 220b 	mla	r2, r9, fp, r2
 8017624:	4452      	add	r2, sl
 8017626:	b29b      	uxth	r3, r3
 8017628:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801762c:	f84c 3b04 	str.w	r3, [ip], #4
 8017630:	f857 3b04 	ldr.w	r3, [r7], #4
 8017634:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8017638:	f8bc 3000 	ldrh.w	r3, [ip]
 801763c:	fb09 330a 	mla	r3, r9, sl, r3
 8017640:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8017644:	42bd      	cmp	r5, r7
 8017646:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801764a:	d8e5      	bhi.n	8017618 <__multiply+0xfc>
 801764c:	9a01      	ldr	r2, [sp, #4]
 801764e:	50a3      	str	r3, [r4, r2]
 8017650:	3404      	adds	r4, #4
 8017652:	e79f      	b.n	8017594 <__multiply+0x78>
 8017654:	3e01      	subs	r6, #1
 8017656:	e7a1      	b.n	801759c <__multiply+0x80>
 8017658:	080185b0 	.word	0x080185b0
 801765c:	080185c1 	.word	0x080185c1

08017660 <__pow5mult>:
 8017660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017664:	4615      	mov	r5, r2
 8017666:	f012 0203 	ands.w	r2, r2, #3
 801766a:	4607      	mov	r7, r0
 801766c:	460e      	mov	r6, r1
 801766e:	d007      	beq.n	8017680 <__pow5mult+0x20>
 8017670:	4c25      	ldr	r4, [pc, #148]	@ (8017708 <__pow5mult+0xa8>)
 8017672:	3a01      	subs	r2, #1
 8017674:	2300      	movs	r3, #0
 8017676:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801767a:	f7ff fea7 	bl	80173cc <__multadd>
 801767e:	4606      	mov	r6, r0
 8017680:	10ad      	asrs	r5, r5, #2
 8017682:	d03d      	beq.n	8017700 <__pow5mult+0xa0>
 8017684:	69fc      	ldr	r4, [r7, #28]
 8017686:	b97c      	cbnz	r4, 80176a8 <__pow5mult+0x48>
 8017688:	2010      	movs	r0, #16
 801768a:	f7ff fd87 	bl	801719c <malloc>
 801768e:	4602      	mov	r2, r0
 8017690:	61f8      	str	r0, [r7, #28]
 8017692:	b928      	cbnz	r0, 80176a0 <__pow5mult+0x40>
 8017694:	4b1d      	ldr	r3, [pc, #116]	@ (801770c <__pow5mult+0xac>)
 8017696:	481e      	ldr	r0, [pc, #120]	@ (8017710 <__pow5mult+0xb0>)
 8017698:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801769c:	f000 fa6a 	bl	8017b74 <__assert_func>
 80176a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80176a4:	6004      	str	r4, [r0, #0]
 80176a6:	60c4      	str	r4, [r0, #12]
 80176a8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80176ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80176b0:	b94c      	cbnz	r4, 80176c6 <__pow5mult+0x66>
 80176b2:	f240 2171 	movw	r1, #625	@ 0x271
 80176b6:	4638      	mov	r0, r7
 80176b8:	f7ff ff1a 	bl	80174f0 <__i2b>
 80176bc:	2300      	movs	r3, #0
 80176be:	f8c8 0008 	str.w	r0, [r8, #8]
 80176c2:	4604      	mov	r4, r0
 80176c4:	6003      	str	r3, [r0, #0]
 80176c6:	f04f 0900 	mov.w	r9, #0
 80176ca:	07eb      	lsls	r3, r5, #31
 80176cc:	d50a      	bpl.n	80176e4 <__pow5mult+0x84>
 80176ce:	4631      	mov	r1, r6
 80176d0:	4622      	mov	r2, r4
 80176d2:	4638      	mov	r0, r7
 80176d4:	f7ff ff22 	bl	801751c <__multiply>
 80176d8:	4631      	mov	r1, r6
 80176da:	4680      	mov	r8, r0
 80176dc:	4638      	mov	r0, r7
 80176de:	f7ff fe53 	bl	8017388 <_Bfree>
 80176e2:	4646      	mov	r6, r8
 80176e4:	106d      	asrs	r5, r5, #1
 80176e6:	d00b      	beq.n	8017700 <__pow5mult+0xa0>
 80176e8:	6820      	ldr	r0, [r4, #0]
 80176ea:	b938      	cbnz	r0, 80176fc <__pow5mult+0x9c>
 80176ec:	4622      	mov	r2, r4
 80176ee:	4621      	mov	r1, r4
 80176f0:	4638      	mov	r0, r7
 80176f2:	f7ff ff13 	bl	801751c <__multiply>
 80176f6:	6020      	str	r0, [r4, #0]
 80176f8:	f8c0 9000 	str.w	r9, [r0]
 80176fc:	4604      	mov	r4, r0
 80176fe:	e7e4      	b.n	80176ca <__pow5mult+0x6a>
 8017700:	4630      	mov	r0, r6
 8017702:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017706:	bf00      	nop
 8017708:	08018674 	.word	0x08018674
 801770c:	08018541 	.word	0x08018541
 8017710:	080185c1 	.word	0x080185c1

08017714 <__lshift>:
 8017714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017718:	460c      	mov	r4, r1
 801771a:	6849      	ldr	r1, [r1, #4]
 801771c:	6923      	ldr	r3, [r4, #16]
 801771e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8017722:	68a3      	ldr	r3, [r4, #8]
 8017724:	4607      	mov	r7, r0
 8017726:	4691      	mov	r9, r2
 8017728:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801772c:	f108 0601 	add.w	r6, r8, #1
 8017730:	42b3      	cmp	r3, r6
 8017732:	db0b      	blt.n	801774c <__lshift+0x38>
 8017734:	4638      	mov	r0, r7
 8017736:	f7ff fde7 	bl	8017308 <_Balloc>
 801773a:	4605      	mov	r5, r0
 801773c:	b948      	cbnz	r0, 8017752 <__lshift+0x3e>
 801773e:	4602      	mov	r2, r0
 8017740:	4b28      	ldr	r3, [pc, #160]	@ (80177e4 <__lshift+0xd0>)
 8017742:	4829      	ldr	r0, [pc, #164]	@ (80177e8 <__lshift+0xd4>)
 8017744:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8017748:	f000 fa14 	bl	8017b74 <__assert_func>
 801774c:	3101      	adds	r1, #1
 801774e:	005b      	lsls	r3, r3, #1
 8017750:	e7ee      	b.n	8017730 <__lshift+0x1c>
 8017752:	2300      	movs	r3, #0
 8017754:	f100 0114 	add.w	r1, r0, #20
 8017758:	f100 0210 	add.w	r2, r0, #16
 801775c:	4618      	mov	r0, r3
 801775e:	4553      	cmp	r3, sl
 8017760:	db33      	blt.n	80177ca <__lshift+0xb6>
 8017762:	6920      	ldr	r0, [r4, #16]
 8017764:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8017768:	f104 0314 	add.w	r3, r4, #20
 801776c:	f019 091f 	ands.w	r9, r9, #31
 8017770:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017774:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8017778:	d02b      	beq.n	80177d2 <__lshift+0xbe>
 801777a:	f1c9 0e20 	rsb	lr, r9, #32
 801777e:	468a      	mov	sl, r1
 8017780:	2200      	movs	r2, #0
 8017782:	6818      	ldr	r0, [r3, #0]
 8017784:	fa00 f009 	lsl.w	r0, r0, r9
 8017788:	4310      	orrs	r0, r2
 801778a:	f84a 0b04 	str.w	r0, [sl], #4
 801778e:	f853 2b04 	ldr.w	r2, [r3], #4
 8017792:	459c      	cmp	ip, r3
 8017794:	fa22 f20e 	lsr.w	r2, r2, lr
 8017798:	d8f3      	bhi.n	8017782 <__lshift+0x6e>
 801779a:	ebac 0304 	sub.w	r3, ip, r4
 801779e:	3b15      	subs	r3, #21
 80177a0:	f023 0303 	bic.w	r3, r3, #3
 80177a4:	3304      	adds	r3, #4
 80177a6:	f104 0015 	add.w	r0, r4, #21
 80177aa:	4560      	cmp	r0, ip
 80177ac:	bf88      	it	hi
 80177ae:	2304      	movhi	r3, #4
 80177b0:	50ca      	str	r2, [r1, r3]
 80177b2:	b10a      	cbz	r2, 80177b8 <__lshift+0xa4>
 80177b4:	f108 0602 	add.w	r6, r8, #2
 80177b8:	3e01      	subs	r6, #1
 80177ba:	4638      	mov	r0, r7
 80177bc:	612e      	str	r6, [r5, #16]
 80177be:	4621      	mov	r1, r4
 80177c0:	f7ff fde2 	bl	8017388 <_Bfree>
 80177c4:	4628      	mov	r0, r5
 80177c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80177ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80177ce:	3301      	adds	r3, #1
 80177d0:	e7c5      	b.n	801775e <__lshift+0x4a>
 80177d2:	3904      	subs	r1, #4
 80177d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80177d8:	f841 2f04 	str.w	r2, [r1, #4]!
 80177dc:	459c      	cmp	ip, r3
 80177de:	d8f9      	bhi.n	80177d4 <__lshift+0xc0>
 80177e0:	e7ea      	b.n	80177b8 <__lshift+0xa4>
 80177e2:	bf00      	nop
 80177e4:	080185b0 	.word	0x080185b0
 80177e8:	080185c1 	.word	0x080185c1

080177ec <__mcmp>:
 80177ec:	690a      	ldr	r2, [r1, #16]
 80177ee:	4603      	mov	r3, r0
 80177f0:	6900      	ldr	r0, [r0, #16]
 80177f2:	1a80      	subs	r0, r0, r2
 80177f4:	b530      	push	{r4, r5, lr}
 80177f6:	d10e      	bne.n	8017816 <__mcmp+0x2a>
 80177f8:	3314      	adds	r3, #20
 80177fa:	3114      	adds	r1, #20
 80177fc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8017800:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8017804:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8017808:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801780c:	4295      	cmp	r5, r2
 801780e:	d003      	beq.n	8017818 <__mcmp+0x2c>
 8017810:	d205      	bcs.n	801781e <__mcmp+0x32>
 8017812:	f04f 30ff 	mov.w	r0, #4294967295
 8017816:	bd30      	pop	{r4, r5, pc}
 8017818:	42a3      	cmp	r3, r4
 801781a:	d3f3      	bcc.n	8017804 <__mcmp+0x18>
 801781c:	e7fb      	b.n	8017816 <__mcmp+0x2a>
 801781e:	2001      	movs	r0, #1
 8017820:	e7f9      	b.n	8017816 <__mcmp+0x2a>
	...

08017824 <__mdiff>:
 8017824:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017828:	4689      	mov	r9, r1
 801782a:	4606      	mov	r6, r0
 801782c:	4611      	mov	r1, r2
 801782e:	4648      	mov	r0, r9
 8017830:	4614      	mov	r4, r2
 8017832:	f7ff ffdb 	bl	80177ec <__mcmp>
 8017836:	1e05      	subs	r5, r0, #0
 8017838:	d112      	bne.n	8017860 <__mdiff+0x3c>
 801783a:	4629      	mov	r1, r5
 801783c:	4630      	mov	r0, r6
 801783e:	f7ff fd63 	bl	8017308 <_Balloc>
 8017842:	4602      	mov	r2, r0
 8017844:	b928      	cbnz	r0, 8017852 <__mdiff+0x2e>
 8017846:	4b3f      	ldr	r3, [pc, #252]	@ (8017944 <__mdiff+0x120>)
 8017848:	f240 2137 	movw	r1, #567	@ 0x237
 801784c:	483e      	ldr	r0, [pc, #248]	@ (8017948 <__mdiff+0x124>)
 801784e:	f000 f991 	bl	8017b74 <__assert_func>
 8017852:	2301      	movs	r3, #1
 8017854:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8017858:	4610      	mov	r0, r2
 801785a:	b003      	add	sp, #12
 801785c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017860:	bfbc      	itt	lt
 8017862:	464b      	movlt	r3, r9
 8017864:	46a1      	movlt	r9, r4
 8017866:	4630      	mov	r0, r6
 8017868:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801786c:	bfba      	itte	lt
 801786e:	461c      	movlt	r4, r3
 8017870:	2501      	movlt	r5, #1
 8017872:	2500      	movge	r5, #0
 8017874:	f7ff fd48 	bl	8017308 <_Balloc>
 8017878:	4602      	mov	r2, r0
 801787a:	b918      	cbnz	r0, 8017884 <__mdiff+0x60>
 801787c:	4b31      	ldr	r3, [pc, #196]	@ (8017944 <__mdiff+0x120>)
 801787e:	f240 2145 	movw	r1, #581	@ 0x245
 8017882:	e7e3      	b.n	801784c <__mdiff+0x28>
 8017884:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8017888:	6926      	ldr	r6, [r4, #16]
 801788a:	60c5      	str	r5, [r0, #12]
 801788c:	f109 0310 	add.w	r3, r9, #16
 8017890:	f109 0514 	add.w	r5, r9, #20
 8017894:	f104 0e14 	add.w	lr, r4, #20
 8017898:	f100 0b14 	add.w	fp, r0, #20
 801789c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80178a0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80178a4:	9301      	str	r3, [sp, #4]
 80178a6:	46d9      	mov	r9, fp
 80178a8:	f04f 0c00 	mov.w	ip, #0
 80178ac:	9b01      	ldr	r3, [sp, #4]
 80178ae:	f85e 0b04 	ldr.w	r0, [lr], #4
 80178b2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80178b6:	9301      	str	r3, [sp, #4]
 80178b8:	fa1f f38a 	uxth.w	r3, sl
 80178bc:	4619      	mov	r1, r3
 80178be:	b283      	uxth	r3, r0
 80178c0:	1acb      	subs	r3, r1, r3
 80178c2:	0c00      	lsrs	r0, r0, #16
 80178c4:	4463      	add	r3, ip
 80178c6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80178ca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80178ce:	b29b      	uxth	r3, r3
 80178d0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80178d4:	4576      	cmp	r6, lr
 80178d6:	f849 3b04 	str.w	r3, [r9], #4
 80178da:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80178de:	d8e5      	bhi.n	80178ac <__mdiff+0x88>
 80178e0:	1b33      	subs	r3, r6, r4
 80178e2:	3b15      	subs	r3, #21
 80178e4:	f023 0303 	bic.w	r3, r3, #3
 80178e8:	3415      	adds	r4, #21
 80178ea:	3304      	adds	r3, #4
 80178ec:	42a6      	cmp	r6, r4
 80178ee:	bf38      	it	cc
 80178f0:	2304      	movcc	r3, #4
 80178f2:	441d      	add	r5, r3
 80178f4:	445b      	add	r3, fp
 80178f6:	461e      	mov	r6, r3
 80178f8:	462c      	mov	r4, r5
 80178fa:	4544      	cmp	r4, r8
 80178fc:	d30e      	bcc.n	801791c <__mdiff+0xf8>
 80178fe:	f108 0103 	add.w	r1, r8, #3
 8017902:	1b49      	subs	r1, r1, r5
 8017904:	f021 0103 	bic.w	r1, r1, #3
 8017908:	3d03      	subs	r5, #3
 801790a:	45a8      	cmp	r8, r5
 801790c:	bf38      	it	cc
 801790e:	2100      	movcc	r1, #0
 8017910:	440b      	add	r3, r1
 8017912:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017916:	b191      	cbz	r1, 801793e <__mdiff+0x11a>
 8017918:	6117      	str	r7, [r2, #16]
 801791a:	e79d      	b.n	8017858 <__mdiff+0x34>
 801791c:	f854 1b04 	ldr.w	r1, [r4], #4
 8017920:	46e6      	mov	lr, ip
 8017922:	0c08      	lsrs	r0, r1, #16
 8017924:	fa1c fc81 	uxtah	ip, ip, r1
 8017928:	4471      	add	r1, lr
 801792a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801792e:	b289      	uxth	r1, r1
 8017930:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8017934:	f846 1b04 	str.w	r1, [r6], #4
 8017938:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801793c:	e7dd      	b.n	80178fa <__mdiff+0xd6>
 801793e:	3f01      	subs	r7, #1
 8017940:	e7e7      	b.n	8017912 <__mdiff+0xee>
 8017942:	bf00      	nop
 8017944:	080185b0 	.word	0x080185b0
 8017948:	080185c1 	.word	0x080185c1

0801794c <__d2b>:
 801794c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8017950:	460f      	mov	r7, r1
 8017952:	2101      	movs	r1, #1
 8017954:	ec59 8b10 	vmov	r8, r9, d0
 8017958:	4616      	mov	r6, r2
 801795a:	f7ff fcd5 	bl	8017308 <_Balloc>
 801795e:	4604      	mov	r4, r0
 8017960:	b930      	cbnz	r0, 8017970 <__d2b+0x24>
 8017962:	4602      	mov	r2, r0
 8017964:	4b23      	ldr	r3, [pc, #140]	@ (80179f4 <__d2b+0xa8>)
 8017966:	4824      	ldr	r0, [pc, #144]	@ (80179f8 <__d2b+0xac>)
 8017968:	f240 310f 	movw	r1, #783	@ 0x30f
 801796c:	f000 f902 	bl	8017b74 <__assert_func>
 8017970:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8017974:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017978:	b10d      	cbz	r5, 801797e <__d2b+0x32>
 801797a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801797e:	9301      	str	r3, [sp, #4]
 8017980:	f1b8 0300 	subs.w	r3, r8, #0
 8017984:	d023      	beq.n	80179ce <__d2b+0x82>
 8017986:	4668      	mov	r0, sp
 8017988:	9300      	str	r3, [sp, #0]
 801798a:	f7ff fd84 	bl	8017496 <__lo0bits>
 801798e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8017992:	b1d0      	cbz	r0, 80179ca <__d2b+0x7e>
 8017994:	f1c0 0320 	rsb	r3, r0, #32
 8017998:	fa02 f303 	lsl.w	r3, r2, r3
 801799c:	430b      	orrs	r3, r1
 801799e:	40c2      	lsrs	r2, r0
 80179a0:	6163      	str	r3, [r4, #20]
 80179a2:	9201      	str	r2, [sp, #4]
 80179a4:	9b01      	ldr	r3, [sp, #4]
 80179a6:	61a3      	str	r3, [r4, #24]
 80179a8:	2b00      	cmp	r3, #0
 80179aa:	bf0c      	ite	eq
 80179ac:	2201      	moveq	r2, #1
 80179ae:	2202      	movne	r2, #2
 80179b0:	6122      	str	r2, [r4, #16]
 80179b2:	b1a5      	cbz	r5, 80179de <__d2b+0x92>
 80179b4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80179b8:	4405      	add	r5, r0
 80179ba:	603d      	str	r5, [r7, #0]
 80179bc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80179c0:	6030      	str	r0, [r6, #0]
 80179c2:	4620      	mov	r0, r4
 80179c4:	b003      	add	sp, #12
 80179c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80179ca:	6161      	str	r1, [r4, #20]
 80179cc:	e7ea      	b.n	80179a4 <__d2b+0x58>
 80179ce:	a801      	add	r0, sp, #4
 80179d0:	f7ff fd61 	bl	8017496 <__lo0bits>
 80179d4:	9b01      	ldr	r3, [sp, #4]
 80179d6:	6163      	str	r3, [r4, #20]
 80179d8:	3020      	adds	r0, #32
 80179da:	2201      	movs	r2, #1
 80179dc:	e7e8      	b.n	80179b0 <__d2b+0x64>
 80179de:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80179e2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80179e6:	6038      	str	r0, [r7, #0]
 80179e8:	6918      	ldr	r0, [r3, #16]
 80179ea:	f7ff fd35 	bl	8017458 <__hi0bits>
 80179ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80179f2:	e7e5      	b.n	80179c0 <__d2b+0x74>
 80179f4:	080185b0 	.word	0x080185b0
 80179f8:	080185c1 	.word	0x080185c1

080179fc <__sflush_r>:
 80179fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017a04:	0716      	lsls	r6, r2, #28
 8017a06:	4605      	mov	r5, r0
 8017a08:	460c      	mov	r4, r1
 8017a0a:	d454      	bmi.n	8017ab6 <__sflush_r+0xba>
 8017a0c:	684b      	ldr	r3, [r1, #4]
 8017a0e:	2b00      	cmp	r3, #0
 8017a10:	dc02      	bgt.n	8017a18 <__sflush_r+0x1c>
 8017a12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017a14:	2b00      	cmp	r3, #0
 8017a16:	dd48      	ble.n	8017aaa <__sflush_r+0xae>
 8017a18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017a1a:	2e00      	cmp	r6, #0
 8017a1c:	d045      	beq.n	8017aaa <__sflush_r+0xae>
 8017a1e:	2300      	movs	r3, #0
 8017a20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017a24:	682f      	ldr	r7, [r5, #0]
 8017a26:	6a21      	ldr	r1, [r4, #32]
 8017a28:	602b      	str	r3, [r5, #0]
 8017a2a:	d030      	beq.n	8017a8e <__sflush_r+0x92>
 8017a2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8017a2e:	89a3      	ldrh	r3, [r4, #12]
 8017a30:	0759      	lsls	r1, r3, #29
 8017a32:	d505      	bpl.n	8017a40 <__sflush_r+0x44>
 8017a34:	6863      	ldr	r3, [r4, #4]
 8017a36:	1ad2      	subs	r2, r2, r3
 8017a38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8017a3a:	b10b      	cbz	r3, 8017a40 <__sflush_r+0x44>
 8017a3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8017a3e:	1ad2      	subs	r2, r2, r3
 8017a40:	2300      	movs	r3, #0
 8017a42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017a44:	6a21      	ldr	r1, [r4, #32]
 8017a46:	4628      	mov	r0, r5
 8017a48:	47b0      	blx	r6
 8017a4a:	1c43      	adds	r3, r0, #1
 8017a4c:	89a3      	ldrh	r3, [r4, #12]
 8017a4e:	d106      	bne.n	8017a5e <__sflush_r+0x62>
 8017a50:	6829      	ldr	r1, [r5, #0]
 8017a52:	291d      	cmp	r1, #29
 8017a54:	d82b      	bhi.n	8017aae <__sflush_r+0xb2>
 8017a56:	4a2a      	ldr	r2, [pc, #168]	@ (8017b00 <__sflush_r+0x104>)
 8017a58:	40ca      	lsrs	r2, r1
 8017a5a:	07d6      	lsls	r6, r2, #31
 8017a5c:	d527      	bpl.n	8017aae <__sflush_r+0xb2>
 8017a5e:	2200      	movs	r2, #0
 8017a60:	6062      	str	r2, [r4, #4]
 8017a62:	04d9      	lsls	r1, r3, #19
 8017a64:	6922      	ldr	r2, [r4, #16]
 8017a66:	6022      	str	r2, [r4, #0]
 8017a68:	d504      	bpl.n	8017a74 <__sflush_r+0x78>
 8017a6a:	1c42      	adds	r2, r0, #1
 8017a6c:	d101      	bne.n	8017a72 <__sflush_r+0x76>
 8017a6e:	682b      	ldr	r3, [r5, #0]
 8017a70:	b903      	cbnz	r3, 8017a74 <__sflush_r+0x78>
 8017a72:	6560      	str	r0, [r4, #84]	@ 0x54
 8017a74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017a76:	602f      	str	r7, [r5, #0]
 8017a78:	b1b9      	cbz	r1, 8017aaa <__sflush_r+0xae>
 8017a7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017a7e:	4299      	cmp	r1, r3
 8017a80:	d002      	beq.n	8017a88 <__sflush_r+0x8c>
 8017a82:	4628      	mov	r0, r5
 8017a84:	f7ff fb40 	bl	8017108 <_free_r>
 8017a88:	2300      	movs	r3, #0
 8017a8a:	6363      	str	r3, [r4, #52]	@ 0x34
 8017a8c:	e00d      	b.n	8017aaa <__sflush_r+0xae>
 8017a8e:	2301      	movs	r3, #1
 8017a90:	4628      	mov	r0, r5
 8017a92:	47b0      	blx	r6
 8017a94:	4602      	mov	r2, r0
 8017a96:	1c50      	adds	r0, r2, #1
 8017a98:	d1c9      	bne.n	8017a2e <__sflush_r+0x32>
 8017a9a:	682b      	ldr	r3, [r5, #0]
 8017a9c:	2b00      	cmp	r3, #0
 8017a9e:	d0c6      	beq.n	8017a2e <__sflush_r+0x32>
 8017aa0:	2b1d      	cmp	r3, #29
 8017aa2:	d001      	beq.n	8017aa8 <__sflush_r+0xac>
 8017aa4:	2b16      	cmp	r3, #22
 8017aa6:	d11e      	bne.n	8017ae6 <__sflush_r+0xea>
 8017aa8:	602f      	str	r7, [r5, #0]
 8017aaa:	2000      	movs	r0, #0
 8017aac:	e022      	b.n	8017af4 <__sflush_r+0xf8>
 8017aae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017ab2:	b21b      	sxth	r3, r3
 8017ab4:	e01b      	b.n	8017aee <__sflush_r+0xf2>
 8017ab6:	690f      	ldr	r7, [r1, #16]
 8017ab8:	2f00      	cmp	r7, #0
 8017aba:	d0f6      	beq.n	8017aaa <__sflush_r+0xae>
 8017abc:	0793      	lsls	r3, r2, #30
 8017abe:	680e      	ldr	r6, [r1, #0]
 8017ac0:	bf08      	it	eq
 8017ac2:	694b      	ldreq	r3, [r1, #20]
 8017ac4:	600f      	str	r7, [r1, #0]
 8017ac6:	bf18      	it	ne
 8017ac8:	2300      	movne	r3, #0
 8017aca:	eba6 0807 	sub.w	r8, r6, r7
 8017ace:	608b      	str	r3, [r1, #8]
 8017ad0:	f1b8 0f00 	cmp.w	r8, #0
 8017ad4:	dde9      	ble.n	8017aaa <__sflush_r+0xae>
 8017ad6:	6a21      	ldr	r1, [r4, #32]
 8017ad8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8017ada:	4643      	mov	r3, r8
 8017adc:	463a      	mov	r2, r7
 8017ade:	4628      	mov	r0, r5
 8017ae0:	47b0      	blx	r6
 8017ae2:	2800      	cmp	r0, #0
 8017ae4:	dc08      	bgt.n	8017af8 <__sflush_r+0xfc>
 8017ae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017aea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017aee:	81a3      	strh	r3, [r4, #12]
 8017af0:	f04f 30ff 	mov.w	r0, #4294967295
 8017af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017af8:	4407      	add	r7, r0
 8017afa:	eba8 0800 	sub.w	r8, r8, r0
 8017afe:	e7e7      	b.n	8017ad0 <__sflush_r+0xd4>
 8017b00:	20400001 	.word	0x20400001

08017b04 <_fflush_r>:
 8017b04:	b538      	push	{r3, r4, r5, lr}
 8017b06:	690b      	ldr	r3, [r1, #16]
 8017b08:	4605      	mov	r5, r0
 8017b0a:	460c      	mov	r4, r1
 8017b0c:	b913      	cbnz	r3, 8017b14 <_fflush_r+0x10>
 8017b0e:	2500      	movs	r5, #0
 8017b10:	4628      	mov	r0, r5
 8017b12:	bd38      	pop	{r3, r4, r5, pc}
 8017b14:	b118      	cbz	r0, 8017b1e <_fflush_r+0x1a>
 8017b16:	6a03      	ldr	r3, [r0, #32]
 8017b18:	b90b      	cbnz	r3, 8017b1e <_fflush_r+0x1a>
 8017b1a:	f7fe fb37 	bl	801618c <__sinit>
 8017b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017b22:	2b00      	cmp	r3, #0
 8017b24:	d0f3      	beq.n	8017b0e <_fflush_r+0xa>
 8017b26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017b28:	07d0      	lsls	r0, r2, #31
 8017b2a:	d404      	bmi.n	8017b36 <_fflush_r+0x32>
 8017b2c:	0599      	lsls	r1, r3, #22
 8017b2e:	d402      	bmi.n	8017b36 <_fflush_r+0x32>
 8017b30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017b32:	f7fe fc80 	bl	8016436 <__retarget_lock_acquire_recursive>
 8017b36:	4628      	mov	r0, r5
 8017b38:	4621      	mov	r1, r4
 8017b3a:	f7ff ff5f 	bl	80179fc <__sflush_r>
 8017b3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017b40:	07da      	lsls	r2, r3, #31
 8017b42:	4605      	mov	r5, r0
 8017b44:	d4e4      	bmi.n	8017b10 <_fflush_r+0xc>
 8017b46:	89a3      	ldrh	r3, [r4, #12]
 8017b48:	059b      	lsls	r3, r3, #22
 8017b4a:	d4e1      	bmi.n	8017b10 <_fflush_r+0xc>
 8017b4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017b4e:	f7fe fc73 	bl	8016438 <__retarget_lock_release_recursive>
 8017b52:	e7dd      	b.n	8017b10 <_fflush_r+0xc>

08017b54 <_sbrk_r>:
 8017b54:	b538      	push	{r3, r4, r5, lr}
 8017b56:	4d06      	ldr	r5, [pc, #24]	@ (8017b70 <_sbrk_r+0x1c>)
 8017b58:	2300      	movs	r3, #0
 8017b5a:	4604      	mov	r4, r0
 8017b5c:	4608      	mov	r0, r1
 8017b5e:	602b      	str	r3, [r5, #0]
 8017b60:	f7f1 fcec 	bl	800953c <_sbrk>
 8017b64:	1c43      	adds	r3, r0, #1
 8017b66:	d102      	bne.n	8017b6e <_sbrk_r+0x1a>
 8017b68:	682b      	ldr	r3, [r5, #0]
 8017b6a:	b103      	cbz	r3, 8017b6e <_sbrk_r+0x1a>
 8017b6c:	6023      	str	r3, [r4, #0]
 8017b6e:	bd38      	pop	{r3, r4, r5, pc}
 8017b70:	20007a1c 	.word	0x20007a1c

08017b74 <__assert_func>:
 8017b74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017b76:	4614      	mov	r4, r2
 8017b78:	461a      	mov	r2, r3
 8017b7a:	4b09      	ldr	r3, [pc, #36]	@ (8017ba0 <__assert_func+0x2c>)
 8017b7c:	681b      	ldr	r3, [r3, #0]
 8017b7e:	4605      	mov	r5, r0
 8017b80:	68d8      	ldr	r0, [r3, #12]
 8017b82:	b14c      	cbz	r4, 8017b98 <__assert_func+0x24>
 8017b84:	4b07      	ldr	r3, [pc, #28]	@ (8017ba4 <__assert_func+0x30>)
 8017b86:	9100      	str	r1, [sp, #0]
 8017b88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8017b8c:	4906      	ldr	r1, [pc, #24]	@ (8017ba8 <__assert_func+0x34>)
 8017b8e:	462b      	mov	r3, r5
 8017b90:	f000 f842 	bl	8017c18 <fiprintf>
 8017b94:	f000 f852 	bl	8017c3c <abort>
 8017b98:	4b04      	ldr	r3, [pc, #16]	@ (8017bac <__assert_func+0x38>)
 8017b9a:	461c      	mov	r4, r3
 8017b9c:	e7f3      	b.n	8017b86 <__assert_func+0x12>
 8017b9e:	bf00      	nop
 8017ba0:	20000044 	.word	0x20000044
 8017ba4:	08018624 	.word	0x08018624
 8017ba8:	08018631 	.word	0x08018631
 8017bac:	0801865f 	.word	0x0801865f

08017bb0 <_calloc_r>:
 8017bb0:	b570      	push	{r4, r5, r6, lr}
 8017bb2:	fba1 5402 	umull	r5, r4, r1, r2
 8017bb6:	b934      	cbnz	r4, 8017bc6 <_calloc_r+0x16>
 8017bb8:	4629      	mov	r1, r5
 8017bba:	f7ff fb19 	bl	80171f0 <_malloc_r>
 8017bbe:	4606      	mov	r6, r0
 8017bc0:	b928      	cbnz	r0, 8017bce <_calloc_r+0x1e>
 8017bc2:	4630      	mov	r0, r6
 8017bc4:	bd70      	pop	{r4, r5, r6, pc}
 8017bc6:	220c      	movs	r2, #12
 8017bc8:	6002      	str	r2, [r0, #0]
 8017bca:	2600      	movs	r6, #0
 8017bcc:	e7f9      	b.n	8017bc2 <_calloc_r+0x12>
 8017bce:	462a      	mov	r2, r5
 8017bd0:	4621      	mov	r1, r4
 8017bd2:	f7fe fb54 	bl	801627e <memset>
 8017bd6:	e7f4      	b.n	8017bc2 <_calloc_r+0x12>

08017bd8 <__ascii_mbtowc>:
 8017bd8:	b082      	sub	sp, #8
 8017bda:	b901      	cbnz	r1, 8017bde <__ascii_mbtowc+0x6>
 8017bdc:	a901      	add	r1, sp, #4
 8017bde:	b142      	cbz	r2, 8017bf2 <__ascii_mbtowc+0x1a>
 8017be0:	b14b      	cbz	r3, 8017bf6 <__ascii_mbtowc+0x1e>
 8017be2:	7813      	ldrb	r3, [r2, #0]
 8017be4:	600b      	str	r3, [r1, #0]
 8017be6:	7812      	ldrb	r2, [r2, #0]
 8017be8:	1e10      	subs	r0, r2, #0
 8017bea:	bf18      	it	ne
 8017bec:	2001      	movne	r0, #1
 8017bee:	b002      	add	sp, #8
 8017bf0:	4770      	bx	lr
 8017bf2:	4610      	mov	r0, r2
 8017bf4:	e7fb      	b.n	8017bee <__ascii_mbtowc+0x16>
 8017bf6:	f06f 0001 	mvn.w	r0, #1
 8017bfa:	e7f8      	b.n	8017bee <__ascii_mbtowc+0x16>

08017bfc <__ascii_wctomb>:
 8017bfc:	4603      	mov	r3, r0
 8017bfe:	4608      	mov	r0, r1
 8017c00:	b141      	cbz	r1, 8017c14 <__ascii_wctomb+0x18>
 8017c02:	2aff      	cmp	r2, #255	@ 0xff
 8017c04:	d904      	bls.n	8017c10 <__ascii_wctomb+0x14>
 8017c06:	228a      	movs	r2, #138	@ 0x8a
 8017c08:	601a      	str	r2, [r3, #0]
 8017c0a:	f04f 30ff 	mov.w	r0, #4294967295
 8017c0e:	4770      	bx	lr
 8017c10:	700a      	strb	r2, [r1, #0]
 8017c12:	2001      	movs	r0, #1
 8017c14:	4770      	bx	lr
	...

08017c18 <fiprintf>:
 8017c18:	b40e      	push	{r1, r2, r3}
 8017c1a:	b503      	push	{r0, r1, lr}
 8017c1c:	4601      	mov	r1, r0
 8017c1e:	ab03      	add	r3, sp, #12
 8017c20:	4805      	ldr	r0, [pc, #20]	@ (8017c38 <fiprintf+0x20>)
 8017c22:	f853 2b04 	ldr.w	r2, [r3], #4
 8017c26:	6800      	ldr	r0, [r0, #0]
 8017c28:	9301      	str	r3, [sp, #4]
 8017c2a:	f000 f837 	bl	8017c9c <_vfiprintf_r>
 8017c2e:	b002      	add	sp, #8
 8017c30:	f85d eb04 	ldr.w	lr, [sp], #4
 8017c34:	b003      	add	sp, #12
 8017c36:	4770      	bx	lr
 8017c38:	20000044 	.word	0x20000044

08017c3c <abort>:
 8017c3c:	b508      	push	{r3, lr}
 8017c3e:	2006      	movs	r0, #6
 8017c40:	f000 fa00 	bl	8018044 <raise>
 8017c44:	2001      	movs	r0, #1
 8017c46:	f7f1 fc01 	bl	800944c <_exit>

08017c4a <__sfputc_r>:
 8017c4a:	6893      	ldr	r3, [r2, #8]
 8017c4c:	3b01      	subs	r3, #1
 8017c4e:	2b00      	cmp	r3, #0
 8017c50:	b410      	push	{r4}
 8017c52:	6093      	str	r3, [r2, #8]
 8017c54:	da08      	bge.n	8017c68 <__sfputc_r+0x1e>
 8017c56:	6994      	ldr	r4, [r2, #24]
 8017c58:	42a3      	cmp	r3, r4
 8017c5a:	db01      	blt.n	8017c60 <__sfputc_r+0x16>
 8017c5c:	290a      	cmp	r1, #10
 8017c5e:	d103      	bne.n	8017c68 <__sfputc_r+0x1e>
 8017c60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017c64:	f000 b932 	b.w	8017ecc <__swbuf_r>
 8017c68:	6813      	ldr	r3, [r2, #0]
 8017c6a:	1c58      	adds	r0, r3, #1
 8017c6c:	6010      	str	r0, [r2, #0]
 8017c6e:	7019      	strb	r1, [r3, #0]
 8017c70:	4608      	mov	r0, r1
 8017c72:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017c76:	4770      	bx	lr

08017c78 <__sfputs_r>:
 8017c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017c7a:	4606      	mov	r6, r0
 8017c7c:	460f      	mov	r7, r1
 8017c7e:	4614      	mov	r4, r2
 8017c80:	18d5      	adds	r5, r2, r3
 8017c82:	42ac      	cmp	r4, r5
 8017c84:	d101      	bne.n	8017c8a <__sfputs_r+0x12>
 8017c86:	2000      	movs	r0, #0
 8017c88:	e007      	b.n	8017c9a <__sfputs_r+0x22>
 8017c8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017c8e:	463a      	mov	r2, r7
 8017c90:	4630      	mov	r0, r6
 8017c92:	f7ff ffda 	bl	8017c4a <__sfputc_r>
 8017c96:	1c43      	adds	r3, r0, #1
 8017c98:	d1f3      	bne.n	8017c82 <__sfputs_r+0xa>
 8017c9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08017c9c <_vfiprintf_r>:
 8017c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ca0:	460d      	mov	r5, r1
 8017ca2:	b09d      	sub	sp, #116	@ 0x74
 8017ca4:	4614      	mov	r4, r2
 8017ca6:	4698      	mov	r8, r3
 8017ca8:	4606      	mov	r6, r0
 8017caa:	b118      	cbz	r0, 8017cb4 <_vfiprintf_r+0x18>
 8017cac:	6a03      	ldr	r3, [r0, #32]
 8017cae:	b90b      	cbnz	r3, 8017cb4 <_vfiprintf_r+0x18>
 8017cb0:	f7fe fa6c 	bl	801618c <__sinit>
 8017cb4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017cb6:	07d9      	lsls	r1, r3, #31
 8017cb8:	d405      	bmi.n	8017cc6 <_vfiprintf_r+0x2a>
 8017cba:	89ab      	ldrh	r3, [r5, #12]
 8017cbc:	059a      	lsls	r2, r3, #22
 8017cbe:	d402      	bmi.n	8017cc6 <_vfiprintf_r+0x2a>
 8017cc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017cc2:	f7fe fbb8 	bl	8016436 <__retarget_lock_acquire_recursive>
 8017cc6:	89ab      	ldrh	r3, [r5, #12]
 8017cc8:	071b      	lsls	r3, r3, #28
 8017cca:	d501      	bpl.n	8017cd0 <_vfiprintf_r+0x34>
 8017ccc:	692b      	ldr	r3, [r5, #16]
 8017cce:	b99b      	cbnz	r3, 8017cf8 <_vfiprintf_r+0x5c>
 8017cd0:	4629      	mov	r1, r5
 8017cd2:	4630      	mov	r0, r6
 8017cd4:	f000 f938 	bl	8017f48 <__swsetup_r>
 8017cd8:	b170      	cbz	r0, 8017cf8 <_vfiprintf_r+0x5c>
 8017cda:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017cdc:	07dc      	lsls	r4, r3, #31
 8017cde:	d504      	bpl.n	8017cea <_vfiprintf_r+0x4e>
 8017ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8017ce4:	b01d      	add	sp, #116	@ 0x74
 8017ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017cea:	89ab      	ldrh	r3, [r5, #12]
 8017cec:	0598      	lsls	r0, r3, #22
 8017cee:	d4f7      	bmi.n	8017ce0 <_vfiprintf_r+0x44>
 8017cf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017cf2:	f7fe fba1 	bl	8016438 <__retarget_lock_release_recursive>
 8017cf6:	e7f3      	b.n	8017ce0 <_vfiprintf_r+0x44>
 8017cf8:	2300      	movs	r3, #0
 8017cfa:	9309      	str	r3, [sp, #36]	@ 0x24
 8017cfc:	2320      	movs	r3, #32
 8017cfe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017d02:	f8cd 800c 	str.w	r8, [sp, #12]
 8017d06:	2330      	movs	r3, #48	@ 0x30
 8017d08:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8017eb8 <_vfiprintf_r+0x21c>
 8017d0c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017d10:	f04f 0901 	mov.w	r9, #1
 8017d14:	4623      	mov	r3, r4
 8017d16:	469a      	mov	sl, r3
 8017d18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017d1c:	b10a      	cbz	r2, 8017d22 <_vfiprintf_r+0x86>
 8017d1e:	2a25      	cmp	r2, #37	@ 0x25
 8017d20:	d1f9      	bne.n	8017d16 <_vfiprintf_r+0x7a>
 8017d22:	ebba 0b04 	subs.w	fp, sl, r4
 8017d26:	d00b      	beq.n	8017d40 <_vfiprintf_r+0xa4>
 8017d28:	465b      	mov	r3, fp
 8017d2a:	4622      	mov	r2, r4
 8017d2c:	4629      	mov	r1, r5
 8017d2e:	4630      	mov	r0, r6
 8017d30:	f7ff ffa2 	bl	8017c78 <__sfputs_r>
 8017d34:	3001      	adds	r0, #1
 8017d36:	f000 80a7 	beq.w	8017e88 <_vfiprintf_r+0x1ec>
 8017d3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017d3c:	445a      	add	r2, fp
 8017d3e:	9209      	str	r2, [sp, #36]	@ 0x24
 8017d40:	f89a 3000 	ldrb.w	r3, [sl]
 8017d44:	2b00      	cmp	r3, #0
 8017d46:	f000 809f 	beq.w	8017e88 <_vfiprintf_r+0x1ec>
 8017d4a:	2300      	movs	r3, #0
 8017d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8017d50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017d54:	f10a 0a01 	add.w	sl, sl, #1
 8017d58:	9304      	str	r3, [sp, #16]
 8017d5a:	9307      	str	r3, [sp, #28]
 8017d5c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017d60:	931a      	str	r3, [sp, #104]	@ 0x68
 8017d62:	4654      	mov	r4, sl
 8017d64:	2205      	movs	r2, #5
 8017d66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017d6a:	4853      	ldr	r0, [pc, #332]	@ (8017eb8 <_vfiprintf_r+0x21c>)
 8017d6c:	f7e8 fa58 	bl	8000220 <memchr>
 8017d70:	9a04      	ldr	r2, [sp, #16]
 8017d72:	b9d8      	cbnz	r0, 8017dac <_vfiprintf_r+0x110>
 8017d74:	06d1      	lsls	r1, r2, #27
 8017d76:	bf44      	itt	mi
 8017d78:	2320      	movmi	r3, #32
 8017d7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017d7e:	0713      	lsls	r3, r2, #28
 8017d80:	bf44      	itt	mi
 8017d82:	232b      	movmi	r3, #43	@ 0x2b
 8017d84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017d88:	f89a 3000 	ldrb.w	r3, [sl]
 8017d8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8017d8e:	d015      	beq.n	8017dbc <_vfiprintf_r+0x120>
 8017d90:	9a07      	ldr	r2, [sp, #28]
 8017d92:	4654      	mov	r4, sl
 8017d94:	2000      	movs	r0, #0
 8017d96:	f04f 0c0a 	mov.w	ip, #10
 8017d9a:	4621      	mov	r1, r4
 8017d9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017da0:	3b30      	subs	r3, #48	@ 0x30
 8017da2:	2b09      	cmp	r3, #9
 8017da4:	d94b      	bls.n	8017e3e <_vfiprintf_r+0x1a2>
 8017da6:	b1b0      	cbz	r0, 8017dd6 <_vfiprintf_r+0x13a>
 8017da8:	9207      	str	r2, [sp, #28]
 8017daa:	e014      	b.n	8017dd6 <_vfiprintf_r+0x13a>
 8017dac:	eba0 0308 	sub.w	r3, r0, r8
 8017db0:	fa09 f303 	lsl.w	r3, r9, r3
 8017db4:	4313      	orrs	r3, r2
 8017db6:	9304      	str	r3, [sp, #16]
 8017db8:	46a2      	mov	sl, r4
 8017dba:	e7d2      	b.n	8017d62 <_vfiprintf_r+0xc6>
 8017dbc:	9b03      	ldr	r3, [sp, #12]
 8017dbe:	1d19      	adds	r1, r3, #4
 8017dc0:	681b      	ldr	r3, [r3, #0]
 8017dc2:	9103      	str	r1, [sp, #12]
 8017dc4:	2b00      	cmp	r3, #0
 8017dc6:	bfbb      	ittet	lt
 8017dc8:	425b      	neglt	r3, r3
 8017dca:	f042 0202 	orrlt.w	r2, r2, #2
 8017dce:	9307      	strge	r3, [sp, #28]
 8017dd0:	9307      	strlt	r3, [sp, #28]
 8017dd2:	bfb8      	it	lt
 8017dd4:	9204      	strlt	r2, [sp, #16]
 8017dd6:	7823      	ldrb	r3, [r4, #0]
 8017dd8:	2b2e      	cmp	r3, #46	@ 0x2e
 8017dda:	d10a      	bne.n	8017df2 <_vfiprintf_r+0x156>
 8017ddc:	7863      	ldrb	r3, [r4, #1]
 8017dde:	2b2a      	cmp	r3, #42	@ 0x2a
 8017de0:	d132      	bne.n	8017e48 <_vfiprintf_r+0x1ac>
 8017de2:	9b03      	ldr	r3, [sp, #12]
 8017de4:	1d1a      	adds	r2, r3, #4
 8017de6:	681b      	ldr	r3, [r3, #0]
 8017de8:	9203      	str	r2, [sp, #12]
 8017dea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017dee:	3402      	adds	r4, #2
 8017df0:	9305      	str	r3, [sp, #20]
 8017df2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8017ec8 <_vfiprintf_r+0x22c>
 8017df6:	7821      	ldrb	r1, [r4, #0]
 8017df8:	2203      	movs	r2, #3
 8017dfa:	4650      	mov	r0, sl
 8017dfc:	f7e8 fa10 	bl	8000220 <memchr>
 8017e00:	b138      	cbz	r0, 8017e12 <_vfiprintf_r+0x176>
 8017e02:	9b04      	ldr	r3, [sp, #16]
 8017e04:	eba0 000a 	sub.w	r0, r0, sl
 8017e08:	2240      	movs	r2, #64	@ 0x40
 8017e0a:	4082      	lsls	r2, r0
 8017e0c:	4313      	orrs	r3, r2
 8017e0e:	3401      	adds	r4, #1
 8017e10:	9304      	str	r3, [sp, #16]
 8017e12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017e16:	4829      	ldr	r0, [pc, #164]	@ (8017ebc <_vfiprintf_r+0x220>)
 8017e18:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017e1c:	2206      	movs	r2, #6
 8017e1e:	f7e8 f9ff 	bl	8000220 <memchr>
 8017e22:	2800      	cmp	r0, #0
 8017e24:	d03f      	beq.n	8017ea6 <_vfiprintf_r+0x20a>
 8017e26:	4b26      	ldr	r3, [pc, #152]	@ (8017ec0 <_vfiprintf_r+0x224>)
 8017e28:	bb1b      	cbnz	r3, 8017e72 <_vfiprintf_r+0x1d6>
 8017e2a:	9b03      	ldr	r3, [sp, #12]
 8017e2c:	3307      	adds	r3, #7
 8017e2e:	f023 0307 	bic.w	r3, r3, #7
 8017e32:	3308      	adds	r3, #8
 8017e34:	9303      	str	r3, [sp, #12]
 8017e36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017e38:	443b      	add	r3, r7
 8017e3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8017e3c:	e76a      	b.n	8017d14 <_vfiprintf_r+0x78>
 8017e3e:	fb0c 3202 	mla	r2, ip, r2, r3
 8017e42:	460c      	mov	r4, r1
 8017e44:	2001      	movs	r0, #1
 8017e46:	e7a8      	b.n	8017d9a <_vfiprintf_r+0xfe>
 8017e48:	2300      	movs	r3, #0
 8017e4a:	3401      	adds	r4, #1
 8017e4c:	9305      	str	r3, [sp, #20]
 8017e4e:	4619      	mov	r1, r3
 8017e50:	f04f 0c0a 	mov.w	ip, #10
 8017e54:	4620      	mov	r0, r4
 8017e56:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017e5a:	3a30      	subs	r2, #48	@ 0x30
 8017e5c:	2a09      	cmp	r2, #9
 8017e5e:	d903      	bls.n	8017e68 <_vfiprintf_r+0x1cc>
 8017e60:	2b00      	cmp	r3, #0
 8017e62:	d0c6      	beq.n	8017df2 <_vfiprintf_r+0x156>
 8017e64:	9105      	str	r1, [sp, #20]
 8017e66:	e7c4      	b.n	8017df2 <_vfiprintf_r+0x156>
 8017e68:	fb0c 2101 	mla	r1, ip, r1, r2
 8017e6c:	4604      	mov	r4, r0
 8017e6e:	2301      	movs	r3, #1
 8017e70:	e7f0      	b.n	8017e54 <_vfiprintf_r+0x1b8>
 8017e72:	ab03      	add	r3, sp, #12
 8017e74:	9300      	str	r3, [sp, #0]
 8017e76:	462a      	mov	r2, r5
 8017e78:	4b12      	ldr	r3, [pc, #72]	@ (8017ec4 <_vfiprintf_r+0x228>)
 8017e7a:	a904      	add	r1, sp, #16
 8017e7c:	4630      	mov	r0, r6
 8017e7e:	f7fd fd43 	bl	8015908 <_printf_float>
 8017e82:	4607      	mov	r7, r0
 8017e84:	1c78      	adds	r0, r7, #1
 8017e86:	d1d6      	bne.n	8017e36 <_vfiprintf_r+0x19a>
 8017e88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017e8a:	07d9      	lsls	r1, r3, #31
 8017e8c:	d405      	bmi.n	8017e9a <_vfiprintf_r+0x1fe>
 8017e8e:	89ab      	ldrh	r3, [r5, #12]
 8017e90:	059a      	lsls	r2, r3, #22
 8017e92:	d402      	bmi.n	8017e9a <_vfiprintf_r+0x1fe>
 8017e94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017e96:	f7fe facf 	bl	8016438 <__retarget_lock_release_recursive>
 8017e9a:	89ab      	ldrh	r3, [r5, #12]
 8017e9c:	065b      	lsls	r3, r3, #25
 8017e9e:	f53f af1f 	bmi.w	8017ce0 <_vfiprintf_r+0x44>
 8017ea2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017ea4:	e71e      	b.n	8017ce4 <_vfiprintf_r+0x48>
 8017ea6:	ab03      	add	r3, sp, #12
 8017ea8:	9300      	str	r3, [sp, #0]
 8017eaa:	462a      	mov	r2, r5
 8017eac:	4b05      	ldr	r3, [pc, #20]	@ (8017ec4 <_vfiprintf_r+0x228>)
 8017eae:	a904      	add	r1, sp, #16
 8017eb0:	4630      	mov	r0, r6
 8017eb2:	f7fd ffc1 	bl	8015e38 <_printf_i>
 8017eb6:	e7e4      	b.n	8017e82 <_vfiprintf_r+0x1e6>
 8017eb8:	08018660 	.word	0x08018660
 8017ebc:	0801866a 	.word	0x0801866a
 8017ec0:	08015909 	.word	0x08015909
 8017ec4:	08017c79 	.word	0x08017c79
 8017ec8:	08018666 	.word	0x08018666

08017ecc <__swbuf_r>:
 8017ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017ece:	460e      	mov	r6, r1
 8017ed0:	4614      	mov	r4, r2
 8017ed2:	4605      	mov	r5, r0
 8017ed4:	b118      	cbz	r0, 8017ede <__swbuf_r+0x12>
 8017ed6:	6a03      	ldr	r3, [r0, #32]
 8017ed8:	b90b      	cbnz	r3, 8017ede <__swbuf_r+0x12>
 8017eda:	f7fe f957 	bl	801618c <__sinit>
 8017ede:	69a3      	ldr	r3, [r4, #24]
 8017ee0:	60a3      	str	r3, [r4, #8]
 8017ee2:	89a3      	ldrh	r3, [r4, #12]
 8017ee4:	071a      	lsls	r2, r3, #28
 8017ee6:	d501      	bpl.n	8017eec <__swbuf_r+0x20>
 8017ee8:	6923      	ldr	r3, [r4, #16]
 8017eea:	b943      	cbnz	r3, 8017efe <__swbuf_r+0x32>
 8017eec:	4621      	mov	r1, r4
 8017eee:	4628      	mov	r0, r5
 8017ef0:	f000 f82a 	bl	8017f48 <__swsetup_r>
 8017ef4:	b118      	cbz	r0, 8017efe <__swbuf_r+0x32>
 8017ef6:	f04f 37ff 	mov.w	r7, #4294967295
 8017efa:	4638      	mov	r0, r7
 8017efc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017efe:	6823      	ldr	r3, [r4, #0]
 8017f00:	6922      	ldr	r2, [r4, #16]
 8017f02:	1a98      	subs	r0, r3, r2
 8017f04:	6963      	ldr	r3, [r4, #20]
 8017f06:	b2f6      	uxtb	r6, r6
 8017f08:	4283      	cmp	r3, r0
 8017f0a:	4637      	mov	r7, r6
 8017f0c:	dc05      	bgt.n	8017f1a <__swbuf_r+0x4e>
 8017f0e:	4621      	mov	r1, r4
 8017f10:	4628      	mov	r0, r5
 8017f12:	f7ff fdf7 	bl	8017b04 <_fflush_r>
 8017f16:	2800      	cmp	r0, #0
 8017f18:	d1ed      	bne.n	8017ef6 <__swbuf_r+0x2a>
 8017f1a:	68a3      	ldr	r3, [r4, #8]
 8017f1c:	3b01      	subs	r3, #1
 8017f1e:	60a3      	str	r3, [r4, #8]
 8017f20:	6823      	ldr	r3, [r4, #0]
 8017f22:	1c5a      	adds	r2, r3, #1
 8017f24:	6022      	str	r2, [r4, #0]
 8017f26:	701e      	strb	r6, [r3, #0]
 8017f28:	6962      	ldr	r2, [r4, #20]
 8017f2a:	1c43      	adds	r3, r0, #1
 8017f2c:	429a      	cmp	r2, r3
 8017f2e:	d004      	beq.n	8017f3a <__swbuf_r+0x6e>
 8017f30:	89a3      	ldrh	r3, [r4, #12]
 8017f32:	07db      	lsls	r3, r3, #31
 8017f34:	d5e1      	bpl.n	8017efa <__swbuf_r+0x2e>
 8017f36:	2e0a      	cmp	r6, #10
 8017f38:	d1df      	bne.n	8017efa <__swbuf_r+0x2e>
 8017f3a:	4621      	mov	r1, r4
 8017f3c:	4628      	mov	r0, r5
 8017f3e:	f7ff fde1 	bl	8017b04 <_fflush_r>
 8017f42:	2800      	cmp	r0, #0
 8017f44:	d0d9      	beq.n	8017efa <__swbuf_r+0x2e>
 8017f46:	e7d6      	b.n	8017ef6 <__swbuf_r+0x2a>

08017f48 <__swsetup_r>:
 8017f48:	b538      	push	{r3, r4, r5, lr}
 8017f4a:	4b29      	ldr	r3, [pc, #164]	@ (8017ff0 <__swsetup_r+0xa8>)
 8017f4c:	4605      	mov	r5, r0
 8017f4e:	6818      	ldr	r0, [r3, #0]
 8017f50:	460c      	mov	r4, r1
 8017f52:	b118      	cbz	r0, 8017f5c <__swsetup_r+0x14>
 8017f54:	6a03      	ldr	r3, [r0, #32]
 8017f56:	b90b      	cbnz	r3, 8017f5c <__swsetup_r+0x14>
 8017f58:	f7fe f918 	bl	801618c <__sinit>
 8017f5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017f60:	0719      	lsls	r1, r3, #28
 8017f62:	d422      	bmi.n	8017faa <__swsetup_r+0x62>
 8017f64:	06da      	lsls	r2, r3, #27
 8017f66:	d407      	bmi.n	8017f78 <__swsetup_r+0x30>
 8017f68:	2209      	movs	r2, #9
 8017f6a:	602a      	str	r2, [r5, #0]
 8017f6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017f70:	81a3      	strh	r3, [r4, #12]
 8017f72:	f04f 30ff 	mov.w	r0, #4294967295
 8017f76:	e033      	b.n	8017fe0 <__swsetup_r+0x98>
 8017f78:	0758      	lsls	r0, r3, #29
 8017f7a:	d512      	bpl.n	8017fa2 <__swsetup_r+0x5a>
 8017f7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017f7e:	b141      	cbz	r1, 8017f92 <__swsetup_r+0x4a>
 8017f80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017f84:	4299      	cmp	r1, r3
 8017f86:	d002      	beq.n	8017f8e <__swsetup_r+0x46>
 8017f88:	4628      	mov	r0, r5
 8017f8a:	f7ff f8bd 	bl	8017108 <_free_r>
 8017f8e:	2300      	movs	r3, #0
 8017f90:	6363      	str	r3, [r4, #52]	@ 0x34
 8017f92:	89a3      	ldrh	r3, [r4, #12]
 8017f94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8017f98:	81a3      	strh	r3, [r4, #12]
 8017f9a:	2300      	movs	r3, #0
 8017f9c:	6063      	str	r3, [r4, #4]
 8017f9e:	6923      	ldr	r3, [r4, #16]
 8017fa0:	6023      	str	r3, [r4, #0]
 8017fa2:	89a3      	ldrh	r3, [r4, #12]
 8017fa4:	f043 0308 	orr.w	r3, r3, #8
 8017fa8:	81a3      	strh	r3, [r4, #12]
 8017faa:	6923      	ldr	r3, [r4, #16]
 8017fac:	b94b      	cbnz	r3, 8017fc2 <__swsetup_r+0x7a>
 8017fae:	89a3      	ldrh	r3, [r4, #12]
 8017fb0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8017fb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017fb8:	d003      	beq.n	8017fc2 <__swsetup_r+0x7a>
 8017fba:	4621      	mov	r1, r4
 8017fbc:	4628      	mov	r0, r5
 8017fbe:	f000 f883 	bl	80180c8 <__smakebuf_r>
 8017fc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017fc6:	f013 0201 	ands.w	r2, r3, #1
 8017fca:	d00a      	beq.n	8017fe2 <__swsetup_r+0x9a>
 8017fcc:	2200      	movs	r2, #0
 8017fce:	60a2      	str	r2, [r4, #8]
 8017fd0:	6962      	ldr	r2, [r4, #20]
 8017fd2:	4252      	negs	r2, r2
 8017fd4:	61a2      	str	r2, [r4, #24]
 8017fd6:	6922      	ldr	r2, [r4, #16]
 8017fd8:	b942      	cbnz	r2, 8017fec <__swsetup_r+0xa4>
 8017fda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8017fde:	d1c5      	bne.n	8017f6c <__swsetup_r+0x24>
 8017fe0:	bd38      	pop	{r3, r4, r5, pc}
 8017fe2:	0799      	lsls	r1, r3, #30
 8017fe4:	bf58      	it	pl
 8017fe6:	6962      	ldrpl	r2, [r4, #20]
 8017fe8:	60a2      	str	r2, [r4, #8]
 8017fea:	e7f4      	b.n	8017fd6 <__swsetup_r+0x8e>
 8017fec:	2000      	movs	r0, #0
 8017fee:	e7f7      	b.n	8017fe0 <__swsetup_r+0x98>
 8017ff0:	20000044 	.word	0x20000044

08017ff4 <_raise_r>:
 8017ff4:	291f      	cmp	r1, #31
 8017ff6:	b538      	push	{r3, r4, r5, lr}
 8017ff8:	4605      	mov	r5, r0
 8017ffa:	460c      	mov	r4, r1
 8017ffc:	d904      	bls.n	8018008 <_raise_r+0x14>
 8017ffe:	2316      	movs	r3, #22
 8018000:	6003      	str	r3, [r0, #0]
 8018002:	f04f 30ff 	mov.w	r0, #4294967295
 8018006:	bd38      	pop	{r3, r4, r5, pc}
 8018008:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801800a:	b112      	cbz	r2, 8018012 <_raise_r+0x1e>
 801800c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8018010:	b94b      	cbnz	r3, 8018026 <_raise_r+0x32>
 8018012:	4628      	mov	r0, r5
 8018014:	f000 f830 	bl	8018078 <_getpid_r>
 8018018:	4622      	mov	r2, r4
 801801a:	4601      	mov	r1, r0
 801801c:	4628      	mov	r0, r5
 801801e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018022:	f000 b817 	b.w	8018054 <_kill_r>
 8018026:	2b01      	cmp	r3, #1
 8018028:	d00a      	beq.n	8018040 <_raise_r+0x4c>
 801802a:	1c59      	adds	r1, r3, #1
 801802c:	d103      	bne.n	8018036 <_raise_r+0x42>
 801802e:	2316      	movs	r3, #22
 8018030:	6003      	str	r3, [r0, #0]
 8018032:	2001      	movs	r0, #1
 8018034:	e7e7      	b.n	8018006 <_raise_r+0x12>
 8018036:	2100      	movs	r1, #0
 8018038:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801803c:	4620      	mov	r0, r4
 801803e:	4798      	blx	r3
 8018040:	2000      	movs	r0, #0
 8018042:	e7e0      	b.n	8018006 <_raise_r+0x12>

08018044 <raise>:
 8018044:	4b02      	ldr	r3, [pc, #8]	@ (8018050 <raise+0xc>)
 8018046:	4601      	mov	r1, r0
 8018048:	6818      	ldr	r0, [r3, #0]
 801804a:	f7ff bfd3 	b.w	8017ff4 <_raise_r>
 801804e:	bf00      	nop
 8018050:	20000044 	.word	0x20000044

08018054 <_kill_r>:
 8018054:	b538      	push	{r3, r4, r5, lr}
 8018056:	4d07      	ldr	r5, [pc, #28]	@ (8018074 <_kill_r+0x20>)
 8018058:	2300      	movs	r3, #0
 801805a:	4604      	mov	r4, r0
 801805c:	4608      	mov	r0, r1
 801805e:	4611      	mov	r1, r2
 8018060:	602b      	str	r3, [r5, #0]
 8018062:	f7f1 f9e3 	bl	800942c <_kill>
 8018066:	1c43      	adds	r3, r0, #1
 8018068:	d102      	bne.n	8018070 <_kill_r+0x1c>
 801806a:	682b      	ldr	r3, [r5, #0]
 801806c:	b103      	cbz	r3, 8018070 <_kill_r+0x1c>
 801806e:	6023      	str	r3, [r4, #0]
 8018070:	bd38      	pop	{r3, r4, r5, pc}
 8018072:	bf00      	nop
 8018074:	20007a1c 	.word	0x20007a1c

08018078 <_getpid_r>:
 8018078:	f7f1 b9d0 	b.w	800941c <_getpid>

0801807c <__swhatbuf_r>:
 801807c:	b570      	push	{r4, r5, r6, lr}
 801807e:	460c      	mov	r4, r1
 8018080:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018084:	2900      	cmp	r1, #0
 8018086:	b096      	sub	sp, #88	@ 0x58
 8018088:	4615      	mov	r5, r2
 801808a:	461e      	mov	r6, r3
 801808c:	da0d      	bge.n	80180aa <__swhatbuf_r+0x2e>
 801808e:	89a3      	ldrh	r3, [r4, #12]
 8018090:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8018094:	f04f 0100 	mov.w	r1, #0
 8018098:	bf14      	ite	ne
 801809a:	2340      	movne	r3, #64	@ 0x40
 801809c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80180a0:	2000      	movs	r0, #0
 80180a2:	6031      	str	r1, [r6, #0]
 80180a4:	602b      	str	r3, [r5, #0]
 80180a6:	b016      	add	sp, #88	@ 0x58
 80180a8:	bd70      	pop	{r4, r5, r6, pc}
 80180aa:	466a      	mov	r2, sp
 80180ac:	f000 f848 	bl	8018140 <_fstat_r>
 80180b0:	2800      	cmp	r0, #0
 80180b2:	dbec      	blt.n	801808e <__swhatbuf_r+0x12>
 80180b4:	9901      	ldr	r1, [sp, #4]
 80180b6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80180ba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80180be:	4259      	negs	r1, r3
 80180c0:	4159      	adcs	r1, r3
 80180c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80180c6:	e7eb      	b.n	80180a0 <__swhatbuf_r+0x24>

080180c8 <__smakebuf_r>:
 80180c8:	898b      	ldrh	r3, [r1, #12]
 80180ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80180cc:	079d      	lsls	r5, r3, #30
 80180ce:	4606      	mov	r6, r0
 80180d0:	460c      	mov	r4, r1
 80180d2:	d507      	bpl.n	80180e4 <__smakebuf_r+0x1c>
 80180d4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80180d8:	6023      	str	r3, [r4, #0]
 80180da:	6123      	str	r3, [r4, #16]
 80180dc:	2301      	movs	r3, #1
 80180de:	6163      	str	r3, [r4, #20]
 80180e0:	b003      	add	sp, #12
 80180e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80180e4:	ab01      	add	r3, sp, #4
 80180e6:	466a      	mov	r2, sp
 80180e8:	f7ff ffc8 	bl	801807c <__swhatbuf_r>
 80180ec:	9f00      	ldr	r7, [sp, #0]
 80180ee:	4605      	mov	r5, r0
 80180f0:	4639      	mov	r1, r7
 80180f2:	4630      	mov	r0, r6
 80180f4:	f7ff f87c 	bl	80171f0 <_malloc_r>
 80180f8:	b948      	cbnz	r0, 801810e <__smakebuf_r+0x46>
 80180fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80180fe:	059a      	lsls	r2, r3, #22
 8018100:	d4ee      	bmi.n	80180e0 <__smakebuf_r+0x18>
 8018102:	f023 0303 	bic.w	r3, r3, #3
 8018106:	f043 0302 	orr.w	r3, r3, #2
 801810a:	81a3      	strh	r3, [r4, #12]
 801810c:	e7e2      	b.n	80180d4 <__smakebuf_r+0xc>
 801810e:	89a3      	ldrh	r3, [r4, #12]
 8018110:	6020      	str	r0, [r4, #0]
 8018112:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018116:	81a3      	strh	r3, [r4, #12]
 8018118:	9b01      	ldr	r3, [sp, #4]
 801811a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801811e:	b15b      	cbz	r3, 8018138 <__smakebuf_r+0x70>
 8018120:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018124:	4630      	mov	r0, r6
 8018126:	f000 f81d 	bl	8018164 <_isatty_r>
 801812a:	b128      	cbz	r0, 8018138 <__smakebuf_r+0x70>
 801812c:	89a3      	ldrh	r3, [r4, #12]
 801812e:	f023 0303 	bic.w	r3, r3, #3
 8018132:	f043 0301 	orr.w	r3, r3, #1
 8018136:	81a3      	strh	r3, [r4, #12]
 8018138:	89a3      	ldrh	r3, [r4, #12]
 801813a:	431d      	orrs	r5, r3
 801813c:	81a5      	strh	r5, [r4, #12]
 801813e:	e7cf      	b.n	80180e0 <__smakebuf_r+0x18>

08018140 <_fstat_r>:
 8018140:	b538      	push	{r3, r4, r5, lr}
 8018142:	4d07      	ldr	r5, [pc, #28]	@ (8018160 <_fstat_r+0x20>)
 8018144:	2300      	movs	r3, #0
 8018146:	4604      	mov	r4, r0
 8018148:	4608      	mov	r0, r1
 801814a:	4611      	mov	r1, r2
 801814c:	602b      	str	r3, [r5, #0]
 801814e:	f7f1 f9cd 	bl	80094ec <_fstat>
 8018152:	1c43      	adds	r3, r0, #1
 8018154:	d102      	bne.n	801815c <_fstat_r+0x1c>
 8018156:	682b      	ldr	r3, [r5, #0]
 8018158:	b103      	cbz	r3, 801815c <_fstat_r+0x1c>
 801815a:	6023      	str	r3, [r4, #0]
 801815c:	bd38      	pop	{r3, r4, r5, pc}
 801815e:	bf00      	nop
 8018160:	20007a1c 	.word	0x20007a1c

08018164 <_isatty_r>:
 8018164:	b538      	push	{r3, r4, r5, lr}
 8018166:	4d06      	ldr	r5, [pc, #24]	@ (8018180 <_isatty_r+0x1c>)
 8018168:	2300      	movs	r3, #0
 801816a:	4604      	mov	r4, r0
 801816c:	4608      	mov	r0, r1
 801816e:	602b      	str	r3, [r5, #0]
 8018170:	f7f1 f9cc 	bl	800950c <_isatty>
 8018174:	1c43      	adds	r3, r0, #1
 8018176:	d102      	bne.n	801817e <_isatty_r+0x1a>
 8018178:	682b      	ldr	r3, [r5, #0]
 801817a:	b103      	cbz	r3, 801817e <_isatty_r+0x1a>
 801817c:	6023      	str	r3, [r4, #0]
 801817e:	bd38      	pop	{r3, r4, r5, pc}
 8018180:	20007a1c 	.word	0x20007a1c

08018184 <fmaxf>:
 8018184:	b508      	push	{r3, lr}
 8018186:	ed2d 8b02 	vpush	{d8}
 801818a:	eeb0 8a40 	vmov.f32	s16, s0
 801818e:	eef0 8a60 	vmov.f32	s17, s1
 8018192:	f000 f815 	bl	80181c0 <__fpclassifyf>
 8018196:	b930      	cbnz	r0, 80181a6 <fmaxf+0x22>
 8018198:	eeb0 8a68 	vmov.f32	s16, s17
 801819c:	eeb0 0a48 	vmov.f32	s0, s16
 80181a0:	ecbd 8b02 	vpop	{d8}
 80181a4:	bd08      	pop	{r3, pc}
 80181a6:	eeb0 0a68 	vmov.f32	s0, s17
 80181aa:	f000 f809 	bl	80181c0 <__fpclassifyf>
 80181ae:	2800      	cmp	r0, #0
 80181b0:	d0f4      	beq.n	801819c <fmaxf+0x18>
 80181b2:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80181b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80181ba:	dded      	ble.n	8018198 <fmaxf+0x14>
 80181bc:	e7ee      	b.n	801819c <fmaxf+0x18>
	...

080181c0 <__fpclassifyf>:
 80181c0:	ee10 3a10 	vmov	r3, s0
 80181c4:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 80181c8:	d00d      	beq.n	80181e6 <__fpclassifyf+0x26>
 80181ca:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 80181ce:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 80181d2:	d30a      	bcc.n	80181ea <__fpclassifyf+0x2a>
 80181d4:	4b07      	ldr	r3, [pc, #28]	@ (80181f4 <__fpclassifyf+0x34>)
 80181d6:	1e42      	subs	r2, r0, #1
 80181d8:	429a      	cmp	r2, r3
 80181da:	d908      	bls.n	80181ee <__fpclassifyf+0x2e>
 80181dc:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 80181e0:	4258      	negs	r0, r3
 80181e2:	4158      	adcs	r0, r3
 80181e4:	4770      	bx	lr
 80181e6:	2002      	movs	r0, #2
 80181e8:	4770      	bx	lr
 80181ea:	2004      	movs	r0, #4
 80181ec:	4770      	bx	lr
 80181ee:	2003      	movs	r0, #3
 80181f0:	4770      	bx	lr
 80181f2:	bf00      	nop
 80181f4:	007ffffe 	.word	0x007ffffe

080181f8 <round>:
 80181f8:	ec51 0b10 	vmov	r0, r1, d0
 80181fc:	b570      	push	{r4, r5, r6, lr}
 80181fe:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8018202:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 8018206:	2a13      	cmp	r2, #19
 8018208:	460b      	mov	r3, r1
 801820a:	4605      	mov	r5, r0
 801820c:	dc1b      	bgt.n	8018246 <round+0x4e>
 801820e:	2a00      	cmp	r2, #0
 8018210:	da0b      	bge.n	801822a <round+0x32>
 8018212:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8018216:	3201      	adds	r2, #1
 8018218:	bf04      	itt	eq
 801821a:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 801821e:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 8018222:	2200      	movs	r2, #0
 8018224:	4619      	mov	r1, r3
 8018226:	4610      	mov	r0, r2
 8018228:	e015      	b.n	8018256 <round+0x5e>
 801822a:	4c15      	ldr	r4, [pc, #84]	@ (8018280 <round+0x88>)
 801822c:	4114      	asrs	r4, r2
 801822e:	ea04 0601 	and.w	r6, r4, r1
 8018232:	4306      	orrs	r6, r0
 8018234:	d00f      	beq.n	8018256 <round+0x5e>
 8018236:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 801823a:	fa41 f202 	asr.w	r2, r1, r2
 801823e:	4413      	add	r3, r2
 8018240:	ea23 0304 	bic.w	r3, r3, r4
 8018244:	e7ed      	b.n	8018222 <round+0x2a>
 8018246:	2a33      	cmp	r2, #51	@ 0x33
 8018248:	dd08      	ble.n	801825c <round+0x64>
 801824a:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 801824e:	d102      	bne.n	8018256 <round+0x5e>
 8018250:	4602      	mov	r2, r0
 8018252:	f7e8 f843 	bl	80002dc <__adddf3>
 8018256:	ec41 0b10 	vmov	d0, r0, r1
 801825a:	bd70      	pop	{r4, r5, r6, pc}
 801825c:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 8018260:	f04f 34ff 	mov.w	r4, #4294967295
 8018264:	40f4      	lsrs	r4, r6
 8018266:	4204      	tst	r4, r0
 8018268:	d0f5      	beq.n	8018256 <round+0x5e>
 801826a:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 801826e:	2201      	movs	r2, #1
 8018270:	408a      	lsls	r2, r1
 8018272:	1952      	adds	r2, r2, r5
 8018274:	bf28      	it	cs
 8018276:	3301      	addcs	r3, #1
 8018278:	ea22 0204 	bic.w	r2, r2, r4
 801827c:	e7d2      	b.n	8018224 <round+0x2c>
 801827e:	bf00      	nop
 8018280:	000fffff 	.word	0x000fffff

08018284 <roundf>:
 8018284:	ee10 0a10 	vmov	r0, s0
 8018288:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 801828c:	3a7f      	subs	r2, #127	@ 0x7f
 801828e:	2a16      	cmp	r2, #22
 8018290:	dc15      	bgt.n	80182be <roundf+0x3a>
 8018292:	2a00      	cmp	r2, #0
 8018294:	da08      	bge.n	80182a8 <roundf+0x24>
 8018296:	3201      	adds	r2, #1
 8018298:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 801829c:	d101      	bne.n	80182a2 <roundf+0x1e>
 801829e:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 80182a2:	ee00 3a10 	vmov	s0, r3
 80182a6:	4770      	bx	lr
 80182a8:	4907      	ldr	r1, [pc, #28]	@ (80182c8 <roundf+0x44>)
 80182aa:	4111      	asrs	r1, r2
 80182ac:	4201      	tst	r1, r0
 80182ae:	d0fa      	beq.n	80182a6 <roundf+0x22>
 80182b0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80182b4:	4113      	asrs	r3, r2
 80182b6:	4403      	add	r3, r0
 80182b8:	ea23 0301 	bic.w	r3, r3, r1
 80182bc:	e7f1      	b.n	80182a2 <roundf+0x1e>
 80182be:	2a80      	cmp	r2, #128	@ 0x80
 80182c0:	d1f1      	bne.n	80182a6 <roundf+0x22>
 80182c2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80182c6:	4770      	bx	lr
 80182c8:	007fffff 	.word	0x007fffff

080182cc <_init>:
 80182cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80182ce:	bf00      	nop
 80182d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80182d2:	bc08      	pop	{r3}
 80182d4:	469e      	mov	lr, r3
 80182d6:	4770      	bx	lr

080182d8 <_fini>:
 80182d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80182da:	bf00      	nop
 80182dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80182de:	bc08      	pop	{r3}
 80182e0:	469e      	mov	lr, r3
 80182e2:	4770      	bx	lr
