set_max_delay 10 -from [get_clocks {core_clk}] -rise_from [get_ports clk2] -fall_from [get_ports clk*] -through * -rise_through [get_ports clk1] -to [get_ports {clk0}] -ignore_clock_latency -probe -reset_path
