
*** Running vivado
    with args -log lab9_3_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab9_3_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lab9_3_1.tcl -notrace
Command: synth_design -top lab9_3_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12956 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 388.516 ; gain = 98.609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab9_3_1' [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/new/lab9_3_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-7660-YxGuo/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-7660-YxGuo/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_500hz' [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/new/clock_500hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_500hz' (2#1) [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/new/clock_500hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_10hz' [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/new/clock_10hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_10hz' (3#1) [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/new/clock_10hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'counts' [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/new/counts.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_f1' [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-7660-YxGuo/realtime/counter_f1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'counter_f1' (4#1) [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-7660-YxGuo/realtime/counter_f1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'counter_f2' [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-7660-YxGuo/realtime/counter_f2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'counter_f2' (5#1) [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-7660-YxGuo/realtime/counter_f2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'counts' (6#1) [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/new/counts.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcd_decoder' [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/new/bcd_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd_decoder' (7#1) [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/new/bcd_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab9_3_1' (8#1) [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/new/lab9_3_1.v:23]
WARNING: [Synth 8-3331] design clock_10hz has unconnected port rst
WARNING: [Synth 8-3331] design clock_500hz has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 443.668 ; gain = 153.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 443.668 ; gain = 153.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 443.668 ; gain = 153.762
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U'
Finished Parsing XDC File [h:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U'
Parsing XDC File [h:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/counter_f1/counter_f1/counter_f1_in_context.xdc] for cell 'U3/U0'
Finished Parsing XDC File [h:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/counter_f1/counter_f1/counter_f1_in_context.xdc] for cell 'U3/U0'
Parsing XDC File [h:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/counter_f1/counter_f1/counter_f1_in_context.xdc] for cell 'U3/U1'
Finished Parsing XDC File [h:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/counter_f1/counter_f1/counter_f1_in_context.xdc] for cell 'U3/U1'
Parsing XDC File [h:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/counter_f1/counter_f1/counter_f1_in_context.xdc] for cell 'U3/U3'
Finished Parsing XDC File [h:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/counter_f1/counter_f1/counter_f1_in_context.xdc] for cell 'U3/U3'
Parsing XDC File [h:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/counter_f2/counter_f2/counter_f2_in_context.xdc] for cell 'U3/U2'
Finished Parsing XDC File [h:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/counter_f2/counter_f2/counter_f2_in_context.xdc] for cell 'U3/U2'
Parsing XDC File [h:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/counter_f2/counter_f2/counter_f2_in_context.xdc] for cell 'U3/U4'
Finished Parsing XDC File [h:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/counter_f2/counter_f2/counter_f2_in_context.xdc] for cell 'U3/U4'
Parsing XDC File [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/constrs_1/new/nexys4.xdc]
Finished Parsing XDC File [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/constrs_1/new/nexys4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/constrs_1/new/nexys4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab9_3_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab9_3_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 790.980 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 790.980 ; gain = 501.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 790.980 ; gain = 501.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  {h:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  {h:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for U. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U3/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U3/U1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U3/U3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U3/U2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U3/U4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 790.980 ; gain = 501.074
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "k" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'seg0_reg' [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/new/bcd_decoder.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'seg1_reg' [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/new/bcd_decoder.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'seg2_reg' [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/new/bcd_decoder.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'seg3_reg' [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/new/bcd_decoder.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'seg4_reg' [H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.srcs/sources_1/new/bcd_decoder.v:98]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 790.980 ; gain = 501.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_500hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock_10hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bcd_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "U4/k" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design lab9_3_1 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design lab9_3_1 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design lab9_3_1 has port an[5] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 790.980 ; gain = 501.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U/clk_out1' to pin 'U/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 790.980 ; gain = 501.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 792.211 ; gain = 502.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 793.422 ; gain = 503.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 793.422 ; gain = 503.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 793.422 ; gain = 503.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 793.422 ; gain = 503.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 793.422 ; gain = 503.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 793.422 ; gain = 503.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 793.422 ; gain = 503.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |counter_f1    |         3|
|3     |counter_f2    |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |clk_wiz_0     |     1|
|2     |counter_f1    |     1|
|3     |counter_f1__1 |     1|
|4     |counter_f1__2 |     1|
|5     |counter_f2    |     1|
|6     |counter_f2__1 |     1|
|7     |BUFG          |     1|
|8     |CARRY4        |    20|
|9     |LUT1          |     4|
|10    |LUT2          |     5|
|11    |LUT3          |    11|
|12    |LUT4          |    47|
|13    |LUT5          |    14|
|14    |LUT6          |    29|
|15    |FDRE          |    80|
|16    |LD            |    35|
|17    |IBUF          |     2|
|18    |OBUF          |    16|
+------+--------------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   291|
|2     |  U1     |clock_500hz |    38|
|3     |  U2     |clock_10hz  |    40|
|4     |  U3     |counts      |    58|
|5     |  U4     |bcd_decoder |   134|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 793.422 ; gain = 503.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 793.422 ; gain = 156.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 793.422 ; gain = 503.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  LD => LDCE: 35 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 804.109 ; gain = 525.676
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'H:/gyx verilog/digital/lab_9/lab9_3_1/lab9_3_1.runs/synth_1/lab9_3_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab9_3_1_utilization_synth.rpt -pb lab9_3_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 804.109 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 23 00:34:25 2018...
