`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2023/10/13 10:56:11
// Design Name: 
// Module Name: KeyBoardReceiver
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

`define NVBoard

module KeyBoardReceiver(
        output [31:0] keycodeout,           //ï¿½ï¿½ï¿½Õµï¿½ï¿½ï¿½ï¿½ï¿½4ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½É¨ï¿½ï¿½ï¿½ï¿½
        output ready,                     //ï¿½ï¿½ï¿½Ý¾ï¿½ï¿½ï¿½ï¿½ï¿½Ö¾Î»
        input clk,                        //ÏµÍ³Ê±ï¿½ï¿½ 
        input kb_clk,                    //ï¿½ï¿½ï¿½ï¿½ Ê±ï¿½ï¿½ï¿½Åºï¿½
        input kb_data                    //ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    );
    wire kclkf, kdataf;
    reg [7:0]datacur;              //ï¿½ï¿½Ç°É¨ï¿½ï¿½ï¿½ï¿½
    reg [7:0]dataprev;            //ï¿½ï¿½Ò»ï¿½ï¿½É¨ï¿½ï¿½ï¿½ï¿½
    reg [3:0]cnt;                //ï¿½Õµï¿½ï¿½ï¿½ï¿½ï¿½Î»ï¿½ï¿½
    reg [31:0]keycode;            //É¨ï¿½ï¿½ï¿½ï¿½
    reg flag;                     //ï¿½ï¿½ï¿½ï¿½1Ö¡ï¿½ï¿½ï¿½ï¿½
    reg readyflag = 0;
//    reg error;                   //ï¿½ï¿½ï¿½ï¿½ï¿½Ö¾Î?
    initial begin                 //ï¿½ï¿½Ê¼ï¿½ï¿½
        keycode[7:0] = 8'b00000000;
        cnt = 4'b0000;
    end

`ifdef NVBoard
    // It is for NVBoard, in FPGA please use debouncer
    assign kclkf = kb_clk;
    assign kdataf = kb_data;
`else
    debouncer debounce( .clk(clk), .I0(kb_clk), .I1(kb_data), .O0(kclkf), .O1(kdataf));
`endif
    
    always@(negedge(kclkf))begin
     case(cnt)
            0:  ;//readyflag<=1'b0;                       //ï¿½ï¿½Ê¼Î»
            1:begin datacur[0]<=kdataf; end
            2:datacur[1]<=kdataf;
            3:datacur[2]<=kdataf;
            4:datacur[3]<=kdataf;
            5:datacur[4]<=kdataf;
            6:datacur[5]<=kdataf;
            7:datacur[6]<=kdataf;
            8:datacur[7]<=kdataf;
            9:flag<=1'b1;         //ï¿½Ñ½ï¿½ï¿½ï¿½8Î»ï¿½ï¿½Ð§ï¿½ï¿½ï¿½ï¿½
            10:flag<=1'b0;       //ï¿½ï¿½ï¿½ï¿½Î»
          endcase
        if(cnt<=9) cnt<=cnt+1;
        else if(cnt==10)  cnt<=0;
    end
    reg [3:0]last_up = 0;
    always @(posedge flag)begin
        if (dataprev!=datacur | last_up != 0)begin           //È¥ï¿½ï¿½ï¿½Ø¸ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
            if(last_up != 0 && datacur != 8'hF0)    last_up <= last_up - 1;
            keycode[31:24]<=keycode[23:16];
            keycode[23:16]<=keycode[15:8];
            keycode[15:8]<=dataprev;
            keycode[7:0]<=datacur;
            dataprev<=datacur;
            readyflag<=1'b1;              //ï¿½ï¿½ï¿½Ý¾ï¿½ï¿½ï¿½ï¿½ï¿½Ö¾Î»ï¿½ï¿½1
            if(datacur == 8'hF0)begin
                last_up <= 2;
            end 
        end else begin
             readyflag <= 1'b0;
        end
    end
    assign keycodeout = keycode;
    assign ready = readyflag; //readyflag;    
endmodule

module debouncer(
    input clk,
    input I0,
    input I1,
    output reg O0,
    output reg O1
    );
    reg [4:0]cnt0, cnt1;
    reg Iv0=0,Iv1=0;
    reg out0, out1;
    always@(posedge(clk))begin
    if (I0==Iv0)begin
        if (cnt0==19) O0<=I0;   //ï¿½ï¿½ï¿½Õµï¿½20ï¿½ï¿½ï¿½ï¿½Í¬ï¿½ï¿½ï¿½ï¿½
        else cnt0<=cnt0+1;
      end
    else begin
        cnt0<=5'b00000;
        Iv0<=I0;
    end
    if (I1==Iv1)begin
            if (cnt1==19) O1<=I1;  //ï¿½ï¿½ï¿½Õµï¿½20ï¿½ï¿½ï¿½ï¿½Í¬ï¿½ï¿½ï¿½ï¿½
            else cnt1<=cnt1+1;
          end
        else begin
            cnt1<=5'b00000;
            Iv1<=I1;
        end
    end
endmodule
