git clone --depth 1 --no-tags https://github.com/HugoARA/utzvisor-cfi_dfi.git f:/verilog_sva_gh_scraper/data/full_repos/156704178
git clone --depth 1 --no-tags https://github.com/bhg39/singlecycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/157031254
git clone --depth 1 --no-tags https://github.com/IamMaxim/OurCPU.git f:/verilog_sva_gh_scraper/data/full_repos/156855781
git clone --depth 1 --no-tags https://github.com/Swjzhao/ECE241FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/157006392
git clone --depth 1 --no-tags https://github.com/wumk/bq79606_uart_and_CRC16.git f:/verilog_sva_gh_scraper/data/full_repos/157552142
git clone --depth 1 --no-tags https://github.com/xenaines/verlilog-game.git f:/verilog_sva_gh_scraper/data/full_repos/157541510
git clone --depth 1 --no-tags https://github.com/Developer-Squad/Direct-Mapped-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/157424577
git clone --depth 1 --no-tags https://github.com/DinuDiana/PS2-keyboard.git f:/verilog_sva_gh_scraper/data/full_repos/154707588
git clone --depth 1 --no-tags https://github.com/vertreko/kv_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/154549876
git clone --depth 1 --no-tags https://github.com/andriyantohalim/FPGA_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/152712569
git clone --depth 1 --no-tags https://github.com/bhargav253/risky.git f:/verilog_sva_gh_scraper/data/full_repos/152820532
git clone --depth 1 --no-tags https://github.com/artvvb/SudokuHDL.git f:/verilog_sva_gh_scraper/data/full_repos/154903411
git clone --depth 1 --no-tags https://github.com/Digilent/Arty-S7-50-Pmod-I2S2.git f:/verilog_sva_gh_scraper/data/full_repos/154738737
git clone --depth 1 --no-tags https://github.com/nkkk98/CPU-application2.git f:/verilog_sva_gh_scraper/data/full_repos/153146148
git clone --depth 1 --no-tags https://github.com/Malikeh97/computer-architecture-lab-1.git f:/verilog_sva_gh_scraper/data/full_repos/153260543
git clone --depth 1 --no-tags https://github.com/codexhound/ECE585FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/153690221
git clone --depth 1 --no-tags https://github.com/ITBA-E3-2018/fpga-vga-stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/155077290
git clone --depth 1 --no-tags https://github.com/esolera/Verificacion_proyecto1.git f:/verilog_sva_gh_scraper/data/full_repos/154992767
git clone --depth 1 --no-tags https://github.com/irwin-cayo/virtual_parking_lot_counter.git f:/verilog_sva_gh_scraper/data/full_repos/155126664
git clone --depth 1 --no-tags https://github.com/peter-markos/Temalab.git f:/verilog_sva_gh_scraper/data/full_repos/153414067
git clone --depth 1 --no-tags https://github.com/Fathaah/Lift.git f:/verilog_sva_gh_scraper/data/full_repos/153325103
git clone --depth 1 --no-tags https://github.com/marlongd/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/153358268
git clone --depth 1 --no-tags https://github.com/anusha-potnuru/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/157075137
git clone --depth 1 --no-tags https://github.com/ppfenninger/Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/157101210
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_VC707_SGMII.git f:/verilog_sva_gh_scraper/data/full_repos/157174468
git clone --depth 1 --no-tags https://github.com/bkchan96/ECE4305FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/156654720
git clone --depth 1 --no-tags https://github.com/driivehard/TernarySystemBS_18_06.git f:/verilog_sva_gh_scraper/data/full_repos/157487620
git clone --depth 1 --no-tags https://github.com/DCLab2018team03/lab3.git f:/verilog_sva_gh_scraper/data/full_repos/157493195
git clone --depth 1 --no-tags https://github.com/sizzaak/EE371_lab4.git f:/verilog_sva_gh_scraper/data/full_repos/155767373
git clone --depth 1 --no-tags https://github.com/JoyceeeGy/VGA-Minions-Game.git f:/verilog_sva_gh_scraper/data/full_repos/155796729
git clone --depth 1 --no-tags https://github.com/mitche61/ECE-287-Brick-Buster.git f:/verilog_sva_gh_scraper/data/full_repos/155626753
git clone --depth 1 --no-tags https://github.com/terrymikekr/iot_home_work2.git f:/verilog_sva_gh_scraper/data/full_repos/155842085
git clone --depth 1 --no-tags https://github.com/ShylajaKR/CacheCompressionYACC.git f:/verilog_sva_gh_scraper/data/full_repos/155099532
git clone --depth 1 --no-tags https://github.com/JordanRuetz/HighNoon.git f:/verilog_sva_gh_scraper/data/full_repos/155321634
git clone --depth 1 --no-tags https://github.com/JeremieMelo/High-Speed-Project.git f:/verilog_sva_gh_scraper/data/full_repos/155260460
git clone --depth 1 --no-tags https://github.com/cpu2018-1/fpu.git f:/verilog_sva_gh_scraper/data/full_repos/154311532
git clone --depth 1 --no-tags https://github.com/Sirawit7205/worldTimeClock.git f:/verilog_sva_gh_scraper/data/full_repos/157602578
git clone --depth 1 --no-tags https://github.com/maming1995/ECE585_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/156302716
git clone --depth 1 --no-tags https://github.com/Joecool48/ece-385.git f:/verilog_sva_gh_scraper/data/full_repos/156136534
git clone --depth 1 --no-tags https://github.com/Matoro17/PBL-SD-2018.2-2.git f:/verilog_sva_gh_scraper/data/full_repos/154149607
git clone --depth 1 --no-tags https://github.com/jenn-le/floating-point-add-sub.git f:/verilog_sva_gh_scraper/data/full_repos/154559458
git clone --depth 1 --no-tags https://github.com/adeebrahman/Lab3Part3-ShiftRegister-.git f:/verilog_sva_gh_scraper/data/full_repos/156939792
git clone --depth 1 --no-tags https://github.com/lzambella/Simple_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/152813532
git clone --depth 1 --no-tags https://github.com/semaraugusto/OrganizacaoDeComputadores2.git f:/verilog_sva_gh_scraper/data/full_repos/153492902
git clone --depth 1 --no-tags https://github.com/Jennael/50.002-mojo.git f:/verilog_sva_gh_scraper/data/full_repos/157055661
git clone --depth 1 --no-tags https://github.com/nishant3101/GCD.git f:/verilog_sva_gh_scraper/data/full_repos/157008678
git clone --depth 1 --no-tags https://github.com/ChristianHan/Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/157150556
git clone --depth 1 --no-tags https://github.com/drewb28/EC-311-Final-Project-Digital-Lock.git f:/verilog_sva_gh_scraper/data/full_repos/156487713
git clone --depth 1 --no-tags https://github.com/zlrrr/single_cpu_jr.git f:/verilog_sva_gh_scraper/data/full_repos/152712208
git clone --depth 1 --no-tags https://github.com/brownj85/LispyALU.git f:/verilog_sva_gh_scraper/data/full_repos/155759747
git clone --depth 1 --no-tags https://github.com/ken-diep/Digital-Systems-Design-Game.git f:/verilog_sva_gh_scraper/data/full_repos/154157956
git clone --depth 1 --no-tags https://github.com/RealTanYou/grp1-8_mojo_16-bit_alu.git f:/verilog_sva_gh_scraper/data/full_repos/155360711
git clone --depth 1 --no-tags https://github.com/rbrink63/480_assign3.git f:/verilog_sva_gh_scraper/data/full_repos/155424893
git clone --depth 1 --no-tags https://github.com/nicky1214/16BitALU.git f:/verilog_sva_gh_scraper/data/full_repos/155439109
git clone --depth 1 --no-tags https://github.com/Bartiszny/HDLProjects.git f:/verilog_sva_gh_scraper/data/full_repos/155018855
git clone --depth 1 --no-tags https://github.com/velef/fifo_cosimulation.git f:/verilog_sva_gh_scraper/data/full_repos/155108038
git clone --depth 1 --no-tags https://github.com/minyun168/IC_design.git f:/verilog_sva_gh_scraper/data/full_repos/155884477
git clone --depth 1 --no-tags https://github.com/smelvinsky/alu-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/155975207
git clone --depth 1 --no-tags https://github.com/chiraagk7/16BitProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/156119435
git clone --depth 1 --no-tags https://github.com/DinuDiana/Transition-of-blocks-VGA_keyboard.git f:/verilog_sva_gh_scraper/data/full_repos/154719894
git clone --depth 1 --no-tags https://github.com/DinuDiana/VGA-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/154706512
git clone --depth 1 --no-tags https://github.com/dacong666/16bitALU.git f:/verilog_sva_gh_scraper/data/full_repos/154804215
git clone --depth 1 --no-tags https://github.com/Tantuway/Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/154380044
git clone --depth 1 --no-tags https://github.com/palca2093/Proyecto_2.git f:/verilog_sva_gh_scraper/data/full_repos/156611030
git clone --depth 1 --no-tags https://github.com/paintinggalaxy/computer_organization.git f:/verilog_sva_gh_scraper/data/full_repos/154378009
git clone --depth 1 --no-tags https://github.com/FlyingAlpaca0/Stepper-Motor-Character-Dial.git f:/verilog_sva_gh_scraper/data/full_repos/153034409
git clone --depth 1 --no-tags https://github.com/JackieAnj/CSC258.git f:/verilog_sva_gh_scraper/data/full_repos/152686587
git clone --depth 1 --no-tags https://github.com/jsofka/369lab9-18.git f:/verilog_sva_gh_scraper/data/full_repos/152706941
git clone --depth 1 --no-tags https://github.com/LimSean/16-Bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/155460318
git clone --depth 1 --no-tags https://github.com/concavegit/mips-subset.git f:/verilog_sva_gh_scraper/data/full_repos/154231797
git clone --depth 1 --no-tags https://github.com/BeckDevil/cordic-processor.git f:/verilog_sva_gh_scraper/data/full_repos/154199685
git clone --depth 1 --no-tags https://github.com/karamveer17156/Verilog-Hello-World-Code.git f:/verilog_sva_gh_scraper/data/full_repos/152947813
git clone --depth 1 --no-tags https://github.com/Dynamitelaw/AdvancedLogicProject.git f:/verilog_sva_gh_scraper/data/full_repos/153822384
git clone --depth 1 --no-tags https://github.com/ThatOtherMikeGuy/0-59counter.git f:/verilog_sva_gh_scraper/data/full_repos/155596218
git clone --depth 1 --no-tags https://github.com/sethulaksh/ee216a_project.git f:/verilog_sva_gh_scraper/data/full_repos/156921869
git clone --depth 1 --no-tags https://github.com/nishant3101/Door-Lock.git f:/verilog_sva_gh_scraper/data/full_repos/156965441
git clone --depth 1 --no-tags https://github.com/sarthak-chakraborty/KGPRISC.git f:/verilog_sva_gh_scraper/data/full_repos/155980656
git clone --depth 1 --no-tags https://github.com/c-thao/cecs440.git f:/verilog_sva_gh_scraper/data/full_repos/155008281
git clone --depth 1 --no-tags https://github.com/NeilNie/DisplaysNumbers_Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/155217800
git clone --depth 1 --no-tags https://github.com/in1813/test.git f:/verilog_sva_gh_scraper/data/full_repos/154312280
git clone --depth 1 --no-tags https://github.com/KobeHV/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/156722019
git clone --depth 1 --no-tags https://github.com/dyuanjia/16-bit-Game.git f:/verilog_sva_gh_scraper/data/full_repos/155680385
git clone --depth 1 --no-tags https://github.com/igorbvaz/processador_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/155909252
git clone --depth 1 --no-tags https://github.com/weinoh/ece552_project_processor_design.git f:/verilog_sva_gh_scraper/data/full_repos/153346482
git clone --depth 1 --no-tags https://github.com/VineelaVelicheti/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/154883700
git clone --depth 1 --no-tags https://github.com/claireLI1998/Verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/154610494
git clone --depth 1 --no-tags https://github.com/william31212/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/157184429
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Virtex_UltraScalePlus.git f:/verilog_sva_gh_scraper/data/full_repos/157173700
git clone --depth 1 --no-tags https://github.com/adamsatar/space-2433.git f:/verilog_sva_gh_scraper/data/full_repos/157598005
git clone --depth 1 --no-tags https://github.com/jrs322/EECS318Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/157414999
git clone --depth 1 --no-tags https://github.com/aungkm23/Light-Sensor-with-VGA-on-Basys-3.git f:/verilog_sva_gh_scraper/data/full_repos/157281003
git clone --depth 1 --no-tags https://github.com/ibreakoutx/sha256.git f:/verilog_sva_gh_scraper/data/full_repos/154705250
git clone --depth 1 --no-tags https://github.com/zohashazaib/control_unit.git f:/verilog_sva_gh_scraper/data/full_repos/155515427
git clone --depth 1 --no-tags https://github.com/raj4tshenoy/LDL.git f:/verilog_sva_gh_scraper/data/full_repos/156531404
git clone --depth 1 --no-tags https://github.com/RoneyJ/EECS318.git f:/verilog_sva_gh_scraper/data/full_repos/155411636
git clone --depth 1 --no-tags https://github.com/BurningBagel/Lab3OAC.git f:/verilog_sva_gh_scraper/data/full_repos/155102443
git clone --depth 1 --no-tags https://github.com/piroton/50-002-mojo-alu.git f:/verilog_sva_gh_scraper/data/full_repos/155167066
git clone --depth 1 --no-tags https://github.com/Cary-Xx/Lab-4.git f:/verilog_sva_gh_scraper/data/full_repos/154966715
git clone --depth 1 --no-tags https://github.com/babba16/Veri-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/155119784
git clone --depth 1 --no-tags https://github.com/Ali-Sbeiti/CS4341-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/157501213
