Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Dec 14 17:43:02 2018
| Host         : saba-VirtualBox running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file main_project_top_timing_summary_routed.rpt -pb main_project_top_timing_summary_routed.pb -rpx main_project_top_timing_summary_routed.rpx -warn_on_violation
| Design       : main_project_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 141 register/latch pins with no clock driven by root clock pin: OV7670_PCLK_1 (HIGH)

 There are 141 register/latch pins with no clock driven by root clock pin: OV7670_PCLK_2 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2652 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.487        0.000                      0                 3590        0.052        0.000                      0                 3590        3.000        0.000                       0                  1117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
GCLK_100              {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out3_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK_100                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0        5.606        0.000                      0                 1288        0.052        0.000                      0                 1288        9.020        0.000                       0                  1070  
  clk_out3_clk_wiz_0       34.837        0.000                      0                  108        0.197        0.000                      0                  108       19.500        0.000                       0                    43  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0        5.487        0.000                      0                 2218        0.187        0.000                      0                 2218  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK_100
  To Clock:  GCLK_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gray_scale_cam_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.265ns  (logic 4.244ns (29.752%)  route 10.021ns (70.248%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 18.471 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.734    -0.878    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X88Y39         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          3.524     3.102    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X22Y25         MUXF7 (Prop_muxf7_S_O)       0.314     3.416 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.416    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6_n_0
    SLICE_X22Y25         MUXF8 (Prop_muxf8_I0_O)      0.098     3.514 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           2.081     5.595    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I3_O)        0.319     5.914 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=13, routed)          0.424     6.339    doutb[4]
    SLICE_X63Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.463 r  gray_scale_cam_1[3]_i_86/O
                         net (fo=1, routed)           0.000     6.463    gray_scale_cam_1[3]_i_86_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.861 r  gray_scale_cam_1_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.861    gray_scale_cam_1_reg[3]_i_52_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.174 r  gray_scale_cam_1_reg[3]_i_20/O[3]
                         net (fo=5, routed)           0.621     7.795    gray_scale_cam_1_reg[3]_i_20_n_4
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.306     8.101 r  gray_scale_cam_1[3]_i_22/O
                         net (fo=1, routed)           0.000     8.101    gray_scale_cam_1[3]_i_22_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.499 r  gray_scale_cam_1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.499    gray_scale_cam_1_reg[3]_i_9_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.833 r  gray_scale_cam_1_reg[3]_i_4/O[1]
                         net (fo=14, routed)          0.917     9.750    gray_scale_cam_1_reg[3]_i_4_n_6
    SLICE_X65Y31         LUT5 (Prop_lut5_I2_O)        0.303    10.053 r  gray_scale_cam_1[3]_i_44/O
                         net (fo=1, routed)           0.640    10.692    gray_scale_cam_1[3]_i_44_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.077 r  gray_scale_cam_1_reg[3]_i_18/CO[3]
                         net (fo=4, routed)           0.783    11.860    gray_scale_cam_1_reg[3]_i_18_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I0_O)        0.124    11.984 r  gray_scale_cam_1[3]_i_15/O
                         net (fo=2, routed)           0.312    12.296    gray_scale_cam_1[3]_i_15_n_0
    SLICE_X70Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.420 f  gray_scale_cam_1[1]_i_2/O
                         net (fo=2, routed)           0.305    12.725    gray_scale_cam_1[1]_i_2_n_0
    SLICE_X71Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.849 r  gray_scale_cam_1[3]_i_6/O
                         net (fo=2, routed)           0.414    13.263    gray_scale_cam_1[3]_i_6_n_0
    SLICE_X71Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.387 r  gray_scale_cam_1[3]_i_2/O
                         net (fo=1, routed)           0.000    13.387    p_1_in[3]
    SLICE_X71Y29         FDRE                                         r  gray_scale_cam_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.544    18.471    clk_50_internal
    SLICE_X71Y29         FDRE                                         r  gray_scale_cam_1_reg[3]/C
                         clock pessimism              0.577    19.047    
                         clock uncertainty           -0.084    18.964    
    SLICE_X71Y29         FDRE (Setup_fdre_C_D)        0.029    18.993    gray_scale_cam_1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                         -13.387    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gray_scale_cam_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.264ns  (logic 4.120ns (28.884%)  route 10.144ns (71.116%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 18.471 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.734    -0.878    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X88Y39         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          3.524     3.102    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X22Y25         MUXF7 (Prop_muxf7_S_O)       0.314     3.416 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.416    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6_n_0
    SLICE_X22Y25         MUXF8 (Prop_muxf8_I0_O)      0.098     3.514 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           2.081     5.595    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I3_O)        0.319     5.914 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=13, routed)          0.424     6.339    doutb[4]
    SLICE_X63Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.463 r  gray_scale_cam_1[3]_i_86/O
                         net (fo=1, routed)           0.000     6.463    gray_scale_cam_1[3]_i_86_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.861 r  gray_scale_cam_1_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.861    gray_scale_cam_1_reg[3]_i_52_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.174 r  gray_scale_cam_1_reg[3]_i_20/O[3]
                         net (fo=5, routed)           0.621     7.795    gray_scale_cam_1_reg[3]_i_20_n_4
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.306     8.101 r  gray_scale_cam_1[3]_i_22/O
                         net (fo=1, routed)           0.000     8.101    gray_scale_cam_1[3]_i_22_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.499 r  gray_scale_cam_1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.499    gray_scale_cam_1_reg[3]_i_9_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.833 r  gray_scale_cam_1_reg[3]_i_4/O[1]
                         net (fo=14, routed)          0.917     9.750    gray_scale_cam_1_reg[3]_i_4_n_6
    SLICE_X65Y31         LUT5 (Prop_lut5_I2_O)        0.303    10.053 r  gray_scale_cam_1[3]_i_44/O
                         net (fo=1, routed)           0.640    10.692    gray_scale_cam_1[3]_i_44_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.077 r  gray_scale_cam_1_reg[3]_i_18/CO[3]
                         net (fo=4, routed)           0.923    12.000    gray_scale_cam_1_reg[3]_i_18_n_0
    SLICE_X70Y29         LUT6 (Prop_lut6_I0_O)        0.124    12.124 r  gray_scale_cam_1[2]_i_3/O
                         net (fo=1, routed)           0.444    12.568    gray_scale_cam_1[2]_i_3_n_0
    SLICE_X70Y29         LUT6 (Prop_lut6_I0_O)        0.124    12.692 r  gray_scale_cam_1[2]_i_2/O
                         net (fo=1, routed)           0.570    13.262    gray_scale_cam_1[2]_i_2_n_0
    SLICE_X71Y29         LUT3 (Prop_lut3_I1_O)        0.124    13.386 r  gray_scale_cam_1[2]_i_1/O
                         net (fo=1, routed)           0.000    13.386    p_1_in[2]
    SLICE_X71Y29         FDRE                                         r  gray_scale_cam_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.544    18.471    clk_50_internal
    SLICE_X71Y29         FDRE                                         r  gray_scale_cam_1_reg[2]/C
                         clock pessimism              0.577    19.047    
                         clock uncertainty           -0.084    18.964    
    SLICE_X71Y29         FDRE (Setup_fdre_C_D)        0.031    18.995    gray_scale_cam_1_reg[2]
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                         -13.386    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gray_scale_cam_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.169ns  (logic 4.160ns (29.360%)  route 10.009ns (70.640%))
  Logic Levels:           16  (CARRY4=6 LUT2=3 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.706    -0.906    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X85Y76         FDRE                                         r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=90, routed)          2.973     2.523    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.647 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.647    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5_n_0
    SLICE_X32Y53         MUXF7 (Prop_muxf7_I1_O)      0.214     2.861 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.621     5.483    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X80Y63         LUT6 (Prop_lut6_I1_O)        0.297     5.780 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=12, routed)          0.694     6.473    frame_pixel_cam_2[4]
    SLICE_X80Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.597 r  gray_scale_cam_2[3]_i_87/O
                         net (fo=1, routed)           0.000     6.597    gray_scale_cam_2[3]_i_87_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.995 r  gray_scale_cam_2_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.995    gray_scale_cam_2_reg[3]_i_58_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.308 r  gray_scale_cam_2_reg[3]_i_28/O[3]
                         net (fo=5, routed)           0.677     7.986    gray_scale_cam_2_reg[3]_i_28_n_4
    SLICE_X81Y64         LUT2 (Prop_lut2_I0_O)        0.306     8.292 r  gray_scale_cam_2[3]_i_30/O
                         net (fo=1, routed)           0.000     8.292    gray_scale_cam_2[3]_i_30_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.690 r  gray_scale_cam_2_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.690    gray_scale_cam_2_reg[3]_i_12_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.929 r  gray_scale_cam_2_reg[3]_i_5/O[2]
                         net (fo=12, routed)          0.497     9.426    gray_scale_cam_2_reg[3]_i_5_n_5
    SLICE_X83Y64         LUT2 (Prop_lut2_I0_O)        0.302     9.728 r  gray_scale_cam_2[3]_i_68/O
                         net (fo=2, routed)           0.537    10.264    gray_scale_cam_2[3]_i_68_n_0
    SLICE_X82Y64         LUT4 (Prop_lut4_I0_O)        0.124    10.388 r  gray_scale_cam_2[3]_i_71/O
                         net (fo=1, routed)           0.000    10.388    gray_scale_cam_2[3]_i_71_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.764 r  gray_scale_cam_2_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.764    gray_scale_cam_2_reg[3]_i_35_n_0
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.881 f  gray_scale_cam_2_reg[3]_i_15/CO[3]
                         net (fo=4, routed)           0.640    11.522    gray_scale_cam_2_reg[3]_i_15_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  gray_scale_cam_2[1]_i_5/O
                         net (fo=3, routed)           1.053    12.698    gray_scale_cam_2[1]_i_5_n_0
    SLICE_X82Y59         LUT6 (Prop_lut6_I3_O)        0.124    12.822 r  gray_scale_cam_2[3]_i_4/O
                         net (fo=2, routed)           0.317    13.140    gray_scale_cam_2[3]_i_4_n_0
    SLICE_X82Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.264 r  gray_scale_cam_2[3]_i_2/O
                         net (fo=1, routed)           0.000    13.264    gray_scale_cam_2[3]_i_2_n_0
    SLICE_X82Y60         FDRE                                         r  gray_scale_cam_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.547    18.473    clk_50_internal
    SLICE_X82Y60         FDRE                                         r  gray_scale_cam_2_reg[3]/C
                         clock pessimism              0.576    19.049    
                         clock uncertainty           -0.084    18.966    
    SLICE_X82Y60         FDRE (Setup_fdre_C_D)        0.077    19.043    gray_scale_cam_2_reg[3]
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                         -13.264    
  -------------------------------------------------------------------
                         slack                                  5.779    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gray_scale_cam_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.165ns  (logic 4.160ns (29.368%)  route 10.005ns (70.632%))
  Logic Levels:           16  (CARRY4=6 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.706    -0.906    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X85Y76         FDRE                                         r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=90, routed)          2.973     2.523    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.647 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.647    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5_n_0
    SLICE_X32Y53         MUXF7 (Prop_muxf7_I1_O)      0.214     2.861 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.621     5.483    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X80Y63         LUT6 (Prop_lut6_I1_O)        0.297     5.780 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=12, routed)          0.694     6.473    frame_pixel_cam_2[4]
    SLICE_X80Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.597 r  gray_scale_cam_2[3]_i_87/O
                         net (fo=1, routed)           0.000     6.597    gray_scale_cam_2[3]_i_87_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.995 r  gray_scale_cam_2_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.995    gray_scale_cam_2_reg[3]_i_58_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.308 r  gray_scale_cam_2_reg[3]_i_28/O[3]
                         net (fo=5, routed)           0.677     7.986    gray_scale_cam_2_reg[3]_i_28_n_4
    SLICE_X81Y64         LUT2 (Prop_lut2_I0_O)        0.306     8.292 r  gray_scale_cam_2[3]_i_30/O
                         net (fo=1, routed)           0.000     8.292    gray_scale_cam_2[3]_i_30_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.690 r  gray_scale_cam_2_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.690    gray_scale_cam_2_reg[3]_i_12_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.929 r  gray_scale_cam_2_reg[3]_i_5/O[2]
                         net (fo=12, routed)          0.497     9.426    gray_scale_cam_2_reg[3]_i_5_n_5
    SLICE_X83Y64         LUT2 (Prop_lut2_I0_O)        0.302     9.728 r  gray_scale_cam_2[3]_i_68/O
                         net (fo=2, routed)           0.537    10.264    gray_scale_cam_2[3]_i_68_n_0
    SLICE_X82Y64         LUT4 (Prop_lut4_I0_O)        0.124    10.388 r  gray_scale_cam_2[3]_i_71/O
                         net (fo=1, routed)           0.000    10.388    gray_scale_cam_2[3]_i_71_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.764 r  gray_scale_cam_2_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.764    gray_scale_cam_2_reg[3]_i_35_n_0
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.881 r  gray_scale_cam_2_reg[3]_i_15/CO[3]
                         net (fo=4, routed)           0.662    11.544    gray_scale_cam_2_reg[3]_i_15_n_0
    SLICE_X83Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.668 r  gray_scale_cam_2[2]_i_3/O
                         net (fo=1, routed)           0.754    12.421    gray_scale_cam_2[2]_i_3_n_0
    SLICE_X82Y60         LUT6 (Prop_lut6_I0_O)        0.124    12.545 r  gray_scale_cam_2[2]_i_2/O
                         net (fo=1, routed)           0.590    13.135    gray_scale_cam_2[2]_i_2_n_0
    SLICE_X82Y59         LUT3 (Prop_lut3_I1_O)        0.124    13.259 r  gray_scale_cam_2[2]_i_1/O
                         net (fo=1, routed)           0.000    13.259    gray_scale_cam_2[2]_i_1_n_0
    SLICE_X82Y59         FDRE                                         r  gray_scale_cam_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.547    18.473    clk_50_internal
    SLICE_X82Y59         FDRE                                         r  gray_scale_cam_2_reg[2]/C
                         clock pessimism              0.576    19.049    
                         clock uncertainty           -0.084    18.966    
    SLICE_X82Y59         FDRE (Setup_fdre_C_D)        0.079    19.045    gray_scale_cam_2_reg[2]
  -------------------------------------------------------------------
                         required time                         19.045    
                         arrival time                         -13.259    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gray_scale_cam_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.004ns  (logic 4.120ns (29.421%)  route 9.884ns (70.579%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 18.471 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.734    -0.878    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X88Y39         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          3.524     3.102    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X22Y25         MUXF7 (Prop_muxf7_S_O)       0.314     3.416 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.416    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6_n_0
    SLICE_X22Y25         MUXF8 (Prop_muxf8_I0_O)      0.098     3.514 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           2.081     5.595    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I3_O)        0.319     5.914 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=13, routed)          0.424     6.339    doutb[4]
    SLICE_X63Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.463 r  gray_scale_cam_1[3]_i_86/O
                         net (fo=1, routed)           0.000     6.463    gray_scale_cam_1[3]_i_86_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.861 r  gray_scale_cam_1_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.861    gray_scale_cam_1_reg[3]_i_52_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.174 r  gray_scale_cam_1_reg[3]_i_20/O[3]
                         net (fo=5, routed)           0.621     7.795    gray_scale_cam_1_reg[3]_i_20_n_4
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.306     8.101 r  gray_scale_cam_1[3]_i_22/O
                         net (fo=1, routed)           0.000     8.101    gray_scale_cam_1[3]_i_22_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.499 r  gray_scale_cam_1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.499    gray_scale_cam_1_reg[3]_i_9_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.833 r  gray_scale_cam_1_reg[3]_i_4/O[1]
                         net (fo=14, routed)          0.917     9.750    gray_scale_cam_1_reg[3]_i_4_n_6
    SLICE_X65Y31         LUT5 (Prop_lut5_I2_O)        0.303    10.053 r  gray_scale_cam_1[3]_i_44/O
                         net (fo=1, routed)           0.640    10.692    gray_scale_cam_1[3]_i_44_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.077 r  gray_scale_cam_1_reg[3]_i_18/CO[3]
                         net (fo=4, routed)           0.783    11.860    gray_scale_cam_1_reg[3]_i_18_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I0_O)        0.124    11.984 r  gray_scale_cam_1[3]_i_15/O
                         net (fo=2, routed)           0.312    12.296    gray_scale_cam_1[3]_i_15_n_0
    SLICE_X70Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.420 r  gray_scale_cam_1[1]_i_2/O
                         net (fo=2, routed)           0.582    13.002    gray_scale_cam_1[1]_i_2_n_0
    SLICE_X71Y29         LUT6 (Prop_lut6_I0_O)        0.124    13.126 r  gray_scale_cam_1[1]_i_1/O
                         net (fo=1, routed)           0.000    13.126    p_1_in[1]
    SLICE_X71Y29         FDRE                                         r  gray_scale_cam_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.544    18.471    clk_50_internal
    SLICE_X71Y29         FDRE                                         r  gray_scale_cam_1_reg[1]/C
                         clock pessimism              0.577    19.047    
                         clock uncertainty           -0.084    18.964    
    SLICE_X71Y29         FDRE (Setup_fdre_C_D)        0.031    18.995    gray_scale_cam_1_reg[1]
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                         -13.126    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gray_scale_cam_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.704ns  (logic 4.160ns (30.357%)  route 9.544ns (69.643%))
  Logic Levels:           16  (CARRY4=6 LUT2=3 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.706    -0.906    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X85Y76         FDRE                                         r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=90, routed)          2.973     2.523    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.647 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.647    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5_n_0
    SLICE_X32Y53         MUXF7 (Prop_muxf7_I1_O)      0.214     2.861 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.621     5.483    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X80Y63         LUT6 (Prop_lut6_I1_O)        0.297     5.780 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=12, routed)          0.694     6.473    frame_pixel_cam_2[4]
    SLICE_X80Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.597 r  gray_scale_cam_2[3]_i_87/O
                         net (fo=1, routed)           0.000     6.597    gray_scale_cam_2[3]_i_87_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.995 r  gray_scale_cam_2_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.995    gray_scale_cam_2_reg[3]_i_58_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.308 r  gray_scale_cam_2_reg[3]_i_28/O[3]
                         net (fo=5, routed)           0.677     7.986    gray_scale_cam_2_reg[3]_i_28_n_4
    SLICE_X81Y64         LUT2 (Prop_lut2_I0_O)        0.306     8.292 r  gray_scale_cam_2[3]_i_30/O
                         net (fo=1, routed)           0.000     8.292    gray_scale_cam_2[3]_i_30_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.690 r  gray_scale_cam_2_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.690    gray_scale_cam_2_reg[3]_i_12_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.929 r  gray_scale_cam_2_reg[3]_i_5/O[2]
                         net (fo=12, routed)          0.497     9.426    gray_scale_cam_2_reg[3]_i_5_n_5
    SLICE_X83Y64         LUT2 (Prop_lut2_I0_O)        0.302     9.728 r  gray_scale_cam_2[3]_i_68/O
                         net (fo=2, routed)           0.537    10.264    gray_scale_cam_2[3]_i_68_n_0
    SLICE_X82Y64         LUT4 (Prop_lut4_I0_O)        0.124    10.388 r  gray_scale_cam_2[3]_i_71/O
                         net (fo=1, routed)           0.000    10.388    gray_scale_cam_2[3]_i_71_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.764 r  gray_scale_cam_2_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.764    gray_scale_cam_2_reg[3]_i_35_n_0
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.881 r  gray_scale_cam_2_reg[3]_i_15/CO[3]
                         net (fo=4, routed)           0.637    11.519    gray_scale_cam_2_reg[3]_i_15_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.643 r  gray_scale_cam_2[3]_i_11/O
                         net (fo=2, routed)           0.595    12.238    gray_scale_cam_2[3]_i_11_n_0
    SLICE_X83Y60         LUT6 (Prop_lut6_I0_O)        0.124    12.362 r  gray_scale_cam_2[1]_i_6/O
                         net (fo=2, routed)           0.312    12.674    gray_scale_cam_2[1]_i_6_n_0
    SLICE_X82Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.798 r  gray_scale_cam_2[1]_i_1/O
                         net (fo=1, routed)           0.000    12.798    gray_scale_cam_2[1]_i_1_n_0
    SLICE_X82Y59         FDRE                                         r  gray_scale_cam_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.547    18.473    clk_50_internal
    SLICE_X82Y59         FDRE                                         r  gray_scale_cam_2_reg[1]/C
                         clock pessimism              0.576    19.049    
                         clock uncertainty           -0.084    18.966    
    SLICE_X82Y59         FDRE (Setup_fdre_C_D)        0.081    19.047    gray_scale_cam_2_reg[1]
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.566ns  (required time - arrival time)
  Source:                 memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gray_scale_cam_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.304ns  (logic 3.996ns (30.035%)  route 9.308ns (69.965%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 18.471 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.734    -0.878    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X88Y39         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          3.524     3.102    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X22Y25         MUXF7 (Prop_muxf7_S_O)       0.314     3.416 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.416    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6_n_0
    SLICE_X22Y25         MUXF8 (Prop_muxf8_I0_O)      0.098     3.514 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           2.081     5.595    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I3_O)        0.319     5.914 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=13, routed)          0.424     6.339    doutb[4]
    SLICE_X63Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.463 r  gray_scale_cam_1[3]_i_86/O
                         net (fo=1, routed)           0.000     6.463    gray_scale_cam_1[3]_i_86_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.861 r  gray_scale_cam_1_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.861    gray_scale_cam_1_reg[3]_i_52_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.174 r  gray_scale_cam_1_reg[3]_i_20/O[3]
                         net (fo=5, routed)           0.621     7.795    gray_scale_cam_1_reg[3]_i_20_n_4
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.306     8.101 r  gray_scale_cam_1[3]_i_22/O
                         net (fo=1, routed)           0.000     8.101    gray_scale_cam_1[3]_i_22_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.499 r  gray_scale_cam_1_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.499    gray_scale_cam_1_reg[3]_i_9_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.833 r  gray_scale_cam_1_reg[3]_i_4/O[1]
                         net (fo=14, routed)          0.917     9.750    gray_scale_cam_1_reg[3]_i_4_n_6
    SLICE_X65Y31         LUT5 (Prop_lut5_I2_O)        0.303    10.053 r  gray_scale_cam_1[3]_i_44/O
                         net (fo=1, routed)           0.640    10.692    gray_scale_cam_1[3]_i_44_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.077 f  gray_scale_cam_1_reg[3]_i_18/CO[3]
                         net (fo=4, routed)           0.786    11.863    gray_scale_cam_1_reg[3]_i_18_n_0
    SLICE_X70Y30         LUT6 (Prop_lut6_I0_O)        0.124    11.987 r  gray_scale_cam_1[1]_i_3/O
                         net (fo=3, routed)           0.316    12.303    gray_scale_cam_1[1]_i_3_n_0
    SLICE_X71Y30         LUT5 (Prop_lut5_I0_O)        0.124    12.427 r  gray_scale_cam_1[0]_i_1/O
                         net (fo=1, routed)           0.000    12.427    p_1_in[0]
    SLICE_X71Y30         FDRE                                         r  gray_scale_cam_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.544    18.471    clk_50_internal
    SLICE_X71Y30         FDRE                                         r  gray_scale_cam_1_reg[0]/C
                         clock pessimism              0.577    19.047    
                         clock uncertainty           -0.084    18.964    
    SLICE_X71Y30         FDRE (Setup_fdre_C_D)        0.029    18.993    gray_scale_cam_1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                         -12.427    
  -------------------------------------------------------------------
                         slack                                  6.566    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gray_scale_cam_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.314ns  (logic 4.036ns (30.314%)  route 9.278ns (69.686%))
  Logic Levels:           15  (CARRY4=6 LUT2=3 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.706    -0.906    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X85Y76         FDRE                                         r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=90, routed)          2.973     2.523    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X32Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.647 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.647    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5_n_0
    SLICE_X32Y53         MUXF7 (Prop_muxf7_I1_O)      0.214     2.861 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.621     5.483    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X80Y63         LUT6 (Prop_lut6_I1_O)        0.297     5.780 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=12, routed)          0.694     6.473    frame_pixel_cam_2[4]
    SLICE_X80Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.597 r  gray_scale_cam_2[3]_i_87/O
                         net (fo=1, routed)           0.000     6.597    gray_scale_cam_2[3]_i_87_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.995 r  gray_scale_cam_2_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.995    gray_scale_cam_2_reg[3]_i_58_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.308 r  gray_scale_cam_2_reg[3]_i_28/O[3]
                         net (fo=5, routed)           0.677     7.986    gray_scale_cam_2_reg[3]_i_28_n_4
    SLICE_X81Y64         LUT2 (Prop_lut2_I0_O)        0.306     8.292 r  gray_scale_cam_2[3]_i_30/O
                         net (fo=1, routed)           0.000     8.292    gray_scale_cam_2[3]_i_30_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.690 r  gray_scale_cam_2_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.690    gray_scale_cam_2_reg[3]_i_12_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.929 r  gray_scale_cam_2_reg[3]_i_5/O[2]
                         net (fo=12, routed)          0.497     9.426    gray_scale_cam_2_reg[3]_i_5_n_5
    SLICE_X83Y64         LUT2 (Prop_lut2_I0_O)        0.302     9.728 r  gray_scale_cam_2[3]_i_68/O
                         net (fo=2, routed)           0.537    10.264    gray_scale_cam_2[3]_i_68_n_0
    SLICE_X82Y64         LUT4 (Prop_lut4_I0_O)        0.124    10.388 r  gray_scale_cam_2[3]_i_71/O
                         net (fo=1, routed)           0.000    10.388    gray_scale_cam_2[3]_i_71_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.764 r  gray_scale_cam_2_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.764    gray_scale_cam_2_reg[3]_i_35_n_0
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.881 f  gray_scale_cam_2_reg[3]_i_15/CO[3]
                         net (fo=4, routed)           0.640    11.522    gray_scale_cam_2_reg[3]_i_15_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  gray_scale_cam_2[1]_i_5/O
                         net (fo=3, routed)           0.639    12.284    gray_scale_cam_2[1]_i_5_n_0
    SLICE_X82Y59         LUT5 (Prop_lut5_I0_O)        0.124    12.408 r  gray_scale_cam_2[0]_i_1/O
                         net (fo=1, routed)           0.000    12.408    gray_scale_cam_2[0]_i_1_n_0
    SLICE_X82Y59         FDRE                                         r  gray_scale_cam_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.547    18.473    clk_50_internal
    SLICE_X82Y59         FDRE                                         r  gray_scale_cam_2_reg[0]/C
                         clock pessimism              0.576    19.049    
                         clock uncertainty           -0.084    18.966    
    SLICE_X82Y59         FDRE (Setup_fdre_C_D)        0.077    19.043    gray_scale_cam_2_reg[0]
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.284ns  (logic 2.089ns (17.006%)  route 10.195ns (82.994%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.734    -0.878    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X88Y39         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          3.584     3.162    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X23Y25         MUXF7 (Prop_muxf7_S_O)       0.276     3.438 f  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     3.438    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X23Y25         MUXF8 (Prop_muxf8_I1_O)      0.094     3.532 f  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.163     4.695    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.316     5.011 f  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=36, routed)          2.808     7.819    doutb[8]
    SLICE_X80Y47         LUT4 (Prop_lut4_I2_O)        0.124     7.943 r  vga_red[3]_i_32/O
                         net (fo=2, routed)           0.502     8.445    vga_red[3]_i_32_n_0
    SLICE_X80Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.569 r  vga_red[3]_i_34/O
                         net (fo=3, routed)           0.679     9.248    vga_red[3]_i_34_n_0
    SLICE_X80Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.372 f  vga_red[1]_i_8/O
                         net (fo=1, routed)           0.319     9.691    vga_red[1]_i_8_n_0
    SLICE_X78Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.815 r  vga_red[1]_i_4/O
                         net (fo=1, routed)           0.430    10.245    vga_red[1]_i_4_n_0
    SLICE_X78Y47         LUT5 (Prop_lut5_I0_O)        0.119    10.364 r  vga_red[1]_i_2/O
                         net (fo=1, routed)           0.711    11.075    vga_red[1]_i_2_n_0
    SLICE_X81Y46         LUT6 (Prop_lut6_I0_O)        0.332    11.407 r  vga_red[1]_i_1/O
                         net (fo=1, routed)           0.000    11.407    vga_red[1]_i_1_n_0
    SLICE_X81Y46         FDRE                                         r  vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.559    18.486    clk_50_internal
    SLICE_X81Y46         FDRE                                         r  vga_red_reg[1]/C
                         clock pessimism              0.577    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X81Y46         FDRE (Setup_fdre_C_D)        0.031    19.010    vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         19.010    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  7.603    

Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.693ns  (logic 1.886ns (16.129%)  route 9.807ns (83.870%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 18.486 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.734    -0.878    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X88Y39         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          3.584     3.162    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X23Y25         MUXF7 (Prop_muxf7_S_O)       0.276     3.438 f  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     3.438    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X23Y25         MUXF8 (Prop_muxf8_I1_O)      0.094     3.532 f  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.163     4.695    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.316     5.011 f  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=36, routed)          2.808     7.819    doutb[8]
    SLICE_X80Y47         LUT4 (Prop_lut4_I2_O)        0.124     7.943 r  vga_red[3]_i_32/O
                         net (fo=2, routed)           0.502     8.445    vga_red[3]_i_32_n_0
    SLICE_X80Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.569 r  vga_red[3]_i_34/O
                         net (fo=3, routed)           0.456     9.025    vga_red[3]_i_34_n_0
    SLICE_X79Y47         LUT5 (Prop_lut5_I4_O)        0.124     9.149 f  vga_red[2]_i_7/O
                         net (fo=1, routed)           0.407     9.556    vga_red[2]_i_7_n_0
    SLICE_X79Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.680 r  vga_red[2]_i_4/O
                         net (fo=1, routed)           0.433    10.113    vga_red[2]_i_4_n_0
    SLICE_X79Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.237 r  vga_red[2]_i_2/O
                         net (fo=1, routed)           0.454    10.691    vga_red[2]_i_2_n_0
    SLICE_X80Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.815 r  vga_red[2]_i_1/O
                         net (fo=1, routed)           0.000    10.815    vga_red[2]_i_1_n_0
    SLICE_X80Y46         FDRE                                         r  vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.559    18.486    clk_50_internal
    SLICE_X80Y46         FDRE                                         r  vga_red_reg[2]/C
                         clock pessimism              0.577    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X80Y46         FDRE (Setup_fdre_C_D)        0.031    19.010    vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         19.010    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                  8.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.013%)  route 0.217ns (56.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.544    -0.635    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y26         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=43, routed)          0.217    -0.253    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[4]
    SLICE_X48Y26         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.812    -0.873    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y26         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.502    -0.371    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.066    -0.305    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.738%)  route 0.211ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.548    -0.631    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y26         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=40, routed)          0.211    -0.256    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X50Y26         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.808    -0.877    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y26         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.502    -0.375    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.059    -0.316    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 B[3]__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg_1_reg[34][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.460%)  route 0.169ns (54.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.578    -0.601    clk_50_internal
    SLICE_X60Y33         FDRE                                         r  B[3]__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  B[3]__14/Q
                         net (fo=7, routed)           0.169    -0.290    B[3]__14_n_0
    SLICE_X62Y33         SRLC32E                                      r  shift_reg_1_reg[34][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.844    -0.841    clk_50_internal
    SLICE_X62Y33         SRLC32E                                      r  shift_reg_1_reg[34][7]_srl32/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X62Y33         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.404    shift_reg_1_reg[34][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cam2/btn_debounce/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/btn_debounce/c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.640    -0.539    cam2/btn_debounce/clk
    SLICE_X106Y49        FDRE                                         r  cam2/btn_debounce/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  cam2/btn_debounce/c_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.265    cam2/btn_debounce/c_reg[10]
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.105 r  cam2/btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.104    cam2/btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.050 r  cam2/btn_debounce/c_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.050    cam2/btn_debounce/c_reg[12]_i_1_n_7
    SLICE_X106Y50        FDRE                                         r  cam2/btn_debounce/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.908    -0.777    cam2/btn_debounce/clk
    SLICE_X106Y50        FDRE                                         r  cam2/btn_debounce/c_reg[12]/C
                         clock pessimism              0.507    -0.270    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105    -0.165    cam2/btn_debounce/c_reg[12]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cam2/controller/Inst_i2c_sender/taken_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/controller/Inst_ov7670_registers/address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.546%)  route 0.235ns (62.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.639    -0.540    cam2/controller/Inst_i2c_sender/clk
    SLICE_X111Y51        FDSE                                         r  cam2/controller/Inst_i2c_sender/taken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDSE (Prop_fdse_C_Q)         0.141    -0.399 r  cam2/controller/Inst_i2c_sender/taken_reg/Q
                         net (fo=8, routed)           0.235    -0.164    cam2/controller/Inst_ov7670_registers/advance
    SLICE_X108Y49        FDRE                                         r  cam2/controller/Inst_ov7670_registers/address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.911    -0.774    cam2/controller/Inst_ov7670_registers/clk
    SLICE_X108Y49        FDRE                                         r  cam2/controller/Inst_ov7670_registers/address_reg[0]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X108Y49        FDRE (Hold_fdre_C_CE)       -0.016    -0.283    cam2/controller/Inst_ov7670_registers/address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cam2/controller/Inst_i2c_sender/taken_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/controller/Inst_ov7670_registers/address_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.546%)  route 0.235ns (62.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.639    -0.540    cam2/controller/Inst_i2c_sender/clk
    SLICE_X111Y51        FDSE                                         r  cam2/controller/Inst_i2c_sender/taken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDSE (Prop_fdse_C_Q)         0.141    -0.399 r  cam2/controller/Inst_i2c_sender/taken_reg/Q
                         net (fo=8, routed)           0.235    -0.164    cam2/controller/Inst_ov7670_registers/advance
    SLICE_X108Y49        FDRE                                         r  cam2/controller/Inst_ov7670_registers/address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.911    -0.774    cam2/controller/Inst_ov7670_registers/clk
    SLICE_X108Y49        FDRE                                         r  cam2/controller/Inst_ov7670_registers/address_reg[1]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X108Y49        FDRE (Hold_fdre_C_CE)       -0.016    -0.283    cam2/controller/Inst_ov7670_registers/address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cam2/controller/Inst_i2c_sender/taken_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/controller/Inst_ov7670_registers/address_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.546%)  route 0.235ns (62.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.639    -0.540    cam2/controller/Inst_i2c_sender/clk
    SLICE_X111Y51        FDSE                                         r  cam2/controller/Inst_i2c_sender/taken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDSE (Prop_fdse_C_Q)         0.141    -0.399 r  cam2/controller/Inst_i2c_sender/taken_reg/Q
                         net (fo=8, routed)           0.235    -0.164    cam2/controller/Inst_ov7670_registers/advance
    SLICE_X108Y49        FDRE                                         r  cam2/controller/Inst_ov7670_registers/address_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.911    -0.774    cam2/controller/Inst_ov7670_registers/clk
    SLICE_X108Y49        FDRE                                         r  cam2/controller/Inst_ov7670_registers/address_reg[2]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X108Y49        FDRE (Hold_fdre_C_CE)       -0.016    -0.283    cam2/controller/Inst_ov7670_registers/address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cam2/controller/Inst_i2c_sender/taken_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/controller/Inst_ov7670_registers/address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.546%)  route 0.235ns (62.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.639    -0.540    cam2/controller/Inst_i2c_sender/clk
    SLICE_X111Y51        FDSE                                         r  cam2/controller/Inst_i2c_sender/taken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDSE (Prop_fdse_C_Q)         0.141    -0.399 r  cam2/controller/Inst_i2c_sender/taken_reg/Q
                         net (fo=8, routed)           0.235    -0.164    cam2/controller/Inst_ov7670_registers/advance
    SLICE_X108Y49        FDRE                                         r  cam2/controller/Inst_ov7670_registers/address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.911    -0.774    cam2/controller/Inst_ov7670_registers/clk
    SLICE_X108Y49        FDRE                                         r  cam2/controller/Inst_ov7670_registers/address_reg[3]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X108Y49        FDRE (Hold_fdre_C_CE)       -0.016    -0.283    cam2/controller/Inst_ov7670_registers/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cam2/controller/Inst_i2c_sender/taken_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/controller/Inst_ov7670_registers/address_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.546%)  route 0.235ns (62.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.639    -0.540    cam2/controller/Inst_i2c_sender/clk
    SLICE_X111Y51        FDSE                                         r  cam2/controller/Inst_i2c_sender/taken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDSE (Prop_fdse_C_Q)         0.141    -0.399 r  cam2/controller/Inst_i2c_sender/taken_reg/Q
                         net (fo=8, routed)           0.235    -0.164    cam2/controller/Inst_ov7670_registers/advance
    SLICE_X108Y49        FDRE                                         r  cam2/controller/Inst_ov7670_registers/address_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.911    -0.774    cam2/controller/Inst_ov7670_registers/clk
    SLICE_X108Y49        FDRE                                         r  cam2/controller/Inst_ov7670_registers/address_reg[4]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X108Y49        FDRE (Hold_fdre_C_CE)       -0.016    -0.283    cam2/controller/Inst_ov7670_registers/address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 cam2/btn_debounce/c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/btn_debounce/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.640    -0.539    cam2/btn_debounce/clk
    SLICE_X106Y49        FDRE                                         r  cam2/btn_debounce/c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  cam2/btn_debounce/c_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.265    cam2/btn_debounce/c_reg[10]
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.105 r  cam2/btn_debounce/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.104    cam2/btn_debounce/c_reg[8]_i_1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.039 r  cam2/btn_debounce/c_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.039    cam2/btn_debounce/c_reg[12]_i_1_n_5
    SLICE_X106Y50        FDRE                                         r  cam2/btn_debounce/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.908    -0.777    cam2/btn_debounce/clk
    SLICE_X106Y50        FDRE                                         r  cam2/btn_debounce/c_reg[14]/C
                         clock pessimism              0.507    -0.270    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105    -0.165    cam2/btn_debounce/c_reg[14]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y10     memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y4      memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y21     memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y11     memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y9      memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y3      memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y10     memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y4      memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y7      memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y21     memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X58Y39     shift_reg_0_reg[130][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X62Y42     shift_reg_0_reg[130][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X82Y36     shift_reg_0_reg[130][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X66Y40     shift_reg_0_reg[130][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X58Y38     shift_reg_0_reg[130][9]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X58Y40     shift_reg_0_reg[162][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X62Y41     shift_reg_0_reg[162][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X82Y35     shift_reg_0_reg[162][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X58Y40     shift_reg_0_reg[194][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X62Y41     shift_reg_0_reg[194][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X62Y35     B[0]__3_srl29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X66Y28     B[0]_srl29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X66Y34     B[1]__3_srl29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X66Y31     B[1]_srl29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X62Y34     B[2]__3_srl29/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X82Y28     B[2]_srl29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X62Y38     B[3]__3_srl29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X66Y30     B[3]_srl29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X50Y36     shift_reg_0_reg[130][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X58Y36     shift_reg_0_reg[130][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.837ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.056ns (23.023%)  route 3.531ns (76.977%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.715    -0.897    Inst_VGA/CLK25
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  Inst_VGA/Hcnt_reg[4]/Q
                         net (fo=4, routed)           1.218     0.777    Inst_VGA/Hcnt_reg__0[4]
    SLICE_X79Y27         LUT5 (Prop_lut5_I4_O)        0.150     0.927 f  Inst_VGA/activeArea_i_7/O
                         net (fo=7, routed)           0.858     1.785    Inst_VGA/activeArea_i_7_n_0
    SLICE_X80Y27         LUT3 (Prop_lut3_I1_O)        0.326     2.111 r  Inst_VGA/activeArea_i_3/O
                         net (fo=2, routed)           0.816     2.928    Inst_VGA/activeArea_i_3_n_0
    SLICE_X81Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.052 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=10, routed)          0.638     3.690    Inst_VGA/Vcnt
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.547    38.474    Inst_VGA/CLK25
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
                         clock pessimism              0.577    39.050    
                         clock uncertainty           -0.095    38.956    
    SLICE_X80Y28         FDRE (Setup_fdre_C_R)       -0.429    38.527    Inst_VGA/Vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.527    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                 34.837    

Slack (MET) :             34.837ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.056ns (23.023%)  route 3.531ns (76.977%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.715    -0.897    Inst_VGA/CLK25
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  Inst_VGA/Hcnt_reg[4]/Q
                         net (fo=4, routed)           1.218     0.777    Inst_VGA/Hcnt_reg__0[4]
    SLICE_X79Y27         LUT5 (Prop_lut5_I4_O)        0.150     0.927 f  Inst_VGA/activeArea_i_7/O
                         net (fo=7, routed)           0.858     1.785    Inst_VGA/activeArea_i_7_n_0
    SLICE_X80Y27         LUT3 (Prop_lut3_I1_O)        0.326     2.111 r  Inst_VGA/activeArea_i_3/O
                         net (fo=2, routed)           0.816     2.928    Inst_VGA/activeArea_i_3_n_0
    SLICE_X81Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.052 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=10, routed)          0.638     3.690    Inst_VGA/Vcnt
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.547    38.474    Inst_VGA/CLK25
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[1]/C
                         clock pessimism              0.577    39.050    
                         clock uncertainty           -0.095    38.956    
    SLICE_X80Y28         FDRE (Setup_fdre_C_R)       -0.429    38.527    Inst_VGA/Vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.527    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                 34.837    

Slack (MET) :             34.837ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.056ns (23.023%)  route 3.531ns (76.977%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.715    -0.897    Inst_VGA/CLK25
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  Inst_VGA/Hcnt_reg[4]/Q
                         net (fo=4, routed)           1.218     0.777    Inst_VGA/Hcnt_reg__0[4]
    SLICE_X79Y27         LUT5 (Prop_lut5_I4_O)        0.150     0.927 f  Inst_VGA/activeArea_i_7/O
                         net (fo=7, routed)           0.858     1.785    Inst_VGA/activeArea_i_7_n_0
    SLICE_X80Y27         LUT3 (Prop_lut3_I1_O)        0.326     2.111 r  Inst_VGA/activeArea_i_3/O
                         net (fo=2, routed)           0.816     2.928    Inst_VGA/activeArea_i_3_n_0
    SLICE_X81Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.052 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=10, routed)          0.638     3.690    Inst_VGA/Vcnt
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.547    38.474    Inst_VGA/CLK25
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/C
                         clock pessimism              0.577    39.050    
                         clock uncertainty           -0.095    38.956    
    SLICE_X80Y28         FDRE (Setup_fdre_C_R)       -0.429    38.527    Inst_VGA/Vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.527    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                 34.837    

Slack (MET) :             34.837ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.056ns (23.023%)  route 3.531ns (76.977%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.715    -0.897    Inst_VGA/CLK25
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  Inst_VGA/Hcnt_reg[4]/Q
                         net (fo=4, routed)           1.218     0.777    Inst_VGA/Hcnt_reg__0[4]
    SLICE_X79Y27         LUT5 (Prop_lut5_I4_O)        0.150     0.927 f  Inst_VGA/activeArea_i_7/O
                         net (fo=7, routed)           0.858     1.785    Inst_VGA/activeArea_i_7_n_0
    SLICE_X80Y27         LUT3 (Prop_lut3_I1_O)        0.326     2.111 r  Inst_VGA/activeArea_i_3/O
                         net (fo=2, routed)           0.816     2.928    Inst_VGA/activeArea_i_3_n_0
    SLICE_X81Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.052 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=10, routed)          0.638     3.690    Inst_VGA/Vcnt
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.547    38.474    Inst_VGA/CLK25
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/C
                         clock pessimism              0.577    39.050    
                         clock uncertainty           -0.095    38.956    
    SLICE_X80Y28         FDRE (Setup_fdre_C_R)       -0.429    38.527    Inst_VGA/Vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.527    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                 34.837    

Slack (MET) :             34.837ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.056ns (23.023%)  route 3.531ns (76.977%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.715    -0.897    Inst_VGA/CLK25
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  Inst_VGA/Hcnt_reg[4]/Q
                         net (fo=4, routed)           1.218     0.777    Inst_VGA/Hcnt_reg__0[4]
    SLICE_X79Y27         LUT5 (Prop_lut5_I4_O)        0.150     0.927 f  Inst_VGA/activeArea_i_7/O
                         net (fo=7, routed)           0.858     1.785    Inst_VGA/activeArea_i_7_n_0
    SLICE_X80Y27         LUT3 (Prop_lut3_I1_O)        0.326     2.111 r  Inst_VGA/activeArea_i_3/O
                         net (fo=2, routed)           0.816     2.928    Inst_VGA/activeArea_i_3_n_0
    SLICE_X81Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.052 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=10, routed)          0.638     3.690    Inst_VGA/Vcnt
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.547    38.474    Inst_VGA/CLK25
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
                         clock pessimism              0.577    39.050    
                         clock uncertainty           -0.095    38.956    
    SLICE_X80Y28         FDRE (Setup_fdre_C_R)       -0.429    38.527    Inst_VGA/Vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.527    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                 34.837    

Slack (MET) :             34.837ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.056ns (23.023%)  route 3.531ns (76.977%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.715    -0.897    Inst_VGA/CLK25
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  Inst_VGA/Hcnt_reg[4]/Q
                         net (fo=4, routed)           1.218     0.777    Inst_VGA/Hcnt_reg__0[4]
    SLICE_X79Y27         LUT5 (Prop_lut5_I4_O)        0.150     0.927 f  Inst_VGA/activeArea_i_7/O
                         net (fo=7, routed)           0.858     1.785    Inst_VGA/activeArea_i_7_n_0
    SLICE_X80Y27         LUT3 (Prop_lut3_I1_O)        0.326     2.111 r  Inst_VGA/activeArea_i_3/O
                         net (fo=2, routed)           0.816     2.928    Inst_VGA/activeArea_i_3_n_0
    SLICE_X81Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.052 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=10, routed)          0.638     3.690    Inst_VGA/Vcnt
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.547    38.474    Inst_VGA/CLK25
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.577    39.050    
                         clock uncertainty           -0.095    38.956    
    SLICE_X80Y28         FDRE (Setup_fdre_C_R)       -0.429    38.527    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.527    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                 34.837    

Slack (MET) :             34.837ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.056ns (23.023%)  route 3.531ns (76.977%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.715    -0.897    Inst_VGA/CLK25
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  Inst_VGA/Hcnt_reg[4]/Q
                         net (fo=4, routed)           1.218     0.777    Inst_VGA/Hcnt_reg__0[4]
    SLICE_X79Y27         LUT5 (Prop_lut5_I4_O)        0.150     0.927 f  Inst_VGA/activeArea_i_7/O
                         net (fo=7, routed)           0.858     1.785    Inst_VGA/activeArea_i_7_n_0
    SLICE_X80Y27         LUT3 (Prop_lut3_I1_O)        0.326     2.111 r  Inst_VGA/activeArea_i_3/O
                         net (fo=2, routed)           0.816     2.928    Inst_VGA/activeArea_i_3_n_0
    SLICE_X81Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.052 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=10, routed)          0.638     3.690    Inst_VGA/Vcnt
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.547    38.474    Inst_VGA/CLK25
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[6]/C
                         clock pessimism              0.577    39.050    
                         clock uncertainty           -0.095    38.956    
    SLICE_X80Y28         FDRE (Setup_fdre_C_R)       -0.429    38.527    Inst_VGA/Vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         38.527    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                 34.837    

Slack (MET) :             34.901ns  (required time - arrival time)
  Source:                 Inst_VGA/Vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/activeArea_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 1.426ns (31.574%)  route 3.090ns (68.426%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.721    -0.891    Inst_VGA/CLK25
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y28         FDRE (Prop_fdre_C_Q)         0.419    -0.472 f  Inst_VGA/Vcnt_reg[1]/Q
                         net (fo=10, routed)          0.928     0.456    Inst_VGA/Vcnt_reg__0[1]
    SLICE_X81Y28         LUT4 (Prop_lut4_I0_O)        0.327     0.783 r  Inst_VGA/activeArea_i_9/O
                         net (fo=1, routed)           0.944     1.727    Inst_VGA/activeArea_i_9_n_0
    SLICE_X81Y29         LUT5 (Prop_lut5_I4_O)        0.354     2.081 r  Inst_VGA/activeArea_i_6/O
                         net (fo=1, routed)           0.667     2.748    Inst_VGA/activeArea_i_6_n_0
    SLICE_X80Y29         LUT6 (Prop_lut6_I5_O)        0.326     3.074 r  Inst_VGA/activeArea_i_1/O
                         net (fo=1, routed)           0.552     3.626    Inst_VGA/activeArea0_out
    SLICE_X78Y29         FDSE                                         r  Inst_VGA/activeArea_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.547    38.474    Inst_VGA/CLK25
    SLICE_X78Y29         FDSE                                         r  Inst_VGA/activeArea_reg/C
                         clock pessimism              0.577    39.050    
                         clock uncertainty           -0.095    38.956    
    SLICE_X78Y29         FDSE (Setup_fdse_C_S)       -0.429    38.527    Inst_VGA/activeArea_reg
  -------------------------------------------------------------------
                         required time                         38.527    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                 34.901    

Slack (MET) :             34.935ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.932ns (20.773%)  route 3.555ns (79.227%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.715    -0.897    Inst_VGA/CLK25
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  Inst_VGA/Hcnt_reg[4]/Q
                         net (fo=4, routed)           1.218     0.777    Inst_VGA/Hcnt_reg__0[4]
    SLICE_X79Y27         LUT5 (Prop_lut5_I4_O)        0.150     0.927 f  Inst_VGA/activeArea_i_7/O
                         net (fo=7, routed)           0.914     1.842    Inst_VGA/activeArea_i_7_n_0
    SLICE_X78Y27         LUT6 (Prop_lut6_I4_O)        0.326     2.168 r  Inst_VGA/Hcnt[9]_i_1/O
                         net (fo=20, routed)          1.422     3.590    Inst_VGA/eqOp
    SLICE_X80Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.545    38.472    Inst_VGA/CLK25
    SLICE_X80Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[6]/C
                         clock pessimism              0.577    39.048    
                         clock uncertainty           -0.095    38.954    
    SLICE_X80Y27         FDRE (Setup_fdre_C_R)       -0.429    38.525    Inst_VGA/Hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         38.525    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                 34.935    

Slack (MET) :             35.120ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.056ns (24.531%)  route 3.249ns (75.469%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.715    -0.897    Inst_VGA/CLK25
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  Inst_VGA/Hcnt_reg[4]/Q
                         net (fo=4, routed)           1.218     0.777    Inst_VGA/Hcnt_reg__0[4]
    SLICE_X79Y27         LUT5 (Prop_lut5_I4_O)        0.150     0.927 f  Inst_VGA/activeArea_i_7/O
                         net (fo=7, routed)           0.858     1.785    Inst_VGA/activeArea_i_7_n_0
    SLICE_X80Y27         LUT3 (Prop_lut3_I1_O)        0.326     2.111 r  Inst_VGA/activeArea_i_3/O
                         net (fo=2, routed)           0.816     2.928    Inst_VGA/activeArea_i_3_n_0
    SLICE_X81Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.052 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=10, routed)          0.357     3.408    Inst_VGA/Vcnt
    SLICE_X80Y29         FDRE                                         r  Inst_VGA/Vcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.548    38.475    Inst_VGA/CLK25
    SLICE_X80Y29         FDRE                                         r  Inst_VGA/Vcnt_reg[7]/C
                         clock pessimism              0.577    39.051    
                         clock uncertainty           -0.095    38.957    
    SLICE_X80Y29         FDRE (Setup_fdre_C_R)       -0.429    38.528    Inst_VGA/Vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.528    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                 35.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.829%)  route 0.115ns (38.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.576    -0.603    Inst_VGA/CLK25
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.115    -0.347    Inst_VGA/Hcnt_reg__0[5]
    SLICE_X78Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.302 r  Inst_VGA/Hcnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.302    Inst_VGA/plusOp[9]
    SLICE_X78Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.842    -0.843    Inst_VGA/CLK25
    SLICE_X78Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X78Y27         FDRE (Hold_fdre_C_D)         0.091    -0.499    Inst_VGA/Hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.578    -0.601    Inst_VGA/CLK25
    SLICE_X80Y29         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y29         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  Inst_VGA/Vcnt_reg[8]/Q
                         net (fo=5, routed)           0.091    -0.382    Inst_VGA/Vcnt_reg__0[8]
    SLICE_X80Y29         LUT6 (Prop_lut6_I0_O)        0.099    -0.283 r  Inst_VGA/Vcnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.283    Inst_VGA/plusOp__0[9]
    SLICE_X80Y29         FDRE                                         r  Inst_VGA/Vcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.844    -0.841    Inst_VGA/CLK25
    SLICE_X80Y29         FDRE                                         r  Inst_VGA/Vcnt_reg[9]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X80Y29         FDRE (Hold_fdre_C_D)         0.092    -0.509    Inst_VGA/Vcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.637%)  route 0.148ns (44.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.576    -0.603    Inst_VGA/CLK25
    SLICE_X79Y28         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=7, routed)           0.148    -0.313    Inst_VGA/Hcnt_reg__0[0]
    SLICE_X79Y27         LUT5 (Prop_lut5_I2_O)        0.045    -0.268 r  Inst_VGA/Hcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    Inst_VGA/plusOp[4]
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.842    -0.843    Inst_VGA/CLK25
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X79Y27         FDRE (Hold_fdre_C_D)         0.091    -0.499    Inst_VGA/Hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.226ns (67.410%)  route 0.109ns (32.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.577    -0.602    Inst_VGA/CLK25
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  Inst_VGA/Vcnt_reg[4]/Q
                         net (fo=7, routed)           0.109    -0.364    Inst_VGA/Vcnt_reg__0[4]
    SLICE_X80Y28         LUT6 (Prop_lut6_I0_O)        0.098    -0.266 r  Inst_VGA/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Inst_VGA/plusOp__0[5]
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.843    -0.842    Inst_VGA/CLK25
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X80Y28         FDRE (Hold_fdre_C_D)         0.092    -0.510    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.190ns (49.065%)  route 0.197ns (50.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.577    -0.602    Inst_VGA/CLK25
    SLICE_X80Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_VGA/Hcnt_reg[6]/Q
                         net (fo=9, routed)           0.197    -0.263    Inst_VGA/Hcnt_reg__0[6]
    SLICE_X79Y27         LUT5 (Prop_lut5_I1_O)        0.049    -0.214 r  Inst_VGA/Hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    Inst_VGA/plusOp[8]
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.842    -0.843    Inst_VGA/CLK25
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
                         clock pessimism              0.273    -0.570    
    SLICE_X79Y27         FDRE (Hold_fdre_C_D)         0.107    -0.463    Inst_VGA/Hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.532%)  route 0.155ns (45.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.576    -0.603    Inst_VGA/CLK25
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_VGA/Hcnt_reg[4]/Q
                         net (fo=4, routed)           0.155    -0.307    Inst_VGA/Hcnt_reg__0[4]
    SLICE_X79Y27         LUT6 (Prop_lut6_I0_O)        0.045    -0.262 r  Inst_VGA/Hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    Inst_VGA/plusOp[5]
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.842    -0.843    Inst_VGA/CLK25
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X79Y27         FDRE (Hold_fdre_C_D)         0.092    -0.511    Inst_VGA/Hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.534%)  route 0.197ns (51.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.577    -0.602    Inst_VGA/CLK25
    SLICE_X80Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_VGA/Hcnt_reg[6]/Q
                         net (fo=9, routed)           0.197    -0.263    Inst_VGA/Hcnt_reg__0[6]
    SLICE_X79Y27         LUT4 (Prop_lut4_I2_O)        0.045    -0.218 r  Inst_VGA/Hcnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    Inst_VGA/plusOp[7]
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.842    -0.843    Inst_VGA/CLK25
    SLICE_X79Y27         FDRE                                         r  Inst_VGA/Hcnt_reg[7]/C
                         clock pessimism              0.273    -0.570    
    SLICE_X79Y27         FDRE (Hold_fdre_C_D)         0.092    -0.478    Inst_VGA/Hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Address_Generator/val_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.573    -0.606    Inst_Address_Generator/CLK25
    SLICE_X77Y24         FDRE                                         r  Inst_Address_Generator/val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  Inst_Address_Generator/val_reg[11]/Q
                         net (fo=113, routed)         0.120    -0.344    Inst_Address_Generator/address[11]
    SLICE_X77Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  Inst_Address_Generator/val_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.236    Inst_Address_Generator/val_reg[11]_i_1_n_4
    SLICE_X77Y24         FDRE                                         r  Inst_Address_Generator/val_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.839    -0.846    Inst_Address_Generator/CLK25
    SLICE_X77Y24         FDRE                                         r  Inst_Address_Generator/val_reg[11]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X77Y24         FDRE (Hold_fdre_C_D)         0.105    -0.501    Inst_Address_Generator/val_reg[11]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Address_Generator/val_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.574    -0.605    Inst_Address_Generator/CLK25
    SLICE_X77Y26         FDRE                                         r  Inst_Address_Generator/val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  Inst_Address_Generator/val_reg[16]/Q
                         net (fo=101, routed)         0.115    -0.349    Inst_Address_Generator/address[16]
    SLICE_X77Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.234 r  Inst_Address_Generator/val_reg[17]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.234    Inst_Address_Generator/val_reg[17]_i_3_n_7
    SLICE_X77Y26         FDRE                                         r  Inst_Address_Generator/val_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.840    -0.845    Inst_Address_Generator/CLK25
    SLICE_X77Y26         FDRE                                         r  Inst_Address_Generator/val_reg[16]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X77Y26         FDRE (Hold_fdre_C_D)         0.105    -0.500    Inst_Address_Generator/val_reg[16]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.577    -0.602    Inst_VGA/CLK25
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_VGA/Vcnt_reg[6]/Q
                         net (fo=8, routed)           0.173    -0.288    Inst_VGA/Vcnt_reg__0[6]
    SLICE_X80Y28         LUT3 (Prop_lut3_I2_O)        0.045    -0.243 r  Inst_VGA/Vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    Inst_VGA/plusOp__0[6]
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.843    -0.842    Inst_VGA/CLK25
    SLICE_X80Y28         FDRE                                         r  Inst_VGA/Vcnt_reg[6]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X80Y28         FDRE (Hold_fdre_C_D)         0.092    -0.510    Inst_VGA/Vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    clock_inst/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X77Y22     Inst_Address_Generator/val_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X77Y24     Inst_Address_Generator/val_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X77Y24     Inst_Address_Generator/val_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X77Y25     Inst_Address_Generator/val_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X77Y25     Inst_Address_Generator/val_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X77Y25     Inst_Address_Generator/val_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X77Y25     Inst_Address_Generator/val_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X77Y26     Inst_Address_Generator/val_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y22     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y22     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y26     Inst_Address_Generator/val_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y26     Inst_Address_Generator/val_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y22     Inst_Address_Generator/val_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y22     Inst_Address_Generator/val_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y22     Inst_Address_Generator/val_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y22     Inst_Address_Generator/val_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y22     Inst_Address_Generator/val_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y22     Inst_Address_Generator/val_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y22     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y24     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y24     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y24     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y24     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y25     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y25     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y25     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y25     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y25     Inst_Address_Generator/val_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clock_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.542ns  (logic 0.580ns (4.283%)  route 12.962ns (95.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.712    -0.900    Inst_Address_Generator/CLK25
    SLICE_X77Y25         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=112, routed)        12.620    12.176    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.124    12.300 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.343    12.643    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20_n_0
    RAMB36_X3Y12         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.573    18.499    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.787    
                         clock uncertainty           -0.215    18.573    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.130    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.130    
                         arrival time                         -12.643    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.357ns  (logic 0.456ns (3.414%)  route 12.901ns (96.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 18.502 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.712    -0.900    Inst_Address_Generator/CLK25
    SLICE_X77Y25         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=112, routed)        12.901    12.458    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y10         RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.576    18.502    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.288    18.790    
                         clock uncertainty           -0.215    18.576    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.010    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.010    
                         arrival time                         -12.458    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.229ns  (logic 0.580ns (4.384%)  route 12.649ns (95.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.712    -0.900    Inst_Address_Generator/CLK25
    SLICE_X77Y25         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=112, routed)        12.306    11.862    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X54Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.986 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15/O
                         net (fo=1, routed)           0.343    12.329    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15_n_0
    RAMB36_X3Y14         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.564    18.490    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.778    
                         clock uncertainty           -0.215    18.564    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.121    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.121    
                         arrival time                         -12.329    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.019ns  (logic 0.456ns (3.502%)  route 12.563ns (96.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.712    -0.900    Inst_Address_Generator/CLK25
    SLICE_X77Y25         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=112, routed)        12.563    12.120    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y11         RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.575    18.501    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.288    18.789    
                         clock uncertainty           -0.215    18.575    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.009    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.009    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.022ns  (logic 0.456ns (3.502%)  route 12.566ns (96.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.712    -0.900    Inst_Address_Generator/CLK25
    SLICE_X77Y25         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=112, routed)        12.566    12.123    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[12]
    RAMB18_X3Y44         RAMB18E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.747    18.674    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y44         RAMB18E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.288    18.962    
                         clock uncertainty           -0.215    18.747    
    RAMB18_X3Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.181    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.181    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.022ns  (logic 0.456ns (3.502%)  route 12.566ns (96.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.712    -0.900    Inst_Address_Generator/CLK25
    SLICE_X77Y25         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=112, routed)        12.566    12.123    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[12]
    RAMB18_X3Y45         RAMB18E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.747    18.674    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y45         RAMB18E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.288    18.962    
                         clock uncertainty           -0.215    18.747    
    RAMB18_X3Y45         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.181    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.181    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.965ns  (logic 0.580ns (4.474%)  route 12.385ns (95.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 18.677 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.712    -0.900    Inst_Address_Generator/CLK25
    SLICE_X77Y25         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=112, routed)        11.505    11.062    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.186 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24/O
                         net (fo=1, routed)           0.880    12.065    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24_n_0
    RAMB36_X3Y20         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.750    18.677    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.965    
                         clock uncertainty           -0.215    18.750    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.307    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.307    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.776ns  (logic 0.580ns (4.540%)  route 12.196ns (95.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.712    -0.900    Inst_Address_Generator/CLK25
    SLICE_X77Y25         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=112, routed)        11.706    11.263    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.387 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25/O
                         net (fo=1, routed)           0.490    11.877    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.575    18.501    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.789    
                         clock uncertainty           -0.215    18.575    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.132    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.132    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.689ns  (logic 0.580ns (4.571%)  route 12.109ns (95.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.712    -0.900    Inst_Address_Generator/CLK25
    SLICE_X77Y25         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=112, routed)        11.767    11.323    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X54Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.447 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19/O
                         net (fo=1, routed)           0.343    11.790    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19_n_0
    RAMB36_X3Y13         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.569    18.495    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.783    
                         clock uncertainty           -0.215    18.569    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.126    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.126    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.739ns  (logic 0.456ns (3.579%)  route 12.283ns (96.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 18.676 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.712    -0.900    Inst_Address_Generator/CLK25
    SLICE_X77Y25         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=112, routed)        12.283    11.840    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y21         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        1.749    18.676    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.964    
                         clock uncertainty           -0.215    18.749    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.183    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.183    
                         arrival time                         -11.840    
  -------------------------------------------------------------------
                         slack                                  6.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Inst_VGA/Vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.907%)  route 0.646ns (82.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.577    -0.602    Inst_VGA/CLK25
    SLICE_X81Y28         FDRE                                         r  Inst_VGA/Vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_VGA/Vsync_reg/Q
                         net (fo=2, routed)           0.646     0.186    vga_vsync_int
    SLICE_X84Y27         FDRE                                         r  vga_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.843    -0.842    clk_50_internal
    SLICE_X84Y27         FDRE                                         r  vga_vsync_reg/C
                         clock pessimism              0.556    -0.286    
                         clock uncertainty            0.215    -0.072    
    SLICE_X84Y27         FDRE (Hold_fdre_C_D)         0.070    -0.002    vga_vsync_reg
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Inst_VGA/Hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.141ns (17.446%)  route 0.667ns (82.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.577    -0.602    Inst_VGA/CLK25
    SLICE_X84Y28         FDRE                                         r  Inst_VGA/Hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  Inst_VGA/Hsync_reg/Q
                         net (fo=1, routed)           0.667     0.207    vga_hsync_int
    SLICE_X85Y28         FDRE                                         r  vga_hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.844    -0.841    clk_50_internal
    SLICE_X85Y28         FDRE                                         r  vga_hsync_reg/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.215    -0.071    
    SLICE_X85Y28         FDRE (Hold_fdre_C_D)         0.070    -0.001    vga_hsync_reg
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.141ns (14.052%)  route 0.862ns (85.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.576    -0.603    Inst_Address_Generator/CLK25
    SLICE_X77Y22         FDRE                                         r  Inst_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_Address_Generator/val_reg[2]/Q
                         net (fo=109, routed)         0.862     0.401    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X4Y2          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.919    -0.765    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.210    
                         clock uncertainty            0.215     0.005    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.188    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.141ns (13.978%)  route 0.868ns (86.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.576    -0.603    Inst_Address_Generator/CLK25
    SLICE_X77Y22         FDRE                                         r  Inst_Address_Generator/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_Address_Generator/val_reg[1]/Q
                         net (fo=109, routed)         0.868     0.406    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X4Y2          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.919    -0.765    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.210    
                         clock uncertainty            0.215     0.005    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.188    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.141ns (14.316%)  route 0.844ns (85.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.574    -0.605    Inst_Address_Generator/CLK25
    SLICE_X77Y23         FDRE                                         r  Inst_Address_Generator/val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  Inst_Address_Generator/val_reg[5]/Q
                         net (fo=109, routed)         0.844     0.380    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X3Y4          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.878    -0.806    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y4          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.251    
                         clock uncertainty            0.215    -0.036    
    RAMB36_X3Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.147    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.141ns (13.669%)  route 0.891ns (86.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.574    -0.605    Inst_Address_Generator/CLK25
    SLICE_X77Y23         FDRE                                         r  Inst_Address_Generator/val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  Inst_Address_Generator/val_reg[7]/Q
                         net (fo=109, routed)         0.891     0.427    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X4Y2          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.919    -0.765    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.210    
                         clock uncertainty            0.215     0.005    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.188    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.141ns (13.858%)  route 0.876ns (86.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.576    -0.603    Inst_Address_Generator/CLK25
    SLICE_X77Y22         FDRE                                         r  Inst_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_Address_Generator/val_reg[2]/Q
                         net (fo=109, routed)         0.876     0.415    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X4Y5          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.906    -0.778    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y5          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.556    -0.223    
                         clock uncertainty            0.215    -0.008    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.175    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.175    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.141ns (14.204%)  route 0.852ns (85.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.574    -0.605    Inst_Address_Generator/CLK25
    SLICE_X77Y23         FDRE                                         r  Inst_Address_Generator/val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  Inst_Address_Generator/val_reg[6]/Q
                         net (fo=109, routed)         0.852     0.388    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y5          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.875    -0.809    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.254    
                         clock uncertainty            0.215    -0.039    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.144    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.141ns (14.102%)  route 0.859ns (85.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.576    -0.603    Inst_Address_Generator/CLK25
    SLICE_X77Y22         FDRE                                         r  Inst_Address_Generator/val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_Address_Generator/val_reg[3]/Q
                         net (fo=109, routed)         0.859     0.397    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y3          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.883    -0.801    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y3          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.246    
                         clock uncertainty            0.215    -0.031    
    RAMB36_X3Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.152    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.141ns (13.751%)  route 0.884ns (86.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.576    -0.603    Inst_Address_Generator/CLK25
    SLICE_X77Y22         FDRE                                         r  Inst_Address_Generator/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  Inst_Address_Generator/val_reg[1]/Q
                         net (fo=109, routed)         0.884     0.423    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X4Y5          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=1068, routed)        0.906    -0.778    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y5          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.556    -0.223    
                         clock uncertainty            0.215    -0.008    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.175    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.175    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.248    





