##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for Clock_4
		4.3::Critical Path Report for Clock_Enc_Motor
		4.4::Critical Path Report for Clock_Enc_Shoulder
		4.5::Critical Path Report for CyBUS_CLK
		4.6::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.2::Critical Path Report for (Clock_Enc_Motor:R vs. Clock_Enc_Motor:R)
		5.3::Critical Path Report for (Clock_Enc_Shoulder:R vs. Clock_Enc_Shoulder:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.5::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.6::Critical Path Report for (Clock_4:R vs. Clock_4:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 16
Clock: ADC1_theACLK          | N/A                   | Target: 12.00 MHz  | 
Clock: ADC1_theACLK(routed)  | N/A                   | Target: 12.00 MHz  | 
Clock: Clock_1               | N/A                   | Target: 0.10 MHz   | 
Clock: Clock_1(routed)       | N/A                   | Target: 0.10 MHz   | 
Clock: Clock_2               | Frequency: 35.69 MHz  | Target: 12.00 MHz  | 
Clock: Clock_3               | N/A                   | Target: 0.30 MHz   | 
Clock: Clock_3(routed)       | N/A                   | Target: 0.30 MHz   | 
Clock: Clock_4               | Frequency: 91.95 MHz  | Target: 0.00 MHz   | 
Clock: Clock_Enc_Motor       | Frequency: 44.15 MHz  | Target: 12.00 MHz  | 
Clock: Clock_Enc_Shoulder    | Frequency: 36.32 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK             | Frequency: 58.51 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT             | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock         | Frequency: 52.87 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2             Clock_2             83333.3          55311       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4             Clock_4             1e+009           999989125   N/A              N/A         N/A              N/A         N/A              N/A         
Clock_Enc_Motor     Clock_Enc_Motor     83333.3          60682       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_Enc_Shoulder  Clock_Enc_Shoulder  83333.3          55799       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           UART_IntClock       41666.7          24575       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock       UART_IntClock       1.30417e+007     13022753    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name          Setup to Clk  Clock Name:Phase      
-----------------  ------------  --------------------  
Motor_A(0)_PAD     15805         Clock_Enc_Motor:R     
Motor_B(0)_PAD     16426         Clock_Enc_Motor:R     
Pin_1(0)_PAD       19635         Clock_4:R             
Shoulder_A(0)_PAD  16912         Clock_Enc_Shoulder:R  
Shoulder_B(0)_PAD  17003         Clock_Enc_Shoulder:R  


                       3.2::Clock to Out
                       -----------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  
TX(0)_PAD  33930         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 35.69 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 55311p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23792
-------------------------------------   ----- 
End-of-path arrival time (ps)           23792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                        synccell         1020   1020  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0          macrocell26      3577   4597  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell26      3350   7947  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell8    4115  12062  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell8    5130  17192  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ci         datapathcell9       0  17192  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell9    3300  20492  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ci         datapathcell10      0  20492  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell10   3300  23792  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ci         datapathcell11      0  23792  55311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/clock             datapathcell11      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 91.95 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_578/q
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 999989125p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000000
- Setup time                                        -6060
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_578/clock_0                                            macrocell82         0      0  RISE       1

Data path
pin name                                           model name      delay     AT      slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ---------  ----  ------
Net_578/q                                          macrocell82      1250   1250  999989125  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell12   3565   4815  999989125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock              datapathcell12      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_Enc_Motor
*********************************************
Clock: Clock_Enc_Motor
Frequency: 44.15 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60682p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -4230
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18421
-------------------------------------   ----- 
End-of-path arrival time (ps)           18421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell4       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/main_1                macrocell10     3826   7326  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/q                     macrocell10     3350  10676  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2615  13291  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  18421  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  18421  60682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_Enc_Shoulder
************************************************
Clock: Clock_Enc_Shoulder
Frequency: 36.32 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1260\/q
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 55799p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -4230
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23304
-------------------------------------   ----- 
End-of-path arrival time (ps)           23304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1260\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1260\/q                                    macrocell75     1250   1250  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:reload\/main_0                macrocell17    10959  12209  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:reload\/q                     macrocell17     3350  15559  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2615  18174  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  23304  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  23304  55799  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.51 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24575p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13622
-------------------------------------   ----- 
End-of-path arrival time (ps)           13622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/in_clock                                              iocell8             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
RX(0)/fb                                iocell8         2183   2183  24575  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      5800   7983  24575  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  11333  24575  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13622  24575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 52.87 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022753p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13553
-------------------------------------   ----- 
End-of-path arrival time (ps)           13553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell41   1250   1250  13022753  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell6    5276   6526  13022753  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell6    3350   9876  13022753  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    3677  13553  13022753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24575p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13622
-------------------------------------   ----- 
End-of-path arrival time (ps)           13622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/in_clock                                              iocell8             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
RX(0)/fb                                iocell8         2183   2183  24575  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      5800   7983  24575  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  11333  24575  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13622  24575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Clock_Enc_Motor:R vs. Clock_Enc_Motor:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60682p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -4230
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18421
-------------------------------------   ----- 
End-of-path arrival time (ps)           18421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell4       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/main_1                macrocell10     3826   7326  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/q                     macrocell10     3350  10676  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2615  13291  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  18421  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  18421  60682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (Clock_Enc_Shoulder:R vs. Clock_Enc_Shoulder:R)
*****************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1260\/q
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 55799p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -4230
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23304
-------------------------------------   ----- 
End-of-path arrival time (ps)           23304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1260\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1260\/q                                    macrocell75     1250   1250  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:reload\/main_0                macrocell17    10959  12209  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:reload\/q                     macrocell17     3350  15559  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2615  18174  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  23304  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  23304  55799  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 55311p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23792
-------------------------------------   ----- 
End-of-path arrival time (ps)           23792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                        synccell         1020   1020  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0          macrocell26      3577   4597  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell26      3350   7947  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell8    4115  12062  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell8    5130  17192  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ci         datapathcell9       0  17192  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell9    3300  20492  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ci         datapathcell10      0  20492  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell10   3300  23792  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ci         datapathcell11      0  23792  55311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/clock             datapathcell11      0      0  RISE       1


5.5::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022753p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13553
-------------------------------------   ----- 
End-of-path arrival time (ps)           13553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell41   1250   1250  13022753  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell6    5276   6526  13022753  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell6    3350   9876  13022753  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    3677  13553  13022753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.6::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_578/q
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 999989125p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000000
- Setup time                                        -6060
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_578/clock_0                                            macrocell82         0      0  RISE       1

Data path
pin name                                           model name      delay     AT      slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ---------  ----  ------
Net_578/q                                          macrocell82      1250   1250  999989125  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell12   3565   4815  999989125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock              datapathcell12      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24575p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13622
-------------------------------------   ----- 
End-of-path arrival time (ps)           13622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/in_clock                                              iocell8             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
RX(0)/fb                                iocell8         2183   2183  24575  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      5800   7983  24575  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  11333  24575  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13622  24575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 29990p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8167
-------------------------------------   ---- 
End-of-path arrival time (ps)           8167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/in_clock                                              iocell8             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
RX(0)/fb                        iocell8       2183   2183  24575  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell45   5984   8167  29990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 30174p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/in_clock                                              iocell8             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
RX(0)/fb                        iocell8       2183   2183  24575  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell42   5800   7983  30174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 30905p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7252
-------------------------------------   ---- 
End-of-path arrival time (ps)           7252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/in_clock                                              iocell8             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RX(0)/fb                         iocell8       2183   2183  24575  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell48   5069   7252  30905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 30905p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7252
-------------------------------------   ---- 
End-of-path arrival time (ps)           7252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/in_clock                                              iocell8             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RX(0)/fb                         iocell8       2183   2183  24575  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell49   5069   7252  30905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 30905p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7252
-------------------------------------   ---- 
End-of-path arrival time (ps)           7252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/in_clock                                              iocell8             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RX(0)/fb                         iocell8       2183   2183  24575  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell51   5069   7252  30905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30905p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7252
-------------------------------------   ---- 
End-of-path arrival time (ps)           7252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/in_clock                                              iocell8             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
RX(0)/fb                     iocell8       2183   2183  24575  RISE       1
\UART:BUART:rx_last\/main_0  macrocell52   5069   7252  30905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 55311p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23792
-------------------------------------   ----- 
End-of-path arrival time (ps)           23792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                        synccell         1020   1020  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0          macrocell26      3577   4597  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell26      3350   7947  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell8    4115  12062  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell8    5130  17192  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ci         datapathcell9       0  17192  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell9    3300  20492  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ci         datapathcell10      0  20492  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell10   3300  23792  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ci         datapathcell11      0  23792  55311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/clock             datapathcell11      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1260\/q
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 55799p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -4230
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23304
-------------------------------------   ----- 
End-of-path arrival time (ps)           23304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1260\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1260\/q                                    macrocell75     1250   1250  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:reload\/main_0                macrocell17    10959  12209  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:reload\/q                     macrocell17     3350  15559  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2615  18174  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  23304  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  23304  55799  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 58611p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20492
-------------------------------------   ----- 
End-of-path arrival time (ps)           20492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                        synccell         1020   1020  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0          macrocell26      3577   4597  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell26      3350   7947  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell8    4115  12062  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell8    5130  17192  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ci         datapathcell9       0  17192  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell9    3300  20492  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ci         datapathcell10      0  20492  58611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/clock             datapathcell10      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1260\/q
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 59099p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -6060
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18174
-------------------------------------   ----- 
End-of-path arrival time (ps)           18174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1260\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1260\/q                                    macrocell75     1250   1250  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:reload\/main_0                macrocell17    10959  12209  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:reload\/q                     macrocell17     3350  15559  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2615  18174  59099  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1260\/q
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 59100p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -6060
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18173
-------------------------------------   ----- 
End-of-path arrival time (ps)           18173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1260\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1260\/q                                    macrocell75     1250   1250  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:reload\/main_0                macrocell17    10959  12209  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:reload\/q                     macrocell17     3350  15559  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell7   2614  18173  59100  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60682p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -4230
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18421
-------------------------------------   ----- 
End-of-path arrival time (ps)           18421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell4       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/main_1                macrocell10     3826   7326  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/q                     macrocell10     3350  10676  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2615  13291  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  18421  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  18421  60682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell5       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 61911p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17192
-------------------------------------   ----- 
End-of-path arrival time (ps)           17192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                        synccell        1020   1020  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0          macrocell26     3577   4597  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell26     3350   7947  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell8   4115  12062  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell8   5130  17192  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ci         datapathcell9      0  17192  61911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/clock             datapathcell9       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1251\/q
Path End       : \QuadDec_Shoulder:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_Shoulder:bQuadDec:Stsreg\/clock
Path slack     : 62293p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                          -500
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20540
-------------------------------------   ----- 
End-of-path arrival time (ps)           20540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1251\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1251\/q                macrocell65    1250   1250  62293  RISE       1
\QuadDec_Shoulder:Net_530\/main_1            macrocell22   11538  12788  62293  RISE       1
\QuadDec_Shoulder:Net_530\/q                 macrocell22    3350  16138  62293  RISE       1
\QuadDec_Shoulder:bQuadDec:Stsreg\/status_0  statusicell6   4402  20540  62293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:Stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:Net_1251\/main_7
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 62355p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17468
-------------------------------------   ----- 
End-of-path arrival time (ps)           17468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q  macrocell28   1250   1250  62355  RISE       1
\QuadDec_Motor:Net_1251_split\/main_2   macrocell58   9242  10492  62355  RISE       1
\QuadDec_Motor:Net_1251_split\/q        macrocell58   3350  13842  62355  RISE       1
\QuadDec_Motor:Net_1251\/main_7         macrocell53   3626  17468  62355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:state_1\/q
Path End       : \QuadDec_Shoulder:Net_1251\/main_7
Capture Clock  : \QuadDec_Shoulder:Net_1251\/clock_0
Path slack     : 62667p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17156
-------------------------------------   ----- 
End-of-path arrival time (ps)           17156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/clock_0                macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:state_1\/q     macrocell77   1250   1250  62667  RISE       1
\QuadDec_Shoulder:Net_1251_split\/main_5  macrocell1   10270  11520  62667  RISE       1
\QuadDec_Shoulder:Net_1251_split\/q       macrocell1    3350  14870  62667  RISE       1
\QuadDec_Shoulder:Net_1251\/main_7        macrocell65   2286  17156  62667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1251\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:Net_1203\/main_5
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 63336p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16487
-------------------------------------   ----- 
End-of-path arrival time (ps)           16487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q     macrocell63   1250   1250  63336  RISE       1
\QuadDec_Motor:Net_1203_split\/main_5  macrocell70   9652  10902  63336  RISE       1
\QuadDec_Motor:Net_1203_split\/q       macrocell70   3350  14252  63336  RISE       1
\QuadDec_Motor:Net_1203\/main_5        macrocell60   2235  16487  63336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 63982p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -6060
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13291
-------------------------------------   ----- 
End-of-path arrival time (ps)           13291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell4       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/main_1                macrocell10     3826   7326  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/q                     macrocell10     3350  10676  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2615  13291  63982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell4       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 63983p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -6060
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13291
-------------------------------------   ----- 
End-of-path arrival time (ps)           13291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell4       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/main_1                macrocell10     3826   7326  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/q                     macrocell10     3350  10676  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell5   2615  13291  63983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell5       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:error\/q
Path End       : \QuadDec_Shoulder:Net_1203\/main_5
Capture Clock  : \QuadDec_Shoulder:Net_1203\/clock_0
Path slack     : 64007p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15817
-------------------------------------   ----- 
End-of-path arrival time (ps)           15817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/clock_0                  macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:error\/q       macrocell76   1250   1250  64007  RISE       1
\QuadDec_Shoulder:Net_1203_split\/main_4  macrocell50   8930  10180  64007  RISE       1
\QuadDec_Shoulder:Net_1203_split\/q       macrocell50   3350  13530  64007  RISE       1
\QuadDec_Shoulder:Net_1203\/main_5        macrocell72   2287  15817  64007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1203\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 65074p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12069
-------------------------------------   ----- 
End-of-path arrival time (ps)           12069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                        synccell        1020   1020  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0          macrocell26     3577   4597  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell26     3350   7947  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell9   4122  12069  65074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/clock             datapathcell9       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 65081p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12062
-------------------------------------   ----- 
End-of-path arrival time (ps)           12062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                        synccell        1020   1020  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0          macrocell26     3577   4597  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell26     3350   7947  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell8   4115  12062  65081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1203\/q
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 65126p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -6060
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12147
-------------------------------------   ----- 
End-of-path arrival time (ps)           12147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1203\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1203\/q                                    macrocell72     1250   1250  61826  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:count_enable\/main_2          macrocell21     4293   5543  61826  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:count_enable\/q               macrocell21     3350   8893  61826  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell6   3254  12147  65126  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1203\/q
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 65128p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -6060
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12145
-------------------------------------   ----- 
End-of-path arrival time (ps)           12145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1203\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1203\/q                                    macrocell72     1250   1250  61826  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:count_enable\/main_2          macrocell21     4293   5543  61826  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:count_enable\/q               macrocell21     3350   8893  61826  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell7   3252  12145  65128  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1251\/q
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 65810p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -6060
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11464
-------------------------------------   ----- 
End-of-path arrival time (ps)           11464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1251\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1251\/q                                    macrocell65     1250   1250  62293  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell6  10214  11464  65810  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 65957p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11186
-------------------------------------   ----- 
End-of-path arrival time (ps)           11186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                        synccell         1020   1020  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0          macrocell26      3577   4597  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell26      3350   7947  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell10   3240  11186  65957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/clock             datapathcell10      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 65963p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11180
-------------------------------------   ----- 
End-of-path arrival time (ps)           11180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                        synccell         1020   1020  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0          macrocell26      3577   4597  55311  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell26      3350   7947  55311  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell11   3234  11180  65963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/clock             datapathcell11      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1203\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66055p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -6060
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11218
-------------------------------------   ----- 
End-of-path arrival time (ps)           11218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell60         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Net_1203\/q                                    macrocell60     1250   1250  62755  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_enable\/main_2          macrocell14     2831   4081  62755  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_enable\/q               macrocell14     3350   7431  62755  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   3787  11218  66055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell4       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1203\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66057p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -6060
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11217
-------------------------------------   ----- 
End-of-path arrival time (ps)           11217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell60         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Net_1203\/q                                    macrocell60     1250   1250  62755  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_enable\/main_2          macrocell14     2831   4081  62755  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_enable\/q               macrocell14     3350   7431  62755  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell5   3786  11217  66057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell5       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1251\/q
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66095p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -6060
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11178
-------------------------------------   ----- 
End-of-path arrival time (ps)           11178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1251\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1251\/q                                    macrocell65     1250   1250  62293  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell7   9928  11178  66095  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1251\/q
Path End       : \QuadDec_Shoulder:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_Shoulder:bQuadDec:Stsreg\/clock
Path slack     : 66660p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                          -500
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16173
-------------------------------------   ----- 
End-of-path arrival time (ps)           16173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1251\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1251\/q                macrocell65    1250   1250  62293  RISE       1
\QuadDec_Shoulder:Net_611\/main_1            macrocell23    8674   9924  66660  RISE       1
\QuadDec_Shoulder:Net_611\/q                 macrocell23    3350  13274  66660  RISE       1
\QuadDec_Shoulder:bQuadDec:Stsreg\/status_1  statusicell6   2899  16173  66660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:Stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 66969p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15865
-------------------------------------   ----- 
End-of-path arrival time (ps)           15865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell8    1240   1240  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell9       0   1240  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell9    1210   2450  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell10      0   2450  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell10   1210   3660  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell11      0   3660  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell11   2270   5930  57770  RISE       1
\Counter_1:CounterUDB:status_2\/main_0             macrocell25      3682   9612  66969  RISE       1
\Counter_1:CounterUDB:status_2\/q                  macrocell25      3350  12962  66969  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_2     statusicell7     2903  15865  66969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                statusicell7        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67028p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15806
-------------------------------------   ----- 
End-of-path arrival time (ps)           15806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell4       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_3\/main_0            macrocell13     6704  10204  67028  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_3\/q                 macrocell13     3350  13554  67028  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2252  15806  67028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1251\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 67303p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -6060
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9970
-------------------------------------   ---- 
End-of-path arrival time (ps)           9970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Net_1251\/q                                    macrocell53     1250   1250  64549  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell5   8720   9970  67303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell5       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:state_1\/q
Path End       : \QuadDec_Shoulder:Net_1260\/main_2
Capture Clock  : \QuadDec_Shoulder:Net_1260\/clock_0
Path slack     : 67368p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12456
-------------------------------------   ----- 
End-of-path arrival time (ps)           12456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/clock_0                macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:state_1\/q  macrocell77   1250   1250  62667  RISE       1
\QuadDec_Shoulder:Net_1260\/main_2     macrocell75  11206  12456  67368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1260\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:state_1\/q
Path End       : \QuadDec_Shoulder:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_Shoulder:bQuadDec:state_0\/clock_0
Path slack     : 67375p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12448
-------------------------------------   ----- 
End-of-path arrival time (ps)           12448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/clock_0                macrocell77         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:state_1\/q       macrocell77   1250   1250  62667  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/main_4  macrocell78  11198  12448  67375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/clock_0                macrocell78         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 67537p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9606
-------------------------------------   ---- 
End-of-path arrival time (ps)           9606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell8    1240   1240  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell9       0   1240  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell9    1210   2450  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell10      0   2450  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell10   1210   3660  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell11      0   3660  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell11   2270   5930  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell9    3676   9606  67537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/clock             datapathcell9       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 67540p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9603
-------------------------------------   ---- 
End-of-path arrival time (ps)           9603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell8    1240   1240  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell9       0   1240  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell9    1210   2450  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell10      0   2450  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell10   1210   3660  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell11      0   3660  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell11   2270   5930  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell8    3673   9603  67540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1251\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 67849p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -6060
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9424
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Net_1251\/q                                    macrocell53     1250   1250  64549  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell4   8174   9424  67849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell4       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67999p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14834
-------------------------------------   ----- 
End-of-path arrival time (ps)           14834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell57         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/q            macrocell57    1250   1250  67999  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_0\/main_1          macrocell11    7359   8609  67999  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_0\/q               macrocell11    3350  11959  67999  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0  statusicell3   2875  14834  67999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:state_1\/q
Path End       : \QuadDec_Shoulder:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_Shoulder:bQuadDec:error\/clock_0
Path slack     : 68292p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/clock_0                macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:state_1\/q     macrocell77   1250   1250  62667  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/main_4  macrocell76  10281  11531  68292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:Net_1203\/main_3
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 68388p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11435
-------------------------------------   ----- 
End-of-path arrival time (ps)           11435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q  macrocell63   1250   1250  63336  RISE       1
\QuadDec_Motor:Net_1203\/main_3     macrocell60  10185  11435  68388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 68419p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8724
-------------------------------------   ---- 
End-of-path arrival time (ps)           8724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell8    1240   1240  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell9       0   1240  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell9    1210   2450  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell10      0   2450  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell10   1210   3660  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell11      0   3660  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell11   2270   5930  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell10   2794   8724  68419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/clock             datapathcell10      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_1:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \Counter_1:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 68423p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8720
-------------------------------------   ---- 
End-of-path arrival time (ps)           8720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell8    1240   1240  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell9       0   1240  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell9    1210   2450  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell10      0   2450  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell10   1210   3660  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell11      0   3660  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell11   2270   5930  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell11   2790   8720  68423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/clock             datapathcell11      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:state_1\/q
Path End       : \QuadDec_Shoulder:Net_1251\/main_5
Capture Clock  : \QuadDec_Shoulder:Net_1251\/clock_0
Path slack     : 68426p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11397
-------------------------------------   ----- 
End-of-path arrival time (ps)           11397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/clock_0                macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:state_1\/q  macrocell77   1250   1250  62667  RISE       1
\QuadDec_Shoulder:Net_1251\/main_5     macrocell65  10147  11397  68426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1251\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68436p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14397
-------------------------------------   ----- 
End-of-path arrival time (ps)           14397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell8    1600   1600  68436  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell9       0   1600  68436  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell9    1280   2880  68436  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell10      0   2880  68436  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell10   1280   4160  68436  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell11      0   4160  68436  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell11   2270   6430  68436  RISE       1
\Counter_1:CounterUDB:status_0\/main_0             macrocell24      2302   8732  68436  RISE       1
\Counter_1:CounterUDB:status_0\/q                  macrocell24      3350  12082  68436  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_0     statusicell7     2315  14397  68436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                statusicell7        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor:Net_1251\/main_3
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 68713p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11111
-------------------------------------   ----- 
End-of-path arrival time (ps)           11111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_filt\/q  macrocell29   1250   1250  64789  RISE       1
\QuadDec_Motor:Net_1251\/main_3         macrocell53   9861  11111  68713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68716p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                          -500
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14117
-------------------------------------   ----- 
End-of-path arrival time (ps)           14117
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  61005  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  61005  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  61005  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:status_3\/main_0            macrocell20     4366   7866  68716  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:status_3\/q                 macrocell20     3350  11216  68716  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell5    2901  14117  68716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock   statusicell5        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68756p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14077
-------------------------------------   ----- 
End-of-path arrival time (ps)           14077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell4       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell4    670    670  60891  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell5      0    670  60891  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell5   2720   3390  60891  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_2\/main_0            macrocell12     3727   7117  68756  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_2\/q                 macrocell12     3350  10467  68756  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    3610  14077  68756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 68768p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11055
-------------------------------------   ----- 
End-of-path arrival time (ps)           11055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q   macrocell28   1250   1250  62355  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_1  macrocell63   9805  11055  68768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell63         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:error\/q
Path End       : \QuadDec_Shoulder:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_Shoulder:bQuadDec:state_1\/clock_0
Path slack     : 68769p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11054
-------------------------------------   ----- 
End-of-path arrival time (ps)           11054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/clock_0                  macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:error\/q         macrocell76   1250   1250  64007  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/main_3  macrocell77   9804  11054  68769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/clock_0                macrocell77         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1251\/q
Path End       : \QuadDec_Motor:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_Motor:bQuadDec:Stsreg\/clock
Path slack     : 69002p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13832
-------------------------------------   ----- 
End-of-path arrival time (ps)           13832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Net_1251\/q                macrocell53    1250   1250  64549  RISE       1
\QuadDec_Motor:Net_611\/main_1            macrocell16    6334   7584  69002  RISE       1
\QuadDec_Motor:Net_611\/q                 macrocell16    3350  10934  69002  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/status_1  statusicell4   2898  13832  69002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Shoulder:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_Shoulder:bQuadDec:state_0\/clock_0
Path slack     : 69021p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10802
-------------------------------------   ----- 
End-of-path arrival time (ps)           10802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/clock_0            macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/q   macrocell74   1250   1250  64274  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/main_2  macrocell78   9552  10802  69021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/clock_0                macrocell78         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:error\/q
Path End       : \QuadDec_Shoulder:Net_1203\/main_2
Capture Clock  : \QuadDec_Shoulder:Net_1203\/clock_0
Path slack     : 69050p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10773
-------------------------------------   ----- 
End-of-path arrival time (ps)           10773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/clock_0                  macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:error\/q  macrocell76   1250   1250  64007  RISE       1
\QuadDec_Shoulder:Net_1203\/main_2   macrocell72   9523  10773  69050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1203\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 69137p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10686
-------------------------------------   ----- 
End-of-path arrival time (ps)           10686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:Net_1260\/q             macrocell61   1250   1250  62484  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_0  macrocell62   9436  10686  69137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Net_1251\/main_1
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 69145p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10678
-------------------------------------   ----- 
End-of-path arrival time (ps)           10678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:Net_1260\/q       macrocell61   1250   1250  62484  RISE       1
\QuadDec_Motor:Net_1251\/main_1  macrocell53   9428  10678  69145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 69259p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10564
-------------------------------------   ----- 
End-of-path arrival time (ps)           10564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_filt\/q  macrocell29   1250   1250  64789  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_2   macrocell62   9314  10564  69259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_1:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_1:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 69298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10526
-------------------------------------   ----- 
End-of-path arrival time (ps)           10526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell8    1240   1240  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell9       0   1240  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell9    1210   2450  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell10      0   2450  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell10   1210   3660  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell11      0   3660  57770  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell11   2270   5930  57770  RISE       1
\Counter_1:CounterUDB:overflow_reg_i\/main_0       macrocell79      4596  10526  69298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:overflow_reg_i\/clock_0              macrocell79         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Motor:Net_1275\/main_1
Capture Clock  : \QuadDec_Motor:Net_1275\/clock_0
Path slack     : 69450p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10374
-------------------------------------   ----- 
End-of-path arrival time (ps)           10374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell4       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell4    670    670  60891  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell5      0    670  60891  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell5   2720   3390  60891  RISE       1
\QuadDec_Motor:Net_1275\/main_1                             macrocell56     6984  10374  69450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1275\/clock_0                           macrocell56         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69535p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                          -500
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13298
-------------------------------------   ----- 
End-of-path arrival time (ps)           13298
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  62012  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  62012  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  62012  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:status_2\/main_0            macrocell19     3653   7043  69535  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:status_2\/q                 macrocell19     3350  10393  69535  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell5    2905  13298  69535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock   statusicell5        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 69620p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10204
-------------------------------------   ----- 
End-of-path arrival time (ps)           10204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell4       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell55     6704  10204  69620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell55         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1260\/q
Path End       : \QuadDec_Shoulder:Net_1251\/main_1
Capture Clock  : \QuadDec_Shoulder:Net_1251\/clock_0
Path slack     : 69646p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1260\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1260\/q       macrocell75   1250   1250  55799  RISE       1
\QuadDec_Shoulder:Net_1251\/main_1  macrocell65   8928  10178  69646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1251\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Net_1275\/main_0
Capture Clock  : \QuadDec_Motor:Net_1275\/clock_0
Path slack     : 69674p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10150
-------------------------------------   ----- 
End-of-path arrival time (ps)           10150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell4       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  60682  RISE       1
\QuadDec_Motor:Net_1275\/main_0                             macrocell56     6650  10150  69674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1275\/clock_0                           macrocell56         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 69724p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10099
-------------------------------------   ----- 
End-of-path arrival time (ps)           10099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell4       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell4   1370   1370  69038  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell5      0   1370  69038  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell5   2260   3630  69038  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/main_0          macrocell57     6469  10099  69724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell57         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:Net_1260\/main_1
Capture Clock  : \QuadDec_Motor:Net_1260\/clock_0
Path slack     : 69730p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10093
-------------------------------------   ----- 
End-of-path arrival time (ps)           10093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:error\/q  macrocell62   1250   1250  65919  RISE       1
\QuadDec_Motor:Net_1260\/main_1   macrocell61   8843  10093  69730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Shoulder:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_Shoulder:bQuadDec:error\/clock_0
Path slack     : 69887p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9936
-------------------------------------   ---- 
End-of-path arrival time (ps)           9936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/clock_0            macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  64274  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/main_2   macrocell76   8686   9936  69887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Shoulder:Net_1251\/main_3
Capture Clock  : \QuadDec_Shoulder:Net_1251\/clock_0
Path slack     : 69891p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9932
-------------------------------------   ---- 
End-of-path arrival time (ps)           9932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/clock_0            macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  64274  RISE       1
\QuadDec_Shoulder:Net_1251\/main_3         macrocell65   8682   9932  69891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1251\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Shoulder:Net_1203\/main_0
Capture Clock  : \QuadDec_Shoulder:Net_1203\/clock_0
Path slack     : 70064p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9759
-------------------------------------   ---- 
End-of-path arrival time (ps)           9759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/clock_0            macrocell73         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  64321  RISE       1
\QuadDec_Shoulder:Net_1203\/main_0         macrocell72   8509   9759  70064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1203\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 70126p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9697
-------------------------------------   ---- 
End-of-path arrival time (ps)           9697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q  macrocell28   1250   1250  62355  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_1   macrocell62   8447   9697  70126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:Net_1251\/main_2
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 70138p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9685
-------------------------------------   ---- 
End-of-path arrival time (ps)           9685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q  macrocell28   1250   1250  62355  RISE       1
\QuadDec_Motor:Net_1251\/main_2         macrocell53   8435   9685  70138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1260\/q
Path End       : \QuadDec_Shoulder:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_Shoulder:bQuadDec:error\/clock_0
Path slack     : 70194p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9629
-------------------------------------   ---- 
End-of-path arrival time (ps)           9629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1260\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1260\/q             macrocell75   1250   1250  55799  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/main_0  macrocell76   8379   9629  70194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Shoulder:Net_1251\/main_2
Capture Clock  : \QuadDec_Shoulder:Net_1251\/clock_0
Path slack     : 70438p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9386
-------------------------------------   ---- 
End-of-path arrival time (ps)           9386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/clock_0            macrocell73         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  64321  RISE       1
\QuadDec_Shoulder:Net_1251\/main_2         macrocell65   8136   9386  70438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1251\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1260\/q
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70529p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Recovery time                                                          0
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       83333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12804
-------------------------------------   ----- 
End-of-path arrival time (ps)           12804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1260\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1260\/q                             macrocell75    1250   1250  55799  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell5  11554  12804  70529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock   statusicell5        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:state_0\/q
Path End       : \QuadDec_Shoulder:Net_1203\/main_4
Capture Clock  : \QuadDec_Shoulder:Net_1203\/clock_0
Path slack     : 70547p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9276
-------------------------------------   ---- 
End-of-path arrival time (ps)           9276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/clock_0                macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:state_0\/q  macrocell78   1250   1250  64929  RISE       1
\QuadDec_Shoulder:Net_1203\/main_4     macrocell72   8026   9276  70547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1203\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 70646p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9178
-------------------------------------   ---- 
End-of-path arrival time (ps)           9178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:error\/q         macrocell62   1250   1250  65919  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_3  macrocell64   7928   9178  70646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 70672p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9151
-------------------------------------   ---- 
End-of-path arrival time (ps)           9151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q       macrocell63   1250   1250  63336  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_4  macrocell64   7901   9151  70672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:state_1\/q
Path End       : \QuadDec_Shoulder:Net_1203\/main_3
Capture Clock  : \QuadDec_Shoulder:Net_1203\/clock_0
Path slack     : 70693p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9130
-------------------------------------   ---- 
End-of-path arrival time (ps)           9130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/clock_0                macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:state_1\/q  macrocell77   1250   1250  62667  RISE       1
\QuadDec_Shoulder:Net_1203\/main_3     macrocell72   7880   9130  70693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1203\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:error\/q
Path End       : \QuadDec_Shoulder:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_Shoulder:bQuadDec:Stsreg\/clock
Path slack     : 70713p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                          -500
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12120
-------------------------------------   ----- 
End-of-path arrival time (ps)           12120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/clock_0                  macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:error\/q          macrocell76    1250   1250  64007  RISE       1
\QuadDec_Shoulder:bQuadDec:Stsreg\/status_3  statusicell6  10870  12120  70713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:Stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Shoulder:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_Shoulder:bQuadDec:state_1\/clock_0
Path slack     : 70809p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9015
-------------------------------------   ---- 
End-of-path arrival time (ps)           9015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/clock_0            macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/q   macrocell73   1250   1250  64321  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/main_1  macrocell77   7765   9015  70809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/clock_0                macrocell77         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70902p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                          -500
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11931
-------------------------------------   ----- 
End-of-path arrival time (ps)           11931
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   1370   1370  70902  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   1370  70902  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2260   3630  70902  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:status_0\/main_0             macrocell18     2621   6251  70902  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:status_0\/q                  macrocell18     3350   9601  70902  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5    2330  11931  70902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock   statusicell5        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 70938p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8886
-------------------------------------   ---- 
End-of-path arrival time (ps)           8886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:Net_1260\/q               macrocell61   1250   1250  62484  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_0  macrocell63   7636   8886  70938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell63         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Counter_1:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_1:CounterUDB:prevCompare\/clock_0
Path slack     : 71092p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell8    1600   1600  68436  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell9       0   1600  68436  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell9    1280   2880  68436  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell10      0   2880  68436  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell10   1280   4160  68436  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell11      0   4160  68436  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell11   2270   6430  68436  RISE       1
\Counter_1:CounterUDB:prevCompare\/main_0          macrocell80      2302   8732  71092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:prevCompare\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71189p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11644
-------------------------------------   ----- 
End-of-path arrival time (ps)           11644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell4       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  60682  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    8144  11644  71189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:error\/q
Path End       : \QuadDec_Shoulder:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_Shoulder:bQuadDec:state_0\/clock_0
Path slack     : 71249p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8575
-------------------------------------   ---- 
End-of-path arrival time (ps)           8575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/clock_0                  macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:error\/q         macrocell76   1250   1250  64007  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/main_3  macrocell78   7325   8575  71249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/clock_0                macrocell78         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71291p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11543
-------------------------------------   ----- 
End-of-path arrival time (ps)           11543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC32:counterdp:u0\/z0       datapathcell8     760    760  71291  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell9       0    760  71291  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u1\/z0       datapathcell9    1210   1970  71291  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell10      0   1970  71291  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u2\/z0       datapathcell10   1210   3180  71291  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell11      0   3180  71291  RISE       1
\Counter_1:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell11   2740   5920  71291  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_1    statusicell7     5623  11543  71291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                statusicell7        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 71396p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8428
-------------------------------------   ---- 
End-of-path arrival time (ps)           8428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q     macrocell64   1250   1250  64436  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_5  macrocell62   7178   8428  71396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1260\/q
Path End       : \QuadDec_Shoulder:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_Shoulder:bQuadDec:Stsreg\/clock
Path slack     : 71400p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                          -500
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11433
-------------------------------------   ----- 
End-of-path arrival time (ps)           11433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1260\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1260\/q                macrocell75    1250   1250  55799  RISE       1
\QuadDec_Shoulder:bQuadDec:Stsreg\/status_2  statusicell6  10183  11433  71400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:Stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:Net_1251\/main_6
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 71407p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8417
-------------------------------------   ---- 
End-of-path arrival time (ps)           8417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q  macrocell64   1250   1250  64436  RISE       1
\QuadDec_Motor:Net_1251\/main_6     macrocell53   7167   8417  71407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1260\/q
Path End       : \QuadDec_Shoulder:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_Shoulder:bQuadDec:state_1\/clock_0
Path slack     : 71419p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8404
-------------------------------------   ---- 
End-of-path arrival time (ps)           8404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1260\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1260\/q               macrocell75   1250   1250  55799  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/main_0  macrocell77   7154   8404  71419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/clock_0                macrocell77         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 71424p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q       macrocell64   1250   1250  64436  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_5  macrocell63   7149   8399  71424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell63         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:Net_1203\/main_2
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 71495p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8329
-------------------------------------   ---- 
End-of-path arrival time (ps)           8329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:error\/q  macrocell62   1250   1250  65919  RISE       1
\QuadDec_Motor:Net_1203\/main_2   macrocell60   7079   8329  71495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_Motor:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_Motor:bQuadDec:Stsreg\/clock
Path slack     : 71552p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11281
-------------------------------------   ----- 
End-of-path arrival time (ps)           11281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell57         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/q  macrocell57    1250   1250  67999  RISE       1
\QuadDec_Motor:Net_530\/main_2                  macrocell15    4369   5619  71552  RISE       1
\QuadDec_Motor:Net_530\/q                       macrocell15    3350   8969  71552  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/status_0        statusicell4   2312  11281  71552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:Net_1260\/main_2
Capture Clock  : \QuadDec_Motor:Net_1260\/clock_0
Path slack     : 71560p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8263
-------------------------------------   ---- 
End-of-path arrival time (ps)           8263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q  macrocell63   1250   1250  63336  RISE       1
\QuadDec_Motor:Net_1260\/main_2     macrocell61   7013   8263  71560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:state_0\/q
Path End       : \QuadDec_Shoulder:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_Shoulder:bQuadDec:state_1\/clock_0
Path slack     : 71580p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8244
-------------------------------------   ---- 
End-of-path arrival time (ps)           8244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/clock_0                macrocell78         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:state_0\/q       macrocell78   1250   1250  64929  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/main_5  macrocell77   6994   8244  71580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/clock_0                macrocell77         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:state_0\/q
Path End       : \QuadDec_Shoulder:Net_1251\/main_6
Capture Clock  : \QuadDec_Shoulder:Net_1251\/clock_0
Path slack     : 71722p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8101
-------------------------------------   ---- 
End-of-path arrival time (ps)           8101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/clock_0                macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:state_0\/q  macrocell78   1250   1250  64929  RISE       1
\QuadDec_Shoulder:Net_1251\/main_6     macrocell65   6851   8101  71722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1251\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Shoulder:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_Shoulder:bQuadDec:state_1\/clock_0
Path slack     : 71755p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8069
-------------------------------------   ---- 
End-of-path arrival time (ps)           8069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/clock_0            macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/q   macrocell74   1250   1250  64274  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/main_2  macrocell77   6819   8069  71755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/clock_0                macrocell77         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 71785p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8039
-------------------------------------   ---- 
End-of-path arrival time (ps)           8039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_filt\/q   macrocell29   1250   1250  64789  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_2  macrocell63   6789   8039  71785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell63         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:error\/q
Path End       : \QuadDec_Shoulder:Net_1260\/main_1
Capture Clock  : \QuadDec_Shoulder:Net_1260\/clock_0
Path slack     : 71800p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8023
-------------------------------------   ---- 
End-of-path arrival time (ps)           8023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/clock_0                  macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:error\/q  macrocell76   1250   1250  64007  RISE       1
\QuadDec_Shoulder:Net_1260\/main_1   macrocell75   6773   8023  71800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1260\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 71909p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7914
-------------------------------------   ---- 
End-of-path arrival time (ps)           7914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q     macrocell63   1250   1250  63336  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_4  macrocell62   6664   7914  71909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:Net_1251\/main_5
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 71914p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7909
-------------------------------------   ---- 
End-of-path arrival time (ps)           7909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q  macrocell63   1250   1250  63336  RISE       1
\QuadDec_Motor:Net_1251\/main_5     macrocell53   6659   7909  71914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 71957p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  61005  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  61005  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  61005  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell67     4366   7866  71957  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell67         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:error\/q
Path End       : \QuadDec_Shoulder:Net_1251\/main_4
Capture Clock  : \QuadDec_Shoulder:Net_1251\/clock_0
Path slack     : 72068p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7756
-------------------------------------   ---- 
End-of-path arrival time (ps)           7756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/clock_0                  macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:error\/q  macrocell76   1250   1250  64007  RISE       1
\QuadDec_Shoulder:Net_1251\/main_4   macrocell65   6506   7756  72068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1251\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Shoulder:Net_1275\/main_0
Capture Clock  : \QuadDec_Shoulder:Net_1275\/clock_0
Path slack     : 72419p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7405
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  61005  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  61005  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  61005  RISE       1
\QuadDec_Shoulder:Net_1275\/main_0                             macrocell68     3905   7405  72419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1275\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 72461p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7362
-------------------------------------   ---- 
End-of-path arrival time (ps)           7362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q   macrocell28   1250   1250  62355  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_1  macrocell64   6112   7362  72461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 72715p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7108
-------------------------------------   ---- 
End-of-path arrival time (ps)           7108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell4       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell4    670    670  60891  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell5      0    670  60891  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell5   2720   3390  60891  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell54     3718   7108  72715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell54         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:state_0\/q
Path End       : \QuadDec_Shoulder:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_Shoulder:bQuadDec:error\/clock_0
Path slack     : 72730p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/clock_0                macrocell78         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:state_0\/q     macrocell78   1250   1250  64929  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/main_5  macrocell76   5844   7094  72730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 72793p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7030
-------------------------------------   ---- 
End-of-path arrival time (ps)           7030
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  62012  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  62012  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  62012  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell66     3640   7030  72793  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell66         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 72828p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6995
-------------------------------------   ---- 
End-of-path arrival time (ps)           6995
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   1370   1370  70902  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   1370  70902  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2260   3630  70902  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell69     3365   6995  72828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:prevCompare\/clock_0    macrocell69         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Shoulder:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_Shoulder:bQuadDec:error\/clock_0
Path slack     : 73104p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6719
-------------------------------------   ---- 
End-of-path arrival time (ps)           6719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/clock_0            macrocell73         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  64321  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/main_1   macrocell76   5469   6719  73104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 73271p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:error\/q         macrocell62   1250   1250  65919  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_3  macrocell63   5302   6552  73271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell63         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_Motor:bQuadDec:Stsreg\/clock
Path slack     : 73373p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9460
-------------------------------------   ---- 
End-of-path arrival time (ps)           9460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Net_1260\/q                macrocell61    1250   1250  62484  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/status_2  statusicell4   8210   9460  73373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor:Net_1203\/main_1
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 73472p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_filt\/q  macrocell29   1250   1250  64789  RISE       1
\QuadDec_Motor:Net_1203\/main_1         macrocell60   5101   6351  73472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:error\/q
Path End       : \QuadDec_Shoulder:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_Shoulder:bQuadDec:error\/clock_0
Path slack     : 73605p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/clock_0                  macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:error\/q       macrocell76   1250   1250  64007  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/main_3  macrocell76   4969   6219  73605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:error\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Shoulder:Net_1275\/main_1
Capture Clock  : \QuadDec_Shoulder:Net_1275\/clock_0
Path slack     : 73836p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  62012  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  62012  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  62012  RISE       1
\QuadDec_Shoulder:Net_1275\/main_1                             macrocell68     2597   5987  73836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1275\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Shoulder:Net_1203\/main_1
Capture Clock  : \QuadDec_Shoulder:Net_1203\/clock_0
Path slack     : 73930p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/clock_0            macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  64274  RISE       1
\QuadDec_Shoulder:Net_1203\/main_1         macrocell72   4643   5893  73930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1203\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Shoulder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_Shoulder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 73930p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/clock_0            macrocell74         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/q       macrocell74   1250   1250  64274  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/main_3  macrocell74   4643   5893  73930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/clock_0            macrocell74         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:Net_1203\/main_4
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 74003p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q  macrocell64   1250   1250  64436  RISE       1
\QuadDec_Motor:Net_1203\/main_4     macrocell60   4570   5820  74003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 74066p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:Net_1260\/q               macrocell61   1250   1250  62484  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_0  macrocell64   4508   5758  74066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:Net_1260\/main_3
Capture Clock  : \QuadDec_Motor:Net_1260\/clock_0
Path slack     : 74076p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5747
-------------------------------------   ---- 
End-of-path arrival time (ps)           5747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q  macrocell64   1250   1250  64436  RISE       1
\QuadDec_Motor:Net_1260\/main_3     macrocell61   4497   5747  74076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1203\/q
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 74257p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1203\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT  slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1203\/q                              macrocell72   1250   1250  61826  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell71   4317   5567  74257  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell71         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:state_0\/q
Path End       : \QuadDec_Shoulder:Net_1260\/main_3
Capture Clock  : \QuadDec_Shoulder:Net_1260\/clock_0
Path slack     : 74373p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/clock_0                macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:state_0\/q  macrocell78   1250   1250  64929  RISE       1
\QuadDec_Shoulder:Net_1260\/main_3     macrocell75   4200   5450  74373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1260\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 74427p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q       macrocell63   1250   1250  63336  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_4  macrocell63   4147   5397  74427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell63         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:state_1\/q
Path End       : \QuadDec_Shoulder:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_Shoulder:bQuadDec:state_1\/clock_0
Path slack     : 74526p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/clock_0                macrocell77         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:state_1\/q       macrocell77   1250   1250  62667  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/main_4  macrocell77   4048   5298  74526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_1\/clock_0                macrocell77         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 74541p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_filt\/q   macrocell29   1250   1250  64789  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_2  macrocell64   4032   5282  74541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:Net_1251\/main_4
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 74720p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:error\/q  macrocell62   1250   1250  65919  RISE       1
\QuadDec_Motor:Net_1251\/main_4   macrocell53   3853   5103  74720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 74872p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                          -500
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7961
-------------------------------------   ---- 
End-of-path arrival time (ps)           7961
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  61005  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  61005  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  61005  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5    4461   7961  74872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock   statusicell5        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1260\/q
Path End       : \QuadDec_Shoulder:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_Shoulder:bQuadDec:state_0\/clock_0
Path slack     : 74903p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1260\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1260\/q               macrocell75   1250   1250  55799  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/main_0  macrocell78   3671   4921  74903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/clock_0                macrocell78         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1260\/q
Path End       : \QuadDec_Shoulder:Net_1260\/main_0
Capture Clock  : \QuadDec_Shoulder:Net_1260\/clock_0
Path slack     : 74909p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1260\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1260\/q       macrocell75   1250   1250  55799  RISE       1
\QuadDec_Shoulder:Net_1260\/main_0  macrocell75   3664   4914  74909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1260\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 74910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\/clock_0       macrocell33         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\/q       macrocell33   1250   1250  74910  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\/main_0  macrocell34   3664   4914  74910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\/clock_0       macrocell34         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Shoulder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_Shoulder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\/clock_0       macrocell33         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_B_delayed_0\/q  macrocell33   1250   1250  74910  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/main_0  macrocell74   3664   4914  74910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/clock_0            macrocell74         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Shoulder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_Shoulder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 74952p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/clock_0            macrocell73         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/q       macrocell73   1250   1250  64321  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/main_3  macrocell73   3621   4871  74952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/clock_0            macrocell73         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Shoulder:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_Shoulder:bQuadDec:state_0\/clock_0
Path slack     : 74952p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/clock_0            macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/q   macrocell73   1250   1250  64321  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/main_1  macrocell78   3621   4871  74952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/clock_0                macrocell78         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Net_1260\/main_0
Capture Clock  : \QuadDec_Motor:Net_1260\/clock_0
Path slack     : 74976p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:Net_1260\/q       macrocell61   1250   1250  62484  RISE       1
\QuadDec_Motor:Net_1260\/main_0  macrocell61   3598   4848  74976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:Net_1251\/q
Path End       : \QuadDec_Shoulder:Net_1251\/main_0
Capture Clock  : \QuadDec_Shoulder:Net_1251\/clock_0
Path slack     : 74995p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1251\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:Net_1251\/q       macrocell65   1250   1250  62293  RISE       1
\QuadDec_Shoulder:Net_1251\/main_0  macrocell65   3579   4829  74995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:Net_1251\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 75040p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q       macrocell64   1250   1250  64436  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_5  macrocell64   3534   4784  75040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:state_0\/q
Path End       : \QuadDec_Shoulder:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_Shoulder:bQuadDec:state_0\/clock_0
Path slack     : 75064p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/clock_0                macrocell78         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:state_0\/q       macrocell78   1250   1250  64929  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/main_5  macrocell78   3509   4759  75064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:state_0\/clock_0                macrocell78         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_1:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Counter_1:CounterUDB:count_stored_i\/clock_0
Path slack     : 75226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                  synccell      1020   1020  55311  RISE       1
\Counter_1:CounterUDB:count_stored_i\/main_0  macrocell81   3577   4597  75226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_stored_i\/clock_0              macrocell81         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 75258p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:error\/q       macrocell62   1250   1250  65919  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_3  macrocell62   3315   4565  75258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 75276p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Recovery time                                                    0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8057
-------------------------------------   ---- 
End-of-path arrival time (ps)           8057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Motor:Net_1260\/q                             macrocell61    1250   1250  62484  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   6807   8057  75276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1203\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75736p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell60         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:Net_1203\/q                              macrocell60   1250   1250  62755  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell59   2837   4087  75736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell59         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:Net_1203\/main_0
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 75744p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q  macrocell28   1250   1250  62355  RISE       1
\QuadDec_Motor:Net_1203\/main_0         macrocell60   2830   4080  75744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Shoulder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_Shoulder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75885p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\/clock_0       macrocell30         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\/q  macrocell30   1250   1250  75885  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/main_0  macrocell73   2688   3938  75885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/clock_0            macrocell73         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 75898p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\/clock_0       macrocell30         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_A_delayed_0\/q       macrocell30   1250   1250  75885  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\/main_0  macrocell31   2675   3925  75898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\/clock_0       macrocell31         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Shoulder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_Shoulder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\/clock_0       macrocell34         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\/q       macrocell34   1250   1250  76267  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_delayed_2\/main_0  macrocell35   2307   3557  76267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_delayed_2\/clock_0       macrocell35         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Shoulder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_Shoulder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\/clock_0       macrocell34         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_B_delayed_1\/q  macrocell34   1250   1250  76267  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/main_1  macrocell74   2307   3557  76267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/clock_0            macrocell74         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_Shoulder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_Shoulder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76290p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_delayed_2\/clock_0       macrocell35         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_B_delayed_2\/q  macrocell35   1250   1250  76290  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/main_2  macrocell74   2284   3534  76290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_B_filt\/clock_0            macrocell74         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Shoulder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_Shoulder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76336p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\/clock_0       macrocell31         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\/q       macrocell31   1250   1250  76336  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_delayed_2\/main_0  macrocell32   2237   3487  76336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_delayed_2\/clock_0       macrocell32         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Shoulder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_Shoulder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76336p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\/clock_0       macrocell31         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_A_delayed_1\/q  macrocell31   1250   1250  76336  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/main_1  macrocell73   2237   3487  76336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/clock_0            macrocell73         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Shoulder:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_Shoulder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_Shoulder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76336p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Clock_Enc_Shoulder:R#1 vs. Clock_Enc_Shoulder:R#2)   83333
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_delayed_2\/clock_0       macrocell32         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Shoulder:bQuadDec:quad_A_delayed_2\/q  macrocell32   1250   1250  76336  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/main_2  macrocell73   2237   3487  76336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Shoulder:bQuadDec:quad_A_filt\/clock_0            macrocell73         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1251\/q
Path End       : \QuadDec_Motor:Net_1251\/main_0
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 76349p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Motor:Net_1251\/q       macrocell53   1250   1250  64549  RISE       1
\QuadDec_Motor:Net_1251\/main_0  macrocell53   2224   3474  76349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_Motor:bQuadDec:Stsreg\/clock
Path slack     : 77338p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Clock_Enc_Motor:R#1 vs. Clock_Enc_Motor:R#2)   83333
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Motor:bQuadDec:error\/q          macrocell62    1250   1250  65919  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/status_3  statusicell4   4246   5496  77338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022753p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13553
-------------------------------------   ----- 
End-of-path arrival time (ps)           13553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell41   1250   1250  13022753  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell6    5276   6526  13022753  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell6    3350   9876  13022753  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    3677  13553  13022753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023887p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11590
-------------------------------------   ----- 
End-of-path arrival time (ps)           11590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell38     1250   1250  13023887  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell3      4685   5935  13023887  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350   9285  13023887  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2304  11590  13023887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13025993p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15174
-------------------------------------   ----- 
End-of-path arrival time (ps)           15174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13025993  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell8      2304   5884  13025993  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell8      3350   9234  13025993  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    5940  15174  13025993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 13027124p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14043
-------------------------------------   ----- 
End-of-path arrival time (ps)           14043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027124  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell4      4857   8437  13027124  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell4      3350  11787  13027124  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    2255  14043  13027124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027563p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell46     1250   1250  13027563  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   6844   8094  13027563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13027762p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10395
-------------------------------------   ----- 
End-of-path arrival time (ps)           10395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  13027563  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell44   9145  10395  13027762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028562p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7095
-------------------------------------   ---- 
End-of-path arrival time (ps)           7095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell41     1250   1250  13022753  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5845   7095  13028562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13028672p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9484
-------------------------------------   ---- 
End-of-path arrival time (ps)           9484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell46   1250   1250  13027563  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell43   8234   9484  13028672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13028682p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9475
-------------------------------------   ---- 
End-of-path arrival time (ps)           9475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  13027563  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell42   8225   9475  13028682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13029866p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8291
-------------------------------------   ---- 
End-of-path arrival time (ps)           8291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell42   1250   1250  13023653  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell45   7041   8291  13029866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030033p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell42     1250   1250  13023653  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4374   5624  13030033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13030343p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7814
-------------------------------------   ---- 
End-of-path arrival time (ps)           7814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell45   1250   1250  13022947  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell44   6564   7814  13030343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13030405p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7752
-------------------------------------   ---- 
End-of-path arrival time (ps)           7752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell48   1250   1250  13024806  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell42   6502   7752  13030405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13030413p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7744
-------------------------------------   ---- 
End-of-path arrival time (ps)           7744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell44   1250   1250  13023935  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell45   6494   7744  13030413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030471p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5186
-------------------------------------   ---- 
End-of-path arrival time (ps)           5186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026145  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4996   5186  13030471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13030642p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7514
-------------------------------------   ---- 
End-of-path arrival time (ps)           7514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell42   1250   1250  13023653  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell44   6264   7514  13030642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13030691p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7466
-------------------------------------   ---- 
End-of-path arrival time (ps)           7466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13030691  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell42   5526   7466  13030691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13030700p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7456
-------------------------------------   ---- 
End-of-path arrival time (ps)           7456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell41   1250   1250  13022753  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell44   6206   7456  13030700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13030765p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7392
-------------------------------------   ---- 
End-of-path arrival time (ps)           7392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13030691  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell44   5452   7392  13030765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13030959p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7198
-------------------------------------   ---- 
End-of-path arrival time (ps)           7198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13030959  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell44   5258   7198  13030959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030994p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell38     1250   1250  13023887  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3413   4663  13030994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13031145p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7011
-------------------------------------   ---- 
End-of-path arrival time (ps)           7011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031145  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell44   5071   7011  13031145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031188p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell37     1250   1250  13024243  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3218   4468  13031188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13031248p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6909
-------------------------------------   ---- 
End-of-path arrival time (ps)           6909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell45   1250   1250  13022947  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell42   5659   6909  13031248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031248p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6909
-------------------------------------   ---- 
End-of-path arrival time (ps)           6909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell45   1250   1250  13022947  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell47   5659   6909  13031248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031268p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6889
-------------------------------------   ---- 
End-of-path arrival time (ps)           6889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13030691  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell43   4949   6889  13031268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13031298p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6858
-------------------------------------   ---- 
End-of-path arrival time (ps)           6858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell48   1250   1250  13024806  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell48   5608   6858  13031298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13031298p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6858
-------------------------------------   ---- 
End-of-path arrival time (ps)           6858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell48   1250   1250  13024806  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell51   5608   6858  13031298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13031327p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell44   1250   1250  13023935  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell51   5580   6830  13031327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13031481p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13031481  RISE       1
\UART:BUART:txn\/main_3                macrocell36     2306   6676  13031481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13031620p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6537
-------------------------------------   ---- 
End-of-path arrival time (ps)           6537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell42   1250   1250  13023653  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell51   5287   6537  13031620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13031621p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6536
-------------------------------------   ---- 
End-of-path arrival time (ps)           6536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell41   1250   1250  13022753  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell42   5286   6536  13031621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031621p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6536
-------------------------------------   ---- 
End-of-path arrival time (ps)           6536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell41   1250   1250  13022753  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell47   5286   6536  13031621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031630p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell41   1250   1250  13022753  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell43   5276   6526  13031630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13031662p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell41   1250   1250  13022753  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell45   5245   6495  13031662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031824p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell45   1250   1250  13022947  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell43   5083   6333  13031824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031872p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13030959  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell43   4345   6285  13031872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13031887p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13030959  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell42   4330   6270  13031887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031909p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031145  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell43   4307   6247  13031909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13032024p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell39   1250   1250  13025940  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell38   4882   6132  13032024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13032024p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell39   1250   1250  13025940  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell40   4882   6132  13032024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13032063p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031145  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell42   4153   6093  13032063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13032109p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6048
-------------------------------------   ---- 
End-of-path arrival time (ps)           6048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  13027563  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell51   4798   6048  13032109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13032221p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell38   1250   1250  13023887  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell39   4685   5935  13032221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13032241p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5916
-------------------------------------   ---- 
End-of-path arrival time (ps)           5916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell44   1250   1250  13023935  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell42   4666   5916  13032241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032241p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5916
-------------------------------------   ---- 
End-of-path arrival time (ps)           5916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell44   1250   1250  13023935  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell47   4666   5916  13032241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13032258p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027124  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell38     2319   5899  13032258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032530p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5626
-------------------------------------   ---- 
End-of-path arrival time (ps)           5626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell42   1250   1250  13023653  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell43   4376   5626  13032530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13032538p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell42   1250   1250  13023653  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell42   4368   5618  13032538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032538p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell42   1250   1250  13023653  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell47   4368   5618  13032538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13032542p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell41   1250   1250  13022753  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell51   4365   5615  13032542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13032577p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell37   1250   1250  13024243  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell39   4329   5579  13032577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13032581p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell39   1250   1250  13025940  RISE       1
\UART:BUART:txn\/main_4    macrocell36   4325   5575  13032581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13032581p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell39   1250   1250  13025940  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell37   4325   5575  13032581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13032750p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell36         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:txn\/q       macrocell36   1250   1250  13032750  RISE       1
\UART:BUART:txn\/main_0  macrocell36   4157   5407  13032750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13032805p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032805  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell48   3412   5352  13032805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13032805p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032805  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell49   3412   5352  13032805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13032805p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032805  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell48   3412   5352  13032805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13032805p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032805  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell49   3412   5352  13032805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032807p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5730
-------------------------------------   ---- 
End-of-path arrival time (ps)           5730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell43     1250   1250  13027132  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4480   5730  13032807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032812p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5345
-------------------------------------   ---- 
End-of-path arrival time (ps)           5345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell44   1250   1250  13023935  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell43   4095   5345  13032812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13032979p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026145  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell38     4988   5178  13032979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13032979p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026145  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell40     4988   5178  13032979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13033393p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell40   1250   1250  13033393  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell39   3514   4764  13033393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13033496p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell38   1250   1250  13023887  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell38   3410   4660  13033496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033496p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell38   1250   1250  13023887  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell40   3410   4660  13033496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033563p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           4594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13030959  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell45   2654   4594  13033563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033580p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032805  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell46   2636   4576  13033580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033583p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032805  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell46   2633   4573  13033583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033588p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031145  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell45   2629   4569  13033588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13033637p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell38   1250   1250  13023887  RISE       1
\UART:BUART:txn\/main_2    macrocell36   3270   4520  13033637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13033637p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell38   1250   1250  13023887  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell37   3270   4520  13033637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13033693p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell37   1250   1250  13024243  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell38   3214   4464  13033693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033693p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell37   1250   1250  13024243  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell40   3214   4464  13033693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13033704p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell45   1250   1250  13022947  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell51   3203   4453  13033704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13033707p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell37   1250   1250  13024243  RISE       1
\UART:BUART:txn\/main_1    macrocell36   3200   4450  13033707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13033707p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell37   1250   1250  13024243  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell37   3200   4450  13033707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033708p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell49   1250   1250  13028109  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell42   3199   4449  13033708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033717p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  13027563  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell45   3189   4439  13033717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033891p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033891  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell46   2326   4266  13033891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033903p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13030691  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell45   2314   4254  13033903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033979p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_last\/q          macrocell52   1250   1250  13033979  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell45   2928   4178  13033979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13034268p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026145  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell37     3699   3889  13034268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13034275p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell39   1250   1250  13025940  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell39   2632   3882  13034275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13034308p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell40   1250   1250  13033393  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell38   2599   3849  13034308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13034310p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell40   1250   1250  13033393  RISE       1
\UART:BUART:txn\/main_6   macrocell36   2597   3847  13034310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13034310p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell40   1250   1250  13033393  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell37   2597   3847  13034310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13034480p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3677
-------------------------------------   ---- 
End-of-path arrival time (ps)           3677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026145  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell39     3487   3677  13034480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell45   1250   1250  13022947  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell45   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13034619p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell44   1250   1250  13023935  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell44   2287   3537  13034619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13034620p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell49   1250   1250  13028109  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell48   2286   3536  13034620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13034620p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell49   1250   1250  13028109  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell49   2286   3536  13034620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13034620p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell49   1250   1250  13028109  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell51   2286   3536  13034620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13034767p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3389
-------------------------------------   ---- 
End-of-path arrival time (ps)           3389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034767  RISE       1
\UART:BUART:txn\/main_5                      macrocell36     3199   3389  13034767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13034767p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3389
-------------------------------------   ---- 
End-of-path arrival time (ps)           3389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034767  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell37     3199   3389  13034767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13035653p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2503
-------------------------------------   ---- 
End-of-path arrival time (ps)           2503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034767  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell39     2313   2503  13035653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13037582p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell51    1250   1250  13037582  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   2335   3585  13037582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_578/q
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 999989125p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000000
- Setup time                                        -6060
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_578/clock_0                                            macrocell82         0      0  RISE       1

Data path
pin name                                           model name      delay     AT      slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ---------  ----  ------
Net_578/q                                          macrocell82      1250   1250  999989125  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell12   3565   4815  999989125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock              datapathcell12      0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_578/q
Path End       : Net_578/main_1
Capture Clock  : Net_578/clock_0
Path slack     : 999990945p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_578/clock_0                                            macrocell82         0      0  RISE       1

Data path
pin name        model name   delay     AT      slack  edge  Fanout
--------------  -----------  -----  -----  ---------  ----  ------
Net_578/q       macrocell82   1250   1250  999989125  RISE       1
Net_578/main_1  macrocell82   4295   5545  999990945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_578/clock_0                                            macrocell82         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Net_578/main_2
Capture Clock  : Net_578/clock_0
Path slack     : 999991912p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock              datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT      slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\GlitchFilter_1:genblk2:Counter0:DP:u0\/z0_comb  datapathcell12   2290   2290  999991912  RISE       1
Net_578/main_2                                   macrocell82      2288   4578  999991912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_578/clock_0                                            macrocell82         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

