vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_mig_7series_0_83M_0/sim/design_1_rst_mig_7series_0_83M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_psr_aclk1_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_0_166M_0/sim/design_1_rst_clk_wiz_0_166M_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_0_83M_0/sim/design_1_rst_clk_wiz_0_83M_0.vhd" \
"../../../bd/design_1/ipshared/60c7/src/config_pkg.vhd" \
"../../../bd/design_1/ipshared/60c7/src/delay.vhd" \
"../../../bd/design_1/ipshared/60c7/src/dest.vhd" \
"../../../bd/design_1/ipshared/60c7/src/user_pkg.vhd" \
"../../../bd/design_1/ipshared/60c7/src/memory_map.vhd" \
"../../../bd/design_1/ipshared/60c7/src/source.vhd" \
"../../../bd/design_1/ipshared/60c7/src/user_app.vhd" \
"../../../bd/design_1/ipshared/60c7/src/wrapper.vhd" \
"../../../bd/design_1/ipshared/60c7/hdl/myip_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/60c7/hdl/myip_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_myip_0_0/sim/design_1_myip_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
