<stg><name>rotateCubeVertical</name>


<trans_list>

<trans id="284" from="1" to="2">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="2" to="5">
<condition id="41">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="2" to="3">
<condition id="43">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="3" to="4">
<condition id="44">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="3" to="2">
<condition id="49">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="4" to="3">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="5" to="6">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="6" to="7">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="7" to="8">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="8" to="9">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="9" to="10">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="10" to="11">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="11" to="12">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="12" to="13">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="13" to="14">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="14" to="15">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="15" to="16">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="16" to="17">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="17" to="18">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="18" to="19">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="19" to="20">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="20" to="21">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="21" to="22">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="22" to="23">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="23" to="24">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="24" to="25">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="25" to="26">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="26" to="27">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="27" to="28">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="28" to="29">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="29" to="30">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="30" to="31">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="64">
<![CDATA[
.preheader191.preheader:0  %cubieTemp_V = alloca [54 x i3], align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:1  %cubieTemp_V_addr = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:2  %cubieTemp_V_addr_55 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_55"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:3  %cubieTemp_V_addr_56 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_56"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:4  %cubieTemp_V_addr_57 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_57"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:5  %cubieTemp_V_addr_58 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_58"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:6  %cubieTemp_V_addr_59 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_59"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:7  %cubieTemp_V_addr_60 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_60"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:8  %cubieTemp_V_addr_61 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_61"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:9  %cubieTemp_V_addr_62 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_62"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:10  %cubieTemp_V_addr_63 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_63"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:11  %cubieTemp_V_addr_64 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_64"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:12  %cubieTemp_V_addr_65 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_65"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:13  %cubieTemp_V_addr_66 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_66"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:14  %cubieTemp_V_addr_67 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_67"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:15  %cubieTemp_V_addr_68 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_68"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:16  %cubieTemp_V_addr_69 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_69"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:17  %cubieTemp_V_addr_70 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_70"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:18  %cubieTemp_V_addr_71 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_71"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:19  %cubieTemp_V_addr_72 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_72"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:20  %cubieTemp_V_addr_73 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_73"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:21  %cubieTemp_V_addr_74 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_74"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:22  %cubieTemp_V_addr_75 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_75"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:23  %cubieTemp_V_addr_76 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_76"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:24  %cubieTemp_V_addr_77 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_77"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:25  %cubieTemp_V_addr_78 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_78"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:26  %cubieTemp_V_addr_79 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_79"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:27  %cubieTemp_V_addr_80 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_80"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:28  %cubieTemp_V_addr_81 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_81"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:29  %cubieTemp_V_addr_82 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_82"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:30  %cubieTemp_V_addr_83 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_83"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:31  %cubieTemp_V_addr_84 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_84"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:32  %cubieTemp_V_addr_85 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_85"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:33  %cubieTemp_V_addr_86 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_86"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:34  %cubieTemp_V_addr_87 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_87"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:35  %cubieTemp_V_addr_88 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_88"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:36  %cubieTemp_V_addr_89 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_89"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:37  %cubieTemp_V_addr_90 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_90"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:38  %cubieTemp_V_addr_91 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_91"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:39  %cubieTemp_V_addr_92 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_92"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:40  %cubieTemp_V_addr_93 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_93"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:41  %cubieTemp_V_addr_94 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_94"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:42  %cubieTemp_V_addr_95 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_95"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:43  %cubieTemp_V_addr_96 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_96"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:44  %cubieTemp_V_addr_97 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_97"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:45  %cubieTemp_V_addr_98 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_98"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:46  %cubieTemp_V_addr_99 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_99"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:47  %cubieTemp_V_addr_100 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_100"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:48  %cubieTemp_V_addr_101 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_101"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:49  %cubieTemp_V_addr_102 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_102"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:50  %cubieTemp_V_addr_103 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_103"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:51  %cubieTemp_V_addr_104 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_104"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:52  %cubieTemp_V_addr_105 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_105"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:53  %cubieTemp_V_addr_106 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_106"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:54  %cubieTemp_V_addr_107 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_107"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
.preheader191.preheader:55  %t_V = load i8* @moveCounter_V, align 1

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader191.preheader:56  %moveCounter_V_assign = add i8 %t_V, 1

]]></Node>
<StgValue><ssdm name="moveCounter_V_assign"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader191.preheader:57  store i8 %moveCounter_V_assign, i8* @moveCounter_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="8">
<![CDATA[
.preheader191.preheader:58  %lhs_V_cast = zext i8 %moveCounter_V_assign to i9

]]></Node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader191.preheader:59  %r_V = add i9 %lhs_V_cast, -1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="9">
<![CDATA[
.preheader191.preheader:60  %tmp_s = sext i9 %r_V to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader191.preheader:61  %moves_V_addr = getelementptr [200 x i4]* @moves_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="moves_V_addr"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="4" op_1_bw="8">
<![CDATA[
.preheader191.preheader:62  store i4 -3, i4* %moves_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.preheader191.preheader:63  br label %.preheader191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader191:0  %p_s = phi i3 [ 0, %.preheader191.preheader ], [ %i_V, %.preheader191.loopexit ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader191:1  %tmp_62 = icmp eq i3 %p_s, -2

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader191:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader191:3  %i_V = add i3 %p_s, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader191:4  br i1 %tmp_62, label %1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp_65_cast = zext i3 %p_s to i7

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:1  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %p_s, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader:2  %p_shl_cast = zext i6 %tmp to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:3  %tmp_9 = add i7 %tmp_65_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load = load i3* %cubieTemp_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_252 = load i3* %cubieTemp_V_addr_55, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_252"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %p_3 = phi i4 [ %j_V, %0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %tmp_63 = icmp eq i4 %p_3, -7

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %j_V = add i4 %p_3, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_63, label %.preheader191.loopexit, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="4">
<![CDATA[
:0  %tmp_67_cast = zext i4 %p_3 to i7

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %tmp_10 = add i7 %tmp_9, %tmp_67_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="7">
<![CDATA[
:2  %tmp_10_cast = zext i7 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %cubieColor_V_addr = getelementptr [54 x i3]* @cubieColor_V, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="cubieColor_V_addr"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="6">
<![CDATA[
:5  %cubieColor_V_load = load i3* %cubieColor_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.preheader191.loopexit:0  br label %.preheader191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %cubieTemp_V_addr_108 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_108"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="6">
<![CDATA[
:5  %cubieColor_V_load = load i3* %cubieColor_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:6  store i3 %cubieColor_V_load, i3* %cubieTemp_V_addr_108, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="123" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load = load i3* %cubieTemp_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  store i3 %cubieTemp_V_load, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_252 = load i3* %cubieTemp_V_addr_55, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_252"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  store i3 %cubieTemp_V_load_252, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 1), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_253 = load i3* %cubieTemp_V_addr_56, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_253"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_254 = load i3* %cubieTemp_V_addr_57, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_254"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="129" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_253 = load i3* %cubieTemp_V_addr_56, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_253"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %cubieTemp_V_load_253, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_254 = load i3* %cubieTemp_V_addr_57, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_254"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  store i3 %cubieTemp_V_load_254, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 3), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_255 = load i3* %cubieTemp_V_addr_58, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_255"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_256 = load i3* %cubieTemp_V_addr_59, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_256"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="135" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_255 = load i3* %cubieTemp_V_addr_58, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_255"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  store i3 %cubieTemp_V_load_255, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 4), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_256 = load i3* %cubieTemp_V_addr_59, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_256"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  store i3 %cubieTemp_V_load_256, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 5), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_257 = load i3* %cubieTemp_V_addr_60, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_257"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_258 = load i3* %cubieTemp_V_addr_61, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_258"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="141" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_257 = load i3* %cubieTemp_V_addr_60, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_257"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:13  store i3 %cubieTemp_V_load_257, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_258 = load i3* %cubieTemp_V_addr_61, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_258"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  store i3 %cubieTemp_V_load_258, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 7), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_259 = load i3* %cubieTemp_V_addr_62, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_259"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_260 = load i3* %cubieTemp_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_260"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="147" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_259 = load i3* %cubieTemp_V_addr_62, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_259"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  store i3 %cubieTemp_V_load_259, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_260 = load i3* %cubieTemp_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_260"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:19  store i3 %cubieTemp_V_load_260, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 9), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_261 = load i3* %cubieTemp_V_addr_64, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_261"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_262 = load i3* %cubieTemp_V_addr_65, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_262"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="153" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_261 = load i3* %cubieTemp_V_addr_64, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_261"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:21  store i3 %cubieTemp_V_load_261, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 10), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_262 = load i3* %cubieTemp_V_addr_65, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_262"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  store i3 %cubieTemp_V_load_262, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 11), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_263 = load i3* %cubieTemp_V_addr_66, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_263"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_264 = load i3* %cubieTemp_V_addr_67, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_264"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="159" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_263 = load i3* %cubieTemp_V_addr_66, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_263"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  store i3 %cubieTemp_V_load_263, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 12), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_264 = load i3* %cubieTemp_V_addr_67, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_264"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  store i3 %cubieTemp_V_load_264, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 13), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_265 = load i3* %cubieTemp_V_addr_68, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_265"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_266 = load i3* %cubieTemp_V_addr_69, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_266"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="165" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_265 = load i3* %cubieTemp_V_addr_68, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_265"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:29  store i3 %cubieTemp_V_load_265, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 14), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_266 = load i3* %cubieTemp_V_addr_69, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_266"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31  store i3 %cubieTemp_V_load_266, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 15), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_267 = load i3* %cubieTemp_V_addr_70, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_267"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_268 = load i3* %cubieTemp_V_addr_71, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_268"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="171" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_267 = load i3* %cubieTemp_V_addr_70, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_267"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  store i3 %cubieTemp_V_load_267, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 16), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_268 = load i3* %cubieTemp_V_addr_71, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_268"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:35  store i3 %cubieTemp_V_load_268, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 17), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_269 = load i3* %cubieTemp_V_addr_72, align 8

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_269"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_270 = load i3* %cubieTemp_V_addr_73, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_270"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="177" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_269 = load i3* %cubieTemp_V_addr_72, align 8

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_269"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:37  store i3 %cubieTemp_V_load_269, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 18), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_270 = load i3* %cubieTemp_V_addr_73, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_270"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:39  store i3 %cubieTemp_V_load_270, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 19), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_271 = load i3* %cubieTemp_V_addr_74, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_271"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="6">
<![CDATA[
:42  %cubieTemp_V_load_272 = load i3* %cubieTemp_V_addr_75, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_272"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="183" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_271 = load i3* %cubieTemp_V_addr_74, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_271"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:41  store i3 %cubieTemp_V_load_271, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 20), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="6">
<![CDATA[
:42  %cubieTemp_V_load_272 = load i3* %cubieTemp_V_addr_75, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_272"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:43  store i3 %cubieTemp_V_load_272, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 21), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="6">
<![CDATA[
:44  %cubieTemp_V_load_273 = load i3* %cubieTemp_V_addr_76, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_273"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="6">
<![CDATA[
:46  %cubieTemp_V_load_274 = load i3* %cubieTemp_V_addr_77, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_274"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="189" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="6">
<![CDATA[
:44  %cubieTemp_V_load_273 = load i3* %cubieTemp_V_addr_76, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_273"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:45  store i3 %cubieTemp_V_load_273, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 22), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="6">
<![CDATA[
:46  %cubieTemp_V_load_274 = load i3* %cubieTemp_V_addr_77, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_274"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:47  store i3 %cubieTemp_V_load_274, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 23), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="6">
<![CDATA[
:48  %cubieTemp_V_load_275 = load i3* %cubieTemp_V_addr_78, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_275"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="6">
<![CDATA[
:50  %cubieTemp_V_load_276 = load i3* %cubieTemp_V_addr_79, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_276"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="195" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="6">
<![CDATA[
:48  %cubieTemp_V_load_275 = load i3* %cubieTemp_V_addr_78, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_275"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:49  store i3 %cubieTemp_V_load_275, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 24), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="6">
<![CDATA[
:50  %cubieTemp_V_load_276 = load i3* %cubieTemp_V_addr_79, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_276"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:51  store i3 %cubieTemp_V_load_276, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 25), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="6">
<![CDATA[
:52  %cubieTemp_V_load_277 = load i3* %cubieTemp_V_addr_80, align 16

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_277"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="6">
<![CDATA[
:54  %cubieTemp_V_load_278 = load i3* %cubieTemp_V_addr_81, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_278"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="201" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="6">
<![CDATA[
:52  %cubieTemp_V_load_277 = load i3* %cubieTemp_V_addr_80, align 16

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_277"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:53  store i3 %cubieTemp_V_load_277, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 26), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="6">
<![CDATA[
:54  %cubieTemp_V_load_278 = load i3* %cubieTemp_V_addr_81, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_278"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:55  store i3 %cubieTemp_V_load_278, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 27), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="6">
<![CDATA[
:56  %cubieTemp_V_load_279 = load i3* %cubieTemp_V_addr_82, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_279"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="6">
<![CDATA[
:58  %cubieTemp_V_load_280 = load i3* %cubieTemp_V_addr_83, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_280"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="207" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="6">
<![CDATA[
:56  %cubieTemp_V_load_279 = load i3* %cubieTemp_V_addr_82, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_279"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:57  store i3 %cubieTemp_V_load_279, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 28), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="6">
<![CDATA[
:58  %cubieTemp_V_load_280 = load i3* %cubieTemp_V_addr_83, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_280"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:59  store i3 %cubieTemp_V_load_280, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 29), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="6">
<![CDATA[
:60  %cubieTemp_V_load_281 = load i3* %cubieTemp_V_addr_84, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_281"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="6">
<![CDATA[
:62  %cubieTemp_V_load_282 = load i3* %cubieTemp_V_addr_85, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_282"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="213" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="6">
<![CDATA[
:60  %cubieTemp_V_load_281 = load i3* %cubieTemp_V_addr_84, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_281"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:61  store i3 %cubieTemp_V_load_281, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 30), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="6">
<![CDATA[
:62  %cubieTemp_V_load_282 = load i3* %cubieTemp_V_addr_85, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_282"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:63  store i3 %cubieTemp_V_load_282, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 31), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="6">
<![CDATA[
:64  %cubieTemp_V_load_283 = load i3* %cubieTemp_V_addr_86, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_283"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="6">
<![CDATA[
:66  %cubieTemp_V_load_284 = load i3* %cubieTemp_V_addr_87, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_284"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="219" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="6">
<![CDATA[
:64  %cubieTemp_V_load_283 = load i3* %cubieTemp_V_addr_86, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_283"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:65  store i3 %cubieTemp_V_load_283, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 32), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="6">
<![CDATA[
:66  %cubieTemp_V_load_284 = load i3* %cubieTemp_V_addr_87, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_284"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:67  store i3 %cubieTemp_V_load_284, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 33), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="6">
<![CDATA[
:68  %cubieTemp_V_load_285 = load i3* %cubieTemp_V_addr_88, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_285"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="6">
<![CDATA[
:70  %cubieTemp_V_load_286 = load i3* %cubieTemp_V_addr_89, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_286"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="225" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="6">
<![CDATA[
:68  %cubieTemp_V_load_285 = load i3* %cubieTemp_V_addr_88, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_285"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:69  store i3 %cubieTemp_V_load_285, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 34), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="6">
<![CDATA[
:70  %cubieTemp_V_load_286 = load i3* %cubieTemp_V_addr_89, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_286"/></StgValue>
</operation>

<operation id="228" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:71  store i3 %cubieTemp_V_load_286, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 35), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="6">
<![CDATA[
:72  %cubieTemp_V_load_287 = load i3* %cubieTemp_V_addr_90, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_287"/></StgValue>
</operation>

<operation id="230" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="6">
<![CDATA[
:74  %cubieTemp_V_load_288 = load i3* %cubieTemp_V_addr_91, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_288"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="231" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="6">
<![CDATA[
:72  %cubieTemp_V_load_287 = load i3* %cubieTemp_V_addr_90, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_287"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:73  store i3 %cubieTemp_V_load_287, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 36), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="6">
<![CDATA[
:74  %cubieTemp_V_load_288 = load i3* %cubieTemp_V_addr_91, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_288"/></StgValue>
</operation>

<operation id="234" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:75  store i3 %cubieTemp_V_load_288, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 37), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="6">
<![CDATA[
:76  %cubieTemp_V_load_289 = load i3* %cubieTemp_V_addr_92, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_289"/></StgValue>
</operation>

<operation id="236" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="6">
<![CDATA[
:78  %cubieTemp_V_load_290 = load i3* %cubieTemp_V_addr_93, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_290"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="237" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="6">
<![CDATA[
:76  %cubieTemp_V_load_289 = load i3* %cubieTemp_V_addr_92, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_289"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:77  store i3 %cubieTemp_V_load_289, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 38), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="6">
<![CDATA[
:78  %cubieTemp_V_load_290 = load i3* %cubieTemp_V_addr_93, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_290"/></StgValue>
</operation>

<operation id="240" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:79  store i3 %cubieTemp_V_load_290, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 39), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="6">
<![CDATA[
:80  %cubieTemp_V_load_291 = load i3* %cubieTemp_V_addr_94, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_291"/></StgValue>
</operation>

<operation id="242" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="6">
<![CDATA[
:82  %cubieTemp_V_load_292 = load i3* %cubieTemp_V_addr_95, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_292"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="243" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="6">
<![CDATA[
:80  %cubieTemp_V_load_291 = load i3* %cubieTemp_V_addr_94, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_291"/></StgValue>
</operation>

<operation id="244" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:81  store i3 %cubieTemp_V_load_291, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 40), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="6">
<![CDATA[
:82  %cubieTemp_V_load_292 = load i3* %cubieTemp_V_addr_95, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_292"/></StgValue>
</operation>

<operation id="246" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:83  store i3 %cubieTemp_V_load_292, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 41), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="6">
<![CDATA[
:84  %cubieTemp_V_load_293 = load i3* %cubieTemp_V_addr_96, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_293"/></StgValue>
</operation>

<operation id="248" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="6">
<![CDATA[
:86  %cubieTemp_V_load_294 = load i3* %cubieTemp_V_addr_97, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_294"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="249" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="6">
<![CDATA[
:84  %cubieTemp_V_load_293 = load i3* %cubieTemp_V_addr_96, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_293"/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:85  store i3 %cubieTemp_V_load_293, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 42), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="6">
<![CDATA[
:86  %cubieTemp_V_load_294 = load i3* %cubieTemp_V_addr_97, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_294"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:87  store i3 %cubieTemp_V_load_294, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 43), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="6">
<![CDATA[
:88  %cubieTemp_V_load_295 = load i3* %cubieTemp_V_addr_98, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_295"/></StgValue>
</operation>

<operation id="254" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="6">
<![CDATA[
:90  %cubieTemp_V_load_296 = load i3* %cubieTemp_V_addr_99, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_296"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="255" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="6">
<![CDATA[
:88  %cubieTemp_V_load_295 = load i3* %cubieTemp_V_addr_98, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_295"/></StgValue>
</operation>

<operation id="256" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:89  store i3 %cubieTemp_V_load_295, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 44), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="6">
<![CDATA[
:90  %cubieTemp_V_load_296 = load i3* %cubieTemp_V_addr_99, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_296"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:91  store i3 %cubieTemp_V_load_296, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 45), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="6">
<![CDATA[
:92  %cubieTemp_V_load_297 = load i3* %cubieTemp_V_addr_100, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_297"/></StgValue>
</operation>

<operation id="260" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="6">
<![CDATA[
:94  %cubieTemp_V_load_298 = load i3* %cubieTemp_V_addr_101, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_298"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="261" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="6">
<![CDATA[
:92  %cubieTemp_V_load_297 = load i3* %cubieTemp_V_addr_100, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_297"/></StgValue>
</operation>

<operation id="262" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:93  store i3 %cubieTemp_V_load_297, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 46), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="6">
<![CDATA[
:94  %cubieTemp_V_load_298 = load i3* %cubieTemp_V_addr_101, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_298"/></StgValue>
</operation>

<operation id="264" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:95  store i3 %cubieTemp_V_load_298, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 47), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="6">
<![CDATA[
:96  %cubieTemp_V_load_299 = load i3* %cubieTemp_V_addr_102, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_299"/></StgValue>
</operation>

<operation id="266" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="6">
<![CDATA[
:98  %cubieTemp_V_load_300 = load i3* %cubieTemp_V_addr_103, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_300"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="267" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="6">
<![CDATA[
:96  %cubieTemp_V_load_299 = load i3* %cubieTemp_V_addr_102, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_299"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:97  store i3 %cubieTemp_V_load_299, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 48), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="6">
<![CDATA[
:98  %cubieTemp_V_load_300 = load i3* %cubieTemp_V_addr_103, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_300"/></StgValue>
</operation>

<operation id="270" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:99  store i3 %cubieTemp_V_load_300, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 49), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="6">
<![CDATA[
:100  %cubieTemp_V_load_301 = load i3* %cubieTemp_V_addr_104, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_301"/></StgValue>
</operation>

<operation id="272" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="6">
<![CDATA[
:102  %cubieTemp_V_load_302 = load i3* %cubieTemp_V_addr_105, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_302"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="273" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="6">
<![CDATA[
:100  %cubieTemp_V_load_301 = load i3* %cubieTemp_V_addr_104, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_301"/></StgValue>
</operation>

<operation id="274" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:101  store i3 %cubieTemp_V_load_301, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 50), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="6">
<![CDATA[
:102  %cubieTemp_V_load_302 = load i3* %cubieTemp_V_addr_105, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_302"/></StgValue>
</operation>

<operation id="276" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:103  store i3 %cubieTemp_V_load_302, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 51), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="6">
<![CDATA[
:104  %cubieTemp_V_load_303 = load i3* %cubieTemp_V_addr_106, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_303"/></StgValue>
</operation>

<operation id="278" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="6">
<![CDATA[
:106  %cubieTemp_V_load_304 = load i3* %cubieTemp_V_addr_107, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_304"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="279" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="6">
<![CDATA[
:104  %cubieTemp_V_load_303 = load i3* %cubieTemp_V_addr_106, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_303"/></StgValue>
</operation>

<operation id="280" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:105  store i3 %cubieTemp_V_load_303, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 52), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="6">
<![CDATA[
:106  %cubieTemp_V_load_304 = load i3* %cubieTemp_V_addr_107, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_304"/></StgValue>
</operation>

<operation id="282" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:107  store i3 %cubieTemp_V_load_304, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 53), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0">
<![CDATA[
:108  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
