                                                                 TSV521, TSV522, TSV524,
                                                          TSV521A, TSV522A, TSV524A
                            High merit factor (1.15 MHz for 45 μA) CMOS op amps
                                                                                             Datasheet - production data
                                                                    Related products
                                                                    • See TSV631, TSV632, TSV634 series for
                                                                        lower minimum supply voltage (1.5 V)
                                                                    • See LMV821, LMV822, LMV824 series for
                               SC70-5                                   higher gain bandwidth products (5.5 MHz)
                                                                    Applications
                                                                    • Battery powered applications
                                                                    • Portable devices
                                                                    • Automotive signal conditioning
            DFN8 2x2                              MiniSO8           • Active filtering
                                                                    • Medical instrumentation
                                                                    Description
                                                                    The TSV52x and TSV52xA series of operational
                                                                    amplifiers offer low voltage operation and rail-to-
                                                                    rail input and output. The TSV521 device is the
                                                                    single version, the TSV522 device the dual
            QFN16 3x3                          TSSOP14              version, and the TSV524 device the quad version,
                                                                    with pinouts compatible with industry standards.
                                                                    The TSV52x and TSV52xA series offer an
Features                                                            outstanding speed/power consumption ratio,
                                                                    1.15 MHz gain bandwidth product while
• Gain bandwidth product: 1.15 MHz typ. at 5 V
                                                                    consuming only 45 µA at 5 V. The devices are
• Low power consumption: 45 µA typ. at 5 V                          housed in the smallest industrial packages.
• Rail-to-rail input and output                                     These features make the TSV52x, TSV52xA
• Low input bias current: 1 pA typ.                                 family ideal for sensor interfaces, battery supplied
• Supply voltage: 2.7 to 5.5 V                                      and portable applications. The wide temperature
                                                                    range and high ESD tolerance facilitate their use
• Low offset voltage: 800 µV max.                                   in harsh automotive applications.
• Unity gain stable on 100 pF capacitor
• Automotive grade                                                               Table 1. Device summary
                                                                                       Standard Vio      Enhanced Vio
Benefits                                                                  Single         TSV521            TSV521A
• Increased lifetime in battery powered                                    Dual          TSV522            TSV522A
    applications
                                                                           Quad          TSV524            TSV524A
• Easy interfacing with high impedance sensors
April 2017                                                DocID022743 Rev 3                                          1/27
This is information on a product in full production.                                                            www.st.com


Contents                                                                                            TSV52x, TSV52xA
Contents
1        Package pin connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
2        Absolute maximum ratings and operating conditions . . . . . . . . . . . . . 4
3        Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
4        Application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
         4.1    Operating voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
         4.2    Common-mode voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
         4.3    Rail-to-rail input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
         4.4    Rail-to-rail output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
         4.5    Driving resistive and capacitive loads . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
         4.6    Input offset voltage drift over temperature . . . . . . . . . . . . . . . . . . . . . . . . 15
         4.7    Long term input offset voltage drift . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
         4.8    PCB layouts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
         4.9    Macromodel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
5        Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
         5.1    SC705 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
         5.2    DFN8 2x2 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
         5.3    MiniSO8 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
         5.4    QFN16 3x3 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
         5.5    TSSOP14 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
6        Ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
7        Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
2/27                                   DocID022743 Rev 3


TSV52x, TSV52xA                                                                                                   Package pin connections
1         Package pin connections
                              Figure 1. Pin connections for each package (top view)
                                                         IN+          1                                     5   VCC+
                                                  VCC-                2
                                                         IN-          3                                     4   OUT
                                                                                        TSV521
                                                                                        SC70-5
                OUT1      1                                           8        VCC+          OUT1       1                     8   VCC+
                  IN1-    2                                           7        OUT2              IN1-   2                     7   OUT2
                                      NC
                 IN1+     3                                           6        IN2-          IN1+       3                     6   IN2-
                                                                                                                                  IN2
                VCC-      4                                           5        IN2+          VCC
                                                                                             VCC-       4                     5   IN2
                                                                                                                                  IN2+
                                     TSV522                                                                       TSV522
                                      DFN8                                                                        MiniSO8
                              IN1-    OUT1        OUT4         IN4-
                              16     15           14       13
                   IN1+   1                                               12     IN4+
                  VCC
                  VCC+    2                                               11     VCC
                                                                                 VCC-
                                             NC
                    NC    3                                               10     NC
                   IN2+   4                                               9      IN3+
                              5       6           7            8
                              IN2-                             IN3-
                                      OUT2        OUT3
                                     TSV524                                                                        TSV524
                                     QFN16                                                                        TSSOP14
          1. The exposed pads of the DFN8 (2x2) and QFN16 (3x3) can be connected to VCC- or left floating.
                                                               DocID022743 Rev 3                                                         3/27
                                                                                                                                                27


Absolute maximum ratings and operating conditions                                                         TSV52x, TSV52xA
2         Absolute maximum ratings and operating conditions
                                        Table 2. Absolute maximum ratings (AMR)
            Symbol                               Parameter                                           Value              Unit
                                            (1)
              VCC         Supply voltage                                                                6
                                                      (2)
               Vid        Differential input voltage                                                 ±VCC                 V
                                         (3)
               Vin        Input voltage                                                    VCC- - 0.2 to VCC++ 0.2
               Iin                       (4)
                          Input current                                                                10                mA
              Tstg        Storage temperature                                                    -65 to +150             °C
                                                                       (5)(6)
                          Thermal resistance junction-to-ambient
                            SC70-5                                                                    205
                            DFN8 2x2                                                                   57
              Rthja                                                                                                     °C/W
                            QFN16 3x3                                                                  45
                            MiniSO8                                                                   190
                            TSSOP14                                                                   100
                Tj        Maximum junction temperature                                                150                °C
                          HBM: human body       model(7)                                                4                kV
                          MM: machine      model(8)                                                   300                 V
              ESD         CDM: charged device      model(9)
                                                                                                      1.5
                          (all packages except SC70-5 and DFN8)                                                          kV
                          CDM: charged device model (SC70-5 and DFN8)(9)                              1.3
                          Latch-up immunity                                                           200                mA
          1. All voltage values, except differential voltages are with respect to network ground terminal.
          2. Differential voltages are the non inverting input terminal with respect to the inverting input terminal.
          3. VCC - Vin must not exceed 6 V, Vin must not exceed 6 V.
          4. Input current must be limited by a resistor in series with the inputs.
          5. Short-circuits can cause excessive heating and destructive dissipation.
          6. Rth are typical values.
          7. Human body model: 100 pF discharged through a 1.5 kΩ resistor between two pins of the device, done for
             all couples of pin combinations with other pins floating.
          8. Machine model: a 200 pF cap is charged to the specified voltage, then discharged directly between two
             pins of the device with no external series resistor (internal resistor < 5 Ω), done for all couples of pin
             combinations with other pins floating.
          9. Charged device model: all pins plus package are charged together to the specified voltage and then
             discharged directly to ground.
                                                Table 3. Operating conditions
            Symbol                               Parameter                                           Value              Unit
              VCC        Supply voltage                                                           2.7 to 5.5
                                                                                                                          V
              Vicm       Common-mode input voltage range                                  VCC- - 0.1 to VCC+ + 0.1
              Toper      Operating free air temperature range                                    -40 to +125             °C
4/27                                            DocID022743 Rev 3


TSV52x, TSV52xA                                                              Electrical characteristics
3             Electrical characteristics
  Table 4. Electrical characteristics at VCC+ = +2.7 V with VCC- = 0 V, Vicm = VCC/2, T = 25 °C, and
                      RL = 10 kΩ connected to VCC/2 (unless otherwise specified)
 Symbol             Parameter                        Conditions         Min.   Typ.    Max.     Unit
DC performance
                                        TSV52xA, T = 25 °C                              800
                                                                                                 µV
                                        TSV52xA, -40 °C < T < 125 °C                   2600
   Vio    Offset voltage
                                        TSV52x, T = 25 °C                               1.5
                                                                                                mV
                                        TSV52x, -40 °C < T < 125 °C                     3.3
 ΔVio/ΔT  Input offset voltage drift    -40 °C < T < 125 °C(1)                   3      18     µV/°C
          Input offset current          T = 25 °C                                1     10(3)
    Iio
          (Vout = VCC/2)                -40° C < T < 125 °C                      1    100(3)
                                                                                                 pA
          Input bias current            T = 25 °C                                1     10(3)
    Iib
          (Vout = VCC/2)                -40 °C < T < 125 °C                      1    100(3)
          Common-mode rejection         T = 25 °C                        50     72
          ratio 20 log (ΔVic/ΔVio)
  CMR
          Vic = -0.1 V to VCC+0.1V,     -40 °C < T < 125 °C              46
          Vout = VCC/2, RL = 1 MΩ                                                                dB
          Large signal voltage gain     T = 25 °C                        90    105
   Avd    Vout = 0.5 V to (VCC - 0.5V),
          RL = 1 MΩ                     -40 °C < T < 125 °C              60
                                        T = 25 °C                                3      35
   VOH    High level output voltage
                                        -40 °C < T < 125 °C                             50
                                                                                                mV
                                        T = 25 °C                                6      35
   VOL    Low level output voltage
                                        -40 °C < T < 125 °C                             50
                                        Vout = VCC, T = 25 °C            12     22
          Isink
                                        Vout = VCC, -40 °C < T < 125 °C   8
   Iout                                                                                         mA
                                        Vout = 0 V, T = 25 °C            12     18
          Isource
                                        Vout = 0 V, -40 °C < T < 125 °C  8
          Supply current (per channel) T = 25 °C                                30      51
   ICC                                                                                           µA
          Vout = VCC/2, RL > 1 MΩ       -40 °C < T < 125 °C                     30      51
AC performance
  GBP     Gain bandwidth product                                        0.62     1              MHz
    Fu    Unity gain frequency                                                 900              kHz
                                        RL = 10 kΩ, CL = 100 pF
   Φm     Phase margin                                                          55            degrees
   Gm     Gain margin                                                            7               dB
                                        RL = 10 kΩ, CL = 100 pF,
   SR     Slew rate                                                            0.74             V/µs
                                        Vout = 0.5 V to VCC - 0.5 V
                                              DocID022743 Rev 3                                    5/27
                                                                                                        27


Electrical characteristics                                                                TSV52x, TSV52xA
   Table 4. Electrical characteristics at VCC+ = +2.7 V with VCC- = 0 V, Vicm = VCC/2, T = 25 °C, and
                RL = 10 kΩ connected to VCC/2 (unless otherwise specified) (continued)
 Symbol              Parameter                         Conditions              Min. Typ.    Max.            Unit
           Equivalent input noise         f = 1 kHz                                   61                       nV
                                                                                                             ------------
     en
           voltage                        f = 10 kHz                                  43                         Hz
                                          Follower configuration, fin = 1 kHz,
           Total harmonic distortion +
  THD+N                                   RL = 100 kΩ, Vicm = VCC/2,                0.003                       %
           noise
                                          BW = 22 kHz, Vout = 1 Vpp
   Table 5. Electrical characteristics at VCC+ = +3.3 V with VCC- = 0 V, Vicm = VCC/2, T = 25 °C, and
                      RL = 10 kΩ connected to VCC/2 (unless otherwise specified)
 Symbol              Parameter                         Conditions              Min. Typ.    Max.            Unit
 DC performance
                                          TSV52xA, T = 25 °C                                 600
                                                                                                               µV
                                          TSV52xA, -40 °C < T < 125 °C                      2400
     Vio   Offset voltage
                                          TSV52x, T = 25 °C                                  1.3
                                                                                                              mV
                                          TSV52x, -40 °C < T < 125 °C                        3.1
  ΔVio/ΔT  Input offset voltage drift     -40 °C < T < 125 °C(1)                       3     18          µV/°C
           Long term input offset                                                                           μV
    ΔVio                                  T = 25 °C(2)                               0.3           ---------------------------
           voltage drift                                                                               month
           Input offset current           T = 25 °C                                    1    10(3)
     Iio
           (Vout = VCC/2)                 -40 °C < T < 125 °C                          1    100(3)
                                                                                                               pA
           Input bias current             T = 25 °C                                    1    10(3)
     Iib
           (Vout = VCC/2)                 -40 °C < T < 125 °C                          1    100(3)
           Common-mode rejection          T = 25 °C                             51    73
           ratio 20 log (ΔVic/ΔVio)
   CMR
           Vic = -0.1 V to VCC +0.1 V,    -40 °C < T < 125 °C                   47
           Vout = VCC/2, RL = 1 MΩ                                                                             dB
           Large signal voltage gain      T = 25 °C                             91   106
    Avd    Vout = 0.5 V to (VCC - 0.5 V),
           RL = 1 MΩ                      -40 °C < T < 125 °C                   63
                                          T = 25 °C                                    3     35
    VOH    High level output voltage
                                          -40 °C < T < 125 °C                                50
                                                                                                              mV
                                          T = 25 °C                                    7     35
    VOL    Low level output voltage
                                          -40 °C < T < 125 °C                                50
                                          Vout = VCC, T = 25 °C                 20    31
           Isink
                                          Vout = VCC, -40 °C < T < 125 °C       17
    Iout                                                                                                      mA
                                          Vout = 0 V, T = 25 °C                 19    27
           Isource
                                          Vout = 0 V, -40 °C < T < 125 °C       17
           Supply current (per channel) T = 25 °C                                     32     55
    ICC                                                                                                        µA
           Vout = VCC/2, RL > 1 MΩ        -40 °C < T < 125 °C                         32     55
6/27                                             DocID022743 Rev 3


TSV52x, TSV52xA                                                                   Electrical characteristics
  Table 5. Electrical characteristics at VCC+ = +3.3 V with VCC- = 0 V, Vicm = VCC/2, T = 25 °C, and
               RL = 10 kΩ connected to VCC/2 (unless otherwise specified) (continued)
 Symbol             Parameter                       Conditions               Min.   Typ.    Max.           Unit
AC performance
   GBP     Gain bandwidth product                                            0.64     1                    MHz
    Fu     Unity gain frequency                                                     900                     kHz
                                        RL = 10 kΩ, CL = 100 pF
   Φm      Phase margin                                                              55              degrees
   Gm      Gain margin                                                                7                        dB
                                        RL = 10 kΩ, CL = 100 pF,
   SR      Slew rate                                                                0.75                   V/μs
                                        Vout = 0.5 V to VCC - 0.5 V
           Equivalent input noise       f = 1 kHz                                    60                        nV
                                                                                                             ------------
    en
           voltage                      f = 10 kHz                                   42                          Hz
                                        Follower configuration, fin = 1 kHz,
           Total harmonic distortion +
 THD+N                                  RL = 100 kΩ, Vicm = VCC/2,                 0.003                        %
           noise
                                        BW = 22 kHz, Vout = 1 Vpp
       Table 6. Electrical characteristics at VCC+ = +5 V with VCC- = 0 V, Vicm = VCC/2, T = 25 °C,
                    and RL = 10 kΩ connected to VCC/2 (unless otherwise specified)
 Symbol               Parameter                      Conditions              Min.    Typ.    Max.            Unit
DC performance
                                         TSV52xA, T = 25 °C                                   600
                                                                                                                µV
                                         TSV52xA, -40 °C < T < 125 °C                        2400
    Vio     Offset voltage
                                         TSV52x, T = 25 °C                                      1
                                                                                                               mV
                                         TSV52x, -40 °C < T < 125 °C                           2.8
  ΔVio/ΔT   Input offset voltage drift   -40 °C < T < 125 °C(1)                        3       18         µV/°C
            Long term input offset                                                                             μV
   ΔVio                                   T = 25 °C(2)                                0.7            ---------------------------
            voltage drift                                                                                month
                                                                                                 (3)
            Input offset current         T = 25 °C                                     1      10
     Iio
            (Vout = VCC/2)               -40 °C < T < 125 °C                           1     100(3)
                                                                                                                pA
            Input bias current           T = 25 °C                                     1      10(3)
     Iib
            (Vout = VCC/2)               -40 °C < T < 125 °C                           1     100(3)
            Common-mode rejection        T = 25 °C                             54     76
            ratio 20 log (ΔVic/ΔVio)
  CMR1
            Vic = -0.1 V to VCC +0.1 V,  -40 °C < T < 125 °C                   50
            Vout = VCC/2, RL = 1 MΩ
                                                                                                                dB
            Common-mode rejection        T = 25 °C                             63     84
            ratio 20 log (ΔVic/ΔVio)
  CMR2
            Vic = 1 V to VCC -1 V,       -40 °C < T < 125 °C                   58
            Vout = VCC/2, RL = 1 MΩ
                                               DocID022743 Rev 3                                                        7/27
                                                                                                                                 27


Electrical characteristics                                                                                 TSV52x, TSV52xA
       Table 6. Electrical characteristics at VCC+ = +5 V with VCC- = 0 V, Vicm = VCC/2, T = 25 °C,
              and RL = 10 kΩ connected to VCC/2 (unless otherwise specified) (continued)
  Symbol                Parameter                             Conditions                    Min.     Typ.      Max.       Unit
              Supply voltage rejection           T = 25 °C                                   65        87
              ratio 20 log (ΔVCC/ΔVio)
   SVR
              VCC = 2.7 V to 5.5 V,              -40 °C < T < 125 °C                         60
              Vout = VCC/2                                                                                                   dB
              Large signal voltage gain          T = 25 °C                                   94       109
    Avd       Vout = 0.5 V to (VCC - 0.5 V),
              RL = 1 MΩ                          -40 °C < T < 125 °C                         68
                                                 T = 25 °C                                              5       35
    VOH       High level output voltage
                                                 -40 °C < T < 125 °C                                            50
                                                                                                                            mV
                                                 T = 25 °C                                              9       35
    VOL       Low level output voltage
                                                 -40 °C < T < 125 °C                                            50
                                                 Vout = VCC, T = 25 °C                       36        55
              Isink
                                                 Vout = VCC, -40 °C < T < 125 °C             27
     Iout                                                                                                                   mA
                                                 Vout = 0 V, T = 25 °C                       36        55
              Isource
                                                 Vout = 0 V, -40 °C < T < 125 °C             27
              Supply current (per channel) T = 25 °C                                                   45       60
     ICC                                                                                                                     µA
              Vout = VCC/2, RL > 1 MΩ            -40 °C < T < 125 °C                                   45       60
 AC performance
   GBP        Gain bandwidth product             RL = 10 kΩ, CL = 100 pF                    0.73      1.15                MHz
      Fu      Unity gain frequency               RL = 10 kΩ, CL = 100 pF                              900                 kHz
     Φm       Phase margin                       RL = 10 kΩ, CL = 100 pF                               55               degrees
     Gm       Gain margin                        RL = 10 kΩ, CL = 100 pF                                7                    dB
                                                 RL = 10 kΩ, CL = 100 pF,
     SR       Slew rate                                                                               0.89                V/μs
                                                 Vout = 0.5 V to VCC - 0.5V
              Low-frequency peak-to-
     en                                         Bandwidth: f = 0.1 to 10 Hz                           14                 µVpp
              peak input noise
              Equivalent input noise             f = 1 kHz                                             57                    nV
                                                                                                                           ------------
      en
              voltage                            f = 10 kHz                                            39                      Hz
                                                 Follower configuration, fin = 1 kHz,
              Total harmonic distortion +
  THD+N                                          RL = 100 kΩ, Vicm = VCC/2,                          0.002                    %
              noise
                                                 BW = 22 kHz, Vout = 1 Vpp
1. See Section 4.6: Input offset voltage drift over temperature.
2. Typical value is based on the Vio drift observed after 1000 h at 125 °C extrapolated to 25 °C using the Arrhenius law and
   assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration.
3. Guaranteed by design.
8/27                                                   DocID022743 Rev 3


TSV52x, TSV52xA                                                                                                                                                                Electrical characteristics
 Figure 2. Supply current vs. supply voltage at                                                      Figure 3. Input offset voltage distribution at
                 Vicm = VCC/2                                                                                    VCC = 5 V, Vicm = 2.5 V
                                                                                                                         
                                                                                                                                         9LRGLVWULEXWLRQDW7 &IRU9&& 99LFP 9
                                                                                                                         
                                                                                                    3RSXODWLRQ
                                                                                                                                                                                                                                  
                                                                                                                              
                                                                                                                              
                                                                                                                                                                                              
                                                                                                                                                                                                                          $0
   Figure 4. Input offset voltage temperature                                                                           Figure 5. Input offset voltage vs. input
             coefficient distribution                                                                                    Common-mode voltage at VCC = 5 V
                                                                                                                              
                                                                                                                               
                    9LFP 9&&
                    9&& 9
                                                                                                                               
                                                                                                                                                           7 &
  3RSXODWLRQ
                                                                                                                                        
                                                                                                                                                                                                          7 &
                                                                                                                                          
                                                                                                
                                                                                                                                   
                                                                                                                                                                 7 &
                                                                                                                           
                                                                                                                           
                                                                                                                                                                                                      9&& 9
                                                                                                                           
                                                                                                                                                  
                                                                                                                                                                             9LFP 9
                                                                                       $0
                                                                                                                                                                                                                              $0
Figure 6. Input offset voltage vs. temperature at                                                   Figure 7. Output current vs. output voltage at
                    VCC = 5 V                                                                                        VCC = 2.7 V
                                                                                                                                      
                                                             /LPLWIRU769[$                                                                                                   7 &
                                                                                                                                                            7 &
                                                                                                                                      
                                     /LPLWIRU769;
                                                                                                                   2XWSXWFXUUHQW P$
                  
                                                                                                                                          
                                                                                                                                                                                                          7 &
                  
                    
                                                                                                                                             
                   
                                                                                                                                                  7 &
                                                                                                                                                           7 &
                  
                                                                                                                                    
                                   9&& 99LFP 9
                                                                                                                                                    7 &                                             9&& 9
                                                                                                                                    
                                                                                                                                                                       
                                                                                                                                                                   2XWSXWYROWDJH 9
                                                                                         $0                                                                                                                               $0
                                                                                       DocID022743 Rev 3                                                                                                                            9/27
                                                                                                                                                                                                                                           27


Electrical characteristics                                                                                                                                                                TSV52x, TSV52xA
 Figure 8. Output current vs. output voltage at                                                                                            Figure 9. Bode diagram at VCC = 2.7 V,
                  VCC = 5.5 V                                                                                                                           RL = 10 kΩ
                                                                                                                                                                                                          
                                                                     7 &
                                                                                                                                                                                                          
                                                   7 &                                                                                                               7 &                      
                                   
                                                                                                                                                                                                            
      2XWSXWFXUUHQW P$
                                                                                           7 &                                                                                 7 &             
                                                                                                                                                          7 &
                                   
                                                                                                                                                                                                            
                                                                                                                               *DLQ G%                                                                              3KDVH 
                                                                                                                                                                                                            
                                    
                                                                                                                                                                                                 *DLQ
                                                                                                                                                                                                           
                                                                                                                                                                                                            
                                                                                                                                                                                                         
                                                                                                                                                                    3KDVH
                                           7 & 7 &                                                                                                                                          
                                                                                                                                                                                                         
                                                                                                                                                     9&& 99LFP 9*                    
                                                                                         9&& 9                                                        &/ S)9UO 9&&                  
                                                                  7 &
                                                                                                                                                                                                            
                                                                          
                                                                                                                                                                                               
                                                           2XWSXWYROWDJH 9                                                                                         )UHTXHQF\ N+]
                                                                                                           $0                                                                                              $0
                 Figure 10. Bode diagram at VCC = 2.7 V,                                                                                  Figure 11. Bode diagram at VCC = 5.5 V,
                               RL = 2 k Ω                                                                                                               RL = 10 kΩ
                                                                                                                                                                                                       
                                                                                                                                                                                                       
                                                                 7 &                                                                                           7 &                         
                                                                                                                                          
                                                                                                                                                                                                         
                                                                              7 &                                                                                            7 &
                                                                                                                                                                                                          
                                             7 &                                                                                               7 &                                       
  *DLQ G%                                                                                                        3KDVH    *DLQ G%
                                                                                                           
                                                                                                                                                                                                                   3KDVH 
                                                                                           *DLQ                                                                                                   *DLQ      
                                                                                                                                                                                                         
                                                           3KDVH                                                                                                 3KDVH
                                                                                                                                                                                                         
                                                                                                                                                                                                        
                                                                                                                                      
                                                                                                                                                                                                        
                                                                                                                                                                                                        
                                    9&& 99LFP 9*                                                                       9&& 99LFP 9*                    
                                          &/ S)9UO 9&&                                                                                   &/ S)9UO 9&&                  
                                                                                                                                                                                                        
                                                                                                                                         
                                                                                                                                                                                
                                                          )UHTXHQF\ N+]                                                                                             )UHTXHQF\ N+]
                                                                                                           $0                                                                                              $0
                 Figure 12. Bode diagram at VCC = 5.5 V,                                                                                                 Figure 13. Noise vs. frequency
                               RL = 2 k Ω
                                                                                                                                              
                                                                                                           
                                                                                                                                                                                9&& 99LFP 9
                                                                                                                                                
                                                                                                                                                                              7DPE &
                                                                 7 &
                                                                                                                                             
                                                                                  7 &                
                                            7 &                                                                                        
                                                                                                           
  *DLQ G%                                                                                                        3KDVH 
                                                                                              *DLQ                                            
                                                    3KDVH                                                 
                                                                                                                                             
                                                                                                           
                                                                                                                                             
                                                                                                           
                                                                                                                                            
                                      9&& 99LFP 9* 
                                                                                                           
                                                 &/ S)9UO 9&&                                                                   
                                                                                                     
                                                                                                                                                     
                                                                                           
                                                                                                                                                                                                         
                                                          )UHTXHQF\ N+]                                                                                                   )UHTXHQF\ +]
                                                                                                           $0                                                                                              $0
10/27                                                                                                 DocID022743 Rev 3


TSV52x, TSV52xA                                                                                                                                        Electrical characteristics
Figure 14. Positive slew rate vs. supply voltage Figure 15. Negative slew rate vs. supply voltage
                 
                                      &/ S)
                           9LQIURP9WR9&&9
                           65FDOFXODWHGIURPWR
                 
                                                        7 &
                 
                                   7 &
                 
                                                   7 &
                 
                                                                                    
                                           6XSSO\YROWDJH 9
                                                                                                  $0
 Figure 16. THD+N vs. frequency at VCC = 2.7 V                                                              Figure 17. THD+N vs. frequency at VCC = 5.5 V
                                                                                                                            
                           9LQ 9SS                                                                                            9LQ 9SS
                           *DLQ                                                                                                *DLQ 
                           9LFP 9&&                                                                                           9LFP 9&&
                                                                                                                                                              
   7+'1                                                                                                  7+'1 
                                                                                                                       
                                                                                       
                                                                                                                                                                           
                 (                                                                                                      (
                                                                                                                                                      
                                                 )UHTXHQF\ +]                                                                                   )UHTXHQF\ +]
                                                                                                  $0                                                                        $0
        Figure 18. THD+N vs. output voltage at                                                                        Figure 19. THD+N vs. output voltage at
                     VCC = 2.7 V                                                                                                   VCC = 5.5 V
                                                                                                                            
                                                                                                                         
    7+'1                                                                                                 7+'1 
                                                                    
                                                                                                                       
                            I N+]                                                                                             I N+]
                            *DLQ                                                                                               *DLQ 
                            %: N+]                                                                                           %: N+]
                            9LFP 9&&                                                                                          9LFP 9&&
                                                                                            
                 (                                                                                                  (
                                                                                                                                                                
                                            2XWSXWYROWDJH 9SS                                                                               2XWSXWYROWDJH 9SS
                                                                                                 $0                                                                         $0
                                                                                                DocID022743 Rev 3                                                                  11/27
                                                                                                                                                                                           27


Electrical characteristics                                                                                                                                TSV52x, TSV52xA
                                 Figure 20. Output impedance versus frequency in closed-loop configuration
                                                                  
                                                                              9&& 9WR9
                                                                           2VFOHYHO 9506
                                                                              * 
                                             2XWSXWLPSHGDQFH
                                                                              7 &
                                                                                      
                                                                   
                                                                   
                                                                   
                                                                                                                                
                                                                                             )UHTXHQF\ N+]
                                                                                                                                                                            $0
Figure 21. Response to a 100 mV input step for Figure 22. Response to a 100 mV input step for
      gain = 1 at VCC = 5.5 V rising edge            gain = 1 at VCC = 5.5 V falling edge
                                                                                                                                                  VCC = 5.5 V, Vicm = 2.75 V
                                                                                                                                                  RL = 10 kΩ, CL = 100 pF
                                                                                                                                                  0.5 µs/div., 20 mV/div.
                                            VCC = 5.5 V, Vicm = 2.75 V
                                            RL = 10 kΩ, CL = 100 pF
                                            0.5 µs/div., 20 mV/div.
  Figure 23. PSRR vs. frequency at VCC = 2.7 V                                                      Figure 24. PSRR vs. frequency at VCC = 5.5 V
                                                                                                               
                                                                                                                
  3655 G%                                                                                              3655 G%
                                                                                                                
                                                                                                                
                                                                                                                
                    9&& 99LFP 9*                                                                      9&& 99LFP 9* 
                              &/ S)9ULSSOH P9SS                                                                      &/ S)9ULSSOH P9SS
                                                                                                                    
                                                                                                                             
                                     )UHTXHQF\ +]                                                                                         )UHTXHQF\ +]
                                                                                         $0                                                                             $0
12/27                                                                                  DocID022743 Rev 3


TSV52x, TSV52xA                                                                                                                       Application information
4                        Application information
4.1                      Operating voltages
                         The amplifiers of the TSV52x, TSV52xA series can operate from 2.7 V to 5.5 V. Their
                         parameters are fully specified for 2.7 V, 3.3 V and 5 V power supplies. However, the
                         parameters are very stable in the full VCC range and several characterization curves show
                         the TSV52x, TSV52xA device characteristics at 2.7 V. Additionally, the main specifications
                         are guaranteed in extended temperature ranges from -40 to +125 °C.
4.2                      Common-mode voltage range
                         The TSV52x, TSV52xA devices are built with two complementary PMOS and NMOS input
                         differential pairs. The devices have a rail-to-rail input and the input Common-mode range is
                         extended from VCC- - 0.1 V to VCC+ + 0.1 V.
                         The N channel pair is active for input voltage close to the positive rail typically (VCC+ - 0.7 V)
                         to 100 mv above the positive rail.
                         The P channel pair is active for input voltage close to the negative rail typically 100 mV
                         below the negative rail to VCC- + 0.7 V.
                         And between VCC- + 0.7 V and VCC+ - 0.7 V the both N and P pairs are active.
                         When the both pairs work together it allows to increase the speed of the TSV52x, TSV52xA
                         devices. This architecture improves the merit factor of the whole device. In the transition
                         region, the performance of CMR, SVR, Vio (Figure 25 and Figure 26) and THD is slightly
                         degraded.
       Figure 25. Input offset voltage vs. input                                               Figure 26. Input offset voltage vs. input
            common-mode at VCC = 2.7 V                                                              common-mode at VCC = 5.5 V
                                                                                                     
                                                                                                    
                                                                                                        
                
                                                                                                        
                
      9LR P9                                                                                 9LR P9
                                                                                                        
                
                                                                                                        
                
                                                                                                        
                
                                                                                                        
                                                                                                    
                                                                                                    
                                                                                             
                                               9LFP 9                                                                              9LFP 9
                                                                                    $0                                                                      $0
                                                                              DocID022743 Rev 3                                                                      13/27
                                                                                                                                                                             27


Application information                                                                                      TSV52x, TSV52xA
4.3            Rail-to-rail input
               The TSV52x, TSV52xA series are guaranteed without phase reversal as shown in
               Figure 28.
               It is extremely important that the current flowing in the input pin does not exceed 10 mA. In
               order to limit this current, a serial resistor can be added on the Vin path.
    Figure 27. Phase reversal test schematic                               Figure 28. No phase reversal
                                                                       
                                                                       
                                9
                                                                       
        9LQS                         9&&
                                                             9RXW 9
                                                                       
                                             9RXW
                                                                       
                       B              9&&
                                                                       
                                                                                                                  9&& 9
                                                                                                                  9LQQ 9
           9                                                       
                                                                       
                                                                                                        
                                                                                                  9LQS 9
                                               $0                                                                        $0
4.4            Rail-to-rail output
               The operational amplifier output levels can go close to the rails: 35 mV maximum above and
               below the rail when connected to a 10 kΩ resistive load to VCC/2.
4.5            Driving resistive and capacitive loads
               To drive high capacitive loads, adding an in series resistor at the output can improve the
               stability of the device (see Figure 29 for the recommended in series value). Once the in
               series resistor has been selected, the stability of the circuit should be tested on the bench
               and simulated with simulation models. The Rload is placed in parallel with the capacitive
               load. The Rload and the in series resistor create a voltage divider which introduces an error
               proportional to the ratio Rs/Rload. By keeping Rs as low as possible, this error is generally
               negligible.
14/27                                         DocID022743 Rev 3


TSV52x, TSV52xA                                                                                                                    Application information
                                                Figure 29. In series resistor versus capacitive load
                                                                                                                        6WDEOH
                                                                    
                                                                                           8QVWDEOH
                                                                       
                                                                                 9&& 99LFP 97 &5ORDG
                                                                                   0LQLPXPVHULDOUHVLVWRUWREHDGGHGWRDJLYHQ
                                                                                     FDSDFLWLYHORDGLQRUGHUWRHQVXUHVWDELOLW\
                                                                          
                                                                                                                        
                                                                                            &DSDFLWLYHORDG Q)
                                                                                                                                                     $0
4.6       Input offset voltage drift over temperature
          The maximum input voltage drift over the temperature variation is defined as the offset
          variation related to offset value measured at 25 °C. The operational amplifier is one of the
          main circuits of the signal conditioning chain, and the amplifier input offset is a major
          contributor to the chain accuracy. The signal chain accuracy at 25 °C can be compensated
          during production at application level. The maximum input voltage drift over temperature
          enables the system designer to anticipate the effect of temperature variations.
          The maximum input voltage drift over temperature is computed using Equation 1.
          Equation 1
           ΔV io              V io ( T ) – V io ( 25°C )
           ------------ = max -------------------------------------------------
                                                                              -
             ΔT                            T – 25°C
          with T = -40 °C and 125 °C.
          The datasheet maximum value is guaranteed by a measurement on a representative
          sample size ensuring a Cpk (process capability index) greater than 1.33.
                                                                                DocID022743 Rev 3                                                     15/27
                                                                                                                                                             27


Application information                                                                  TSV52x, TSV52xA
4.7         Long term input offset voltage drift
            To evaluate product reliability, two types of stress acceleration are used:
            •     Voltage acceleration, by changing the applied voltage
            •     Temperature acceleration, by changing the die temperature (below the maximum
                  junction temperature allowed by the technology) with the ambient temperature.
            The voltage acceleration has been defined based on JEDEC results, and is defined using
            Equation 2.
            Equation 2
                       β ⋅ ( VS – VU )
             A FV = e
            Where:
                  AFV is the voltage acceleration factor
                  β is the voltage acceleration constant in 1/V, constant technology parameter (β = 1)
                  VS is the stress voltage used for the accelerated test
                  VU is the voltage used for the application
            The temperature acceleration is driven by the Arrhenius model, and is defined in Equation 3.
            Equation 3
                      Ea  1
                      ------ ⋅ ------ – ------
                                          1
                        k  T U T S
             A FT = e
            Where:
                  AFT is the temperature acceleration factor
                  Ea is the activation energy of the technology based on the failure rate
                  k is the Boltzmann constant (8.6173 x 10-5 eV.K-1)
                  TU is the temperature of the die when VU is used (K)
                  TS is the temperature of the die under temperature stress (K)
            The final acceleration factor, AF, is the multiplication of the voltage acceleration factor and
            the temperature acceleration factor (Equation 4).
            Equation 4
             A F = A FT × A FV
            AF is calculated using the temperature and voltage defined in the mission profile of the
            product. The AF value can then be used in Equation 5 to calculate the number of months of
            use equivalent to 1000 hours of reliable stress duration.
16/27                                           DocID022743 Rev 3


TSV52x, TSV52xA                                                                   Application information
          Equation 5
            Months = A F × 1000 h × 12 months ⁄ ( 24 h × 365.25 days )
          To evaluate the op-amp reliability, a follower stress condition is used where VCC is defined
          as a function of the maximum operating voltage and the absolute maximum rating (as
          recommended by JEDEC rules).
          The Vio drift (in µV) of the product after 1000 h of stress is tracked with parameters at
          different measurement conditions (see Equation 6).
          Equation 6
            V CC = maxV op with V icm = V CC ⁄ 2
          The long term drift parameter (ΔVio), estimating the reliability performance of the product, is
          obtained using the ratio of the Vio (input offset voltage value) drift over the square root of the
          calculated number of months (Equation 7).
          Equation 7
                        V io drift
           ΔV io = ------------------------------
                       ( months )
          where Vio drift is the measured drift value in the specified test conditions after 1000 h stress
          duration.
4.8       PCB layouts
          For correct operation, it is advised to add 10 nF decoupling capacitors as close as possible
          to the power supply pins.
4.9       Macromodel
          Accurate macromodels of the TSV52x, TSV52xA devices are available on
          STMicroelectronics™ website at www.st.com. These models are a trade-off between
          accuracy and complexity (that is, time simulation) of the TSV52x, TSV52xA operational
          amplifiers. They emulate the nominal performance of a typical device within the specified
          operating conditions mentioned in the datasheet. They also help to validate a design
          approach and to select the appropriate operational amplifier, but they do not replace on-
          board measurements.
                                                  DocID022743 Rev 3                                    17/27
                                                                                                             27


Package information                                                                  TSV52x, TSV52xA
5          Package information
           In order to meet environmental requirements, ST offers these devices in different grades of
           ECOPACK® packages, depending on their level of environmental compliance. ECOPACK
           specifications, grade definitions and product status are available at: www.st.com.
           ECOPACK is an ST trademark.
18/27                                      DocID022743 Rev 3


TSV52x, TSV52xA                                                                  Package information
5.1       SC705 package information
                              Figure 30. SC70-5 package outline
                                                                    SIDE VIEW
                          DIMENSIONS IN MM
                          GAUGE PLANE
                                                             COPLANAR LEADS
                                           SEATING PLANE
                                                                       TOP VIEW
                         Table 7. SC70-5 package mechanical data
                                                          Dimensions
              Ref             Millimeters                                       Inches
                    Min.           Typ.               Max.               Min.     Typ.       Max.
               A    0.80                              1.10              0.032               0.043
              A1      0                               0.10                                  0.004
              A2    0.80           0.90               1.00              0.032    0.035      0.039
               b    0.15                              0.30              0.006               0.012
               c    0.10                              0.22              0.004               0.009
               D    1.80           2.00               2.20              0.071    0.079      0.087
               E    1.80           2.10               2.40              0.071    0.083      0.094
              E1    1.15           1.25               1.35              0.045    0.049      0.053
               e                   0.65                                          0.025
              e1                   1.30                                          0.051
               L    0.26           0.36               0.46              0.010    0.014      0.018
               <     0°                                 8°
                                  DocID022743 Rev 3                                             19/27
                                                                                                      27


Package information                                                        TSV52x, TSV52xA
5.2        DFN8 2x2 package information
                       Figure 31. DFN8 2x2x0.6, 8 pitch, 0.5 mm package outline
                    Table 8. DFN8 2x2x0.6, 8 pitch, 0.5 mm package mechanical data
                                                      Dimensions
              Ref.                 Millimeters                         Inches
                          Min.         Typ.       Max.         Min.      Typ.       Max.
                A         0.51         0.55        0.60       0.020     0.022       0.024
               A1                                  0.05                             0.002
               A3                      0.15                             0.006
                b         0.18         0.25        0.30       0.007     0.010       0.012
                D         1.85         2.00        2.15       0.073     0.079       0.085
               D2         1.45         1.60        1.70       0.057     0.063       0.067
                E         1.85         2.00        2.15       0.073     0.079       0.085
               E2         0.75         0.90        1.00       0.030     0.035       0.039
                e                      0.50                             0.020
                L                                 0.425                             0.017
               ddd                                 0.08                             0.003
20/27                                 DocID022743 Rev 3


TSV52x, TSV52xA                                                        Package information
                Figure 32. DFN8 2x2x0.6, 8 pitch, 0.5 mm footprint recommendation
                                  DocID022743 Rev 3                                  21/27
                                                                                           27


Package information                                                   TSV52x, TSV52xA
5.3        MiniSO8 package information
                             Figure 33. MiniSO8 package outline
                                                                           0LQL62/
                          Table 9. MiniSO8 package mechanical data
                                                Dimensions
             Symbol           Millimeters                         Inches
                     Min.         Typ.       Max.        Min.      Typ.          Max.
                A                            1.10                               0.043
               A1      0                     0.15         0                     0.006
               A2    0.75         0.85       0.95       0.030      0.033        0.037
                b    0.22                    0.40       0.009                   0.016
                c    0.08                    0.23       0.003                   0.009
                D    2.80         3.00       3.20        0.11      0.118        0.126
                E    4.65         4.90       5.15       0.183      0.193        0.203
               E1    2.80         3.00       3.10        0.11      0.118        0.122
                e                 0.65                             0.026
                L    0.40         0.60       0.80       0.016      0.024        0.031
               L1                 0.95                             0.037
               L2                 0.25                             0.010
                k     0°                      8°          0°                      8°
               ccc                           0.10                               0.004
22/27                            DocID022743 Rev 3


TSV52x, TSV52xA                                                  Package information
5.4       QFN16 3x3 package information
                   Figure 34. QFN16 3x3x0.9 mm, pad 1.7 package outline
                                                                        9)431/
                                DocID022743 Rev 3                                23/27
                                                                                       27


Package information                                                         TSV52x, TSV52xA
                     Table 10. QFN16 3x3x0.9 mm, pad 1.7 package mechanical data
                                                    Dimensions
             Symbol               Millimeters                           Inches
                          Nom.        Min.       Max.       Nom.          Min.       Max.
                A         0.90        0.80       1.00       0.035        0.032      0.039
               A1                     0.00       0.05                    0.000      0.002
               A3         0.20                              0.008
                b                     0.18       0.30                    0.007      0.012
                D         3.00        2.90       3.10        0.118       0.114      0.122
               D2                     1.50       1.80                    0.061      0.071
                E         3.00        2.90       3.10        0.118       0.114      0.122
               E2                     1.50       1.80                    0.061      0.071
                e         0.50                              0.020
                L                     0.30       0.50                    0.012      0.020
                    Figure 35. QFN16 3x3x0.9 mm, pad 1.7 footprint recommendation
                                                                                      4)1)3
24/27                                DocID022743 Rev 3


TSV52x, TSV52xA                                                           Package information
5.5       TSSOP14 package information
                  Figure 36. TSSOP14 body 4.40 mm, lead pitch 0.65 mm package outline
                                DDD
             Table 11. TSSOP14 body 4.40 mm, lead pitch 0.65 mm package mechanical data
                                                        Dimensions
            Symbol                  Millimeters                          Inches
                           Min.         Typ.       Max.         Min.      Typ.        Max.
               A                                    1.20                              0.047
               A1          0.05                     0.15        0.002    0.004        0.006
               A2          0.80         1.00        1.05        0.031    0.039       0.041
               b           0.19                     0.30        0.007                 0.012
                c          0.09                     0.20        0.004                0.0089
               D           4.90         5.00        5.10        0.193    0.197        0.201
               E           6.20         6.40        6.60        0.244    0.252        0.260
               E1          4.30         4.40        4.50        0.169    0.173       0.176
                e                       0.65                          0.0256 BSC
               L           0.45         0.60        0.75
               L1                       1.00
                k           0°                       8°           0°                    8°
              aaa                                   0.10        0.018    0.024        0.030
                                        DocID022743 Rev 3                                  25/27
                                                                                                 27


Ordering information                                                                                 TSV52x, TSV52xA
6               Ordering information
                                                   Table 12. Order codes
    Order code            Temperature range                 Package                   Packing               Marking
 TSV521ICT                                                   SC70-5                                            K1G
 TSV522IQ2T                                                DFN8 2 x 2                                          K1G
 TSV522IST                    -40 to 125 °C                  MiniSO8                                           K1G
 TSV524IQ4T                                                QFN16 3 x 3                                         K1G
 TSV524IPT                                                  TSSOP14                                          TSV524
 TSV522IYST                   -40 to 125 °C                  MiniSO8                                           K1H
 TSV524IYPT               Automotive grade(1)               TSSOP14                                         TSV524Y
                                                                                   Tape and reel
 TSV521AICT                                                  SC70-5                                            K1K
 TSV522AIQ2T                                               DFN8 2 x 2                                          K1K
 TSV522AIST                   -40 to 125 °C                  MiniSO8                                           K1K
 TSV524AIQ4T                                               QFN16 3 x 3                                         K1K
 TSV524AIPT                                                 TSSOP14                                         TSV524A
 TSV522AIYST                  -40 to 125 °C                  MiniSO8                                           K1L
 TSV524AIYPT              Automotive grade(1)               TSSOP14                                        TSV524AY
1. Qualification and characterization according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC
   Q001 and Q 002 or equivalent.
7               Revision history
                                        Table 13. Document revision history
       Date              Revision                                           Changes
   19-Jun-2012                1          Initial release.
                                         Updated information of “Related products”
                                         “Figure 1: Pin connections for each package (top view)”: added footnote 1.
   31-Jan-2014                2
                                         “Section 4: Application information”: updated text to make it more readable
                                         “Table 12”: updated automotive footnotes.
   12-Apr-2017                3          Updated Table 8: “L” dimension changed from 0.5 mm to 0.425 mm.
26/27                                                 DocID022743 Rev 3


TSV52x, TSV52xA
                                           IMPORTANT NOTICE – PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on
ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or
the design of Purchasers’ products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
                                                © 2017 STMicroelectronics – All rights reserved
                                                            DocID022743 Rev 3                                                          27/27
                                                                                                                                              27


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
STMicroelectronics:
 TSV521ICT TSV522IST TSV524IQ4T TSV524AIPT TSV524IPT TSV521AICT TSV522AIST TSV522IQ2T
TSV522AIQ2T TSV522IYST TSV524IYPT TSV522AIYST TSV524AIYPT
