

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_38_3'
================================================================
* Date:           Sun Apr  2 17:25:26 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_20
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_3  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     40|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|       7|    127|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------------+---------+----+---+----+-----+
    |     Instance     |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+--------------+---------+----+---+----+-----+
    |mux_83_6_1_1_U11  |mux_83_6_1_1  |        0|   0|  0|  42|    0|
    +------------------+--------------+---------+----+---+----+-----+
    |Total             |              |        0|   0|  0|  42|    0|
    +------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                         Module                        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bram2_0_U  |dut_Pipeline_VITIS_LOOP_38_3_bram2_0_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    |bram2_1_U  |dut_Pipeline_VITIS_LOOP_38_3_bram2_1_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    |bram2_2_U  |dut_Pipeline_VITIS_LOOP_38_3_bram2_2_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    |bram2_3_U  |dut_Pipeline_VITIS_LOOP_38_3_bram2_3_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    |bram2_4_U  |dut_Pipeline_VITIS_LOOP_38_3_bram2_4_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    |bram2_5_U  |dut_Pipeline_VITIS_LOOP_38_3_bram2_5_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    |bram2_6_U  |dut_Pipeline_VITIS_LOOP_38_3_bram2_6_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    |bram2_7_U  |dut_Pipeline_VITIS_LOOP_38_3_bram2_7_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                       |        8|  0|   0|    0|    64|   48|     8|          384|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1514_fu_239_p2       |         +|   0|  0|  14|           6|           6|
    |j_V_2_fu_221_p2            |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_215_p2      |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  40|          16|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_V_1   |   9|          2|    4|          8|
    |j_V_fu_80                |   9|          2|    4|          8|
    |output_r_TDATA_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |j_V_fu_80                |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-----------------+-----+-----+------------+------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_3|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_3|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_3|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_3|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_3|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_3|  return value|
|output_r_TREADY  |   in|    1|        axis|                      output_r|       pointer|
|output_r_TDATA   |  out|    8|        axis|                      output_r|       pointer|
|output_r_TVALID  |  out|    1|        axis|                      output_r|       pointer|
|trunc_ln         |   in|    6|     ap_none|                      trunc_ln|        scalar|
|trunc_ln1        |   in|    3|     ap_none|                     trunc_ln1|        scalar|
+-----------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 5 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram2_0, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram2_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram2_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram2_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram2_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram2_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram2_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram2_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln1"   --->   Operation 15 'read' 'trunc_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln"   --->   Operation 16 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j_V"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc56"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_V_1 = load i4 %j_V"   --->   Operation 19 'load' 'j_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln1027 = icmp_eq  i4 %j_V_1, i4 8"   --->   Operation 20 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%j_V_2 = add i4 %j_V_1, i4 1"   --->   Operation 22 'add' 'j_V_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln1027, void %for.inc56.split, void %for.end58.exitStub" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:38]   --->   Operation 23 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln1514 = trunc i4 %j_V_1"   --->   Operation 24 'trunc' 'trunc_ln1514' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln1514, i3 0"   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%add_ln1514 = add i6 %shl_ln, i6 %trunc_ln_read"   --->   Operation 26 'add' 'add_ln1514' <Predicate = (!icmp_ln1027)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %add_ln1514, i32 3, i32 5" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 27 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i3 %trunc_ln3" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 28 'zext' 'zext_ln40' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%bram2_0_addr = getelementptr i6 %bram2_0, i64 0, i64 %zext_ln40" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 29 'getelementptr' 'bram2_0_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%bram2_1_addr = getelementptr i6 %bram2_1, i64 0, i64 %zext_ln40" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 30 'getelementptr' 'bram2_1_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%bram2_2_addr = getelementptr i6 %bram2_2, i64 0, i64 %zext_ln40" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 31 'getelementptr' 'bram2_2_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bram2_3_addr = getelementptr i6 %bram2_3, i64 0, i64 %zext_ln40" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 32 'getelementptr' 'bram2_3_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bram2_4_addr = getelementptr i6 %bram2_4, i64 0, i64 %zext_ln40" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 33 'getelementptr' 'bram2_4_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bram2_5_addr = getelementptr i6 %bram2_5, i64 0, i64 %zext_ln40" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 34 'getelementptr' 'bram2_5_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bram2_6_addr = getelementptr i6 %bram2_6, i64 0, i64 %zext_ln40" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 35 'getelementptr' 'bram2_6_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bram2_7_addr = getelementptr i6 %bram2_7, i64 0, i64 %zext_ln40" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 36 'getelementptr' 'bram2_7_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%bram2_0_load = load i3 %bram2_0_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 37 'load' 'bram2_0_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%bram2_1_load = load i3 %bram2_1_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 38 'load' 'bram2_1_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%bram2_2_load = load i3 %bram2_2_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 39 'load' 'bram2_2_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%bram2_3_load = load i3 %bram2_3_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 40 'load' 'bram2_3_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%bram2_4_load = load i3 %bram2_4_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 41 'load' 'bram2_4_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%bram2_5_load = load i3 %bram2_5_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 42 'load' 'bram2_5_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%bram2_6_load = load i3 %bram2_6_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 43 'load' 'bram2_6_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%bram2_7_load = load i3 %bram2_7_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 44 'load' 'bram2_7_load' <Predicate = (!icmp_ln1027)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln38 = store i4 %j_V_2, i4 %j_V" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:38]   --->   Operation 45 'store' 'store_ln38' <Predicate = (!icmp_ln1027)> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.55>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:39]   --->   Operation 46 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4"   --->   Operation 47 'specloopname' 'specloopname_ln1633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (3.25ns)   --->   "%bram2_0_load = load i3 %bram2_0_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 48 'load' 'bram2_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%bram2_1_load = load i3 %bram2_1_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 49 'load' 'bram2_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 50 [1/2] (3.25ns)   --->   "%bram2_2_load = load i3 %bram2_2_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 50 'load' 'bram2_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 51 [1/2] (3.25ns)   --->   "%bram2_3_load = load i3 %bram2_3_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 51 'load' 'bram2_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 52 [1/2] (3.25ns)   --->   "%bram2_4_load = load i3 %bram2_4_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 52 'load' 'bram2_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%bram2_5_load = load i3 %bram2_5_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 53 'load' 'bram2_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/2] (3.25ns)   --->   "%bram2_6_load = load i3 %bram2_6_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 54 'load' 'bram2_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 55 [1/2] (3.25ns)   --->   "%bram2_7_load = load i3 %bram2_7_addr" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 55 'load' 'bram2_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/1] (2.30ns)   --->   "%bundle2_V = mux i6 @_ssdm_op_Mux.ap_auto.8i6.i3, i6 %bram2_0_load, i6 %bram2_1_load, i6 %bram2_2_load, i6 %bram2_3_load, i6 %bram2_4_load, i6 %bram2_5_load, i6 %bram2_6_load, i6 %bram2_7_load, i3 %trunc_ln1_read" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 56 'mux' 'bundle2_V' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i6 %bundle2_V" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:40]   --->   Operation 57 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %zext_ln40_1" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:41]   --->   Operation 58 'write' 'write_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc56" [../../../../OneDrive/Desktop/vitis/bram_A.cpp:38]   --->   Operation 59 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ bram2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram2_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram2_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram2_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram2_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram2_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram2_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_V                 (alloca           ) [ 010]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
trunc_ln1_read      (read             ) [ 011]
trunc_ln_read       (read             ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
j_V_1               (load             ) [ 000]
icmp_ln1027         (icmp             ) [ 010]
empty               (speclooptripcount) [ 000]
j_V_2               (add              ) [ 000]
br_ln38             (br               ) [ 000]
trunc_ln1514        (trunc            ) [ 000]
shl_ln              (bitconcatenate   ) [ 000]
add_ln1514          (add              ) [ 000]
trunc_ln3           (partselect       ) [ 000]
zext_ln40           (zext             ) [ 000]
bram2_0_addr        (getelementptr    ) [ 011]
bram2_1_addr        (getelementptr    ) [ 011]
bram2_2_addr        (getelementptr    ) [ 011]
bram2_3_addr        (getelementptr    ) [ 011]
bram2_4_addr        (getelementptr    ) [ 011]
bram2_5_addr        (getelementptr    ) [ 011]
bram2_6_addr        (getelementptr    ) [ 011]
bram2_7_addr        (getelementptr    ) [ 011]
store_ln38          (store            ) [ 000]
specpipeline_ln39   (specpipeline     ) [ 000]
specloopname_ln1633 (specloopname     ) [ 000]
bram2_0_load        (load             ) [ 000]
bram2_1_load        (load             ) [ 000]
bram2_2_load        (load             ) [ 000]
bram2_3_load        (load             ) [ 000]
bram2_4_load        (load             ) [ 000]
bram2_5_load        (load             ) [ 000]
bram2_6_load        (load             ) [ 000]
bram2_7_load        (load             ) [ 000]
bundle2_V           (mux              ) [ 000]
zext_ln40_1         (zext             ) [ 000]
write_ln41          (write            ) [ 000]
br_ln38             (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bram2_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bram2_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bram2_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bram2_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bram2_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bram2_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bram2_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram2_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bram2_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram2_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i6.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="j_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="trunc_ln1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="3" slack="0"/>
<pin id="87" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln41_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="bram2_0_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="3" slack="0"/>
<pin id="107" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram2_0_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="bram2_1_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram2_1_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="bram2_2_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="3" slack="0"/>
<pin id="121" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram2_2_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="bram2_3_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram2_3_addr/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="bram2_4_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram2_4_addr/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="bram2_5_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="3" slack="0"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram2_5_addr/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="bram2_6_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="3" slack="0"/>
<pin id="149" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram2_6_addr/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="bram2_7_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="3" slack="0"/>
<pin id="156" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram2_7_addr/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram2_0_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram2_1_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram2_2_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram2_3_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram2_4_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram2_5_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram2_6_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram2_7_load/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="j_V_1_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_V_1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln1027_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="j_V_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V_2/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln1514_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1514/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="shl_ln_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="0" index="1" bw="3" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln1514_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="0" index="1" bw="6" slack="0"/>
<pin id="242" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1514/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln3_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="0"/>
<pin id="248" dir="0" index="2" bw="3" slack="0"/>
<pin id="249" dir="0" index="3" bw="4" slack="0"/>
<pin id="250" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln40_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln38_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="4" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="bundle2_V_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="6" slack="0"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="0" index="3" bw="6" slack="0"/>
<pin id="277" dir="0" index="4" bw="6" slack="0"/>
<pin id="278" dir="0" index="5" bw="6" slack="0"/>
<pin id="279" dir="0" index="6" bw="6" slack="0"/>
<pin id="280" dir="0" index="7" bw="6" slack="0"/>
<pin id="281" dir="0" index="8" bw="6" slack="0"/>
<pin id="282" dir="0" index="9" bw="3" slack="1"/>
<pin id="283" dir="1" index="10" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="bundle2_V/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln40_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="0"/>
<pin id="295" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/2 "/>
</bind>
</comp>

<comp id="298" class="1005" name="j_V_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="305" class="1005" name="trunc_ln1_read_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="1"/>
<pin id="307" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1_read "/>
</bind>
</comp>

<comp id="313" class="1005" name="bram2_0_addr_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="1"/>
<pin id="315" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram2_0_addr "/>
</bind>
</comp>

<comp id="318" class="1005" name="bram2_1_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="1"/>
<pin id="320" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram2_1_addr "/>
</bind>
</comp>

<comp id="323" class="1005" name="bram2_2_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="1"/>
<pin id="325" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram2_2_addr "/>
</bind>
</comp>

<comp id="328" class="1005" name="bram2_3_addr_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="1"/>
<pin id="330" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram2_3_addr "/>
</bind>
</comp>

<comp id="333" class="1005" name="bram2_4_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="1"/>
<pin id="335" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram2_4_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="bram2_5_addr_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="1"/>
<pin id="340" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram2_5_addr "/>
</bind>
</comp>

<comp id="343" class="1005" name="bram2_6_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="1"/>
<pin id="345" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram2_6_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="bram2_7_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="1"/>
<pin id="350" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram2_7_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="46" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="78" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="68" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="68" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="68" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="68" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="68" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="68" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="68" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="68" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="103" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="110" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="117" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="124" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="131" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="138" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="145" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="152" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="212" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="212" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="58" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="60" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="90" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="62" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="239" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="64" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="66" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="258"><net_src comp="245" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="264"><net_src comp="255" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="266"><net_src comp="255" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="271"><net_src comp="221" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="284"><net_src comp="76" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="285"><net_src comp="159" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="286"><net_src comp="165" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="287"><net_src comp="171" pin="3"/><net_sink comp="272" pin=3"/></net>

<net id="288"><net_src comp="177" pin="3"/><net_sink comp="272" pin=4"/></net>

<net id="289"><net_src comp="183" pin="3"/><net_sink comp="272" pin=5"/></net>

<net id="290"><net_src comp="189" pin="3"/><net_sink comp="272" pin=6"/></net>

<net id="291"><net_src comp="195" pin="3"/><net_sink comp="272" pin=7"/></net>

<net id="292"><net_src comp="201" pin="3"/><net_sink comp="272" pin=8"/></net>

<net id="296"><net_src comp="272" pin="10"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="301"><net_src comp="80" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="308"><net_src comp="84" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="272" pin=9"/></net>

<net id="316"><net_src comp="103" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="321"><net_src comp="110" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="326"><net_src comp="117" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="331"><net_src comp="124" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="336"><net_src comp="131" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="341"><net_src comp="138" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="346"><net_src comp="145" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="351"><net_src comp="152" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="201" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 }
	Port: bram2_0 | {}
	Port: bram2_1 | {}
	Port: bram2_2 | {}
	Port: bram2_3 | {}
	Port: bram2_4 | {}
	Port: bram2_5 | {}
	Port: bram2_6 | {}
	Port: bram2_7 | {}
 - Input state : 
	Port: dut_Pipeline_VITIS_LOOP_38_3 : trunc_ln | {1 }
	Port: dut_Pipeline_VITIS_LOOP_38_3 : trunc_ln1 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_38_3 : output_r | {}
	Port: dut_Pipeline_VITIS_LOOP_38_3 : bram2_0 | {1 2 }
	Port: dut_Pipeline_VITIS_LOOP_38_3 : bram2_1 | {1 2 }
	Port: dut_Pipeline_VITIS_LOOP_38_3 : bram2_2 | {1 2 }
	Port: dut_Pipeline_VITIS_LOOP_38_3 : bram2_3 | {1 2 }
	Port: dut_Pipeline_VITIS_LOOP_38_3 : bram2_4 | {1 2 }
	Port: dut_Pipeline_VITIS_LOOP_38_3 : bram2_5 | {1 2 }
	Port: dut_Pipeline_VITIS_LOOP_38_3 : bram2_6 | {1 2 }
	Port: dut_Pipeline_VITIS_LOOP_38_3 : bram2_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_V_1 : 1
		icmp_ln1027 : 2
		j_V_2 : 2
		br_ln38 : 3
		trunc_ln1514 : 2
		shl_ln : 3
		add_ln1514 : 4
		trunc_ln3 : 5
		zext_ln40 : 6
		bram2_0_addr : 7
		bram2_1_addr : 7
		bram2_2_addr : 7
		bram2_3_addr : 7
		bram2_4_addr : 7
		bram2_5_addr : 7
		bram2_6_addr : 7
		bram2_7_addr : 7
		bram2_0_load : 8
		bram2_1_load : 8
		bram2_2_load : 8
		bram2_3_load : 8
		bram2_4_load : 8
		bram2_5_load : 8
		bram2_6_load : 8
		bram2_7_load : 8
		store_ln38 : 3
	State 2
		bundle2_V : 1
		zext_ln40_1 : 2
		write_ln41 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    mux   |      bundle2_V_fu_272     |    0    |    42   |
|----------|---------------------------|---------|---------|
|    add   |        j_V_2_fu_221       |    0    |    13   |
|          |     add_ln1514_fu_239     |    0    |    14   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln1027_fu_215    |    0    |    9    |
|----------|---------------------------|---------|---------|
|   read   | trunc_ln1_read_read_fu_84 |    0    |    0    |
|          |  trunc_ln_read_read_fu_90 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln41_write_fu_96  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |    trunc_ln1514_fu_227    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|       shl_ln_fu_231       |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|      trunc_ln3_fu_245     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln40_fu_255     |    0    |    0    |
|          |     zext_ln40_1_fu_293    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    78   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| bram2_0_addr_reg_313 |    3   |
| bram2_1_addr_reg_318 |    3   |
| bram2_2_addr_reg_323 |    3   |
| bram2_3_addr_reg_328 |    3   |
| bram2_4_addr_reg_333 |    3   |
| bram2_5_addr_reg_338 |    3   |
| bram2_6_addr_reg_343 |    3   |
| bram2_7_addr_reg_348 |    3   |
|      j_V_reg_298     |    4   |
|trunc_ln1_read_reg_305|    3   |
+----------------------+--------+
|         Total        |   31   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_159 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_165 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_171 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_177 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_183 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_189 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_195 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_201 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   78   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   72   |
|  Register |    -   |   31   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   31   |   150  |
+-----------+--------+--------+--------+
