// Generated by CIRCT 42e53322a
module bsg_expand_bitmask_in_width_p2_expand_p4(	// /tmp/tmp.Ace0ZowgBb/11195_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p2_expand_p4.cleaned.mlir:2:3
  input  [1:0] i,	// /tmp/tmp.Ace0ZowgBb/11195_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p2_expand_p4.cleaned.mlir:2:58
  output [7:0] o	// /tmp/tmp.Ace0ZowgBb/11195_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p2_expand_p4.cleaned.mlir:2:71
);

  assign o = {{3{i[1]}}, i, {3{i[0]}}};	// /tmp/tmp.Ace0ZowgBb/11195_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p2_expand_p4.cleaned.mlir:3:10, :4:10, :5:10, :6:5
endmodule

