/*	$OpenBSD: m88110.c,v 1.81 2013/11/02 23:10:30 miod Exp $	*/

/*
 * Copyright (c) 2010, 2011, Miodrag Vallat.
 *
 * Permission to use, copy, modify, and distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */
/*
 * Copyright (c) 1998 Steve Murphree, Jr.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *      This product includes software developed by Nivas Madhur.
 * 4. The name of the author may not be used to endorse or promote products
 *    derived from this software without specific prior written permission
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */
/*
 * Mach Operating System
 * Copyright (c) 1993-1991 Carnegie Mellon University
 * Copyright (c) 1991 OMRON Corporation
 * All Rights Reserved.
 *
 * Permission to use, copy, modify and distribute this software and its
 * documentation is hereby granted, provided that both the copyright
 * notice and this permission notice appear in all copies of the
 * software, derivative works or modified versions, and any portions
 * thereof, and that both notices appear in supporting documentation.
 *
 * CARNEGIE MELLON AND OMRON ALLOW FREE USE OF THIS SOFTWARE IN ITS "AS IS"
 * CONDITION.  CARNEGIE MELLON AND OMRON DISCLAIM ANY LIABILITY OF ANY KIND
 * FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
 *
 * Carnegie Mellon requests users of this software to return to
 *
 *  Software Distribution Coordinator  or  Software.Distribution@CS.CMU.EDU
 *  School of Computer Science
 *  Carnegie Mellon University
 *  Pittsburgh PA 15213-3890
 *
 * any improvements or extensions that they make and grant Carnegie the
 * rights to redistribute these changes.
 */

#include <sys/param.h>
#include <sys/systm.h>

#include <uvm/uvm_extern.h>

#include <machine/asm_macro.h>
#include <machine/bugio.h>
#include <machine/cmmu.h>
#include <machine/cpu.h>
#include <machine/lock.h>
#include <machine/m88110.h>
#include <machine/m88410.h>
#include <machine/psl.h>

#include <mvme88k/dev/busswreg.h>
#include <machine/mvme197.h>

extern	void m88110_zeropage(vaddr_t);
extern	void m88110_copypage(vaddr_t, vaddr_t);

cpuid_t	m88110_init(void);
cpuid_t	m88410_init(void);
void	m88110_batc_setup(cpuid_t, apr_t);
void	m88110_setup_board_config(void);
void	m88410_setup_board_config(void);
void	m88110_cpu_configuration_print(int);
void	m88410_cpu_configuration_print(int);
void	m88110_shutdown(void);
cpuid_t	m88110_cpu_number(void);
apr_t	m88110_apr_cmode(void);
apr_t	m88410_apr_cmode(void);
apr_t	m88110_pte_cmode(void);
void	m88110_set_sapr(apr_t);
void	m88110_set_uapr(apr_t);
void	m88110_tlbis(cpuid_t, vaddr_t, pt_entry_t);
void	m88110_tlbiu(cpuid_t, vaddr_t, pt_entry_t);
void	m88110_tlbia(cpuid_t);
void	m88110_cache_wbinv(cpuid_t, paddr_t, psize_t);
void	m88410_cache_wbinv(cpuid_t, paddr_t, psize_t);
void	m88110_dcache_wb(cpuid_t, paddr_t, psize_t);
void	m88410_dcache_wb(cpuid_t, paddr_t, psize_t);
void	m88110_icache_inv(cpuid_t, paddr_t, psize_t);
void	m88410_icache_inv(cpuid_t, paddr_t, psize_t);
void	m88110_dma_cachectl(paddr_t, psize_t, int);
void	m88110_dma_cachectl_local(paddr_t, psize_t, int);
void	m88410_dma_cachectl(paddr_t, psize_t, int);
void	m88410_dma_cachectl_local(paddr_t, psize_t, int);
void	m88110_initialize_cpu(cpuid_t);
void	m88410_initialize_cpu(cpuid_t);

/*
 * This is the function table for the MC88110 built-in CMMUs without
 * external 88410.
 */
const struct cmmu_p cmmu88110 = {
	m88110_init,
	m88110_batc_setup,
	m88110_setup_board_config,
	m88110_cpu_configuration_print,
	m88110_shutdown,
	m88110_cpu_number,
	m88110_apr_cmode,
	m88110_pte_cmode,
	m88110_set_sapr,
	m88110_set_uapr,
	m88110_tlbis,
	m88110_tlbiu,
	m88110_tlbia,
	m88110_cache_wbinv,
	m88110_dcache_wb,
	m88110_icache_inv,
	m88110_dma_cachectl,
#ifdef MULTIPROCESSOR
	m88110_dma_cachectl_local,
	m88110_initialize_cpu,
#endif
};

/*
 * This is the function table for the MC88110 built-in CMMUs with
 * external 88410.
 */
const struct cmmu_p cmmu88410 = {
	m88410_init,
	m88110_batc_setup,
	m88410_setup_board_config,
	m88410_cpu_configuration_print,
	m88110_shutdown,
	m88110_cpu_number,
	m88410_apr_cmode,
	m88110_pte_cmode,
	m88110_set_sapr,
	m88110_set_uapr,
	m88110_tlbis,
	m88110_tlbiu,
	m88110_tlbia,
	m88410_cache_wbinv,
	m88410_dcache_wb,
	m88410_icache_inv,
	m88410_dma_cachectl,
#ifdef MULTIPROCESSOR
	m88410_dma_cachectl_local,
	m88410_initialize_cpu,
#endif
};

size_t mc88410_linesz[2] = { 5, 5 };		/* log2 of L2 cache line size */
size_t mc88410_cachesz[2] = { 256, 256 };	/* L2 cache size in KB */

void patc_clear(void);

void m88110_cmmu_wb_locked(paddr_t, psize_t);
void m88110_cmmu_wbinv_locked(paddr_t, psize_t);
void m88110_cmmu_inv_locked(paddr_t, psize_t);

void
patc_clear(void)
{
	int i;

	for (i = 0; i < 32; i++) {
		set_dir(i << 5);
		set_dppu(0);
		set_dppl(0);

		set_iir(i << 5);
		set_ippu(0);
		set_ippl(0);
	}
}

void
m88110_setup_board_config(void)
{
	ncpusfound = 1;
}

void
m88410_setup_board_config(void)
{
	struct mvmeprom_brdid brdid;

	/*
	 * MVME197SP are 01-W3815B04, while MVME197DP are 01-W3815B03.
	 * If the CNFG memory has been lost and the board is a 197SP,
	 * we'll just fail to spin up the non-existing second processor.
	 */
	bzero(&brdid, sizeof(brdid));
	bugbrdid(&brdid);
	if (bcmp(brdid.pwa, "01-W3815B04", 11) == 0)
		ncpusfound = 1;
	else
		ncpusfound = 2;
}

/*
 * Should only be called after the calling cpus knows its cpu
 * number and master/slave status. Should be called first
 * by the master, before the slaves are started.
 */
void
m88110_cpu_configuration_print(int master)
{
	int pid = get_cpu_pid();
	int proctype = (pid & PID_ARN) >> ARN_SHIFT;
	int procvers = (pid & PID_VN) >> VN_SHIFT;
	int cpu = cpu_number();

	printf("cpu%d: ", cpu);
	switch (proctype) {
	default:
		printf("unknown model arch 0x%x version 0x%x",
		    proctype, procvers);
		break;
	case ARN_88110:
		printf("M88110 version 0x%x, 8K I/D caches (32b/l)", procvers);
		break;
	}
	printf("\n");
}

void
m88410_cpu_configuration_print(int master)
{
	int cpu = cpu_number();

	m88110_cpu_configuration_print(master);
	printf("cpu%d: external M88410 %dK cache controller (%db/l)\n",
	    cpu, mc88410_cachesz[cpu], 1 << mc88410_linesz[cpu]);

#ifdef MULTIPROCESSOR
	/*
	 * Mark us as allowing IPIs now.
	 */
	*(volatile u_int8_t *)(BS_BASE + BS_CPINT) = BS_CPI_ICLR | BS_CPI_IEN;
#endif
}

/*
 * CMMU initialization routine
 */
cpuid_t
m88110_init(void)
{
	cpuid_t cpu;

	cpu = m88110_cpu_number();
	m88110_initialize_cpu(cpu);
	return (cpu);
}

cpuid_t
m88410_init(void)
{
	cpuid_t cpu;

	cpu = m88110_cpu_number();
	m88410_initialize_cpu(cpu);
	return (cpu);
}

void
m88110_batc_setup(cpuid_t cpu, apr_t cmode)
{
}

cpuid_t
m88110_cpu_number(void)
{
	u_int16_t gcsr;

	gcsr = *(volatile u_int16_t *)(BS_BASE + BS_GCSR);

	return ((gcsr & BS_GCSR_CPUID) != 0 ? 1 : 0);
}

void
m88110_initialize_cpu(cpuid_t cpu)
{
	struct cpu_info *ci;
	u_int ictl, dctl;
	int i;
#ifdef i_know_what_i_am_doing
	int procvers = (get_cpu_pid() & PID_VN) >> VN_SHIFT;
#endif

	ci = &m88k_cpus[cpu];

	/* clear BATCs */
	for (i = 0; i < 8; i++) {
		set_dir(i);
		set_dbp(0);
		set_iir(i);
		set_ibp(0);
	}

	/* clear PATCs */
	patc_clear();

	ictl = BATC_512K | CMMU_ICTL_DID | CMMU_ICTL_CEN | CMMU_ICTL_BEN;

	/*
	 * 88110 errata #10 (4.2) or #2 (5.1.1):
	 * ``Under some circumstances, the 88110 may incorrectly latch data
	 *   as it comes from the bus.
	 *   [...]
	 *   It is the data matching mechanism that may give corrupt data to
	 *   the register files.
	 *   Suggested fix: Set the Data Matching Disable bit (bit 2) of the
	 *   DCTL.  This bit is not documented in the user's manual. This bit
	 *   is only present for debug purposes and its functionality should
	 *   not be depended upon long term.''
	 *
	 * 88110 errata #5 (5.1.1):
	 * ``Setting the xmem bit in the dctl register to perform st/ld
	 *   xmems can cause the cpu to hang if a st instruction follows the
	 *   xmem.
	 *   Work-Around: do not set the xmem bit in dctl, or separate st
	 *   from xmem instructions.''
	 */
	dctl = BATC_512K | CMMU_DCTL_CEN | CMMU_DCTL_ADS;
	dctl |= CMMU_DCTL_RSVD1; /* Data Matching Disable */

	/*
	 * 88110 rev 4.2 errata #1:
	 * ``Under certain conditions involving exceptions, with branch
	 *   prediction enabled, the CPU may hang.
	 *   Suggested fix: Clear the PREN bit of the ICTL.  This will
	 *   disable branch prediction.''
	 *
	 * ...but this errata becomes...
	 *
	 * 88110 rev 5.1 errata #1:
	 * ``Under certain conditions involving exceptions, with branch
	 *   prediction enabled and decoupled loads/stores enabled, load
	 *   instructions may complete incorrectly or stores may execute
	 *   to the wrong. address.
	 *   Suggested fix: Clear the PREN bit of the ICTL or the DEN bit
	 *   of the DCTL.''
	 *
	 * Unfortunately, while it would be nice to be able to enable
	 * branch prediction on later models (which gives better
	 * performance than data cache decoupling), the CPU hang can
	 * still occur after hitting several SFU instructions in a row,
	 * something crashme is good at producing.
	 */
#ifdef i_know_what_i_am_doing
	if (procvers >= 0xf)	/* > 0xb ? */
		ictl |= CMMU_ICTL_PREN;
	else
#endif
		dctl |= CMMU_DCTL_DEN;

	mc88110_inval_inst();		/* clear instruction cache & TIC */
	mc88110_inval_data();		/* clear data cache */

	set_ictl(ictl);
	set_dctl(dctl);

	set_isr(0);
	set_dsr(0);

	ci->ci_zeropage = m88110_zeropage;
	ci->ci_copypage = m88110_copypage;
}

void
m88410_initialize_cpu(cpuid_t cpu)
{
	u_int dctl;
	uint32_t tcr1, tcr2;
	uint clkspeed, lines, linelog;

	m88110_initialize_cpu(cpu);
	dctl = get_dctl();
	dctl |= CMMU_DCTL_SEN;
	set_dctl(dctl);

	/*
	 * There does not seem to be an easy way to figure out the size of
	 * the secondary cache.  According to the 197SP/DP documentation,
	 * the L2 configuration is always 256KB and 32 bytes per line.
	 * However, the 88410 documentation mentions 512KB and 1MB as
	 * possible configurations, and there might have been some late
	 * 197SP/DP models fitted with more than 256KB of L2.
	 *
	 * Timing the invalidate operation is good enough to let us know
	 * how many cache lines are available (it will take two clock
	 * cycles per line), and the ECDM configuration register will tell
	 * us the cache line size.
	 */

	/* enable BusSwitch timer1 */
	*(volatile uint8_t *)(BS_BASE + BS_TINT1) = 0;
	*(volatile uint8_t *)(BS_BASE + BS_TCTRL1) =
	    BS_TCTRL_CEN | BS_TCTRL_COVF;
	*(volatile uint32_t *)(BS_BASE + BS_TCOMP1) = 0xffffffff;

	CMMU_LOCK;
	tcr1 = *(volatile uint32_t *)(BS_BASE + BS_TCOUNT1);
	mc88410_inv();	/* clear external data cache */
	tcr2 = *(volatile uint32_t *)(BS_BASE + BS_TCOUNT1);
	CMMU_UNLOCK;

	mc88410_linesz[cpu] = *(volatile uint8_t *)(ECDM_BASE) & 0x40 ? 6 : 5;
	clkspeed = 256 - *(volatile uint8_t *)(BS_BASE + BS_PADJUST);
	lines = ((tcr2 - tcr1) * clkspeed) >> 1;
	for (linelog = 16; linelog != 12; linelog--)
		if ((lines >> linelog) != 0) {
			mc88410_cachesz[cpu] =
			    1 << (linelog + mc88410_linesz[cpu] - 10);
			break;
		}
}

/*
 * Just before poweroff or reset....
 */
void
m88110_shutdown(void)
{
}

apr_t
m88110_apr_cmode(void)
{
	return CACHE_DFL;
}

apr_t
m88410_apr_cmode(void)
{
	return CACHE_WT;
}

apr_t
m88110_pte_cmode(void)
{
	return CACHE_WT;
}

void
m88110_set_sapr(apr_t ap)
{
	u_int ictl, dctl;

	set_icmd(CMMU_ICMD_INV_SATC);
	set_dcmd(CMMU_DCMD_INV_SATC);

	ictl = get_ictl();
	dctl = get_dctl();

	set_isap(ap);
	set_dsap(ap);

	patc_clear();

	set_icmd(CMMU_ICMD_INV_UATC);
	set_icmd(CMMU_ICMD_INV_SATC);
	set_dcmd(CMMU_DCMD_INV_UATC);
	set_dcmd(CMMU_DCMD_INV_SATC);

	/* Enable translation */
	ictl |= CMMU_ICTL_MEN | CMMU_ICTL_HTEN;
	dctl |= CMMU_DCTL_MEN | CMMU_DCTL_HTEN;
	set_ictl(ictl);
	set_dctl(dctl);
}

void
m88110_set_uapr(apr_t ap)
{
	set_iuap(ap);
	set_duap(ap);

	set_icmd(CMMU_ICMD_INV_UATC);
	set_dcmd(CMMU_DCMD_INV_UATC);

	/* We need to at least invalidate the TIC, as it is va-addressed */
	set_icmd(CMMU_ICMD_INV_TIC);
}

/*
 *	Functions that invalidate or update TLB entries.
 */

void
m88110_tlbis(cpuid_t cpu, vaddr_t va, pt_entry_t pte)
{
	uint32_t psr, isr, dsr;

#ifdef MULTIPROCESSOR
	struct cpu_info *ci = curcpu();

	if (cpu != ci->ci_cpuid) {
		m197_send_complex_ipi(CI_IPI_TLB_FLUSH_KERNEL, cpu, va, pte);
		return;
	}
#endif

	psr = get_psr();
	set_psr(psr | PSR_IND);

	/*
	 * Probe for an existing TLB entry for the given page, in both
	 * ITLB and DTLB.
	 */

	set_isar(va);
	set_dsar(va);
	set_icmd(CMMU_ICMD_PRB_SUPR);
	set_dcmd(CMMU_DCMD_PRB_SUPR);
	isr = get_isr();
	dsr = get_dsr();

	/*
	 * Update entries with the new PTE, if found.
	 */

	if (isr & CMMU_ISR_PH) {
		set_ippu((va & PATC_VA_MASK) | PATC_SO);
		set_ippl(pte);
	}
	if (dsr & CMMU_DSR_PH) {
		set_dppu((va & PATC_VA_MASK) | PATC_SO);
		set_dppl(pte);
	}

	set_psr(psr);
}

void
m88110_tlbiu(cpuid_t cpu, vaddr_t va, pt_entry_t pte)
{
	u_int32_t psr, isr, dsr;
#ifdef MULTIPROCESSOR
	struct cpu_info *ci = curcpu();

	if (cpu != ci->ci_cpuid) {
		m197_send_complex_ipi(CI_IPI_TLB_FLUSH_USER, cpu, va, pte);
		return;
	}
#endif

	psr = get_psr();
	set_psr(psr | PSR_IND);

	/*
	 * Probe for an existing TLB entry for the given page, in both
	 * ITLB and DTLB.
	 */

	set_isar(va);
	set_dsar(va);
	set_icmd(CMMU_ICMD_PRB_USER);
	set_dcmd(CMMU_DCMD_PRB_USER);
	isr = get_isr();
	dsr = get_dsr();

	/*
	 * Update entries with the new PTE, if found.
	 */

	if (isr & CMMU_ISR_PH) {
		set_ippu(va & PATC_VA_MASK);
		set_ippl(pte);
	}
	if (dsr & CMMU_DSR_PH) {
		set_dppu(va & PATC_VA_MASK);
		set_dppl(pte);
	}

	set_psr(psr);
}

void
m88110_tlbia(cpuid_t cpu)
{
	u_int32_t psr;

	psr = get_psr();
	set_psr(psr | PSR_IND);
	/* always invoked on the current processor, no need to check */
	set_icmd(CMMU_ICMD_INV_UATC);
	set_dcmd(CMMU_DCMD_INV_UATC);
	set_psr(psr);
}

/*
 *	Functions that invalidate caches.
 */

/*
 * 88110 general information #22:
 * ``Issuing a command to flush and invalidate the data cache while the
 *   dcache is disabled (CEN = 0 in dctl) will cause problems.  Do not
 *   flush a disabled data cache.  In general, there is no reason to
 *   perform this operation with the cache disabled, since it may be
 *   incoherent with the proper state of memory.  Before 5.0 the flush
 *   command was treated like a nop when the cache was disabled.  This
 *   is no longer the case.''
 *
 * Since we always enable the data cache, and no cmmu cache operation
 * will occur before we do, it is not necessary to pay attention to this.
 */

#ifdef MULTIPROCESSOR
/*
 * 88110 rev 4.2 errata #17:
 * ``A copyback initiated by a flush page/line with invalidate command,
 *   which is retried on the external bus, and is preceded by a snoop
 *   copyback before the retry cycle occurs, can be incorrectly marked
 *   as invalid, and not copied back to memory.
 *   Suggested fix: Use flush page/line followed by flush page/line with
 *   invalidate to avoid this condition.''
 *
 * This really only matters to us when running a MULTIPROCESSOR kernel
 * (otherwise there is no snooping happening), and given the intrusive
 * changes it requires, we define a specific symbol to enable the suggested
 * workaround.
 */
#define	ENABLE_88110_ERRATA_17
#endif

#define	trunc_cache_line(a)	((a) & ~(MC88110_CACHE_LINE - 1))
#define	round_cache_line(a)	trunc_cache_line((a) + MC88110_CACHE_LINE - 1)

/*
 * invalidate I$, writeback and invalidate D$
 */

void
m88110_cache_wbinv(cpuid_t cpu, paddr_t pa, psize_t size)
{
	u_int32_t psr;
	psize_t count;

	size = round_cache_line(pa + size) - trunc_cache_line(pa);
	pa = trunc_cache_line(pa);

	psr = get_psr();
	set_psr(psr | PSR_IND);

	mc88110_inval_inst();
	while (size != 0) {
		if ((pa & PAGE_MASK) == 0 && size >= PAGE_SIZE) {
#ifdef ENABLE_88110_ERRATA_17
			mc88110_wb_data_page(pa);
#endif
			mc88110_wbinv_data_page(pa);
			count = PAGE_SIZE;
		} else {
#ifdef ENABLE_88110_ERRATA_17
			mc88110_wb_data_line(pa);
#endif
			mc88110_wbinv_data_line(pa);
			count = MC88110_CACHE_LINE;
		}
		pa += count;
		size -= count;
	}

	set_psr(psr);
}

void
m88410_cache_wbinv(cpuid_t cpu, paddr_t pa, psize_t size)
{
	u_int32_t psr;
	psize_t count;
#ifdef MULTIPROCESSOR
	struct cpu_info *ci = curcpu();

	if (cpu != ci->ci_cpuid) {
		m197_send_complex_ipi(CI_IPI_CACHE_FLUSH, cpu, pa, size);
		return;
	}
#endif

	size = round_cache_line(pa + size) - trunc_cache_line(pa);
	pa = trunc_cache_line(pa);

	psr = get_psr();
	set_psr(psr | PSR_IND);

	mc88110_inval_inst();
	while (size != 0) {
		if ((pa & PAGE_MASK) == 0 && size >= PAGE_SIZE) {
#ifdef ENABLE_88110_ERRATA_17
			mc88110_wb_data_page(pa);
#endif
			mc88110_wbinv_data_page(pa);
			count = PAGE_SIZE;
		} else {
#ifdef ENABLE_88110_ERRATA_17
			mc88110_wb_data_line(pa);
#endif
			mc88110_wbinv_data_line(pa);
			count = MC88110_CACHE_LINE;
		}
		pa += count;
		size -= count;
	}

	CMMU_LOCK;
	mc88410_wb();
	CMMU_UNLOCK;

	set_psr(psr);
}

/*
 * writeback D$
 */

void
m88110_dcache_wb(cpuid_t cpu, paddr_t pa, psize_t size)
{
	u_int32_t psr;
	psize_t count;

	size = round_cache_line(pa + size) - trunc_cache_line(pa);
	pa = trunc_cache_line(pa);

	psr = get_psr();
	set_psr(psr | PSR_IND);

	while (size != 0) {
		if ((pa & PAGE_MASK) == 0 && size >= PAGE_SIZE) {
			mc88110_wb_data_page(pa);
			count = PAGE_SIZE;
		} else {
			mc88110_wb_data_line(pa);
			count = MC88110_CACHE_LINE;
		}
		pa += count;
		size -= count;
	}

	set_psr(psr);
}

void
m88410_dcache_wb(cpuid_t cpu, paddr_t pa, psize_t size)
{
	u_int32_t psr;
	psize_t count;
#ifdef MULTIPROCESSOR
	struct cpu_info *ci = curcpu();

	if (cpu != ci->ci_cpuid) {
		m197_send_complex_ipi(CI_IPI_CACHE_FLUSH, cpu, pa, size);
		return;
	}
#endif

	size = round_cache_line(pa + size) - trunc_cache_line(pa);
	pa = trunc_cache_line(pa);

	psr = get_psr();
	set_psr(psr | PSR_IND);

	while (size != 0) {
		if ((pa & PAGE_MASK) == 0 && size >= PAGE_SIZE) {
			mc88110_wb_data_page(pa);
			count = PAGE_SIZE;
		} else {
			mc88110_wb_data_line(pa);
			count = MC88110_CACHE_LINE;
		}
		pa += count;
		size -= count;
	}

	CMMU_LOCK;
	mc88410_wb();
	CMMU_UNLOCK;

	set_psr(psr);
}

/*
 * invalidate I$
 */

void
m88110_icache_inv(cpuid_t cpu, paddr_t pa, psize_t size)
{
	/* atomic so no psr games */
	mc88110_inval_inst();
}

void
m88410_icache_inv(cpuid_t cpu, paddr_t pa, psize_t size)
{
	u_int32_t psr;
#ifdef MULTIPROCESSOR
	struct cpu_info *ci = curcpu();

	if (cpu != ci->ci_cpuid) {
		m197_send_complex_ipi(CI_IPI_ICACHE_FLUSH, cpu, pa, size);
		return;
	}
#endif

	psr = get_psr();
	set_psr(psr | PSR_IND);

	mc88110_inval_inst();
	CMMU_LOCK;
	mc88410_wb();
	CMMU_UNLOCK;

	set_psr(psr);
}

/*
 * writeback D$
 */
void
m88110_cmmu_wb_locked(paddr_t pa, psize_t size)
{
	if (size <= MC88110_CACHE_LINE)
		mc88110_wb_data_line(pa);
	else
		mc88110_wb_data_page(pa);
}

/*
 * writeback and invalidate D$
 */
void
m88110_cmmu_wbinv_locked(paddr_t pa, psize_t size)
{
	if (size <= MC88110_CACHE_LINE) {
#ifdef ENABLE_88110_ERRATA_17
		mc88110_wb_data_line(pa);
#endif
		mc88110_wbinv_data_line(pa);
	} else {
#ifdef ENABLE_88110_ERRATA_17
		mc88110_wb_data_page(pa);
#endif
		mc88110_wbinv_data_page(pa);
	}
}

/*
 * invalidate D$
 */
void
m88110_cmmu_inv_locked(paddr_t pa, psize_t size)
{
	/*
	 * I'd love to do this...

	if (size <= MC88110_CACHE_LINE)
		mc88110_inval_data_line(pa);
	else
		mc88110_inval_data_page(pa);

	 * ... but there is no mc88110_inval_data_page(). Callers know
	 * this and always do this line-by-line.
	 */
	mc88110_inval_data_line(pa);
}

/*
 * High level cache handling functions (used by bus_dma).
 */

#ifdef MULTIPROCESSOR
void
m88110_dma_cachectl_local(paddr_t _pa, psize_t _size, int op)
{
	/* Obviously nothing to do. */
}
#endif

void
m88110_dma_cachectl(paddr_t _pa, psize_t _size, int op)
{
	u_int32_t psr;
	paddr_t pa;
	psize_t size, count;
	void (*flusher)(paddr_t, psize_t);
	uint8_t lines[2 * MC88110_CACHE_LINE];
	paddr_t pa1, pa2;
	psize_t sz1, sz2;

	pa = trunc_cache_line(_pa);
	size = round_cache_line(_pa + _size) - pa;
	sz1 = sz2 = 0;

	switch (op) {
	case DMA_CACHE_SYNC:
		flusher = m88110_cmmu_wb_locked;
		break;
	case DMA_CACHE_SYNC_INVAL:
		flusher = m88110_cmmu_wbinv_locked;
		break;
	default:
	case DMA_CACHE_INV:
		pa1 = pa;
		sz1 = _pa - pa1;
		pa2 = _pa + _size;
		sz2 = pa + size - pa2;
		flusher = m88110_cmmu_inv_locked;
		break;
	}

	psr = get_psr();
	set_psr(psr | PSR_IND);

	if (op != DMA_CACHE_SYNC)
		mc88110_inval_inst();
	if (flusher == m88110_cmmu_inv_locked) {
		/*
		 * Preserve the data from the incomplete cache lines about
		 * to be invalidated, if necessary.
		 */
		if (sz1 != 0)
			bcopy((void *)pa1, lines, sz1);
		if (sz2 != 0)
			bcopy((void *)pa2, lines + MC88110_CACHE_LINE, sz2);

		while (size != 0) {
			count = MC88110_CACHE_LINE;
			(*flusher)(pa, count);
			pa += count;
			size -= count;
		}

		/*
		 * Restore data from the incomplete cache lines having
		 * been invalidated, if necessary.
		 */
		if (sz1 != 0)
			bcopy(lines, (void *)pa1, sz1);
		if (sz2 != 0)
			bcopy(lines + MC88110_CACHE_LINE, (void *)pa2, sz2);
		if (sz1 != 0)
			m88110_cmmu_wbinv_locked(pa1, MC88110_CACHE_LINE);
		if (sz2 != 0) {
			pa2 = trunc_cache_line(pa2);
			m88110_cmmu_wbinv_locked(pa2, MC88110_CACHE_LINE);
		}
	} else {
		while (size != 0) {
			count = (pa & PAGE_MASK) == 0 && size >= PAGE_SIZE ?
			    PAGE_SIZE : MC88110_CACHE_LINE;
			(*flusher)(pa, count);
			pa += count;
			size -= count;
		}
	}

	set_psr(psr);
}

void
m88410_dma_cachectl_local(paddr_t _pa, psize_t _size, int op)
{
	u_int32_t psr;
	paddr_t pa;
	psize_t size, count;
	void (*flusher)(paddr_t, psize_t);
	uint8_t lines[2 * MC88110_CACHE_LINE];
	paddr_t pa1, pa2;
	psize_t sz1, sz2;

	pa = trunc_cache_line(_pa);
	size = round_cache_line(_pa + _size) - pa;
	sz1 = sz2 = 0;

	switch (op) {
	case DMA_CACHE_SYNC:
		flusher = m88110_cmmu_wb_locked;
		break;
	case DMA_CACHE_SYNC_INVAL:
		flusher = m88110_cmmu_wbinv_locked;
		break;
	default:
	case DMA_CACHE_INV:
		pa1 = pa;
		sz1 = _pa - pa1;
		pa2 = _pa + _size;
		sz2 = pa + size - pa2;
		flusher = m88110_cmmu_inv_locked;
		break;
	}

	psr = get_psr();
	set_psr(psr | PSR_IND);

	if (op != DMA_CACHE_SYNC)
		mc88110_inval_inst();
	if (flusher == m88110_cmmu_inv_locked) {
		/*
		 * Preserve the data from the incomplete cache lines about
		 * to be invalidated, if necessary.
		 */
		if (sz1 != 0)
			bcopy((void *)pa1, lines, sz1);
		if (sz2 != 0)
			bcopy((void *)pa2, lines + MC88110_CACHE_LINE, sz2);

		while (size != 0) {
			count = MC88110_CACHE_LINE;
			(*flusher)(pa, count);
			pa += count;
			size -= count;
		}

		/*
		 * Restore data from the incomplete cache lines having
		 * been invalidated, if necessary.
		 */
		if (sz1 != 0)
			bcopy(lines, (void *)pa1, sz1);
		if (sz2 != 0)
			bcopy(lines + MC88110_CACHE_LINE, (void *)pa2, sz2);
		if (sz1 != 0)
			m88110_cmmu_wbinv_locked(pa1, MC88110_CACHE_LINE);
		if (sz2 != 0) {
			pa2 = trunc_cache_line(pa2);
			m88110_cmmu_wbinv_locked(pa2, MC88110_CACHE_LINE);
		}
	} else {
		while (size != 0) {
			count = (pa & PAGE_MASK) == 0 && size >= PAGE_SIZE ?
			    PAGE_SIZE : MC88110_CACHE_LINE;
			(*flusher)(pa, count);
			pa += count;
			size -= count;
		}
	}


	CMMU_LOCK;
	if (op == DMA_CACHE_SYNC) {
		/*
		 * Enlarge the range to integral pages, to match the
		 * 88410 operation granularity.
		 */
		pa = trunc_page(_pa);
		size = trunc_page(_pa + _size) - pa;

		while (size != 0) {
			mc88410_wb_page(pa);
			pa += PAGE_SIZE;
			size -= PAGE_SIZE;
		}
	} else {
		mc88410_wbinv();
	}
	CMMU_UNLOCK;

	set_psr(psr);
}

void
m88410_dma_cachectl(paddr_t _pa, psize_t _size, int op)
{
#ifdef MULTIPROCESSOR
	paddr_t pa;
	psize_t size;
#endif

	m88410_dma_cachectl_local(_pa, _size, op);
#ifdef MULTIPROCESSOR
	/*
	 * Since snooping is enabled, all we need is to propagate invalidate
	 * requests if necessary.
	 *
	 * Note that we round the range to integral cache lines, in order
	 * to avoid trying to preserve incomplete lines - this has already
	 * been done by the cachectl_local() call above, and as long as one
	 * cpu has the correct data in its cache, it's not lost.
	 */
	if (op != DMA_CACHE_SYNC) {
		pa = trunc_cache_line(_pa);
		size = round_cache_line(_pa + _size) - pa;
		m197_broadcast_complex_ipi(CI_IPI_DMA_CACHECTL, pa, size);
	}
#endif
}
