
ubuntu-preinstalled/newgrp:     file format elf32-littlearm


Disassembly of section .init:

000013bc <.init>:
    13bc:	push	{r3, lr}
    13c0:	bl	27bc <__assert_fail@plt+0xfc8>
    13c4:	pop	{r3, pc}

Disassembly of section .plt:

000013c8 <calloc@plt-0x14>:
    13c8:	push	{lr}		; (str lr, [sp, #-4]!)
    13cc:	ldr	lr, [pc, #4]	; 13d8 <calloc@plt-0x4>
    13d0:	add	lr, pc, lr
    13d4:	ldr	pc, [lr, #8]!
    13d8:	andeq	r4, r1, ip, lsl #21

000013dc <calloc@plt>:
    13dc:	add	ip, pc, #0, 12
    13e0:	add	ip, ip, #20, 20	; 0x14000
    13e4:	ldr	pc, [ip, #2700]!	; 0xa8c

000013e8 <endgrent@plt>:
    13e8:	add	ip, pc, #0, 12
    13ec:	add	ip, ip, #20, 20	; 0x14000
    13f0:	ldr	pc, [ip, #2692]!	; 0xa84

000013f4 <getpwuid_r@plt>:
    13f4:	add	ip, pc, #0, 12
    13f8:	add	ip, ip, #20, 20	; 0x14000
    13fc:	ldr	pc, [ip, #2684]!	; 0xa7c

00001400 <strcmp@plt>:
    1400:	add	ip, pc, #0, 12
    1404:	add	ip, ip, #20, 20	; 0x14000
    1408:	ldr	pc, [ip, #2676]!	; 0xa74

0000140c <__cxa_finalize@plt>:
    140c:	add	ip, pc, #0, 12
    1410:	add	ip, ip, #20, 20	; 0x14000
    1414:	ldr	pc, [ip, #2668]!	; 0xa6c

00001418 <getlogin@plt>:
    1418:	add	ip, pc, #0, 12
    141c:	add	ip, ip, #20, 20	; 0x14000
    1420:	ldr	pc, [ip, #2660]!	; 0xa64

00001424 <strtol@plt>:
    1424:	add	ip, pc, #0, 12
    1428:	add	ip, ip, #20, 20	; 0x14000
    142c:	ldr	pc, [ip, #2652]!	; 0xa5c

00001430 <strcspn@plt>:
    1430:	add	ip, pc, #0, 12
    1434:	add	ip, ip, #20, 20	; 0x14000
    1438:	ldr	pc, [ip, #2644]!	; 0xa54

0000143c <getuid@plt>:
    143c:	add	ip, pc, #0, 12
    1440:	add	ip, ip, #20, 20	; 0x14000
    1444:	ldr	pc, [ip, #2636]!	; 0xa4c

00001448 <free@plt>:
    1448:			; <UNDEFINED> instruction: 0xe7fd4778
    144c:	add	ip, pc, #0, 12
    1450:	add	ip, ip, #20, 20	; 0x14000
    1454:	ldr	pc, [ip, #2624]!	; 0xa40

00001458 <fgets@plt>:
    1458:	add	ip, pc, #0, 12
    145c:	add	ip, ip, #20, 20	; 0x14000
    1460:	ldr	pc, [ip, #2616]!	; 0xa38

00001464 <ferror@plt>:
    1464:	add	ip, pc, #0, 12
    1468:	add	ip, ip, #20, 20	; 0x14000
    146c:	ldr	pc, [ip, #2608]!	; 0xa30

00001470 <memcpy@plt>:
    1470:	add	ip, pc, #0, 12
    1474:	add	ip, ip, #20, 20	; 0x14000
    1478:	ldr	pc, [ip, #2600]!	; 0xa28

0000147c <signal@plt>:
    147c:	add	ip, pc, #0, 12
    1480:	add	ip, ip, #20, 20	; 0x14000
    1484:	ldr	pc, [ip, #2592]!	; 0xa20

00001488 <sleep@plt>:
    1488:	add	ip, pc, #0, 12
    148c:	add	ip, ip, #20, 20	; 0x14000
    1490:	ldr	pc, [ip, #2584]!	; 0xa18

00001494 <stpcpy@plt>:
    1494:	add	ip, pc, #0, 12
    1498:	add	ip, ip, #20, 20	; 0x14000
    149c:	ldr	pc, [ip, #2576]!	; 0xa10

000014a0 <dcgettext@plt>:
    14a0:	add	ip, pc, #0, 12
    14a4:	add	ip, ip, #20, 20	; 0x14000
    14a8:	ldr	pc, [ip, #2568]!	; 0xa08

000014ac <__strncpy_chk@plt>:
    14ac:	add	ip, pc, #0, 12
    14b0:	add	ip, ip, #20, 20	; 0x14000
    14b4:	ldr	pc, [ip, #2560]!	; 0xa00

000014b8 <strdup@plt>:
    14b8:	add	ip, pc, #0, 12
    14bc:	add	ip, ip, #20, 20	; 0x14000
    14c0:	ldr	pc, [ip, #2552]!	; 0x9f8

000014c4 <__stack_chk_fail@plt>:
    14c4:	add	ip, pc, #0, 12
    14c8:	add	ip, ip, #20, 20	; 0x14000
    14cc:	ldr	pc, [ip, #2544]!	; 0x9f0

000014d0 <rewind@plt>:
    14d0:			; <UNDEFINED> instruction: 0xe7fd4778
    14d4:	add	ip, pc, #0, 12
    14d8:	add	ip, ip, #20, 20	; 0x14000
    14dc:	ldr	pc, [ip, #2532]!	; 0x9e4

000014e0 <sysconf@plt>:
    14e0:	add	ip, pc, #0, 12
    14e4:	add	ip, ip, #20, 20	; 0x14000
    14e8:	ldr	pc, [ip, #2524]!	; 0x9dc

000014ec <realloc@plt>:
    14ec:	add	ip, pc, #0, 12
    14f0:	add	ip, ip, #20, 20	; 0x14000
    14f4:	ldr	pc, [ip, #2516]!	; 0x9d4

000014f8 <audit_open@plt>:
    14f8:	add	ip, pc, #0, 12
    14fc:	add	ip, ip, #20, 20	; 0x14000
    1500:	ldr	pc, [ip, #2508]!	; 0x9cc

00001504 <textdomain@plt>:
    1504:	add	ip, pc, #0, 12
    1508:	add	ip, ip, #20, 20	; 0x14000
    150c:	ldr	pc, [ip, #2500]!	; 0x9c4

00001510 <chdir@plt>:
    1510:	add	ip, pc, #0, 12
    1514:	add	ip, ip, #20, 20	; 0x14000
    1518:	ldr	pc, [ip, #2492]!	; 0x9bc

0000151c <strcasecmp@plt>:
    151c:	add	ip, pc, #0, 12
    1520:	add	ip, ip, #20, 20	; 0x14000
    1524:	ldr	pc, [ip, #2484]!	; 0x9b4

00001528 <perror@plt>:
    1528:	add	ip, pc, #0, 12
    152c:	add	ip, ip, #20, 20	; 0x14000
    1530:	ldr	pc, [ip, #2476]!	; 0x9ac

00001534 <setgroups@plt>:
    1534:	add	ip, pc, #0, 12
    1538:	add	ip, ip, #20, 20	; 0x14000
    153c:	ldr	pc, [ip, #2468]!	; 0x9a4

00001540 <waitpid@plt>:
    1540:	add	ip, pc, #0, 12
    1544:	add	ip, ip, #20, 20	; 0x14000
    1548:	ldr	pc, [ip, #2460]!	; 0x99c

0000154c <strcpy@plt>:
    154c:			; <UNDEFINED> instruction: 0xe7fd4778
    1550:	add	ip, pc, #0, 12
    1554:	add	ip, ip, #20, 20	; 0x14000
    1558:	ldr	pc, [ip, #2448]!	; 0x990

0000155c <getenv@plt>:
    155c:	add	ip, pc, #0, 12
    1560:	add	ip, ip, #20, 20	; 0x14000
    1564:	ldr	pc, [ip, #2440]!	; 0x988

00001568 <setgid@plt>:
    1568:	add	ip, pc, #0, 12
    156c:	add	ip, ip, #20, 20	; 0x14000
    1570:	ldr	pc, [ip, #2432]!	; 0x980

00001574 <malloc@plt>:
    1574:	add	ip, pc, #0, 12
    1578:	add	ip, ip, #20, 20	; 0x14000
    157c:	ldr	pc, [ip, #2424]!	; 0x978

00001580 <__libc_start_main@plt>:
    1580:	add	ip, pc, #0, 12
    1584:	add	ip, ip, #20, 20	; 0x14000
    1588:	ldr	pc, [ip, #2416]!	; 0x970

0000158c <strerror@plt>:
    158c:	add	ip, pc, #0, 12
    1590:	add	ip, ip, #20, 20	; 0x14000
    1594:	ldr	pc, [ip, #2408]!	; 0x968

00001598 <closelog@plt>:
    1598:	add	ip, pc, #0, 12
    159c:	add	ip, ip, #20, 20	; 0x14000
    15a0:	ldr	pc, [ip, #2400]!	; 0x960

000015a4 <__gmon_start__@plt>:
    15a4:	add	ip, pc, #0, 12
    15a8:	add	ip, ip, #20, 20	; 0x14000
    15ac:	ldr	pc, [ip, #2392]!	; 0x958

000015b0 <kill@plt>:
    15b0:	add	ip, pc, #0, 12
    15b4:	add	ip, ip, #20, 20	; 0x14000
    15b8:	ldr	pc, [ip, #2384]!	; 0x950

000015bc <__ctype_b_loc@plt>:
    15bc:	add	ip, pc, #0, 12
    15c0:	add	ip, ip, #20, 20	; 0x14000
    15c4:	ldr	pc, [ip, #2376]!	; 0x948

000015c8 <getpid@plt>:
    15c8:	add	ip, pc, #0, 12
    15cc:	add	ip, ip, #20, 20	; 0x14000
    15d0:	ldr	pc, [ip, #2368]!	; 0x940

000015d4 <exit@plt>:
    15d4:	add	ip, pc, #0, 12
    15d8:	add	ip, ip, #20, 20	; 0x14000
    15dc:	ldr	pc, [ip, #2360]!	; 0x938

000015e0 <feof@plt>:
    15e0:	add	ip, pc, #0, 12
    15e4:	add	ip, ip, #20, 20	; 0x14000
    15e8:	ldr	pc, [ip, #2352]!	; 0x930

000015ec <strtoul@plt>:
    15ec:	add	ip, pc, #0, 12
    15f0:	add	ip, ip, #20, 20	; 0x14000
    15f4:	ldr	pc, [ip, #2344]!	; 0x928

000015f8 <ttyname@plt>:
    15f8:	add	ip, pc, #0, 12
    15fc:	add	ip, ip, #20, 20	; 0x14000
    1600:	ldr	pc, [ip, #2336]!	; 0x920

00001604 <strlen@plt>:
    1604:	add	ip, pc, #0, 12
    1608:	add	ip, ip, #20, 20	; 0x14000
    160c:	ldr	pc, [ip, #2328]!	; 0x918

00001610 <strchr@plt>:
    1610:	add	ip, pc, #0, 12
    1614:	add	ip, ip, #20, 20	; 0x14000
    1618:	ldr	pc, [ip, #2320]!	; 0x910

0000161c <getpass@plt>:
    161c:	add	ip, pc, #0, 12
    1620:	add	ip, ip, #20, 20	; 0x14000
    1624:	ldr	pc, [ip, #2312]!	; 0x908

00001628 <getpwnam_r@plt>:
    1628:	add	ip, pc, #0, 12
    162c:	add	ip, ip, #20, 20	; 0x14000
    1630:	ldr	pc, [ip, #2304]!	; 0x900

00001634 <getgrnam_r@plt>:
    1634:	add	ip, pc, #0, 12
    1638:	add	ip, ip, #20, 20	; 0x14000
    163c:	ldr	pc, [ip, #2296]!	; 0x8f8

00001640 <__errno_location@plt>:
    1640:	add	ip, pc, #0, 12
    1644:	add	ip, ip, #20, 20	; 0x14000
    1648:	ldr	pc, [ip, #2288]!	; 0x8f0

0000164c <getgid@plt>:
    164c:	add	ip, pc, #0, 12
    1650:	add	ip, ip, #20, 20	; 0x14000
    1654:	ldr	pc, [ip, #2280]!	; 0x8e8

00001658 <memset@plt>:
    1658:	add	ip, pc, #0, 12
    165c:	add	ip, ip, #20, 20	; 0x14000
    1660:	ldr	pc, [ip, #2272]!	; 0x8e0

00001664 <strncpy@plt>:
    1664:	add	ip, pc, #0, 12
    1668:	add	ip, ip, #20, 20	; 0x14000
    166c:	ldr	pc, [ip, #2264]!	; 0x8d8

00001670 <setgrent@plt>:
    1670:	add	ip, pc, #0, 12
    1674:	add	ip, ip, #20, 20	; 0x14000
    1678:	ldr	pc, [ip, #2256]!	; 0x8d0

0000167c <getgrent@plt>:
    167c:	add	ip, pc, #0, 12
    1680:	add	ip, ip, #20, 20	; 0x14000
    1684:	ldr	pc, [ip, #2248]!	; 0x8c8

00001688 <__printf_chk@plt>:
    1688:	add	ip, pc, #0, 12
    168c:	add	ip, ip, #20, 20	; 0x14000
    1690:	ldr	pc, [ip, #2240]!	; 0x8c0

00001694 <endspent@plt>:
    1694:	add	ip, pc, #0, 12
    1698:	add	ip, ip, #20, 20	; 0x14000
    169c:	ldr	pc, [ip, #2232]!	; 0x8b8

000016a0 <getgrgid_r@plt>:
    16a0:	add	ip, pc, #0, 12
    16a4:	add	ip, ip, #20, 20	; 0x14000
    16a8:	ldr	pc, [ip, #2224]!	; 0x8b0

000016ac <__fprintf_chk@plt>:
    16ac:	add	ip, pc, #0, 12
    16b0:	add	ip, ip, #20, 20	; 0x14000
    16b4:	ldr	pc, [ip, #2216]!	; 0x8a8

000016b8 <access@plt>:
    16b8:	add	ip, pc, #0, 12
    16bc:	add	ip, ip, #20, 20	; 0x14000
    16c0:	ldr	pc, [ip, #2208]!	; 0x8a0

000016c4 <fclose@plt>:
    16c4:	add	ip, pc, #0, 12
    16c8:	add	ip, ip, #20, 20	; 0x14000
    16cc:	ldr	pc, [ip, #2200]!	; 0x898

000016d0 <__syslog_chk@plt>:
    16d0:	add	ip, pc, #0, 12
    16d4:	add	ip, ip, #20, 20	; 0x14000
    16d8:	ldr	pc, [ip, #2192]!	; 0x890

000016dc <setlocale@plt>:
    16dc:	add	ip, pc, #0, 12
    16e0:	add	ip, ip, #20, 20	; 0x14000
    16e4:	ldr	pc, [ip, #2184]!	; 0x888

000016e8 <fork@plt>:
    16e8:	add	ip, pc, #0, 12
    16ec:	add	ip, ip, #20, 20	; 0x14000
    16f0:	ldr	pc, [ip, #2176]!	; 0x880

000016f4 <execle@plt>:
    16f4:	add	ip, pc, #0, 12
    16f8:	add	ip, ip, #20, 20	; 0x14000
    16fc:	ldr	pc, [ip, #2168]!	; 0x878

00001700 <endpwent@plt>:
    1700:	add	ip, pc, #0, 12
    1704:	add	ip, ip, #20, 20	; 0x14000
    1708:	ldr	pc, [ip, #2160]!	; 0x870

0000170c <execl@plt>:
    170c:	add	ip, pc, #0, 12
    1710:	add	ip, ip, #20, 20	; 0x14000
    1714:	ldr	pc, [ip, #2152]!	; 0x868

00001718 <strrchr@plt>:
    1718:	add	ip, pc, #0, 12
    171c:	add	ip, ip, #20, 20	; 0x14000
    1720:	ldr	pc, [ip, #2144]!	; 0x860

00001724 <setuid@plt>:
    1724:	add	ip, pc, #0, 12
    1728:	add	ip, ip, #20, 20	; 0x14000
    172c:	ldr	pc, [ip, #2136]!	; 0x858

00001730 <openlog@plt>:
    1730:	add	ip, pc, #0, 12
    1734:	add	ip, ip, #20, 20	; 0x14000
    1738:	ldr	pc, [ip, #2128]!	; 0x850

0000173c <getgroups@plt>:
    173c:	add	ip, pc, #0, 12
    1740:	add	ip, ip, #20, 20	; 0x14000
    1744:	ldr	pc, [ip, #2120]!	; 0x848

00001748 <putc@plt>:
    1748:	add	ip, pc, #0, 12
    174c:	add	ip, ip, #20, 20	; 0x14000
    1750:	ldr	pc, [ip, #2112]!	; 0x840

00001754 <fopen64@plt>:
    1754:	add	ip, pc, #0, 12
    1758:	add	ip, ip, #20, 20	; 0x14000
    175c:	ldr	pc, [ip, #2104]!	; 0x838

00001760 <bindtextdomain@plt>:
    1760:	add	ip, pc, #0, 12
    1764:	add	ip, ip, #20, 20	; 0x14000
    1768:	ldr	pc, [ip, #2096]!	; 0x830

0000176c <audit_log_user_message@plt>:
    176c:	add	ip, pc, #0, 12
    1770:	add	ip, ip, #20, 20	; 0x14000
    1774:	ldr	pc, [ip, #2088]!	; 0x828

00001778 <audit_log_acct_message@plt>:
    1778:	add	ip, pc, #0, 12
    177c:	add	ip, ip, #20, 20	; 0x14000
    1780:	ldr	pc, [ip, #2080]!	; 0x820

00001784 <getspnam_r@plt>:
    1784:	add	ip, pc, #0, 12
    1788:	add	ip, ip, #20, 20	; 0x14000
    178c:	ldr	pc, [ip, #2072]!	; 0x818

00001790 <crypt@plt>:
    1790:	add	ip, pc, #0, 12
    1794:	add	ip, ip, #20, 20	; 0x14000
    1798:	ldr	pc, [ip, #2064]!	; 0x810

0000179c <fputs@plt>:
    179c:			; <UNDEFINED> instruction: 0xe7fd4778
    17a0:	add	ip, pc, #0, 12
    17a4:	add	ip, ip, #20, 20	; 0x14000
    17a8:	ldr	pc, [ip, #2052]!	; 0x804

000017ac <strncmp@plt>:
    17ac:	add	ip, pc, #0, 12
    17b0:	add	ip, ip, #20, 20	; 0x14000
    17b4:	ldr	pc, [ip, #2044]!	; 0x7fc

000017b8 <abort@plt>:
    17b8:	add	ip, pc, #0, 12
    17bc:	add	ip, ip, #20, 20	; 0x14000
    17c0:	ldr	pc, [ip, #2036]!	; 0x7f4

000017c4 <getgrgid@plt>:
    17c4:	add	ip, pc, #0, 12
    17c8:	add	ip, ip, #20, 20	; 0x14000
    17cc:	ldr	pc, [ip, #2028]!	; 0x7ec

000017d0 <getgrnam@plt>:
    17d0:	add	ip, pc, #0, 12
    17d4:	add	ip, ip, #20, 20	; 0x14000
    17d8:	ldr	pc, [ip, #2020]!	; 0x7e4

000017dc <__snprintf_chk@plt>:
    17dc:	add	ip, pc, #0, 12
    17e0:	add	ip, ip, #20, 20	; 0x14000
    17e4:	ldr	pc, [ip, #2012]!	; 0x7dc

000017e8 <strspn@plt>:
    17e8:	add	ip, pc, #0, 12
    17ec:	add	ip, ip, #20, 20	; 0x14000
    17f0:	ldr	pc, [ip, #2004]!	; 0x7d4

000017f4 <__assert_fail@plt>:
    17f4:	add	ip, pc, #0, 12
    17f8:	add	ip, ip, #20, 20	; 0x14000
    17fc:	ldr	pc, [ip, #1996]!	; 0x7cc

Disassembly of section .text:

00001800 <setsgent@@Base-0x29c4>:
    1800:	ldccs	8, cr15, [r8], #-892	; 0xfffffc84
    1804:	ldccc	8, cr15, [r8], #-892	; 0xfffffc84
    1808:	push	{r1, r3, r4, r5, r6, sl, lr}
    180c:	strdlt	r4, [pc], r0
    1810:			; <UNDEFINED> instruction: 0x460c58d3
    1814:	stcvc	8, cr15, [ip], #-892	; 0xfffffc84
    1818:	ldmdavs	fp, {r7, r9, sl, lr}
    181c:			; <UNDEFINED> instruction: 0xf04f930d
    1820:			; <UNDEFINED> instruction: 0xf8df0300
    1824:	ldrbtmi	r3, [pc], #-3108	; 182c <__assert_fail@plt+0x38>
    1828:	stcpl	8, cr15, [r0], #-892	; 0xfffffc84
    182c:	stcvs	8, cr15, [r0], #-892	; 0xfffffc84
    1830:	ldrbtmi	r5, [sp], #-2299	; 0xfffff705
    1834:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    1838:			; <UNDEFINED> instruction: 0xf0019307
    183c:			; <UNDEFINED> instruction: 0xf8dff85d
    1840:	andcs	r1, r6, r4, lsl ip
    1844:			; <UNDEFINED> instruction: 0xf7ff4479
    1848:			; <UNDEFINED> instruction: 0xf8dfef4a
    184c:	strtmi	r1, [r8], -ip, lsl #24
    1850:			; <UNDEFINED> instruction: 0xf7ff4479
    1854:	strtmi	lr, [r8], -r6, lsl #31
    1858:	mrc	7, 2, APSR_nzcv, cr4, cr15, {7}
    185c:			; <UNDEFINED> instruction: 0xf0016820
    1860:			; <UNDEFINED> instruction: 0xf8dff8af
    1864:			; <UNDEFINED> instruction: 0x46313bf8
    1868:	movwls	r5, #26875	; 0x68fb
    186c:			; <UNDEFINED> instruction: 0xf7ff6018
    1870:			; <UNDEFINED> instruction: 0xf8dfedc8
    1874:	ldrbtmi	r3, [fp], #-3052	; 0xfffff414
    1878:	svclt	0x000a2800
    187c:	andcs	r2, r0, #268435456	; 0x10000000
    1880:	andsvc	r4, sl, r0, lsr r6
    1884:			; <UNDEFINED> instruction: 0xf8dfd002
    1888:	ldrbtmi	r0, [r8], #-3036	; 0xfffff424
    188c:	tstcs	r1, r0, asr r2
    1890:	svc	0x004ef7ff
    1894:	blcc	ffffdcbc <putsgent@@Base+0xffff9890>
    1898:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
    189c:			; <UNDEFINED> instruction: 0xf0011d25
    18a0:			; <UNDEFINED> instruction: 0xf001f899
    18a4:	andls	pc, r5, sp, asr #23
    18a8:			; <UNDEFINED> instruction: 0xf0002800
    18ac:			; <UNDEFINED> instruction: 0xf8df815b
    18b0:			; <UNDEFINED> instruction: 0xf1bb3bb8
    18b4:	bls	1454bc <putsgent@@Base+0x141090>
    18b8:			; <UNDEFINED> instruction: 0xf8d2447b
    18bc:			; <UNDEFINED> instruction: 0xf893a000
    18c0:	vhadd.u8	d25, d0, d0
    18c4:	stmdavs	r3!, {r1, r2, r3, r4, r5, r7, pc}^
    18c8:	blne	fe83fc4c <putsgent@@Base+0xfe83b820>
    18cc:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    18d0:			; <UNDEFINED> instruction: 0xf7ff9308
    18d4:			; <UNDEFINED> instruction: 0xb148ed96
    18d8:			; <UNDEFINED> instruction: 0xf8df9b08
    18dc:			; <UNDEFINED> instruction: 0x46181b94
    18e0:			; <UNDEFINED> instruction: 0xf7ff4479
    18e4:	stmdacs	r0, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}
    18e8:	rschi	pc, r5, r0, asr #32
    18ec:	bleq	bdf94 <putsgent@@Base+0xb9b68>
    18f0:	streq	pc, [r8, #-260]	; 0xfffffefc
    18f4:	svceq	0x0000f1b9
    18f8:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    18fc:	svceq	0x0000f1bb
    1900:	sbcshi	pc, r2, r0, asr #6
    1904:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1908:	ldrdhi	pc, [r0], -r5
    190c:	mulcc	r0, r8, r8
    1910:			; <UNDEFINED> instruction: 0xf0002b2d
    1914:			; <UNDEFINED> instruction: 0xf1bb80c9
    1918:			; <UNDEFINED> instruction: 0xf0400301
    191c:	movwls	r8, #37075	; 0x90d3
    1920:			; <UNDEFINED> instruction: 0xf8df9308
    1924:	ldrcs	r5, [r0], #-2896	; 0xfffff4b0
    1928:	and	r4, r9, sp, ror r4
    192c:	mcr	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1930:	blcs	59b944 <putsgent@@Base+0x597518>
    1934:	addshi	pc, r1, r0, asr #32
    1938:	rsbeq	r4, r4, r0, lsr r6
    193c:	stc	7, cr15, [r6, #1020]	; 0x3fc
    1940:			; <UNDEFINED> instruction: 0xf00100a0
    1944:			; <UNDEFINED> instruction: 0x4606ff1f
    1948:	ldrtmi	r4, [r1], -r0, lsr #12
    194c:			; <UNDEFINED> instruction: 0xf7ff606e
    1950:	addmi	lr, r4, #3936	; 0xf60
    1954:	stclle	0, cr6, [pc, #672]!	; 1bfc <__assert_fail@plt+0x408>
    1958:	rscle	r1, r7, r2, asr #24
    195c:	blle	1f0b964 <putsgent@@Base+0x1f07538>
    1960:			; <UNDEFINED> instruction: 0xf7ff4640
    1964:			; <UNDEFINED> instruction: 0x4604ef36
    1968:			; <UNDEFINED> instruction: 0xf0002800
    196c:	stmiavs	sl!, {r0, r2, r5, r6, r7, r8, r9, pc}
    1970:	ldrdlt	pc, [r8], -r0
    1974:	vpmax.u8	d18, d0, d0
    1978:	stmdavs	r9!, {r0, r1, r3, r4, r5, r8, pc}^
    197c:	stmdbcc	r4, {r8, r9, sp}
    1980:	movwcc	lr, #4099	; 0x1003
    1984:			; <UNDEFINED> instruction: 0xf0004293
    1988:			; <UNDEFINED> instruction: 0xf8518133
    198c:	ldrbmi	r0, [r8, #-3844]	; 0xfffff0fc
    1990:			; <UNDEFINED> instruction: 0x4640d1f7
    1994:	ldc2	0, cr15, [r8, #-8]!
    1998:	stmdavs	r2, {r3, r4, r8, ip, sp, pc}^
    199c:	rsbvs	r6, r2, r3, asr #17
    19a0:			; <UNDEFINED> instruction: 0xf8df60e3
    19a4:	ldrbtmi	r0, [r8], #-2772	; 0xfffff52c
    19a8:			; <UNDEFINED> instruction: 0xf992f002
    19ac:			; <UNDEFINED> instruction: 0xf0402800
    19b0:			; <UNDEFINED> instruction: 0xf8df81f6
    19b4:	stmiavs	r4!, {r3, r6, r7, r9, fp, ip, sp}
    19b8:	ldmvs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    19bc:	vpadd.f32	d18, d0, d0
    19c0:	ldmdavs	sl, {r1, r7, r9, pc}^
    19c4:	bcc	10a5cc <putsgent@@Base+0x1061a0>
    19c8:	movwcc	lr, #4099	; 0x1003
    19cc:			; <UNDEFINED> instruction: 0xf00042ab
    19d0:			; <UNDEFINED> instruction: 0xf852827c
    19d4:	adcmi	r1, r1, #4, 30
    19d8:			; <UNDEFINED> instruction: 0xf7ffd1f7
    19dc:			; <UNDEFINED> instruction: 0xf002ee5c
    19e0:			; <UNDEFINED> instruction: 0xf7fffc09
    19e4:			; <UNDEFINED> instruction: 0xf7ffee8e
    19e8:	strtmi	lr, [r0], -r0, lsl #26
    19ec:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
    19f0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    19f4:	teqhi	r8, r0	; <UNPREDICTABLE>
    19f8:	bpl	fe13fd7c <putsgent@@Base+0xfe13b950>
    19fc:	beq	fe13fd80 <putsgent@@Base+0xfe13b954>
    1a00:			; <UNDEFINED> instruction: 0xf8df447d
    1a04:	ldrbtmi	r6, [r8], #-2692	; 0xfffff57c
    1a08:			; <UNDEFINED> instruction: 0xf7ff350c
    1a0c:	cmpcs	r0, #9088	; 0x2380
    1a10:	andcs	r4, r1, #26214400	; 0x1900000
    1a14:			; <UNDEFINED> instruction: 0x4628447e
    1a18:	strls	r9, [r0], -r1, lsl #8
    1a1c:	mrc	7, 6, APSR_nzcv, cr14, cr15, {7}
    1a20:	ldmdavs	r9, {r1, r2, r8, r9, fp, ip, pc}
    1a24:			; <UNDEFINED> instruction: 0xf7ff9105
    1a28:	movwcs	lr, #3338	; 0xd0a
    1a2c:	strtmi	r9, [sl], -r5, lsl #18
    1a30:	movweq	lr, #2509	; 0x9cd
    1a34:	subsmi	pc, pc, r0, asr #4
    1a38:			; <UNDEFINED> instruction: 0xff8cf000
    1a3c:			; <UNDEFINED> instruction: 0xf7ff2001
    1a40:			; <UNDEFINED> instruction: 0xf1b9edca
    1a44:	eorle	r0, pc, r0, lsl #30
    1a48:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1a4c:	ldrdhi	pc, [r0], -r5
    1a50:	svceq	0x0000f1b8
    1a54:	movwcs	sp, #89	; 0x59
    1a58:			; <UNDEFINED> instruction: 0xf8dfe761
    1a5c:	ldrbtmi	r0, [r8], #-2608	; 0xfffff5d0
    1a60:	stcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1a64:	svceq	0x0000f1b8
    1a68:			; <UNDEFINED> instruction: 0xf8dfd03e
    1a6c:	cmpcs	r0, #36, 20	; 0x24000
    1a70:	bpl	83fdf4 <putsgent@@Base+0x83b9c8>
    1a74:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
    1a78:	ldrmi	r3, [r9], -ip, lsl #8
    1a7c:			; <UNDEFINED> instruction: 0xf8cd2201
    1a80:	strtmi	r8, [r0], -r4
    1a84:			; <UNDEFINED> instruction: 0xf7ff9500
    1a88:	blls	1bd538 <putsgent@@Base+0x1b910c>
    1a8c:	tstls	r5, r9, lsl r8
    1a90:	ldcl	7, cr15, [r4], {255}	; 0xff
    1a94:	stmdbls	r5, {r8, r9, sp}
    1a98:	stmib	sp, {r1, r5, r9, sl, lr}^
    1a9c:	vcgt.s8	d16, d0, d0
    1aa0:			; <UNDEFINED> instruction: 0xf000405f
    1aa4:	and	pc, r3, r7, asr pc	; <UNPREDICTABLE>
    1aa8:			; <UNDEFINED> instruction: 0xff04f000
    1aac:	ldcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1ab0:			; <UNDEFINED> instruction: 0xf7ff2001
    1ab4:			; <UNDEFINED> instruction: 0xf1b9ed90
    1ab8:			; <UNDEFINED> instruction: 0xf43f0f00
    1abc:			; <UNDEFINED> instruction: 0xf04faf25
    1ac0:	eors	r0, r4, r0, lsl #18
    1ac4:	blcs	5bc6c <putsgent@@Base+0x57840>
    1ac8:			; <UNDEFINED> instruction: 0xf43f9009
    1acc:			; <UNDEFINED> instruction: 0xf8dfaf29
    1ad0:	ldrbtmi	r1, [r9], #-2504	; 0xfffff638
    1ad4:	ldc	7, cr15, [r4], {255}	; 0xff
    1ad8:			; <UNDEFINED> instruction: 0xf0402800
    1adc:	stmiavs	fp!, {r0, r2, r7, r9, pc}
    1ae0:	movwcs	r9, #4873	; 0x1309
    1ae4:	ldr	r9, [ip, -r8, lsl #6]
    1ae8:	ldmdavs	r9, {r1, r2, r8, r9, fp, ip, pc}
    1aec:			; <UNDEFINED> instruction: 0xf7ff9105
    1af0:			; <UNDEFINED> instruction: 0xf8dfeca6
    1af4:	strbmi	r2, [r3], -r8, lsr #19
    1af8:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
    1afc:	stmdaeq	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    1b00:	subsmi	pc, pc, r0, asr #4
    1b04:			; <UNDEFINED> instruction: 0xff26f000
    1b08:	blls	17ba58 <putsgent@@Base+0x17762c>
    1b0c:			; <UNDEFINED> instruction: 0xf00168d8
    1b10:	strmi	pc, [r4], -r1, lsl #26
    1b14:			; <UNDEFINED> instruction: 0xf0002800
    1b18:			; <UNDEFINED> instruction: 0x4643835f
    1b1c:	eorhi	pc, r4, sp, asr #17
    1b20:			; <UNDEFINED> instruction: 0xf8d09308
    1b24:	ldrbt	r8, [ip], r0
    1b28:	svceq	0x0000f1bb
    1b2c:			; <UNDEFINED> instruction: 0xf8d5dd8e
    1b30:			; <UNDEFINED> instruction: 0xf8988000
    1b34:	blcs	b4db3c <putsgent@@Base+0xb49710>
    1b38:			; <UNDEFINED> instruction: 0xf000d18d
    1b3c:			; <UNDEFINED> instruction: 0xf7fffebb
    1b40:	blls	1bcff8 <putsgent@@Base+0x1b8bcc>
    1b44:	tstls	r5, r9, lsl r8
    1b48:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
    1b4c:	ldmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1b50:	stmdbls	r5, {r8, r9, sp}
    1b54:	movwls	r4, #5242	; 0x147a
    1b58:	vhadd.s8	d25, d0, d0
    1b5c:			; <UNDEFINED> instruction: 0xf000405f
    1b60:			; <UNDEFINED> instruction: 0xe7a5fef9
    1b64:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1b68:			; <UNDEFINED> instruction: 0xf8df2205
    1b6c:	ldmpl	fp!, {r2, r3, r4, r5, r8, fp, ip}^
    1b70:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1b74:	ldc	7, cr15, [r4], {255}	; 0xff
    1b78:	tstcs	r1, r6, lsl #26
    1b7c:	strmi	r6, [r2], -fp, lsr #16
    1b80:			; <UNDEFINED> instruction: 0xf7ff4620
    1b84:	stmdavs	r9!, {r2, r4, r7, r8, sl, fp, sp, lr, pc}
    1b88:			; <UNDEFINED> instruction: 0xf7ff9106
    1b8c:	stcls	12, cr14, [r5], {88}	; 0x58
    1b90:	ldmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1b94:	ldrbtmi	r9, [sl], #-2310	; 0xfffff6fa
    1b98:	strls	r4, [r1], #-1571	; 0xfffff9dd
    1b9c:	vhadd.s8	d25, d0, d0
    1ba0:			; <UNDEFINED> instruction: 0xf000405f
    1ba4:			; <UNDEFINED> instruction: 0x4621fed7
    1ba8:			; <UNDEFINED> instruction: 0xf7ff2006
    1bac:	stmdacs	r0, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
    1bb0:			; <UNDEFINED> instruction: 0x81a4f000
    1bb4:	stc	7, cr15, [r0], {255}	; 0xff
    1bb8:	stmdacs	r0, {r2, r9, sl, lr}
    1bbc:	orrshi	pc, lr, r0
    1bc0:	stmiane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1bc4:	ldrbtmi	r2, [r9], #-6
    1bc8:	stc	7, cr15, [r8, #1020]	; 0x3fc
    1bcc:	ldc	7, cr15, [r6], #-1020	; 0xfffffc04
    1bd0:	stmiacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1bd4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1bd8:	andcs	r4, r4, r3, lsl #12
    1bdc:	ldcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1be0:	andcs	r4, r6, r1, lsr #12
    1be4:	ldcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1be8:			; <UNDEFINED> instruction: 0xf7ff4620
    1bec:	smmlar	sp, r0, ip, lr
    1bf0:	ldrbmi	r6, [r0], -r1, ror #17
    1bf4:	cdp2	0, 4, cr15, cr6, cr0, {0}
    1bf8:			; <UNDEFINED> instruction: 0xf7ffb990
    1bfc:			; <UNDEFINED> instruction: 0xf7ffed3a
    1c00:			; <UNDEFINED> instruction: 0x4604ed3e
    1c04:			; <UNDEFINED> instruction: 0xf0002800
    1c08:	stmiavs	r3!, {r0, r3, r6, r7, r9, pc}
    1c0c:	mvnsle	r4, fp, asr r5
    1c10:	ldrbmi	r6, [r0], -r1, ror #17
    1c14:	cdp2	0, 3, cr15, cr6, cr0, {0}
    1c18:	rscsle	r2, r0, r0, lsl #16
    1c1c:	bl	ff93fc20 <putsgent@@Base+0xff93b7f4>
    1c20:			; <UNDEFINED> instruction: 0xf0024640
    1c24:			; <UNDEFINED> instruction: 0xb118fbf1
    1c28:	stmiavs	r3, {r1, r6, fp, sp, lr}^
    1c2c:	rscvs	r6, r3, r2, rrx
    1c30:	stmiavs	r2!, {r0, r2, r8, fp, ip, pc}
    1c34:	addsmi	r6, sl, #13303808	; 0xcb0000
    1c38:	subshi	pc, sl, #64	; 0x40
    1c3c:	cfsh32ls	mvfx2, mvfx5, #0
    1c40:			; <UNDEFINED> instruction: 0xf0016830
    1c44:	tstlt	r8, r3, lsl #26	; <UNPREDICTABLE>
    1c48:	rsbsvs	r6, r3, r3, asr #16
    1c4c:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}^
    1c50:	blcs	1fcc4 <putsgent@@Base+0x1b898>
    1c54:	stmdavs	r3!, {r4, r6, r8, ip, lr, pc}^
    1c58:	blcs	1fccc <putsgent@@Base+0x1b8a0>
    1c5c:			; <UNDEFINED> instruction: 0xf7ffd04c
    1c60:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1c64:			; <UNDEFINED> instruction: 0xe69cd150
    1c68:	bl	ffa3fc6c <putsgent@@Base+0xffa3b840>
    1c6c:	ldcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    1c70:	stmdacs	r0, {r7, r9, sl, lr}
    1c74:	orrshi	pc, r3, r0, asr #32
    1c78:	blcs	288a0 <putsgent@@Base+0x24474>
    1c7c:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
    1c80:	ldmdavs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1c84:	stc	7, cr15, [r8], {255}	; 0xff
    1c88:	ldmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1c8c:			; <UNDEFINED> instruction: 0xf8df447e
    1c90:	blls	247d58 <putsgent@@Base+0x24392c>
    1c94:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    1c98:			; <UNDEFINED> instruction: 0xf8cd4630
    1c9c:			; <UNDEFINED> instruction: 0xf7ff8000
    1ca0:			; <UNDEFINED> instruction: 0xf8dfed36
    1ca4:			; <UNDEFINED> instruction: 0xf8df2820
    1ca8:	cmpcs	r0, #32, 16	; 0x200000
    1cac:			; <UNDEFINED> instruction: 0x4619447a
    1cb0:	streq	pc, [ip, -r2, lsl #2]
    1cb4:	andcs	r4, r1, #2097152000	; 0x7d000000
    1cb8:	ldrtmi	r9, [r8], -r1, lsl #8
    1cbc:			; <UNDEFINED> instruction: 0xf7ff9500
    1cc0:	blls	1bd300 <putsgent@@Base+0x1b8ed4>
    1cc4:	tstls	r5, r9, lsl r8
    1cc8:	bl	fee3fccc <putsgent@@Base+0xfee3b8a0>
    1ccc:	stmdbls	r5, {r0, r1, r6, r9, sl, lr}
    1cd0:			; <UNDEFINED> instruction: 0xf8cd463a
    1cd4:	andls	r8, r0, r4
    1cd8:	subsmi	pc, pc, r0, asr #4
    1cdc:	cdp2	0, 3, cr15, cr10, cr0, {0}
    1ce0:			; <UNDEFINED> instruction: 0xf7ff4630
    1ce4:			; <UNDEFINED> instruction: 0xf7ffec22
    1ce8:	stmdavs	r3, {r2, r3, r5, r7, sl, fp, sp, lr, pc}
    1cec:	svclt	0x000c2b02
    1cf0:	rsbscs	r2, lr, pc, ror r0
    1cf4:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    1cf8:	bl	fe83fcfc <putsgent@@Base+0xfe83b8d0>
    1cfc:			; <UNDEFINED> instruction: 0xf43f2800
    1d00:	stccs	14, cr10, [r0, #-320]	; 0xfffffec0
    1d04:	mcrge	4, 2, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    1d08:			; <UNDEFINED> instruction: 0x17c0f8df
    1d0c:	andcs	r2, r0, r5, lsl #4
    1d10:			; <UNDEFINED> instruction: 0xf7ff4479
    1d14:			; <UNDEFINED> instruction: 0xf7ffebc6
    1d18:	strmi	lr, [r3], r2, lsl #25
    1d1c:			; <UNDEFINED> instruction: 0xf0002800
    1d20:	stmdavs	r1!, {r2, r4, r6, r7, r9, pc}^
    1d24:	stc2l	0, cr15, [sl, #-4]!
    1d28:	ldrbmi	r4, [r8], -r5, lsl #12
    1d2c:	stcl	7, cr15, [sl], #-1020	; 0xfffffc04
    1d30:	strmi	r2, [r2], -r0, lsl #2
    1d34:			; <UNDEFINED> instruction: 0xf7ff4658
    1d38:	stccs	12, cr14, [r0, #-576]	; 0xfffffdc0
    1d3c:	addhi	pc, pc, #0
    1d40:	andne	lr, r1, #212, 18	; 0x350000
    1d44:	blcs	1fd78 <putsgent@@Base+0x1b94c>
    1d48:	rschi	pc, r4, #0
    1d4c:	andls	r4, sl, #40, 12	; 0x2800000
    1d50:	bl	15bfd54 <putsgent@@Base+0x15bb928>
    1d54:	strmi	r9, [r3], sl, lsl #20
    1d58:			; <UNDEFINED> instruction: 0xf0402800
    1d5c:			; <UNDEFINED> instruction: 0xf8df82db
    1d60:	cmpcs	r0, #112, 14	; 0x1c00000
    1d64:			; <UNDEFINED> instruction: 0xc76cf8df
    1d68:	ldrbtmi	r4, [sp], #-1561	; 0xfffff9e7
    1d6c:	strcc	r9, [ip, #-513]	; 0xfffffdff
    1d70:	andcs	r4, r1, #252, 8	; 0xfc000000
    1d74:	andgt	pc, r0, sp, asr #17
    1d78:			; <UNDEFINED> instruction: 0xf7ff4628
    1d7c:	blls	1bd244 <putsgent@@Base+0x1b8e18>
    1d80:	tstls	sl, r9, lsl r8
    1d84:	bl	16bfd88 <putsgent@@Base+0x16bb95c>
    1d88:	stmdbls	sl, {r1, r3, r5, r9, sl, lr}
    1d8c:	ldrbmi	r2, [fp], -r1, lsl #10
    1d90:	andls	r9, r0, r1, lsl #10
    1d94:	rsbmi	pc, r6, r0, asr #4
    1d98:	ldc2l	0, cr15, [ip]
    1d9c:			; <UNDEFINED> instruction: 0xf7ffe601
    1da0:			; <UNDEFINED> instruction: 0x4603eb3c
    1da4:	ldrmi	r2, [sp], -r0
    1da8:			; <UNDEFINED> instruction: 0xf7ff469b
    1dac:	strmi	lr, [r6], -r6, lsr #24
    1db0:			; <UNDEFINED> instruction: 0xf0002d00
    1db4:	strtmi	r8, [r8], -r5, lsr #3
    1db8:	ldc2	0, cr15, [r2, #-4]
    1dbc:	strmi	r4, [r3], r5, lsl #12
    1dc0:			; <UNDEFINED> instruction: 0xf0002e00
    1dc4:	ldrtmi	r8, [r0], -r2, lsr #2
    1dc8:	stc2	0, cr15, [sl, #-4]
    1dcc:	stccs	6, cr4, [r0, #-24]	; 0xffffffe8
    1dd0:	ldrthi	pc, [lr], #-0	; <UNPREDICTABLE>
    1dd4:	cfsh32cs	mvfx9, mvfx0, #11
    1dd8:	eorshi	pc, r4, #0
    1ddc:	usatne	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    1de0:	ldrtmi	r2, [r0], -r5, lsl #4
    1de4:			; <UNDEFINED> instruction: 0xf7ff4479
    1de8:	stmdacs	r0, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
    1dec:			; <UNDEFINED> instruction: 0x81a2f040
    1df0:	movwcc	r4, #22067	; 0x5633
    1df4:	tstcs	r0, sl, lsl #6
    1df8:			; <UNDEFINED> instruction: 0xf7ff2006
    1dfc:	stmdacs	r0, {r4, r5, r6, sl, fp, sp, lr, pc}
    1e00:	orrhi	pc, r9, r0
    1e04:	bl	163fe08 <putsgent@@Base+0x163b9dc>
    1e08:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1e0c:	orrhi	pc, r3, r0
    1e10:			; <UNDEFINED> instruction: 0x16c8f8df
    1e14:	ldrbtmi	r2, [r9], #-6
    1e18:	stcl	7, cr15, [r0], #-1020	; 0xfffffc04
    1e1c:	blls	2a8650 <putsgent@@Base+0x2a4224>
    1e20:	andcs	r2, r6, r1, lsl #2
    1e24:	andhi	pc, r8, sp, asr #17
    1e28:			; <UNDEFINED> instruction: 0xf8df9200
    1e2c:	movwls	r2, #5812	; 0x16b4
    1e30:	ldrbtmi	r4, [sl], #-1619	; 0xfffff9ad
    1e34:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1e38:	andcs	r4, r6, r9, lsr #12
    1e3c:	mcrr	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1e40:			; <UNDEFINED> instruction: 0xf7ff4628
    1e44:	tstcs	r1, r4, lsl #22
    1e48:			; <UNDEFINED> instruction: 0xf7ff2002
    1e4c:	tstcs	r1, r8, lsl fp
    1e50:			; <UNDEFINED> instruction: 0xf7ff2003
    1e54:	tstcs	r1, r4, lsl fp
    1e58:			; <UNDEFINED> instruction: 0xf7ff4608
    1e5c:	tstcs	r1, r0, lsl fp
    1e60:			; <UNDEFINED> instruction: 0xf7ff2014
    1e64:	tstcs	r1, ip, lsl #22
    1e68:			; <UNDEFINED> instruction: 0xf7ff2015
    1e6c:	tstcs	r1, r8, lsl #22
    1e70:			; <UNDEFINED> instruction: 0xf7ff2016
    1e74:			; <UNDEFINED> instruction: 0xf7ffeb04
    1e78:	mcrrne	12, 3, lr, r3, cr8
    1e7c:			; <UNDEFINED> instruction: 0xf0004605
    1e80:	stmdacs	r0, {r0, r2, r4, r7, r9, pc}
    1e84:	orrshi	pc, sl, #64	; 0x40
    1e88:	andcs	r4, r2, r1, lsl #12
    1e8c:	b	ffdbfe90 <putsgent@@Base+0xffdbba64>
    1e90:	andcs	r4, r3, r9, lsr #12
    1e94:	b	ffcbfe98 <putsgent@@Base+0xffcbba6c>
    1e98:	andcs	r4, r1, r9, lsr #12
    1e9c:	b	ffbbfea0 <putsgent@@Base+0xffbbba74>
    1ea0:	andscs	r4, r4, r9, lsr #12
    1ea4:	b	ffabfea8 <putsgent@@Base+0xffabba7c>
    1ea8:	andscs	r4, r5, r9, lsr #12
    1eac:	b	ff9bfeb0 <putsgent@@Base+0xff9bba84>
    1eb0:	andscs	r4, r6, r9, lsr #12
    1eb4:	b	ff8bfeb8 <putsgent@@Base+0xff8bba8c>
    1eb8:			; <UNDEFINED> instruction: 0xf7ff4658
    1ebc:	ldrtmi	lr, [r0], -r8, asr #21
    1ec0:	b	ff13fec4 <putsgent@@Base+0xff13ba98>
    1ec4:			; <UNDEFINED> instruction: 0xf47fe575
    1ec8:	andcs	sl, r3, r8, lsl #27
    1ecc:	bl	23fed0 <putsgent@@Base+0x23baa4>
    1ed0:	vhsub.u8	d20, d16, d24
    1ed4:			; <UNDEFINED> instruction: 0xf8df808c
    1ed8:	stclne	6, cr3, [r8], #-48	; 0xffffffd0
    1edc:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1ee0:			; <UNDEFINED> instruction: 0xf8416098
    1ee4:			; <UNDEFINED> instruction: 0xf7ff4025
    1ee8:	stmdacs	r0, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    1eec:	cfldrdge	mvd15, [r5, #-252]!	; 0xffffff04
    1ef0:	ldrbeq	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1ef4:			; <UNDEFINED> instruction: 0xf7ff4478
    1ef8:	strb	lr, [lr, #-2840]!	; 0xfffff4e8
    1efc:	b	fe7bff00 <putsgent@@Base+0xfe7bbad4>
    1f00:	strbcs	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1f04:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1f08:	andcs	r4, r4, r3, lsl #12
    1f0c:	bl	ff83ff10 <putsgent@@Base+0xff83bae4>
    1f10:			; <UNDEFINED> instruction: 0xf8dfe5cc
    1f14:	ldrbtmi	r0, [r8], #-1500	; 0xfffffa24
    1f18:	bl	83ff1c <putsgent@@Base+0x83baf0>
    1f1c:	svceq	0x0001f1b9
    1f20:	rsbsle	r4, fp, r0, lsl #13
    1f24:	rsbsle	r2, r9, r0, lsl #16
    1f28:	stc2l	0, cr15, [sl, #-0]
    1f2c:	blls	1d3748 <putsgent@@Base+0x1cf31c>
    1f30:	and	r1, r2, lr, lsl pc
    1f34:			; <UNDEFINED> instruction: 0xf0002100
    1f38:			; <UNDEFINED> instruction: 0xf856fd59
    1f3c:	stmdacs	r0, {r2, r8, r9, sl, fp}
    1f40:			; <UNDEFINED> instruction: 0xf8dfd1f8
    1f44:	cmpcs	r0, #176, 10	; 0x2c000000
    1f48:	strgt	pc, [ip, #2271]!	; 0x8df
    1f4c:	ldrbtmi	r4, [lr], #-1561	; 0xfffff9e7
    1f50:	strcc	r2, [ip], -r1, lsl #4
    1f54:			; <UNDEFINED> instruction: 0x468144fc
    1f58:			; <UNDEFINED> instruction: 0xf8cd9401
    1f5c:	ldrtmi	ip, [r0], -r0
    1f60:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
    1f64:	strcs	r9, [r1], #-2822	; 0xfffff4fa
    1f68:	tstls	r5, r9, lsl r8
    1f6c:	b	19bff70 <putsgent@@Base+0x19bbb44>
    1f70:	ldrtmi	r9, [r2], -r5, lsl #18
    1f74:	strls	r4, [r1], #-1611	; 0xfffff9b5
    1f78:	vhadd.s8	d25, d0, d0
    1f7c:			; <UNDEFINED> instruction: 0xf000405f
    1f80:			; <UNDEFINED> instruction: 0xf8dffce9
    1f84:			; <UNDEFINED> instruction: 0x46293578
    1f88:	ldmpl	fp!, {r6, r9, sl, lr}^
    1f8c:			; <UNDEFINED> instruction: 0xf001681a
    1f90:	stmdacs	r2, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}
    1f94:	rsbscs	fp, pc, ip, lsl #30
    1f98:			; <UNDEFINED> instruction: 0xf7ff207e
    1f9c:			; <UNDEFINED> instruction: 0xf8dfeb1c
    1fa0:			; <UNDEFINED> instruction: 0xf8df6560
    1fa4:	ldrbtmi	r0, [lr], #-1376	; 0xfffffaa0
    1fa8:	ldrbvc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1fac:			; <UNDEFINED> instruction: 0x360c4478
    1fb0:	b	feebffb4 <putsgent@@Base+0xfeebbb88>
    1fb4:			; <UNDEFINED> instruction: 0x46192350
    1fb8:	ldrbtmi	r2, [pc], #-513	; 1fc0 <__assert_fail@plt+0x7cc>
    1fbc:	strls	r4, [r1], #-1584	; 0xfffff9d0
    1fc0:			; <UNDEFINED> instruction: 0xf7ff9700
    1fc4:	blls	1bcffc <putsgent@@Base+0x1b8bd0>
    1fc8:	tstls	r5, r9, lsl r8
    1fcc:	b	dbffd0 <putsgent@@Base+0xdbbba4>
    1fd0:	ldrtmi	r9, [r2], -r5, lsl #18
    1fd4:	strls	r4, [r1, #-1579]	; 0xfffff9d5
    1fd8:	vhadd.s8	d25, d0, d0
    1fdc:			; <UNDEFINED> instruction: 0xf000405f
    1fe0:			; <UNDEFINED> instruction: 0x2001fcb9
    1fe4:	b	ffdbffe8 <putsgent@@Base+0xffdbbbbc>
    1fe8:	movwls	r2, #33537	; 0x8301
    1fec:			; <UNDEFINED> instruction: 0xf8dfe499
    1ff0:	andcs	r1, r5, #28, 10	; 0x7000000
    1ff4:	ldrbtmi	r2, [r9], #-0
    1ff8:	b	14bfffc <putsgent@@Base+0x14bbbd0>
    1ffc:	strtcc	pc, [r4], #2271	; 0x8df
    2000:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2004:	bl	ff340008 <putsgent@@Base+0xff33bbdc>
    2008:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, sl, sp, lr, pc}
    200c:			; <UNDEFINED> instruction: 0xf8dfd07a
    2010:			; <UNDEFINED> instruction: 0xf8cd3500
    2014:	ldrbtmi	fp, [fp], #-44	; 0xffffffd4
    2018:	strbt	r9, [ip], sl, lsl #6
    201c:			; <UNDEFINED> instruction: 0xf8d39b05
    2020:			; <UNDEFINED> instruction: 0xf1b88018
    2024:			; <UNDEFINED> instruction: 0xf0000f00
    2028:			; <UNDEFINED> instruction: 0xf89880d3
    202c:	ldmdblt	r3, {ip, sp}
    2030:	strbthi	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2034:			; <UNDEFINED> instruction: 0x464044f8
    2038:	stc2l	0, cr15, [r2], {0}
    203c:			; <UNDEFINED> instruction: 0xf1b94605
    2040:			; <UNDEFINED> instruction: 0xf43f0f00
    2044:	blls	16de1c <putsgent@@Base+0x1699f0>
    2048:			; <UNDEFINED> instruction: 0xf7ff6958
    204c:	stmdacs	r0, {r1, r5, r6, r9, fp, sp, lr, pc}
    2050:	rscshi	pc, r3, r0, asr #32
    2054:	strbls	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2058:			; <UNDEFINED> instruction: 0xf8df9b07
    205c:	ldrbtmi	sl, [r9], #1216	; 0x4c0
    2060:	ldrtlt	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2064:	ldrbtmi	r1, [sl], #3870	; 0xf1e
    2068:			; <UNDEFINED> instruction: 0xe01d44fb
    206c:	strbmi	r2, [r9], -r5, lsl #4
    2070:			; <UNDEFINED> instruction: 0xf7ff4628
    2074:			; <UNDEFINED> instruction: 0xb198eb9c
    2078:	ldrbmi	r2, [r1], -r5, lsl #4
    207c:			; <UNDEFINED> instruction: 0xf7ff4628
    2080:			; <UNDEFINED> instruction: 0xb168eb96
    2084:	ldrbmi	r2, [r9], -r6, lsl #4
    2088:			; <UNDEFINED> instruction: 0xf7ff4628
    208c:	teqlt	r8, r0	; <illegal shifter operand>
    2090:	ldrne	pc, [r0], #2271	; 0x8df
    2094:	strtmi	r2, [r8], -r5, lsl #4
    2098:			; <UNDEFINED> instruction: 0xf7ff4479
    209c:	ldmdblt	r8, {r3, r7, r8, r9, fp, sp, lr, pc}
    20a0:	tstcs	r0, r8, lsr #12
    20a4:	stc2	0, cr15, [r2]
    20a8:	svcpl	0x0004f856
    20ac:	bicsle	r2, sp, r0, lsl #26
    20b0:	ldrbtvs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    20b4:			; <UNDEFINED> instruction: 0xf8df2350
    20b8:			; <UNDEFINED> instruction: 0x4619c474
    20bc:	andcs	r4, r1, #2113929216	; 0x7e000000
    20c0:	ldrbtmi	r3, [ip], #1548	; 0x60c
    20c4:			; <UNDEFINED> instruction: 0xf8cd9401
    20c8:	ldrtmi	ip, [r0], -r0
    20cc:	bl	fe1c00d0 <putsgent@@Base+0xfe1bbca4>
    20d0:	ldmdavs	r9, {r1, r2, r8, r9, fp, ip, pc}
    20d4:			; <UNDEFINED> instruction: 0xf7ff9105
    20d8:	stmdbls	r5, {r1, r4, r5, r7, r8, fp, sp, lr, pc}
    20dc:			; <UNDEFINED> instruction: 0x462b4632
    20e0:	andcs	r9, r1, r0
    20e4:	vhadd.s8	d25, d0, d1
    20e8:			; <UNDEFINED> instruction: 0xf000405f
    20ec:	smlaldx	pc, r8, r3, ip	; <UNPREDICTABLE>
    20f0:	stmiavs	r0!, {r0, r3, fp, sp, lr}^
    20f4:			; <UNDEFINED> instruction: 0xff32f000
    20f8:	andeq	pc, r1, r0, lsl #1
    20fc:	ldr	fp, [lr, #709]	; 0x2c5
    2100:	cmple	lr, r0, lsl #16
    2104:	strtcc	pc, [r8], #-2271	; 0xfffff721
    2108:	ldrmi	r2, [r3], r0, lsl #4
    210c:	ldrbtmi	r4, [fp], #-1558	; 0xfffff9ea
    2110:	movwls	r9, #41739	; 0xa30b
    2114:	bls	2bbad8 <putsgent@@Base+0x2b76ac>
    2118:	tstcs	r1, r3, asr r6
    211c:			; <UNDEFINED> instruction: 0xf8cd2006
    2120:	andls	r8, r1, #8
    2124:	andls	r9, r0, #45056	; 0xb000
    2128:	strcs	pc, [r8], #-2271	; 0xfffff721
    212c:			; <UNDEFINED> instruction: 0xf7ff447a
    2130:	pkhtb	lr, r8, r0, asr #21
    2134:	ldrb	r9, [lr], -sl, lsl #12
    2138:	andcs	r4, r5, #223232	; 0x36800
    213c:	ldmpl	fp!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, lr}^
    2140:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    2144:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2148:	tstcs	r1, r6, lsl #22
    214c:	andhi	pc, r0, sp, asr #17
    2150:			; <UNDEFINED> instruction: 0x4602681b
    2154:			; <UNDEFINED> instruction: 0xf7ff4630
    2158:			; <UNDEFINED> instruction: 0xf7ffeaaa
    215c:			; <UNDEFINED> instruction: 0xf1b8ea1e
    2160:			; <UNDEFINED> instruction: 0xf43f0f00
    2164:	strcc	sl, [ip, #-3310]	; 0xfffff312
    2168:	cmpcs	r0, #244, 20	; 0xf4000
    216c:	andhi	pc, r4, sp, asr #17
    2170:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    2174:	andls	r4, r0, #40, 12	; 0x2800000
    2178:			; <UNDEFINED> instruction: 0xf7ff2201
    217c:	blls	1bce44 <putsgent@@Base+0x1b8a18>
    2180:	tstls	r5, r9, lsl r8
    2184:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2188:	strtmi	r9, [sl], -r5, lsl #18
    218c:	strls	r4, [r1], #-1571	; 0xfffff9dd
    2190:	vhadd.s8	d25, d0, d0
    2194:			; <UNDEFINED> instruction: 0xf000405f
    2198:	str	pc, [r9], #3037	; 0xbdd
    219c:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21a0:			; <UNDEFINED> instruction: 0xf0014640
    21a4:			; <UNDEFINED> instruction: 0x4604f91b
    21a8:			; <UNDEFINED> instruction: 0xf47f2800
    21ac:	blmi	ff92d698 <putsgent@@Base+0xff92926c>
    21b0:	addscs	pc, sl, #64, 4
    21b4:	stmiami	r4!, {r0, r1, r5, r6, r7, r8, fp, lr}^
    21b8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    21bc:			; <UNDEFINED> instruction: 0xf7ff4478
    21c0:			; <UNDEFINED> instruction: 0xf001eb1a
    21c4:	blmi	ff880e00 <putsgent@@Base+0xff87c9d4>
    21c8:	movwls	r4, #46203	; 0xb47b
    21cc:	str	r4, [r2], -r6, lsl #12
    21d0:	cmnhi	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    21d4:			; <UNDEFINED> instruction: 0xe72e44f8
    21d8:	andcs	r4, r5, #182272	; 0x2c800
    21dc:	ldmpl	fp!, {r0, r2, r3, r4, r6, r7, r8, fp, lr}^
    21e0:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    21e4:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21e8:	tstcs	r1, r5, lsl #28
    21ec:	ldmvs	r5!, {r1, r2, r8, r9, fp, ip, pc}^
    21f0:	strls	r6, [r0, #-2075]	; 0xfffff7e5
    21f4:	ldrtmi	r4, [r8], -r2, lsl #12
    21f8:	b	16401fc <putsgent@@Base+0x163bdd0>
    21fc:	andcs	r4, r6, r1, lsr #12
    2200:	b	1b40204 <putsgent@@Base+0x1b3bdd8>
    2204:			; <UNDEFINED> instruction: 0xf7ffb310
    2208:			; <UNDEFINED> instruction: 0x4604e958
    220c:	ldmibmi	r2, {r4, r5, r6, r7, r8, ip, sp, pc}^
    2210:	ldrbtmi	r2, [r9], #-6
    2214:	b	18c0218 <putsgent@@Base+0x18bbdec>
    2218:	ldmvs	r3!, {r4, r6, r7, r9, fp, lr}^
    221c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2220:			; <UNDEFINED> instruction: 0xf7ff2002
    2224:			; <UNDEFINED> instruction: 0x4621ea56
    2228:			; <UNDEFINED> instruction: 0xf7ff2006
    222c:			; <UNDEFINED> instruction: 0x4620ea58
    2230:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2234:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2238:	stmiami	r9, {r0, r1, r7, sl, sp, lr, pc}^
    223c:			; <UNDEFINED> instruction: 0xf7ff4478
    2240:	smlsdx	r7, r4, r9, lr
    2244:	ldrbtmi	r4, [fp], #-3015	; 0xfffff439
    2248:	ldrb	r9, [r4, #778]	; 0x30a
    224c:	tstcs	r1, r5, lsl #22
    2250:	andcs	r4, r2, r5, asr #21
    2254:	ldrbtmi	r6, [sl], #-2267	; 0xfffff725
    2258:	b	ec025c <putsgent@@Base+0xebbe30>
    225c:	blmi	fe47c20c <putsgent@@Base+0xfe477de0>
    2260:	stmibmi	r2, {r0, r2, r9, sp}^
    2264:	ldmpl	fp!, {r3, r5, r9, sl, lr}^
    2268:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    226c:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2270:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    2274:	andls	r9, r5, r7, lsl #6
    2278:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    227c:			; <UNDEFINED> instruction: 0xf7ff6800
    2280:	bls	17c8a0 <putsgent@@Base+0x178474>
    2284:	strmi	r9, [r1], -r7, lsl #22
    2288:	tstls	r0, r0, lsr #12
    228c:			; <UNDEFINED> instruction: 0xf7ff2101
    2290:	strtmi	lr, [r9], -lr, lsl #20
    2294:			; <UNDEFINED> instruction: 0xf7ff2006
    2298:	tstlt	r0, #139264	; 0x22000
    229c:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    22a0:	mvnslt	r4, r4, lsl #12
    22a4:			; <UNDEFINED> instruction: 0x200649b2
    22a8:			; <UNDEFINED> instruction: 0xf7ff4479
    22ac:	bmi	fec7cb14 <putsgent@@Base+0xfec786e8>
    22b0:	tstcs	r1, r3, asr #12
    22b4:	andcs	r4, r6, sl, ror r4
    22b8:	b	2c02bc <putsgent@@Base+0x2bbe90>
    22bc:	andcs	r4, r6, r1, lsr #12
    22c0:	b	3402c4 <putsgent@@Base+0x33be98>
    22c4:			; <UNDEFINED> instruction: 0xf7ff4620
    22c8:			; <UNDEFINED> instruction: 0xf7ffe8c2
    22cc:			; <UNDEFINED> instruction: 0xf1b8e966
    22d0:	andle	r0, lr, r0, lsl #30
    22d4:	cmpcs	r0, #168, 24	; 0xa800
    22d8:	ldrbtmi	r4, [ip], #-3496	; 0xfffff258
    22dc:			; <UNDEFINED> instruction: 0xf7ff447d
    22e0:	bmi	fe9f1214 <putsgent@@Base+0xfe9ecde8>
    22e4:	tstcs	r1, r3, asr #12
    22e8:	ldrbtmi	r2, [sl], #-6
    22ec:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    22f0:	blls	1bc2a4 <putsgent@@Base+0x1b7e78>
    22f4:	tstls	r5, r9, lsl r8
    22f8:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    22fc:	strbmi	r4, [r3], -r1, lsr #21
    2300:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
    2304:	stmdaeq	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2308:	subsmi	pc, pc, r0, asr #4
    230c:	blx	8be316 <putsgent@@Base+0x8b9eea>
    2310:	bllt	ff3c0314 <putsgent@@Base+0xff3bbee8>
    2314:	cmpcs	r0, #156, 24	; 0x9c00
    2318:			; <UNDEFINED> instruction: 0x46194d9c
    231c:	andls	r4, r1, #124, 8	; 0x7c000000
    2320:	andcs	r3, r1, #12, 8	; 0xc000000
    2324:	strls	r4, [r0, #-1149]	; 0xfffffb83
    2328:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
    232c:	b	15c0330 <putsgent@@Base+0x15bbf04>
    2330:	ldmdavs	r9, {r1, r2, r8, r9, fp, ip, pc}
    2334:			; <UNDEFINED> instruction: 0xf7ff9107
    2338:	stmdbls	r7, {r1, r7, fp, sp, lr, pc}
    233c:	strtmi	r4, [fp], -r2, lsr #12
    2340:	streq	lr, [r0, #-2509]	; 0xfffff633
    2344:	rsbmi	pc, r6, r0, asr #4
    2348:	blx	13e352 <putsgent@@Base+0x139f26>
    234c:	andcs	r4, r6, r9, lsr #12
    2350:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2354:	subsle	r2, r1, r0, lsl #16
    2358:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    235c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2360:	stmibmi	fp, {r2, r3, r6, ip, lr, pc}
    2364:	ldrbtmi	r2, [r9], #-6
    2368:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    236c:	bmi	fe268f88 <putsgent@@Base+0xfe264b5c>
    2370:	andcs	r2, r6, r1, lsl #2
    2374:	ldrbtmi	r6, [sl], #-2076	; 0xfffff7e4
    2378:	strls	r4, [r0], #-1603	; 0xfffff9bd
    237c:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2380:	andcs	r4, r6, r9, lsr #12
    2384:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2388:			; <UNDEFINED> instruction: 0xf7ff4628
    238c:	andcs	lr, r1, r0, ror #16
    2390:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2394:	andcs	r4, r5, #128, 18	; 0x200000
    2398:	ldrbtmi	r2, [r9], #-0
    239c:	stm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23a0:	ldmpl	fp!, {r6, r8, r9, fp, lr}^
    23a4:			; <UNDEFINED> instruction: 0xf7ff6819
    23a8:			; <UNDEFINED> instruction: 0xe78ee9fc
    23ac:	andcs	r4, r5, #62464	; 0xf400
    23b0:	andcs	r4, r0, sl, ror r9
    23b4:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    23b8:			; <UNDEFINED> instruction: 0xf7ff681d
    23bc:	blmi	1e3c58c <putsgent@@Base+0x1e38160>
    23c0:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    23c4:	blcs	13bd4 <putsgent@@Base+0xf7a8>
    23c8:	ldfmip	f5, [r6], #-208	; 0xffffff30
    23cc:	andls	r4, r5, #124, 8	; 0x7c000000
    23d0:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23d4:			; <UNDEFINED> instruction: 0xf7ff6800
    23d8:	bls	17c748 <putsgent@@Base+0x17831c>
    23dc:	tstcs	r1, r3, lsr #12
    23e0:	strtmi	r9, [r8], -r0
    23e4:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    23e8:	svceq	0x0000f1b8
    23ec:	stclmi	0, cr13, [lr], #-68	; 0xffffffbc
    23f0:	stclmi	3, cr2, [lr, #-320]!	; 0xfffffec0
    23f4:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
    23f8:	bllt	fc03fc <putsgent@@Base+0xfbbfd0>
    23fc:	tstcs	r1, r5, lsl #22
    2400:	andcs	r4, r6, fp, ror #20
    2404:	ldrbtmi	r6, [sl], #-2076	; 0xfffff7e4
    2408:	strls	r4, [r0], #-1603	; 0xfffff9bd
    240c:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2410:	blls	1bc30c <putsgent@@Base+0x1b7ee0>
    2414:	tstls	r5, r9, lsl r8
    2418:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    241c:	strbmi	r4, [r3], -r5, ror #20
    2420:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
    2424:	stmdaeq	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2428:	subsmi	pc, pc, r0, asr #4
    242c:	blx	fe4be434 <putsgent@@Base+0xfe4ba008>
    2430:	bllt	fc0434 <putsgent@@Base+0xfbc008>
    2434:	ldrbtmi	r4, [ip], #-3168	; 0xfffff3a0
    2438:	svclt	0x0000e7c9
    243c:	andeq	r4, r1, r8, asr r6
    2440:	andeq	r0, r0, r4, ror r1
    2444:	andeq	r4, r1, sl, lsr r6
    2448:	muleq	r0, r8, r1
    244c:	andeq	r2, r0, r2, asr pc
    2450:	andeq	r2, r0, r4, lsr #30
    2454:	ldrdeq	r3, [r0], -ip
    2458:	andeq	r2, r0, r0, lsr #30
    245c:	andeq	r0, r0, r8, ror r1
    2460:	andeq	r4, r1, r2, asr sl
    2464:	ldrdeq	r2, [r0], -r6
    2468:	andeq	r4, r1, r0, lsl sl
    246c:	andeq	r2, r0, lr, lsr #30
    2470:	andeq	r2, r0, r0, lsr #30
    2474:	andeq	r4, r1, r0, lsr #19
    2478:	ldrdeq	r2, [r0], -r6
    247c:	andeq	r4, r1, r0, lsl r9
    2480:	andeq	r4, r1, r8, asr #17
    2484:	andeq	r3, r0, lr, lsl #1
    2488:	andeq	r3, r0, r8, lsl #1
    248c:	andeq	r2, r0, r6, ror #27
    2490:	andeq	r4, r1, r4, asr r8
    2494:	ldrdeq	r2, [r0], -sl
    2498:	andeq	r2, r0, r2, lsr sp
    249c:			; <UNDEFINED> instruction: 0x00002cba
    24a0:	andeq	r2, r0, r0, ror #24
    24a4:	andeq	r0, r0, ip, ror r1
    24a8:	andeq	r2, r0, ip, lsl ip
    24ac:	andeq	r2, r0, lr, lsl ip
    24b0:	strdeq	r2, [r0], -sl
    24b4:	andeq	r2, r0, lr, ror #23
    24b8:	ldrdeq	r2, [r0], -ip
    24bc:	andeq	r2, r0, r0, ror fp
    24c0:	andeq	r2, r0, r6, lsr #28
    24c4:	andeq	r4, r1, ip, lsl r6
    24c8:	andeq	r2, r0, r8, ror #27
    24cc:	muleq	r0, r0, fp
    24d0:	andeq	r4, r1, lr, asr r5
    24d4:			; <UNDEFINED> instruction: 0x00002bb0
    24d8:	andeq	r2, r0, r8, lsr #23
    24dc:	andeq	r2, r0, sl, lsr #19
    24e0:	andeq	r2, r0, r2, ror #22
    24e4:	andeq	r4, r1, ip, ror #7
    24e8:	muleq	r0, r4, fp
    24ec:			; <UNDEFINED> instruction: 0x000028be
    24f0:	andeq	r2, r0, sl, lsr #23
    24f4:	andeq	r4, r1, sl, ror r3
    24f8:	andeq	r2, r0, r8, asr #22
    24fc:	andeq	r0, r0, r8, lsl #3
    2500:	andeq	r4, r1, r2, lsr #6
    2504:	andeq	r2, r0, r8, lsl #22
    2508:	andeq	r2, r0, r2, ror #21
    250c:	andeq	r2, r0, lr, ror sl
    2510:	andeq	r2, r0, lr, asr #14
    2514:	andeq	r2, r0, r4, lsr r7
    2518:	andeq	r2, r0, r2, ror sl
    251c:	andeq	r2, r0, r2, ror sl
    2520:	andeq	r2, r0, r8, ror sl
    2524:	andeq	r2, r0, r0, asr sl
    2528:	andeq	r4, r1, ip, lsl #4
    252c:	ldrdeq	r2, [r0], -sl
    2530:	andeq	r2, r0, r6, asr r6
    2534:	andeq	r2, r0, r8, ror #16
    2538:	andeq	r2, r0, r8, lsr #14
    253c:	ldrdeq	r2, [r0], -lr
    2540:	andeq	r2, r0, r8, lsr r9
    2544:	andeq	r2, r0, lr, asr #13
    2548:	ldrdeq	r2, [r0], -r8
    254c:	muleq	r0, ip, r5
    2550:	muleq	r0, r4, r5
    2554:	andeq	r2, r0, r8, lsr #12
    2558:	andeq	r2, r0, lr, lsr #11
    255c:	andeq	r2, r0, sl, lsl #12
    2560:	andeq	r2, r0, ip, lsl #17
    2564:	andeq	r2, r0, lr, lsl r5
    2568:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    256c:	andeq	r2, r0, r4, asr #12
    2570:	andeq	r2, r0, r8, lsl r5
    2574:	andeq	r2, r0, r0, lsr r6
    2578:	andeq	r3, r1, lr, ror #31
    257c:	andeq	r2, r0, r4, ror r5
    2580:	strdeq	r2, [r0], -sl
    2584:			; <UNDEFINED> instruction: 0x000024b2
    2588:	andeq	r3, r1, ip, lsr #31
    258c:	strdeq	r2, [r0], -ip
    2590:	andeq	r2, r0, sl, asr r4
    2594:	andeq	r2, r0, r6, asr #11
    2598:	andeq	r2, r0, lr, asr #11
    259c:	andeq	r2, r0, r2, lsl r6
    25a0:	andeq	r3, r1, r8, lsl #30
    25a4:	muleq	r0, r4, r3
    25a8:	ldrdeq	r3, [r1], -r4
    25ac:	andeq	r2, r0, sl, asr r4
    25b0:	andeq	r2, r0, r6, lsr r5
    25b4:	muleq	r0, r2, r3
    25b8:	andeq	r2, r0, r2, lsr #6
    25bc:	strls	r2, [ip, -r0, lsl #14]
    25c0:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    25c4:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    25c8:			; <UNDEFINED> instruction: 0xf7ff4604
    25cc:			; <UNDEFINED> instruction: 0x4606e8fc
    25d0:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    25d4:	andcs	r4, r2, #135266304	; 0x8100000
    25d8:	strtmi	r4, [r8], -r1, asr #12
    25dc:	andvc	pc, r0, r9, asr #17
    25e0:	svc	0x00aef7fe
    25e4:	eorsle	r4, r8, r5, lsl #5
    25e8:	ldrdcc	pc, [r0], -r9
    25ec:	rscsle	r2, r2, r4, lsl #22
    25f0:	subsle	r2, r2, r0, lsl #28
    25f4:	andcs	r2, r6, r0, lsl #2
    25f8:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    25fc:	eorsle	r2, lr, r0, lsl #16
    2600:	svc	0x005af7fe
    2604:	stmdacs	r0, {r2, r9, sl, lr}
    2608:	ldmdbmi	r0, {r0, r3, r4, r5, ip, lr, pc}^
    260c:	ldrbtmi	r2, [r9], #-6
    2610:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2614:	ldmdavs	r2!, {r1, r3, r8, fp, ip, pc}
    2618:	andcs	r4, r6, r3, asr r6
    261c:	stmdbls	fp, {r0, r8, ip, pc}
    2620:	bmi	12e6e30 <putsgent@@Base+0x12e2a04>
    2624:	mrscs	r9, (UNDEF: 17)
    2628:			; <UNDEFINED> instruction: 0xf7ff447a
    262c:			; <UNDEFINED> instruction: 0x4621e852
    2630:			; <UNDEFINED> instruction: 0xf7ff2006
    2634:			; <UNDEFINED> instruction: 0x4620e854
    2638:	svc	0x0008f7fe
    263c:	svc	0x00acf7fe
    2640:			; <UNDEFINED> instruction: 0xf0139b0c
    2644:	svclt	0x000c007f
    2648:	andcs	pc, r7, r3, asr #7
    264c:	strt	r3, [r4], #128	; 0x80
    2650:	ldrbtmi	r4, [fp], #-2880	; 0xfffff4c0
    2654:			; <UNDEFINED> instruction: 0xf7ff930b
    2658:			; <UNDEFINED> instruction: 0xf89dbbbe
    265c:	blcs	1fce724 <putsgent@@Base+0x1fca2f8>
    2660:			; <UNDEFINED> instruction: 0xf7fed1c6
    2664:			; <UNDEFINED> instruction: 0x2113efb2
    2668:	svc	0x00a2f7fe
    266c:			; <UNDEFINED> instruction: 0x46282112
    2670:	svc	0x009ef7fe
    2674:	mlascc	r0, sp, r8, pc	; <UNPREDICTABLE>
    2678:	adcle	r2, ip, pc, ror fp
    267c:	ldmdavs	r2!, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    2680:	stmdbls	sl, {r0, r1, r4, r6, r9, sl, lr}
    2684:	andls	r9, r2, #720896	; 0xb0000
    2688:	tstls	r1, r3, lsr sl
    268c:	andls	r2, r0, r1, lsl #2
    2690:	andcs	r4, r6, sl, ror r4
    2694:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2698:			; <UNDEFINED> instruction: 0x4631e7d0
    269c:			; <UNDEFINED> instruction: 0xf7ff2006
    26a0:	stmdacs	r0, {r1, r2, r3, r4, fp, sp, lr, pc}
    26a4:			; <UNDEFINED> instruction: 0xf7fed03a
    26a8:	strmi	lr, [r5], -r8, lsl #30
    26ac:	stmdbmi	fp!, {r4, r5, r7, r8, r9, ip, sp, pc}
    26b0:	ldrbtmi	r2, [r9], #-6
    26b4:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    26b8:	blls	2a8eec <putsgent@@Base+0x2a4ac0>
    26bc:	andcs	r2, r6, r1, lsl #2
    26c0:	andls	r9, r0, #33554432	; 0x2000000
    26c4:	movwls	r4, #6694	; 0x1a26
    26c8:	ldrbtmi	r4, [sl], #-1619	; 0xfffff9ad
    26cc:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    26d0:	andcs	r4, r6, r9, lsr #12
    26d4:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    26d8:			; <UNDEFINED> instruction: 0xf7fe4628
    26dc:			; <UNDEFINED> instruction: 0x2100eeb8
    26e0:			; <UNDEFINED> instruction: 0xf7fe2006
    26e4:	teqlt	r0, #252, 30	; 0x3f0
    26e8:	mcr	7, 7, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    26ec:	tstlt	r0, #5242880	; 0x500000
    26f0:	andcs	r4, r6, ip, lsl r9
    26f4:			; <UNDEFINED> instruction: 0xf7fe4479
    26f8:	bmi	6fe6c8 <putsgent@@Base+0x6fa29c>
    26fc:	tstcs	r1, r3, lsr #12
    2700:	andcs	r4, r4, sl, ror r4
    2704:	andge	pc, r0, sp, asr #17
    2708:	svc	0x00e2f7fe
    270c:	andcs	r4, r6, r9, lsr #12
    2710:	svc	0x00e4f7fe
    2714:			; <UNDEFINED> instruction: 0xf7fe4628
    2718:			; <UNDEFINED> instruction: 0xe78fee9a
    271c:	ldrbmi	r9, [r3], -sl, lsl #20
    2720:	andcs	r2, r6, r1, lsl #2
    2724:	andls	r9, r1, #33554432	; 0x2000000
    2728:	andls	r9, r0, #45056	; 0xb000
    272c:	ldrbtmi	r4, [sl], #-2575	; 0xfffff5f1
    2730:	svc	0x00cef7fe
    2734:	bmi	3bc688 <putsgent@@Base+0x3b825c>
    2738:	tstcs	r1, r3, lsr #12
    273c:	ldrbtmi	r2, [sl], #-4
    2740:	andge	pc, r0, sp, asr #17
    2744:	svc	0x00c4f7fe
    2748:	svclt	0x0000e778
    274c:			; <UNDEFINED> instruction: 0x000021b2
    2750:			; <UNDEFINED> instruction: 0x000023bc
    2754:	andeq	r2, r0, r2, lsl r1
    2758:	andeq	r2, r0, r4, asr r3
    275c:	andeq	r2, r0, lr, lsl #2
    2760:	andeq	r2, r0, lr, asr #6
    2764:	andeq	r2, r0, ip, asr #1
    2768:	andeq	r2, r0, r0, asr r3
    276c:	andeq	r2, r0, sl, ror #5
    2770:	andeq	r2, r0, r2, lsl r3
    2774:	bleq	3e8b8 <putsgent@@Base+0x3a48c>
    2778:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    277c:	strbtmi	fp, [sl], -r2, lsl #24
    2780:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2784:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2788:	ldrmi	sl, [sl], #776	; 0x308
    278c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2790:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2794:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2798:			; <UNDEFINED> instruction: 0xf85a4b06
    279c:	stmdami	r6, {r0, r1, ip, sp}
    27a0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    27a4:	mcr	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    27a8:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    27ac:			; <UNDEFINED> instruction: 0x000136b8
    27b0:	andeq	r0, r0, r8, ror #2
    27b4:	andeq	r0, r0, r4, lsl #3
    27b8:	andeq	r0, r0, ip, lsl #3
    27bc:	ldr	r3, [pc, #20]	; 27d8 <__assert_fail@plt+0xfe4>
    27c0:	ldr	r2, [pc, #20]	; 27dc <__assert_fail@plt+0xfe8>
    27c4:	add	r3, pc, r3
    27c8:	ldr	r2, [r3, r2]
    27cc:	cmp	r2, #0
    27d0:	bxeq	lr
    27d4:	b	15a4 <__gmon_start__@plt>
    27d8:	muleq	r1, r8, r6
    27dc:	andeq	r0, r0, r0, lsl #3
    27e0:	blmi	1d4800 <putsgent@@Base+0x1d03d4>
    27e4:	bmi	1d39cc <putsgent@@Base+0x1cf5a0>
    27e8:	addmi	r4, r3, #2063597568	; 0x7b000000
    27ec:	andle	r4, r3, sl, ror r4
    27f0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    27f4:	ldrmi	fp, [r8, -r3, lsl #2]
    27f8:	svclt	0x00004770
    27fc:	andeq	r3, r1, r0, ror #21
    2800:	ldrdeq	r3, [r1], -ip
    2804:	andeq	r3, r1, r4, ror r6
    2808:	andeq	r0, r0, r0, ror r1
    280c:	stmdbmi	r9, {r3, fp, lr}
    2810:	bmi	2539f8 <putsgent@@Base+0x24f5cc>
    2814:	bne	253a00 <putsgent@@Base+0x24f5d4>
    2818:	svceq	0x00cb447a
    281c:			; <UNDEFINED> instruction: 0x01a1eb03
    2820:	andle	r1, r3, r9, asr #32
    2824:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2828:	ldrmi	fp, [r8, -r3, lsl #2]
    282c:	svclt	0x00004770
    2830:			; <UNDEFINED> instruction: 0x00013ab4
    2834:			; <UNDEFINED> instruction: 0x00013ab0
    2838:	andeq	r3, r1, r8, asr #12
    283c:	muleq	r0, r4, r1
    2840:	blmi	2afc68 <putsgent@@Base+0x2ab83c>
    2844:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2848:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    284c:	blmi	270e00 <putsgent@@Base+0x26c9d4>
    2850:	ldrdlt	r5, [r3, -r3]!
    2854:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2858:			; <UNDEFINED> instruction: 0xf7fe6818
    285c:			; <UNDEFINED> instruction: 0xf7ffedd8
    2860:	blmi	1c2764 <putsgent@@Base+0x1be338>
    2864:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2868:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    286c:	andeq	r3, r1, lr, ror sl
    2870:	andeq	r3, r1, r8, lsl r6
    2874:	andeq	r0, r0, ip, ror #2
    2878:	andeq	r3, r1, sl, lsr #15
    287c:	andeq	r3, r1, lr, asr sl
    2880:	svclt	0x0000e7c4
    2884:	orrslt	r6, r2, sl, lsl #16
    2888:			; <UNDEFINED> instruction: 0x460cb538
    288c:	and	r4, r0, r5, lsl #12
    2890:			; <UNDEFINED> instruction: 0x4610b158
    2894:			; <UNDEFINED> instruction: 0xf7fe4629
    2898:			; <UNDEFINED> instruction: 0xf854edb4
    289c:	bcs	e4b4 <putsgent@@Base+0xa088>
    28a0:	blx	fec37080 <putsgent@@Base+0xfec32c54>
    28a4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    28a8:	andcs	fp, r1, r8, lsr sp
    28ac:			; <UNDEFINED> instruction: 0x4610bd38
    28b0:	svclt	0x00004770
    28b4:	andcs	r4, r5, #11264	; 0x2c00
    28b8:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    28bc:	ldmdavc	r8, {r1, r3, sl, fp, lr}
    28c0:	cmplt	r8, ip, ror r4
    28c4:	andcs	r4, r0, r9, lsl #18
    28c8:			; <UNDEFINED> instruction: 0xf7fe4479
    28cc:	blmi	23e07c <putsgent@@Base+0x239c50>
    28d0:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
    28d4:	ldmdavs	r9, {r4, lr}
    28d8:	svclt	0x0060f7fe
    28dc:	ldrbtmi	r4, [r9], #-2309	; 0xfffff6fb
    28e0:	svclt	0x0000e7f3
    28e4:	andeq	r3, r1, lr, lsl #20
    28e8:	andeq	r3, r1, r0, lsr #11
    28ec:	andeq	r1, r0, r4, asr lr
    28f0:	andeq	r0, r0, ip, ror r1
    28f4:	andeq	r1, r0, sl, asr lr
    28f8:			; <UNDEFINED> instruction: 0xf7feb510
    28fc:	ldcmi	13, cr14, [r1], {254}	; 0xfe
    2900:	ldrbtmi	r4, [ip], #-2833	; 0xfffff4ef
    2904:	stmdacs	r0, {r0, r1, r5, r6, r7, fp, ip, lr}
    2908:	blle	1a970 <putsgent@@Base+0x16544>
    290c:			; <UNDEFINED> instruction: 0xf7febd10
    2910:	stmdavs	r0, {r3, r4, r7, r9, sl, fp, sp, lr, pc}
    2914:	cmpeq	sp, #160, 2	; 0x28	; <UNPREDICTABLE>
    2918:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    291c:	svclt	0x00182b00
    2920:	svclt	0x000c2816
    2924:	andcs	r2, r0, r1
    2928:	stmdbmi	r8, {r4, r5, r6, r7, ip, lr, pc}
    292c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2930:	ldc	7, cr15, [r6, #1016]!	; 0x3f8
    2934:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
    2938:			; <UNDEFINED> instruction: 0xf7fe6819
    293c:	andcs	lr, r1, r2, lsr pc
    2940:	mcr	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2944:	andeq	r3, r1, lr, asr r5
    2948:	muleq	r0, r0, r1
    294c:	andeq	r2, r0, sl, asr #3
    2950:	andeq	r0, r0, ip, ror r1
    2954:			; <UNDEFINED> instruction: 0x461eb570
    2958:	strmi	r4, [r1], -fp, lsl #24
    295c:	addlt	r4, r6, fp, lsl #26
    2960:	stmdbpl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    2964:	stmdacs	r0, {r3, r4, fp, sp, lr}
    2968:	blls	2f95a0 <putsgent@@Base+0x2f5174>
    296c:	strls	r2, [r0], -r0, lsl #8
    2970:	strmi	lr, [r3], #-2509	; 0xfffff633
    2974:	blls	2a7590 <putsgent@@Base+0x2a3164>
    2978:	movwls	r9, #5122	; 0x1402
    297c:			; <UNDEFINED> instruction: 0x46224613
    2980:	mrc	7, 7, APSR_nzcv, cr10, cr14, {7}
    2984:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    2988:	andeq	r3, r1, r0, lsl #10
    298c:	muleq	r0, r0, r1
    2990:	strmi	r4, [r2], -r9, lsl #22
    2994:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    2998:	addlt	r4, r4, r8, lsl #24
    299c:	ldmdavs	r8, {r0, r1, r3, r4, r8, fp, ip, lr}
    29a0:	blle	1cc9a8 <putsgent@@Base+0x1c857c>
    29a4:	stmib	sp, {r8, r9, sp}^
    29a8:	movwls	r3, #257	; 0x101
    29ac:	cmpmi	r7, r0, asr #4	; <UNPREDICTABLE>
    29b0:	mrc	7, 6, APSR_nzcv, cr12, cr14, {7}
    29b4:	ldclt	0, cr11, [r0, #-16]
    29b8:	andeq	r3, r1, sl, asr #9
    29bc:	muleq	r0, r0, r1
    29c0:			; <UNDEFINED> instruction: 0x212fb510
    29c4:			; <UNDEFINED> instruction: 0xf7fe4604
    29c8:	smlatblt	r8, r8, lr, lr
    29cc:	ldclt	0, cr3, [r0, #-4]
    29d0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    29d4:	subcs	fp, r0, r8, lsl #10
    29d8:	cdp2	0, 13, cr15, cr4, cr0, {0}
    29dc:	andcs	r4, r0, #2048	; 0x800
    29e0:	andsvs	r4, r8, fp, ror r4
    29e4:	stclt	0, cr6, [r8, #-8]
    29e8:	andeq	r3, r1, r4, asr #18
    29ec:	svcmi	0x00f0e92d
    29f0:	blmi	152ec14 <putsgent@@Base+0x152a7e8>
    29f4:	movwls	r4, #21627	; 0x547b
    29f8:	rsble	r2, r8, r0, lsl #18
    29fc:	strmi	r4, [r7], -sp, lsl #12
    2a00:	mcr	7, 0, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2a04:	ldrbtmi	r4, [lr], #-3664	; 0xfffff1b0
    2a08:	strtmi	r4, [r8], -r4, lsl #12
    2a0c:	ldcl	7, cr15, [sl, #1016]!	; 0x3f8
    2a10:	cfstrsne	mvf4, [r1], #16
    2a14:	strcc	r9, [r1], #-260	; 0xfffffefc
    2a18:			; <UNDEFINED> instruction: 0xf0004608
    2a1c:			; <UNDEFINED> instruction: 0x9701feb3
    2a20:			; <UNDEFINED> instruction: 0xf04f9904
    2a24:	andcs	r3, r1, #-67108861	; 0xfc000003
    2a28:	strls	r9, [r0], -r2, lsl #10
    2a2c:			; <UNDEFINED> instruction: 0xf7fe4607
    2a30:	addmi	lr, r4, #3424	; 0xd60
    2a34:	teqcs	sp, r6, ror #2
    2a38:			; <UNDEFINED> instruction: 0xf7fe4638
    2a3c:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    2a40:	blmi	10b6b98 <putsgent@@Base+0x10b276c>
    2a44:	bleq	1fd8cc <putsgent@@Base+0x1f94a0>
    2a48:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2a4c:			; <UNDEFINED> instruction: 0xf1b8a800
    2a50:	subsle	r0, r1, r0, lsl #30
    2a54:	streq	pc, [r4], -sl, lsr #3
    2a58:			; <UNDEFINED> instruction: 0xf8562400
    2a5c:	ldrbmi	r5, [sl], -r4, lsl #30
    2a60:	b	13d4348 <putsgent@@Base+0x13cff1c>
    2a64:	strtmi	r0, [r9], -r4, lsl #19
    2a68:	mcr	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2a6c:			; <UNDEFINED> instruction: 0xf815b928
    2a70:	blcs	eaa4 <putsgent@@Base+0xa678>
    2a74:	blcs	f726dc <putsgent@@Base+0xf6e2b0>
    2a78:	strcc	sp, [r1], #-45	; 0xffffffd3
    2a7c:	mvnle	r4, r4, asr #10
    2a80:	stclne	13, cr4, [r3], #-204	; 0xffffff34
    2a84:	ldrbtmi	r0, [sp], #-161	; 0xffffff5f
    2a88:	ldreq	r6, [fp, -fp, rrx]
    2a8c:	tstcc	r4, r8, lsl pc
    2a90:	eorvc	pc, r4, sl, asr #16
    2a94:	movwcs	sp, #5
    2a98:	andcc	pc, r1, sl, asr #16
    2a9c:	pop	{r0, r1, r2, ip, sp, pc}
    2aa0:	usub8mi	r8, r0, r0
    2aa4:			; <UNDEFINED> instruction: 0xf7fe3144
    2aa8:	strmi	lr, [r2], r2, lsr #26
    2aac:	eorsle	r2, r2, r0, lsl #16
    2ab0:	blmi	a28ecc <putsgent@@Base+0xa24aa0>
    2ab4:	stmiapl	fp, {r1, r3, r5, fp, sp, lr}^
    2ab8:	addsmi	r6, r1, #1638400	; 0x190000
    2abc:			; <UNDEFINED> instruction: 0xf8c3bf08
    2ac0:	blmi	96aac8 <putsgent@@Base+0x96669c>
    2ac4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2ac8:	addeq	r6, r9, r8, lsl r0
    2acc:			; <UNDEFINED> instruction: 0xf000e7e3
    2ad0:	strmi	pc, [r7], -r7, lsl #29
    2ad4:	strtmi	lr, [r8], -pc, lsr #15
    2ad8:	ldc	7, cr15, [r8], #1016	; 0x3f8
    2adc:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
    2ae0:			; <UNDEFINED> instruction: 0xf843681b
    2ae4:	andlt	r7, r7, r9
    2ae8:	svchi	0x00f0e8bd
    2aec:	andlt	r4, r7, r8, lsr r6
    2af0:	svcmi	0x00f0e8bd
    2af4:	stclt	7, cr15, [r8], #1016	; 0x3f8
    2af8:	tstcs	r4, r1, lsl #4
    2afc:			; <UNDEFINED> instruction: 0xf8ca605a
    2b00:	strb	r7, [r8, r0]
    2b04:	rsbcs	r4, r4, #22528	; 0x5800
    2b08:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
    2b0c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2b10:			; <UNDEFINED> instruction: 0xf7fe4478
    2b14:	ldmdbmi	r5, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
    2b18:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2b1c:	stcl	7, cr15, [r0], {254}	; 0xfe
    2b20:	blmi	4e933c <putsgent@@Base+0x4e4f10>
    2b24:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b28:	mrc	7, 1, APSR_nzcv, cr10, cr14, {7}
    2b2c:	movwcs	lr, #2517	; 0x9d5
    2b30:	rsbvs	r3, fp, r1, lsl #22
    2b34:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    2b38:	stc	7, cr15, [r8], {254}	; 0xfe
    2b3c:	ldrdge	lr, [r0, -r5]
    2b40:	str	r0, [r8, r9, lsl #1]!
    2b44:	andeq	r3, r1, ip, ror #8
    2b48:	andeq	r2, r0, lr, lsl r1
    2b4c:	ldrdeq	r3, [r1], -ip
    2b50:	muleq	r1, lr, r8
    2b54:	muleq	r0, r8, r1
    2b58:	andeq	r3, r1, r0, ror #16
    2b5c:	andeq	r3, r1, r6, asr #16
    2b60:	andeq	r2, r0, ip, ror #1
    2b64:	andeq	r2, r0, lr, lsl r0
    2b68:	andeq	r2, r0, r4, lsr #32
    2b6c:	andeq	r2, r0, r2, lsr r0
    2b70:	andeq	r0, r0, ip, ror r1
    2b74:	svcmi	0x00f0e92d
    2b78:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    2b7c:	blhi	be038 <putsgent@@Base+0xb9c0c>
    2b80:	blmi	fd5480 <putsgent@@Base+0xfd1054>
    2b84:			; <UNDEFINED> instruction: 0xf2ad447a
    2b88:	ldmpl	r3, {r2, r3, r4, r8, sl, fp, lr}^
    2b8c:			; <UNDEFINED> instruction: 0xf8cd681b
    2b90:			; <UNDEFINED> instruction: 0xf04f3414
    2b94:	stclle	3, cr0, [r8, #-0]
    2b98:			; <UNDEFINED> instruction: 0xf1a14b3a
    2b9c:			; <UNDEFINED> instruction: 0xf8df0904
    2ba0:			; <UNDEFINED> instruction: 0xf04fa0e8
    2ba4:	ldrbtmi	r0, [fp], #-2817	; 0xfffff4ff
    2ba8:	blmi	e277bc <putsgent@@Base+0xe23390>
    2bac:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    2bb0:	bcc	43e3d8 <putsgent@@Base+0x439fac>
    2bb4:	svcvs	0x0004f859
    2bb8:			; <UNDEFINED> instruction: 0xf7fe4630
    2bbc:			; <UNDEFINED> instruction: 0xf5b0ed24
    2bc0:	eorle	r6, pc, #128, 30	; 0x200
    2bc4:			; <UNDEFINED> instruction: 0x4630213d
    2bc8:	stc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    2bcc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2bd0:			; <UNDEFINED> instruction: 0xf8dad03a
    2bd4:	ldrbmi	r4, [r5], -r0
    2bd8:	sub	fp, r8, r4, lsr #18
    2bdc:	svcmi	0x0004f855
    2be0:	suble	r2, r4, r0, lsl #24
    2be4:			; <UNDEFINED> instruction: 0xf7fe4620
    2be8:	strtmi	lr, [r1], -lr, lsl #26
    2bec:	ldrtmi	r4, [r0], -r2, lsl #12
    2bf0:	ldcl	7, cr15, [ip, #1016]	; 0x3f8
    2bf4:	mvnsle	r2, r0, lsl #16
    2bf8:	blne	fefee014 <putsgent@@Base+0xfefe9be8>
    2bfc:	ldrtmi	r4, [r1], -r4, lsl #12
    2c00:	orrvs	pc, r0, #1325400064	; 0x4f000000
    2c04:			; <UNDEFINED> instruction: 0x4628463a
    2c08:	mrrc	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    2c0c:	bne	43e474 <putsgent@@Base+0x43a048>
    2c10:	strtmi	r2, [r0], -r5, lsl #4
    2c14:			; <UNDEFINED> instruction: 0xf7fe55ec
    2c18:	strtmi	lr, [sl], -r4, asr #24
    2c1c:	andcs	r4, r1, r1, lsl #12
    2c20:	ldc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    2c24:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    2c28:	bmi	677340 <putsgent@@Base+0x672f14>
    2c2c:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    2c30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c34:	ldrcc	pc, [r4], #-2269	; 0xfffff723
    2c38:	tstle	sp, sl, asr r0
    2c3c:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    2c40:	blhi	bdf3c <putsgent@@Base+0xb9b10>
    2c44:	svchi	0x00f0e8bd
    2c48:			; <UNDEFINED> instruction: 0xac059a03
    2c4c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    2c50:	andlt	pc, r4, sp, asr #17
    2c54:			; <UNDEFINED> instruction: 0x46204619
    2c58:	andcs	r9, r1, #0, 4
    2c5c:			; <UNDEFINED> instruction: 0xf7fe4493
    2c60:			; <UNDEFINED> instruction: 0xf8d9edbe
    2c64:	strtmi	r1, [r0], -r0
    2c68:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    2c6c:			; <UNDEFINED> instruction: 0x4630e7da
    2c70:			; <UNDEFINED> instruction: 0xf7ff2100
    2c74:			; <UNDEFINED> instruction: 0xe7d5febb
    2c78:	stc	7, cr15, [r4], #-1016	; 0xfffffc08
    2c7c:	ldrdeq	r3, [r1], -ip
    2c80:	andeq	r0, r0, r4, ror r1
    2c84:			; <UNDEFINED> instruction: 0x00001fbe
    2c88:	andeq	r3, r1, r8, asr r4
    2c8c:			; <UNDEFINED> instruction: 0x00001fba
    2c90:	andeq	r3, r1, r2, lsr r2
    2c94:	mvnsmi	lr, #737280	; 0xb4000
    2c98:	bmi	c55960 <putsgent@@Base+0xc51534>
    2c9c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2ca0:			; <UNDEFINED> instruction: 0xf8d6681e
    2ca4:			; <UNDEFINED> instruction: 0xf1b99000
    2ca8:	suble	r0, r5, r0, lsl #30
    2cac:	ldrsbthi	pc, [r4], pc	; <UNPREDICTABLE>
    2cb0:	ldrbtmi	r4, [r8], #1591	; 0x637
    2cb4:	ldrdmi	pc, [r0], -r8
    2cb8:	stmdblt	r4!, {r0, r2, r6, r9, sl, lr}
    2cbc:			; <UNDEFINED> instruction: 0xf855e047
    2cc0:	stccs	15, cr4, [r0], {4}
    2cc4:	strtmi	sp, [r0], -r3, asr #32
    2cc8:	ldc	7, cr15, [ip], {254}	; 0xfe
    2ccc:	strmi	r4, [r2], -r1, lsr #12
    2cd0:			; <UNDEFINED> instruction: 0xf7fe4648
    2cd4:	stmdacs	r0, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    2cd8:	ldmdavs	fp!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    2cdc:			; <UNDEFINED> instruction: 0x463bb153
    2ce0:			; <UNDEFINED> instruction: 0xf843685a
    2ce4:	bcs	d8fc <putsgent@@Base+0x94d0>
    2ce8:			; <UNDEFINED> instruction: 0xf8d7d1fa
    2cec:			; <UNDEFINED> instruction: 0xf1b99000
    2cf0:	bicsle	r0, pc, r0, lsl #30
    2cf4:	mvnslt	r6, r5, lsr r8
    2cf8:	ldrbtmi	r4, [pc], #-3867	; 2d00 <__assert_fail@plt+0x150c>
    2cfc:			; <UNDEFINED> instruction: 0xf1076bbc
    2d00:	mvnslt	r0, r8, lsr r8
    2d04:			; <UNDEFINED> instruction: 0xf7fe4620
    2d08:			; <UNDEFINED> instruction: 0x4621ec7e
    2d0c:	strtmi	r4, [r8], -r2, lsl #12
    2d10:	stcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    2d14:	strmi	r2, [r3], -pc, lsr #2
    2d18:	ldmdblt	fp!, {r3, r5, r9, sl, lr}^
    2d1c:	ldcl	7, cr15, [r8], #-1016	; 0xfffffc08
    2d20:	ldmdavs	r3!, {r5, r6, r8, ip, sp, pc}
    2d24:	ldrtmi	fp, [r3], -r3, asr #2
    2d28:			; <UNDEFINED> instruction: 0xf843685a
    2d2c:	bcs	d944 <putsgent@@Base+0x9518>
    2d30:	ldmdavs	r5!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    2d34:	mvnle	r2, r0, lsl #26
    2d38:	mvnshi	lr, #12386304	; 0xbd0000
    2d3c:	svcmi	0x0004f858
    2d40:	bicsle	r2, pc, r0, lsl #24
    2d44:	svcpl	0x0004f856
    2d48:	bicsle	r2, r7, r0, lsl #26
    2d4c:			; <UNDEFINED> instruction: 0xf857e7f4
    2d50:			; <UNDEFINED> instruction: 0xf1b99f04
    2d54:			; <UNDEFINED> instruction: 0xd1ad0f00
    2d58:	svclt	0x0000e7cc
    2d5c:	andeq	r3, r1, r4, asr #3
    2d60:	muleq	r0, r8, r1
    2d64:	andeq	r3, r1, r2, asr r3
    2d68:	andeq	r3, r1, sl, lsl #6
    2d6c:	mvnsmi	lr, sp, lsr #18
    2d70:	suble	r2, r1, r0, lsl #18
    2d74:	movslt	r4, #4, 12	; 0x400000
    2d78:	strmi	r6, [lr], -r0, lsl #16
    2d7c:	stmdblt	r8!, {r8, sl, sp}
    2d80:	stclne	0, cr14, [fp], #-188	; 0xffffff44
    2d84:	eoreq	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    2d88:	ldrmi	fp, [sp], -r8, asr #2
    2d8c:			; <UNDEFINED> instruction: 0xf7fe4631
    2d90:	stmdacs	r0, {r3, r4, r5, r8, r9, fp, sp, lr, pc}
    2d94:			; <UNDEFINED> instruction: 0x46a0d1f5
    2d98:	pop	{r6, r9, sl, lr}
    2d9c:	stfnep	f0, [r8], #960	; 0x3c0
    2da0:			; <UNDEFINED> instruction: 0xf0000080
    2da4:	stmdavs	r2!, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    2da8:			; <UNDEFINED> instruction: 0xb1ba4680
    2dac:	movwcs	r1, #3841	; 0xf01
    2db0:	svccs	0x0004f841
    2db4:			; <UNDEFINED> instruction: 0xf854461d
    2db8:	movwcc	r2, #7940	; 0x1f04
    2dbc:	bcs	3040 <__assert_fail@plt+0x184c>
    2dc0:	strcc	sp, [r2, #-502]	; 0xfffffe0a
    2dc4:	adceq	r4, sp, r7, asr #8
    2dc8:			; <UNDEFINED> instruction: 0xf0004630
    2dcc:	movwcs	pc, #3337	; 0xd09	; <UNPREDICTABLE>
    2dd0:			; <UNDEFINED> instruction: 0x46406038
    2dd4:	andcc	pc, r5, r8, asr #16
    2dd8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2ddc:	strcs	r4, [r4, #-1543]	; 0xfffff9f9
    2de0:	strdcs	lr, [r8], -r2
    2de4:	blmi	27cd60 <putsgent@@Base+0x278934>
    2de8:	stmdbmi	r9, {r2, r4, r5, r9, sp}
    2dec:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    2df0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2df4:	ldcl	7, cr15, [lr], #1016	; 0x3f8
    2df8:	eorscs	r4, r3, #7168	; 0x1c00
    2dfc:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    2e00:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2e04:			; <UNDEFINED> instruction: 0xf7fe4478
    2e08:	svclt	0x0000ecf6
    2e0c:	andeq	r1, r0, sl, asr #28
    2e10:	andeq	r1, r0, r0, lsl lr
    2e14:	andeq	r1, r0, r6, lsr #28
    2e18:	andeq	r1, r0, r8, lsr lr
    2e1c:	strdeq	r1, [r0], -lr
    2e20:	andeq	r1, r0, r4, lsl #28
    2e24:	ldrbmi	lr, [r0, sp, lsr #18]!
    2e28:	eorsle	r2, sl, r0, lsl #18
    2e2c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    2e30:	stmdavs	r4, {r0, r6, ip, lr, pc}
    2e34:			; <UNDEFINED> instruction: 0xf04fb384
    2e38:	strmi	r0, [lr], -r0, lsl #18
    2e3c:	strbmi	r4, [sp], -r7, lsl #12
    2e40:	strtmi	r4, [r0], -r0, lsl #13
    2e44:			; <UNDEFINED> instruction: 0xf7fe4631
    2e48:	ldrdlt	lr, [r8, -ip]
    2e4c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    2e50:	svcmi	0x0004f858
    2e54:	cfstr32cs	mvfx3, [r0], {1}
    2e58:	strmi	sp, [r9, #499]!	; 0x1f3
    2e5c:			; <UNDEFINED> instruction: 0xf109d01c
    2e60:	addeq	r0, r0, r1
    2e64:	stc2	0, cr15, [lr], {0}
    2e68:	ldrdpl	pc, [r0], -sl
    2e6c:			; <UNDEFINED> instruction: 0xb1b54682
    2e70:			; <UNDEFINED> instruction: 0x46284631
    2e74:	b	ff140e74 <putsgent@@Base+0xff13ca48>
    2e78:	bl	28310c <putsgent@@Base+0x27ece0>
    2e7c:			; <UNDEFINED> instruction: 0xb1280203
    2e80:			; <UNDEFINED> instruction: 0xf84a3304
    2e84:	bl	296f1c <putsgent@@Base+0x292af0>
    2e88:	strcc	r0, [r1], #-515	; 0xfffffdfd
    2e8c:	svcpl	0x0004f857
    2e90:	mvnle	r2, r0, lsl #26
    2e94:	andsvs	r2, r3, r0, lsl #6
    2e98:	pop	{r4, r6, r9, sl, lr}
    2e9c:			; <UNDEFINED> instruction: 0x460287f0
    2ea0:	blmi	2bce88 <putsgent@@Base+0x2b8a5c>
    2ea4:	stmdbmi	sl, {r0, r2, r5, r6, r9, sp}
    2ea8:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
    2eac:	movwcc	r4, #50297	; 0xc479
    2eb0:			; <UNDEFINED> instruction: 0xf7fe4478
    2eb4:	blmi	23e13c <putsgent@@Base+0x239d10>
    2eb8:	stmdbmi	r8, {r1, r2, r5, r6, r9, sp}
    2ebc:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    2ec0:	movwcc	r4, #50297	; 0xc479
    2ec4:			; <UNDEFINED> instruction: 0xf7fe4478
    2ec8:	svclt	0x0000ec96
    2ecc:	andeq	r1, r0, lr, lsl #27
    2ed0:	andeq	r1, r0, r4, asr sp
    2ed4:	andeq	r1, r0, r8, asr sp
    2ed8:	andeq	r1, r0, sl, ror sp
    2edc:	andeq	r1, r0, r0, asr #26
    2ee0:	andeq	r1, r0, r4, asr sp
    2ee4:	movtlt	fp, #34296	; 0x85f8
    2ee8:	strmi	r6, [r4], -r3, lsl #16
    2eec:	cmplt	fp, r4
    2ef0:	movwcs	r4, #1570	; 0x622
    2ef4:	svcne	0x0004f852
    2ef8:	movwcc	r4, #5656	; 0x1618
    2efc:	mvnsle	r2, r0, lsl #18
    2f00:	addeq	r3, r0, r2
    2f04:	ldc2	0, cr15, [lr], #-0
    2f08:	strmi	r6, [r7], -r3, lsr #16
    2f0c:	svcne	0x0006b18b
    2f10:	ldrmi	r2, [r8], -r0, lsl #10
    2f14:			; <UNDEFINED> instruction: 0xf0003501
    2f18:			; <UNDEFINED> instruction: 0xf846fc63
    2f1c:			; <UNDEFINED> instruction: 0xf8540f04
    2f20:	blcs	12b38 <putsgent@@Base+0xe70c>
    2f24:	bl	1f7700 <putsgent@@Base+0x1f32d4>
    2f28:	movwcs	r0, #1413	; 0x585
    2f2c:	eorvs	r4, fp, r8, lsr r6
    2f30:			; <UNDEFINED> instruction: 0x4605bdf8
    2f34:	ldrtmi	r2, [r8], -r0, lsl #6
    2f38:	ldcllt	0, cr6, [r8, #172]!	; 0xac
    2f3c:	addscs	r4, fp, #4, 22	; 0x1000
    2f40:	stmdami	r5, {r2, r8, fp, lr}
    2f44:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2f48:	ldrbtmi	r3, [r8], #-792	; 0xfffffce8
    2f4c:	mrrc	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    2f50:	strdeq	r1, [r0], -r4
    2f54:			; <UNDEFINED> instruction: 0x00001cba
    2f58:	andeq	r1, r0, lr, asr #25
    2f5c:	biclt	fp, r9, r8, lsr r5
    2f60:	cmnlt	r8, r4, lsl #12
    2f64:	strmi	r6, [sp], -r0, lsl #16
    2f68:	and	fp, r8, r8, lsl r9
    2f6c:	svceq	0x0004f854
    2f70:	strtmi	fp, [r9], -r8, lsr #2
    2f74:	b	1140f74 <putsgent@@Base+0x113cb48>
    2f78:	mvnsle	r2, r0, lsl #16
    2f7c:	ldclt	0, cr2, [r8, #-4]!
    2f80:	adcscs	r4, r5, #9216	; 0x2400
    2f84:	stmdami	sl, {r0, r3, r8, fp, lr}
    2f88:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2f8c:	ldrbtmi	r3, [r8], #-804	; 0xfffffcdc
    2f90:	ldc	7, cr15, [r0], #-1016	; 0xfffffc08
    2f94:	adcscs	r4, r4, #7168	; 0x1c00
    2f98:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    2f9c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2fa0:	ldrbtmi	r3, [r8], #-804	; 0xfffffcdc
    2fa4:	stc	7, cr15, [r6], #-1016	; 0xfffffc08
    2fa8:			; <UNDEFINED> instruction: 0x00001cb0
    2fac:	andeq	r1, r0, r6, ror ip
    2fb0:	andeq	r1, r0, sl, lsl #25
    2fb4:	muleq	r0, ip, ip
    2fb8:	andeq	r1, r0, r2, ror #24
    2fbc:	andeq	r1, r0, r6, ror #24
    2fc0:	mvnsmi	lr, sp, lsr #18
    2fc4:			; <UNDEFINED> instruction: 0xf000b360
    2fc8:	strcs	pc, [r0], -fp, lsl #24
    2fcc:	and	r4, r1, r5, lsl #12
    2fd0:	strcc	r3, [r1], -r1
    2fd4:			; <UNDEFINED> instruction: 0xf7fe212c
    2fd8:			; <UNDEFINED> instruction: 0x4604eb1c
    2fdc:	mvnsle	r2, r0, lsl #16
    2fe0:			; <UNDEFINED> instruction: 0x00801cb0
    2fe4:	blx	ff3befee <putsgent@@Base+0xff3babc2>
    2fe8:	strmi	r7, [r7], -fp, lsr #16
    2fec:	svcne	0x0006b1a3
    2ff0:	and	r4, r3, r0, lsr #13
    2ff4:	strmi	r3, [r5], -r1, lsl #8
    2ff8:	blhi	81014 <putsgent@@Base+0x7cbe8>
    2ffc:			; <UNDEFINED> instruction: 0x212c4628
    3000:	svcpl	0x0004f846
    3004:	bl	141004 <putsgent@@Base+0x13cbd8>
    3008:	mvnsle	r2, r0, lsl #16
    300c:			; <UNDEFINED> instruction: 0xf8473401
    3010:	ldrtmi	r0, [r8], -r4, lsr #32
    3014:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3018:	ldrtmi	r6, [r8], -r3
    301c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3020:	sbccs	r4, sp, #4, 22	; 0x1000
    3024:	stmdami	r5, {r2, r8, fp, lr}
    3028:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    302c:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
    3030:	bl	ff841030 <putsgent@@Base+0xff83cc04>
    3034:	andeq	r1, r0, r0, lsl ip
    3038:	ldrdeq	r1, [r0], -r6
    303c:	strdeq	r1, [r0], -sl
    3040:			; <UNDEFINED> instruction: 0xf7feb538
    3044:	strmi	lr, [r4], -sl, ror #19
    3048:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    304c:	tstlt	ip, r5, lsl #12
    3050:	stmdblt	r3!, {r0, r1, r5, fp, ip, sp, lr}
    3054:	pop	{r3, r5, r9, sl, lr}
    3058:			; <UNDEFINED> instruction: 0xf0004038
    305c:	strtmi	fp, [r0], -r3, lsr #18
    3060:			; <UNDEFINED> instruction: 0xf884f000
    3064:	rscsle	r2, r5, r0, lsl #16
    3068:	adcmi	r6, fp, #8585216	; 0x830000
    306c:	ldfltd	f5, [r8, #-968]!	; 0xfffffc38
    3070:	mvnsmi	lr, sp, lsr #18
    3074:	bmi	d548d8 <putsgent@@Base+0xd504ac>
    3078:	cfstr32vs	mvfx15, [r2, #692]	; 0x2b4
    307c:			; <UNDEFINED> instruction: 0x46044b34
    3080:			; <UNDEFINED> instruction: 0x460e447a
    3084:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3088:	strcc	pc, [ip], #-2253	; 0xfffff733
    308c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3090:	b	ff5c1090 <putsgent@@Base+0xff5bcc64>
    3094:	stccs	6, cr4, [r0], {5}
    3098:			; <UNDEFINED> instruction: 0xf10dd053
    309c:	cdpcs	8, 0, cr0, cr0, cr12, {0}
    30a0:			; <UNDEFINED> instruction: 0x4631d039
    30a4:	andcs	r4, r0, #61865984	; 0x3b00000
    30a8:			; <UNDEFINED> instruction: 0xf7fe4620
    30ac:	tstcs	r5, r4, lsr #22
    30b0:	stmdavs	lr!, {r5, r9, sl, lr}
    30b4:	bl	410b4 <putsgent@@Base+0x3cc88>
    30b8:	stmdbmi	r6!, {r8, r9, ip, sp, pc}
    30bc:	andcs	r2, r0, r5, lsl #4
    30c0:			; <UNDEFINED> instruction: 0xf7fe4479
    30c4:	vst2.<illegal width 64>	{d30,d32}, [pc :128], lr
    30c8:	ldrmi	r6, [r9], -r0, lsl #7
    30cc:	stmib	sp, {r0, r9, sp}^
    30d0:	strbmi	r0, [r0], -r0, lsl #8
    30d4:	bl	fe0c10d4 <putsgent@@Base+0xfe0bcca8>
    30d8:	eorvs	r4, lr, r0, asr #12
    30dc:	b	9410dc <putsgent@@Base+0x93ccb0>
    30e0:	blmi	6d595c <putsgent@@Base+0x6d1530>
    30e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    30e8:			; <UNDEFINED> instruction: 0xf8dd681a
    30ec:	subsmi	r3, sl, ip, lsl #8
    30f0:	ldrtmi	sp, [r0], -sl, lsr #2
    30f4:	cfstr32vs	mvfx15, [r2, #52]	; 0x34
    30f8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    30fc:	strtmi	r9, [r3], -r0
    3100:	ldmdbmi	r7, {r1, r2, r4, r9, fp, lr}
    3104:	ldrbtmi	r4, [sl], #-2071	; 0xfffff7e9
    3108:	smlsdxls	r1, r9, r4, r4
    310c:			; <UNDEFINED> instruction: 0xf7fe4478
    3110:	stmdavs	lr!, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    3114:			; <UNDEFINED> instruction: 0x4620e7d1
    3118:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    311c:	mrrc2	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    3120:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    3124:	orrvs	pc, r0, #1325400064	; 0x4f000000
    3128:	ldrbtmi	r2, [ip], #513	; 0x201
    312c:			; <UNDEFINED> instruction: 0xf8cd4619
    3130:	andls	ip, r1, r0
    3134:			; <UNDEFINED> instruction: 0xf7fe4640
    3138:			; <UNDEFINED> instruction: 0xf888eb52
    313c:			; <UNDEFINED> instruction: 0x464663ff
    3140:	ldrcs	lr, [r6], -pc, lsr #15
    3144:	strb	r6, [fp, r6]
    3148:	ldmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    314c:	andeq	r2, r1, r0, ror #27
    3150:	andeq	r0, r0, r4, ror r1
    3154:			; <UNDEFINED> instruction: 0x00001bbc
    3158:	andeq	r2, r1, ip, ror sp
    315c:	strdeq	r1, [r0], -r6
    3160:			; <UNDEFINED> instruction: 0x000019b4
    3164:	andeq	r1, r0, ip, asr r6
    3168:	andeq	r1, r0, lr, asr #22
    316c:	blmi	1155a84 <putsgent@@Base+0x1151658>
    3170:	push	{r1, r3, r4, r5, r6, sl, lr}
    3174:			; <UNDEFINED> instruction: 0x46804ff0
    3178:	ldrdlt	r5, [r5], r3
    317c:			; <UNDEFINED> instruction: 0xf8df201c
    3180:	ldmdavs	fp, {r3, r8, sp, pc}
    3184:			; <UNDEFINED> instruction: 0xf04f9303
    3188:			; <UNDEFINED> instruction: 0xf7fe0300
    318c:	ldrbtmi	lr, [sl], #2548	; 0x9f4
    3190:	rsble	r2, r5, r0, lsl #16
    3194:			; <UNDEFINED> instruction: 0xf10d2400
    3198:	strmi	r0, [r7], -r8, lsl #18
    319c:	vst1.8	{d20-d22}, [pc :128], r6
    31a0:	strtmi	r7, [r0], -r0, lsl #23
    31a4:			; <UNDEFINED> instruction: 0x96024659
    31a8:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    31ac:			; <UNDEFINED> instruction: 0xb3284604
    31b0:	b	11c11b0 <putsgent@@Base+0x11bcd84>
    31b4:			; <UNDEFINED> instruction: 0x4622465b
    31b8:	andvs	r4, r6, r9, lsr r6
    31bc:			; <UNDEFINED> instruction: 0xf8cd4605
    31c0:	strbmi	r9, [r0], -r0
    31c4:	b	c411c4 <putsgent@@Base+0xc3cd98>
    31c8:	blls	b1610 <putsgent@@Base+0xad1e4>
    31cc:	ldrhtle	r4, [fp], -fp
    31d0:	blcs	89d284 <putsgent@@Base+0x898e58>
    31d4:			; <UNDEFINED> instruction: 0xf1bbd125
    31d8:	svclt	0x00384f80
    31dc:	bleq	fe2fdb20 <putsgent@@Base+0xfe2f96f4>
    31e0:			; <UNDEFINED> instruction: 0xf1bbd3df
    31e4:			; <UNDEFINED> instruction: 0xd01c3fff
    31e8:	blcc	fffff32c <putsgent@@Base+0xffffaf00>
    31ec:	ldrbmi	r4, [r9], -r0, lsr #12
    31f0:			; <UNDEFINED> instruction: 0xf7fe9602
    31f4:			; <UNDEFINED> instruction: 0x4604e97c
    31f8:	bicsle	r2, r9, r0, lsl #16
    31fc:	andcs	r4, r5, #35840	; 0x8c00
    3200:			; <UNDEFINED> instruction: 0xf85a4923
    3204:	ldrbtmi	r3, [r9], #-3
    3208:			; <UNDEFINED> instruction: 0xf7fe681c
    320c:	blmi	87d73c <putsgent@@Base+0x879310>
    3210:			; <UNDEFINED> instruction: 0x4602447b
    3214:	strtmi	r2, [r0], -r1, lsl #2
    3218:	b	1241218 <putsgent@@Base+0x123cdec>
    321c:			; <UNDEFINED> instruction: 0xf7fe200d
    3220:			; <UNDEFINED> instruction: 0x4620e9da
    3224:			; <UNDEFINED> instruction: 0xf7fe2400
    3228:			; <UNDEFINED> instruction: 0x4638e912
    322c:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3230:	blmi	515a9c <putsgent@@Base+0x511670>
    3234:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3238:	blls	dd2a8 <putsgent@@Base+0xd8e7c>
    323c:	tstle	ip, sl, asr r0
    3240:	andlt	r4, r5, r0, lsr #12
    3244:	svchi	0x00f0e8bd
    3248:			; <UNDEFINED> instruction: 0xf0014638
    324c:	strmi	pc, [r3], -pc, lsl #19
    3250:	ldrmi	r4, [ip], -r0, lsr #12
    3254:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3258:			; <UNDEFINED> instruction: 0xf7fe4638
    325c:			; <UNDEFINED> instruction: 0xe7e7e8f8
    3260:	andcs	r4, r5, #10240	; 0x2800
    3264:			; <UNDEFINED> instruction: 0xf85a490d
    3268:	ldrbtmi	r3, [r9], #-3
    326c:			; <UNDEFINED> instruction: 0xf7fe681c
    3270:	blmi	2fd6d8 <putsgent@@Base+0x2f92ac>
    3274:			; <UNDEFINED> instruction: 0x4602447b
    3278:			; <UNDEFINED> instruction: 0xf7fee7cc
    327c:	svclt	0x0000e924
    3280:	strdeq	r2, [r1], -r0
    3284:	andeq	r0, r0, r4, ror r1
    3288:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    328c:	andeq	r0, r0, ip, ror r1
    3290:	andeq	r1, r0, sl, lsl #21
    3294:	muleq	r0, r4, sl
    3298:	andeq	r2, r1, ip, lsr #24
    329c:	andeq	r1, r0, r6, lsr #20
    32a0:	andeq	r1, r0, r0, lsr sl
    32a4:	blmi	1155bbc <putsgent@@Base+0x1151790>
    32a8:	push	{r1, r3, r4, r5, r6, sl, lr}
    32ac:			; <UNDEFINED> instruction: 0x46804ff0
    32b0:	ldrdlt	r5, [r5], r3
    32b4:			; <UNDEFINED> instruction: 0xf8df201c
    32b8:	ldmdavs	fp, {r3, r8, sp, pc}
    32bc:			; <UNDEFINED> instruction: 0xf04f9303
    32c0:			; <UNDEFINED> instruction: 0xf7fe0300
    32c4:	ldrbtmi	lr, [sl], #2392	; 0x958
    32c8:	rsble	r2, r5, r0, lsl #16
    32cc:			; <UNDEFINED> instruction: 0xf10d2400
    32d0:	strmi	r0, [r7], -r8, lsl #18
    32d4:	vst1.8	{d20-d22}, [pc :128], r6
    32d8:	strtmi	r7, [r0], -r0, lsl #23
    32dc:			; <UNDEFINED> instruction: 0x96024659
    32e0:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32e4:			; <UNDEFINED> instruction: 0xb3284604
    32e8:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32ec:			; <UNDEFINED> instruction: 0x4622465b
    32f0:	andvs	r4, r6, r9, lsr r6
    32f4:			; <UNDEFINED> instruction: 0xf8cd4605
    32f8:	strbmi	r9, [r0], -r0
    32fc:	ldmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3300:	blls	b1748 <putsgent@@Base+0xad31c>
    3304:	ldrhtle	r4, [fp], -fp
    3308:	blcs	89d3bc <putsgent@@Base+0x898f90>
    330c:			; <UNDEFINED> instruction: 0xf1bbd125
    3310:	svclt	0x00384f80
    3314:	bleq	fe2fdc58 <putsgent@@Base+0xfe2f982c>
    3318:			; <UNDEFINED> instruction: 0xf1bbd3df
    331c:			; <UNDEFINED> instruction: 0xd01c3fff
    3320:	blcc	fffff464 <putsgent@@Base+0xffffb038>
    3324:	ldrbmi	r4, [r9], -r0, lsr #12
    3328:			; <UNDEFINED> instruction: 0xf7fe9602
    332c:	strmi	lr, [r4], -r0, ror #17
    3330:	bicsle	r2, r9, r0, lsl #16
    3334:	andcs	r4, r5, #35840	; 0x8c00
    3338:			; <UNDEFINED> instruction: 0xf85a4923
    333c:	ldrbtmi	r3, [r9], #-3
    3340:			; <UNDEFINED> instruction: 0xf7fe681c
    3344:	blmi	87d604 <putsgent@@Base+0x8791d8>
    3348:			; <UNDEFINED> instruction: 0x4602447b
    334c:	strtmi	r2, [r0], -r1, lsl #2
    3350:	stmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3354:			; <UNDEFINED> instruction: 0xf7fe200d
    3358:			; <UNDEFINED> instruction: 0x4620e93e
    335c:			; <UNDEFINED> instruction: 0xf7fe2400
    3360:			; <UNDEFINED> instruction: 0x4638e876
    3364:	ldmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3368:	blmi	515bd4 <putsgent@@Base+0x5117a8>
    336c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3370:	blls	dd3e0 <putsgent@@Base+0xd8fb4>
    3374:	tstle	ip, sl, asr r0
    3378:	andlt	r4, r5, r0, lsr #12
    337c:	svchi	0x00f0e8bd
    3380:			; <UNDEFINED> instruction: 0xf0014638
    3384:			; <UNDEFINED> instruction: 0x4603f8f3
    3388:	ldrmi	r4, [ip], -r0, lsr #12
    338c:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3390:			; <UNDEFINED> instruction: 0xf7fe4638
    3394:	ubfx	lr, ip, #16, #8
    3398:	andcs	r4, r5, #10240	; 0x2800
    339c:			; <UNDEFINED> instruction: 0xf85a490d
    33a0:	ldrbtmi	r3, [r9], #-3
    33a4:			; <UNDEFINED> instruction: 0xf7fe681c
    33a8:	blmi	2fd5a0 <putsgent@@Base+0x2f9174>
    33ac:			; <UNDEFINED> instruction: 0x4602447b
    33b0:			; <UNDEFINED> instruction: 0xf7fee7cc
    33b4:	svclt	0x0000e888
    33b8:			; <UNDEFINED> instruction: 0x00012bb8
    33bc:	andeq	r0, r0, r4, ror r1
    33c0:	muleq	r1, sl, fp
    33c4:	andeq	r0, r0, ip, ror r1
    33c8:	andeq	r1, r0, r2, asr r9
    33cc:	andeq	r1, r0, r8, ror #18
    33d0:	strdeq	r2, [r1], -r4
    33d4:	andeq	r1, r0, lr, ror #17
    33d8:	andeq	r1, r0, r4, lsl #18
    33dc:	blmi	1155cf4 <putsgent@@Base+0x11518c8>
    33e0:	push	{r1, r3, r4, r5, r6, sl, lr}
    33e4:			; <UNDEFINED> instruction: 0x46804ff0
    33e8:	ldrdlt	r5, [r5], r3
    33ec:			; <UNDEFINED> instruction: 0xf8df2010
    33f0:	ldmdavs	fp, {r3, r8, sp, pc}
    33f4:			; <UNDEFINED> instruction: 0xf04f9303
    33f8:			; <UNDEFINED> instruction: 0xf7fe0300
    33fc:	ldrbtmi	lr, [sl], #2236	; 0x8bc
    3400:	rsble	r2, r5, r0, lsl #16
    3404:			; <UNDEFINED> instruction: 0xf10d2400
    3408:	strmi	r0, [r7], -r8, lsl #18
    340c:	vst1.8	{d20-d22}, [pc :128], r6
    3410:	strtmi	r7, [r0], -r0, lsl #23
    3414:			; <UNDEFINED> instruction: 0x96024659
    3418:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    341c:			; <UNDEFINED> instruction: 0xb3284604
    3420:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3424:			; <UNDEFINED> instruction: 0x4622465b
    3428:	andvs	r4, r6, r9, lsr r6
    342c:			; <UNDEFINED> instruction: 0xf8cd4605
    3430:	strbmi	r9, [r0], -r0
    3434:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3438:	blls	b1880 <putsgent@@Base+0xad454>
    343c:	ldrhtle	r4, [fp], -fp
    3440:	blcs	89d4f4 <putsgent@@Base+0x8990c8>
    3444:			; <UNDEFINED> instruction: 0xf1bbd125
    3448:	svclt	0x00384f80
    344c:	bleq	fe2fdd90 <putsgent@@Base+0xfe2f9964>
    3450:			; <UNDEFINED> instruction: 0xf1bbd3df
    3454:			; <UNDEFINED> instruction: 0xd01c3fff
    3458:	blcc	fffff59c <putsgent@@Base+0xffffb170>
    345c:	ldrbmi	r4, [r9], -r0, lsr #12
    3460:			; <UNDEFINED> instruction: 0xf7fe9602
    3464:	strmi	lr, [r4], -r4, asr #16
    3468:	bicsle	r2, r9, r0, lsl #16
    346c:	andcs	r4, r5, #35840	; 0x8c00
    3470:			; <UNDEFINED> instruction: 0xf85a4923
    3474:	ldrbtmi	r3, [r9], #-3
    3478:			; <UNDEFINED> instruction: 0xf7fe681c
    347c:	blmi	87d4cc <putsgent@@Base+0x8790a0>
    3480:			; <UNDEFINED> instruction: 0x4602447b
    3484:	strtmi	r2, [r0], -r1, lsl #2
    3488:	ldmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    348c:			; <UNDEFINED> instruction: 0xf7fe200d
    3490:	strtmi	lr, [r0], -r2, lsr #17
    3494:			; <UNDEFINED> instruction: 0xf7fd2400
    3498:			; <UNDEFINED> instruction: 0x4638efda
    349c:	svc	0x00d6f7fd
    34a0:	blmi	515d0c <putsgent@@Base+0x5118e0>
    34a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    34a8:	blls	dd518 <putsgent@@Base+0xd90ec>
    34ac:	tstle	ip, sl, asr r0
    34b0:	andlt	r4, r5, r0, lsr #12
    34b4:	svchi	0x00f0e8bd
    34b8:			; <UNDEFINED> instruction: 0xf0004638
    34bc:	strmi	pc, [r3], -r3, lsl #28
    34c0:	ldrmi	r4, [ip], -r0, lsr #12
    34c4:	svc	0x00c2f7fd
    34c8:			; <UNDEFINED> instruction: 0xf7fd4638
    34cc:	strb	lr, [r7, r0, asr #31]!
    34d0:	andcs	r4, r5, #10240	; 0x2800
    34d4:			; <UNDEFINED> instruction: 0xf85a490d
    34d8:	ldrbtmi	r3, [r9], #-3
    34dc:			; <UNDEFINED> instruction: 0xf7fd681c
    34e0:	blmi	2ff468 <putsgent@@Base+0x2fb03c>
    34e4:			; <UNDEFINED> instruction: 0x4602447b
    34e8:			; <UNDEFINED> instruction: 0xf7fde7cc
    34ec:	svclt	0x0000efec
    34f0:	andeq	r2, r1, r0, lsl #21
    34f4:	andeq	r0, r0, r4, ror r1
    34f8:	andeq	r2, r1, r2, ror #20
    34fc:	andeq	r0, r0, ip, ror r1
    3500:	andeq	r1, r0, sl, lsl r8
    3504:	andeq	r1, r0, ip, lsr r8
    3508:			; <UNDEFINED> instruction: 0x000129bc
    350c:			; <UNDEFINED> instruction: 0x000017b6
    3510:	ldrdeq	r1, [r0], -r8
    3514:	blmi	1155e2c <putsgent@@Base+0x1151a00>
    3518:	push	{r1, r3, r4, r5, r6, sl, lr}
    351c:			; <UNDEFINED> instruction: 0x46804ff0
    3520:	ldrdlt	r5, [r5], r3
    3524:			; <UNDEFINED> instruction: 0xf8df2010
    3528:	ldmdavs	fp, {r3, r8, sp, pc}
    352c:			; <UNDEFINED> instruction: 0xf04f9303
    3530:			; <UNDEFINED> instruction: 0xf7fe0300
    3534:	ldrbtmi	lr, [sl], #2080	; 0x820
    3538:	rsble	r2, r5, r0, lsl #16
    353c:			; <UNDEFINED> instruction: 0xf10d2400
    3540:	strmi	r0, [r7], -r8, lsl #18
    3544:	vst1.8	{d20-d22}, [pc :128], r6
    3548:	strtmi	r7, [r0], -r0, lsl #23
    354c:			; <UNDEFINED> instruction: 0x96024659
    3550:	svc	0x00ccf7fd
    3554:			; <UNDEFINED> instruction: 0xb3284604
    3558:	ldmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    355c:			; <UNDEFINED> instruction: 0x4622465b
    3560:	andvs	r4, r6, r9, lsr r6
    3564:			; <UNDEFINED> instruction: 0xf8cd4605
    3568:	strbmi	r9, [r0], -r0
    356c:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3570:	blls	b19b8 <putsgent@@Base+0xad58c>
    3574:	ldrhtle	r4, [fp], -fp
    3578:	blcs	89d62c <putsgent@@Base+0x899200>
    357c:			; <UNDEFINED> instruction: 0xf1bbd125
    3580:	svclt	0x00384f80
    3584:	bleq	fe2fdec8 <putsgent@@Base+0xfe2f9a9c>
    3588:			; <UNDEFINED> instruction: 0xf1bbd3df
    358c:			; <UNDEFINED> instruction: 0xd01c3fff
    3590:	blcc	fffff6d4 <putsgent@@Base+0xffffb2a8>
    3594:	ldrbmi	r4, [r9], -r0, lsr #12
    3598:			; <UNDEFINED> instruction: 0xf7fd9602
    359c:	strmi	lr, [r4], -r8, lsr #31
    35a0:	bicsle	r2, r9, r0, lsl #16
    35a4:	andcs	r4, r5, #35840	; 0x8c00
    35a8:			; <UNDEFINED> instruction: 0xf85a4923
    35ac:	ldrbtmi	r3, [r9], #-3
    35b0:			; <UNDEFINED> instruction: 0xf7fd681c
    35b4:	blmi	87f394 <putsgent@@Base+0x87af68>
    35b8:			; <UNDEFINED> instruction: 0x4602447b
    35bc:	strtmi	r2, [r0], -r1, lsl #2
    35c0:	ldmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    35c4:			; <UNDEFINED> instruction: 0xf7fe200d
    35c8:	strtmi	lr, [r0], -r6, lsl #16
    35cc:			; <UNDEFINED> instruction: 0xf7fd2400
    35d0:	shasxmi	lr, r8, lr
    35d4:	svc	0x003af7fd
    35d8:	blmi	515e44 <putsgent@@Base+0x511a18>
    35dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    35e0:	blls	dd650 <putsgent@@Base+0xd9224>
    35e4:	tstle	ip, sl, asr r0
    35e8:	andlt	r4, r5, r0, lsr #12
    35ec:	svchi	0x00f0e8bd
    35f0:			; <UNDEFINED> instruction: 0xf0004638
    35f4:	strmi	pc, [r3], -r7, ror #26
    35f8:	ldrmi	r4, [ip], -r0, lsr #12
    35fc:	svc	0x0026f7fd
    3600:			; <UNDEFINED> instruction: 0xf7fd4638
    3604:	strb	lr, [r7, r4, lsr #30]!
    3608:	andcs	r4, r5, #10240	; 0x2800
    360c:			; <UNDEFINED> instruction: 0xf85a490d
    3610:	ldrbtmi	r3, [r9], #-3
    3614:			; <UNDEFINED> instruction: 0xf7fd681c
    3618:	blmi	2ff330 <putsgent@@Base+0x2faf04>
    361c:			; <UNDEFINED> instruction: 0x4602447b
    3620:			; <UNDEFINED> instruction: 0xf7fde7cc
    3624:	svclt	0x0000ef50
    3628:	andeq	r2, r1, r8, asr #18
    362c:	andeq	r0, r0, r4, ror r1
    3630:	andeq	r2, r1, sl, lsr #18
    3634:	andeq	r0, r0, ip, ror r1
    3638:	andeq	r1, r0, r2, ror #13
    363c:	andeq	r1, r0, r0, lsl r7
    3640:	andeq	r2, r1, r4, lsl #17
    3644:	andeq	r1, r0, lr, ror r6
    3648:	andeq	r1, r0, ip, lsr #13
    364c:	blmi	1155f64 <putsgent@@Base+0x1151b38>
    3650:	push	{r1, r3, r4, r5, r6, sl, lr}
    3654:			; <UNDEFINED> instruction: 0x46804ff0
    3658:	ldrdlt	r5, [r5], r3
    365c:			; <UNDEFINED> instruction: 0xf8df2024
    3660:	ldmdavs	fp, {r3, r8, sp, pc}
    3664:			; <UNDEFINED> instruction: 0xf04f9303
    3668:			; <UNDEFINED> instruction: 0xf7fd0300
    366c:	ldrbtmi	lr, [sl], #3972	; 0xf84
    3670:	rsble	r2, r5, r0, lsl #16
    3674:			; <UNDEFINED> instruction: 0xf10d2400
    3678:	strmi	r0, [r7], -r8, lsl #18
    367c:	vst1.8	{d20-d22}, [pc :128], r6
    3680:	strtmi	r7, [r0], -r0, lsl #23
    3684:			; <UNDEFINED> instruction: 0x96024659
    3688:	svc	0x0030f7fd
    368c:			; <UNDEFINED> instruction: 0xb3284604
    3690:	svc	0x00d6f7fd
    3694:			; <UNDEFINED> instruction: 0x4622465b
    3698:	andvs	r4, r6, r9, lsr r6
    369c:			; <UNDEFINED> instruction: 0xf8cd4605
    36a0:	strbmi	r9, [r0], -r0
    36a4:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    36a8:	blls	b1af0 <putsgent@@Base+0xad6c4>
    36ac:	ldrhtle	r4, [fp], -fp
    36b0:	blcs	89d764 <putsgent@@Base+0x899338>
    36b4:			; <UNDEFINED> instruction: 0xf1bbd125
    36b8:	svclt	0x00384f80
    36bc:	bleq	fe2fe000 <putsgent@@Base+0xfe2f9bd4>
    36c0:			; <UNDEFINED> instruction: 0xf1bbd3df
    36c4:			; <UNDEFINED> instruction: 0xd01c3fff
    36c8:	blcc	fffff80c <putsgent@@Base+0xffffb3e0>
    36cc:	ldrbmi	r4, [r9], -r0, lsr #12
    36d0:			; <UNDEFINED> instruction: 0xf7fd9602
    36d4:	strmi	lr, [r4], -ip, lsl #30
    36d8:	bicsle	r2, r9, r0, lsl #16
    36dc:	andcs	r4, r5, #35840	; 0x8c00
    36e0:			; <UNDEFINED> instruction: 0xf85a4923
    36e4:	ldrbtmi	r3, [r9], #-3
    36e8:			; <UNDEFINED> instruction: 0xf7fd681c
    36ec:	blmi	87f25c <putsgent@@Base+0x87ae30>
    36f0:			; <UNDEFINED> instruction: 0x4602447b
    36f4:	strtmi	r2, [r0], -r1, lsl #2
    36f8:	svc	0x00d8f7fd
    36fc:			; <UNDEFINED> instruction: 0xf7fd200d
    3700:	strtmi	lr, [r0], -sl, ror #30
    3704:			; <UNDEFINED> instruction: 0xf7fd2400
    3708:	ldrtmi	lr, [r8], -r2, lsr #29
    370c:	mrc	7, 4, APSR_nzcv, cr14, cr13, {7}
    3710:	blmi	515f7c <putsgent@@Base+0x511b50>
    3714:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3718:	blls	dd788 <putsgent@@Base+0xd935c>
    371c:	tstle	ip, sl, asr r0
    3720:	andlt	r4, r5, r0, lsr #12
    3724:	svchi	0x00f0e8bd
    3728:			; <UNDEFINED> instruction: 0xf0004638
    372c:			; <UNDEFINED> instruction: 0x4603ff51
    3730:	ldrmi	r4, [ip], -r0, lsr #12
    3734:	mcr	7, 4, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3738:			; <UNDEFINED> instruction: 0xf7fd4638
    373c:	strb	lr, [r7, r8, lsl #29]!
    3740:	andcs	r4, r5, #10240	; 0x2800
    3744:			; <UNDEFINED> instruction: 0xf85a490d
    3748:	ldrbtmi	r3, [r9], #-3
    374c:			; <UNDEFINED> instruction: 0xf7fd681c
    3750:	blmi	2ff1f8 <putsgent@@Base+0x2fadcc>
    3754:			; <UNDEFINED> instruction: 0x4602447b
    3758:			; <UNDEFINED> instruction: 0xf7fde7cc
    375c:	svclt	0x0000eeb4
    3760:	andeq	r2, r1, r0, lsl r8
    3764:	andeq	r0, r0, r4, ror r1
    3768:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    376c:	andeq	r0, r0, ip, ror r1
    3770:	andeq	r1, r0, sl, lsr #11
    3774:	andeq	r1, r0, r4, ror #11
    3778:	andeq	r2, r1, ip, asr #14
    377c:	andeq	r1, r0, r6, asr #10
    3780:	andeq	r1, r0, r0, lsl #11
    3784:	addlt	fp, r5, r0, lsr r5
    3788:	mrc	7, 7, APSR_nzcv, cr4, cr13, {7}
    378c:	ldrbtmi	r4, [ip], #-3088	; 0xfffff3f0
    3790:	andlt	fp, r5, r8, lsl #2
    3794:	blmi	3f2c5c <putsgent@@Base+0x3ee830>
    3798:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    379c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    37a0:			; <UNDEFINED> instruction: 0xf7fd681d
    37a4:	blmi	37f1a4 <putsgent@@Base+0x37ad78>
    37a8:	stmiapl	r3!, {r0, r1, ip, pc}^
    37ac:	movwls	r6, #10267	; 0x281b
    37b0:	svc	0x0046f7fd
    37b4:			; <UNDEFINED> instruction: 0xf7fd6800
    37b8:	ldmib	sp, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    37bc:	strmi	r3, [r1], -r2, lsl #4
    37c0:	tstls	r0, r8, lsr #12
    37c4:			; <UNDEFINED> instruction: 0xf7fd2101
    37c8:	andcs	lr, sp, r2, ror pc
    37cc:	svc	0x0002f7fd
    37d0:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    37d4:	andeq	r0, r0, ip, ror r1
    37d8:	andeq	r1, r0, r2, asr #10
    37dc:	andeq	r0, r0, r8, ror r1
    37e0:	addlt	fp, r3, r0, lsl #10
    37e4:			; <UNDEFINED> instruction: 0xf7fd9001
    37e8:	andcc	lr, r1, lr, lsl #30
    37ec:			; <UNDEFINED> instruction: 0xffcaf7ff
    37f0:	andlt	r9, r3, r1, lsl #18
    37f4:	bl	141970 <putsgent@@Base+0x13d544>
    37f8:	mcrlt	7, 5, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    37fc:			; <UNDEFINED> instruction: 0x460db570
    3800:	svc	0x00c6f7fd
    3804:	ldrbtmi	r4, [lr], #-3618	; 0xfffff1de
    3808:	teqlt	r0, r4, lsl #12
    380c:	mrc	7, 7, APSR_nzcv, cr10, cr13, {7}
    3810:	blcs	9218c4 <putsgent@@Base+0x91d498>
    3814:	stmdacs	sp, {r0, r1, r2, r3, ip, lr, pc}
    3818:	strtmi	sp, [r0], -r1
    381c:	ldcmi	13, cr11, [sp, #-448]	; 0xfffffe40
    3820:	stmiavs	r2!, {r5, fp, sp, lr}
    3824:	stmdavs	r1!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    3828:	movwgt	r4, #30251	; 0x762b
    382c:	strtmi	r8, [ip], -r2, lsr #19
    3830:	andshi	r4, sl, r0, lsr #12
    3834:	stmdacs	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    3838:	stmdavc	fp!, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr, pc}^
    383c:	eorseq	pc, r1, #-1073741784	; 0xc0000028
    3840:	stmdale	r4, {r0, r2, r9, fp, sp}
    3844:			; <UNDEFINED> instruction: 0xf002e8df
    3848:	movweq	r1, #15905	; 0x3e21
    384c:	ldcmi	8, cr1, [r2], {27}
    3850:	rsbvc	r4, r3, ip, ror r4
    3854:	andcs	r4, r5, #17408	; 0x4400
    3858:	andcs	r4, r0, r1, lsl r9
    385c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    3860:			; <UNDEFINED> instruction: 0xf7fd681d
    3864:			; <UNDEFINED> instruction: 0x4623ee1e
    3868:	strmi	r2, [r2], -r1, lsl #2
    386c:			; <UNDEFINED> instruction: 0xf7fd4628
    3870:	andcs	lr, r1, lr, lsl pc
    3874:	mcr	7, 5, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3878:	ldrbtmi	r4, [ip], #-3082	; 0xfffff3f6
    387c:	stcmi	7, cr14, [sl], {234}	; 0xea
    3880:			; <UNDEFINED> instruction: 0xe7e7447c
    3884:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
    3888:	stcmi	7, cr14, [r9], {228}	; 0xe4
    388c:			; <UNDEFINED> instruction: 0xe7e1447c
    3890:	andeq	r2, r1, sl, asr r6
    3894:	andeq	r2, r1, r8, lsl #22
    3898:	strdeq	r2, [r1], -ip
    389c:	andeq	r0, r0, ip, ror r1
    38a0:	andeq	r1, r0, r2, asr #9
    38a4:	muleq	r0, r6, r4
    38a8:	andeq	r1, r0, r8, lsl #9
    38ac:	muleq	r0, r2, r4
    38b0:	andeq	r1, r0, r8, ror r4
    38b4:			; <UNDEFINED> instruction: 0x4606b5f8
    38b8:	svcmi	0x002f4c2e
    38bc:	ldrbtmi	r4, [pc], #-1148	; 38c4 <__assert_fail@plt+0x20d0>
    38c0:	ldmdblt	r8, {r5, fp, sp, lr}
    38c4:			; <UNDEFINED> instruction: 0xf854e00a
    38c8:	teqlt	r8, r8, lsl #30
    38cc:			; <UNDEFINED> instruction: 0x46254631
    38d0:	ldc	7, cr15, [r6, #1012]	; 0x3f4
    38d4:	mvnsle	r2, r0, lsl #16
    38d8:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    38dc:	ldrbtmi	r4, [ip], #-3111	; 0xfffff3d9
    38e0:			; <UNDEFINED> instruction: 0x01b8f8d4
    38e4:			; <UNDEFINED> instruction: 0xf504b168
    38e8:	ldrd	r7, [r2], -ip
    38ec:	svceq	0x0008f854
    38f0:			; <UNDEFINED> instruction: 0x4631b138
    38f4:	stc	7, cr15, [r4, #1012]	; 0x3f4
    38f8:	mvnsle	r2, r0, lsl #16
    38fc:	strtmi	r4, [r8], -r5, lsl #12
    3900:	blmi	7f30e8 <putsgent@@Base+0x7eecbc>
    3904:	ldmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    3908:	ldmpl	fp!, {sp}^
    390c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    3910:	stcl	7, cr15, [r6, #1012]	; 0x3f4
    3914:	ldrtmi	r2, [r3], -r1, lsl #2
    3918:	strtmi	r4, [r0], -r2, lsl #12
    391c:	mcr	7, 6, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3920:	andcs	r2, r6, r0, lsl #2
    3924:	mrc	7, 6, APSR_nzcv, cr10, cr13, {7}
    3928:			; <UNDEFINED> instruction: 0xf7fdb1c8
    392c:	strmi	lr, [r4], -r6, asr #27
    3930:	ldmdbmi	r5, {r3, r5, r7, r8, ip, sp, pc}
    3934:	strcs	r2, [r0, #-6]
    3938:			; <UNDEFINED> instruction: 0xf7fd4479
    393c:	bmi	4ff484 <putsgent@@Base+0x4fb058>
    3940:	tstcs	r1, r3, lsr r6
    3944:	andcs	r4, r2, sl, ror r4
    3948:	mcr	7, 6, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    394c:	andcs	r4, r6, r1, lsr #12
    3950:	mcr	7, 6, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    3954:			; <UNDEFINED> instruction: 0xf7fd4620
    3958:			; <UNDEFINED> instruction: 0x4628ed7a
    395c:	bmi	333144 <putsgent@@Base+0x32ed18>
    3960:	tstcs	r1, r3, lsr r6
    3964:	ldrbtmi	r2, [sl], #-2
    3968:			; <UNDEFINED> instruction: 0xf7fd2500
    396c:			; <UNDEFINED> instruction: 0x4628eeb2
    3970:	svclt	0x0000bdf8
    3974:	muleq	r1, r4, r7
    3978:	andeq	r2, r1, r2, lsr #11
    397c:	andeq	r2, r1, r2, ror r7
    3980:	andeq	r0, r0, ip, ror r1
    3984:	andeq	r1, r0, r4, asr #8
    3988:	andeq	r0, r0, r8, lsl #29
    398c:	andeq	r1, r0, ip, asr #8
    3990:	andeq	r1, r0, sl, lsr #8
    3994:	ldrblt	r4, [r0, #-2856]!	; 0xfffff4d8
    3998:	mcrmi	4, 1, r4, cr8, cr11, {3}
    399c:	ldmdavc	fp, {r1, r7, ip, sp, pc}
    39a0:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    39a4:			; <UNDEFINED> instruction: 0xf7ffb183
    39a8:	strmi	pc, [r4], -r5, lsl #31
    39ac:			; <UNDEFINED> instruction: 0x4628b1b8
    39b0:	stc	7, cr15, [r2, #1012]	; 0x3f4
    39b4:			; <UNDEFINED> instruction: 0xb1a84605
    39b8:	tstlt	r8, r0, ror #16
    39bc:	stcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    39c0:	rsbvs	r2, r5, r0
    39c4:	ldcllt	0, cr11, [r0, #-8]!
    39c8:			; <UNDEFINED> instruction: 0xf0009001
    39cc:	stmdals	r1, {r0, r1, r6, fp, ip, sp, lr, pc}
    39d0:	bmi	6fd97c <putsgent@@Base+0x6f9550>
    39d4:	andcs	r2, r3, r1, lsl #2
    39d8:			; <UNDEFINED> instruction: 0xf7fd447a
    39dc:			; <UNDEFINED> instruction: 0xf04fee7a
    39e0:			; <UNDEFINED> instruction: 0xe7ef30ff
    39e4:	andcs	r4, r5, #376832	; 0x5c000
    39e8:			; <UNDEFINED> instruction: 0xf7fd4479
    39ec:	blmi	5bef5c <putsgent@@Base+0x5bab30>
    39f0:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    39f4:	mrc	7, 6, APSR_nzcv, cr4, cr13, {7}
    39f8:	andcs	r4, r6, r9, lsr #12
    39fc:	mcr	7, 3, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3a00:	rscle	r2, r6, r0, lsl #16
    3a04:	ldcl	7, cr15, [r8, #-1012]	; 0xfffffc0c
    3a08:	stmdacs	r0, {r2, r9, sl, lr}
    3a0c:	stmdbmi	pc, {r0, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
    3a10:	ldrbtmi	r2, [r9], #-6
    3a14:	mcr	7, 3, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3a18:	tstcs	r1, sp, lsl #20
    3a1c:	ldrbtmi	r2, [sl], #-3
    3a20:	mrc	7, 2, APSR_nzcv, cr6, cr13, {7}
    3a24:	andcs	r4, r6, r1, lsr #12
    3a28:	mrc	7, 2, APSR_nzcv, cr8, cr13, {7}
    3a2c:			; <UNDEFINED> instruction: 0xf7fd4620
    3a30:			; <UNDEFINED> instruction: 0xf04fed0e
    3a34:			; <UNDEFINED> instruction: 0xe7c530ff
    3a38:	andeq	r2, r1, r4, lsl sl
    3a3c:			; <UNDEFINED> instruction: 0x000124be
    3a40:	andeq	r1, r0, r4, lsl #8
    3a44:	andeq	r1, r0, r8, asr #7
    3a48:	andeq	r0, r0, ip, ror r1
    3a4c:	andeq	r0, r0, lr, lsr #27
    3a50:			; <UNDEFINED> instruction: 0x000013be
    3a54:	blmi	fe15646c <putsgent@@Base+0xfe152040>
    3a58:	stmibmi	r5, {r1, r3, r4, r5, r6, sl, lr}
    3a5c:	svcmi	0x00f0e92d
    3a60:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    3a64:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    3a68:	strcs	r4, [r1], #-3458	; 0xfffff27e
    3a6c:			; <UNDEFINED> instruction: 0xf8cd681b
    3a70:			; <UNDEFINED> instruction: 0xf04f3414
    3a74:	blmi	fe00467c <putsgent@@Base+0xfe000250>
    3a78:	ldrbtmi	r4, [fp], #-1149	; 0xfffffb83
    3a7c:	rsbseq	pc, r0, #13959168	; 0xd50000
    3a80:			; <UNDEFINED> instruction: 0xf7fd701c
    3a84:	strmi	lr, [r6], -r8, ror #28
    3a88:	rsbsle	r2, r8, r0, lsl #16
    3a8c:	stcge	15, cr4, [r5, #-492]	; 0xfffffe14
    3a90:	ldrdls	pc, [ip, #143]!	; 0x8f
    3a94:	ldrdhi	pc, [ip, #143]!	; 0x8f
    3a98:	ldrbtmi	r4, [r9], #1151	; 0x47f
    3a9c:			; <UNDEFINED> instruction: 0x463244f8
    3aa0:	orrvs	pc, r0, pc, asr #8
    3aa4:			; <UNDEFINED> instruction: 0xf7fd4628
    3aa8:			; <UNDEFINED> instruction: 0x4604ecd8
    3aac:	suble	r2, pc, r0, lsl #16
    3ab0:			; <UNDEFINED> instruction: 0xf7fd4628
    3ab4:	cdpne	13, 4, cr14, cr4, cr8, {5}
    3ab8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    3abc:			; <UNDEFINED> instruction: 0xf7fdd05d
    3ac0:	bl	17f0c0 <putsgent@@Base+0x17ac94>
    3ac4:	stmdavs	r1, {r1, r3, r8, r9}
    3ac8:	stccc	0, cr14, [r1], {1}
    3acc:			; <UNDEFINED> instruction: 0xf813d355
    3ad0:			; <UNDEFINED> instruction: 0xf8312d01
    3ad4:	ldreq	r2, [r2], #18
    3ad8:	strcc	sp, [r1], #-1271	; 0xfffffb09
    3adc:			; <UNDEFINED> instruction: 0x46284639
    3ae0:	strpl	r2, [fp, #-768]!	; 0xfffffd00
    3ae4:	mcr	7, 4, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3ae8:	bl	15ab9c <putsgent@@Base+0x156770>
    3aec:			; <UNDEFINED> instruction: 0xf1a30a00
    3af0:	blx	fed04b84 <putsgent@@Base+0xfed00758>
    3af4:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
    3af8:	svclt	0x00082b00
    3afc:	cfstrscs	mvf2, [r0], {1}
    3b00:	ldrtmi	sp, [r9], -sp, asr #3
    3b04:			; <UNDEFINED> instruction: 0xf7fd4650
    3b08:			; <UNDEFINED> instruction: 0xf81aec94
    3b0c:	bl	28fb14 <putsgent@@Base+0x28b6e8>
    3b10:	blcs	6718 <putsgent@@Base+0x22ec>
    3b14:			; <UNDEFINED> instruction: 0xf10bd0c3
    3b18:			; <UNDEFINED> instruction: 0xf80a0b01
    3b1c:	strbmi	r4, [r9], -r0
    3b20:			; <UNDEFINED> instruction: 0xf7fd4658
    3b24:	strbmi	lr, [r1], -r2, ror #28
    3b28:	ldrbmi	r4, [r8], -r3, lsl #9
    3b2c:	stc	7, cr15, [r0], {253}	; 0xfd
    3b30:			; <UNDEFINED> instruction: 0x46034659
    3b34:			; <UNDEFINED> instruction: 0xf80b4650
    3b38:			; <UNDEFINED> instruction: 0xf7ff4003
    3b3c:	ldrtmi	pc, [r2], -fp, lsr #30	; <UNPREDICTABLE>
    3b40:	orrvs	pc, r0, pc, asr #8
    3b44:			; <UNDEFINED> instruction: 0xf7fd4628
    3b48:	strmi	lr, [r4], -r8, lsl #25
    3b4c:			; <UNDEFINED> instruction: 0xd1af2800
    3b50:			; <UNDEFINED> instruction: 0xf7fd4630
    3b54:	stmdacs	r0, {r3, r7, sl, fp, sp, lr, pc}
    3b58:	ldrtmi	sp, [r0], -r1, asr #2
    3b5c:	ldc	7, cr15, [r2, #1012]!	; 0x3f4
    3b60:	blmi	109648c <putsgent@@Base+0x1092060>
    3b64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3b68:			; <UNDEFINED> instruction: 0xf8dd681a
    3b6c:	subsmi	r3, sl, r4, lsl r4
    3b70:	vand	d13, d13, d19
    3b74:	pop	{r2, r3, r4, r8, sl, fp, lr}
    3b78:	strcs	r8, [r0], #-4080	; 0xfffff010
    3b7c:			; <UNDEFINED> instruction: 0xf7fde7ae
    3b80:	stmdavs	r7, {r5, r6, r8, sl, fp, sp, lr, pc}
    3b84:	rscle	r2, fp, r2, lsl #30
    3b88:	andcs	r4, r6, r1, lsr r6
    3b8c:	stc	7, cr15, [r6, #1012]!	; 0x3f4
    3b90:	rsbscc	pc, r0, #13959168	; 0xd50000
    3b94:	suble	r2, sp, r0, lsl #16
    3b98:			; <UNDEFINED> instruction: 0xf7fd9303
    3b9c:	blls	feddc <putsgent@@Base+0xfa9b0>
    3ba0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3ba4:	ldmdbmi	r9!, {r1, r2, r6, ip, lr, pc}
    3ba8:	ldrbtmi	r2, [r9], #-6
    3bac:	ldc	7, cr15, [r6, #1012]	; 0x3f4
    3bb0:			; <UNDEFINED> instruction: 0xf7fd4638
    3bb4:	bmi	dbef6c <putsgent@@Base+0xdbab40>
    3bb8:	strtmi	r9, [r1], -r3, lsl #22
    3bbc:	andls	r4, r0, sl, ror r4
    3bc0:			; <UNDEFINED> instruction: 0xf7fd2002
    3bc4:	strtmi	lr, [r9], -r6, lsl #27
    3bc8:			; <UNDEFINED> instruction: 0xf7fd2006
    3bcc:	strtmi	lr, [r8], -r8, lsl #27
    3bd0:	ldc	7, cr15, [ip], #-1012	; 0xfffffc0c
    3bd4:			; <UNDEFINED> instruction: 0xf7fd2001
    3bd8:			; <UNDEFINED> instruction: 0xf7fdecfe
    3bdc:			; <UNDEFINED> instruction: 0xf7fdec74
    3be0:			; <UNDEFINED> instruction: 0x4621ed30
    3be4:	andcs	r4, r6, r3, lsl #12
    3be8:			; <UNDEFINED> instruction: 0xf7fd681d
    3bec:	blmi	a7f1d4 <putsgent@@Base+0xa7ada8>
    3bf0:			; <UNDEFINED> instruction: 0xf8d3447b
    3bf4:	cmplt	r0, #112, 4
    3bf8:			; <UNDEFINED> instruction: 0xf7fd9303
    3bfc:	blls	fed7c <putsgent@@Base+0xfa950>
    3c00:			; <UNDEFINED> instruction: 0xb3204604
    3c04:	andcs	r4, r6, r4, lsr #18
    3c08:			; <UNDEFINED> instruction: 0xf7fd4479
    3c0c:	strtmi	lr, [r8], -r8, ror #26
    3c10:	ldc	7, cr15, [ip], #1012	; 0x3f4
    3c14:	blls	d64a0 <putsgent@@Base+0xd2074>
    3c18:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3c1c:	andcs	r9, r2, r0
    3c20:	ldcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    3c24:	andcs	r4, r6, r1, lsr #12
    3c28:	ldcl	7, cr15, [r8, #-1012]	; 0xfffffc0c
    3c2c:			; <UNDEFINED> instruction: 0xf7fd4620
    3c30:	strb	lr, [pc, lr, lsl #24]
    3c34:	movwls	r4, #13880	; 0x3638
    3c38:	stc	7, cr15, [r8], #1012	; 0x3f4
    3c3c:	blls	d64a4 <putsgent@@Base+0xd2078>
    3c40:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3c44:	andcs	r9, r2, r0
    3c48:	stcl	7, cr15, [r2, #-1012]	; 0xfffffc0c
    3c4c:	strtmi	lr, [r8], -r2, asr #15
    3c50:			; <UNDEFINED> instruction: 0xf7fd9303
    3c54:	bmi	4feecc <putsgent@@Base+0x4faaa0>
    3c58:	tstcs	r1, r3, lsl #22
    3c5c:	andls	r4, r0, sl, ror r4
    3c60:			; <UNDEFINED> instruction: 0xf7fd2002
    3c64:			; <UNDEFINED> instruction: 0xe7b5ed36
    3c68:	andeq	r2, r1, r8, lsl #8
    3c6c:	andeq	r0, r0, r4, ror r1
    3c70:	andeq	r1, r0, r6, rrx
    3c74:	ldrdeq	r2, [r1], -r8
    3c78:	andeq	r2, r1, r2, lsr r9
    3c7c:	muleq	r0, r8, r3
    3c80:	muleq	r0, sl, r3
    3c84:	muleq	r0, ip, r3
    3c88:	strdeq	r2, [r1], -ip
    3c8c:	andeq	r0, r0, r6, lsl ip
    3c90:	andeq	r1, r0, ip, asr #4
    3c94:	andeq	r2, r1, r0, ror #8
    3c98:			; <UNDEFINED> instruction: 0x00000bb8
    3c9c:	andeq	r1, r0, r2, lsr #4
    3ca0:	andeq	r1, r0, r6, asr #3
    3ca4:	andeq	r1, r0, r0, ror #3
    3ca8:	strlt	r4, [r0, #-2824]	; 0xfffff4f8
    3cac:	addlt	r4, r3, fp, ror r4
    3cb0:	teqlt	r3, fp, lsl r8
    3cb4:	ldc2l	7, cr15, [lr, #1020]!	; 0x3fc
    3cb8:	stmdavs	r0, {r8, ip, sp, pc}^
    3cbc:			; <UNDEFINED> instruction: 0xf85db003
    3cc0:	andls	pc, r1, r4, lsl #22
    3cc4:	mcr2	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    3cc8:	ldrb	r9, [r3, r1, lsl #16]!
    3ccc:	andeq	r2, r1, r0, lsl #14
    3cd0:	strlt	r4, [r0, #-2828]	; 0xfffff4f4
    3cd4:	addlt	r4, r3, fp, ror r4
    3cd8:	cmnlt	r3, fp, lsl r8
    3cdc:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    3ce0:	stmdavs	r0, {r6, r8, ip, sp, pc}^
    3ce4:	stmdbmi	r8, {r4, r5, r8, ip, sp, pc}
    3ce8:			; <UNDEFINED> instruction: 0xf7fd4479
    3cec:	blx	fec3ed54 <putsgent@@Base+0xfec3a928>
    3cf0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    3cf4:			; <UNDEFINED> instruction: 0xf85db003
    3cf8:	andls	pc, r1, r4, lsl #22
    3cfc:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    3d00:	strb	r9, [fp, r1, lsl #16]!
    3d04:	ldrdeq	r2, [r1], -r8
    3d08:	andeq	r1, r0, ip, ror r1
    3d0c:			; <UNDEFINED> instruction: 0x460db5f0
    3d10:	addlt	r4, r5, pc, lsl r9
    3d14:			; <UNDEFINED> instruction: 0x46064b1f
    3d18:	bmi	7d4f04 <putsgent@@Base+0x7d0ad8>
    3d1c:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    3d20:	ldrbtmi	r4, [pc], #-1146	; 3d28 <__assert_fail@plt+0x2534>
    3d24:	movwls	r6, #14363	; 0x381b
    3d28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3d2c:			; <UNDEFINED> instruction: 0xb1bb7813
    3d30:			; <UNDEFINED> instruction: 0xf7ff4630
    3d34:			; <UNDEFINED> instruction: 0x4604fdbf
    3d38:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    3d3c:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    3d40:			; <UNDEFINED> instruction: 0xf92ef000
    3d44:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    3d48:	blmi	4965a4 <putsgent@@Base+0x492178>
    3d4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3d50:	blls	dddc0 <putsgent@@Base+0xd9994>
    3d54:	tstle	r8, sl, asr r0
    3d58:	ldcllt	0, cr11, [r0, #20]!
    3d5c:	ldrb	r4, [r3, r8, lsr #12]!
    3d60:	mrc2	7, 3, pc, cr8, cr15, {7}
    3d64:	blmi	3fdcfc <putsgent@@Base+0x3f98d0>
    3d68:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    3d6c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    3d70:			; <UNDEFINED> instruction: 0xf7fd681f
    3d74:	stmdavs	r4!, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}^
    3d78:	tstcs	r1, r3, lsr r6
    3d7c:	strmi	r9, [r2], -r0, lsl #8
    3d80:			; <UNDEFINED> instruction: 0xf7fd4638
    3d84:			; <UNDEFINED> instruction: 0x4628ec94
    3d88:			; <UNDEFINED> instruction: 0xf7fde7de
    3d8c:	svclt	0x0000eb9c
    3d90:	andeq	r2, r1, r8, asr #2
    3d94:	andeq	r0, r0, r4, ror r1
    3d98:	andeq	r2, r1, ip, lsl #13
    3d9c:	andeq	r2, r1, lr, lsr r1
    3da0:	andeq	r2, r1, r4, lsl r1
    3da4:	andeq	r0, r0, ip, ror r1
    3da8:	strdeq	r1, [r0], -sl
    3dac:			; <UNDEFINED> instruction: 0x460db5f0
    3db0:	addlt	r4, r5, r0, lsr #18
    3db4:	strmi	r4, [r6], -r0, lsr #22
    3db8:	bmi	814fa4 <putsgent@@Base+0x810b78>
    3dbc:	stmiapl	fp, {r5, r8, r9, sl, fp, lr}^
    3dc0:	ldrbtmi	r4, [pc], #-1146	; 3dc8 <__assert_fail@plt+0x25d4>
    3dc4:	movwls	r6, #14363	; 0x381b
    3dc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3dcc:	cmnlt	r3, #1245184	; 0x130000
    3dd0:			; <UNDEFINED> instruction: 0xf7ff4630
    3dd4:	strmi	pc, [r4], -pc, ror #26
    3dd8:	stmdavs	r0, {r4, r6, r8, ip, sp, pc}^
    3ddc:	stmdbge	r2, {r6, r8, ip, sp, pc}
    3de0:			; <UNDEFINED> instruction: 0xf8def000
    3de4:	blls	b03cc <putsgent@@Base+0xabfa0>
    3de8:	svclt	0x00a82b00
    3dec:	blle	295668 <putsgent@@Base+0x29123c>
    3df0:	blmi	456648 <putsgent@@Base+0x45221c>
    3df4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3df8:	blls	dde68 <putsgent@@Base+0xd9a3c>
    3dfc:	tstle	r7, sl, asr r0
    3e00:	andlt	r4, r5, r8, lsr #12
    3e04:	blmi	4335cc <putsgent@@Base+0x42f1a0>
    3e08:	ldmdbmi	r0, {r0, r2, r9, sp}
    3e0c:	ldmpl	fp!, {sp}^
    3e10:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    3e14:	bl	1141e10 <putsgent@@Base+0x113d9e4>
    3e18:	ldrtmi	r6, [r3], -r4, ror #16
    3e1c:	strls	r2, [r0], #-257	; 0xfffffeff
    3e20:	ldrtmi	r4, [r8], -r2, lsl #12
    3e24:	mcrr	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    3e28:			; <UNDEFINED> instruction: 0xf7ffe7e2
    3e2c:	bfi	pc, r3, (invalid: 28:15)	; <UNPREDICTABLE>
    3e30:	bl	1241e2c <putsgent@@Base+0x123da00>
    3e34:	andeq	r2, r1, r8, lsr #1
    3e38:	andeq	r0, r0, r4, ror r1
    3e3c:	andeq	r2, r1, ip, ror #11
    3e40:	muleq	r1, lr, r0
    3e44:	andeq	r2, r1, ip, rrx
    3e48:	andeq	r0, r0, ip, ror r1
    3e4c:	andeq	r1, r0, r8, asr r0
    3e50:			; <UNDEFINED> instruction: 0x460db5f0
    3e54:	addlt	r4, r5, pc, lsl r9
    3e58:			; <UNDEFINED> instruction: 0x46064b1f
    3e5c:	bmi	7d5048 <putsgent@@Base+0x7d0c1c>
    3e60:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    3e64:	ldrbtmi	r4, [pc], #-1146	; 3e6c <__assert_fail@plt+0x2678>
    3e68:	movwls	r6, #14363	; 0x381b
    3e6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3e70:			; <UNDEFINED> instruction: 0xb1bb7813
    3e74:			; <UNDEFINED> instruction: 0xf7ff4630
    3e78:			; <UNDEFINED> instruction: 0x4604fd1d
    3e7c:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    3e80:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    3e84:			; <UNDEFINED> instruction: 0xf88cf000
    3e88:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    3e8c:	blmi	4966e8 <putsgent@@Base+0x4922bc>
    3e90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3e94:	blls	ddf04 <putsgent@@Base+0xd9ad8>
    3e98:	tstle	r8, sl, asr r0
    3e9c:	ldcllt	0, cr11, [r0, #20]!
    3ea0:	ldrb	r4, [r3, r8, lsr #12]!
    3ea4:	ldc2l	7, cr15, [r6, #1020]	; 0x3fc
    3ea8:	blmi	3fde40 <putsgent@@Base+0x3f9a14>
    3eac:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    3eb0:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    3eb4:			; <UNDEFINED> instruction: 0xf7fd681f
    3eb8:	stmdavs	r4!, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    3ebc:	tstcs	r1, r3, lsr r6
    3ec0:	strmi	r9, [r2], -r0, lsl #8
    3ec4:			; <UNDEFINED> instruction: 0xf7fd4638
    3ec8:			; <UNDEFINED> instruction: 0x4628ebf2
    3ecc:			; <UNDEFINED> instruction: 0xf7fde7de
    3ed0:	svclt	0x0000eafa
    3ed4:	andeq	r2, r1, r4
    3ed8:	andeq	r0, r0, r4, ror r1
    3edc:	andeq	r2, r1, r8, asr #10
    3ee0:	strdeq	r1, [r1], -sl
    3ee4:	ldrdeq	r1, [r1], -r0
    3ee8:	andeq	r0, r0, ip, ror r1
    3eec:			; <UNDEFINED> instruction: 0x00000fb6
    3ef0:			; <UNDEFINED> instruction: 0x460db5f0
    3ef4:	addlt	r4, r5, pc, lsl r9
    3ef8:			; <UNDEFINED> instruction: 0x46064b1f
    3efc:	bmi	7d50e8 <putsgent@@Base+0x7d0cbc>
    3f00:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    3f04:	ldrbtmi	r4, [pc], #-1146	; 3f0c <__assert_fail@plt+0x2718>
    3f08:	movwls	r6, #14363	; 0x381b
    3f0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3f10:			; <UNDEFINED> instruction: 0xb1bb7813
    3f14:			; <UNDEFINED> instruction: 0xf7ff4630
    3f18:	strmi	pc, [r4], -sp, asr #25
    3f1c:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    3f20:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    3f24:			; <UNDEFINED> instruction: 0xf872f000
    3f28:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    3f2c:	blmi	496788 <putsgent@@Base+0x49235c>
    3f30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3f34:	blls	ddfa4 <putsgent@@Base+0xd9b78>
    3f38:	tstle	r8, sl, asr r0
    3f3c:	ldcllt	0, cr11, [r0, #20]!
    3f40:	ldrb	r4, [r3, r8, lsr #12]!
    3f44:	stc2	7, cr15, [r6, #1020]	; 0x3fc
    3f48:	blmi	3fdee0 <putsgent@@Base+0x3f9ab4>
    3f4c:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    3f50:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    3f54:			; <UNDEFINED> instruction: 0xf7fd681f
    3f58:	stmdavs	r4!, {r2, r5, r7, r9, fp, sp, lr, pc}^
    3f5c:	tstcs	r1, r3, lsr r6
    3f60:	strmi	r9, [r2], -r0, lsl #8
    3f64:			; <UNDEFINED> instruction: 0xf7fd4638
    3f68:	strtmi	lr, [r8], -r2, lsr #23
    3f6c:			; <UNDEFINED> instruction: 0xf7fde7de
    3f70:	svclt	0x0000eaaa
    3f74:	andeq	r1, r1, r4, ror #30
    3f78:	andeq	r0, r0, r4, ror r1
    3f7c:	andeq	r2, r1, r8, lsr #9
    3f80:	andeq	r1, r1, sl, asr pc
    3f84:	andeq	r1, r1, r0, lsr pc
    3f88:	andeq	r0, r0, ip, ror r1
    3f8c:	andeq	r0, r0, r6, lsl pc
    3f90:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    3f94:	rsbseq	pc, r0, #12779520	; 0xc30000
    3f98:	svclt	0x00004770
    3f9c:	strheq	r2, [r1], -lr
    3fa0:	blmi	616804 <putsgent@@Base+0x6123d8>
    3fa4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3fa8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3fac:	strmi	r4, [lr], -r4, lsl #12
    3fb0:	ldmdavs	fp, {r8, r9, sl, sp}
    3fb4:			; <UNDEFINED> instruction: 0xf04f9301
    3fb8:			; <UNDEFINED> instruction: 0xf7fd0300
    3fbc:	ldrtmi	lr, [sl], -r2, asr #22
    3fc0:	strmi	r4, [r5], -r9, ror #12
    3fc4:	eorvs	r4, pc, r0, lsr #12
    3fc8:	b	b41fc4 <putsgent@@Base+0xb3db98>
    3fcc:	orrslt	r7, fp, r3, lsr #16
    3fd0:	ldmdavc	fp, {r8, r9, fp, ip, pc}
    3fd4:	stmdavs	sl!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    3fd8:	andle	r2, sp, r2, lsr #20
    3fdc:	andcs	r6, r1, r0, lsr r0
    3fe0:	blmi	21680c <putsgent@@Base+0x2123e0>
    3fe4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3fe8:	blls	5e058 <putsgent@@Base+0x59c2c>
    3fec:	qaddle	r4, sl, r5
    3ff0:	ldcllt	0, cr11, [r0, #12]!
    3ff4:			; <UNDEFINED> instruction: 0xe7f34638
    3ff8:			; <UNDEFINED> instruction: 0xe7f14618
    3ffc:	b	18c1ff8 <putsgent@@Base+0x18bdbcc>
    4000:			; <UNDEFINED> instruction: 0x00011ebc
    4004:	andeq	r0, r0, r4, ror r1
    4008:	andeq	r1, r1, ip, ror lr
    400c:	blmi	616870 <putsgent@@Base+0x612444>
    4010:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4014:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4018:	strmi	r4, [lr], -r4, lsl #12
    401c:	ldmdavs	fp, {r8, r9, sl, sp}
    4020:			; <UNDEFINED> instruction: 0xf04f9301
    4024:			; <UNDEFINED> instruction: 0xf7fd0300
    4028:	ldrtmi	lr, [sl], -ip, lsl #22
    402c:	strmi	r4, [r5], -r9, ror #12
    4030:	eorvs	r4, pc, r0, lsr #12
    4034:	b	ff6c2030 <putsgent@@Base+0xff6bdc04>
    4038:	orrslt	r7, fp, r3, lsr #16
    403c:	ldmdavc	fp, {r8, r9, fp, ip, pc}
    4040:	stmdavs	sl!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    4044:	andle	r2, sp, r2, lsr #20
    4048:	andcs	r6, r1, r0, lsr r0
    404c:	blmi	216878 <putsgent@@Base+0x21244c>
    4050:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4054:	blls	5e0c4 <putsgent@@Base+0x59c98>
    4058:	qaddle	r4, sl, r5
    405c:	ldcllt	0, cr11, [r0, #12]!
    4060:			; <UNDEFINED> instruction: 0xe7f34638
    4064:			; <UNDEFINED> instruction: 0xe7f14618
    4068:	b	b42064 <putsgent@@Base+0xb3dc38>
    406c:	andeq	r1, r1, r0, asr lr
    4070:	andeq	r0, r0, r4, ror r1
    4074:	andeq	r1, r1, r0, lsl lr
    4078:			; <UNDEFINED> instruction: 0x4605b538
    407c:			; <UNDEFINED> instruction: 0xf7fd6800
    4080:	stmdavs	ip!, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}^
    4084:			; <UNDEFINED> instruction: 0x4620b154
    4088:	b	fef42084 <putsgent@@Base+0xfef3dc58>
    408c:	strmi	r2, [r2], -r0, lsl #2
    4090:			; <UNDEFINED> instruction: 0xf7fd4620
    4094:	stmdavs	r8!, {r1, r5, r6, r7, r9, fp, sp, lr, pc}^
    4098:	ldmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    409c:	cmnlt	r3, fp, ror #17
    40a0:	teqlt	r8, r8, lsl r8
    40a4:			; <UNDEFINED> instruction: 0xf7fd2404
    40a8:	stmiavs	fp!, {r1, r4, r6, r7, r8, fp, sp, lr, pc}^
    40ac:	strcc	r5, [r4], #-2328	; 0xfffff6e8
    40b0:	mvnsle	r2, r0, lsl #16
    40b4:			; <UNDEFINED> instruction: 0xf7fd4618
    40b8:	strtmi	lr, [r8], -sl, asr #19
    40bc:	ldrhtmi	lr, [r8], -sp
    40c0:	stmiblt	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40c4:	mvnsmi	lr, sp, lsr #18
    40c8:	strmi	r2, [r5], -r1, lsl #2
    40cc:			; <UNDEFINED> instruction: 0xf7fd2010
    40d0:	strmi	lr, [r4], -r6, lsl #19
    40d4:	stmiavs	fp!, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
    40d8:	adcvs	r6, r3, r8, lsr #16
    40dc:	stmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40e0:	orrslt	r6, r0, #32
    40e4:			; <UNDEFINED> instruction: 0xf7fd6868
    40e8:	rsbvs	lr, r0, r8, ror #19
    40ec:	stmiavs	sp!, {r3, r5, r6, r8, r9, ip, sp, pc}^
    40f0:	stmdavs	pc!, {r8, r9, sp}	; <UNPREDICTABLE>
    40f4:	movwlt	r4, #63018	; 0xf62a
    40f8:	svcne	0x0004f852
    40fc:	movwcc	r4, #5656	; 0x1618
    4100:	mvnsle	r2, r0, lsl #18
    4104:	addeq	r3, r0, r2
    4108:	b	d42104 <putsgent@@Base+0xd3dcd8>
    410c:	stmdaeq	r4, {r5, r7, r8, ip, sp, lr, pc}
    4110:	rscvs	r4, r0, r6, lsl #12
    4114:	ldrtmi	fp, [r8], -r8, asr #3
    4118:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    411c:	movwcc	r4, #34371	; 0x8643
    4120:	svceq	0x0004f848
    4124:			; <UNDEFINED> instruction: 0xf855b188
    4128:	blne	fe6e3d40 <putsgent@@Base+0xfe6df914>
    412c:	mvnsle	r2, r0, lsl #30
    4130:	andcs	r4, r0, #855638016	; 0x33000000
    4134:			; <UNDEFINED> instruction: 0x4620601a
    4138:	ldrhhi	lr, [r0, #141]!	; 0x8d
    413c:			; <UNDEFINED> instruction: 0xf7fd2004
    4140:			; <UNDEFINED> instruction: 0x4603ea1a
    4144:	stmdacs	r0, {r5, r6, r7, sp, lr}
    4148:			; <UNDEFINED> instruction: 0x4620d1f3
    414c:			; <UNDEFINED> instruction: 0xf7ff2400
    4150:			; <UNDEFINED> instruction: 0xe7f0ff93
    4154:	svcmi	0x00f8e92d
    4158:			; <UNDEFINED> instruction: 0xf8d24688
    415c:	ldrmi	fp, [r1], r0
    4160:	strmi	r6, [r4], -sp, lsl #16
    4164:	beq	402a8 <putsgent@@Base+0x3be7c>
    4168:	streq	pc, [r1, -fp, lsl #2]
    416c:			; <UNDEFINED> instruction: 0x463100be
    4170:	biclt	r4, r4, r8, lsr #12
    4174:			; <UNDEFINED> instruction: 0xb1b37823
    4178:	ldmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    417c:	mvnslt	r4, r5, lsl #12
    4180:			; <UNDEFINED> instruction: 0x212c4406
    4184:			; <UNDEFINED> instruction: 0xf8464620
    4188:			; <UNDEFINED> instruction: 0xf8c84c04
    418c:			; <UNDEFINED> instruction: 0xf8c95000
    4190:			; <UNDEFINED> instruction: 0xf7fd7000
    4194:			; <UNDEFINED> instruction: 0x4604ea3e
    4198:			; <UNDEFINED> instruction: 0xf804b118
    419c:			; <UNDEFINED> instruction: 0xf8d8ab01
    41a0:	ldrtmi	r5, [fp], r0
    41a4:	ldrtmi	lr, [r1], -r0, ror #15
    41a8:			; <UNDEFINED> instruction: 0xf7fd4628
    41ac:			; <UNDEFINED> instruction: 0xb120e9a0
    41b0:			; <UNDEFINED> instruction: 0xf8402300
    41b4:			; <UNDEFINED> instruction: 0xf8c8302b
    41b8:	pop	{}	; <UNPREDICTABLE>
    41bc:			; <UNDEFINED> instruction: 0xf8d88ff8
    41c0:	ldrb	r5, [r4, r0]

000041c4 <setsgent@@Base>:
    41c4:	push	{r4, lr}
    41c6:	ldr	r4, [pc, #32]	; (41e8 <setsgent@@Base+0x24>)
    41c8:	add	r4, pc
    41ca:	ldr	r0, [r4, #0]
    41cc:	cbz	r0, 41d6 <setsgent@@Base+0x12>
    41ce:	ldmia.w	sp!, {r4, lr}
    41d2:	b.w	14d0 <rewind@plt>
    41d6:	ldr	r1, [pc, #20]	; (41ec <setsgent@@Base+0x28>)
    41d8:	ldr	r0, [pc, #20]	; (41f0 <setsgent@@Base+0x2c>)
    41da:	add	r1, pc
    41dc:	add	r0, pc
    41de:	blx	1754 <fopen64@plt>
    41e2:	str	r0, [r4, #0]
    41e4:	pop	{r4, pc}
    41e6:	nop
    41e8:	movs	r1, #232	; 0xe8
    41ea:	movs	r1, r0
    41ec:	lsrs	r2, r6, #3
    41ee:	movs	r0, r0
    41f0:	asrs	r4, r0, #3
	...

000041f4 <endsgent@@Base>:
    41f4:	push	{r3, lr}
    41f6:	ldr	r3, [pc, #20]	; (420c <endsgent@@Base+0x18>)
    41f8:	add	r3, pc
    41fa:	ldr	r0, [r3, #0]
    41fc:	cbz	r0, 4202 <endsgent@@Base+0xe>
    41fe:	blx	16c4 <fclose@plt>
    4202:	ldr	r3, [pc, #12]	; (4210 <endsgent@@Base+0x1c>)
    4204:	movs	r2, #0
    4206:	add	r3, pc
    4208:	str	r2, [r3, #0]
    420a:	pop	{r3, pc}
    420c:	movs	r1, #184	; 0xb8
    420e:	movs	r1, r0
    4210:	movs	r1, #170	; 0xaa
    4212:	movs	r1, r0

00004214 <sgetsgent@@Base>:
    4214:	ldr	r2, [pc, #248]	; (4310 <sgetsgent@@Base+0xfc>)
    4216:	ldr	r3, [pc, #252]	; (4314 <sgetsgent@@Base+0x100>)
    4218:	add	r2, pc
    421a:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    421e:	sub	sp, #24
    4220:	ldr	r3, [r2, r3]
    4222:	mov	r6, r0
    4224:	ldr.w	r8, [pc, #240]	; 4318 <sgetsgent@@Base+0x104>
    4228:	ldr	r3, [r3, #0]
    422a:	str	r3, [sp, #20]
    422c:	mov.w	r3, #0
    4230:	blx	1604 <strlen@plt>
    4234:	add	r8, pc
    4236:	ldr.w	r3, [r8, #24]
    423a:	ldr.w	r4, [r8, #20]
    423e:	adds	r7, r0, #1
    4240:	mov	r5, r0
    4242:	cmp	r3, r7
    4244:	bcs.n	4256 <sgetsgent@@Base+0x42>
    4246:	mov	r0, r4
    4248:	mov	r1, r7
    424a:	blx	14ec <realloc@plt>
    424e:	mov	r4, r0
    4250:	cbz	r0, 4290 <sgetsgent@@Base+0x7c>
    4252:	strd	r0, r7, [r8, #20]
    4256:	mov	r1, r6
    4258:	mov	r2, r7
    425a:	mov	r0, r4
    425c:	movs	r6, #0
    425e:	blx	1664 <strncpy@plt>
    4262:	movs	r1, #10
    4264:	mov	r0, r4
    4266:	strb	r6, [r4, r5]
    4268:	blx	1718 <strrchr@plt>
    426c:	cbz	r0, 4270 <sgetsgent@@Base+0x5c>
    426e:	strb	r6, [r0, #0]
    4270:	movs	r5, #0
    4272:	add	r6, sp, #4
    4274:	mov	r7, r5
    4276:	mov	r0, r4
    4278:	str.w	r4, [r6], #4
    427c:	movs	r1, #58	; 0x3a
    427e:	adds	r5, #1
    4280:	blx	1610 <strchr@plt>
    4284:	mov	r4, r0
    4286:	cbz	r0, 4294 <sgetsgent@@Base+0x80>
    4288:	cmp	r5, #3
    428a:	strb.w	r7, [r4], #1
    428e:	ble.n	4276 <sgetsgent@@Base+0x62>
    4290:	movs	r0, #0
    4292:	b.n	42da <sgetsgent@@Base+0xc6>
    4294:	cmp	r5, #4
    4296:	bne.n	4290 <sgetsgent@@Base+0x7c>
    4298:	ldr	r5, [pc, #128]	; (431c <sgetsgent@@Base+0x108>)
    429a:	ldrd	r1, r2, [sp, #4]
    429e:	add	r5, pc
    42a0:	ldr	r3, [r5, #28]
    42a2:	strd	r1, r2, [r5, #4]
    42a6:	cbnz	r3, 42fe <sgetsgent@@Base+0xea>
    42a8:	ldr	r4, [pc, #116]	; (4320 <sgetsgent@@Base+0x10c>)
    42aa:	add	r4, pc
    42ac:	ldr	r3, [r4, #36]	; 0x24
    42ae:	cbnz	r3, 42f0 <sgetsgent@@Base+0xdc>
    42b0:	ldr	r4, [pc, #112]	; (4324 <sgetsgent@@Base+0x110>)
    42b2:	ldr	r0, [sp, #12]
    42b4:	add	r4, pc
    42b6:	add.w	r2, r4, #28
    42ba:	add.w	r1, r4, #32
    42be:	bl	4154 <__assert_fail@plt+0x2960>
    42c2:	add.w	r2, r4, #36	; 0x24
    42c6:	add.w	r1, r4, #40	; 0x28
    42ca:	mov	r3, r0
    42cc:	ldr	r0, [sp, #16]
    42ce:	str	r3, [r4, #12]
    42d0:	bl	4154 <__assert_fail@plt+0x2960>
    42d4:	mov	r3, r0
    42d6:	adds	r0, r4, #4
    42d8:	str	r3, [r4, #16]
    42da:	ldr	r2, [pc, #76]	; (4328 <sgetsgent@@Base+0x114>)
    42dc:	ldr	r3, [pc, #52]	; (4314 <sgetsgent@@Base+0x100>)
    42de:	add	r2, pc
    42e0:	ldr	r3, [r2, r3]
    42e2:	ldr	r2, [r3, #0]
    42e4:	ldr	r3, [sp, #20]
    42e6:	eors	r2, r3
    42e8:	bne.n	430a <sgetsgent@@Base+0xf6>
    42ea:	add	sp, #24
    42ec:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    42f0:	ldr	r0, [r4, #40]	; 0x28
    42f2:	movs	r5, #0
    42f4:	str	r5, [r4, #36]	; 0x24
    42f6:	blx	144c <free@plt+0x4>
    42fa:	str	r5, [r4, #40]	; 0x28
    42fc:	b.n	42b0 <sgetsgent@@Base+0x9c>
    42fe:	ldr	r0, [r5, #32]
    4300:	str	r4, [r5, #28]
    4302:	blx	144c <free@plt+0x4>
    4306:	str	r4, [r5, #32]
    4308:	b.n	42a8 <sgetsgent@@Base+0x94>
    430a:	blx	14c4 <__stack_chk_fail@plt>
    430e:	nop
    4310:	adds	r0, r1, #1
    4312:	movs	r1, r0
    4314:	lsls	r4, r6, #5
    4316:	movs	r0, r0
    4318:	movs	r1, #124	; 0x7c
    431a:	movs	r1, r0
    431c:	movs	r1, #18
    431e:	movs	r1, r0
    4320:	movs	r1, #6
    4322:	movs	r1, r0
    4324:	movs	r0, #252	; 0xfc
    4326:	movs	r1, r0
    4328:	subs	r2, r0, r6
    432a:	movs	r1, r0

0000432c <fgetsgent@@Base>:
    432c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4330:	mov	r8, r0
    4332:	ldr	r4, [pc, #164]	; (43d8 <fgetsgent@@Base+0xac>)
    4334:	add	r4, pc
    4336:	ldr	r3, [r4, #44]	; 0x2c
    4338:	cmp	r3, #0
    433a:	beq.n	43b4 <fgetsgent@@Base+0x88>
    433c:	cmp.w	r8, #0
    4340:	beq.n	43ae <fgetsgent@@Base+0x82>
    4342:	ldr	r4, [pc, #152]	; (43dc <fgetsgent@@Base+0xb0>)
    4344:	mov	r2, r8
    4346:	add	r4, pc
    4348:	ldrd	r1, r0, [r4, #44]	; 0x2c
    434c:	bl	4664 <putsgent@@Base+0x238>
    4350:	ldr	r5, [r4, #48]	; 0x30
    4352:	cmp	r5, r0
    4354:	bne.n	43ae <fgetsgent@@Base+0x82>
    4356:	ldr	r7, [pc, #136]	; (43e0 <fgetsgent@@Base+0xb4>)
    4358:	add	r7, pc
    435a:	b.n	4390 <fgetsgent@@Base+0x64>
    435c:	blx	15e0 <feof@plt>
    4360:	mov	r3, r0
    4362:	mov	r0, r5
    4364:	cbnz	r3, 43ca <fgetsgent@@Base+0x9e>
    4366:	ldr	r6, [r7, #44]	; 0x2c
    4368:	lsls	r6, r6, #1
    436a:	mov	r1, r6
    436c:	blx	14ec <realloc@plt>
    4370:	mov	r5, r0
    4372:	cbz	r0, 43ae <fgetsgent@@Base+0x82>
    4374:	strd	r6, r0, [r7, #44]	; 0x2c
    4378:	blx	1604 <strlen@plt>
    437c:	mov	r2, r8
    437e:	subs	r1, r6, r0
    4380:	mov	r4, r0
    4382:	adds	r0, r5, r0
    4384:	bl	4664 <putsgent@@Base+0x238>
    4388:	ldr	r5, [r7, #48]	; 0x30
    438a:	add	r4, r5
    438c:	cmp	r0, r4
    438e:	bne.n	43ae <fgetsgent@@Base+0x82>
    4390:	movs	r1, #10
    4392:	mov	r0, r5
    4394:	blx	1718 <strrchr@plt>
    4398:	mov	r3, r0
    439a:	mov	r0, r8
    439c:	cmp	r3, #0
    439e:	beq.n	435c <fgetsgent@@Base+0x30>
    43a0:	movs	r2, #0
    43a2:	strb	r2, [r3, #0]
    43a4:	mov	r0, r5
    43a6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    43aa:	b.w	4214 <sgetsgent@@Base>
    43ae:	movs	r0, #0
    43b0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    43b4:	mov.w	r0, #8192	; 0x2000
    43b8:	blx	1574 <malloc@plt>
    43bc:	str	r0, [r4, #48]	; 0x30
    43be:	cmp	r0, #0
    43c0:	beq.n	43ae <fgetsgent@@Base+0x82>
    43c2:	mov.w	r3, #8192	; 0x2000
    43c6:	str	r3, [r4, #44]	; 0x2c
    43c8:	b.n	433c <fgetsgent@@Base+0x10>
    43ca:	movs	r1, #10
    43cc:	blx	1718 <strrchr@plt>
    43d0:	mov	r3, r0
    43d2:	cmp	r0, #0
    43d4:	beq.n	43a4 <fgetsgent@@Base+0x78>
    43d6:	b.n	43a0 <fgetsgent@@Base+0x74>
    43d8:	movs	r0, #124	; 0x7c
    43da:	movs	r1, r0
    43dc:	movs	r0, #106	; 0x6a
    43de:	movs	r1, r0
    43e0:	movs	r0, #88	; 0x58
    43e2:	movs	r1, r0

000043e4 <getsgent@@Base>:
    43e4:	push	{r4, lr}
    43e6:	ldr	r4, [pc, #28]	; (4404 <getsgent@@Base+0x20>)
    43e8:	add	r4, pc
    43ea:	ldr	r0, [r4, #0]
    43ec:	cbz	r0, 43f6 <getsgent@@Base+0x12>
    43ee:	ldmia.w	sp!, {r4, lr}
    43f2:	b.w	432c <fgetsgent@@Base>
    43f6:	bl	41c4 <setsgent@@Base>
    43fa:	ldr	r0, [r4, #0]
    43fc:	ldmia.w	sp!, {r4, lr}
    4400:	b.w	432c <fgetsgent@@Base>
    4404:	subs	r0, r1, #7
    4406:	movs	r1, r0

00004408 <getsgnam@@Base>:
    4408:	push	{r3, r4, r5, lr}
    440a:	mov	r5, r0
    440c:	bl	41c4 <setsgent@@Base>
    4410:	b.n	441a <getsgnam@@Base+0x12>
    4412:	ldr	r1, [r4, #0]
    4414:	blx	1400 <strcmp@plt>
    4418:	cbz	r0, 4426 <getsgnam@@Base+0x1e>
    441a:	bl	43e4 <getsgent@@Base>
    441e:	mov	r4, r0
    4420:	mov	r0, r5
    4422:	cmp	r4, #0
    4424:	bne.n	4412 <getsgnam@@Base+0xa>
    4426:	mov	r0, r4
    4428:	pop	{r3, r4, r5, pc}
    442a:	nop

0000442c <putsgent@@Base>:
    442c:	cmp	r0, #0
    442e:	it	ne
    4430:	cmpne	r1, #0
    4432:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4436:	beq.n	4524 <putsgent@@Base+0xf8>
    4438:	ldr.w	sl, [r0]
    443c:	mov	r5, r0
    443e:	mov	r7, r1
    4440:	mov	r0, sl
    4442:	blx	1604 <strlen@plt>
    4446:	ldr.w	r9, [r5, #4]
    444a:	mov	r8, r0
    444c:	mov	r0, r9
    444e:	blx	1604 <strlen@plt>
    4452:	ldr	r6, [r5, #8]
    4454:	add	r0, r8
    4456:	add.w	r4, r0, #10
    445a:	cbz	r6, 4472 <putsgent@@Base+0x46>
    445c:	sub.w	fp, r6, #4
    4460:	b.n	446a <putsgent@@Base+0x3e>
    4462:	blx	1604 <strlen@plt>
    4466:	adds	r0, #1
    4468:	add	r4, r0
    446a:	ldr.w	r0, [fp, #4]!
    446e:	cmp	r0, #0
    4470:	bne.n	4462 <putsgent@@Base+0x36>
    4472:	ldr	r5, [r5, #12]
    4474:	cbz	r5, 448c <putsgent@@Base+0x60>
    4476:	sub.w	fp, r5, #4
    447a:	b.n	4484 <putsgent@@Base+0x58>
    447c:	blx	1604 <strlen@plt>
    4480:	adds	r0, #1
    4482:	add	r4, r0
    4484:	ldr.w	r0, [fp, #4]!
    4488:	cmp	r0, #0
    448a:	bne.n	447c <putsgent@@Base+0x50>
    448c:	mov	r0, r4
    448e:	blx	1574 <malloc@plt>
    4492:	mov	r4, r0
    4494:	cmp	r0, #0
    4496:	beq.n	4524 <putsgent@@Base+0xf8>
    4498:	mov	r1, sl
    449a:	mov	r2, r8
    449c:	blx	1470 <memcpy@plt>
    44a0:	add.w	r0, r4, r8
    44a4:	mov	r1, r9
    44a6:	adds	r0, #1
    44a8:	mov.w	r9, #58	; 0x3a
    44ac:	strb.w	r9, [r4, r8]
    44b0:	blx	1494 <stpcpy@plt>
    44b4:	mov	r3, r0
    44b6:	strb.w	r9, [r0], #1
    44ba:	ldr	r1, [r6, #0]
    44bc:	cbz	r1, 451e <putsgent@@Base+0xf2>
    44be:	mov.w	r8, #44	; 0x2c
    44c2:	b.n	44ca <putsgent@@Base+0x9e>
    44c4:	strb.w	r8, [r3]
    44c8:	ldr	r1, [r6, #0]
    44ca:	blx	1494 <stpcpy@plt>
    44ce:	ldr.w	r2, [r6, #4]!
    44d2:	mov	r3, r0
    44d4:	mov	r1, r0
    44d6:	adds	r0, #1
    44d8:	cmp	r2, #0
    44da:	bne.n	44c4 <putsgent@@Base+0x98>
    44dc:	movs	r3, #58	; 0x3a
    44de:	strb	r3, [r1, #0]
    44e0:	ldr	r1, [r5, #0]
    44e2:	cbz	r1, 44fa <putsgent@@Base+0xce>
    44e4:	movs	r6, #44	; 0x2c
    44e6:	b.n	44ee <putsgent@@Base+0xc2>
    44e8:	strb.w	r6, [r0], #1
    44ec:	ldr	r1, [r5, #0]
    44ee:	blx	1494 <stpcpy@plt>
    44f2:	ldr.w	r3, [r5, #4]!
    44f6:	cmp	r3, #0
    44f8:	bne.n	44e8 <putsgent@@Base+0xbc>
    44fa:	movs	r3, #10
    44fc:	movs	r6, #0
    44fe:	strb	r3, [r0, #0]
    4500:	mov	r1, r7
    4502:	strb	r6, [r0, #1]
    4504:	mov	r0, r4
    4506:	bl	46ac <putsgent@@Base+0x280>
    450a:	mov	r5, r0
    450c:	adds	r3, r5, #1
    450e:	mov	r0, r4
    4510:	it	ne
    4512:	movne	r5, r6
    4514:	blx	144c <free@plt+0x4>
    4518:	mov	r0, r5
    451a:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    451e:	mov	r1, r0
    4520:	adds	r0, r3, #2
    4522:	b.n	44dc <putsgent@@Base+0xb0>
    4524:	mov.w	r5, #4294967295	; 0xffffffff
    4528:	b.n	4518 <putsgent@@Base+0xec>
    452a:	nop
    452c:	push	{r3, r4, r5, lr}
    452e:	mov	r4, r0
    4530:	ldr	r0, [r0, #0]
    4532:	blx	144c <free@plt+0x4>
    4536:	ldr	r5, [r4, #4]
    4538:	cbz	r5, 4550 <putsgent@@Base+0x124>
    453a:	mov	r0, r5
    453c:	blx	1604 <strlen@plt>
    4540:	movs	r1, #0
    4542:	mov	r2, r0
    4544:	mov	r0, r5
    4546:	blx	1658 <memset@plt>
    454a:	ldr	r0, [r4, #4]
    454c:	blx	144c <free@plt+0x4>
    4550:	ldr	r0, [r4, #16]
    4552:	blx	144c <free@plt+0x4>
    4556:	ldr	r0, [r4, #20]
    4558:	blx	144c <free@plt+0x4>
    455c:	ldr	r0, [r4, #24]
    455e:	blx	144c <free@plt+0x4>
    4562:	mov	r0, r4
    4564:	ldmia.w	sp!, {r3, r4, r5, lr}
    4568:	b.w	1448 <free@plt>
    456c:	push	{r3, r4, r5, lr}
    456e:	movs	r1, #1
    4570:	mov	r5, r0
    4572:	movs	r0, #28
    4574:	blx	13dc <calloc@plt>
    4578:	mov	r4, r0
    457a:	cbz	r0, 45c0 <putsgent@@Base+0x194>
    457c:	ldrd	r2, r3, [r5, #8]
    4580:	ldr	r0, [r5, #0]
    4582:	strd	r2, r3, [r4, #8]
    4586:	blx	14b8 <strdup@plt>
    458a:	mov	r3, r0
    458c:	str	r0, [r4, #0]
    458e:	cbz	r0, 45c4 <putsgent@@Base+0x198>
    4590:	ldr	r0, [r5, #4]
    4592:	blx	14b8 <strdup@plt>
    4596:	mov	r3, r0
    4598:	str	r0, [r4, #4]
    459a:	cbz	r0, 45c4 <putsgent@@Base+0x198>
    459c:	ldr	r0, [r5, #16]
    459e:	blx	14b8 <strdup@plt>
    45a2:	mov	r3, r0
    45a4:	str	r0, [r4, #16]
    45a6:	cbz	r0, 45c4 <putsgent@@Base+0x198>
    45a8:	ldr	r0, [r5, #20]
    45aa:	blx	14b8 <strdup@plt>
    45ae:	mov	r3, r0
    45b0:	str	r0, [r4, #20]
    45b2:	cbz	r0, 45c4 <putsgent@@Base+0x198>
    45b4:	ldr	r0, [r5, #24]
    45b6:	blx	14b8 <strdup@plt>
    45ba:	mov	r3, r0
    45bc:	str	r0, [r4, #24]
    45be:	cbz	r0, 45c4 <putsgent@@Base+0x198>
    45c0:	mov	r0, r4
    45c2:	pop	{r3, r4, r5, pc}
    45c4:	mov	r0, r4
    45c6:	mov	r4, r3
    45c8:	bl	452c <putsgent@@Base+0x100>
    45cc:	b.n	45c0 <putsgent@@Base+0x194>
    45ce:	nop
    45d0:	push	{r4, r5, r6, lr}
    45d2:	movs	r1, #1
    45d4:	mov	r6, r0
    45d6:	movs	r0, #36	; 0x24
    45d8:	blx	13dc <calloc@plt>
    45dc:	mov	r4, r0
    45de:	cbz	r0, 4614 <putsgent@@Base+0x1e8>
    45e0:	ldrd	r2, r3, [r6, #8]
    45e4:	ldrd	r5, r0, [r6, #16]
    45e8:	ldr	r1, [r6, #24]
    45ea:	str	r2, [r4, #8]
    45ec:	str	r3, [r4, #12]
    45ee:	ldr	r2, [r6, #28]
    45f0:	ldr	r3, [r6, #32]
    45f2:	strd	r5, r0, [r4, #16]
    45f6:	strd	r1, r2, [r4, #24]
    45fa:	ldr	r0, [r6, #0]
    45fc:	str	r3, [r4, #32]
    45fe:	blx	14b8 <strdup@plt>
    4602:	mov	r5, r0
    4604:	str	r0, [r4, #0]
    4606:	cbz	r0, 4618 <putsgent@@Base+0x1ec>
    4608:	ldr	r0, [r6, #4]
    460a:	blx	14b8 <strdup@plt>
    460e:	mov	r6, r0
    4610:	str	r0, [r4, #4]
    4612:	cbz	r0, 4622 <putsgent@@Base+0x1f6>
    4614:	mov	r0, r4
    4616:	pop	{r4, r5, r6, pc}
    4618:	mov	r0, r4
    461a:	mov	r4, r5
    461c:	blx	144c <free@plt+0x4>
    4620:	b.n	4614 <putsgent@@Base+0x1e8>
    4622:	mov	r0, r5
    4624:	blx	144c <free@plt+0x4>
    4628:	mov	r0, r4
    462a:	blx	144c <free@plt+0x4>
    462e:	mov	r4, r6
    4630:	b.n	4614 <putsgent@@Base+0x1e8>
    4632:	nop
    4634:	push	{r3, r4, r5, lr}
    4636:	mov	r4, r0
    4638:	ldr	r0, [r0, #0]
    463a:	blx	144c <free@plt+0x4>
    463e:	ldr	r5, [r4, #4]
    4640:	cbz	r5, 4658 <putsgent@@Base+0x22c>
    4642:	mov	r0, r5
    4644:	blx	1604 <strlen@plt>
    4648:	movs	r1, #0
    464a:	mov	r2, r0
    464c:	mov	r0, r5
    464e:	blx	1658 <memset@plt>
    4652:	ldr	r0, [r4, #4]
    4654:	blx	144c <free@plt+0x4>
    4658:	mov	r0, r4
    465a:	ldmia.w	sp!, {r3, r4, r5, lr}
    465e:	b.w	1448 <free@plt>
    4662:	nop
    4664:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4668:	subs	r5, r1, #0
    466a:	mov	r8, r0
    466c:	ble.n	46a6 <putsgent@@Base+0x27a>
    466e:	mov	r6, r2
    4670:	mov	r4, r0
    4672:	movs	r7, #0
    4674:	mov	r1, r5
    4676:	mov	r2, r6
    4678:	mov	r0, r4
    467a:	blx	1458 <fgets@plt>
    467e:	movs	r1, #92	; 0x5c
    4680:	cmp	r4, r0
    4682:	bne.n	469e <putsgent@@Base+0x272>
    4684:	blx	1718 <strrchr@plt>
    4688:	subs	r4, r0, r4
    468a:	subs	r5, r5, r4
    468c:	cbz	r0, 46a6 <putsgent@@Base+0x27a>
    468e:	ldrb	r3, [r0, #1]
    4690:	mov	r4, r0
    4692:	cmp	r3, #10
    4694:	bne.n	46a6 <putsgent@@Base+0x27a>
    4696:	cmp	r5, #0
    4698:	ble.n	46a6 <putsgent@@Base+0x27a>
    469a:	strb	r7, [r0, #0]
    469c:	b.n	4674 <putsgent@@Base+0x248>
    469e:	cmp	r4, r8
    46a0:	it	eq
    46a2:	moveq.w	r8, #0
    46a6:	mov	r0, r8
    46a8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    46ac:	push	{r3, r4, r5, lr}
    46ae:	mov	r4, r0
    46b0:	ldrb	r0, [r0, #0]
    46b2:	cbz	r0, 46ca <putsgent@@Base+0x29e>
    46b4:	mov	r5, r1
    46b6:	b.n	46be <putsgent@@Base+0x292>
    46b8:	ldrb.w	r0, [r4, #1]!
    46bc:	cbz	r0, 46ca <putsgent@@Base+0x29e>
    46be:	mov	r1, r5
    46c0:	blx	1748 <putc@plt>
    46c4:	adds	r3, r0, #1
    46c6:	bne.n	46b8 <putsgent@@Base+0x28c>
    46c8:	pop	{r3, r4, r5, pc}
    46ca:	movs	r0, #0
    46cc:	pop	{r3, r4, r5, pc}
    46ce:	nop
    46d0:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    46d4:	mov	r7, r0
    46d6:	ldr	r6, [pc, #48]	; (4708 <putsgent@@Base+0x2dc>)
    46d8:	mov	r8, r1
    46da:	ldr	r5, [pc, #48]	; (470c <putsgent@@Base+0x2e0>)
    46dc:	mov	r9, r2
    46de:	add	r6, pc
    46e0:	blx	13bc <calloc@plt-0x20>
    46e4:	add	r5, pc
    46e6:	subs	r6, r6, r5
    46e8:	asrs	r6, r6, #2
    46ea:	beq.n	4702 <putsgent@@Base+0x2d6>
    46ec:	subs	r5, #4
    46ee:	movs	r4, #0
    46f0:	ldr.w	r3, [r5, #4]!
    46f4:	adds	r4, #1
    46f6:	mov	r2, r9
    46f8:	mov	r1, r8
    46fa:	mov	r0, r7
    46fc:	blx	r3
    46fe:	cmp	r6, r4
    4700:	bne.n	46f0 <putsgent@@Base+0x2c4>
    4702:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    4706:	nop
    4708:	asrs	r6, r5, #25
    470a:	movs	r1, r0
    470c:	asrs	r4, r4, #25
    470e:	movs	r1, r0
    4710:	bx	lr
    4712:	nop

Disassembly of section .fini:

00004714 <.fini>:
    4714:	push	{r3, lr}
    4718:	pop	{r3, pc}
