146. Printing statistics.

=== MIPSpipeline ===

   Number of wires:                 83
   Number of wire bits:            145
   Number of public wires:           4
   Number of public wire bits:      66
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                139
     $_ANDNOT_                      14
     $_NAND_                        14
     $_NOT_                         31
     $_OR_                          21
     $_XNOR_                        14
     $_XOR_                         15
     sky130_fd_sc_hd__dfrtp_2       30

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!

   Chip area for module '\MIPSpipeline': 788.256000
     of which used for sequential elements: 788.256000 (100.00%)

