Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_1.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-948c0e1a_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  2,2 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  2,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fb1a3700000,54400
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-1.traceg
-kernel name = _Z14invert_mappingPfS_ii
-kernel id = 1
-grid dim = (4,1,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 19
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-1.traceg
launching kernel name: _Z14invert_mappingPfS_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14invert_mappingPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14invert_mappingPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14invert_mappingPfS_ii'
thread block = 3,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z14invert_mappingPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 12525
gpu_sim_insn = 87168
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 108800
gpu_bytes_leidos_Desde_MemFetch = 108800
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       6.9595
gpu_tot_sim_cycle = 12525
gpu_tot_sim_insn = 87168
gpu_tot_ipc =       6.9595
gpu_tot_issued_cta = 4
gpu_occupancy = 10.1361% 
gpu_tot_occupancy = 10.1361% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2715
partiton_level_parallism_total  =       0.2715
partiton_level_parallism_util =       1.1456
partiton_level_parallism_util_total  =       1.1456
L2_BW  =      12.5695 GB/Sec
L2_BW_total  =      12.5695 GB/Sec
gpu_total_sim_rate=21792

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9792, Miss = 2176, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[1]: Access = 5508, Miss = 1224, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15300
	L1D_total_cache_misses = 3400
	L1D_total_cache_miss_rate = 0.2222
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 408
	L1D_cache_data_port_util = 0.786
	L1D_cache_fill_port_util = 0.119
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1700

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
219, 219, 219, 219, 219, 219, 219, 219, 
gpgpu_n_tot_thrd_icount = 87168
gpgpu_n_tot_w_icount = 2999
gpgpu_n_stall_shd_mem = 9909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1700
gpgpu_n_mem_write_global = 1700
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13600
gpgpu_n_store_insn = 13600
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9909
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3976	W0_Idle:2345	W0_Scoreboard:48002	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:202	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2623
single_issue_nums: WS0:908	WS1:697	WS2:697	WS3:697	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13600 {8:1700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13600 {8:1700,}
maxmflatency = 436 
max_icnt2mem_latency = 104 
maxmrqlatency = 25 
max_icnt2sh_latency = 74 
averagemflatency = 257 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:406 	1205 	23 	13 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1700 	1700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3061 	292 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3011 	103 	76 	142 	66 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5426      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5428      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5431      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5484      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5491      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5492      5440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5487      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5489      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5412      5416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5414      5417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5416      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5419      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5424      5421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5424      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5404      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5402      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5399      5400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5409      5404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5409      5405         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5407      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5405      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5492      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5497      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5496      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5494      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5395      5422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5392      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5390      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1700/64 = 26.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1700
min_bank_accesses = 0!
chip skew: 56/48 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        484       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        581       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        577       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        467       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        466       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        466       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        574       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        578       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        575       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        573       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        573       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        580       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        471       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        471       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        463       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        467       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        469       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        466       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        467       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        469       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        465       508    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        467       511    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        463       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        469       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       385         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        416       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        395       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        392       414         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        374       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        356       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        407       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        404       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        357       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        353       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        375       371         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        403       362         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        359       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        432       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        367       379         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        398       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        415       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        397       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        375       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        396       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        423       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        388       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        387       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        380       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        379       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        365       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        395       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7303 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007068
n_activity=588 dram_eff=0.08844
bk0: 28a 7341i bk1: 24a 7341i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.007068 
total_CMD = 7357 
util_bw = 52 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 7274 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7303 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007068 
Either_Row_CoL_Bus_Util = 0.007340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00407775
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7307 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006524
n_activity=520 dram_eff=0.09231
bk0: 24a 7343i bk1: 24a 7345i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.180328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180328 

BW Util details:
bwutil = 0.006524 
total_CMD = 7357 
util_bw = 48 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 7295 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7307 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.006524 
Either_Row_CoL_Bus_Util = 0.006796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0016311
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7307 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006524
n_activity=497 dram_eff=0.09658
bk0: 24a 7341i bk1: 24a 7339i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.164179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164179 

BW Util details:
bwutil = 0.006524 
total_CMD = 7357 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 7289 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7307 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.006524 
Either_Row_CoL_Bus_Util = 0.006796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00394182
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7307 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006524
n_activity=572 dram_eff=0.08392
bk0: 24a 7345i bk1: 24a 7343i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006524 
total_CMD = 7357 
util_bw = 48 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 7283 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7307 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.006524 
Either_Row_CoL_Bus_Util = 0.006796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00176702
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=648 dram_eff=0.08642
bk0: 32a 7340i bk1: 24a 7344i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 7272 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00366997
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=627 dram_eff=0.08931
bk0: 32a 7343i bk1: 24a 7342i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 7272 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00258257
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=650 dram_eff=0.08615
bk0: 32a 7342i bk1: 24a 7342i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 7271 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00366997
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=636 dram_eff=0.08805
bk0: 32a 7342i bk1: 24a 7342i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 7271 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00312627
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7307 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006524
n_activity=531 dram_eff=0.0904
bk0: 24a 7342i bk1: 24a 7342i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.006524 
total_CMD = 7357 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 7292 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7307 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.006524 
Either_Row_CoL_Bus_Util = 0.006796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0032622
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7307 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006524
n_activity=524 dram_eff=0.0916
bk0: 24a 7343i bk1: 24a 7341i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.006524 
total_CMD = 7357 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 7292 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7307 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.006524 
Either_Row_CoL_Bus_Util = 0.006796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00339812
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7307 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006524
n_activity=520 dram_eff=0.09231
bk0: 24a 7342i bk1: 24a 7341i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.006524 
total_CMD = 7357 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 7291 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7307 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.006524 
Either_Row_CoL_Bus_Util = 0.006796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0016311
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7307 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006524
n_activity=535 dram_eff=0.08972
bk0: 24a 7341i bk1: 24a 7343i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.006524 
total_CMD = 7357 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 7292 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7307 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.006524 
Either_Row_CoL_Bus_Util = 0.006796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00407775
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7307 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006524
n_activity=535 dram_eff=0.08972
bk0: 24a 7343i bk1: 24a 7343i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.006524 
total_CMD = 7357 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 7282 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7307 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.006524 
Either_Row_CoL_Bus_Util = 0.006796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00312627
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7307 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006524
n_activity=564 dram_eff=0.08511
bk0: 24a 7344i bk1: 24a 7343i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006524 
total_CMD = 7357 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 7282 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7307 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.006524 
Either_Row_CoL_Bus_Util = 0.006796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00176702
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7307 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006524
n_activity=532 dram_eff=0.09023
bk0: 24a 7340i bk1: 24a 7343i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.006524 
total_CMD = 7357 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 7291 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7307 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.006524 
Either_Row_CoL_Bus_Util = 0.006796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00407775
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7308 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006524
n_activity=553 dram_eff=0.0868
bk0: 24a 7342i bk1: 24a 7343i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006524 
total_CMD = 7357 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 7281 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7308 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.006524 
Either_Row_CoL_Bus_Util = 0.006660 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.020408 
queue_avg = 0.001767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00176702
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=610 dram_eff=0.0918
bk0: 32a 7342i bk1: 24a 7343i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 7272 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0032622
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=580 dram_eff=0.09655
bk0: 32a 7342i bk1: 24a 7341i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 7270 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0032622
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=656 dram_eff=0.08537
bk0: 32a 7343i bk1: 24a 7341i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194444
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154930 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 7285 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0016311
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=596 dram_eff=0.09396
bk0: 32a 7341i bk1: 24a 7340i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155844
Bank_Level_Parallism_Col = 1.144737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144737 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 7280 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00339812
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=659 dram_eff=0.08498
bk0: 32a 7344i bk1: 24a 7343i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169014
Bank_Level_Parallism_Col = 1.157143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157143 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 7286 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00312627
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=611 dram_eff=0.09165
bk0: 32a 7340i bk1: 24a 7342i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173333
Bank_Level_Parallism_Col = 1.148649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 7282 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00339812
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=597 dram_eff=0.0938
bk0: 32a 7343i bk1: 24a 7339i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 7283 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00421367
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=612 dram_eff=0.0915
bk0: 32a 7341i bk1: 24a 7341i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.118421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118421 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 7280 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00190295
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=621 dram_eff=0.09018
bk0: 32a 7340i bk1: 24a 7342i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 7269 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00584477
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=622 dram_eff=0.09003
bk0: 32a 7342i bk1: 24a 7344i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 7273 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00258257
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=630 dram_eff=0.08889
bk0: 32a 7339i bk1: 24a 7342i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 7268 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00502922
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=599 dram_eff=0.09349
bk0: 32a 7340i bk1: 24a 7342i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 7269 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0048933
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=644 dram_eff=0.08696
bk0: 32a 7340i bk1: 24a 7344i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 7271 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00203887
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=625 dram_eff=0.0896
bk0: 32a 7341i bk1: 24a 7342i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 7270 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0032622
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=658 dram_eff=0.08511
bk0: 32a 7341i bk1: 24a 7342i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 7270 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00421367
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7357 n_nop=7299 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007612
n_activity=656 dram_eff=0.08537
bk0: 32a 7342i bk1: 24a 7341i bk2: 0a 7357i bk3: 0a 7357i bk4: 0a 7357i bk5: 0a 7357i bk6: 0a 7357i bk7: 0a 7357i bk8: 0a 7357i bk9: 0a 7357i bk10: 0a 7357i bk11: 0a 7357i bk12: 0a 7357i bk13: 0a 7357i bk14: 0a 7357i bk15: 0a 7357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007612 
total_CMD = 7357 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 7270 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7357 
n_nop = 7299 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000272 
CoL_Bus_Util = 0.007612 
Either_Row_CoL_Bus_Util = 0.007884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00312627

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3400
L2_total_cache_misses = 3400
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1700
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=3400
icnt_total_pkts_simt_to_mem=3400
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3400
Req_Network_cycles = 12525
Req_Network_injected_packets_per_cycle =       0.2715 
Req_Network_conflicts_per_cycle =       0.0002
Req_Network_conflicts_per_cycle_util =       0.0010
Req_Bank_Level_Parallism =       1.1456
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0042

Reply_Network_injected_packets_num = 3400
Reply_Network_cycles = 12525
Reply_Network_injected_packets_per_cycle =        0.2715
Reply_Network_conflicts_per_cycle =        0.3974
Reply_Network_conflicts_per_cycle_util =       1.6996
Reply_Bank_Level_Parallism =       1.1608
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0088
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0034
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 21792 (inst/sec)
gpgpu_simulation_rate = 3131 (cycle/sec)
gpgpu_silicon_slowdown = 462152x
launching memcpy command : MemcpyHtoD,0x00007fb1a371ac00,1600
launching memcpy command : MemcpyHtoD,0x00007fb1a371b400,680
launching memcpy command : MemcpyHtoD,0x00007fb1b5a00900,680
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-2.traceg
-kernel name = _Z11kmeansPointPfiiiPiS_S_S0_
-kernel id = 2
-grid dim = (2,2,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-2.traceg
launching kernel name: _Z11kmeansPointPfiiiPiS_S_S0_ uid: 2
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11kmeansPointPfiiiPiS_S_S0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,1,0
Destroy streams for kernel 2: size 0
kernel_name = _Z11kmeansPointPfiiiPiS_S_S0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 43186
gpu_sim_insn = 493360
gpu_sim_insn_fp = 140000
gpu_bytes_leidos = 110400
gpu_bytes_leidos_Desde_MemFetch = 110400
gpu_arithmetic_intensity = 1.26811594202899
gpu_gflops = 4.690872
gpu_ipc =      11.4241
gpu_tot_sim_cycle = 55711
gpu_tot_sim_insn = 580528
gpu_tot_ipc =      10.4203
gpu_tot_issued_cta = 8
gpu_occupancy = 10.1464% 
gpu_tot_occupancy = 10.1448% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.0619
partiton_level_parallism_util =       1.0870
partiton_level_parallism_util_total  =       1.1447
L2_BW  =       0.0536 GB/Sec
L2_BW_total  =       2.8675 GB/Sec
gpu_total_sim_rate=32251

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9792, Miss = 2176, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[1]: Access = 5508, Miss = 1224, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15350
	L1D_total_cache_misses = 3450
	L1D_total_cache_miss_rate = 0.2248
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 408
	L1D_cache_data_port_util = 0.124
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1750

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
219, 219, 219, 219, 219, 219, 219, 219, 
gpgpu_n_tot_thrd_icount = 580528
gpgpu_n_tot_w_icount = 20321
gpgpu_n_stall_shd_mem = 9909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1700
gpgpu_n_mem_write_global = 1750
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13600
gpgpu_n_store_insn = 14000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9909
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5512	W0_Idle:4806	W0_Scoreboard:333959	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1403	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17440
single_issue_nums: WS0:6209	WS1:4704	WS2:4704	WS3:4704	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13600 {8:1700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 70000 {40:1750,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14000 {8:1750,}
maxmflatency = 436 
max_icnt2mem_latency = 104 
maxmrqlatency = 25 
max_icnt2sh_latency = 74 
averagemflatency = 256 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:406 	1205 	23 	13 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1750 	1700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3107 	296 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3061 	103 	76 	142 	66 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5426      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5428      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5431      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5484      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5491      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5492      5440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5487      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5489      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5412      5416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5414      5417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5416      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5419      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5424      5421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5424      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5404      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5402      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5399      5400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5409      5404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5409      5405         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5407      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5405      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5492      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5497      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5496      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5494      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5395      5422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5392      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5390      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1700/64 = 26.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1700
min_bank_accesses = 0!
chip skew: 56/48 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        484       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       527    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        581       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        577       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        467       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        466       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        466       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        574       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        578       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        575       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        573       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        573       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        580       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        471       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        471       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        463       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        467       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        469       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        466       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        467       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        469       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        465       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        467       575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        463       577    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        469       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       385         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        416       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        395       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        392       414         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        374       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        356       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        407       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        404       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        357       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        353       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        375       371         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        403       362         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        359       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        432       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        367       379         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        398       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        415       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        397       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        375       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        396       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        423       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        388       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        387       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        380       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        379       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        365       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        395       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32672 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001589
n_activity=588 dram_eff=0.08844
bk0: 28a 32710i bk1: 24a 32710i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.001589 
total_CMD = 32726 
util_bw = 52 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 32643 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32672 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001589 
Either_Row_CoL_Bus_Util = 0.001650 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000916702
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32676 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001467
n_activity=520 dram_eff=0.09231
bk0: 24a 32712i bk1: 24a 32714i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.180328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180328 

BW Util details:
bwutil = 0.001467 
total_CMD = 32726 
util_bw = 48 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 32664 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32676 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001467 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000366681
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32676 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001467
n_activity=497 dram_eff=0.09658
bk0: 24a 32710i bk1: 24a 32708i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.164179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164179 

BW Util details:
bwutil = 0.001467 
total_CMD = 32726 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 32658 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32676 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001467 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000886146
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32676 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001467
n_activity=572 dram_eff=0.08392
bk0: 24a 32714i bk1: 24a 32712i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001467 
total_CMD = 32726 
util_bw = 48 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 32652 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32676 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001467 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000397238
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=648 dram_eff=0.08642
bk0: 32a 32709i bk1: 24a 32713i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 32641 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000825032
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=627 dram_eff=0.08931
bk0: 32a 32712i bk1: 24a 32711i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 32641 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000580578
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=650 dram_eff=0.08615
bk0: 32a 32711i bk1: 24a 32711i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 32640 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000825032
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=636 dram_eff=0.08805
bk0: 32a 32711i bk1: 24a 32711i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 32640 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000702805
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32676 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001467
n_activity=531 dram_eff=0.0904
bk0: 24a 32711i bk1: 24a 32711i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.001467 
total_CMD = 32726 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 32661 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32676 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001467 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000733362
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32676 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001467
n_activity=524 dram_eff=0.0916
bk0: 24a 32712i bk1: 24a 32710i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.001467 
total_CMD = 32726 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 32661 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32676 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001467 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000763919
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32676 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001467
n_activity=520 dram_eff=0.09231
bk0: 24a 32711i bk1: 24a 32710i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.001467 
total_CMD = 32726 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 32660 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32676 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001467 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000366681
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32676 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001467
n_activity=535 dram_eff=0.08972
bk0: 24a 32710i bk1: 24a 32712i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.001467 
total_CMD = 32726 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 32661 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32676 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001467 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000916702
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32676 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001467
n_activity=535 dram_eff=0.08972
bk0: 24a 32712i bk1: 24a 32712i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.001467 
total_CMD = 32726 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 32651 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32676 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001467 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000702805
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32676 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001467
n_activity=564 dram_eff=0.08511
bk0: 24a 32713i bk1: 24a 32712i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001467 
total_CMD = 32726 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 32651 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32676 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001467 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000397238
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32676 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001467
n_activity=532 dram_eff=0.09023
bk0: 24a 32709i bk1: 24a 32712i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.001467 
total_CMD = 32726 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 32660 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32676 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001467 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000916702
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32677 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001467
n_activity=553 dram_eff=0.0868
bk0: 24a 32711i bk1: 24a 32712i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001467 
total_CMD = 32726 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 32650 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32677 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001467 
Either_Row_CoL_Bus_Util = 0.001497 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.020408 
queue_avg = 0.000397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000397238
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=610 dram_eff=0.0918
bk0: 32a 32711i bk1: 24a 32712i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 32641 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000733362
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=580 dram_eff=0.09655
bk0: 32a 32711i bk1: 24a 32710i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 32639 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000733362
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=656 dram_eff=0.08537
bk0: 32a 32712i bk1: 24a 32710i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194444
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154930 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 32654 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000366681
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=596 dram_eff=0.09396
bk0: 32a 32710i bk1: 24a 32709i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155844
Bank_Level_Parallism_Col = 1.144737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144737 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 32649 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000763919
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=659 dram_eff=0.08498
bk0: 32a 32713i bk1: 24a 32712i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169014
Bank_Level_Parallism_Col = 1.157143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157143 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 32655 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000702805
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=611 dram_eff=0.09165
bk0: 32a 32709i bk1: 24a 32711i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173333
Bank_Level_Parallism_Col = 1.148649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 32651 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000763919
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=597 dram_eff=0.0938
bk0: 32a 32712i bk1: 24a 32708i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 32652 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000947259
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=612 dram_eff=0.0915
bk0: 32a 32710i bk1: 24a 32710i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.118421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118421 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 32649 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000427794
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=621 dram_eff=0.09018
bk0: 32a 32709i bk1: 24a 32711i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 32638 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00131394
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=622 dram_eff=0.09003
bk0: 32a 32711i bk1: 24a 32713i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 32642 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000580578
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=630 dram_eff=0.08889
bk0: 32a 32708i bk1: 24a 32711i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 32637 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0011306
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=599 dram_eff=0.09349
bk0: 32a 32709i bk1: 24a 32711i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 32638 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110004
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=644 dram_eff=0.08696
bk0: 32a 32709i bk1: 24a 32713i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 32640 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000458351
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=625 dram_eff=0.0896
bk0: 32a 32710i bk1: 24a 32711i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 32639 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000733362
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=658 dram_eff=0.08511
bk0: 32a 32710i bk1: 24a 32711i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 32639 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000947259
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32726 n_nop=32668 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001711
n_activity=656 dram_eff=0.08537
bk0: 32a 32711i bk1: 24a 32710i bk2: 0a 32726i bk3: 0a 32726i bk4: 0a 32726i bk5: 0a 32726i bk6: 0a 32726i bk7: 0a 32726i bk8: 0a 32726i bk9: 0a 32726i bk10: 0a 32726i bk11: 0a 32726i bk12: 0a 32726i bk13: 0a 32726i bk14: 0a 32726i bk15: 0a 32726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001711 
total_CMD = 32726 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 32639 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32726 
n_nop = 32668 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.001772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000702805

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3450
L2_total_cache_misses = 3450
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1750
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3450
icnt_total_pkts_simt_to_mem=3450
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3450
Req_Network_cycles = 55711
Req_Network_injected_packets_per_cycle =       0.0619 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0010
Req_Bank_Level_Parallism =       1.1447
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0010

Reply_Network_injected_packets_num = 3450
Reply_Network_cycles = 55711
Reply_Network_injected_packets_per_cycle =        0.0619
Reply_Network_conflicts_per_cycle =        0.0894
Reply_Network_conflicts_per_cycle_util =       1.6733
Reply_Bank_Level_Parallism =       1.1597
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0020
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0008
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 32251 (inst/sec)
gpgpu_simulation_rate = 3095 (cycle/sec)
gpgpu_silicon_slowdown = 467528x
launching memcpy command : MemcpyHtoD,0x00007fb1a371ac00,1600
launching memcpy command : MemcpyHtoD,0x00007fb1a371b400,680
launching memcpy command : MemcpyHtoD,0x00007fb1b5a00900,680
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-3.traceg
-kernel name = _Z11kmeansPointPfiiiPiS_S_S0_
-kernel id = 3
-grid dim = (2,2,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-3.traceg
launching kernel name: _Z11kmeansPointPfiiiPiS_S_S0_ uid: 3
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11kmeansPointPfiiiPiS_S_S0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,1,0
Destroy streams for kernel 3: size 0
kernel_name = _Z11kmeansPointPfiiiPiS_S_S0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 43189
gpu_sim_insn = 493360
gpu_sim_insn_fp = 280000
gpu_bytes_leidos = 112000
gpu_bytes_leidos_Desde_MemFetch = 112000
gpu_arithmetic_intensity = 2.50000000000000
gpu_gflops = 9.381092
gpu_ipc =      11.4233
gpu_tot_sim_cycle = 98900
gpu_tot_sim_insn = 1073888
gpu_tot_ipc =      10.8583
gpu_tot_issued_cta = 12
gpu_occupancy = 10.1419% 
gpu_tot_occupancy = 10.1435% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.0354
partiton_level_parallism_util =       1.1111
partiton_level_parallism_util_total  =       1.1442
L2_BW  =       0.0536 GB/Sec
L2_BW_total  =       1.6387 GB/Sec
gpu_total_sim_rate=33559

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9792, Miss = 2176, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[1]: Access = 5508, Miss = 1224, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15400
	L1D_total_cache_misses = 3500
	L1D_total_cache_miss_rate = 0.2273
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 408
	L1D_cache_data_port_util = 0.067
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1800

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408
ctas_completed 12, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
219, 219, 219, 219, 219, 219, 219, 219, 
gpgpu_n_tot_thrd_icount = 1073888
gpgpu_n_tot_w_icount = 37643
gpgpu_n_stall_shd_mem = 9909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1700
gpgpu_n_mem_write_global = 1800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13600
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9909
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7035	W0_Idle:7348	W0_Scoreboard:619888	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2604	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:32257
single_issue_nums: WS0:11510	WS1:8711	WS2:8711	WS3:8711	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13600 {8:1700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 72000 {40:1800,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14400 {8:1800,}
maxmflatency = 436 
max_icnt2mem_latency = 104 
maxmrqlatency = 25 
max_icnt2sh_latency = 74 
averagemflatency = 255 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:406 	1205 	23 	13 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1800 	1700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3157 	296 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3111 	103 	76 	142 	66 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5426      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5428      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5431      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5484      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5491      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5492      5440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5487      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5489      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5412      5416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5414      5417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5416      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5419      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5424      5421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5424      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5404      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5402      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5399      5400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5409      5404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5409      5405         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5407      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5405      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5492      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5497      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5496      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5494      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5395      5422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5392      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5390      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1700/64 = 26.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1700
min_bank_accesses = 0!
chip skew: 56/48 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        484       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       543    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        581       639    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        577       639    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        467       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        466       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        466       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        574       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        578       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        575       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        573       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        573       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        580       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        471       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        471       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        463       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        467       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        469       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        466       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        467       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        469       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        465       635    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        467       638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        463       640    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        469       644    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       385         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        416       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        395       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        392       414         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        374       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        356       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        407       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        404       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        357       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        353       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        375       371         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        403       362         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        359       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        432       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        367       379         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        398       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        415       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        397       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        375       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        396       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        423       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        388       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        387       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        380       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        379       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        365       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        395       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58042 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008951
n_activity=588 dram_eff=0.08844
bk0: 28a 58080i bk1: 24a 58080i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.000895 
total_CMD = 58096 
util_bw = 52 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 58013 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58042 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000895 
Either_Row_CoL_Bus_Util = 0.000929 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000516387
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58046 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008262
n_activity=520 dram_eff=0.09231
bk0: 24a 58082i bk1: 24a 58084i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.180328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180328 

BW Util details:
bwutil = 0.000826 
total_CMD = 58096 
util_bw = 48 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 58034 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58046 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000826 
Either_Row_CoL_Bus_Util = 0.000861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000206555
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58046 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008262
n_activity=497 dram_eff=0.09658
bk0: 24a 58080i bk1: 24a 58078i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.164179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164179 

BW Util details:
bwutil = 0.000826 
total_CMD = 58096 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 58028 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58046 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000826 
Either_Row_CoL_Bus_Util = 0.000861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000499174
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58046 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008262
n_activity=572 dram_eff=0.08392
bk0: 24a 58084i bk1: 24a 58082i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000826 
total_CMD = 58096 
util_bw = 48 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 58022 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58046 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000826 
Either_Row_CoL_Bus_Util = 0.000861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000223768
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=648 dram_eff=0.08642
bk0: 32a 58079i bk1: 24a 58083i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 58011 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000464748
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=627 dram_eff=0.08931
bk0: 32a 58082i bk1: 24a 58081i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 58011 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000327045
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=650 dram_eff=0.08615
bk0: 32a 58081i bk1: 24a 58081i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 58010 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000464748
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=636 dram_eff=0.08805
bk0: 32a 58081i bk1: 24a 58081i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 58010 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000395896
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58046 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008262
n_activity=531 dram_eff=0.0904
bk0: 24a 58081i bk1: 24a 58081i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000826 
total_CMD = 58096 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 58031 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58046 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000826 
Either_Row_CoL_Bus_Util = 0.000861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000413109
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58046 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008262
n_activity=524 dram_eff=0.0916
bk0: 24a 58082i bk1: 24a 58080i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000826 
total_CMD = 58096 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 58031 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58046 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000826 
Either_Row_CoL_Bus_Util = 0.000861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000430322
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58046 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008262
n_activity=520 dram_eff=0.09231
bk0: 24a 58081i bk1: 24a 58080i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000826 
total_CMD = 58096 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 58030 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58046 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000826 
Either_Row_CoL_Bus_Util = 0.000861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000206555
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58046 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008262
n_activity=535 dram_eff=0.08972
bk0: 24a 58080i bk1: 24a 58082i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000826 
total_CMD = 58096 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 58031 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58046 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000826 
Either_Row_CoL_Bus_Util = 0.000861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000516387
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58046 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008262
n_activity=535 dram_eff=0.08972
bk0: 24a 58082i bk1: 24a 58082i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000826 
total_CMD = 58096 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 58021 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58046 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000826 
Either_Row_CoL_Bus_Util = 0.000861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000395896
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58046 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008262
n_activity=564 dram_eff=0.08511
bk0: 24a 58083i bk1: 24a 58082i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000826 
total_CMD = 58096 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 58021 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58046 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000826 
Either_Row_CoL_Bus_Util = 0.000861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000223768
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58046 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008262
n_activity=532 dram_eff=0.09023
bk0: 24a 58079i bk1: 24a 58082i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000826 
total_CMD = 58096 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 58030 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58046 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000826 
Either_Row_CoL_Bus_Util = 0.000861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000516387
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58047 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008262
n_activity=553 dram_eff=0.0868
bk0: 24a 58081i bk1: 24a 58082i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000826 
total_CMD = 58096 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 58020 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58047 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000826 
Either_Row_CoL_Bus_Util = 0.000843 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.020408 
queue_avg = 0.000224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000223768
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=610 dram_eff=0.0918
bk0: 32a 58081i bk1: 24a 58082i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 58011 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000413109
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=580 dram_eff=0.09655
bk0: 32a 58081i bk1: 24a 58080i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 58009 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000413109
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=656 dram_eff=0.08537
bk0: 32a 58082i bk1: 24a 58080i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194444
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154930 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 58024 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000206555
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=596 dram_eff=0.09396
bk0: 32a 58080i bk1: 24a 58079i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155844
Bank_Level_Parallism_Col = 1.144737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144737 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 58019 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000430322
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=659 dram_eff=0.08498
bk0: 32a 58083i bk1: 24a 58082i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169014
Bank_Level_Parallism_Col = 1.157143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157143 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 58025 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000395896
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=611 dram_eff=0.09165
bk0: 32a 58079i bk1: 24a 58081i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173333
Bank_Level_Parallism_Col = 1.148649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 58021 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000430322
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=597 dram_eff=0.0938
bk0: 32a 58082i bk1: 24a 58078i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 58022 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0005336
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=612 dram_eff=0.0915
bk0: 32a 58080i bk1: 24a 58080i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.118421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118421 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 58019 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00024098
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=621 dram_eff=0.09018
bk0: 32a 58079i bk1: 24a 58081i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 58008 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000740154
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=622 dram_eff=0.09003
bk0: 32a 58081i bk1: 24a 58083i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 58012 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000327045
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=630 dram_eff=0.08889
bk0: 32a 58078i bk1: 24a 58081i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 58007 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000636877
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=599 dram_eff=0.09349
bk0: 32a 58079i bk1: 24a 58081i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 58008 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000619664
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=644 dram_eff=0.08696
bk0: 32a 58079i bk1: 24a 58083i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 58010 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000258193
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=625 dram_eff=0.0896
bk0: 32a 58080i bk1: 24a 58081i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 58009 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000413109
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=658 dram_eff=0.08511
bk0: 32a 58080i bk1: 24a 58081i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 58009 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0005336
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58096 n_nop=58038 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009639
n_activity=656 dram_eff=0.08537
bk0: 32a 58081i bk1: 24a 58080i bk2: 0a 58096i bk3: 0a 58096i bk4: 0a 58096i bk5: 0a 58096i bk6: 0a 58096i bk7: 0a 58096i bk8: 0a 58096i bk9: 0a 58096i bk10: 0a 58096i bk11: 0a 58096i bk12: 0a 58096i bk13: 0a 58096i bk14: 0a 58096i bk15: 0a 58096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000964 
total_CMD = 58096 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 58009 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58096 
n_nop = 58038 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000964 
Either_Row_CoL_Bus_Util = 0.000998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000395896

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 42, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 64, Miss = 56, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 64, Miss = 56, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 64, Miss = 56, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 64, Miss = 56, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 64, Miss = 56, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 64, Miss = 56, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3500
L2_total_cache_misses = 3450
L2_total_cache_miss_rate = 0.9857
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1800
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3500
icnt_total_pkts_simt_to_mem=3500
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3500
Req_Network_cycles = 98900
Req_Network_injected_packets_per_cycle =       0.0354 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0010
Req_Bank_Level_Parallism =       1.1442
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 3500
Reply_Network_cycles = 98900
Reply_Network_injected_packets_per_cycle =        0.0354
Reply_Network_conflicts_per_cycle =        0.0503
Reply_Network_conflicts_per_cycle_util =       1.6483
Reply_Bank_Level_Parallism =       1.1589
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0011
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 33559 (inst/sec)
gpgpu_simulation_rate = 3090 (cycle/sec)
gpgpu_silicon_slowdown = 468284x
launching memcpy command : MemcpyHtoD,0x00007fb1a371ac00,1600
launching memcpy command : MemcpyHtoD,0x00007fb1a371b400,680
launching memcpy command : MemcpyHtoD,0x00007fb1b5a00900,680
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-4.traceg
-kernel name = _Z11kmeansPointPfiiiPiS_S_S0_
-kernel id = 4
-grid dim = (2,2,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-4.traceg
launching kernel name: _Z11kmeansPointPfiiiPiS_S_S0_ uid: 4
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z11kmeansPointPfiiiPiS_S_S0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,1,0
Destroy streams for kernel 4: size 0
kernel_name = _Z11kmeansPointPfiiiPiS_S_S0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 43170
gpu_sim_insn = 493360
gpu_sim_insn_fp = 420000
gpu_bytes_leidos = 113600
gpu_bytes_leidos_Desde_MemFetch = 113600
gpu_arithmetic_intensity = 3.69718309859155
gpu_gflops = 14.077832
gpu_ipc =      11.4283
gpu_tot_sim_cycle = 142070
gpu_tot_sim_insn = 1567248
gpu_tot_ipc =      11.0315
gpu_tot_issued_cta = 16
gpu_occupancy = 10.1418% 
gpu_tot_occupancy = 10.1429% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.0250
partiton_level_parallism_util =       1.0417
partiton_level_parallism_util_total  =       1.1426
L2_BW  =       0.0536 GB/Sec
L2_BW_total  =       1.1570 GB/Sec
gpu_total_sim_rate=34070

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9792, Miss = 2176, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[1]: Access = 5508, Miss = 1224, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15450
	L1D_total_cache_misses = 3550
	L1D_total_cache_miss_rate = 0.2298
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 408
	L1D_cache_data_port_util = 0.046
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1850

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
219, 219, 219, 219, 219, 219, 219, 219, 
gpgpu_n_tot_thrd_icount = 1567248
gpgpu_n_tot_w_icount = 54965
gpgpu_n_stall_shd_mem = 9909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1700
gpgpu_n_mem_write_global = 1850
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13600
gpgpu_n_store_insn = 14800
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9909
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8547	W0_Idle:9872	W0_Scoreboard:905742	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:3805	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:47074
single_issue_nums: WS0:16811	WS1:12718	WS2:12718	WS3:12718	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13600 {8:1700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74000 {40:1850,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14800 {8:1850,}
maxmflatency = 436 
max_icnt2mem_latency = 104 
maxmrqlatency = 25 
max_icnt2sh_latency = 74 
averagemflatency = 254 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:406 	1205 	23 	13 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1850 	1700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3207 	296 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3161 	103 	76 	142 	66 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5426      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5428      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5431      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5484      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5491      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5492      5440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5487      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5489      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5412      5416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5414      5417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5416      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5419      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5424      5421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5424      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5404      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5402      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5399      5400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5409      5404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5409      5405         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5407      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5405      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5492      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5497      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5496      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5494      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5395      5422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5392      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5390      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1700/64 = 26.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1700
min_bank_accesses = 0!
chip skew: 56/48 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        484       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       559    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        581       702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        577       702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        467       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        466       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        466       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        574       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        578       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        575       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        573       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        573       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        580       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        471       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        471       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        463       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        467       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        469       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        466       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        467       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        469       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        465       698    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        467       701    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        463       703    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        469       707    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       385         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        416       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        395       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        392       414         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        374       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        356       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        407       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        404       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        357       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        353       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        375       371         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        403       362         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        359       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        432       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        367       379         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        398       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        415       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        397       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        375       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        396       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        423       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        388       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        387       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        380       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        379       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        365       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        395       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83401 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006231
n_activity=588 dram_eff=0.08844
bk0: 28a 83439i bk1: 24a 83439i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.000623 
total_CMD = 83455 
util_bw = 52 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 83372 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83401 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000623 
Either_Row_CoL_Bus_Util = 0.000647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000359475
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83405 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005752
n_activity=520 dram_eff=0.09231
bk0: 24a 83441i bk1: 24a 83443i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.180328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180328 

BW Util details:
bwutil = 0.000575 
total_CMD = 83455 
util_bw = 48 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 83393 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83405 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00014379
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83405 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005752
n_activity=497 dram_eff=0.09658
bk0: 24a 83439i bk1: 24a 83437i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.164179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164179 

BW Util details:
bwutil = 0.000575 
total_CMD = 83455 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 83387 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83405 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000347493
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83405 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005752
n_activity=572 dram_eff=0.08392
bk0: 24a 83443i bk1: 24a 83441i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000575 
total_CMD = 83455 
util_bw = 48 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 83381 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83405 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000155773
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=648 dram_eff=0.08642
bk0: 32a 83438i bk1: 24a 83442i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 83370 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000323528
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=627 dram_eff=0.08931
bk0: 32a 83441i bk1: 24a 83440i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 83370 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000227668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=650 dram_eff=0.08615
bk0: 32a 83440i bk1: 24a 83440i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 83369 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000323528
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=636 dram_eff=0.08805
bk0: 32a 83440i bk1: 24a 83440i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 83369 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000275598
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83405 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005752
n_activity=531 dram_eff=0.0904
bk0: 24a 83440i bk1: 24a 83440i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000575 
total_CMD = 83455 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 83390 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83405 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00028758
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83405 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005752
n_activity=524 dram_eff=0.0916
bk0: 24a 83441i bk1: 24a 83439i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000575 
total_CMD = 83455 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 83390 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83405 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000299563
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83405 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005752
n_activity=520 dram_eff=0.09231
bk0: 24a 83440i bk1: 24a 83439i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000575 
total_CMD = 83455 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 83389 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83405 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00014379
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83405 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005752
n_activity=535 dram_eff=0.08972
bk0: 24a 83439i bk1: 24a 83441i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000575 
total_CMD = 83455 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 83390 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83405 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000359475
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83405 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005752
n_activity=535 dram_eff=0.08972
bk0: 24a 83441i bk1: 24a 83441i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000575 
total_CMD = 83455 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 83380 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83405 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000275598
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83405 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005752
n_activity=564 dram_eff=0.08511
bk0: 24a 83442i bk1: 24a 83441i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000575 
total_CMD = 83455 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 83380 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83405 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000155773
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83405 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005752
n_activity=532 dram_eff=0.09023
bk0: 24a 83438i bk1: 24a 83441i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000575 
total_CMD = 83455 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 83389 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83405 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000359475
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83406 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005752
n_activity=553 dram_eff=0.0868
bk0: 24a 83440i bk1: 24a 83441i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000575 
total_CMD = 83455 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 83379 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83406 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000587 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.020408 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000155773
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=610 dram_eff=0.0918
bk0: 32a 83440i bk1: 24a 83441i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 83370 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00028758
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=580 dram_eff=0.09655
bk0: 32a 83440i bk1: 24a 83439i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 83368 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00028758
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=656 dram_eff=0.08537
bk0: 32a 83441i bk1: 24a 83439i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194444
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154930 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 83383 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00014379
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=596 dram_eff=0.09396
bk0: 32a 83439i bk1: 24a 83438i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155844
Bank_Level_Parallism_Col = 1.144737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144737 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 83378 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000299563
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=659 dram_eff=0.08498
bk0: 32a 83442i bk1: 24a 83441i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169014
Bank_Level_Parallism_Col = 1.157143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157143 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 83384 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000275598
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=611 dram_eff=0.09165
bk0: 32a 83438i bk1: 24a 83440i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173333
Bank_Level_Parallism_Col = 1.148649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 83380 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000299563
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=597 dram_eff=0.0938
bk0: 32a 83441i bk1: 24a 83437i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 83381 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000371458
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=612 dram_eff=0.0915
bk0: 32a 83439i bk1: 24a 83439i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.118421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118421 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 83378 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000167755
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=621 dram_eff=0.09018
bk0: 32a 83438i bk1: 24a 83440i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 83367 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000515248
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=622 dram_eff=0.09003
bk0: 32a 83440i bk1: 24a 83442i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 83371 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000227668
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=630 dram_eff=0.08889
bk0: 32a 83437i bk1: 24a 83440i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 83366 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000443353
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=599 dram_eff=0.09349
bk0: 32a 83438i bk1: 24a 83440i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 83367 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00043137
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=644 dram_eff=0.08696
bk0: 32a 83438i bk1: 24a 83442i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 83369 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000179738
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=625 dram_eff=0.0896
bk0: 32a 83439i bk1: 24a 83440i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 83368 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00028758
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=658 dram_eff=0.08511
bk0: 32a 83439i bk1: 24a 83440i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 83368 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000371458
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83455 n_nop=83397 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000671
n_activity=656 dram_eff=0.08537
bk0: 32a 83440i bk1: 24a 83439i bk2: 0a 83455i bk3: 0a 83455i bk4: 0a 83455i bk5: 0a 83455i bk6: 0a 83455i bk7: 0a 83455i bk8: 0a 83455i bk9: 0a 83455i bk10: 0a 83455i bk11: 0a 83455i bk12: 0a 83455i bk13: 0a 83455i bk14: 0a 83455i bk15: 0a 83455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000671 
total_CMD = 83455 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 83368 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83455 
n_nop = 83397 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000275598

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 72, Miss = 56, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 72, Miss = 56, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 72, Miss = 56, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 72, Miss = 56, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 72, Miss = 56, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 72, Miss = 56, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3550
L2_total_cache_misses = 3450
L2_total_cache_miss_rate = 0.9718
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1850
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3550
icnt_total_pkts_simt_to_mem=3550
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3550
Req_Network_cycles = 142070
Req_Network_injected_packets_per_cycle =       0.0250 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0010
Req_Bank_Level_Parallism =       1.1426
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 3550
Reply_Network_cycles = 142070
Reply_Network_injected_packets_per_cycle =        0.0250
Reply_Network_conflicts_per_cycle =        0.0350
Reply_Network_conflicts_per_cycle_util =       1.6226
Reply_Bank_Level_Parallism =       1.1571
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 46 sec (46 sec)
gpgpu_simulation_rate = 34070 (inst/sec)
gpgpu_simulation_rate = 3088 (cycle/sec)
gpgpu_silicon_slowdown = 468588x
launching memcpy command : MemcpyHtoD,0x00007fb1a371ac00,1600
launching memcpy command : MemcpyHtoD,0x00007fb1a371b400,680
launching memcpy command : MemcpyHtoD,0x00007fb1b5a00900,680
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-5.traceg
-kernel name = _Z11kmeansPointPfiiiPiS_S_S0_
-kernel id = 5
-grid dim = (2,2,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-5.traceg
launching kernel name: _Z11kmeansPointPfiiiPiS_S_S0_ uid: 5
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z11kmeansPointPfiiiPiS_S_S0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,1,0
Destroy streams for kernel 5: size 0
kernel_name = _Z11kmeansPointPfiiiPiS_S_S0_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 43173
gpu_sim_insn = 493360
gpu_sim_insn_fp = 560000
gpu_bytes_leidos = 115200
gpu_bytes_leidos_Desde_MemFetch = 115200
gpu_arithmetic_intensity = 4.86111111111111
gpu_gflops = 18.769138
gpu_ipc =      11.4275
gpu_tot_sim_cycle = 185243
gpu_tot_sim_insn = 2060608
gpu_tot_ipc =      11.1238
gpu_tot_issued_cta = 20
gpu_occupancy = 10.1435% 
gpu_tot_occupancy = 10.1431% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.0194
partiton_level_parallism_util =       1.0417
partiton_level_parallism_util_total  =       1.1410
L2_BW  =       0.0536 GB/Sec
L2_BW_total  =       0.8999 GB/Sec
gpu_total_sim_rate=33780

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9792, Miss = 2176, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[1]: Access = 5508, Miss = 1224, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15500
	L1D_total_cache_misses = 3600
	L1D_total_cache_miss_rate = 0.2323
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 408
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1900

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
219, 219, 219, 219, 219, 219, 219, 219, 
gpgpu_n_tot_thrd_icount = 2060608
gpgpu_n_tot_w_icount = 72287
gpgpu_n_stall_shd_mem = 9909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1700
gpgpu_n_mem_write_global = 1900
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13600
gpgpu_n_store_insn = 15200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9909
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10068	W0_Idle:12373	W0_Scoreboard:1191582	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5006	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61891
single_issue_nums: WS0:22112	WS1:16725	WS2:16725	WS3:16725	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13600 {8:1700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 76000 {40:1900,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15200 {8:1900,}
maxmflatency = 436 
max_icnt2mem_latency = 104 
maxmrqlatency = 25 
max_icnt2sh_latency = 74 
averagemflatency = 253 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:406 	1205 	23 	13 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1900 	1700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3257 	296 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3211 	103 	76 	142 	66 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5426      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5428      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5431      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5484      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5491      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5492      5440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5487      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5489      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5412      5416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5414      5417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5416      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5419      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5424      5421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5424      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5404      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5402      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5399      5400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5409      5404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5409      5405         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5407      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5405      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5492      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5497      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5496      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5494      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5395      5422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5392      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5390      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1700/64 = 26.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1700
min_bank_accesses = 0!
chip skew: 56/48 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        484       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        581       766    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        577       765    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        467       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        466       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        466       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        574       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        578       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        575       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        573       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        573       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        580       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        471       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        471       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        463       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        467       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        469       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        466       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        467       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        469       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        465       761    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        467       764    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        463       766    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        469       770    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       385         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        416       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        395       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        392       414         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        374       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        356       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        407       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        404       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        357       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        353       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        375       371         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        403       362         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        359       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        432       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        367       379         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        398       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        415       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        397       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        375       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        396       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        423       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        388       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        387       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        380       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        379       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        365       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        395       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108762 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004779
n_activity=588 dram_eff=0.08844
bk0: 28a 108800i bk1: 24a 108800i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.000478 
total_CMD = 108816 
util_bw = 52 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 108733 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108762 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000275695
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108766 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004411
n_activity=520 dram_eff=0.09231
bk0: 24a 108802i bk1: 24a 108804i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.180328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180328 

BW Util details:
bwutil = 0.000441 
total_CMD = 108816 
util_bw = 48 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 108754 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108766 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000110278
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108766 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004411
n_activity=497 dram_eff=0.09658
bk0: 24a 108800i bk1: 24a 108798i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.164179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164179 

BW Util details:
bwutil = 0.000441 
total_CMD = 108816 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 108748 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108766 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000266505
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108766 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004411
n_activity=572 dram_eff=0.08392
bk0: 24a 108804i bk1: 24a 108802i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000441 
total_CMD = 108816 
util_bw = 48 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 108742 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108766 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000119468
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=648 dram_eff=0.08642
bk0: 32a 108799i bk1: 24a 108803i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 108731 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000248125
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=627 dram_eff=0.08931
bk0: 32a 108802i bk1: 24a 108801i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 108731 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000174607
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=650 dram_eff=0.08615
bk0: 32a 108801i bk1: 24a 108801i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108730 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000248125
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=636 dram_eff=0.08805
bk0: 32a 108801i bk1: 24a 108801i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108730 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000211366
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108766 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004411
n_activity=531 dram_eff=0.0904
bk0: 24a 108801i bk1: 24a 108801i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000441 
total_CMD = 108816 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 108751 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108766 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000220556
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108766 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004411
n_activity=524 dram_eff=0.0916
bk0: 24a 108802i bk1: 24a 108800i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000441 
total_CMD = 108816 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 108751 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108766 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000229746
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108766 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004411
n_activity=520 dram_eff=0.09231
bk0: 24a 108801i bk1: 24a 108800i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000441 
total_CMD = 108816 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 108750 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108766 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000110278
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108766 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004411
n_activity=535 dram_eff=0.08972
bk0: 24a 108800i bk1: 24a 108802i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000441 
total_CMD = 108816 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 108751 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108766 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000275695
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108766 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004411
n_activity=535 dram_eff=0.08972
bk0: 24a 108802i bk1: 24a 108802i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000441 
total_CMD = 108816 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 108741 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108766 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000211366
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108766 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004411
n_activity=564 dram_eff=0.08511
bk0: 24a 108803i bk1: 24a 108802i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000441 
total_CMD = 108816 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 108741 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108766 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000119468
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108766 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004411
n_activity=532 dram_eff=0.09023
bk0: 24a 108799i bk1: 24a 108802i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000441 
total_CMD = 108816 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 108750 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108766 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000275695
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108767 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004411
n_activity=553 dram_eff=0.0868
bk0: 24a 108801i bk1: 24a 108802i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000441 
total_CMD = 108816 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 108740 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108767 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.020408 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000119468
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=610 dram_eff=0.0918
bk0: 32a 108801i bk1: 24a 108802i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 108731 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000220556
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=580 dram_eff=0.09655
bk0: 32a 108801i bk1: 24a 108800i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 108729 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000220556
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=656 dram_eff=0.08537
bk0: 32a 108802i bk1: 24a 108800i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194444
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154930 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 108744 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000110278
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=596 dram_eff=0.09396
bk0: 32a 108800i bk1: 24a 108799i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155844
Bank_Level_Parallism_Col = 1.144737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144737 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 108739 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000229746
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=659 dram_eff=0.08498
bk0: 32a 108803i bk1: 24a 108802i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169014
Bank_Level_Parallism_Col = 1.157143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157143 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 108745 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000211366
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=611 dram_eff=0.09165
bk0: 32a 108799i bk1: 24a 108801i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173333
Bank_Level_Parallism_Col = 1.148649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 108741 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000229746
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=597 dram_eff=0.0938
bk0: 32a 108802i bk1: 24a 108798i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 108742 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000284885
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=612 dram_eff=0.0915
bk0: 32a 108800i bk1: 24a 108800i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.118421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118421 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 108739 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000128658
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=621 dram_eff=0.09018
bk0: 32a 108799i bk1: 24a 108801i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108728 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000395162
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=622 dram_eff=0.09003
bk0: 32a 108801i bk1: 24a 108803i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 108732 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000174607
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=630 dram_eff=0.08889
bk0: 32a 108798i bk1: 24a 108801i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 108727 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000340024
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=599 dram_eff=0.09349
bk0: 32a 108799i bk1: 24a 108801i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108728 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000330834
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=644 dram_eff=0.08696
bk0: 32a 108799i bk1: 24a 108803i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108730 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000137847
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=625 dram_eff=0.0896
bk0: 32a 108800i bk1: 24a 108801i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 108729 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000220556
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=658 dram_eff=0.08511
bk0: 32a 108800i bk1: 24a 108801i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 108729 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000284885
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108816 n_nop=108758 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005146
n_activity=656 dram_eff=0.08537
bk0: 32a 108801i bk1: 24a 108800i bk2: 0a 108816i bk3: 0a 108816i bk4: 0a 108816i bk5: 0a 108816i bk6: 0a 108816i bk7: 0a 108816i bk8: 0a 108816i bk9: 0a 108816i bk10: 0a 108816i bk11: 0a 108816i bk12: 0a 108816i bk13: 0a 108816i bk14: 0a 108816i bk15: 0a 108816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 108816 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 108729 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108816 
n_nop = 108758 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000211366

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 48, Miss = 42, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 80, Miss = 56, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 80, Miss = 56, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 80, Miss = 56, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 80, Miss = 56, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 80, Miss = 56, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 80, Miss = 56, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3600
L2_total_cache_misses = 3450
L2_total_cache_miss_rate = 0.9583
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 150
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1900
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3600
icnt_total_pkts_simt_to_mem=3600
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3600
Req_Network_cycles = 185243
Req_Network_injected_packets_per_cycle =       0.0194 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0010
Req_Bank_Level_Parallism =       1.1410
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 3600
Reply_Network_cycles = 185243
Reply_Network_injected_packets_per_cycle =        0.0194
Reply_Network_conflicts_per_cycle =        0.0269
Reply_Network_conflicts_per_cycle_util =       1.5976
Reply_Bank_Level_Parallism =       1.1553
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0006
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 1 sec (61 sec)
gpgpu_simulation_rate = 33780 (inst/sec)
gpgpu_simulation_rate = 3036 (cycle/sec)
gpgpu_silicon_slowdown = 476613x
launching memcpy command : MemcpyHtoD,0x00007fb1a371ac00,1600
launching memcpy command : MemcpyHtoD,0x00007fb1a371b400,680
launching memcpy command : MemcpyHtoD,0x00007fb1b5a00900,680
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-6.traceg
-kernel name = _Z11kmeansPointPfiiiPiS_S_S0_
-kernel id = 6
-grid dim = (2,2,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-6.traceg
launching kernel name: _Z11kmeansPointPfiiiPiS_S_S0_ uid: 6
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z11kmeansPointPfiiiPiS_S_S0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,1,0
Destroy streams for kernel 6: size 0
kernel_name = _Z11kmeansPointPfiiiPiS_S_S0_ 
kernel_launch_uid = 6 
gpu_sim_cycle = 43177
gpu_sim_insn = 493360
gpu_sim_insn_fp = 700000
gpu_bytes_leidos = 116800
gpu_bytes_leidos_Desde_MemFetch = 116800
gpu_arithmetic_intensity = 5.99315068493151
gpu_gflops = 23.459249
gpu_ipc =      11.4265
gpu_tot_sim_cycle = 228420
gpu_tot_sim_insn = 2553968
gpu_tot_ipc =      11.1810
gpu_tot_issued_cta = 24
gpu_occupancy = 10.1442% 
gpu_tot_occupancy = 10.1433% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.0160
partiton_level_parallism_util =       1.1364
partiton_level_parallism_util_total  =       1.1410
L2_BW  =       0.0536 GB/Sec
L2_BW_total  =       0.7399 GB/Sec
gpu_total_sim_rate=34052

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9792, Miss = 2176, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[1]: Access = 5508, Miss = 1224, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15550
	L1D_total_cache_misses = 3650
	L1D_total_cache_miss_rate = 0.2347
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 408
	L1D_cache_data_port_util = 0.028
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1950

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
219, 219, 219, 219, 219, 219, 219, 219, 
gpgpu_n_tot_thrd_icount = 2553968
gpgpu_n_tot_w_icount = 89609
gpgpu_n_stall_shd_mem = 9909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1700
gpgpu_n_mem_write_global = 1950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13600
gpgpu_n_store_insn = 15600
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9909
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11583	W0_Idle:14864	W0_Scoreboard:1477534	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:6207	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:76708
single_issue_nums: WS0:27413	WS1:20732	WS2:20732	WS3:20732	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13600 {8:1700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78000 {40:1950,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15600 {8:1950,}
maxmflatency = 436 
max_icnt2mem_latency = 104 
maxmrqlatency = 25 
max_icnt2sh_latency = 74 
averagemflatency = 252 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:406 	1205 	23 	13 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1950 	1700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3305 	298 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3261 	103 	76 	142 	66 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5426      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5428      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5431      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5484      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5491      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5492      5440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5487      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5489      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5412      5416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5414      5417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5416      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5419      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5424      5421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5424      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5404      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5402      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5399      5400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5409      5404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5409      5405         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5407      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5405      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5492      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5497      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5496      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5494      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5395      5422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5392      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5390      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1700/64 = 26.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1700
min_bank_accesses = 0!
chip skew: 56/48 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        484       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       590    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        581       828    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        577       828    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        467       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        466       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        466       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        574       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        578       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        575       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        573       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        573       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        580       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        471       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        471       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        463       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        467       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        469       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        466       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        467       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        469       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        465       825    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        467       828    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        463       829    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        469       834    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       385         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        416       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        395       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        392       414         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        374       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        356       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        407       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        404       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        357       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        353       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        375       371         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        403       362         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        359       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        432       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        367       379         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        398       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        415       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        397       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        375       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        396       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        423       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        388       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        387       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        380       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        379       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        365       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        395       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134125 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003875
n_activity=588 dram_eff=0.08844
bk0: 28a 134163i bk1: 24a 134163i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.000388 
total_CMD = 134179 
util_bw = 52 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 134096 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134125 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000388 
Either_Row_CoL_Bus_Util = 0.000402 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000223582
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134129 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003577
n_activity=520 dram_eff=0.09231
bk0: 24a 134165i bk1: 24a 134167i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.180328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180328 

BW Util details:
bwutil = 0.000358 
total_CMD = 134179 
util_bw = 48 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 134117 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134129 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.94328e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134129 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003577
n_activity=497 dram_eff=0.09658
bk0: 24a 134163i bk1: 24a 134161i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.164179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164179 

BW Util details:
bwutil = 0.000358 
total_CMD = 134179 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 134111 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134129 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000216129
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134129 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003577
n_activity=572 dram_eff=0.08392
bk0: 24a 134167i bk1: 24a 134165i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000358 
total_CMD = 134179 
util_bw = 48 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 134105 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134129 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.68855e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=648 dram_eff=0.08642
bk0: 32a 134162i bk1: 24a 134166i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 134094 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000201224
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=627 dram_eff=0.08931
bk0: 32a 134165i bk1: 24a 134164i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 134094 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000141602
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=650 dram_eff=0.08615
bk0: 32a 134164i bk1: 24a 134164i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 134093 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000201224
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=636 dram_eff=0.08805
bk0: 32a 134164i bk1: 24a 134164i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 134093 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000171413
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134129 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003577
n_activity=531 dram_eff=0.0904
bk0: 24a 134164i bk1: 24a 134164i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000358 
total_CMD = 134179 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 134114 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134129 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000178866
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134129 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003577
n_activity=524 dram_eff=0.0916
bk0: 24a 134165i bk1: 24a 134163i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000358 
total_CMD = 134179 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 134114 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134129 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000186318
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134129 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003577
n_activity=520 dram_eff=0.09231
bk0: 24a 134164i bk1: 24a 134163i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000358 
total_CMD = 134179 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 134113 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134129 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.94328e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134129 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003577
n_activity=535 dram_eff=0.08972
bk0: 24a 134163i bk1: 24a 134165i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000358 
total_CMD = 134179 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 134114 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134129 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000223582
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134129 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003577
n_activity=535 dram_eff=0.08972
bk0: 24a 134165i bk1: 24a 134165i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000358 
total_CMD = 134179 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 134104 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134129 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000171413
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134129 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003577
n_activity=564 dram_eff=0.08511
bk0: 24a 134166i bk1: 24a 134165i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000358 
total_CMD = 134179 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 134104 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134129 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.68855e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134129 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003577
n_activity=532 dram_eff=0.09023
bk0: 24a 134162i bk1: 24a 134165i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000358 
total_CMD = 134179 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 134113 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134129 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000223582
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134130 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003577
n_activity=553 dram_eff=0.0868
bk0: 24a 134164i bk1: 24a 134165i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000358 
total_CMD = 134179 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 134103 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134130 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000365 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.020408 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.68855e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=610 dram_eff=0.0918
bk0: 32a 134164i bk1: 24a 134165i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 134094 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000178866
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=580 dram_eff=0.09655
bk0: 32a 134164i bk1: 24a 134163i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 134092 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000178866
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=656 dram_eff=0.08537
bk0: 32a 134165i bk1: 24a 134163i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194444
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154930 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 134107 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.94328e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=596 dram_eff=0.09396
bk0: 32a 134163i bk1: 24a 134162i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155844
Bank_Level_Parallism_Col = 1.144737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144737 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 134102 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000186318
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=659 dram_eff=0.08498
bk0: 32a 134166i bk1: 24a 134165i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169014
Bank_Level_Parallism_Col = 1.157143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157143 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 134108 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000171413
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=611 dram_eff=0.09165
bk0: 32a 134162i bk1: 24a 134164i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173333
Bank_Level_Parallism_Col = 1.148649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 134104 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000186318
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=597 dram_eff=0.0938
bk0: 32a 134165i bk1: 24a 134161i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 134105 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000231035
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=612 dram_eff=0.0915
bk0: 32a 134163i bk1: 24a 134163i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.118421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118421 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 134102 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000104338
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=621 dram_eff=0.09018
bk0: 32a 134162i bk1: 24a 134164i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 134091 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000320467
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=622 dram_eff=0.09003
bk0: 32a 134164i bk1: 24a 134166i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 134095 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000141602
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=630 dram_eff=0.08889
bk0: 32a 134161i bk1: 24a 134164i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 134090 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000275751
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=599 dram_eff=0.09349
bk0: 32a 134162i bk1: 24a 134164i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 134091 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000268298
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=644 dram_eff=0.08696
bk0: 32a 134162i bk1: 24a 134166i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 134093 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000111791
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=625 dram_eff=0.0896
bk0: 32a 134163i bk1: 24a 134164i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 134092 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000178866
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=658 dram_eff=0.08511
bk0: 32a 134163i bk1: 24a 134164i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 134092 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000231035
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134179 n_nop=134121 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004174
n_activity=656 dram_eff=0.08537
bk0: 32a 134164i bk1: 24a 134163i bk2: 0a 134179i bk3: 0a 134179i bk4: 0a 134179i bk5: 0a 134179i bk6: 0a 134179i bk7: 0a 134179i bk8: 0a 134179i bk9: 0a 134179i bk10: 0a 134179i bk11: 0a 134179i bk12: 0a 134179i bk13: 0a 134179i bk14: 0a 134179i bk15: 0a 134179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000417 
total_CMD = 134179 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 134092 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134179 
n_nop = 134121 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000171413

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 50, Miss = 42, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 56, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 88, Miss = 56, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 88, Miss = 56, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 88, Miss = 56, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 88, Miss = 56, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 88, Miss = 56, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3650
L2_total_cache_misses = 3450
L2_total_cache_miss_rate = 0.9452
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1950
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3650
icnt_total_pkts_simt_to_mem=3650
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3650
Req_Network_cycles = 228420
Req_Network_injected_packets_per_cycle =       0.0160 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0009
Req_Bank_Level_Parallism =       1.1410
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 3650
Reply_Network_cycles = 228420
Reply_Network_injected_packets_per_cycle =        0.0160
Reply_Network_conflicts_per_cycle =        0.0218
Reply_Network_conflicts_per_cycle_util =       1.5753
Reply_Bank_Level_Parallism =       1.1551
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0005
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 15 sec (75 sec)
gpgpu_simulation_rate = 34052 (inst/sec)
gpgpu_simulation_rate = 3045 (cycle/sec)
gpgpu_silicon_slowdown = 475205x
launching memcpy command : MemcpyHtoD,0x00007fb1a371ac00,1600
launching memcpy command : MemcpyHtoD,0x00007fb1a371b400,680
launching memcpy command : MemcpyHtoD,0x00007fb1b5a00900,680
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-7.traceg
-kernel name = _Z11kmeansPointPfiiiPiS_S_S0_
-kernel id = 7
-grid dim = (2,2,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-7.traceg
launching kernel name: _Z11kmeansPointPfiiiPiS_S_S0_ uid: 7
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z11kmeansPointPfiiiPiS_S_S0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,1,0
Destroy streams for kernel 7: size 0
kernel_name = _Z11kmeansPointPfiiiPiS_S_S0_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 43171
gpu_sim_insn = 493360
gpu_sim_insn_fp = 840000
gpu_bytes_leidos = 118400
gpu_bytes_leidos_Desde_MemFetch = 118400
gpu_arithmetic_intensity = 7.09459459459459
gpu_gflops = 28.155011
gpu_ipc =      11.4280
gpu_tot_sim_cycle = 271591
gpu_tot_sim_insn = 3047328
gpu_tot_ipc =      11.2203
gpu_tot_issued_cta = 28
gpu_occupancy = 10.1441% 
gpu_tot_occupancy = 10.1434% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.0136
partiton_level_parallism_util =       1.1364
partiton_level_parallism_util_total  =       1.1409
L2_BW  =       0.0536 GB/Sec
L2_BW_total  =       0.6308 GB/Sec
gpu_total_sim_rate=34239

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9792, Miss = 2176, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[1]: Access = 5508, Miss = 1224, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15600
	L1D_total_cache_misses = 3700
	L1D_total_cache_miss_rate = 0.2372
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 408
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
219, 219, 219, 219, 219, 219, 219, 219, 
gpgpu_n_tot_thrd_icount = 3047328
gpgpu_n_tot_w_icount = 106931
gpgpu_n_stall_shd_mem = 9909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1700
gpgpu_n_mem_write_global = 2000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13600
gpgpu_n_store_insn = 16000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9909
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13043	W0_Idle:17383	W0_Scoreboard:1763473	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:7408	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:91525
single_issue_nums: WS0:32714	WS1:24739	WS2:24739	WS3:24739	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13600 {8:1700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 80000 {40:2000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16000 {8:2000,}
maxmflatency = 436 
max_icnt2mem_latency = 104 
maxmrqlatency = 25 
max_icnt2sh_latency = 74 
averagemflatency = 252 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:406 	1205 	23 	13 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2000 	1700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3350 	303 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3311 	103 	76 	142 	66 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5426      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5428      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5431      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5484      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5491      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5492      5440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5487      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5489      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5412      5416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5414      5417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5416      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5419      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5424      5421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5424      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5404      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5402      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5399      5400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5409      5404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5409      5405         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5407      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5405      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5492      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5497      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5496      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5494      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5395      5422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5392      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5390      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1700/64 = 26.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1700
min_bank_accesses = 0!
chip skew: 56/48 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        484       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       605    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        581       892    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        577       891    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        467       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        466       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        466       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        574       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        578       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        575       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        573       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        573       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        580       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        471       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        471       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        463       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        467       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        469       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        466       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        467       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        469       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        465       889    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        467       893    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        463       892    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        469       899    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       385         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        416       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        395       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        392       414         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        374       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        356       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        407       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        404       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        357       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        353       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        375       371         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        403       362         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        359       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        432       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        367       379         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        398       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        415       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        397       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        375       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        396       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        423       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        388       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        387       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        380       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        379       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        365       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        395       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159485 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003259
n_activity=588 dram_eff=0.08844
bk0: 28a 159523i bk1: 24a 159523i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.000326 
total_CMD = 159539 
util_bw = 52 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 159456 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159485 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000326 
Either_Row_CoL_Bus_Util = 0.000338 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000188042
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159489 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003009
n_activity=520 dram_eff=0.09231
bk0: 24a 159525i bk1: 24a 159527i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.180328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180328 

BW Util details:
bwutil = 0.000301 
total_CMD = 159539 
util_bw = 48 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 159477 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159489 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.52167e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159489 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003009
n_activity=497 dram_eff=0.09658
bk0: 24a 159523i bk1: 24a 159521i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.164179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164179 

BW Util details:
bwutil = 0.000301 
total_CMD = 159539 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 159471 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159489 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000181774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159489 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003009
n_activity=572 dram_eff=0.08392
bk0: 24a 159527i bk1: 24a 159525i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000301 
total_CMD = 159539 
util_bw = 48 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 159465 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159489 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.14848e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=648 dram_eff=0.08642
bk0: 32a 159522i bk1: 24a 159526i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 159454 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000169238
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=627 dram_eff=0.08931
bk0: 32a 159525i bk1: 24a 159524i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 159454 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000119093
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=650 dram_eff=0.08615
bk0: 32a 159524i bk1: 24a 159524i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 159453 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000169238
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=636 dram_eff=0.08805
bk0: 32a 159524i bk1: 24a 159524i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 159453 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000144165
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159489 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003009
n_activity=531 dram_eff=0.0904
bk0: 24a 159524i bk1: 24a 159524i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000301 
total_CMD = 159539 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 159474 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159489 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000150433
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159489 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003009
n_activity=524 dram_eff=0.0916
bk0: 24a 159525i bk1: 24a 159523i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000301 
total_CMD = 159539 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 159474 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159489 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000156701
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159489 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003009
n_activity=520 dram_eff=0.09231
bk0: 24a 159524i bk1: 24a 159523i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000301 
total_CMD = 159539 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 159473 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159489 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.52167e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159489 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003009
n_activity=535 dram_eff=0.08972
bk0: 24a 159523i bk1: 24a 159525i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000301 
total_CMD = 159539 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 159474 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159489 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000188042
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159489 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003009
n_activity=535 dram_eff=0.08972
bk0: 24a 159525i bk1: 24a 159525i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000301 
total_CMD = 159539 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 159464 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159489 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000144165
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159489 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003009
n_activity=564 dram_eff=0.08511
bk0: 24a 159526i bk1: 24a 159525i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000301 
total_CMD = 159539 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 159464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159489 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.14848e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159489 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003009
n_activity=532 dram_eff=0.09023
bk0: 24a 159522i bk1: 24a 159525i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000301 
total_CMD = 159539 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 159473 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159489 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000188042
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159490 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003009
n_activity=553 dram_eff=0.0868
bk0: 24a 159524i bk1: 24a 159525i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000301 
total_CMD = 159539 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 159463 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159490 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.020408 
queue_avg = 0.000081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.14848e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=610 dram_eff=0.0918
bk0: 32a 159524i bk1: 24a 159525i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 159454 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000150433
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=580 dram_eff=0.09655
bk0: 32a 159524i bk1: 24a 159523i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 159452 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000150433
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=656 dram_eff=0.08537
bk0: 32a 159525i bk1: 24a 159523i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194444
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154930 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 159467 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.52167e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=596 dram_eff=0.09396
bk0: 32a 159523i bk1: 24a 159522i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155844
Bank_Level_Parallism_Col = 1.144737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144737 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 159462 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000156701
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=659 dram_eff=0.08498
bk0: 32a 159526i bk1: 24a 159525i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169014
Bank_Level_Parallism_Col = 1.157143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157143 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 159468 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000144165
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=611 dram_eff=0.09165
bk0: 32a 159522i bk1: 24a 159524i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173333
Bank_Level_Parallism_Col = 1.148649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 159464 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000156701
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=597 dram_eff=0.0938
bk0: 32a 159525i bk1: 24a 159521i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 159465 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00019431
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=612 dram_eff=0.0915
bk0: 32a 159523i bk1: 24a 159523i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.118421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118421 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 159462 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.77528e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=621 dram_eff=0.09018
bk0: 32a 159522i bk1: 24a 159524i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 159451 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000269527
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=622 dram_eff=0.09003
bk0: 32a 159524i bk1: 24a 159526i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 159455 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000119093
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=630 dram_eff=0.08889
bk0: 32a 159521i bk1: 24a 159524i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 159450 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000231918
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=599 dram_eff=0.09349
bk0: 32a 159522i bk1: 24a 159524i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 159451 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00022565
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=644 dram_eff=0.08696
bk0: 32a 159522i bk1: 24a 159526i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 159453 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.40209e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=625 dram_eff=0.0896
bk0: 32a 159523i bk1: 24a 159524i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 159452 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000150433
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=658 dram_eff=0.08511
bk0: 32a 159523i bk1: 24a 159524i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 159452 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00019431
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=159539 n_nop=159481 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000351
n_activity=656 dram_eff=0.08537
bk0: 32a 159524i bk1: 24a 159523i bk2: 0a 159539i bk3: 0a 159539i bk4: 0a 159539i bk5: 0a 159539i bk6: 0a 159539i bk7: 0a 159539i bk8: 0a 159539i bk9: 0a 159539i bk10: 0a 159539i bk11: 0a 159539i bk12: 0a 159539i bk13: 0a 159539i bk14: 0a 159539i bk15: 0a 159539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 159539 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 159452 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159539 
n_nop = 159481 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000144165

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 52, Miss = 42, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 56, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 96, Miss = 56, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 96, Miss = 56, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 96, Miss = 56, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 96, Miss = 56, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 96, Miss = 56, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3700
L2_total_cache_misses = 3450
L2_total_cache_miss_rate = 0.9324
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2000
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3700
icnt_total_pkts_simt_to_mem=3700
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3700
Req_Network_cycles = 271591
Req_Network_injected_packets_per_cycle =       0.0136 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0009
Req_Bank_Level_Parallism =       1.1409
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 3700
Reply_Network_cycles = 271591
Reply_Network_injected_packets_per_cycle =        0.0136
Reply_Network_conflicts_per_cycle =        0.0183
Reply_Network_conflicts_per_cycle_util =       1.5537
Reply_Bank_Level_Parallism =       1.1548
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 29 sec (89 sec)
gpgpu_simulation_rate = 34239 (inst/sec)
gpgpu_simulation_rate = 3051 (cycle/sec)
gpgpu_silicon_slowdown = 474270x
launching memcpy command : MemcpyHtoD,0x00007fb1a371ac00,1600
launching memcpy command : MemcpyHtoD,0x00007fb1a371b400,680
launching memcpy command : MemcpyHtoD,0x00007fb1b5a00900,680
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-8.traceg
-kernel name = _Z11kmeansPointPfiiiPiS_S_S0_
-kernel id = 8
-grid dim = (2,2,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-8.traceg
launching kernel name: _Z11kmeansPointPfiiiPiS_S_S0_ uid: 8
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z11kmeansPointPfiiiPiS_S_S0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,1,0
Destroy streams for kernel 8: size 0
kernel_name = _Z11kmeansPointPfiiiPiS_S_S0_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 43171
gpu_sim_insn = 493360
gpu_sim_insn_fp = 980000
gpu_bytes_leidos = 120000
gpu_bytes_leidos_Desde_MemFetch = 120000
gpu_arithmetic_intensity = 8.16666666666667
gpu_gflops = 32.847513
gpu_ipc =      11.4280
gpu_tot_sim_cycle = 314762
gpu_tot_sim_insn = 3540688
gpu_tot_ipc =      11.2488
gpu_tot_issued_cta = 32
gpu_occupancy = 10.1447% 
gpu_tot_occupancy = 10.1436% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.0119
partiton_level_parallism_util =       1.1364
partiton_level_parallism_util_total  =       1.1409
L2_BW  =       0.0536 GB/Sec
L2_BW_total  =       0.5517 GB/Sec
gpu_total_sim_rate=34375

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9792, Miss = 2176, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[1]: Access = 5508, Miss = 1224, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15650
	L1D_total_cache_misses = 3750
	L1D_total_cache_miss_rate = 0.2396
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 408
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2050

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
219, 219, 219, 219, 219, 219, 219, 219, 
gpgpu_n_tot_thrd_icount = 3540688
gpgpu_n_tot_w_icount = 124253
gpgpu_n_stall_shd_mem = 9909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1700
gpgpu_n_mem_write_global = 2050
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13600
gpgpu_n_store_insn = 16400
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9909
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14517	W0_Idle:19888	W0_Scoreboard:2049408	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:8609	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106342
single_issue_nums: WS0:38015	WS1:28746	WS2:28746	WS3:28746	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13600 {8:1700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82000 {40:2050,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16400 {8:2050,}
maxmflatency = 436 
max_icnt2mem_latency = 104 
maxmrqlatency = 25 
max_icnt2sh_latency = 74 
averagemflatency = 251 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:406 	1205 	23 	13 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2050 	1700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3395 	308 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3361 	103 	76 	142 	66 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5426      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5428      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5431      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5484      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5491      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5492      5440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5487      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5489      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5412      5416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5414      5417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5416      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5419      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5424      5421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5424      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5404      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5402      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5399      5400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5409      5404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5409      5405         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5407      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5405      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5492      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5497      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5496      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5494      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5395      5422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5392      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5390      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1700/64 = 26.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1700
min_bank_accesses = 0!
chip skew: 56/48 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        484       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       621    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        581       955    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        577       953    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        467       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        466       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        466       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        574       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        578       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        575       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        573       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        573       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        580       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        471       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        471       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        463       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        467       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        469       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        466       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        467       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        469       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        465       953    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        467       957    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        463       955    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        469       963    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       385         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        416       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        395       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        392       414         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        374       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        356       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        407       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        404       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        357       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        353       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        375       371         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        403       362         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        359       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        432       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        367       379         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        398       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        415       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        397       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        375       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        396       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        423       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        388       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        387       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        380       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        379       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        365       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        395       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184844 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002812
n_activity=588 dram_eff=0.08844
bk0: 28a 184882i bk1: 24a 184882i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.000281 
total_CMD = 184898 
util_bw = 52 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 184815 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184844 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000281 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000162252
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184848 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002596
n_activity=520 dram_eff=0.09231
bk0: 24a 184884i bk1: 24a 184886i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.180328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180328 

BW Util details:
bwutil = 0.000260 
total_CMD = 184898 
util_bw = 48 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 184836 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184848 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.49006e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184848 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002596
n_activity=497 dram_eff=0.09658
bk0: 24a 184882i bk1: 24a 184880i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.164179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164179 

BW Util details:
bwutil = 0.000260 
total_CMD = 184898 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 184830 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184848 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000156843
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184848 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002596
n_activity=572 dram_eff=0.08392
bk0: 24a 184886i bk1: 24a 184884i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000260 
total_CMD = 184898 
util_bw = 48 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 184824 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184848 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.0309e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=648 dram_eff=0.08642
bk0: 32a 184881i bk1: 24a 184885i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 184813 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000146026
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=627 dram_eff=0.08931
bk0: 32a 184884i bk1: 24a 184883i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 184813 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000102759
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=650 dram_eff=0.08615
bk0: 32a 184883i bk1: 24a 184883i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 184812 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000146026
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=636 dram_eff=0.08805
bk0: 32a 184883i bk1: 24a 184883i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 184812 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000124393
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184848 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002596
n_activity=531 dram_eff=0.0904
bk0: 24a 184883i bk1: 24a 184883i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000260 
total_CMD = 184898 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 184833 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184848 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000129801
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184848 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002596
n_activity=524 dram_eff=0.0916
bk0: 24a 184884i bk1: 24a 184882i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000260 
total_CMD = 184898 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 184833 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184848 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00013521
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184848 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002596
n_activity=520 dram_eff=0.09231
bk0: 24a 184883i bk1: 24a 184882i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000260 
total_CMD = 184898 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 184832 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184848 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.49006e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184848 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002596
n_activity=535 dram_eff=0.08972
bk0: 24a 184882i bk1: 24a 184884i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000260 
total_CMD = 184898 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 184833 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184848 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000162252
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184848 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002596
n_activity=535 dram_eff=0.08972
bk0: 24a 184884i bk1: 24a 184884i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000260 
total_CMD = 184898 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 184823 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184848 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000124393
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184848 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002596
n_activity=564 dram_eff=0.08511
bk0: 24a 184885i bk1: 24a 184884i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000260 
total_CMD = 184898 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 184823 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184848 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.0309e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184848 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002596
n_activity=532 dram_eff=0.09023
bk0: 24a 184881i bk1: 24a 184884i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000260 
total_CMD = 184898 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 184832 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184848 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000162252
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184849 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002596
n_activity=553 dram_eff=0.0868
bk0: 24a 184883i bk1: 24a 184884i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000260 
total_CMD = 184898 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 184822 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184849 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000265 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.020408 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.0309e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=610 dram_eff=0.0918
bk0: 32a 184883i bk1: 24a 184884i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 184813 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000129801
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=580 dram_eff=0.09655
bk0: 32a 184883i bk1: 24a 184882i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 184811 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000129801
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=656 dram_eff=0.08537
bk0: 32a 184884i bk1: 24a 184882i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194444
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154930 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 184826 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.49006e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=596 dram_eff=0.09396
bk0: 32a 184882i bk1: 24a 184881i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155844
Bank_Level_Parallism_Col = 1.144737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144737 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 184821 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00013521
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=659 dram_eff=0.08498
bk0: 32a 184885i bk1: 24a 184884i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169014
Bank_Level_Parallism_Col = 1.157143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157143 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 184827 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000124393
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=611 dram_eff=0.09165
bk0: 32a 184881i bk1: 24a 184883i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173333
Bank_Level_Parallism_Col = 1.148649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 184823 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00013521
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=597 dram_eff=0.0938
bk0: 32a 184884i bk1: 24a 184880i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 184824 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00016766
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=612 dram_eff=0.0915
bk0: 32a 184882i bk1: 24a 184882i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.118421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118421 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 184821 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.57174e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=621 dram_eff=0.09018
bk0: 32a 184881i bk1: 24a 184883i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 184810 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000232561
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=622 dram_eff=0.09003
bk0: 32a 184883i bk1: 24a 184885i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 184814 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000102759
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=630 dram_eff=0.08889
bk0: 32a 184880i bk1: 24a 184883i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 184809 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00020011
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=599 dram_eff=0.09349
bk0: 32a 184881i bk1: 24a 184883i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 184810 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000194702
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=644 dram_eff=0.08696
bk0: 32a 184881i bk1: 24a 184885i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 184812 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.11258e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=625 dram_eff=0.0896
bk0: 32a 184882i bk1: 24a 184883i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 184811 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000129801
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=658 dram_eff=0.08511
bk0: 32a 184882i bk1: 24a 184883i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 184811 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00016766
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=184898 n_nop=184840 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003029
n_activity=656 dram_eff=0.08537
bk0: 32a 184883i bk1: 24a 184882i bk2: 0a 184898i bk3: 0a 184898i bk4: 0a 184898i bk5: 0a 184898i bk6: 0a 184898i bk7: 0a 184898i bk8: 0a 184898i bk9: 0a 184898i bk10: 0a 184898i bk11: 0a 184898i bk12: 0a 184898i bk13: 0a 184898i bk14: 0a 184898i bk15: 0a 184898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000303 
total_CMD = 184898 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 184811 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184898 
n_nop = 184840 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000124393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 54, Miss = 42, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3750
L2_total_cache_misses = 3450
L2_total_cache_miss_rate = 0.9200
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2050
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3750
icnt_total_pkts_simt_to_mem=3750
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3750
Req_Network_cycles = 314762
Req_Network_injected_packets_per_cycle =       0.0119 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0009
Req_Bank_Level_Parallism =       1.1409
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 3750
Reply_Network_cycles = 314762
Reply_Network_injected_packets_per_cycle =        0.0119
Reply_Network_conflicts_per_cycle =        0.0158
Reply_Network_conflicts_per_cycle_util =       1.5326
Reply_Bank_Level_Parallism =       1.1546
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 43 sec (103 sec)
gpgpu_simulation_rate = 34375 (inst/sec)
gpgpu_simulation_rate = 3055 (cycle/sec)
gpgpu_silicon_slowdown = 473649x
launching memcpy command : MemcpyHtoD,0x00007fb1a371ac00,1600
launching memcpy command : MemcpyHtoD,0x00007fb1a371b400,680
launching memcpy command : MemcpyHtoD,0x00007fb1b5a00900,680
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-9.traceg
-kernel name = _Z11kmeansPointPfiiiPiS_S_S0_
-kernel id = 9
-grid dim = (2,2,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-9.traceg
launching kernel name: _Z11kmeansPointPfiiiPiS_S_S0_ uid: 9
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z11kmeansPointPfiiiPiS_S_S0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,1,0
Destroy streams for kernel 9: size 0
kernel_name = _Z11kmeansPointPfiiiPiS_S_S0_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 43173
gpu_sim_insn = 493360
gpu_sim_insn_fp = 1120000
gpu_bytes_leidos = 121600
gpu_bytes_leidos_Desde_MemFetch = 121600
gpu_arithmetic_intensity = 9.21052631578947
gpu_gflops = 37.538276
gpu_ipc =      11.4275
gpu_tot_sim_cycle = 357935
gpu_tot_sim_insn = 4034048
gpu_tot_ipc =      11.2703
gpu_tot_issued_cta = 36
gpu_occupancy = 10.1384% 
gpu_tot_occupancy = 10.1430% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.0106
partiton_level_parallism_util =       1.0417
partiton_level_parallism_util_total  =       1.1394
L2_BW  =       0.0536 GB/Sec
L2_BW_total  =       0.4916 GB/Sec
gpu_total_sim_rate=34479

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9792, Miss = 2176, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[1]: Access = 5508, Miss = 1224, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15700
	L1D_total_cache_misses = 3800
	L1D_total_cache_miss_rate = 0.2420
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 408
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2100

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
219, 219, 219, 219, 219, 219, 219, 219, 
gpgpu_n_tot_thrd_icount = 4034048
gpgpu_n_tot_w_icount = 141575
gpgpu_n_stall_shd_mem = 9909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1700
gpgpu_n_mem_write_global = 2100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13600
gpgpu_n_store_insn = 16800
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9909
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16028	W0_Idle:22489	W0_Scoreboard:2335170	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:9810	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:121159
single_issue_nums: WS0:43316	WS1:32753	WS2:32753	WS3:32753	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13600 {8:1700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 84000 {40:2100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16800 {8:2100,}
maxmflatency = 436 
max_icnt2mem_latency = 104 
maxmrqlatency = 25 
max_icnt2sh_latency = 74 
averagemflatency = 250 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:406 	1205 	23 	13 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2100 	1700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3445 	308 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3411 	103 	76 	142 	66 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5426      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5428      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5431      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5484      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5491      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5492      5440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5487      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5489      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5412      5416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5414      5417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5416      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5419      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5424      5421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5424      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5404      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5402      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5399      5400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5409      5404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5409      5405         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5407      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5405      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5492      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5497      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5496      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5494      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5395      5422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5392      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5390      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1700/64 = 26.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1700
min_bank_accesses = 0!
chip skew: 56/48 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        484       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       637    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        581      1018    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        577      1016    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        467       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        466       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        466       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        574       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        578       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        575       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        573       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        573       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        580       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        471       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        471       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        463       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        467       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        469       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        466       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        467       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        469       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        465      1016    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        467      1020    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        463      1018    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        469      1026    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       385         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        416       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        395       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        392       414         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        374       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        356       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        407       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        404       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        357       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        353       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        375       371         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        403       362         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        359       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        432       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        367       379         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        398       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        415       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        397       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        375       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        396       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        423       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        388       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        387       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        380       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        379       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        365       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        395       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210205 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002473
n_activity=588 dram_eff=0.08844
bk0: 28a 210243i bk1: 24a 210243i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.000247 
total_CMD = 210259 
util_bw = 52 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 210176 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210205 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000142681
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210209 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002283
n_activity=520 dram_eff=0.09231
bk0: 24a 210245i bk1: 24a 210247i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.180328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180328 

BW Util details:
bwutil = 0.000228 
total_CMD = 210259 
util_bw = 48 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 210197 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210209 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.70725e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210209 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002283
n_activity=497 dram_eff=0.09658
bk0: 24a 210243i bk1: 24a 210241i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.164179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164179 

BW Util details:
bwutil = 0.000228 
total_CMD = 210259 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 210191 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210209 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000137925
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210209 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002283
n_activity=572 dram_eff=0.08392
bk0: 24a 210247i bk1: 24a 210245i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 210259 
util_bw = 48 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 210185 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210209 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.18285e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=648 dram_eff=0.08642
bk0: 32a 210242i bk1: 24a 210246i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 210174 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000128413
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=627 dram_eff=0.08931
bk0: 32a 210245i bk1: 24a 210244i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 210174 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.03647e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=650 dram_eff=0.08615
bk0: 32a 210244i bk1: 24a 210244i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 210173 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000128413
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=636 dram_eff=0.08805
bk0: 32a 210244i bk1: 24a 210244i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 210173 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000109389
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210209 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002283
n_activity=531 dram_eff=0.0904
bk0: 24a 210244i bk1: 24a 210244i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000228 
total_CMD = 210259 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 210194 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210209 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000114145
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210209 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002283
n_activity=524 dram_eff=0.0916
bk0: 24a 210245i bk1: 24a 210243i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000228 
total_CMD = 210259 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 210194 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210209 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000118901
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210209 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002283
n_activity=520 dram_eff=0.09231
bk0: 24a 210244i bk1: 24a 210243i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000228 
total_CMD = 210259 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 210193 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210209 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.70725e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210209 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002283
n_activity=535 dram_eff=0.08972
bk0: 24a 210243i bk1: 24a 210245i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000228 
total_CMD = 210259 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 210194 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210209 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000142681
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210209 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002283
n_activity=535 dram_eff=0.08972
bk0: 24a 210245i bk1: 24a 210245i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000228 
total_CMD = 210259 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 210184 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210209 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000109389
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210209 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002283
n_activity=564 dram_eff=0.08511
bk0: 24a 210246i bk1: 24a 210245i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 210259 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 210184 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210209 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.18285e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210209 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002283
n_activity=532 dram_eff=0.09023
bk0: 24a 210242i bk1: 24a 210245i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000228 
total_CMD = 210259 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 210193 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210209 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000142681
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210210 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002283
n_activity=553 dram_eff=0.0868
bk0: 24a 210244i bk1: 24a 210245i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 210259 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 210183 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210210 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.020408 
queue_avg = 0.000062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.18285e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=610 dram_eff=0.0918
bk0: 32a 210244i bk1: 24a 210245i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 210174 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000114145
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=580 dram_eff=0.09655
bk0: 32a 210244i bk1: 24a 210243i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 210172 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000114145
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=656 dram_eff=0.08537
bk0: 32a 210245i bk1: 24a 210243i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194444
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154930 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 210187 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.70725e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=596 dram_eff=0.09396
bk0: 32a 210243i bk1: 24a 210242i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155844
Bank_Level_Parallism_Col = 1.144737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144737 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 210182 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000118901
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=659 dram_eff=0.08498
bk0: 32a 210246i bk1: 24a 210245i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169014
Bank_Level_Parallism_Col = 1.157143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157143 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 210188 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000109389
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=611 dram_eff=0.09165
bk0: 32a 210242i bk1: 24a 210244i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173333
Bank_Level_Parallism_Col = 1.148649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 210184 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000118901
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=597 dram_eff=0.0938
bk0: 32a 210245i bk1: 24a 210241i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 210185 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000147437
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=612 dram_eff=0.0915
bk0: 32a 210243i bk1: 24a 210243i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.118421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118421 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 210182 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.65845e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=621 dram_eff=0.09018
bk0: 32a 210242i bk1: 24a 210244i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 210171 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00020451
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=622 dram_eff=0.09003
bk0: 32a 210244i bk1: 24a 210246i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 210175 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.03647e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=630 dram_eff=0.08889
bk0: 32a 210241i bk1: 24a 210244i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 210170 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000175973
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=599 dram_eff=0.09349
bk0: 32a 210242i bk1: 24a 210244i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 210171 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000171217
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=644 dram_eff=0.08696
bk0: 32a 210242i bk1: 24a 210246i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 210173 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.13406e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=625 dram_eff=0.0896
bk0: 32a 210243i bk1: 24a 210244i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 210172 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000114145
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=658 dram_eff=0.08511
bk0: 32a 210243i bk1: 24a 210244i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 210172 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000147437
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=210259 n_nop=210201 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002663
n_activity=656 dram_eff=0.08537
bk0: 32a 210244i bk1: 24a 210243i bk2: 0a 210259i bk3: 0a 210259i bk4: 0a 210259i bk5: 0a 210259i bk6: 0a 210259i bk7: 0a 210259i bk8: 0a 210259i bk9: 0a 210259i bk10: 0a 210259i bk11: 0a 210259i bk12: 0a 210259i bk13: 0a 210259i bk14: 0a 210259i bk15: 0a 210259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000266 
total_CMD = 210259 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 210172 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 210259 
n_nop = 210201 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000109389

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 112, Miss = 56, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 112, Miss = 56, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 112, Miss = 56, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 112, Miss = 56, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 112, Miss = 56, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 112, Miss = 56, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3800
L2_total_cache_misses = 3450
L2_total_cache_miss_rate = 0.9079
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 350
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2100
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3800
icnt_total_pkts_simt_to_mem=3800
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3800
Req_Network_cycles = 357935
Req_Network_injected_packets_per_cycle =       0.0106 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0009
Req_Bank_Level_Parallism =       1.1394
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 3800
Reply_Network_cycles = 357935
Reply_Network_injected_packets_per_cycle =        0.0106
Reply_Network_conflicts_per_cycle =        0.0139
Reply_Network_conflicts_per_cycle_util =       1.5103
Reply_Bank_Level_Parallism =       1.1529
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 57 sec (117 sec)
gpgpu_simulation_rate = 34479 (inst/sec)
gpgpu_simulation_rate = 3059 (cycle/sec)
gpgpu_silicon_slowdown = 473030x
launching memcpy command : MemcpyHtoD,0x00007fb1a371ac00,1600
launching memcpy command : MemcpyHtoD,0x00007fb1a371b400,680
launching memcpy command : MemcpyHtoD,0x00007fb1b5a00900,680
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-10.traceg
-kernel name = _Z11kmeansPointPfiiiPiS_S_S0_
-kernel id = 10
-grid dim = (2,2,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-10.traceg
launching kernel name: _Z11kmeansPointPfiiiPiS_S_S0_ uid: 10
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z11kmeansPointPfiiiPiS_S_S0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,1,0
Destroy streams for kernel 10: size 0
kernel_name = _Z11kmeansPointPfiiiPiS_S_S0_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 43174
gpu_sim_insn = 493360
gpu_sim_insn_fp = 1260000
gpu_bytes_leidos = 123200
gpu_bytes_leidos_Desde_MemFetch = 123200
gpu_arithmetic_intensity = 10.22727272727273
gpu_gflops = 42.229583
gpu_ipc =      11.4272
gpu_tot_sim_cycle = 401109
gpu_tot_sim_insn = 4527408
gpu_tot_ipc =      11.2872
gpu_tot_issued_cta = 40
gpu_occupancy = 10.1439% 
gpu_tot_occupancy = 10.1431% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.0096
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.1374
L2_BW  =       0.0536 GB/Sec
L2_BW_total  =       0.4444 GB/Sec
gpu_total_sim_rate=34560

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9792, Miss = 2176, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[1]: Access = 5508, Miss = 1224, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15750
	L1D_total_cache_misses = 3850
	L1D_total_cache_miss_rate = 0.2444
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 408
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2150

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
219, 219, 219, 219, 219, 219, 219, 219, 
gpgpu_n_tot_thrd_icount = 4527408
gpgpu_n_tot_w_icount = 158897
gpgpu_n_stall_shd_mem = 9909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1700
gpgpu_n_mem_write_global = 2150
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13600
gpgpu_n_store_insn = 17200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9909
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17602	W0_Idle:24992	W0_Scoreboard:2620975	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:11011	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:135976
single_issue_nums: WS0:48617	WS1:36760	WS2:36760	WS3:36760	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13600 {8:1700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 86000 {40:2150,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 17200 {8:2150,}
maxmflatency = 436 
max_icnt2mem_latency = 104 
maxmrqlatency = 25 
max_icnt2sh_latency = 74 
averagemflatency = 249 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:406 	1205 	23 	13 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2150 	1700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3494 	309 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3461 	103 	76 	142 	66 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5426      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5428      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5431      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5484      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5491      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5492      5440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5487      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5489      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5412      5416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5414      5417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5416      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5419      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5424      5421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5424      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5404      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5402      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5399      5400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5409      5404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5409      5405         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5407      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5405      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5492      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5497      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5496      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5494      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5395      5422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5392      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5390      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1700/64 = 26.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1700
min_bank_accesses = 0!
chip skew: 56/48 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        484       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       652    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        581      1082    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        577      1079    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        467       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        466       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        466       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        574       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        578       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        575       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        573       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        573       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        580       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        471       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        471       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        463       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        467       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        469       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        466       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        467       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        469       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        465      1079    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        467      1083    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        463      1081    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        469      1090    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       385         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        416       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        395       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        392       414         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        374       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        356       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        407       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        404       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        357       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        353       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        375       371         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        403       362         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        359       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        432       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        367       379         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        398       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        415       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        397       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        375       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        396       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        423       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        388       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        387       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        380       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        379       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        365       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        395       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235566 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002207
n_activity=588 dram_eff=0.08844
bk0: 28a 235604i bk1: 24a 235604i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.000221 
total_CMD = 235620 
util_bw = 52 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 235537 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235566 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000221 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000127324
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235570 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=520 dram_eff=0.09231
bk0: 24a 235606i bk1: 24a 235608i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.180328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180328 

BW Util details:
bwutil = 0.000204 
total_CMD = 235620 
util_bw = 48 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 235558 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235570 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.09295e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235570 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=497 dram_eff=0.09658
bk0: 24a 235604i bk1: 24a 235602i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.164179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164179 

BW Util details:
bwutil = 0.000204 
total_CMD = 235620 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 235552 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235570 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00012308
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235570 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=572 dram_eff=0.08392
bk0: 24a 235608i bk1: 24a 235606i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000204 
total_CMD = 235620 
util_bw = 48 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 235546 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235570 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.51736e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=648 dram_eff=0.08642
bk0: 32a 235603i bk1: 24a 235607i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 235535 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000114591
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=627 dram_eff=0.08931
bk0: 32a 235606i bk1: 24a 235605i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 235535 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.06383e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=650 dram_eff=0.08615
bk0: 32a 235605i bk1: 24a 235605i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 235534 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000114591
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=636 dram_eff=0.08805
bk0: 32a 235605i bk1: 24a 235605i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 235534 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.76148e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235570 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=531 dram_eff=0.0904
bk0: 24a 235605i bk1: 24a 235605i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000204 
total_CMD = 235620 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 235555 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235570 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000101859
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235570 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=524 dram_eff=0.0916
bk0: 24a 235606i bk1: 24a 235604i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000204 
total_CMD = 235620 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 235555 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235570 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000106103
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235570 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=520 dram_eff=0.09231
bk0: 24a 235605i bk1: 24a 235604i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000204 
total_CMD = 235620 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 235554 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235570 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.09295e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235570 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=535 dram_eff=0.08972
bk0: 24a 235604i bk1: 24a 235606i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000204 
total_CMD = 235620 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 235555 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235570 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000127324
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235570 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=535 dram_eff=0.08972
bk0: 24a 235606i bk1: 24a 235606i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000204 
total_CMD = 235620 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 235545 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235570 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.76148e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235570 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=564 dram_eff=0.08511
bk0: 24a 235607i bk1: 24a 235606i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000204 
total_CMD = 235620 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 235545 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235570 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.51736e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235570 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=532 dram_eff=0.09023
bk0: 24a 235603i bk1: 24a 235606i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000204 
total_CMD = 235620 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 235554 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235570 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000127324
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235571 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=553 dram_eff=0.0868
bk0: 24a 235605i bk1: 24a 235606i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000204 
total_CMD = 235620 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 235544 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235571 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000208 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.020408 
queue_avg = 0.000055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.51736e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=610 dram_eff=0.0918
bk0: 32a 235605i bk1: 24a 235606i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 235535 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000101859
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=580 dram_eff=0.09655
bk0: 32a 235605i bk1: 24a 235604i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 235533 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000101859
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=656 dram_eff=0.08537
bk0: 32a 235606i bk1: 24a 235604i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194444
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154930 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 235548 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.09295e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=596 dram_eff=0.09396
bk0: 32a 235604i bk1: 24a 235603i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155844
Bank_Level_Parallism_Col = 1.144737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144737 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 235543 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000106103
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=659 dram_eff=0.08498
bk0: 32a 235607i bk1: 24a 235606i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169014
Bank_Level_Parallism_Col = 1.157143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157143 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 235549 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.76148e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=611 dram_eff=0.09165
bk0: 32a 235603i bk1: 24a 235605i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173333
Bank_Level_Parallism_Col = 1.148649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 235545 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000106103
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=597 dram_eff=0.0938
bk0: 32a 235606i bk1: 24a 235602i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 235546 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000131568
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=612 dram_eff=0.0915
bk0: 32a 235604i bk1: 24a 235604i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.118421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118421 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 235543 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.94177e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=621 dram_eff=0.09018
bk0: 32a 235603i bk1: 24a 235605i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 235532 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000182497
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=622 dram_eff=0.09003
bk0: 32a 235605i bk1: 24a 235607i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 235536 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.06383e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=630 dram_eff=0.08889
bk0: 32a 235602i bk1: 24a 235605i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 235531 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000157033
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=599 dram_eff=0.09349
bk0: 32a 235603i bk1: 24a 235605i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 235532 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000152788
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=644 dram_eff=0.08696
bk0: 32a 235603i bk1: 24a 235607i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 235534 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.36618e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=625 dram_eff=0.0896
bk0: 32a 235604i bk1: 24a 235605i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 235533 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000101859
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=658 dram_eff=0.08511
bk0: 32a 235604i bk1: 24a 235605i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 235533 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000131568
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235620 n_nop=235562 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002377
n_activity=656 dram_eff=0.08537
bk0: 32a 235605i bk1: 24a 235604i bk2: 0a 235620i bk3: 0a 235620i bk4: 0a 235620i bk5: 0a 235620i bk6: 0a 235620i bk7: 0a 235620i bk8: 0a 235620i bk9: 0a 235620i bk10: 0a 235620i bk11: 0a 235620i bk12: 0a 235620i bk13: 0a 235620i bk14: 0a 235620i bk15: 0a 235620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 235620 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 235533 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235620 
n_nop = 235562 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.76148e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 58, Miss = 42, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 120, Miss = 56, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 120, Miss = 56, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 120, Miss = 56, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 120, Miss = 56, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 120, Miss = 56, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 120, Miss = 56, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3850
L2_total_cache_misses = 3450
L2_total_cache_miss_rate = 0.8961
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2150
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3850
icnt_total_pkts_simt_to_mem=3850
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3850
Req_Network_cycles = 401109
Req_Network_injected_packets_per_cycle =       0.0096 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0009
Req_Bank_Level_Parallism =       1.1374
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 3850
Reply_Network_cycles = 401109
Reply_Network_injected_packets_per_cycle =        0.0096
Reply_Network_conflicts_per_cycle =        0.0124
Reply_Network_conflicts_per_cycle_util =       1.4877
Reply_Bank_Level_Parallism =       1.1506
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 11 sec (131 sec)
gpgpu_simulation_rate = 34560 (inst/sec)
gpgpu_simulation_rate = 3061 (cycle/sec)
gpgpu_silicon_slowdown = 472721x
launching memcpy command : MemcpyHtoD,0x00007fb1a371ac00,1600
launching memcpy command : MemcpyHtoD,0x00007fb1a371b400,680
launching memcpy command : MemcpyHtoD,0x00007fb1b5a00900,680
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-11.traceg
-kernel name = _Z11kmeansPointPfiiiPiS_S_S0_
-kernel id = 11
-grid dim = (2,2,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-11.traceg
launching kernel name: _Z11kmeansPointPfiiiPiS_S_S0_ uid: 11
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z11kmeansPointPfiiiPiS_S_S0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 11 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 43 bind to kernel 11 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,1,0
Destroy streams for kernel 11: size 0
kernel_name = _Z11kmeansPointPfiiiPiS_S_S0_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 43187
gpu_sim_insn = 493360
gpu_sim_insn_fp = 1400000
gpu_bytes_leidos = 124800
gpu_bytes_leidos_Desde_MemFetch = 124800
gpu_arithmetic_intensity = 11.21794871794872
gpu_gflops = 46.907634
gpu_ipc =      11.4238
gpu_tot_sim_cycle = 444296
gpu_tot_sim_insn = 5020768
gpu_tot_ipc =      11.3005
gpu_tot_issued_cta = 44
gpu_occupancy = 10.1465% 
gpu_tot_occupancy = 10.1434% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.0088
partiton_level_parallism_util =       1.0204
partiton_level_parallism_util_total  =       1.1357
L2_BW  =       0.0536 GB/Sec
L2_BW_total  =       0.4065 GB/Sec
gpu_total_sim_rate=34625

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9792, Miss = 2176, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[1]: Access = 5508, Miss = 1224, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15800
	L1D_total_cache_misses = 3900
	L1D_total_cache_miss_rate = 0.2468
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 408
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408
ctas_completed 44, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
219, 219, 219, 219, 219, 219, 219, 219, 
gpgpu_n_tot_thrd_icount = 5020768
gpgpu_n_tot_w_icount = 176219
gpgpu_n_stall_shd_mem = 9909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1700
gpgpu_n_mem_write_global = 2200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13600
gpgpu_n_store_insn = 17600
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9909
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19192	W0_Idle:27434	W0_Scoreboard:2906873	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:12212	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:150793
single_issue_nums: WS0:53918	WS1:40767	WS2:40767	WS3:40767	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13600 {8:1700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88000 {40:2200,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 17600 {8:2200,}
maxmflatency = 436 
max_icnt2mem_latency = 104 
maxmrqlatency = 25 
max_icnt2sh_latency = 74 
averagemflatency = 248 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:406 	1205 	23 	13 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2200 	1700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3542 	311 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3511 	103 	76 	142 	66 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5426      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5428      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5431      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5484      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5491      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5492      5440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5487      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5489      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5412      5416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5414      5417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5416      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5419      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5424      5421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5424      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5404      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5402      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5399      5400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5409      5404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5409      5405         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5407      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5405      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5492      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5497      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5496      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5494      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5395      5422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5392      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5390      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1700/64 = 26.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1700
min_bank_accesses = 0!
chip skew: 56/48 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        484       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       668    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        581      1145    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        577      1142    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        467       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        466       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        466       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        574       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        578       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        575       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        573       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        573       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        580       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        471       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        471       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        463       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        467       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        469       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        466       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        467       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        469       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        465      1143    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        467      1147    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        463      1144    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        469      1153    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       385         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        416       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        395       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        392       414         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        374       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        356       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        407       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        404       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        357       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        353       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        375       371         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        403       362         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        359       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        432       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        367       379         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        398       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        415       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        397       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        375       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        396       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        423       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        388       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        387       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        380       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        379       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        365       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        395       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260935 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001992
n_activity=588 dram_eff=0.08844
bk0: 28a 260973i bk1: 24a 260973i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.000199 
total_CMD = 260989 
util_bw = 52 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 260906 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260935 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000114947
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260939 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001839
n_activity=520 dram_eff=0.09231
bk0: 24a 260975i bk1: 24a 260977i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.180328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180328 

BW Util details:
bwutil = 0.000184 
total_CMD = 260989 
util_bw = 48 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 260927 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260939 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.59789e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260939 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001839
n_activity=497 dram_eff=0.09658
bk0: 24a 260973i bk1: 24a 260971i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.164179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164179 

BW Util details:
bwutil = 0.000184 
total_CMD = 260989 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 260921 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260939 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000111116
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260939 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001839
n_activity=572 dram_eff=0.08392
bk0: 24a 260977i bk1: 24a 260975i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000184 
total_CMD = 260989 
util_bw = 48 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 260915 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260939 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.98105e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=648 dram_eff=0.08642
bk0: 32a 260972i bk1: 24a 260976i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 260904 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000103453
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=627 dram_eff=0.08931
bk0: 32a 260975i bk1: 24a 260974i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 260904 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.28e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=650 dram_eff=0.08615
bk0: 32a 260974i bk1: 24a 260974i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 260903 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000103453
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=636 dram_eff=0.08805
bk0: 32a 260974i bk1: 24a 260974i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 260903 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.81263e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260939 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001839
n_activity=531 dram_eff=0.0904
bk0: 24a 260974i bk1: 24a 260974i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000184 
total_CMD = 260989 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 260924 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260939 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.19579e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260939 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001839
n_activity=524 dram_eff=0.0916
bk0: 24a 260975i bk1: 24a 260973i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000184 
total_CMD = 260989 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 260924 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260939 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.57895e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260939 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001839
n_activity=520 dram_eff=0.09231
bk0: 24a 260974i bk1: 24a 260973i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000184 
total_CMD = 260989 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 260923 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260939 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.59789e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260939 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001839
n_activity=535 dram_eff=0.08972
bk0: 24a 260973i bk1: 24a 260975i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000184 
total_CMD = 260989 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 260924 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260939 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000114947
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260939 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001839
n_activity=535 dram_eff=0.08972
bk0: 24a 260975i bk1: 24a 260975i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000184 
total_CMD = 260989 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 260914 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260939 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.81263e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260939 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001839
n_activity=564 dram_eff=0.08511
bk0: 24a 260976i bk1: 24a 260975i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000184 
total_CMD = 260989 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 260914 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260939 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.98105e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260939 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001839
n_activity=532 dram_eff=0.09023
bk0: 24a 260972i bk1: 24a 260975i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000184 
total_CMD = 260989 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 260923 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260939 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000114947
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260940 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001839
n_activity=553 dram_eff=0.0868
bk0: 24a 260974i bk1: 24a 260975i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000184 
total_CMD = 260989 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 260913 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260940 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000188 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.020408 
queue_avg = 0.000050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.98105e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=610 dram_eff=0.0918
bk0: 32a 260974i bk1: 24a 260975i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 260904 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.19579e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=580 dram_eff=0.09655
bk0: 32a 260974i bk1: 24a 260973i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 260902 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.19579e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=656 dram_eff=0.08537
bk0: 32a 260975i bk1: 24a 260973i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194444
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154930 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 260917 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.59789e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=596 dram_eff=0.09396
bk0: 32a 260973i bk1: 24a 260972i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155844
Bank_Level_Parallism_Col = 1.144737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144737 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 260912 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.57895e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=659 dram_eff=0.08498
bk0: 32a 260976i bk1: 24a 260975i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169014
Bank_Level_Parallism_Col = 1.157143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157143 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 260918 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.81263e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=611 dram_eff=0.09165
bk0: 32a 260972i bk1: 24a 260974i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173333
Bank_Level_Parallism_Col = 1.148649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 260914 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.57895e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=597 dram_eff=0.0938
bk0: 32a 260975i bk1: 24a 260971i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 260915 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000118779
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=612 dram_eff=0.0915
bk0: 32a 260973i bk1: 24a 260973i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.118421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118421 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 260912 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.36421e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=621 dram_eff=0.09018
bk0: 32a 260972i bk1: 24a 260974i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 260901 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000164758
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=622 dram_eff=0.09003
bk0: 32a 260974i bk1: 24a 260976i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 260905 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.28e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=630 dram_eff=0.08889
bk0: 32a 260971i bk1: 24a 260974i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 260900 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000141768
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=599 dram_eff=0.09349
bk0: 32a 260972i bk1: 24a 260974i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 260901 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000137937
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=644 dram_eff=0.08696
bk0: 32a 260972i bk1: 24a 260976i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 260903 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.74737e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=625 dram_eff=0.0896
bk0: 32a 260973i bk1: 24a 260974i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 260902 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.19579e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=658 dram_eff=0.08511
bk0: 32a 260973i bk1: 24a 260974i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 260902 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000118779
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260989 n_nop=260931 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002146
n_activity=656 dram_eff=0.08537
bk0: 32a 260974i bk1: 24a 260973i bk2: 0a 260989i bk3: 0a 260989i bk4: 0a 260989i bk5: 0a 260989i bk6: 0a 260989i bk7: 0a 260989i bk8: 0a 260989i bk9: 0a 260989i bk10: 0a 260989i bk11: 0a 260989i bk12: 0a 260989i bk13: 0a 260989i bk14: 0a 260989i bk15: 0a 260989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000215 
total_CMD = 260989 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 260902 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 260989 
n_nop = 260931 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000215 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.81263e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 60, Miss = 42, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 128, Miss = 56, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 56, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 128, Miss = 56, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 128, Miss = 56, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 128, Miss = 56, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 128, Miss = 56, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3900
L2_total_cache_misses = 3450
L2_total_cache_miss_rate = 0.8846
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2200
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3900
icnt_total_pkts_simt_to_mem=3900
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3900
Req_Network_cycles = 444296
Req_Network_injected_packets_per_cycle =       0.0088 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0009
Req_Bank_Level_Parallism =       1.1357
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 3900
Reply_Network_cycles = 444296
Reply_Network_injected_packets_per_cycle =        0.0088
Reply_Network_conflicts_per_cycle =        0.0112
Reply_Network_conflicts_per_cycle_util =       1.4663
Reply_Bank_Level_Parallism =       1.1487
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 25 sec (145 sec)
gpgpu_simulation_rate = 34625 (inst/sec)
gpgpu_simulation_rate = 3064 (cycle/sec)
gpgpu_silicon_slowdown = 472258x
launching memcpy command : MemcpyHtoD,0x00007fb1a371ac00,1600
launching memcpy command : MemcpyHtoD,0x00007fb1a371b400,680
launching memcpy command : MemcpyHtoD,0x00007fb1b5a00900,680
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-12.traceg
-kernel name = _Z11kmeansPointPfiiiPiS_S_S0_
-kernel id = 12
-grid dim = (2,2,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-12.traceg
launching kernel name: _Z11kmeansPointPfiiiPiS_S_S0_ uid: 12
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z11kmeansPointPfiiiPiS_S_S0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 12 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 47 bind to kernel 12 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,1,0
Destroy streams for kernel 12: size 0
kernel_name = _Z11kmeansPointPfiiiPiS_S_S0_ 
kernel_launch_uid = 12 
gpu_sim_cycle = 43177
gpu_sim_insn = 493360
gpu_sim_insn_fp = 1540000
gpu_bytes_leidos = 126400
gpu_bytes_leidos_Desde_MemFetch = 126400
gpu_arithmetic_intensity = 12.18354430379747
gpu_gflops = 51.610348
gpu_ipc =      11.4265
gpu_tot_sim_cycle = 487473
gpu_tot_sim_insn = 5514128
gpu_tot_ipc =      11.3117
gpu_tot_issued_cta = 48
gpu_occupancy = 10.1435% 
gpu_tot_occupancy = 10.1434% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.0081
partiton_level_parallism_util =       1.0638
partiton_level_parallism_util_total  =       1.1347
L2_BW  =       0.0536 GB/Sec
L2_BW_total  =       0.3752 GB/Sec
gpu_total_sim_rate=34680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9792, Miss = 2176, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[1]: Access = 5508, Miss = 1224, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15850
	L1D_total_cache_misses = 3950
	L1D_total_cache_miss_rate = 0.2492
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 408
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2250

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
219, 219, 219, 219, 219, 219, 219, 219, 
gpgpu_n_tot_thrd_icount = 5514128
gpgpu_n_tot_w_icount = 193541
gpgpu_n_stall_shd_mem = 9909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1700
gpgpu_n_mem_write_global = 2250
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13600
gpgpu_n_store_insn = 18000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9909
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20750	W0_Idle:29976	W0_Scoreboard:3192723	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:13413	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:165610
single_issue_nums: WS0:59219	WS1:44774	WS2:44774	WS3:44774	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13600 {8:1700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 90000 {40:2250,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18000 {8:2250,}
maxmflatency = 436 
max_icnt2mem_latency = 104 
maxmrqlatency = 25 
max_icnt2sh_latency = 74 
averagemflatency = 248 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:406 	1205 	23 	13 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2250 	1700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3582 	321 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3561 	103 	76 	142 	66 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5426      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5428      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5431      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5484      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5491      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5492      5440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5487      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5489      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5412      5416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5414      5417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5416      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5419      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5424      5421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5424      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5404      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5402      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5399      5400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5409      5404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5409      5405         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5407      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5405      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5492      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5497      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5496      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5494      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5395      5422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5392      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5390      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1700/64 = 26.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1700
min_bank_accesses = 0!
chip skew: 56/48 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        484       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       684    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        581      1209    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        577      1205    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        467       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        466       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        466       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        574       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        578       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        575       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        573       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        573       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        580       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        471       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        471       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        463       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        467       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        469       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        466       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        467       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        469       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        465      1208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        467      1212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        463      1209    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        469      1216    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       385         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        416       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        395       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        392       414         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        374       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        356       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        407       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        404       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        357       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        353       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        375       371         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        403       362         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        359       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        432       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        367       379         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        398       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        415       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        397       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        375       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        396       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        423       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        388       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        387       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        380       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        379       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        365       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        395       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286298 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001816
n_activity=588 dram_eff=0.08844
bk0: 28a 286336i bk1: 24a 286336i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.000182 
total_CMD = 286352 
util_bw = 52 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 286269 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286298 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000104766
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286302 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001676
n_activity=520 dram_eff=0.09231
bk0: 24a 286338i bk1: 24a 286340i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.180328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180328 

BW Util details:
bwutil = 0.000168 
total_CMD = 286352 
util_bw = 48 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 286290 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286302 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.19065e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286302 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001676
n_activity=497 dram_eff=0.09658
bk0: 24a 286336i bk1: 24a 286334i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.164179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164179 

BW Util details:
bwutil = 0.000168 
total_CMD = 286352 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 286284 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286302 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000101274
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286302 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001676
n_activity=572 dram_eff=0.08392
bk0: 24a 286340i bk1: 24a 286338i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 286352 
util_bw = 48 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 286278 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286302 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.53987e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=648 dram_eff=0.08642
bk0: 32a 286335i bk1: 24a 286339i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 286267 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.42895e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=627 dram_eff=0.08931
bk0: 32a 286338i bk1: 24a 286337i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 286267 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.63519e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=650 dram_eff=0.08615
bk0: 32a 286337i bk1: 24a 286337i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 286266 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.42895e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=636 dram_eff=0.08805
bk0: 32a 286337i bk1: 24a 286337i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 286266 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.03207e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286302 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001676
n_activity=531 dram_eff=0.0904
bk0: 24a 286337i bk1: 24a 286337i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000168 
total_CMD = 286352 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 286287 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286302 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.38129e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286302 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001676
n_activity=524 dram_eff=0.0916
bk0: 24a 286338i bk1: 24a 286336i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000168 
total_CMD = 286352 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 286287 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286302 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.73051e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286302 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001676
n_activity=520 dram_eff=0.09231
bk0: 24a 286337i bk1: 24a 286336i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000168 
total_CMD = 286352 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 286286 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286302 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.19065e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286302 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001676
n_activity=535 dram_eff=0.08972
bk0: 24a 286336i bk1: 24a 286338i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000168 
total_CMD = 286352 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 286287 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286302 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000104766
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286302 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001676
n_activity=535 dram_eff=0.08972
bk0: 24a 286338i bk1: 24a 286338i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000168 
total_CMD = 286352 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 286277 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286302 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.03207e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286302 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001676
n_activity=564 dram_eff=0.08511
bk0: 24a 286339i bk1: 24a 286338i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 286352 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 286277 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286302 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.53987e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286302 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001676
n_activity=532 dram_eff=0.09023
bk0: 24a 286335i bk1: 24a 286338i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000168 
total_CMD = 286352 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 286286 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286302 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000104766
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286303 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001676
n_activity=553 dram_eff=0.0868
bk0: 24a 286337i bk1: 24a 286338i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 286352 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 286276 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286303 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.020408 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.53987e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=610 dram_eff=0.0918
bk0: 32a 286337i bk1: 24a 286338i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 286267 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.38129e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=580 dram_eff=0.09655
bk0: 32a 286337i bk1: 24a 286336i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 286265 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.38129e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=656 dram_eff=0.08537
bk0: 32a 286338i bk1: 24a 286336i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194444
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154930 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 286280 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.19065e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=596 dram_eff=0.09396
bk0: 32a 286336i bk1: 24a 286335i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155844
Bank_Level_Parallism_Col = 1.144737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144737 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 286275 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.73051e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=659 dram_eff=0.08498
bk0: 32a 286339i bk1: 24a 286338i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169014
Bank_Level_Parallism_Col = 1.157143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157143 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 286281 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.03207e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=611 dram_eff=0.09165
bk0: 32a 286335i bk1: 24a 286337i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173333
Bank_Level_Parallism_Col = 1.148649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 286277 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.73051e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=597 dram_eff=0.0938
bk0: 32a 286338i bk1: 24a 286334i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 286278 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000108258
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=612 dram_eff=0.0915
bk0: 32a 286336i bk1: 24a 286336i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.118421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118421 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 286275 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.88909e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=621 dram_eff=0.09018
bk0: 32a 286335i bk1: 24a 286337i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 286264 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000150165
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=622 dram_eff=0.09003
bk0: 32a 286337i bk1: 24a 286339i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 286268 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=6.63519e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=630 dram_eff=0.08889
bk0: 32a 286334i bk1: 24a 286337i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 286263 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000129212
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=599 dram_eff=0.09349
bk0: 32a 286335i bk1: 24a 286337i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 286264 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000125719
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=644 dram_eff=0.08696
bk0: 32a 286335i bk1: 24a 286339i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 286266 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.23831e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=625 dram_eff=0.0896
bk0: 32a 286336i bk1: 24a 286337i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 286265 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.38129e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=658 dram_eff=0.08511
bk0: 32a 286336i bk1: 24a 286337i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 286265 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000108258
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=286352 n_nop=286294 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001956
n_activity=656 dram_eff=0.08537
bk0: 32a 286337i bk1: 24a 286336i bk2: 0a 286352i bk3: 0a 286352i bk4: 0a 286352i bk5: 0a 286352i bk6: 0a 286352i bk7: 0a 286352i bk8: 0a 286352i bk9: 0a 286352i bk10: 0a 286352i bk11: 0a 286352i bk12: 0a 286352i bk13: 0a 286352i bk14: 0a 286352i bk15: 0a 286352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 286352 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 286265 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 286352 
n_nop = 286294 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.03207e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 62, Miss = 42, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 136, Miss = 56, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 136, Miss = 56, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 136, Miss = 56, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 136, Miss = 56, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 136, Miss = 56, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 136, Miss = 56, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3950
L2_total_cache_misses = 3450
L2_total_cache_miss_rate = 0.8734
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2250
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3950
icnt_total_pkts_simt_to_mem=3950
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3950
Req_Network_cycles = 487473
Req_Network_injected_packets_per_cycle =       0.0081 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0009
Req_Bank_Level_Parallism =       1.1347
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 3950
Reply_Network_cycles = 487473
Reply_Network_injected_packets_per_cycle =        0.0081
Reply_Network_conflicts_per_cycle =        0.0102
Reply_Network_conflicts_per_cycle_util =       1.4463
Reply_Bank_Level_Parallism =       1.1476
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 39 sec (159 sec)
gpgpu_simulation_rate = 34680 (inst/sec)
gpgpu_simulation_rate = 3065 (cycle/sec)
gpgpu_silicon_slowdown = 472104x
launching memcpy command : MemcpyHtoD,0x00007fb1a371ac00,1600
launching memcpy command : MemcpyHtoD,0x00007fb1a371b400,680
launching memcpy command : MemcpyHtoD,0x00007fb1b5a00900,680
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-13.traceg
-kernel name = _Z11kmeansPointPfiiiPiS_S_S0_
-kernel id = 13
-grid dim = (2,2,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-13.traceg
launching kernel name: _Z11kmeansPointPfiiiPiS_S_S0_ uid: 13
GPGPU-Sim uArch: Shader 48 bind to kernel 13 '_Z11kmeansPointPfiiiPiS_S_S0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 13 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 13 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 51 bind to kernel 13 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,1,0
Destroy streams for kernel 13: size 0
kernel_name = _Z11kmeansPointPfiiiPiS_S_S0_ 
kernel_launch_uid = 13 
gpu_sim_cycle = 43178
gpu_sim_insn = 493360
gpu_sim_insn_fp = 1680000
gpu_bytes_leidos = 128000
gpu_bytes_leidos_Desde_MemFetch = 128000
gpu_arithmetic_intensity = 13.12500000000000
gpu_gflops = 56.300894
gpu_ipc =      11.4262
gpu_tot_sim_cycle = 530651
gpu_tot_sim_insn = 6007488
gpu_tot_ipc =      11.3210
gpu_tot_issued_cta = 52
gpu_occupancy = 10.1451% 
gpu_tot_occupancy = 10.1436% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.0075
partiton_level_parallism_util =       1.1364
partiton_level_parallism_util_total  =       1.1348
L2_BW  =       0.0536 GB/Sec
L2_BW_total  =       0.3490 GB/Sec
gpu_total_sim_rate=34525

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9792, Miss = 2176, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[1]: Access = 5508, Miss = 1224, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15900
	L1D_total_cache_misses = 4000
	L1D_total_cache_miss_rate = 0.2516
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 408
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2300

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408
ctas_completed 52, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
219, 219, 219, 219, 219, 219, 219, 219, 
gpgpu_n_tot_thrd_icount = 6007488
gpgpu_n_tot_w_icount = 210863
gpgpu_n_stall_shd_mem = 9909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1700
gpgpu_n_mem_write_global = 2300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13600
gpgpu_n_store_insn = 18400
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9909
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:22339	W0_Idle:32469	W0_Scoreboard:3478587	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:14614	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:180427
single_issue_nums: WS0:64520	WS1:48781	WS2:48781	WS3:48781	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13600 {8:1700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 92000 {40:2300,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18400 {8:2300,}
maxmflatency = 436 
max_icnt2mem_latency = 104 
maxmrqlatency = 25 
max_icnt2sh_latency = 74 
averagemflatency = 247 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:406 	1205 	23 	13 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2300 	1700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3628 	325 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3611 	103 	76 	142 	66 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5426      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5428      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5431      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5484      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5491      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5492      5440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5487      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5489      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5412      5416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5414      5417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5416      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5419      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5424      5421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5424      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5404      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5402      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5399      5400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5409      5404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5409      5405         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5407      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5405      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5492      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5497      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5496      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5494      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5395      5422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5392      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5390      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1700/64 = 26.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1700
min_bank_accesses = 0!
chip skew: 56/48 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        484       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       699    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        581      1272    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        577      1268    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        467       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        466       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        466       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        574       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        578       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        575       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        573       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        573       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        580       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        471       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        471       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        463       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        467       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        469       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        466       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        467       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        469       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        465      1273    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        467      1275    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        463      1271    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        469      1281    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       385         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        416       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        395       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        392       414         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        374       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        356       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        407       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        404       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        357       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        353       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        375       371         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        403       362         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        359       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        432       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        367       379         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        398       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        415       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        397       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        375       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        396       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        423       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        388       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        387       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        380       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        379       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        365       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        395       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311662 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001668
n_activity=588 dram_eff=0.08844
bk0: 28a 311700i bk1: 24a 311700i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.000167 
total_CMD = 311716 
util_bw = 52 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 311633 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311662 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000167 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.62414e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311666 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000154
n_activity=520 dram_eff=0.09231
bk0: 24a 311702i bk1: 24a 311704i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.180328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180328 

BW Util details:
bwutil = 0.000154 
total_CMD = 311716 
util_bw = 48 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 311654 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311666 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.84966e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311666 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000154
n_activity=497 dram_eff=0.09658
bk0: 24a 311700i bk1: 24a 311698i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.164179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164179 

BW Util details:
bwutil = 0.000154 
total_CMD = 311716 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 311648 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311666 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.30334e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311666 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000154
n_activity=572 dram_eff=0.08392
bk0: 24a 311704i bk1: 24a 311702i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000154 
total_CMD = 311716 
util_bw = 48 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 311642 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311666 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.17046e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=648 dram_eff=0.08642
bk0: 32a 311699i bk1: 24a 311703i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 311631 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.66173e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=627 dram_eff=0.08931
bk0: 32a 311702i bk1: 24a 311701i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 311631 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.09529e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=650 dram_eff=0.08615
bk0: 32a 311701i bk1: 24a 311701i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 311630 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.66173e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=636 dram_eff=0.08805
bk0: 32a 311701i bk1: 24a 311701i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 311630 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.37851e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311666 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000154
n_activity=531 dram_eff=0.0904
bk0: 24a 311701i bk1: 24a 311701i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000154 
total_CMD = 311716 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 311651 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311666 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.69932e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311666 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000154
n_activity=524 dram_eff=0.0916
bk0: 24a 311702i bk1: 24a 311700i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000154 
total_CMD = 311716 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 311651 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311666 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.02012e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311666 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000154
n_activity=520 dram_eff=0.09231
bk0: 24a 311701i bk1: 24a 311700i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000154 
total_CMD = 311716 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 311650 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311666 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.84966e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311666 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000154
n_activity=535 dram_eff=0.08972
bk0: 24a 311700i bk1: 24a 311702i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000154 
total_CMD = 311716 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 311651 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311666 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.62414e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311666 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000154
n_activity=535 dram_eff=0.08972
bk0: 24a 311702i bk1: 24a 311702i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000154 
total_CMD = 311716 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 311641 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311666 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.37851e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311666 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000154
n_activity=564 dram_eff=0.08511
bk0: 24a 311703i bk1: 24a 311702i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000154 
total_CMD = 311716 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 311641 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311666 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.17046e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311666 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000154
n_activity=532 dram_eff=0.09023
bk0: 24a 311699i bk1: 24a 311702i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000154 
total_CMD = 311716 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 311650 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311666 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.62414e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311667 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000154
n_activity=553 dram_eff=0.0868
bk0: 24a 311701i bk1: 24a 311702i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000154 
total_CMD = 311716 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 311640 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311667 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.020408 
queue_avg = 0.000042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.17046e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=610 dram_eff=0.0918
bk0: 32a 311701i bk1: 24a 311702i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 311631 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.69932e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=580 dram_eff=0.09655
bk0: 32a 311701i bk1: 24a 311700i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 311629 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.69932e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=656 dram_eff=0.08537
bk0: 32a 311702i bk1: 24a 311700i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194444
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154930 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 311644 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.84966e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=596 dram_eff=0.09396
bk0: 32a 311700i bk1: 24a 311699i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155844
Bank_Level_Parallism_Col = 1.144737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144737 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 311639 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.02012e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=659 dram_eff=0.08498
bk0: 32a 311703i bk1: 24a 311702i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169014
Bank_Level_Parallism_Col = 1.157143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157143 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 311645 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.37851e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=611 dram_eff=0.09165
bk0: 32a 311699i bk1: 24a 311701i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173333
Bank_Level_Parallism_Col = 1.148649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 311641 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.02012e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=597 dram_eff=0.0938
bk0: 32a 311702i bk1: 24a 311698i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 311642 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.94495e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=612 dram_eff=0.0915
bk0: 32a 311700i bk1: 24a 311700i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.118421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118421 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 311639 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.49127e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=621 dram_eff=0.09018
bk0: 32a 311699i bk1: 24a 311701i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 311628 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000137946
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=622 dram_eff=0.09003
bk0: 32a 311701i bk1: 24a 311703i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 311632 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=6.09529e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=630 dram_eff=0.08889
bk0: 32a 311698i bk1: 24a 311701i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 311627 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000118698
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=599 dram_eff=0.09349
bk0: 32a 311699i bk1: 24a 311701i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 311628 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00011549
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=644 dram_eff=0.08696
bk0: 32a 311699i bk1: 24a 311703i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 311630 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.81207e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=625 dram_eff=0.0896
bk0: 32a 311700i bk1: 24a 311701i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 311629 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.69932e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=658 dram_eff=0.08511
bk0: 32a 311700i bk1: 24a 311701i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 311629 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.94495e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=311716 n_nop=311658 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001797
n_activity=656 dram_eff=0.08537
bk0: 32a 311701i bk1: 24a 311700i bk2: 0a 311716i bk3: 0a 311716i bk4: 0a 311716i bk5: 0a 311716i bk6: 0a 311716i bk7: 0a 311716i bk8: 0a 311716i bk9: 0a 311716i bk10: 0a 311716i bk11: 0a 311716i bk12: 0a 311716i bk13: 0a 311716i bk14: 0a 311716i bk15: 0a 311716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 311716 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 311629 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 311716 
n_nop = 311658 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.37851e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 64, Miss = 42, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 144, Miss = 56, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 144, Miss = 56, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 144, Miss = 56, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 144, Miss = 56, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 144, Miss = 56, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 144, Miss = 56, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4000
L2_total_cache_misses = 3450
L2_total_cache_miss_rate = 0.8625
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 550
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2300
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4000
icnt_total_pkts_simt_to_mem=4000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4000
Req_Network_cycles = 530651
Req_Network_injected_packets_per_cycle =       0.0075 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0009
Req_Bank_Level_Parallism =       1.1348
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 4000
Reply_Network_cycles = 530651
Reply_Network_injected_packets_per_cycle =        0.0075
Reply_Network_conflicts_per_cycle =        0.0094
Reply_Network_conflicts_per_cycle_util =       1.4280
Reply_Bank_Level_Parallism =       1.1474
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 54 sec (174 sec)
gpgpu_simulation_rate = 34525 (inst/sec)
gpgpu_simulation_rate = 3049 (cycle/sec)
gpgpu_silicon_slowdown = 474581x
launching memcpy command : MemcpyHtoD,0x00007fb1a371ac00,1600
launching memcpy command : MemcpyHtoD,0x00007fb1a371b400,680
launching memcpy command : MemcpyHtoD,0x00007fb1b5a00900,680
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-14.traceg
-kernel name = _Z11kmeansPointPfiiiPiS_S_S0_
-kernel id = 14
-grid dim = (2,2,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-14.traceg
launching kernel name: _Z11kmeansPointPfiiiPiS_S_S0_ uid: 14
GPGPU-Sim uArch: Shader 52 bind to kernel 14 '_Z11kmeansPointPfiiiPiS_S_S0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 14 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 14 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 55 bind to kernel 14 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,1,0
Destroy streams for kernel 14: size 0
kernel_name = _Z11kmeansPointPfiiiPiS_S_S0_ 
kernel_launch_uid = 14 
gpu_sim_cycle = 43185
gpu_sim_insn = 493360
gpu_sim_insn_fp = 1820000
gpu_bytes_leidos = 129600
gpu_bytes_leidos_Desde_MemFetch = 129600
gpu_arithmetic_intensity = 14.04320987654321
gpu_gflops = 60.982749
gpu_ipc =      11.4243
gpu_tot_sim_cycle = 573836
gpu_tot_sim_insn = 6500848
gpu_tot_ipc =      11.3288
gpu_tot_issued_cta = 56
gpu_occupancy = 10.1450% 
gpu_tot_occupancy = 10.1437% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.0071
partiton_level_parallism_util =       1.0870
partiton_level_parallism_util_total  =       1.1341
L2_BW  =       0.0536 GB/Sec
L2_BW_total  =       0.3268 GB/Sec
gpu_total_sim_rate=34578

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9792, Miss = 2176, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[1]: Access = 5508, Miss = 1224, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15950
	L1D_total_cache_misses = 4050
	L1D_total_cache_miss_rate = 0.2539
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 408
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2350

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
219, 219, 219, 219, 219, 219, 219, 219, 
gpgpu_n_tot_thrd_icount = 6500848
gpgpu_n_tot_w_icount = 228185
gpgpu_n_stall_shd_mem = 9909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1700
gpgpu_n_mem_write_global = 2350
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13600
gpgpu_n_store_insn = 18800
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9909
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23923	W0_Idle:35009	W0_Scoreboard:3764441	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:15815	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:195244
single_issue_nums: WS0:69821	WS1:52788	WS2:52788	WS3:52788	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13600 {8:1700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 94000 {40:2350,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18800 {8:2350,}
maxmflatency = 436 
max_icnt2mem_latency = 104 
maxmrqlatency = 25 
max_icnt2sh_latency = 74 
averagemflatency = 246 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:406 	1205 	23 	13 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2350 	1700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3661 	342 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3661 	103 	76 	142 	66 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5426      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5428      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5431      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5484      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5491      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5492      5440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5487      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5489      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5412      5416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5414      5417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5416      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5419      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5424      5421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5424      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5404      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5402      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5399      5400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5409      5404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5409      5405         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5407      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5405      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5492      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5497      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5496      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5494      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5395      5422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5392      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5390      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1700/64 = 26.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1700
min_bank_accesses = 0!
chip skew: 56/48 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        484       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       715    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        581      1335    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        577      1331    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        467       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        466       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        466       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        574       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        578       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        575       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        573       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        573       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        580       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        471       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        471       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        463       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        467       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        469       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        466       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        467       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        469       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        465      1337    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        467      1341    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        463      1337    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        469      1345    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       385         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        416       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        395       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        392       414         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        374       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        356       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        407       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        404       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        357       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        353       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        375       371         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        403       362         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        359       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        432       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        367       379         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        398       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        415       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        397       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        375       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        396       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        423       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        388       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        387       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        380       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        379       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        365       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        395       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337030 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001543
n_activity=588 dram_eff=0.08844
bk0: 28a 337068i bk1: 24a 337068i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.000154 
total_CMD = 337084 
util_bw = 52 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 337001 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337030 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.89986e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337034 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001424
n_activity=520 dram_eff=0.09231
bk0: 24a 337070i bk1: 24a 337072i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.180328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180328 

BW Util details:
bwutil = 0.000142 
total_CMD = 337084 
util_bw = 48 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 337022 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337034 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.55994e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337034 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001424
n_activity=497 dram_eff=0.09658
bk0: 24a 337068i bk1: 24a 337066i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.164179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164179 

BW Util details:
bwutil = 0.000142 
total_CMD = 337084 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 337016 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337034 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.6032e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337034 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001424
n_activity=572 dram_eff=0.08392
bk0: 24a 337072i bk1: 24a 337070i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000142 
total_CMD = 337084 
util_bw = 48 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 337010 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337034 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.85661e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=648 dram_eff=0.08642
bk0: 32a 337067i bk1: 24a 337071i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 336999 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.00987e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=627 dram_eff=0.08931
bk0: 32a 337070i bk1: 24a 337069i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 336999 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.63658e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=650 dram_eff=0.08615
bk0: 32a 337069i bk1: 24a 337069i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 336998 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.00987e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=636 dram_eff=0.08805
bk0: 32a 337069i bk1: 24a 337069i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 336998 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.82322e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337034 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001424
n_activity=531 dram_eff=0.0904
bk0: 24a 337069i bk1: 24a 337069i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000142 
total_CMD = 337084 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 337019 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337034 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.11989e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337034 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001424
n_activity=524 dram_eff=0.0916
bk0: 24a 337070i bk1: 24a 337068i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000142 
total_CMD = 337084 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 337019 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337034 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.41655e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337034 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001424
n_activity=520 dram_eff=0.09231
bk0: 24a 337069i bk1: 24a 337068i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000142 
total_CMD = 337084 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 337018 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337034 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.55994e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337034 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001424
n_activity=535 dram_eff=0.08972
bk0: 24a 337068i bk1: 24a 337070i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000142 
total_CMD = 337084 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 337019 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337034 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.89986e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337034 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001424
n_activity=535 dram_eff=0.08972
bk0: 24a 337070i bk1: 24a 337070i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000142 
total_CMD = 337084 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 337009 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337034 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.82322e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337034 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001424
n_activity=564 dram_eff=0.08511
bk0: 24a 337071i bk1: 24a 337070i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000142 
total_CMD = 337084 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 337009 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337034 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.85661e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337034 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001424
n_activity=532 dram_eff=0.09023
bk0: 24a 337067i bk1: 24a 337070i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000142 
total_CMD = 337084 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 337018 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337034 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.89986e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337035 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001424
n_activity=553 dram_eff=0.0868
bk0: 24a 337069i bk1: 24a 337070i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000142 
total_CMD = 337084 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 337008 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337035 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.020408 
queue_avg = 0.000039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.85661e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=610 dram_eff=0.0918
bk0: 32a 337069i bk1: 24a 337070i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 336999 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.11989e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=580 dram_eff=0.09655
bk0: 32a 337069i bk1: 24a 337068i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 336997 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.11989e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=656 dram_eff=0.08537
bk0: 32a 337070i bk1: 24a 337068i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194444
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154930 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 337012 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.55994e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=596 dram_eff=0.09396
bk0: 32a 337068i bk1: 24a 337067i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155844
Bank_Level_Parallism_Col = 1.144737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144737 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 337007 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.41655e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=659 dram_eff=0.08498
bk0: 32a 337071i bk1: 24a 337070i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169014
Bank_Level_Parallism_Col = 1.157143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157143 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 337013 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.82322e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=611 dram_eff=0.09165
bk0: 32a 337067i bk1: 24a 337069i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173333
Bank_Level_Parallism_Col = 1.148649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 337009 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.41655e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=597 dram_eff=0.0938
bk0: 32a 337070i bk1: 24a 337066i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 337010 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.19652e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=612 dram_eff=0.0915
bk0: 32a 337068i bk1: 24a 337068i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.118421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118421 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 337007 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.15327e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=621 dram_eff=0.09018
bk0: 32a 337067i bk1: 24a 337069i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 336996 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000127565
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=622 dram_eff=0.09003
bk0: 32a 337069i bk1: 24a 337071i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 337000 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=5.63658e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=630 dram_eff=0.08889
bk0: 32a 337066i bk1: 24a 337069i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 336995 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000109765
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=599 dram_eff=0.09349
bk0: 32a 337067i bk1: 24a 337069i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 336996 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000106798
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=644 dram_eff=0.08696
bk0: 32a 337067i bk1: 24a 337071i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 336998 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.44993e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=625 dram_eff=0.0896
bk0: 32a 337068i bk1: 24a 337069i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 336997 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.11989e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=658 dram_eff=0.08511
bk0: 32a 337068i bk1: 24a 337069i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 336997 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.19652e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337084 n_nop=337026 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001661
n_activity=656 dram_eff=0.08537
bk0: 32a 337069i bk1: 24a 337068i bk2: 0a 337084i bk3: 0a 337084i bk4: 0a 337084i bk5: 0a 337084i bk6: 0a 337084i bk7: 0a 337084i bk8: 0a 337084i bk9: 0a 337084i bk10: 0a 337084i bk11: 0a 337084i bk12: 0a 337084i bk13: 0a 337084i bk14: 0a 337084i bk15: 0a 337084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 337084 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 336997 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337084 
n_nop = 337026 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=6.82322e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 66, Miss = 42, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 152, Miss = 56, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 152, Miss = 56, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 152, Miss = 56, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 152, Miss = 56, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 152, Miss = 56, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 152, Miss = 56, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4050
L2_total_cache_misses = 3450
L2_total_cache_miss_rate = 0.8519
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2350
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4050
icnt_total_pkts_simt_to_mem=4050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4050
Req_Network_cycles = 573836
Req_Network_injected_packets_per_cycle =       0.0071 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0008
Req_Bank_Level_Parallism =       1.1341
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 4050
Reply_Network_cycles = 573836
Reply_Network_injected_packets_per_cycle =        0.0071
Reply_Network_conflicts_per_cycle =        0.0087
Reply_Network_conflicts_per_cycle_util =       1.4094
Reply_Bank_Level_Parallism =       1.1467
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 8 sec (188 sec)
gpgpu_simulation_rate = 34578 (inst/sec)
gpgpu_simulation_rate = 3052 (cycle/sec)
gpgpu_silicon_slowdown = 474115x
launching memcpy command : MemcpyHtoD,0x00007fb1a371ac00,1600
launching memcpy command : MemcpyHtoD,0x00007fb1a371b400,680
launching memcpy command : MemcpyHtoD,0x00007fb1b5a00900,680
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-15.traceg
-kernel name = _Z11kmeansPointPfiiiPiS_S_S0_
-kernel id = 15
-grid dim = (2,2,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-15.traceg
launching kernel name: _Z11kmeansPointPfiiiPiS_S_S0_ uid: 15
GPGPU-Sim uArch: Shader 56 bind to kernel 15 '_Z11kmeansPointPfiiiPiS_S_S0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 15 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 15 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 59 bind to kernel 15 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,1,0
Destroy streams for kernel 15: size 0
kernel_name = _Z11kmeansPointPfiiiPiS_S_S0_ 
kernel_launch_uid = 15 
gpu_sim_cycle = 43189
gpu_sim_insn = 493360
gpu_sim_insn_fp = 1960000
gpu_bytes_leidos = 131200
gpu_bytes_leidos_Desde_MemFetch = 131200
gpu_arithmetic_intensity = 14.93902439024390
gpu_gflops = 65.667647
gpu_ipc =      11.4233
gpu_tot_sim_cycle = 617025
gpu_tot_sim_insn = 6994208
gpu_tot_ipc =      11.3354
gpu_tot_issued_cta = 60
gpu_occupancy = 10.1444% 
gpu_tot_occupancy = 10.1437% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.0066
partiton_level_parallism_util =       1.0870
partiton_level_parallism_util_total  =       1.1335
L2_BW  =       0.0536 GB/Sec
L2_BW_total  =       0.3077 GB/Sec
gpu_total_sim_rate=34624

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9792, Miss = 2176, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[1]: Access = 5508, Miss = 1224, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16000
	L1D_total_cache_misses = 4100
	L1D_total_cache_miss_rate = 0.2562
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 408
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2400

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408
ctas_completed 60, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
219, 219, 219, 219, 219, 219, 219, 219, 
gpgpu_n_tot_thrd_icount = 6994208
gpgpu_n_tot_w_icount = 245507
gpgpu_n_stall_shd_mem = 9909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1700
gpgpu_n_mem_write_global = 2400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13600
gpgpu_n_store_insn = 19200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9909
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25504	W0_Idle:37528	W0_Scoreboard:4050351	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:17016	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:210061
single_issue_nums: WS0:75122	WS1:56795	WS2:56795	WS3:56795	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13600 {8:1700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 96000 {40:2400,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19200 {8:2400,}
maxmflatency = 436 
max_icnt2mem_latency = 104 
maxmrqlatency = 25 
max_icnt2sh_latency = 74 
averagemflatency = 246 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:406 	1205 	23 	13 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2400 	1700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3711 	342 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3711 	103 	76 	142 	66 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5426      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5428      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5431      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5484      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5491      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5492      5440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5487      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5489      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5412      5416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5414      5417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5416      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5419      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5424      5421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5424      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5404      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5402      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5399      5400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5409      5404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5409      5405         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5407      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5405      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5492      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5497      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5496      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5494      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5395      5422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5392      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5390      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1700/64 = 26.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1700
min_bank_accesses = 0!
chip skew: 56/48 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        484       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       730    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        581      1397    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        577      1394    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        467       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        466       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        466       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        574       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        578       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        575       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        573       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        573       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        580       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        471       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        471       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        463       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        467       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        469       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        466       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        467       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        469       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        465      1401    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        467      1404    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        463      1400    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        469      1409    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       385         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        416       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        395       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        392       414         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        374       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        356       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        407       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        404       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        357       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        353       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        375       371         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        403       362         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        359       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        432       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        367       379         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        398       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        415       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        397       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        375       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        396       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        423       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        388       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        387       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        380       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        379       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        365       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        395       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362400 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001435
n_activity=588 dram_eff=0.08844
bk0: 28a 362438i bk1: 24a 362438i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.000143 
total_CMD = 362454 
util_bw = 52 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 362371 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362400 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000143 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.27691e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362404 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001324
n_activity=520 dram_eff=0.09231
bk0: 24a 362440i bk1: 24a 362442i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.180328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180328 

BW Util details:
bwutil = 0.000132 
total_CMD = 362454 
util_bw = 48 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 362392 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362404 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.31076e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362404 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001324
n_activity=497 dram_eff=0.09658
bk0: 24a 362438i bk1: 24a 362436i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.164179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164179 

BW Util details:
bwutil = 0.000132 
total_CMD = 362454 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 362386 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362404 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.00102e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362404 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001324
n_activity=572 dram_eff=0.08392
bk0: 24a 362442i bk1: 24a 362440i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 362454 
util_bw = 48 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 362380 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362404 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.58666e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=648 dram_eff=0.08642
bk0: 32a 362437i bk1: 24a 362441i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 362369 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.44922e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=627 dram_eff=0.08931
bk0: 32a 362440i bk1: 24a 362439i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 362369 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.24204e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=650 dram_eff=0.08615
bk0: 32a 362439i bk1: 24a 362439i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 362368 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.44922e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=636 dram_eff=0.08805
bk0: 32a 362439i bk1: 24a 362439i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 362368 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.34563e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362404 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001324
n_activity=531 dram_eff=0.0904
bk0: 24a 362439i bk1: 24a 362439i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000132 
total_CMD = 362454 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 362389 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362404 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.62153e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362404 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001324
n_activity=524 dram_eff=0.0916
bk0: 24a 362440i bk1: 24a 362438i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000132 
total_CMD = 362454 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 362389 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362404 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.89743e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362404 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001324
n_activity=520 dram_eff=0.09231
bk0: 24a 362439i bk1: 24a 362438i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000132 
total_CMD = 362454 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 362388 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362404 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.31076e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362404 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001324
n_activity=535 dram_eff=0.08972
bk0: 24a 362438i bk1: 24a 362440i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000132 
total_CMD = 362454 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 362389 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362404 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.27691e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362404 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001324
n_activity=535 dram_eff=0.08972
bk0: 24a 362440i bk1: 24a 362440i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000132 
total_CMD = 362454 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 362379 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362404 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.34563e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362404 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001324
n_activity=564 dram_eff=0.08511
bk0: 24a 362441i bk1: 24a 362440i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 362454 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 362379 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362404 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.58666e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362404 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001324
n_activity=532 dram_eff=0.09023
bk0: 24a 362437i bk1: 24a 362440i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000132 
total_CMD = 362454 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 362388 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362404 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.27691e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362405 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001324
n_activity=553 dram_eff=0.0868
bk0: 24a 362439i bk1: 24a 362440i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 362454 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 362378 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362405 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.020408 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.58666e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=610 dram_eff=0.0918
bk0: 32a 362439i bk1: 24a 362440i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 362369 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.62153e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=580 dram_eff=0.09655
bk0: 32a 362439i bk1: 24a 362438i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 362367 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.62153e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=656 dram_eff=0.08537
bk0: 32a 362440i bk1: 24a 362438i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194444
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154930 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 362382 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.31076e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=596 dram_eff=0.09396
bk0: 32a 362438i bk1: 24a 362437i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155844
Bank_Level_Parallism_Col = 1.144737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144737 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 362377 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.89743e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=659 dram_eff=0.08498
bk0: 32a 362441i bk1: 24a 362440i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169014
Bank_Level_Parallism_Col = 1.157143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157143 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 362383 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.34563e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=611 dram_eff=0.09165
bk0: 32a 362437i bk1: 24a 362439i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173333
Bank_Level_Parallism_Col = 1.148649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 362379 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.89743e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=597 dram_eff=0.0938
bk0: 32a 362440i bk1: 24a 362436i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 362380 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.55281e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=612 dram_eff=0.0915
bk0: 32a 362438i bk1: 24a 362438i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.118421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118421 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 362377 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.86256e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=621 dram_eff=0.09018
bk0: 32a 362437i bk1: 24a 362439i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 362366 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000118636
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=622 dram_eff=0.09003
bk0: 32a 362439i bk1: 24a 362441i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 362370 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=5.24204e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=630 dram_eff=0.08889
bk0: 32a 362436i bk1: 24a 362439i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 362365 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000102082
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=599 dram_eff=0.09349
bk0: 32a 362437i bk1: 24a 362439i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 362366 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.93229e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=644 dram_eff=0.08696
bk0: 32a 362437i bk1: 24a 362441i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 362368 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.13846e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=625 dram_eff=0.0896
bk0: 32a 362438i bk1: 24a 362439i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 362367 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.62153e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=658 dram_eff=0.08511
bk0: 32a 362438i bk1: 24a 362439i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 362367 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.55281e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362454 n_nop=362396 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001545
n_activity=656 dram_eff=0.08537
bk0: 32a 362439i bk1: 24a 362438i bk2: 0a 362454i bk3: 0a 362454i bk4: 0a 362454i bk5: 0a 362454i bk6: 0a 362454i bk7: 0a 362454i bk8: 0a 362454i bk9: 0a 362454i bk10: 0a 362454i bk11: 0a 362454i bk12: 0a 362454i bk13: 0a 362454i bk14: 0a 362454i bk15: 0a 362454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 362454 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 362367 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362454 
n_nop = 362396 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=6.34563e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 68, Miss = 42, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 56, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 56, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 160, Miss = 56, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 160, Miss = 56, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 160, Miss = 56, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 160, Miss = 56, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4100
L2_total_cache_misses = 3450
L2_total_cache_miss_rate = 0.8415
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2400
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4100
icnt_total_pkts_simt_to_mem=4100
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4100
Req_Network_cycles = 617025
Req_Network_injected_packets_per_cycle =       0.0066 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0008
Req_Bank_Level_Parallism =       1.1335
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 4100
Reply_Network_cycles = 617025
Reply_Network_injected_packets_per_cycle =        0.0066
Reply_Network_conflicts_per_cycle =        0.0081
Reply_Network_conflicts_per_cycle_util =       1.3913
Reply_Bank_Level_Parallism =       1.1459
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 22 sec (202 sec)
gpgpu_simulation_rate = 34624 (inst/sec)
gpgpu_simulation_rate = 3054 (cycle/sec)
gpgpu_silicon_slowdown = 473804x
launching memcpy command : MemcpyHtoD,0x00007fb1a371ac00,1600
launching memcpy command : MemcpyHtoD,0x00007fb1a371b400,680
launching memcpy command : MemcpyHtoD,0x00007fb1b5a00900,680
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-16.traceg
-kernel name = _Z11kmeansPointPfiiiPiS_S_S0_
-kernel id = 16
-grid dim = (2,2,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-16.traceg
launching kernel name: _Z11kmeansPointPfiiiPiS_S_S0_ uid: 16
GPGPU-Sim uArch: Shader 60 bind to kernel 16 '_Z11kmeansPointPfiiiPiS_S_S0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 16 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 16 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 63 bind to kernel 16 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,1,0
Destroy streams for kernel 16: size 0
kernel_name = _Z11kmeansPointPfiiiPiS_S_S0_ 
kernel_launch_uid = 16 
gpu_sim_cycle = 43177
gpu_sim_insn = 493360
gpu_sim_insn_fp = 2100000
gpu_bytes_leidos = 132800
gpu_bytes_leidos_Desde_MemFetch = 132800
gpu_arithmetic_intensity = 15.81325301204819
gpu_gflops = 70.377747
gpu_ipc =      11.4265
gpu_tot_sim_cycle = 660202
gpu_tot_sim_insn = 7487568
gpu_tot_ipc =      11.3413
gpu_tot_issued_cta = 64
gpu_occupancy = 10.1413% 
gpu_tot_occupancy = 10.1436% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.0063
partiton_level_parallism_util =       1.0417
partiton_level_parallism_util_total  =       1.1323
L2_BW  =       0.0536 GB/Sec
L2_BW_total  =       0.2911 GB/Sec
gpu_total_sim_rate=34664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9792, Miss = 2176, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[1]: Access = 5508, Miss = 1224, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16050
	L1D_total_cache_misses = 4150
	L1D_total_cache_miss_rate = 0.2586
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 408
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2450

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
219, 219, 219, 219, 219, 219, 219, 219, 
gpgpu_n_tot_thrd_icount = 7487568
gpgpu_n_tot_w_icount = 262829
gpgpu_n_stall_shd_mem = 9909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1700
gpgpu_n_mem_write_global = 2450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13600
gpgpu_n_store_insn = 19600
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9909
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27073	W0_Idle:40064	W0_Scoreboard:4336152	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:18217	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:224878
single_issue_nums: WS0:80423	WS1:60802	WS2:60802	WS3:60802	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13600 {8:1700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 98000 {40:2450,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19600 {8:2450,}
maxmflatency = 436 
max_icnt2mem_latency = 104 
maxmrqlatency = 25 
max_icnt2sh_latency = 74 
averagemflatency = 245 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:406 	1205 	23 	13 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2450 	1700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3761 	342 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3761 	103 	76 	142 	66 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5426      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5428      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5431      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5484      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5491      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5492      5440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5487      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5489      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5412      5416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5414      5417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5416      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5419      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5424      5421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5424      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5404      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5402      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5399      5400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5409      5404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5409      5405         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5407      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5405      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5492      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5497      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5496      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5494      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5395      5422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5392      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5390      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1700/64 = 26.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1700
min_bank_accesses = 0!
chip skew: 56/48 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        484       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       746    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        581      1461    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        577      1457    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        467       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        466       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        466       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        574       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        578       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        575       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        573       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        573       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        580       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        471       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        471       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        463       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        467       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        469       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        466       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        467       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        469       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        465      1464    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        467      1466    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        463      1463    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        469      1472    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       385         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        416       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        395       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        392       414         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        374       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        356       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        407       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        404       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        357       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        353       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        375       371         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        403       362         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        359       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        432       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        367       379         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        398       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        415       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        397       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        375       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        396       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        423       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        388       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        387       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        380       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        379       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        365       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        395       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387763 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001341
n_activity=588 dram_eff=0.08844
bk0: 28a 387801i bk1: 24a 387801i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.000134 
total_CMD = 387817 
util_bw = 52 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 387734 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387763 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000134 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.73561e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387767 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001238
n_activity=520 dram_eff=0.09231
bk0: 24a 387803i bk1: 24a 387805i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.180328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180328 

BW Util details:
bwutil = 0.000124 
total_CMD = 387817 
util_bw = 48 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 387755 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387767 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.09424e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387767 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001238
n_activity=497 dram_eff=0.09658
bk0: 24a 387801i bk1: 24a 387799i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.164179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164179 

BW Util details:
bwutil = 0.000124 
total_CMD = 387817 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 387749 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387767 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.47775e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387767 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001238
n_activity=572 dram_eff=0.08392
bk0: 24a 387805i bk1: 24a 387803i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000124 
total_CMD = 387817 
util_bw = 48 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 387743 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387767 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.3521e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=648 dram_eff=0.08642
bk0: 32a 387800i bk1: 24a 387804i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 387732 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.96205e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=627 dram_eff=0.08931
bk0: 32a 387803i bk1: 24a 387802i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 387732 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.89922e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=650 dram_eff=0.08615
bk0: 32a 387802i bk1: 24a 387802i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 387731 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.96205e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=636 dram_eff=0.08805
bk0: 32a 387802i bk1: 24a 387802i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 387731 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.93063e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387767 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001238
n_activity=531 dram_eff=0.0904
bk0: 24a 387802i bk1: 24a 387802i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000124 
total_CMD = 387817 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 387752 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387767 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.18849e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387767 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001238
n_activity=524 dram_eff=0.0916
bk0: 24a 387803i bk1: 24a 387801i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000124 
total_CMD = 387817 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 387752 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387767 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.44634e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387767 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001238
n_activity=520 dram_eff=0.09231
bk0: 24a 387802i bk1: 24a 387801i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000124 
total_CMD = 387817 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 387751 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387767 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.09424e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387767 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001238
n_activity=535 dram_eff=0.08972
bk0: 24a 387801i bk1: 24a 387803i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000124 
total_CMD = 387817 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 387752 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387767 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.73561e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387767 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001238
n_activity=535 dram_eff=0.08972
bk0: 24a 387803i bk1: 24a 387803i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000124 
total_CMD = 387817 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 387742 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387767 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.93063e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387767 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001238
n_activity=564 dram_eff=0.08511
bk0: 24a 387804i bk1: 24a 387803i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000124 
total_CMD = 387817 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 387742 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387767 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.3521e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387767 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001238
n_activity=532 dram_eff=0.09023
bk0: 24a 387800i bk1: 24a 387803i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000124 
total_CMD = 387817 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 387751 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387767 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.73561e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387768 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001238
n_activity=553 dram_eff=0.0868
bk0: 24a 387802i bk1: 24a 387803i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000124 
total_CMD = 387817 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 387741 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387768 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.020408 
queue_avg = 0.000034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.3521e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=610 dram_eff=0.0918
bk0: 32a 387802i bk1: 24a 387803i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 387732 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.18849e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=580 dram_eff=0.09655
bk0: 32a 387802i bk1: 24a 387801i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 387730 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.18849e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=656 dram_eff=0.08537
bk0: 32a 387803i bk1: 24a 387801i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194444
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154930 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 387745 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.09424e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=596 dram_eff=0.09396
bk0: 32a 387801i bk1: 24a 387800i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155844
Bank_Level_Parallism_Col = 1.144737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144737 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 387740 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.44634e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=659 dram_eff=0.08498
bk0: 32a 387804i bk1: 24a 387803i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169014
Bank_Level_Parallism_Col = 1.157143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157143 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 387746 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.93063e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=611 dram_eff=0.09165
bk0: 32a 387800i bk1: 24a 387802i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173333
Bank_Level_Parallism_Col = 1.148649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 387742 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.44634e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=597 dram_eff=0.0938
bk0: 32a 387803i bk1: 24a 387799i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 387743 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.99346e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=612 dram_eff=0.0915
bk0: 32a 387801i bk1: 24a 387801i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.118421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118421 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 387740 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.60995e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=621 dram_eff=0.09018
bk0: 32a 387800i bk1: 24a 387802i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 387729 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000110877
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=622 dram_eff=0.09003
bk0: 32a 387802i bk1: 24a 387804i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 387733 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=4.89922e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=630 dram_eff=0.08889
bk0: 32a 387799i bk1: 24a 387802i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 387728 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.54058e-05
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=599 dram_eff=0.09349
bk0: 32a 387800i bk1: 24a 387802i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 387729 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.28273e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=644 dram_eff=0.08696
bk0: 32a 387800i bk1: 24a 387804i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 387731 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.8678e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=625 dram_eff=0.0896
bk0: 32a 387801i bk1: 24a 387802i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 387730 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.18849e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=658 dram_eff=0.08511
bk0: 32a 387801i bk1: 24a 387802i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 387730 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.99346e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=387817 n_nop=387759 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001444
n_activity=656 dram_eff=0.08537
bk0: 32a 387802i bk1: 24a 387801i bk2: 0a 387817i bk3: 0a 387817i bk4: 0a 387817i bk5: 0a 387817i bk6: 0a 387817i bk7: 0a 387817i bk8: 0a 387817i bk9: 0a 387817i bk10: 0a 387817i bk11: 0a 387817i bk12: 0a 387817i bk13: 0a 387817i bk14: 0a 387817i bk15: 0a 387817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 387817 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 387730 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 387817 
n_nop = 387759 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=5.93063e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 70, Miss = 42, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 56, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 168, Miss = 56, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 168, Miss = 56, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 168, Miss = 56, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 168, Miss = 56, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 168, Miss = 56, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4150
L2_total_cache_misses = 3450
L2_total_cache_miss_rate = 0.8313
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2450
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4150
icnt_total_pkts_simt_to_mem=4150
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4150
Req_Network_cycles = 660202
Req_Network_injected_packets_per_cycle =       0.0063 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0008
Req_Bank_Level_Parallism =       1.1323
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 4150
Reply_Network_cycles = 660202
Reply_Network_injected_packets_per_cycle =        0.0063
Reply_Network_conflicts_per_cycle =        0.0075
Reply_Network_conflicts_per_cycle_util =       1.3729
Reply_Bank_Level_Parallism =       1.1445
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 36 sec (216 sec)
gpgpu_simulation_rate = 34664 (inst/sec)
gpgpu_simulation_rate = 3056 (cycle/sec)
gpgpu_silicon_slowdown = 473494x
launching memcpy command : MemcpyHtoD,0x00007fb1a371ac00,1600
launching memcpy command : MemcpyHtoD,0x00007fb1a371b400,680
launching memcpy command : MemcpyHtoD,0x00007fb1b5a00900,680
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-17.traceg
-kernel name = _Z11kmeansPointPfiiiPiS_S_S0_
-kernel id = 17
-grid dim = (2,2,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/kmeans-rodinia-2.0-ft/_i_data_400_txt__g_data_400_result_txt__o/traces/kernel-17.traceg
launching kernel name: _Z11kmeansPointPfiiiPiS_S_S0_ uid: 17
GPGPU-Sim uArch: Shader 64 bind to kernel 17 '_Z11kmeansPointPfiiiPiS_S_S0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 17 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 17 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 67 bind to kernel 17 '_Z11kmeansPointPfiiiPiS_S_S0_'
thread block = 1,1,0
Destroy streams for kernel 17: size 0
kernel_name = _Z11kmeansPointPfiiiPiS_S_S0_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 43180
gpu_sim_insn = 493360
gpu_sim_insn_fp = 2240000
gpu_bytes_leidos = 134400
gpu_bytes_leidos_Desde_MemFetch = 134400
gpu_arithmetic_intensity = 16.66666666666667
gpu_gflops = 75.064382
gpu_ipc =      11.4257
gpu_tot_sim_cycle = 703382
gpu_tot_sim_insn = 7980928
gpu_tot_ipc =      11.3465
gpu_tot_issued_cta = 68
gpu_occupancy = 10.1439% 
gpu_tot_occupancy = 10.1436% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.0060
partiton_level_parallism_util =       1.0638
partiton_level_parallism_util_total  =       1.1315
L2_BW  =       0.0536 GB/Sec
L2_BW_total  =       0.2765 GB/Sec
gpu_total_sim_rate=34699

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9792, Miss = 2176, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[1]: Access = 5508, Miss = 1224, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16100
	L1D_total_cache_misses = 4200
	L1D_total_cache_miss_rate = 0.2609
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 408
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2500

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408
ctas_completed 68, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
219, 219, 219, 219, 219, 219, 219, 219, 
gpgpu_n_tot_thrd_icount = 7980928
gpgpu_n_tot_w_icount = 280151
gpgpu_n_stall_shd_mem = 9909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1700
gpgpu_n_mem_write_global = 2500
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13600
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9909
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28625	W0_Idle:42582	W0_Scoreboard:4622088	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:19418	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:239695
single_issue_nums: WS0:85724	WS1:64809	WS2:64809	WS3:64809	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13600 {8:1700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 100000 {40:2500,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68000 {40:1700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20000 {8:2500,}
maxmflatency = 436 
max_icnt2mem_latency = 104 
maxmrqlatency = 25 
max_icnt2sh_latency = 74 
averagemflatency = 244 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:406 	1205 	23 	13 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2500 	1700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3811 	342 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3811 	103 	76 	142 	66 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5426      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5428      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5431      5433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5484      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5491      5438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5492      5440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5487      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5489      5443         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5412      5416         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5414      5417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5416      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5417      5414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5419      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5424      5421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5424      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5404      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5402      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5399      5400         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5402         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5409      5404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5409      5405         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5407      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5405      5409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5492      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5497      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5496      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5494      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5395      5422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5392      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5390      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1700/64 = 26.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1700
min_bank_accesses = 0!
chip skew: 56/48 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        484       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       762    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        581      1523    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        577      1520    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        467       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        466       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        466       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        574       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        578       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        575       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        573       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        573       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        580       510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        576       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        471       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        471       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        463       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        467       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        469       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        466       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        465       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        467       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        469       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        468       576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        465      1527    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        467      1530    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        463      1526    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        469      1536    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        386       385         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        416       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        395       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        382       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        392       414         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        374       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        356       358         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        407       402         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        404       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        357       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        353       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        375       371         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        403       362         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        359       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        432       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        367       379         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        398       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        415       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        397       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        375       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        396       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        423       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        388       375         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        387       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        380       352         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        379       366         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        365       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        395       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413128 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001259
n_activity=588 dram_eff=0.08844
bk0: 28a 413166i bk1: 24a 413166i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012048
Bank_Level_Parallism_Col = 1.012346
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012346 

BW Util details:
bwutil = 0.000126 
total_CMD = 413182 
util_bw = 52 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 413099 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413128 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.26072e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413132 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001162
n_activity=520 dram_eff=0.09231
bk0: 24a 413168i bk1: 24a 413170i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193548
Bank_Level_Parallism_Col = 1.180328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180328 

BW Util details:
bwutil = 0.000116 
total_CMD = 413182 
util_bw = 48 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 413120 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413132 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.90429e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413132 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001162
n_activity=497 dram_eff=0.09658
bk0: 24a 413166i bk1: 24a 413164i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.164179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164179 

BW Util details:
bwutil = 0.000116 
total_CMD = 413182 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 413114 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413132 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.0187e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413132 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001162
n_activity=572 dram_eff=0.08392
bk0: 24a 413170i bk1: 24a 413168i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000116 
total_CMD = 413182 
util_bw = 48 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 413108 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413132 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.14631e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=648 dram_eff=0.08642
bk0: 32a 413165i bk1: 24a 413169i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011765
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 413097 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.53465e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=627 dram_eff=0.08931
bk0: 32a 413168i bk1: 24a 413167i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 413097 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.59846e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=650 dram_eff=0.08615
bk0: 32a 413167i bk1: 24a 413167i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 413096 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.53465e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=636 dram_eff=0.08805
bk0: 32a 413167i bk1: 24a 413167i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 413096 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.56655e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413132 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001162
n_activity=531 dram_eff=0.0904
bk0: 24a 413167i bk1: 24a 413167i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000116 
total_CMD = 413182 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 413117 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413132 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.80858e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413132 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001162
n_activity=524 dram_eff=0.0916
bk0: 24a 413168i bk1: 24a 413166i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000116 
total_CMD = 413182 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 413117 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413132 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.0506e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413132 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001162
n_activity=520 dram_eff=0.09231
bk0: 24a 413167i bk1: 24a 413166i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000116 
total_CMD = 413182 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 413116 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413132 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.90429e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413132 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001162
n_activity=535 dram_eff=0.08972
bk0: 24a 413166i bk1: 24a 413168i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.171875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171875 

BW Util details:
bwutil = 0.000116 
total_CMD = 413182 
util_bw = 48 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 413117 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413132 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.26072e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413132 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001162
n_activity=535 dram_eff=0.08972
bk0: 24a 413168i bk1: 24a 413168i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000116 
total_CMD = 413182 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 413107 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413132 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.56655e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413132 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001162
n_activity=564 dram_eff=0.08511
bk0: 24a 413169i bk1: 24a 413168i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000116 
total_CMD = 413182 
util_bw = 48 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 413107 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413132 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.14631e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413132 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001162
n_activity=532 dram_eff=0.09023
bk0: 24a 413165i bk1: 24a 413168i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196970
Bank_Level_Parallism_Col = 1.169231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169231 

BW Util details:
bwutil = 0.000116 
total_CMD = 413182 
util_bw = 48 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 413116 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413132 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.26072e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413133 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001162
n_activity=553 dram_eff=0.0868
bk0: 24a 413167i bk1: 24a 413168i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000116 
total_CMD = 413182 
util_bw = 48 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 413106 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413133 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.020408 
queue_avg = 0.000031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.14631e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=610 dram_eff=0.0918
bk0: 32a 413167i bk1: 24a 413168i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 413097 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.80858e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=580 dram_eff=0.09655
bk0: 32a 413167i bk1: 24a 413166i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 413095 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.80858e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=656 dram_eff=0.08537
bk0: 32a 413168i bk1: 24a 413166i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194444
Bank_Level_Parallism_Col = 1.154930
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154930 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 413110 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.90429e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=596 dram_eff=0.09396
bk0: 32a 413166i bk1: 24a 413165i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155844
Bank_Level_Parallism_Col = 1.144737
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144737 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 413105 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.0506e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=659 dram_eff=0.08498
bk0: 32a 413169i bk1: 24a 413168i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169014
Bank_Level_Parallism_Col = 1.157143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157143 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 413111 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.56655e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=611 dram_eff=0.09165
bk0: 32a 413165i bk1: 24a 413167i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173333
Bank_Level_Parallism_Col = 1.148649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148649 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 413107 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.0506e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=597 dram_eff=0.0938
bk0: 32a 413168i bk1: 24a 413164i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189189
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 413108 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.50275e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=612 dram_eff=0.0915
bk0: 32a 413166i bk1: 24a 413166i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.118421
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118421 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 413105 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.38834e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=621 dram_eff=0.09018
bk0: 32a 413165i bk1: 24a 413167i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 413094 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00010407
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=622 dram_eff=0.09003
bk0: 32a 413167i bk1: 24a 413169i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 413098 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=4.59846e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=630 dram_eff=0.08889
bk0: 32a 413164i bk1: 24a 413167i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 413093 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.95489e-05
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=599 dram_eff=0.09349
bk0: 32a 413165i bk1: 24a 413167i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 413094 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.71287e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=644 dram_eff=0.08696
bk0: 32a 413165i bk1: 24a 413169i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 413096 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.63036e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=625 dram_eff=0.0896
bk0: 32a 413166i bk1: 24a 413167i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 413095 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.80858e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=658 dram_eff=0.08511
bk0: 32a 413166i bk1: 24a 413167i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 413095 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.50275e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=413182 n_nop=413124 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001355
n_activity=656 dram_eff=0.08537
bk0: 32a 413167i bk1: 24a 413166i bk2: 0a 413182i bk3: 0a 413182i bk4: 0a 413182i bk5: 0a 413182i bk6: 0a 413182i bk7: 0a 413182i bk8: 0a 413182i bk9: 0a 413182i bk10: 0a 413182i bk11: 0a 413182i bk12: 0a 413182i bk13: 0a 413182i bk14: 0a 413182i bk15: 0a 413182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 413182 
util_bw = 56 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 413095 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413182 
n_nop = 413124 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=5.56655e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 72, Miss = 42, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 176, Miss = 56, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 176, Miss = 56, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 52, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 176, Miss = 56, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 176, Miss = 56, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 176, Miss = 56, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 176, Miss = 56, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4200
L2_total_cache_misses = 3450
L2_total_cache_miss_rate = 0.8214
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2500
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4200
icnt_total_pkts_simt_to_mem=4200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4200
Req_Network_cycles = 703382
Req_Network_injected_packets_per_cycle =       0.0060 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0008
Req_Bank_Level_Parallism =       1.1315
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 4200
Reply_Network_cycles = 703382
Reply_Network_injected_packets_per_cycle =        0.0060
Reply_Network_conflicts_per_cycle =        0.0071
Reply_Network_conflicts_per_cycle_util =       1.3553
Reply_Bank_Level_Parallism =       1.1435
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 50 sec (230 sec)
gpgpu_simulation_rate = 34699 (inst/sec)
gpgpu_simulation_rate = 3058 (cycle/sec)
gpgpu_silicon_slowdown = 473185x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
