#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001490bce1d30 .scope module, "mux2x1" "mux2x1" 2 2;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 10 "output_y";
    .port_info 1 /INPUT 10 "input0";
    .port_info 2 /INPUT 10 "input1";
    .port_info 3 /INPUT 1 "selectLine";
o000001490bd8a2b8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001490bd76430_0 .net "input0", 9 0, o000001490bd8a2b8;  0 drivers
o000001490bd8a2e8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001490bd766b0_0 .net "input1", 9 0, o000001490bd8a2e8;  0 drivers
v000001490bd76890_0 .var "output_y", 9 0;
o000001490bd8a348 .functor BUFZ 1, C4<z>; HiZ drive
v000001490bd76d90_0 .net "selectLine", 0 0, o000001490bd8a348;  0 drivers
E_000001490bd00180 .event anyedge, v000001490bd76d90_0, v000001490bd766b0_0, v000001490bd76430_0;
S_000001490bc54610 .scope module, "testbench" "testbench" 3 3;
 .timescale -9 -12;
v000001490bde4a40_0 .net "ALU_Result", 31 0, v000001490bd76ed0_0;  1 drivers
v000001490bde5bc0_0 .net "EX_branchTarget", 31 0, v000001490bdde680_0;  1 drivers
v000001490bde62a0_0 .net "EX_op2", 31 0, v000001490bdd80e0_0;  1 drivers
v000001490bde4f40_0 .net "IR", 31 0, v000001490bdda3a0_0;  1 drivers
v000001490bde6160_0 .net "Input_EX_controlBus", 21 0, v000001490bdddbe0_0;  1 drivers
v000001490bde4fe0_0 .net "Input_OF_IR", 31 0, v000001490bddf260_0;  1 drivers
v000001490bde4ae0_0 .net "Input_OF_controlBus", 21 0, v000001490bdd9790_0;  1 drivers
v000001490bde5c60_0 .net "Operand_2", 31 0, v000001490bdd8f70_0;  1 drivers
v000001490bde58a0_0 .net "Operand_A", 31 0, v000001490bdd9dd0_0;  1 drivers
v000001490bde5580_0 .net "Operand_B", 31 0, v000001490bdd8bb0_0;  1 drivers
v000001490bde49a0_0 .net "Operand_EX_2", 31 0, v000001490bddde60_0;  1 drivers
v000001490bde4d60_0 .net "Operand_EX_A", 31 0, v000001490bdddfa0_0;  1 drivers
v000001490bde5440_0 .net "Operand_EX_B", 31 0, v000001490bddd820_0;  1 drivers
v000001490bde56c0_0 .net "Output_OF_controlBus", 21 0, v000001490bdd9ab0_0;  1 drivers
v000001490bde4e00_0 .net "PC", 31 0, v000001490bde1c00_0;  1 drivers
v000001490bde4900_0 .net "branchPC", 31 0, v000001490bdd73c0_0;  1 drivers
v000001490bde5620_0 .net "branchTarget", 31 0, v000001490bdd9470_0;  1 drivers
v000001490bde5120_0 .var "clk", 0 0;
v000001490bde4720_0 .net "input_EX_IR", 31 0, v000001490bdde900_0;  1 drivers
v000001490bde4b80_0 .net "input_EX_PC", 31 0, v000001490bdde4a0_0;  1 drivers
v000001490bde4c20_0 .net "input_MA_ALU_Result", 31 0, v000001490bddb700_0;  1 drivers
v000001490bde5080_0 .net "input_MA_IR", 31 0, v000001490bddb480_0;  1 drivers
v000001490bde5760_0 .net "input_MA_PC", 31 0, v000001490bddb5c0_0;  1 drivers
v000001490bde4cc0_0 .net "input_MA_controlBus", 21 0, v000001490bddbf20_0;  1 drivers
v000001490bde4ea0_0 .net "input_MA_op2", 31 0, v000001490bddb7a0_0;  1 drivers
v000001490bde51c0_0 .net "input_OF_PC", 31 0, v000001490bdde7c0_0;  1 drivers
v000001490bde5d00_0 .net "isReturn_result", 3 0, v000001490bdd93d0_0;  1 drivers
v000001490bde45e0_0 .net "isStore_result", 3 0, v000001490bdd8610_0;  1 drivers
v000001490bde5da0_0 .net "is_Branch_Taken", 0 0, v000001490bdd71e0_0;  1 drivers
v000001490bde5260_0 .net "outputPC", 31 0, v000001490bdddb40_0;  1 drivers
v000001490bde5300_0 .net "output_EX_IR", 31 0, v000001490bdd7320_0;  1 drivers
v000001490bde53a0_0 .net "output_EX_PC", 31 0, v000001490bdd6880_0;  1 drivers
v000001490bde4680_0 .net "output_EX_controlBus", 21 0, v000001490bdd6920_0;  1 drivers
v000001490bde54e0_0 .net "output_OF_IR", 31 0, v000001490bdd9c90_0;  1 drivers
v000001490bde59e0_0 .net "output_OF_PC", 31 0, v000001490bdd86b0_0;  1 drivers
v000001490bde5800_0 .net "reset", 0 0, v000001490bde47c0_0;  1 drivers
S_000001490bd89f50 .scope module, "processor" "pipeline_top_module" 3 50, 4 34 0, S_000001490bc54610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "IR";
    .port_info 4 /OUTPUT 1 "is_Branch_Taken";
    .port_info 5 /OUTPUT 32 "branchPC";
    .port_info 6 /OUTPUT 32 "output_IF_PC";
    .port_info 7 /OUTPUT 32 "Input_OF_IR";
    .port_info 8 /OUTPUT 32 "input_OF_PC";
    .port_info 9 /OUTPUT 32 "output_OF_PC";
    .port_info 10 /OUTPUT 32 "branchTarget";
    .port_info 11 /OUTPUT 32 "op1";
    .port_info 12 /OUTPUT 32 "op2";
    .port_info 13 /OUTPUT 32 "Operand_A";
    .port_info 14 /OUTPUT 32 "Operand_B";
    .port_info 15 /OUTPUT 32 "Operand_2";
    .port_info 16 /OUTPUT 32 "output_OF_IR";
    .port_info 17 /OUTPUT 4 "isStore_result";
    .port_info 18 /OUTPUT 4 "isReturn_result";
    .port_info 19 /OUTPUT 32 "input_EX_PC";
    .port_info 20 /OUTPUT 32 "EX_branchTarget";
    .port_info 21 /OUTPUT 32 "Operand_EX_A";
    .port_info 22 /OUTPUT 32 "Operand_EX_B";
    .port_info 23 /OUTPUT 32 "Operand_EX_2";
    .port_info 24 /OUTPUT 32 "input_EX_IR";
    .port_info 25 /OUTPUT 22 "Input_OF_controlBus";
    .port_info 26 /OUTPUT 22 "Output_OF_controlBus";
    .port_info 27 /OUTPUT 22 "Input_EX_controlBus";
    .port_info 28 /OUTPUT 32 "output_EX_PC";
    .port_info 29 /OUTPUT 32 "ALU_Result";
    .port_info 30 /OUTPUT 32 "EX_op2";
    .port_info 31 /OUTPUT 32 "output_EX_IR";
    .port_info 32 /OUTPUT 22 "output_EX_controlBus";
    .port_info 33 /OUTPUT 32 "EX_branchPC";
    .port_info 34 /OUTPUT 1 "EX_is_Branch_Taken";
    .port_info 35 /OUTPUT 32 "input_MA_PC";
    .port_info 36 /OUTPUT 32 "input_MA_ALU_Result";
    .port_info 37 /OUTPUT 32 "input_MA_op2";
    .port_info 38 /OUTPUT 32 "input_MA_IR";
    .port_info 39 /OUTPUT 22 "input_MA_controlBus";
    .port_info 40 /OUTPUT 32 "output_MA_PC";
    .port_info 41 /OUTPUT 32 "output_MA_ALU_Result";
    .port_info 42 /OUTPUT 32 "output_MA_IR";
    .port_info 43 /OUTPUT 22 "output_MA_controlBus";
    .port_info 44 /OUTPUT 32 "MA_Ld_Result";
    .port_info 45 /OUTPUT 32 "MDR";
    .port_info 46 /OUTPUT 32 "readData";
    .port_info 47 /OUTPUT 32 "address";
    .port_info 48 /OUTPUT 1 "writeEnable";
    .port_info 49 /OUTPUT 32 "writeData";
    .port_info 50 /OUTPUT 1 "MA_writeEnable";
v000001490bde29c0_0 .net "ALU_Result", 31 0, v000001490bd76ed0_0;  alias, 1 drivers
o000001490bd8d738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001490bde13e0_0 .net "EX_branchPC", 31 0, o000001490bd8d738;  0 drivers
v000001490bde2600_0 .net "EX_branchTarget", 31 0, v000001490bdde680_0;  alias, 1 drivers
o000001490bd8d768 .functor BUFZ 1, C4<z>; HiZ drive
v000001490bde1520_0 .net "EX_is_Branch_Taken", 0 0, o000001490bd8d768;  0 drivers
v000001490bde2920_0 .net "EX_op2", 31 0, v000001490bdd80e0_0;  alias, 1 drivers
v000001490bde2b00_0 .net "IR", 31 0, v000001490bdda3a0_0;  alias, 1 drivers
v000001490bde2ce0_0 .net "Input_EX_controlBus", 21 0, v000001490bdddbe0_0;  alias, 1 drivers
v000001490bde31e0_0 .net "Input_OF_IR", 31 0, v000001490bddf260_0;  alias, 1 drivers
v000001490bde2ec0_0 .net "Input_OF_controlBus", 21 0, v000001490bdd9790_0;  alias, 1 drivers
v000001490bde2ba0_0 .net "MA_Ld_Result", 31 0, v000001490bdd6ba0_0;  1 drivers
v000001490bde2a60_0 .net "MA_writeEnable", 0 0, v000001490bdd6d80_0;  1 drivers
v000001490bde2f60_0 .net "MDR", 31 0, v000001490bdd69c0_0;  1 drivers
v000001490bde1de0_0 .net "Operand_2", 31 0, v000001490bdd8f70_0;  alias, 1 drivers
v000001490bde1ac0_0 .net "Operand_A", 31 0, v000001490bdd9dd0_0;  alias, 1 drivers
v000001490bde15c0_0 .net "Operand_B", 31 0, v000001490bdd8bb0_0;  alias, 1 drivers
v000001490bde3000_0 .net "Operand_EX_2", 31 0, v000001490bddde60_0;  alias, 1 drivers
v000001490bde2880_0 .net "Operand_EX_A", 31 0, v000001490bdddfa0_0;  alias, 1 drivers
v000001490bde2c40_0 .net "Operand_EX_B", 31 0, v000001490bddd820_0;  alias, 1 drivers
v000001490bde1700_0 .net "Output_OF_controlBus", 21 0, v000001490bdd9ab0_0;  alias, 1 drivers
v000001490bde1c00_0 .var "PC", 31 0;
o000001490bd8d798 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001490bde1b60_0 .net "address", 31 0, o000001490bd8d798;  0 drivers
v000001490bde26a0_0 .net "branchPC", 31 0, v000001490bdd73c0_0;  alias, 1 drivers
v000001490bde1e80_0 .net "branchTarget", 31 0, v000001490bdd9470_0;  alias, 1 drivers
v000001490bde3280_0 .net "clk", 0 0, v000001490bde5120_0;  1 drivers
v000001490bde30a0_0 .net "input_EX_IR", 31 0, v000001490bdde900_0;  alias, 1 drivers
v000001490bde3140_0 .net "input_EX_PC", 31 0, v000001490bdde4a0_0;  alias, 1 drivers
v000001490bde1840_0 .net "input_MA_ALU_Result", 31 0, v000001490bddb700_0;  alias, 1 drivers
v000001490bde1660_0 .net "input_MA_IR", 31 0, v000001490bddb480_0;  alias, 1 drivers
v000001490bde1480_0 .net "input_MA_PC", 31 0, v000001490bddb5c0_0;  alias, 1 drivers
v000001490bde21a0_0 .net "input_MA_controlBus", 21 0, v000001490bddbf20_0;  alias, 1 drivers
v000001490bde24c0_0 .net "input_MA_op2", 31 0, v000001490bddb7a0_0;  alias, 1 drivers
v000001490bde17a0_0 .net "input_OF_PC", 31 0, v000001490bdde7c0_0;  alias, 1 drivers
v000001490bde1ca0_0 .net "isReturn_result", 3 0, v000001490bdd93d0_0;  alias, 1 drivers
v000001490bde18e0_0 .net "isStore_result", 3 0, v000001490bdd8610_0;  alias, 1 drivers
v000001490bde2420_0 .net "is_Branch_Taken", 0 0, v000001490bdd71e0_0;  alias, 1 drivers
v000001490bde2240_0 .net "op1", 31 0, v000001490bddeae0_0;  1 drivers
v000001490bde1d40_0 .net "op2", 31 0, v000001490bddec20_0;  1 drivers
v000001490bde2560_0 .net "output_EX_IR", 31 0, v000001490bdd7320_0;  alias, 1 drivers
v000001490bde1fc0_0 .net "output_EX_PC", 31 0, v000001490bdd6880_0;  alias, 1 drivers
v000001490bde1a20_0 .net "output_EX_controlBus", 21 0, v000001490bdd6920_0;  alias, 1 drivers
v000001490bde2060_0 .net "output_IF_PC", 31 0, v000001490bdddb40_0;  alias, 1 drivers
v000001490bde22e0_0 .net "output_MA_ALU_Result", 31 0, v000001490bdd89d0_0;  1 drivers
v000001490bde2740_0 .net "output_MA_IR", 31 0, v000001490bdd8a70_0;  1 drivers
v000001490bde2100_0 .net "output_MA_PC", 31 0, v000001490bdd8b10_0;  1 drivers
v000001490bde27e0_0 .net "output_MA_controlBus", 21 0, v000001490bdd98d0_0;  1 drivers
v000001490bde2d80_0 .net "output_OF_IR", 31 0, v000001490bdd9c90_0;  alias, 1 drivers
v000001490bde2e20_0 .net "output_OF_PC", 31 0, v000001490bdd86b0_0;  alias, 1 drivers
v000001490bde2380_0 .net "readData", 31 0, v000001490bdda9e0_0;  1 drivers
v000001490bde47c0_0 .var "reset", 0 0;
o000001490bd8d7c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001490bde4860_0 .net "writeData", 31 0, o000001490bd8d7c8;  0 drivers
o000001490bd8d7f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001490bde44a0_0 .net "writeEnable", 0 0, o000001490bd8d7f8;  0 drivers
S_000001490bc897b0 .scope module, "ALU_cycle" "ALU_Stage" 4 180, 5 1 0, S_000001490bd89f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_EX_PC";
    .port_info 1 /INPUT 32 "EX_branchTarget";
    .port_info 2 /INPUT 32 "Operand_EX_A";
    .port_info 3 /INPUT 32 "Operand_EX_B";
    .port_info 4 /INPUT 32 "Operand_EX_2";
    .port_info 5 /INPUT 32 "input_EX_IR";
    .port_info 6 /INPUT 22 "Input_EX_controlBus";
    .port_info 7 /OUTPUT 32 "output_EX_PC";
    .port_info 8 /OUTPUT 32 "ALU_Result";
    .port_info 9 /OUTPUT 32 "EX_op2";
    .port_info 10 /OUTPUT 32 "output_EX_IR";
    .port_info 11 /OUTPUT 22 "output_EX_controlBus";
    .port_info 12 /OUTPUT 32 "EX_branchPC";
    .port_info 13 /OUTPUT 1 "EX_is_Branch_Taken";
v000001490bdd7e60_0 .net "ALU_Result", 31 0, v000001490bd76ed0_0;  alias, 1 drivers
v000001490bdd7fa0_0 .net "EX_branchPC", 31 0, v000001490bdd73c0_0;  alias, 1 drivers
v000001490bdd7460_0 .net "EX_branchTarget", 31 0, v000001490bdde680_0;  alias, 1 drivers
v000001490bdd6ce0_0 .net "EX_is_Branch_Taken", 0 0, v000001490bdd71e0_0;  alias, 1 drivers
v000001490bdd80e0_0 .var "EX_op2", 31 0;
v000001490bdd6600_0 .net "Input_EX_controlBus", 21 0, v000001490bdddbe0_0;  alias, 1 drivers
v000001490bdd6ec0_0 .net "Operand_EX_2", 31 0, v000001490bddde60_0;  alias, 1 drivers
v000001490bdd8040_0 .net "Operand_EX_A", 31 0, v000001490bdddfa0_0;  alias, 1 drivers
v000001490bdd8180_0 .net "Operand_EX_B", 31 0, v000001490bddd820_0;  alias, 1 drivers
v000001490bdd8220_0 .net "flags", 1 0, v000001490bd77010_0;  1 drivers
v000001490bdd6740_0 .net "input_EX_IR", 31 0, v000001490bdde900_0;  alias, 1 drivers
v000001490bdd6380_0 .net "input_EX_PC", 31 0, v000001490bdde4a0_0;  alias, 1 drivers
v000001490bdd7320_0 .var "output_EX_IR", 31 0;
v000001490bdd6880_0 .var "output_EX_PC", 31 0;
v000001490bdd6920_0 .var "output_EX_controlBus", 21 0;
E_000001490bd007c0 .event anyedge, v000001490bdd6380_0, v000001490bdd6740_0, v000001490bdd7280_0, v000001490bdd6ec0_0;
L_000001490bde5a80 .part v000001490bdddbe0_0, 9, 13;
S_000001490bc66b50 .scope module, "ALU_module" "ALU_Module" 5 31, 6 1 0, S_000001490bc897b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Operand_EX_A";
    .port_info 1 /INPUT 32 "Operand_EX_B";
    .port_info 2 /INPUT 13 "ALU_Signals";
    .port_info 3 /OUTPUT 2 "flags";
    .port_info 4 /OUTPUT 32 "EX_ALU_Result";
v000001490bd76c50_0 .net "ALU_Signals", 21 9, L_000001490bde5a80;  1 drivers
v000001490bd76ed0_0 .var "EX_ALU_Result", 31 0;
v000001490bd76f70_0 .net "Operand_EX_A", 31 0, v000001490bdddfa0_0;  alias, 1 drivers
v000001490bd76750_0 .net "Operand_EX_B", 31 0, v000001490bddd820_0;  alias, 1 drivers
v000001490bd77010_0 .var "flags", 1 0;
v000001490bd76110_0 .var "isAdd", 0 0;
v000001490bd761b0_0 .var "isAnd", 0 0;
v000001490bd76250_0 .var "isAsr", 0 0;
v000001490bdd66a0_0 .var "isCmp", 0 0;
v000001490bdd7820_0 .var "isDiv", 0 0;
v000001490bdd7140_0 .var "isLsl", 0 0;
v000001490bdd6b00_0 .var "isLsr", 0 0;
v000001490bdd7000_0 .var "isMod", 0 0;
v000001490bdd7d20_0 .var "isMov", 0 0;
v000001490bdd6420_0 .var "isMul", 0 0;
v000001490bdd7f00_0 .var "isNot", 0 0;
v000001490bdd7b40_0 .var "isOr", 0 0;
v000001490bdd6560_0 .var "isSub", 0 0;
E_000001490bd01b80/0 .event anyedge, v000001490bd76c50_0, v000001490bd76110_0, v000001490bd76f70_0, v000001490bd76750_0;
E_000001490bd01b80/1 .event anyedge, v000001490bdd6560_0, v000001490bdd66a0_0, v000001490bd76ed0_0, v000001490bdd6420_0;
E_000001490bd01b80/2 .event anyedge, v000001490bdd7820_0, v000001490bdd7000_0, v000001490bdd7140_0, v000001490bdd6b00_0;
E_000001490bd01b80/3 .event anyedge, v000001490bd76250_0, v000001490bdd7b40_0, v000001490bd761b0_0, v000001490bdd7f00_0;
E_000001490bd01b80/4 .event anyedge, v000001490bdd7d20_0;
E_000001490bd01b80 .event/or E_000001490bd01b80/0, E_000001490bd01b80/1, E_000001490bd01b80/2, E_000001490bd01b80/3, E_000001490bd01b80/4;
S_000001490bc66ce0 .scope module, "branchUnit" "Branch_unit" 5 21, 7 1 0, S_000001490bc897b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "EX_branchTarget";
    .port_info 1 /INPUT 32 "Operand_EX_A";
    .port_info 2 /INPUT 2 "flags";
    .port_info 3 /INPUT 22 "Input_EX_controlBus";
    .port_info 4 /OUTPUT 32 "EX_branchPC";
    .port_info 5 /OUTPUT 1 "EX_is_Branch_Taken";
v000001490bdd7be0_0 .net "EX_branchPC", 31 0, v000001490bdd73c0_0;  alias, 1 drivers
v000001490bdd6c40_0 .net "EX_branchTarget", 31 0, v000001490bdde680_0;  alias, 1 drivers
v000001490bdd71e0_0 .var "EX_is_Branch_Taken", 0 0;
v000001490bdd7280_0 .net "Input_EX_controlBus", 21 0, v000001490bdddbe0_0;  alias, 1 drivers
v000001490bdd7960_0 .net "Operand_EX_A", 31 0, v000001490bdddfa0_0;  alias, 1 drivers
v000001490bdd67e0_0 .net "flags", 1 0, v000001490bd77010_0;  alias, 1 drivers
v000001490bdd7640_0 .var "isBeq", 0 0;
v000001490bdd64c0_0 .var "isBgt", 0 0;
v000001490bdd7a00_0 .var "isRet", 0 0;
v000001490bdd7c80_0 .var "isUbranch", 0 0;
E_000001490bd03980/0 .event anyedge, v000001490bdd7280_0, v000001490bdd7640_0, v000001490bd77010_0, v000001490bdd64c0_0;
E_000001490bd03980/1 .event anyedge, v000001490bdd7c80_0;
E_000001490bd03980 .event/or E_000001490bd03980/0, E_000001490bd03980/1;
S_000001490bc9db80 .scope module, "isReturn_mux" "mux_2x1" 7 14, 8 1 0, S_000001490bc66ce0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001490bd041c0 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v000001490bdd7aa0_0 .net "input0", 31 0, v000001490bdde680_0;  alias, 1 drivers
v000001490bdd7dc0_0 .net "input1", 31 0, v000001490bdddfa0_0;  alias, 1 drivers
v000001490bdd73c0_0 .var "output_y", 31 0;
v000001490bdd78c0_0 .net "selectLine", 0 0, v000001490bdd7a00_0;  1 drivers
E_000001490bd047c0 .event anyedge, v000001490bdd78c0_0, v000001490bd76f70_0, v000001490bdd7aa0_0;
S_000001490bc9dd10 .scope module, "MA_cycle" "MA_stage" 4 212, 9 1 0, S_000001490bd89f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_MA_PC";
    .port_info 1 /INPUT 32 "input_MA_ALU_Result";
    .port_info 2 /INPUT 32 "input_MA_op2";
    .port_info 3 /INPUT 32 "input_MA_IR";
    .port_info 4 /INPUT 22 "input_MA_controlBus";
    .port_info 5 /OUTPUT 32 "output_MA_PC";
    .port_info 6 /OUTPUT 32 "output_MA_ALU_Result";
    .port_info 7 /OUTPUT 32 "output_MA_IR";
    .port_info 8 /OUTPUT 22 "output_MA_controlBus";
    .port_info 9 /OUTPUT 32 "MA_Ld_Result";
    .port_info 10 /OUTPUT 32 "MDR";
    .port_info 11 /OUTPUT 1 "MA_writeEnable";
v000001490bdd7500_0 .var "MAR", 31 0;
v000001490bdd6ba0_0 .var "MA_Ld_Result", 31 0;
v000001490bdd6d80_0 .var "MA_writeEnable", 0 0;
v000001490bdd69c0_0 .var "MDR", 31 0;
v000001490bdd6a60_0 .net "input_MA_ALU_Result", 31 0, v000001490bddb700_0;  alias, 1 drivers
v000001490bdd6e20_0 .net "input_MA_IR", 31 0, v000001490bddb480_0;  alias, 1 drivers
v000001490bdd6f60_0 .net "input_MA_PC", 31 0, v000001490bddb5c0_0;  alias, 1 drivers
v000001490bdd70a0_0 .net "input_MA_controlBus", 21 0, v000001490bddbf20_0;  alias, 1 drivers
v000001490bdd75a0_0 .net "input_MA_op2", 31 0, v000001490bddb7a0_0;  alias, 1 drivers
v000001490bdd76e0_0 .var "isLd", 0 0;
v000001490bdd7780_0 .var "isSt", 0 0;
v000001490bdd89d0_0 .var "output_MA_ALU_Result", 31 0;
v000001490bdd8a70_0 .var "output_MA_IR", 31 0;
v000001490bdd8b10_0 .var "output_MA_PC", 31 0;
v000001490bdd98d0_0 .var "output_MA_controlBus", 21 0;
E_000001490bd02880/0 .event anyedge, v000001490bdd70a0_0, v000001490bdd7780_0, v000001490bdd6a60_0, v000001490bdd75a0_0;
E_000001490bd02880/1 .event anyedge, v000001490bdd6f60_0, v000001490bdd6e20_0;
E_000001490bd02880 .event/or E_000001490bd02880/0, E_000001490bd02880/1;
S_000001490bcc08c0 .scope module, "OperandFetch" "OF_stage" 4 142, 10 1 0, S_000001490bd89f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "Input_OF_PC";
    .port_info 2 /INPUT 32 "Input_OF_IR";
    .port_info 3 /INPUT 22 "Input_OF_controlBus";
    .port_info 4 /INPUT 32 "op1";
    .port_info 5 /INPUT 32 "op2";
    .port_info 6 /OUTPUT 32 "output_OF_PC";
    .port_info 7 /OUTPUT 32 "branchTarget";
    .port_info 8 /OUTPUT 32 "Operand_A";
    .port_info 9 /OUTPUT 32 "Operand_B";
    .port_info 10 /OUTPUT 32 "Operand_2";
    .port_info 11 /OUTPUT 32 "output_OF_IR";
    .port_info 12 /OUTPUT 4 "isStore_result";
    .port_info 13 /OUTPUT 4 "isReturn_result";
    .port_info 14 /OUTPUT 22 "Output_OF_controlBus";
v000001490bdd8e30_0 .net "Input_OF_IR", 31 0, v000001490bddf260_0;  alias, 1 drivers
v000001490bdd8ed0_0 .net "Input_OF_PC", 31 0, v000001490bdde7c0_0;  alias, 1 drivers
v000001490bdd91f0_0 .net "Input_OF_controlBus", 21 0, v000001490bdd9790_0;  alias, 1 drivers
v000001490bdd8f70_0 .var "Operand_2", 31 0;
v000001490bdd9dd0_0 .var "Operand_A", 31 0;
v000001490bdda190_0 .net "Operand_B", 31 0, v000001490bdd8bb0_0;  alias, 1 drivers
v000001490bdd9ab0_0 .var "Output_OF_controlBus", 21 0;
v000001490bdd90b0_0 .net "branchTarget", 31 0, v000001490bdd9470_0;  alias, 1 drivers
v000001490bdd95b0_0 .net "clk", 0 0, v000001490bde5120_0;  alias, 1 drivers
v000001490bdd9bf0_0 .net "immediateVlaue", 31 0, v000001490bdd8890_0;  1 drivers
v000001490bdd9830_0 .var "isImmediate", 0 0;
v000001490bdd8390_0 .var "isReturn", 0 0;
v000001490bdd9290_0 .net "isReturn_result", 3 0, v000001490bdd93d0_0;  alias, 1 drivers
v000001490bdd9f10_0 .var "isStore", 0 0;
v000001490bdd9a10_0 .net "isStore_result", 3 0, v000001490bdd8610_0;  alias, 1 drivers
v000001490bdd9510_0 .net "op1", 31 0, v000001490bddeae0_0;  alias, 1 drivers
v000001490bdd9650_0 .net "op2", 31 0, v000001490bddec20_0;  alias, 1 drivers
v000001490bdd9c90_0 .var "output_OF_IR", 31 0;
v000001490bdd86b0_0 .var "output_OF_PC", 31 0;
v000001490bdd9330_0 .var "ra", 3 0;
v000001490bdd9e70_0 .var "rd", 3 0;
v000001490bdd96f0_0 .var "rs1", 3 0;
v000001490bdd9fb0_0 .var "rs2", 3 0;
E_000001490bd05200/0 .event anyedge, v000001490bdda0f0_0, v000001490bdd91f0_0, v000001490bdd8430_0, v000001490bdd8c50_0;
E_000001490bd05200/1 .event anyedge, v000001490bdd9510_0;
E_000001490bd05200 .event/or E_000001490bd05200/0, E_000001490bd05200/1;
S_000001490bcc0a50 .scope module, "calc_Immx_branchTarget" "Calculate_Immx_BranchTarget" 10 44, 11 1 0, S_000001490bcc08c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_OF_PC";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "Immx";
    .port_info 3 /OUTPUT 32 "branchTarget";
v000001490bdd8890_0 .var "Immx", 31 0;
v000001490bdd9470_0 .var "branchTarget", 31 0;
v000001490bdd8d90_0 .net "hModifier", 0 0, L_000001490bde5940;  1 drivers
v000001490bdd8430_0 .net "input_OF_PC", 31 0, v000001490bdde7c0_0;  alias, 1 drivers
v000001490bdda0f0_0 .net "instruction", 31 0, v000001490bddf260_0;  alias, 1 drivers
v000001490bdd8930_0 .var "tempBranchTarget", 31 0;
v000001490bdd9d30_0 .net "uModifier", 0 0, L_000001490bde5ee0;  1 drivers
E_000001490bd06840 .event anyedge, v000001490bdd9d30_0, v000001490bdd8d90_0, v000001490bdda0f0_0;
E_000001490bd065c0 .event anyedge, v000001490bdda0f0_0, v000001490bdd8930_0, v000001490bdd8430_0;
L_000001490bde5ee0 .part v000001490bddf260_0, 16, 1;
L_000001490bde5940 .part v000001490bddf260_0, 17, 1;
S_000001490bc750a0 .scope module, "isImmediate_mux" "mux_2x1" 10 52, 8 1 0, S_000001490bcc08c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001490bd06300 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v000001490bdd8c50_0 .net "input0", 31 0, v000001490bddec20_0;  alias, 1 drivers
v000001490bdda050_0 .net "input1", 31 0, v000001490bdd8890_0;  alias, 1 drivers
v000001490bdd8bb0_0 .var "output_y", 31 0;
v000001490bdda230_0 .net "selectLine", 0 0, v000001490bdd9830_0;  1 drivers
E_000001490bd07000 .event anyedge, v000001490bdda230_0, v000001490bdd8890_0, v000001490bdd8c50_0;
S_000001490bc75230 .scope module, "isRet_Mux" "mux_2x1" 10 37, 8 1 0, S_000001490bcc08c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001490bd06c40 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v000001490bdd84d0_0 .net "input0", 3 0, v000001490bdd96f0_0;  1 drivers
v000001490bdd8cf0_0 .net "input1", 3 0, v000001490bdd9330_0;  1 drivers
v000001490bdd93d0_0 .var "output_y", 3 0;
v000001490bdd8570_0 .net "selectLine", 0 0, v000001490bdd8390_0;  1 drivers
E_000001490bd060c0 .event anyedge, v000001490bdd8570_0, v000001490bdd8cf0_0, v000001490bdd84d0_0;
S_000001490bc6d8d0 .scope module, "isStore_mux" "mux_2x1" 10 30, 8 1 0, S_000001490bcc08c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001490bd06980 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v000001490bdd9150_0 .net "input0", 3 0, v000001490bdd9fb0_0;  1 drivers
v000001490bdd9010_0 .net "input1", 3 0, v000001490bdd9e70_0;  1 drivers
v000001490bdd8610_0 .var "output_y", 3 0;
v000001490bdd9b50_0 .net "selectLine", 0 0, v000001490bdd9f10_0;  1 drivers
E_000001490bd06440 .event anyedge, v000001490bdd9b50_0, v000001490bdd9010_0, v000001490bdd9150_0;
S_000001490bc6da60 .scope module, "controlUnit" "Control_Unit" 4 136, 12 1 0, S_000001490bd89f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Input_OF_IR";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 22 "controlBus";
v000001490bdd8750_0 .var "I", 0 0;
v000001490bdd87f0_0 .net "Input_OF_IR", 31 0, v000001490bddf260_0;  alias, 1 drivers
v000001490bdd9790_0 .var "controlBus", 21 0;
v000001490bdd9970_0 .var "isAdd", 0 0;
v000001490bddab20_0 .var "isAnd", 0 0;
v000001490bddaa80_0 .var "isAsr", 0 0;
v000001490bdda760_0 .var "isBeq", 0 0;
v000001490bdda940_0 .var "isBgt", 0 0;
v000001490bddbe80_0 .var "isCall", 0 0;
v000001490bddabc0_0 .var "isCmp", 0 0;
v000001490bddbfc0_0 .var "isDiv", 0 0;
v000001490bddb160_0 .var "isImmediate", 0 0;
v000001490bddb8e0_0 .var "isLd", 0 0;
v000001490bdda440_0 .var "isLsl", 0 0;
v000001490bdda800_0 .var "isLsr", 0 0;
v000001490bdda6c0_0 .var "isMod", 0 0;
v000001490bddada0_0 .var "isMov", 0 0;
v000001490bddb0c0_0 .var "isMul", 0 0;
v000001490bddb200_0 .var "isNot", 0 0;
v000001490bddba20_0 .var "isOr", 0 0;
v000001490bddc240_0 .var "isRet", 0 0;
v000001490bddb2a0_0 .var "isSt", 0 0;
v000001490bddbd40_0 .var "isSub", 0 0;
v000001490bddac60_0 .var "isUbranch", 0 0;
v000001490bddb020_0 .var "isWb", 0 0;
v000001490bdda4e0_0 .var "op1", 0 0;
v000001490bddbde0_0 .var "op2", 0 0;
v000001490bdda620_0 .var "op3", 0 0;
v000001490bddc1a0_0 .var "op4", 0 0;
v000001490bdda8a0_0 .var "op5", 0 0;
v000001490bddad00_0 .net "reset", 0 0, v000001490bde47c0_0;  alias, 1 drivers
E_000001490bd06600/0 .event anyedge, v000001490bdda0f0_0, v000001490bdda8a0_0, v000001490bddc1a0_0, v000001490bdda620_0;
E_000001490bd06600/1 .event anyedge, v000001490bddbde0_0, v000001490bdda4e0_0, v000001490bdd8750_0, v000001490bddada0_0;
E_000001490bd06600/2 .event anyedge, v000001490bddb200_0, v000001490bddab20_0, v000001490bddba20_0, v000001490bddaa80_0;
E_000001490bd06600/3 .event anyedge, v000001490bdda800_0, v000001490bdda440_0, v000001490bdda6c0_0, v000001490bddbfc0_0;
E_000001490bd06600/4 .event anyedge, v000001490bddb0c0_0, v000001490bddabc0_0, v000001490bddbd40_0, v000001490bdd9970_0;
E_000001490bd06600/5 .event anyedge, v000001490bddbe80_0, v000001490bddac60_0, v000001490bddb020_0, v000001490bddb160_0;
E_000001490bd06600/6 .event anyedge, v000001490bddc240_0, v000001490bdda940_0, v000001490bdda760_0, v000001490bddb8e0_0;
E_000001490bd06600/7 .event anyedge, v000001490bddb2a0_0;
E_000001490bd06600 .event/or E_000001490bd06600/0, E_000001490bd06600/1, E_000001490bd06600/2, E_000001490bd06600/3, E_000001490bd06600/4, E_000001490bd06600/5, E_000001490bd06600/6, E_000001490bd06600/7;
E_000001490bd07040 .event posedge, v000001490bddad00_0;
S_000001490bc850f0 .scope module, "data_memory" "memory" 4 107, 13 1 0, S_000001490bd89f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "readData";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /INPUT 32 "writeData";
v000001490bddae40_0 .net "address", 31 0, v000001490bdd89d0_0;  alias, 1 drivers
v000001490bddaee0_0 .net "clk", 0 0, v000001490bde5120_0;  alias, 1 drivers
v000001490bddc100_0 .var/i "i", 31 0;
v000001490bddaf80 .array "memory", 536870912 0, 7 0;
v000001490bdda9e0_0 .var "readData", 31 0;
v000001490bddb840_0 .net "reset", 0 0, v000001490bde47c0_0;  alias, 1 drivers
v000001490bdda580_0 .net "writeData", 31 0, v000001490bdd69c0_0;  alias, 1 drivers
v000001490bddb660_0 .net "writeEnable", 0 0, v000001490bdd6d80_0;  alias, 1 drivers
E_000001490bd064c0 .event negedge, v000001490bdd95b0_0;
S_000001490bc85280 .scope module, "ex_ma_latch" "EX_MA_Latch" 4 198, 14 1 0, S_000001490bd89f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_EX_PC";
    .port_info 2 /INPUT 32 "ALU_Result";
    .port_info 3 /INPUT 32 "EX_op2";
    .port_info 4 /INPUT 32 "output_EX_IR";
    .port_info 5 /INPUT 22 "output_EX_controlBus";
    .port_info 6 /OUTPUT 32 "input_MA_PC";
    .port_info 7 /OUTPUT 32 "input_MA_ALU_Result";
    .port_info 8 /OUTPUT 32 "input_MA_op2";
    .port_info 9 /OUTPUT 32 "input_MA_IR";
    .port_info 10 /OUTPUT 22 "input_MA_controlBus";
v000001490bddb340_0 .net "ALU_Result", 31 0, v000001490bd76ed0_0;  alias, 1 drivers
v000001490bddb520_0 .net "EX_op2", 31 0, v000001490bdd80e0_0;  alias, 1 drivers
v000001490bddb3e0_0 .net "clk", 0 0, v000001490bde5120_0;  alias, 1 drivers
v000001490bddb700_0 .var "input_MA_ALU_Result", 31 0;
v000001490bddb480_0 .var "input_MA_IR", 31 0;
v000001490bddb5c0_0 .var "input_MA_PC", 31 0;
v000001490bddbf20_0 .var "input_MA_controlBus", 21 0;
v000001490bddb7a0_0 .var "input_MA_op2", 31 0;
v000001490bddbb60_0 .net "output_EX_IR", 31 0, v000001490bdd7320_0;  alias, 1 drivers
v000001490bddc060_0 .net "output_EX_PC", 31 0, v000001490bdd6880_0;  alias, 1 drivers
v000001490bddb980_0 .net "output_EX_controlBus", 21 0, v000001490bdd6920_0;  alias, 1 drivers
S_000001490bcbe430 .scope module, "iFetch" "IF_cycle" 4 118, 15 1 0, S_000001490bd89f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "inputPC";
    .port_info 3 /INPUT 1 "is_Branch_Taken";
    .port_info 4 /INPUT 32 "branchPC";
    .port_info 5 /OUTPUT 32 "IR";
    .port_info 6 /OUTPUT 32 "outputPC";
v000001490bdde720_0 .net "IR", 31 0, v000001490bdda3a0_0;  alias, 1 drivers
v000001490bddf120_0 .var "PC", 31 0;
L_000001490bdee3d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001490bddd460_0 .net/2u *"_ivl_0", 31 0, L_000001490bdee3d8;  1 drivers
v000001490bddd5a0_0 .var "address", 31 0;
v000001490bdddd20_0 .net "branchPC", 31 0, v000001490bdd73c0_0;  alias, 1 drivers
v000001490bddf080_0 .net "clk", 0 0, v000001490bde5120_0;  alias, 1 drivers
v000001490bddefe0_0 .net "inputPC", 31 0, v000001490bde1c00_0;  alias, 1 drivers
v000001490bddd6e0_0 .net "is_Branch_Taken", 0 0, v000001490bdd71e0_0;  alias, 1 drivers
v000001490bdddaa0_0 .net "mux_nextPC", 31 0, v000001490bddef40_0;  1 drivers
v000001490bdddb40_0 .var "outputPC", 31 0;
v000001490bddf1c0_0 .net "reset", 0 0, v000001490bde47c0_0;  alias, 1 drivers
E_000001490bd06940/0 .event negedge, v000001490bdd95b0_0;
E_000001490bd06940/1 .event posedge, v000001490bddad00_0;
E_000001490bd06940 .event/or E_000001490bd06940/0, E_000001490bd06940/1;
L_000001490bde5e40 .arith/sum 32, v000001490bddf120_0, L_000001490bdee3d8;
S_000001490bddd030 .scope module, "iMemory" "InstructionMemory" 15 27, 16 2 0, S_000001490bcbe430;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v000001490bddbac0_0 .net "address", 31 0, v000001490bddd5a0_0;  1 drivers
v000001490bddbc00_0 .var/i "file", 31 0;
v000001490bddbca0_0 .var/i "i", 31 0;
v000001490bdda3a0_0 .var "instruction", 31 0;
v000001490bddd640 .array "instructionMemory", 4095 0, 7 0;
v000001490bddd960_0 .var/i "readResult", 31 0;
v000001490bddda00_0 .var "temp", 31 0;
E_000001490bd06f00 .event anyedge, v000001490bddbac0_0;
S_000001490bddc6d0 .scope module, "pc_mux" "mux_2x1" 15 15, 8 1 0, S_000001490bcbe430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001490bd06540 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v000001490bddea40_0 .net "input0", 31 0, L_000001490bde5e40;  1 drivers
v000001490bddd500_0 .net "input1", 31 0, v000001490bdd73c0_0;  alias, 1 drivers
v000001490bddef40_0 .var "output_y", 31 0;
v000001490bdddc80_0 .net "selectLine", 0 0, v000001490bdd71e0_0;  alias, 1 drivers
E_000001490bd06d00 .event anyedge, v000001490bdd71e0_0, v000001490bdd73c0_0, v000001490bddea40_0;
S_000001490bddc3b0 .scope module, "latch_if_of" "IF_OF_Latch" 4 128, 17 1 0, S_000001490bd89f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_IF_PC";
    .port_info 2 /INPUT 32 "IF_instruction";
    .port_info 3 /OUTPUT 32 "Input_OF_PC";
    .port_info 4 /OUTPUT 32 "OF_instruction";
v000001490bddd780_0 .net "IF_instruction", 31 0, v000001490bdda3a0_0;  alias, 1 drivers
v000001490bdde7c0_0 .var "Input_OF_PC", 31 0;
v000001490bddf260_0 .var "OF_instruction", 31 0;
v000001490bddd3c0_0 .net "clk", 0 0, v000001490bde5120_0;  alias, 1 drivers
v000001490bdde860_0 .net "output_IF_PC", 31 0, v000001490bdddb40_0;  alias, 1 drivers
S_000001490bddd1c0 .scope module, "of_ex_latch" "OF_EX_Latch" 4 161, 18 1 0, S_000001490bd89f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_OF_PC";
    .port_info 2 /INPUT 32 "OF_branchTarget";
    .port_info 3 /INPUT 32 "Operand_OF_A";
    .port_info 4 /INPUT 32 "Operand_OF_B";
    .port_info 5 /INPUT 32 "Operand_OF_2";
    .port_info 6 /INPUT 32 "output_OF_IR";
    .port_info 7 /INPUT 22 "Output_OF_controlBus";
    .port_info 8 /OUTPUT 32 "input_EX_PC";
    .port_info 9 /OUTPUT 32 "EX_branchTarget";
    .port_info 10 /OUTPUT 32 "Operand_EX_A";
    .port_info 11 /OUTPUT 32 "Operand_EX_B";
    .port_info 12 /OUTPUT 32 "Operand_EX_2";
    .port_info 13 /OUTPUT 32 "input_EX_IR";
    .port_info 14 /OUTPUT 22 "Input_EX_controlBus";
v000001490bdde680_0 .var "EX_branchTarget", 31 0;
v000001490bdddbe0_0 .var "Input_EX_controlBus", 21 0;
v000001490bddddc0_0 .net "OF_branchTarget", 31 0, v000001490bdd9470_0;  alias, 1 drivers
v000001490bddde60_0 .var "Operand_EX_2", 31 0;
v000001490bdddfa0_0 .var "Operand_EX_A", 31 0;
v000001490bddd820_0 .var "Operand_EX_B", 31 0;
v000001490bdde400_0 .net "Operand_OF_2", 31 0, v000001490bdd8f70_0;  alias, 1 drivers
v000001490bddd8c0_0 .net "Operand_OF_A", 31 0, v000001490bdd9dd0_0;  alias, 1 drivers
v000001490bdddf00_0 .net "Operand_OF_B", 31 0, v000001490bdd8bb0_0;  alias, 1 drivers
v000001490bdde180_0 .net "Output_OF_controlBus", 21 0, v000001490bdd9ab0_0;  alias, 1 drivers
v000001490bdde040_0 .net "clk", 0 0, v000001490bde5120_0;  alias, 1 drivers
v000001490bdde900_0 .var "input_EX_IR", 31 0;
v000001490bdde4a0_0 .var "input_EX_PC", 31 0;
v000001490bdde0e0_0 .net "output_OF_IR", 31 0, v000001490bdd9c90_0;  alias, 1 drivers
v000001490bddeb80_0 .net "output_OF_PC", 31 0, v000001490bdd86b0_0;  alias, 1 drivers
S_000001490bddcd10 .scope module, "r_File_processor" "registerFile" 4 97, 19 3 0, S_000001490bd89f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "rdData1";
    .port_info 1 /OUTPUT 32 "rdData2";
    .port_info 2 /INPUT 32 "wrData";
    .port_info 3 /INPUT 4 "op1";
    .port_info 4 /INPUT 4 "op2";
    .port_info 5 /INPUT 4 "dReg";
    .port_info 6 /INPUT 1 "writeEnable";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 1 "clk";
v000001490bdde2c0_0 .net "clk", 0 0, v000001490bde5120_0;  alias, 1 drivers
o000001490bd8d198 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001490bdde360_0 .net "dReg", 3 0, o000001490bd8d198;  0 drivers
v000001490bdde540_0 .var/i "k", 31 0;
v000001490bdde5e0_0 .net "op1", 3 0, v000001490bdd93d0_0;  alias, 1 drivers
v000001490bdde9a0_0 .net "op2", 3 0, v000001490bdd8610_0;  alias, 1 drivers
v000001490bddeae0_0 .var "rdData1", 31 0;
v000001490bddec20_0 .var "rdData2", 31 0;
v000001490bddecc0 .array "registerfile", 15 0, 31 0;
v000001490bdded60_0 .net "reset", 0 0, v000001490bde47c0_0;  alias, 1 drivers
v000001490bddeea0_0 .var "temp", 0 0;
o000001490bd8d528 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001490bde1980_0 .net "wrData", 31 0, o000001490bd8d528;  0 drivers
o000001490bd8d558 .functor BUFZ 1, C4<z>; HiZ drive
v000001490bde1f20_0 .net "writeEnable", 0 0, o000001490bd8d558;  0 drivers
v000001490bddecc0_0 .array/port v000001490bddecc0, 0;
v000001490bddecc0_1 .array/port v000001490bddecc0, 1;
v000001490bddecc0_2 .array/port v000001490bddecc0, 2;
E_000001490bd06400/0 .event anyedge, v000001490bdd93d0_0, v000001490bddecc0_0, v000001490bddecc0_1, v000001490bddecc0_2;
v000001490bddecc0_3 .array/port v000001490bddecc0, 3;
v000001490bddecc0_4 .array/port v000001490bddecc0, 4;
v000001490bddecc0_5 .array/port v000001490bddecc0, 5;
v000001490bddecc0_6 .array/port v000001490bddecc0, 6;
E_000001490bd06400/1 .event anyedge, v000001490bddecc0_3, v000001490bddecc0_4, v000001490bddecc0_5, v000001490bddecc0_6;
v000001490bddecc0_7 .array/port v000001490bddecc0, 7;
v000001490bddecc0_8 .array/port v000001490bddecc0, 8;
v000001490bddecc0_9 .array/port v000001490bddecc0, 9;
v000001490bddecc0_10 .array/port v000001490bddecc0, 10;
E_000001490bd06400/2 .event anyedge, v000001490bddecc0_7, v000001490bddecc0_8, v000001490bddecc0_9, v000001490bddecc0_10;
v000001490bddecc0_11 .array/port v000001490bddecc0, 11;
v000001490bddecc0_12 .array/port v000001490bddecc0, 12;
v000001490bddecc0_13 .array/port v000001490bddecc0, 13;
v000001490bddecc0_14 .array/port v000001490bddecc0, 14;
E_000001490bd06400/3 .event anyedge, v000001490bddecc0_11, v000001490bddecc0_12, v000001490bddecc0_13, v000001490bddecc0_14;
v000001490bddecc0_15 .array/port v000001490bddecc0, 15;
E_000001490bd06400/4 .event anyedge, v000001490bddecc0_15, v000001490bdd8610_0;
E_000001490bd06400 .event/or E_000001490bd06400/0, E_000001490bd06400/1, E_000001490bd06400/2, E_000001490bd06400/3, E_000001490bd06400/4;
    .scope S_000001490bce1d30;
T_0 ;
    %wait E_000001490bd00180;
    %load/vec4 v000001490bd76d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001490bd766b0_0;
    %store/vec4 v000001490bd76890_0, 0, 10;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001490bd76430_0;
    %store/vec4 v000001490bd76890_0, 0, 10;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001490bddcd10;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001490bddeea0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001490bddcd10;
T_2 ;
    %wait E_000001490bd06400;
    %load/vec4 v000001490bdde5e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001490bddecc0, 4;
    %store/vec4 v000001490bddeae0_0, 0, 32;
    %load/vec4 v000001490bdde9a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001490bddecc0, 4;
    %store/vec4 v000001490bddec20_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001490bddcd10;
T_3 ;
    %wait E_000001490bd06940;
    %load/vec4 v000001490bdded60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001490bdde540_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001490bdde540_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v000001490bdde540_0;
    %ix/getv/s 3, v000001490bdde540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001490bddecc0, 0, 4;
    %load/vec4 v000001490bdde540_0;
    %addi 1, 0, 32;
    %store/vec4 v000001490bdde540_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001490bde1f20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001490bde1980_0;
    %load/vec4 v000001490bdde360_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001490bddecc0, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001490bc850f0;
T_4 ;
    %wait E_000001490bd064c0;
    %load/vec4 v000001490bddae40_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001490bddaf80, 4;
    %load/vec4 v000001490bddae40_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001490bddaf80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bddae40_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001490bddaf80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001490bddae40_0;
    %load/vec4a v000001490bddaf80, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001490bdda9e0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001490bc850f0;
T_5 ;
    %wait E_000001490bd064c0;
    %load/vec4 v000001490bddb660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 13 25 "$display", "WriteEnable %b , writeData %d address %h", v000001490bddb660_0, v000001490bdda580_0, v000001490bddae40_0 {0 0 0};
    %load/vec4 v000001490bdda580_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001490bddae40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001490bddaf80, 0, 4;
    %load/vec4 v000001490bdda580_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001490bddae40_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001490bddaf80, 0, 4;
    %load/vec4 v000001490bdda580_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001490bddae40_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001490bddaf80, 0, 4;
    %load/vec4 v000001490bdda580_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001490bddae40_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001490bddaf80, 0, 4;
    %delay 1000, 0;
    %load/vec4 v000001490bddae40_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001490bddaf80, 4;
    %load/vec4 v000001490bddae40_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001490bddaf80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bddae40_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001490bddaf80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001490bddae40_0;
    %load/vec4a v000001490bddaf80, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 13 31 "$display", "address %d   | memory value: %d", v000001490bddae40_0, S<0,vec4,u32> {1 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001490bc850f0;
T_6 ;
    %wait E_000001490bd07040;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001490bddc100_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001490bddc100_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001490bddc100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001490bddaf80, 0, 4;
    %load/vec4 v000001490bddc100_0;
    %addi 1, 0, 32;
    %store/vec4 v000001490bddc100_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001490bddc6d0;
T_7 ;
    %wait E_000001490bd06d00;
    %load/vec4 v000001490bdddc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001490bddd500_0;
    %store/vec4 v000001490bddef40_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001490bddea40_0;
    %store/vec4 v000001490bddef40_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001490bddd030;
T_8 ;
    %vpi_func 16 16 "$fopen" 32, "instructions.hex", "r" {0 0 0};
    %store/vec4 v000001490bddbc00_0, 0, 32;
    %load/vec4 v000001490bddbc00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 16 18 "$display", "Error: Could not open file." {0 0 0};
    %vpi_call 16 19 "$finish" {0 0 0};
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001490bddbca0_0, 0, 32;
T_8.2 ;
    %vpi_func 16 24 "$feof" 32, v000001490bddbc00_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.3, 8;
    %vpi_func 16 25 "$fscanf" 32, v000001490bddbc00_0, "%h\012", v000001490bddda00_0 {0 0 0};
    %store/vec4 v000001490bddd960_0, 0, 32;
    %load/vec4 v000001490bddd960_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_8.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001490bddda00_0;
    %cmpi/e 0, 4294967295, 32;
    %flag_or 6, 8;
    %flag_mov 4, 6;
T_8.6;
    %jmp/0xz  T_8.4, 4;
    %vpi_call 16 30 "$display", "Reached a blank line or end of file at index %0d", v000001490bddbca0_0 {0 0 0};
    %vpi_call 16 31 "$finish" {0 0 0};
T_8.4 ;
    %load/vec4 v000001490bddda00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001490bddbca0_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001490bddd640, 4, 0;
    %load/vec4 v000001490bddda00_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001490bddbca0_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001490bddd640, 4, 0;
    %load/vec4 v000001490bddda00_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001490bddbca0_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001490bddd640, 4, 0;
    %load/vec4 v000001490bddda00_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001490bddbca0_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001490bddd640, 4, 0;
    %load/vec4 v000001490bddbca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001490bddbca0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 16 45 "$fclose", v000001490bddbc00_0 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001490bddd640, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001490bddd640, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001490bddd640, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001490bddd640, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 16 48 "$display", "Instruction at address 0 (little-endian): %h", S<0,vec4,u32> {1 0 0};
    %end;
    .thread T_8;
    .scope S_000001490bddd030;
T_9 ;
    %wait E_000001490bd06f00;
    %load/vec4 v000001490bddbac0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001490bddd640, 4;
    %load/vec4 v000001490bddbac0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001490bddd640, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bddbac0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001490bddd640, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001490bddbac0_0;
    %load/vec4a v000001490bddd640, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001490bdda3a0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001490bcbe430;
T_10 ;
    %wait E_000001490bd06940;
    %load/vec4 v000001490bddf1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001490bddf120_0, 0;
    %vpi_call 15 38 "$display", "Resetting everything" {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001490bddf120_0;
    %assign/vec4 v000001490bddd5a0_0, 0;
    %load/vec4 v000001490bddf120_0;
    %assign/vec4 v000001490bdddb40_0, 0;
    %load/vec4 v000001490bdddaa0_0;
    %assign/vec4 v000001490bddf120_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001490bddc3b0;
T_11 ;
    %wait E_000001490bd064c0;
    %load/vec4 v000001490bdde860_0;
    %assign/vec4 v000001490bdde7c0_0, 0;
    %load/vec4 v000001490bddd780_0;
    %assign/vec4 v000001490bddf260_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000001490bc6da60;
T_12 ;
    %wait E_000001490bd07040;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v000001490bdd9790_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001490bc6da60;
T_13 ;
    %wait E_000001490bd06600;
    %load/vec4 v000001490bdd87f0_0;
    %parti/s 1, 26, 6;
    %assign/vec4 v000001490bdd8750_0, 0;
    %load/vec4 v000001490bdd87f0_0;
    %parti/s 1, 27, 6;
    %assign/vec4 v000001490bdda4e0_0, 0;
    %load/vec4 v000001490bdd87f0_0;
    %parti/s 1, 28, 6;
    %assign/vec4 v000001490bddbde0_0, 0;
    %load/vec4 v000001490bdd87f0_0;
    %parti/s 1, 29, 6;
    %assign/vec4 v000001490bdda620_0, 0;
    %load/vec4 v000001490bdd87f0_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v000001490bddc1a0_0, 0;
    %load/vec4 v000001490bdd87f0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v000001490bdda8a0_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %inv;
    %load/vec4 v000001490bddc1a0_0;
    %and;
    %load/vec4 v000001490bdda620_0;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %and;
    %assign/vec4 v000001490bddb2a0_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %inv;
    %load/vec4 v000001490bddc1a0_0;
    %and;
    %load/vec4 v000001490bdda620_0;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %inv;
    %and;
    %assign/vec4 v000001490bddb8e0_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %load/vec4 v000001490bddc1a0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda620_0;
    %inv;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %inv;
    %and;
    %assign/vec4 v000001490bdda760_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %load/vec4 v000001490bddc1a0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda620_0;
    %inv;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %and;
    %assign/vec4 v000001490bdda940_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %load/vec4 v000001490bddc1a0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda620_0;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %inv;
    %and;
    %assign/vec4 v000001490bddc240_0, 0;
    %load/vec4 v000001490bdd8750_0;
    %assign/vec4 v000001490bddb160_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_13.1, 9;
    %load/vec4 v000001490bdda8a0_0;
    %inv;
    %load/vec4 v000001490bdda620_0;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %and;
    %load/vec4 v000001490bddc1a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_13.2, 9;
    %load/vec4 v000001490bddbde0_0;
    %inv;
    %or;
T_13.2;
    %and;
    %or;
T_13.1;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.0, 8;
    %load/vec4 v000001490bdda8a0_0;
    %load/vec4 v000001490bddc1a0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda620_0;
    %inv;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %and;
    %or;
T_13.0;
    %assign/vec4 v000001490bddb020_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %load/vec4 v000001490bddc1a0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda620_0;
    %inv;
    %load/vec4 v000001490bddbde0_0;
    %and;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.3, 8;
    %load/vec4 v000001490bdda620_0;
    %load/vec4 v000001490bddbde0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %inv;
    %and;
    %or;
T_13.3;
    %and;
    %assign/vec4 v000001490bddac60_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %load/vec4 v000001490bddc1a0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda620_0;
    %inv;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %and;
    %assign/vec4 v000001490bddbe80_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %inv;
    %load/vec4 v000001490bddc1a0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda620_0;
    %inv;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.4, 8;
    %load/vec4 v000001490bdda8a0_0;
    %inv;
    %load/vec4 v000001490bddc1a0_0;
    %and;
    %load/vec4 v000001490bdda620_0;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %and;
    %or;
T_13.4;
    %assign/vec4 v000001490bdd9970_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %inv;
    %load/vec4 v000001490bddc1a0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda620_0;
    %inv;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %and;
    %assign/vec4 v000001490bddbd40_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %inv;
    %load/vec4 v000001490bddc1a0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda620_0;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %and;
    %assign/vec4 v000001490bddabc0_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %inv;
    %load/vec4 v000001490bddc1a0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda620_0;
    %inv;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %inv;
    %and;
    %assign/vec4 v000001490bddb0c0_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %inv;
    %load/vec4 v000001490bddc1a0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda620_0;
    %inv;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %and;
    %assign/vec4 v000001490bddbfc0_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %inv;
    %load/vec4 v000001490bddc1a0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda620_0;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %inv;
    %and;
    %assign/vec4 v000001490bdda6c0_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %inv;
    %load/vec4 v000001490bddc1a0_0;
    %and;
    %load/vec4 v000001490bdda620_0;
    %inv;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %inv;
    %and;
    %assign/vec4 v000001490bdda440_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %inv;
    %load/vec4 v000001490bddc1a0_0;
    %and;
    %load/vec4 v000001490bdda620_0;
    %inv;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %and;
    %assign/vec4 v000001490bdda800_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %inv;
    %load/vec4 v000001490bddc1a0_0;
    %and;
    %load/vec4 v000001490bdda620_0;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %inv;
    %and;
    %assign/vec4 v000001490bddaa80_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %inv;
    %load/vec4 v000001490bddc1a0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda620_0;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %and;
    %assign/vec4 v000001490bddba20_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %inv;
    %load/vec4 v000001490bddc1a0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda620_0;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %inv;
    %and;
    %assign/vec4 v000001490bddab20_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %inv;
    %load/vec4 v000001490bddc1a0_0;
    %and;
    %load/vec4 v000001490bdda620_0;
    %inv;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %inv;
    %and;
    %assign/vec4 v000001490bddb200_0, 0;
    %load/vec4 v000001490bdda8a0_0;
    %inv;
    %load/vec4 v000001490bddc1a0_0;
    %and;
    %load/vec4 v000001490bdda620_0;
    %inv;
    %and;
    %load/vec4 v000001490bddbde0_0;
    %inv;
    %and;
    %load/vec4 v000001490bdda4e0_0;
    %and;
    %assign/vec4 v000001490bddada0_0, 0;
    %load/vec4 v000001490bddada0_0;
    %load/vec4 v000001490bddb200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bddab20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bddba20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bddaa80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bdda800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bdda440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bdda6c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bddbfc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bddb0c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bddabc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bddbd40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bdd9970_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bddbe80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bddac60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bddb020_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bddb160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bddc240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bdda940_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bdda760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bddb8e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001490bddb2a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001490bdd9790_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001490bc6d8d0;
T_14 ;
    %wait E_000001490bd06440;
    %load/vec4 v000001490bdd9b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001490bdd9010_0;
    %store/vec4 v000001490bdd8610_0, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001490bdd9150_0;
    %store/vec4 v000001490bdd8610_0, 0, 4;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001490bc75230;
T_15 ;
    %wait E_000001490bd060c0;
    %load/vec4 v000001490bdd8570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001490bdd8cf0_0;
    %store/vec4 v000001490bdd93d0_0, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001490bdd84d0_0;
    %store/vec4 v000001490bdd93d0_0, 0, 4;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001490bcc0a50;
T_16 ;
    %wait E_000001490bd065c0;
    %load/vec4 v000001490bdda0f0_0;
    %parti/s 27, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001490bdd8930_0, 4, 5;
    %delay 1000, 0;
    %load/vec4 v000001490bdd8930_0;
    %parti/s 1, 28, 6;
    %replicate 3;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001490bdd8930_0, 4, 5;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001490bdd8930_0, 4, 5;
    %delay 1000, 0;
    %load/vec4 v000001490bdd8930_0;
    %load/vec4 v000001490bdd8430_0;
    %add;
    %assign/vec4 v000001490bdd9470_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001490bcc0a50;
T_17 ;
    %wait E_000001490bd06840;
    %load/vec4 v000001490bdd9d30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v000001490bdd8d90_0;
    %nor/r;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001490bdda0f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001490bdda0f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001490bdd8890_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001490bdd9d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.3, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001490bdda0f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001490bdd8890_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v000001490bdd8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %load/vec4 v000001490bdda0f0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %assign/vec4 v000001490bdd8890_0, 0;
T_17.5 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001490bc750a0;
T_18 ;
    %wait E_000001490bd07000;
    %load/vec4 v000001490bdda230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001490bdda050_0;
    %store/vec4 v000001490bdd8bb0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001490bdd8c50_0;
    %store/vec4 v000001490bdd8bb0_0, 0, 32;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001490bcc08c0;
T_19 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001490bdd9330_0, 0, 4;
    %end;
    .thread T_19;
    .scope S_000001490bcc08c0;
T_20 ;
    %wait E_000001490bd05200;
    %load/vec4 v000001490bdd8e30_0;
    %parti/s 4, 22, 6;
    %assign/vec4 v000001490bdd9e70_0, 0;
    %load/vec4 v000001490bdd8e30_0;
    %parti/s 4, 18, 6;
    %assign/vec4 v000001490bdd96f0_0, 0;
    %load/vec4 v000001490bdd8e30_0;
    %parti/s 4, 14, 5;
    %assign/vec4 v000001490bdd9fb0_0, 0;
    %load/vec4 v000001490bdd91f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001490bdd9f10_0, 0;
    %load/vec4 v000001490bdd91f0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000001490bdd8390_0, 0;
    %load/vec4 v000001490bdd91f0_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v000001490bdd9830_0, 0;
    %load/vec4 v000001490bdd8ed0_0;
    %assign/vec4 v000001490bdd86b0_0, 0;
    %load/vec4 v000001490bdd8e30_0;
    %assign/vec4 v000001490bdd9c90_0, 0;
    %load/vec4 v000001490bdd9650_0;
    %assign/vec4 v000001490bdd8f70_0, 0;
    %load/vec4 v000001490bdd9510_0;
    %assign/vec4 v000001490bdd9dd0_0, 0;
    %load/vec4 v000001490bdd91f0_0;
    %assign/vec4 v000001490bdd9ab0_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001490bddd1c0;
T_21 ;
    %wait E_000001490bd064c0;
    %load/vec4 v000001490bddeb80_0;
    %assign/vec4 v000001490bdde4a0_0, 0;
    %load/vec4 v000001490bddddc0_0;
    %assign/vec4 v000001490bdde680_0, 0;
    %load/vec4 v000001490bddd8c0_0;
    %assign/vec4 v000001490bdddfa0_0, 0;
    %load/vec4 v000001490bdddf00_0;
    %assign/vec4 v000001490bddd820_0, 0;
    %load/vec4 v000001490bdde400_0;
    %assign/vec4 v000001490bddde60_0, 0;
    %load/vec4 v000001490bdde0e0_0;
    %assign/vec4 v000001490bdde900_0, 0;
    %load/vec4 v000001490bdde180_0;
    %assign/vec4 v000001490bdddbe0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_000001490bc9db80;
T_22 ;
    %wait E_000001490bd047c0;
    %load/vec4 v000001490bdd78c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000001490bdd7dc0_0;
    %store/vec4 v000001490bdd73c0_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001490bdd7aa0_0;
    %store/vec4 v000001490bdd73c0_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001490bc66ce0;
T_23 ;
    %wait E_000001490bd03980;
    %load/vec4 v000001490bdd7280_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000001490bdd7a00_0, 0;
    %load/vec4 v000001490bdd7280_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001490bdd7640_0, 0;
    %load/vec4 v000001490bdd7280_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v000001490bdd64c0_0, 0;
    %load/vec4 v000001490bdd7280_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000001490bdd7c80_0, 0;
    %load/vec4 v000001490bdd7640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v000001490bdd67e0_0;
    %parti/s 1, 0, 2;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/1 T_23.1, 8;
    %load/vec4 v000001490bdd64c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.3, 10;
    %load/vec4 v000001490bdd67e0_0;
    %parti/s 1, 1, 2;
    %and;
T_23.3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_23.1;
    %flag_get/vec4 8;
    %jmp/1 T_23.0, 8;
    %load/vec4 v000001490bdd7c80_0;
    %or;
T_23.0;
    %assign/vec4 v000001490bdd71e0_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001490bc66b50;
T_24 ;
    %wait E_000001490bd01b80;
    %load/vec4 v000001490bd76c50_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001490bd76110_0, 0, 1;
    %load/vec4 v000001490bd76c50_0;
    %parti/s 1, 1, 2;
    %store/vec4 v000001490bdd6560_0, 0, 1;
    %load/vec4 v000001490bd76c50_0;
    %parti/s 1, 2, 3;
    %store/vec4 v000001490bdd66a0_0, 0, 1;
    %load/vec4 v000001490bd76c50_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000001490bdd6420_0, 0, 1;
    %load/vec4 v000001490bd76c50_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001490bdd7820_0, 0, 1;
    %load/vec4 v000001490bd76c50_0;
    %parti/s 1, 5, 4;
    %store/vec4 v000001490bdd7000_0, 0, 1;
    %load/vec4 v000001490bd76c50_0;
    %parti/s 1, 6, 4;
    %store/vec4 v000001490bdd7140_0, 0, 1;
    %load/vec4 v000001490bd76c50_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001490bdd6b00_0, 0, 1;
    %load/vec4 v000001490bd76c50_0;
    %parti/s 1, 8, 5;
    %store/vec4 v000001490bd76250_0, 0, 1;
    %load/vec4 v000001490bd76c50_0;
    %parti/s 1, 9, 5;
    %store/vec4 v000001490bdd7b40_0, 0, 1;
    %load/vec4 v000001490bd76c50_0;
    %parti/s 1, 10, 5;
    %store/vec4 v000001490bd761b0_0, 0, 1;
    %load/vec4 v000001490bd76c50_0;
    %parti/s 1, 11, 5;
    %store/vec4 v000001490bdd7f00_0, 0, 1;
    %load/vec4 v000001490bd76c50_0;
    %parti/s 1, 12, 5;
    %store/vec4 v000001490bdd7d20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001490bd76ed0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001490bd77010_0, 0, 2;
    %load/vec4 v000001490bd76110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v000001490bd76f70_0;
    %load/vec4 v000001490bd76750_0;
    %add;
    %store/vec4 v000001490bd76ed0_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001490bdd6560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v000001490bd76f70_0;
    %load/vec4 v000001490bd76750_0;
    %sub;
    %store/vec4 v000001490bd76ed0_0, 0, 32;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v000001490bdd66a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v000001490bd76f70_0;
    %load/vec4 v000001490bd76750_0;
    %sub;
    %store/vec4 v000001490bd76ed0_0, 0, 32;
    %load/vec4 v000001490bd76ed0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_24.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.7, 8;
T_24.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_24.7, 8;
 ; End of false expr.
    %blend;
T_24.7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001490bd77010_0, 4, 1;
    %load/vec4 v000001490bd76ed0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_24.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001490bd77010_0, 4, 1;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v000001490bdd6420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %load/vec4 v000001490bd76f70_0;
    %load/vec4 v000001490bd76750_0;
    %mul;
    %store/vec4 v000001490bd76ed0_0, 0, 32;
    %jmp T_24.11;
T_24.10 ;
    %load/vec4 v000001490bdd7820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v000001490bd76f70_0;
    %load/vec4 v000001490bd76750_0;
    %div;
    %store/vec4 v000001490bd76ed0_0, 0, 32;
    %jmp T_24.13;
T_24.12 ;
    %load/vec4 v000001490bdd7000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %load/vec4 v000001490bd76f70_0;
    %load/vec4 v000001490bd76750_0;
    %mod;
    %store/vec4 v000001490bd76ed0_0, 0, 32;
    %jmp T_24.15;
T_24.14 ;
    %load/vec4 v000001490bdd7140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v000001490bd76f70_0;
    %ix/getv 4, v000001490bd76750_0;
    %shiftl 4;
    %store/vec4 v000001490bd76ed0_0, 0, 32;
    %jmp T_24.17;
T_24.16 ;
    %load/vec4 v000001490bdd6b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %load/vec4 v000001490bd76f70_0;
    %ix/getv 4, v000001490bd76750_0;
    %shiftr 4;
    %store/vec4 v000001490bd76ed0_0, 0, 32;
    %jmp T_24.19;
T_24.18 ;
    %load/vec4 v000001490bd76250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.20, 8;
    %load/vec4 v000001490bd76f70_0;
    %ix/getv 4, v000001490bd76750_0;
    %shiftr 4;
    %store/vec4 v000001490bd76ed0_0, 0, 32;
    %jmp T_24.21;
T_24.20 ;
    %load/vec4 v000001490bdd7b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %load/vec4 v000001490bd76f70_0;
    %load/vec4 v000001490bd76750_0;
    %or;
    %store/vec4 v000001490bd76ed0_0, 0, 32;
    %jmp T_24.23;
T_24.22 ;
    %load/vec4 v000001490bd761b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.24, 8;
    %load/vec4 v000001490bd76f70_0;
    %load/vec4 v000001490bd76750_0;
    %and;
    %store/vec4 v000001490bd76ed0_0, 0, 32;
    %jmp T_24.25;
T_24.24 ;
    %load/vec4 v000001490bdd7f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.26, 8;
    %load/vec4 v000001490bd76f70_0;
    %inv;
    %store/vec4 v000001490bd76ed0_0, 0, 32;
    %jmp T_24.27;
T_24.26 ;
    %load/vec4 v000001490bdd7d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.28, 8;
    %load/vec4 v000001490bd76750_0;
    %store/vec4 v000001490bd76ed0_0, 0, 32;
T_24.28 ;
T_24.27 ;
T_24.25 ;
T_24.23 ;
T_24.21 ;
T_24.19 ;
T_24.17 ;
T_24.15 ;
T_24.13 ;
T_24.11 ;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001490bc897b0;
T_25 ;
    %wait E_000001490bd007c0;
    %load/vec4 v000001490bdd6380_0;
    %assign/vec4 v000001490bdd6880_0, 0;
    %load/vec4 v000001490bdd6740_0;
    %assign/vec4 v000001490bdd7320_0, 0;
    %load/vec4 v000001490bdd6600_0;
    %assign/vec4 v000001490bdd6920_0, 0;
    %load/vec4 v000001490bdd6ec0_0;
    %assign/vec4 v000001490bdd80e0_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001490bc85280;
T_26 ;
    %wait E_000001490bd064c0;
    %load/vec4 v000001490bddc060_0;
    %assign/vec4 v000001490bddb5c0_0, 0;
    %load/vec4 v000001490bddb340_0;
    %assign/vec4 v000001490bddb700_0, 0;
    %load/vec4 v000001490bddb520_0;
    %assign/vec4 v000001490bddb7a0_0, 0;
    %load/vec4 v000001490bddbb60_0;
    %assign/vec4 v000001490bddb480_0, 0;
    %load/vec4 v000001490bddb980_0;
    %assign/vec4 v000001490bddbf20_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_000001490bc9dd10;
T_27 ;
    %wait E_000001490bd02880;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001490bdd6d80_0, 0;
    %load/vec4 v000001490bdd70a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001490bdd7780_0, 0;
    %load/vec4 v000001490bdd70a0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000001490bdd76e0_0, 0;
    %load/vec4 v000001490bdd7780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001490bdd6d80_0, 0;
T_27.0 ;
    %load/vec4 v000001490bdd6a60_0;
    %assign/vec4 v000001490bdd7500_0, 0;
    %load/vec4 v000001490bdd75a0_0;
    %assign/vec4 v000001490bdd69c0_0, 0;
    %load/vec4 v000001490bdd6f60_0;
    %assign/vec4 v000001490bdd8b10_0, 0;
    %load/vec4 v000001490bdd6a60_0;
    %assign/vec4 v000001490bdd89d0_0, 0;
    %load/vec4 v000001490bdd6e20_0;
    %assign/vec4 v000001490bdd8a70_0, 0;
    %load/vec4 v000001490bdd70a0_0;
    %assign/vec4 v000001490bdd98d0_0, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001490bd89f50;
T_28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001490bde47c0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001490bde47c0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_000001490bc54610;
T_29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001490bde5120_0, 0, 1;
T_29.0 ;
    %delay 5000, 0;
    %load/vec4 v000001490bde5120_0;
    %inv;
    %store/vec4 v000001490bde5120_0, 0, 1;
    %jmp T_29.0;
    %end;
    .thread T_29;
    .scope S_000001490bc54610;
T_30 ;
    %vpi_call 3 97 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 3 98 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001490bc54610 {0 0 0};
    %end;
    .thread T_30;
    .scope S_000001490bc54610;
T_31 ;
    %delay 150000, 0;
    %vpi_call 3 105 "$finish" {0 0 0};
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "./mux_2x1.v";
    ".\processor_tb.v";
    ".\processor.v";
    "./ALU_cycle.v";
    "./ALU_Module.v";
    "./branchUnit.v";
    "./4_bit_mux2x1.v";
    "./MA_Cycle.v";
    "./OF_Cycle.v";
    "./Calculate_Immx_Branchtarget.v";
    "./ControlUnit.v";
    "./memory.v";
    "./EX_MA_Latch.v";
    "./IF_cycle.v";
    "./instructionMemory.v";
    "./IF_OF_latch.v";
    "./OF_EX_latch.v";
    "./registerFile.v";
