
% Zachary Teper
% MASc Thesis Defence Presentation

\documentclass{beamer}
\usetheme{Madrid}
\usecolortheme{default}

\setbeamertemplate{caption}[numbered]

% Import packages
\usepackage{upgreek}
\usepackage{amsmath}
\usepackage{physics}
\usepackage[english]{babel}
\usepackage{dirtytalk}
\usepackage{graphicx}
\usepackage{textcomp}

% Define macros
\newcommand{\degrees}{$\,^{\circ}$}
\newcommand{\degreesC}{$\,^{\circ}\textrm{C}$}
\newcommand{\registered}{\textsuperscript{\textregistered}\,}
\newcommand{\microamps}{$\upmu$A}
\newcommand{\microns}{$\upmu$m}
\newcommand{\first}{1\textsuperscript{st}}
\newcommand{\second}{2\textsuperscript{nd}}

% Import images
\graphicspath{
{../ut-thesis/images/introduction}
{../ut-thesis/images/background}
{../ut-thesis/images/autobias_system}
{../ut-thesis/images/dco}
{../ut-thesis/images/lc_resonator}
{../ut-thesis/images/qc_general}
{../ut-thesis/plots/autobias_system/simulation}
{../ut-thesis/plots/autobias_system/measurement}
{../ut-thesis/plots/lc_resonator/simulation}
{../ut-thesis/plots/lc_resonator/measurement}
{../ut-thesis/plots/zt_dco/simulation}
{../ut-thesis/plots/zt_dco/measurement}
}

\AtBeginSection[]{
\begin{frame}
\vfill
\centering
\begin{beamercolorbox}[sep=8pt,center,shadow=true,rounded=true]{title}
\usebeamerfont{title}\insertsectionhead\par
\end{beamercolorbox}
\vfill
\end{frame}
}

% Content
\title[MASc Thesis Defence]
{Millimetre-Wave Integrated Circuits for Qubit Spin Control \& Readout in Silicon Quantum Processors}

\subtitle{MASc Thesis Defence}

\author{Zachary Teper}

\institute[UofT] {
Edward S. Rogers Department of Electrical \& Computer Engineering \\
University of Toronto \\
Supervisor: Prof. Sorin Voinigescu
}

\date[September 19\textsuperscript{th}, 2024]{September 19\textsuperscript{th}, 2024}

\logo{\includegraphics[height=0.8cm]{logo_uoft}}

\definecolor{uoftblue}{RGB}{6,41,88}
\setbeamercolor{titlelike}{bg=uoftblue}
\setbeamerfont{title}{series=\bfseries}

\begin{document}

\frame{\titlepage}

\begin{frame}
\frametitle{Agenda}
\tableofcontents
\end{frame}

\section{Introduction \& Background}
% 5 slides

\begin{frame}
\frametitle{Quantum Computing Using Semiconductor Spin Qubits}
\begin{columns}[c]

\begin{column}{0.5\textwidth}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.9\textwidth]{bloch_sphere.png}
\caption{Bloch Sphere}
\label{fig:bloch_sphere}
\end{figure}
\mbox{[Krantz et. al, 2019]}
\end{column}

\begin{column}{0.5\textwidth}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.9\textwidth]{two_qubit_qpu_micrograph.png}
\caption{Two-qubit false-colour QPU micrograph}
\label{fig:two_qubit_qpu_micrograph}
\end{figure}
\mbox{[Mills et. al, 2022]}
\end{column}

\end{columns}
\end{frame}


\begin{frame}
\frametitle{Objective}
\begin{itemize}
\item Explore several FDSOI CMOS circuit designs for qubit spin manipulation and readout
\item Shows measurement and simulation results to justify their worth
\item  Emphasis is on scalability,
to enable the integration of very large numbers of qubits on a QPU, together with their accompanying
electronics.
\end{itemize}
\end{frame}

\begin{frame}
\frametitle{Semiconductor Spin Quantum Computing}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.7\textwidth]{two_qubit_algorithm.png}
\caption{Example of a quantum algorithm with two qubits}
\label{fig:two_qubit_algorithm}
\end{figure}
\mbox{[Pellerano \& Subramanian, 2024]}
\end{frame}

\begin{frame}
\frametitle{Semiconductor Spin Quantum Computing}
\begin{columns}[c]

\begin{column}{0.5\textwidth}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.9\textwidth]{two_qubit_spin_control.png}
\caption{Two qubit spin control, drawn on a Bloch Sphere}
\label{fig:two_qubit_spin_control}
\end{figure}
\mbox{[Pellerano \& Subramanian, 2024]}
\end{column}

\begin{column}{0.5\textwidth}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.7\textwidth]{qpc_reflectometry.png}
\caption{One-port reflectometry experiment on a quantum point contact coupled to a double quantum dot}
\label{fig:qpc_reflectometry}
\end{figure}
\mbox{[Reilly et. al, 2007]}
\end{column}

\end{columns}
\end{frame}

\begin{frame}
\frametitle{Quantum Computer System Architecture}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.7\textwidth]{cryo_cmos_block_diagram.png}
\caption{Block diagram of current and future configurations for scalable quantum computers with cryogenic integrated circuits}
\label{fig:cryo_cmos_block_diagram}
\end{figure}
\mbox{[Pellerano \& Subramanian, 2024]}
\end{frame}

\begin{frame}
\frametitle{Fully-Depleted Silicon-On-Insulator Technology}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.7\textwidth]{22fdx_cross_section.png}
\caption{Cross section of NMOS and PMOS transistors in 22FDX\registered}
\label{fig:22fdx_cross_section}
\end{figure}
\mbox{[Bonen et. al, 2022]}
\end{frame}

\begin{frame}
\frametitle{Fully-Depleted Silicon-On-Insulator Technology}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.9\textwidth]{vt_vs_vbg.png}
\caption{Measured threshold voltage versus backgate voltage for a 40 x 18 nm x 590 nm transistor}
\label{fig:vt_vs_vbg}
\end{figure}
\mbox{[Bonen et. al, 2022]}
\end{frame}

\section{Temperature Insensitive DC Auto-Biasing in FDSOI CMOS}
% 5 slides

\begin{frame}
\frametitle{CMOS Inverters: The Basic Circuit Building Block}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.7\textwidth]{sb_qubit_readout_tia.png}
\caption{Schematic of a qubit readout TIA; an example of an analog amplifier which relies on CMOS inverter-based circuits and must work reliably at cryogenic temperatures}
\label{fig:sb_qubit_readout_tia}
\end{figure}
\mbox{[Bonen, 2020]}
\end{frame}

\begin{frame}
\frametitle{CMOS Current Matching using Backgates}
\begin{figure}[htpb]
\centering
\includegraphics[scale=0.5]{lucy_backgate_circuit.png}
\caption{Backgate setting replica circuit}
\label{fig:lucy_backgate_circuit}
\end{figure}
\mbox{[Wu, 2022]}
\end{frame}

\begin{frame}
\frametitle{Feedback Circuit for Setting Backgates}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.6\textwidth]{autobias_system_schematic.png}
\caption{Auto-biasing circuit schematic.  $V_{\textrm{ddm}}$ is the replica mirror supply, nominally equal to 0.8 V. $V_{\textrm{ddc}}$ is the target circuit supply, nominally equal to 0.8 V.}
\label{fig:autobias_system_schematic}
\end{figure}
\end{frame}

\begin{frame}
\frametitle{Rail-to-Rail Op Amp Design}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.8\textwidth]{opamp_schematic.png}
\caption{CMOS rail-to-rail op amp schematic. All devices have 300 nm gate lengths. All NMOS devices have 1.8 V backgates, and all PMOS devices have 0 V backgates. All transistors are of the EGSLVT (thick-oxide, maximum 1.8 V, super-low $|V_{\textrm{t}}|$) flavour.}
\label{fig:opamp_schematic}
\end{figure}
\end{frame}

\begin{frame}
\frametitle{Rail-to-Rail Op Amp Design}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.8\textwidth]{opamp_operating_point.png}
\caption{CMOS rail-to-rail op amp operating points. All devices have 300 nm gate lengths. All NMOS devices have 1.8 V backgates, and all PMOS devices have 0 V backgates. All transistors are of the EGSLVT (thick-oxide, maximum 1.8 V, super-low $|V_{\textrm{t}}|$) flavour.}
\label{fig:opamp_operating_point}
\end{figure}
\end{frame}

\begin{frame}
\frametitle{Laboratory Measurements}
\begin{columns}[c]

\begin{column}{0.5\textwidth}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.9\textwidth]{jds_vs_independent_temp_0p8V.png}
\caption[Measured target circuit current density versus temperature]{Measured target circuit current density versus temperature, with 0.8 V supply voltage.}
\label{fig:jds_vs_independent_temp_0p8V}
\end{figure}
\end{column}

\begin{column}{0.5\textwidth}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.9\textwidth]{voltage_vs_independent_temp_0p8V.png}
\caption[Measured target circuit output voltage versus temperature]{Measured target circuit output voltage versus temperature, with 0.8 V supply voltage.}
\label{fig:voltage_vs_independent_temp_0p8V}
\end{figure}
\end{column}

\end{columns}
\end{frame}

\begin{frame}
\frametitle{Laboratory Measurements}
\begin{columns}[c]

\begin{column}{0.5\textwidth}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.9\textwidth]{jds_vs_independent_temp_0p8V_sim_vs_measurement.png}
\caption{Comparison of simulated and measured current density of the target circuit, for $J_{mirror}$ = 250 $\upmu$A/$\upmu$m and 0.8 V supply voltage}
\label{fig:jds_vs_independent_temp_0p8V_sim_vs_measurement}
\end{figure}
\end{column}

\begin{column}{0.5\textwidth}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.9\textwidth]{vout_vs_independent_temp_0p8V_sim_vs_measurement.png}
\caption{Comparison of simulated and measured output voltage of the target circuit, for $J_{mirror}$ = 250 $\upmu$A/$\upmu$m and 0.8 V supply voltage}
\label{fig:vout_vs_independent_temp_0p8V_sim_vs_measurement}
\end{figure}
\end{column}

\end{columns}
\end{frame}

\section{LC Resonant Circuits for Qubit Spin Readout}
% 5 slides

\begin{frame}
\frametitle{Reflectometry Readout Techniques \& Requirements}

\begin{equation}
\label{eqn:set_capacitance}
C_s = C_{geometry} + C_{quantum} + C_{tunnelling}
\end{equation}

\begin{equation}
\label{eqn:quantum_capacitance}
C_{quantum} = q^2 \frac{\partial N}{\partial \mu} = q^2 \lim_{T\to 0}  \rho(E_F)
\end{equation}

\begin{equation}
\label{eqn:tunnelling_capacitance1}
C_{tunnelling} = \frac{(q\alpha)^2}{k_B T} \frac{R_K}{R_T} \frac{\epsilon_0}{h\gamma} \frac{\gamma^2}{\gamma^2 + \omega^2}\textrm{arsinh}(\frac{\epsilon_0}{k_B T})
\end{equation}

\begin{equation}
\label{eqn:tunnelling_capacitance2}
\gamma = \frac{R_K}{R_T} \frac{\epsilon_0}{h} \textrm{coth}(\frac{\epsilon_0}{2k_B T})
\end{equation}

\mbox{[Vigneau et. al, 2023]}
\end{frame}

\begin{frame}
\frametitle{Reflectometry Readout Techniques \& Requirements}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.8\textwidth]{sv_iqubits_reflectometry.png}
\caption{Reflectometry architecture for a 1-dimensional qubit array, with a dedicated inductor for each qubit}
\label{fig:sv_iqubits_reflectometry}
\end{figure}
\mbox{[Voinigescu, 2024]}
\end{frame}

\begin{frame}
\frametitle{12-bit Minimum Sized Unit Varactor Array}
\begin{columns}[c]
\begin{column}{0.5\textwidth}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.9\textwidth]{varactor_12bit_layout.png}
\caption{Layout of the entire 12-bit varactor}
\label{fig:varactor_12bit_layout}
\end{figure}
\end{column}

\begin{column}{0.5\textwidth}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.9\textwidth]{varactor_4bit_layout.png}
\caption{Layout of the lowest 4 bits of the 12-bit varactor}
\label{fig:varactor_4bit_layout}
\end{figure}
\end{column}
\end{columns}
\end{frame}

\begin{frame}
\frametitle{12-bit Minimum Sized Unit Varactor Array}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.5\textwidth]{zt_unit_varactor.png}
\caption{Simulation (without extracted parasitics) of the 12-bit varactor when adjusting the control voltage of the first 2 LSBs. The overall change in capacitance caused by the \first \, LSB is 18.4 aF. The overall change in capacitance caused by the \second \, LSB is 37.5 aF. In this simulation, the backgate voltage is zero, the top gate voltage is 0.4 V, and the 10 MSBs are set to 0.8 V.}
\label{fig:unit_varactor}
\end{figure}
\end{frame}

\begin{frame}
\frametitle{Phase Sensitivity}
\begin{equation}
\label{eqn:phase_definition}
\phi = phase\{-Y_{12}\}
\end{equation}

\begin{equation}
\label{eqn:phase_sensitivity_quantum}
Phase\:Sensitivity\:(f) = \frac{\phi_{\ket{\uparrow}}(f) - \phi_{\ket{\downarrow}}(f)}{C_{\ket{\uparrow}} - C_{\ket{\downarrow}}} = \frac{\Delta \phi}{\Delta C}(f)
\end{equation}

\begin{equation}
\label{eqn:phase_sensitivity_varactor}
Phase\:Sensitivity\:(f) = \frac{\phi_{+0.8\:V}(f) - \phi_{-0.4\:V}(f)}{C_{+0.8\:V} - C_{-0.4\:V}} = \frac{\Delta \phi}{\Delta C}(f)
\end{equation}

\begin{equation}
\label{eqn:parallel_rlc_ps_result}
\boxed{PS(\omega_r) = -\omega_r R = -Q/C}
\end{equation}
\end{frame}

\begin{frame}
\frametitle{Measured Resonance Frequency}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.5\textwidth]{zt_measured_tuning_range.png}
\caption{Measured and simulated tuning range, with respect to the MSB control voltage. The measured tuning range is 47.45 GHz to 63.40 GHz (28.8 \%).}
\label{fig:measured_tuning_range}
\end{figure}
\end{frame}

\begin{frame}
\frametitle{Measured Phase Sensitivity}
\begin{columns}[c]
\begin{column}{0.5\textwidth}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.9\textwidth]{zt_phase_b1_measured.png}
\caption{Measured LC resonator phase with respect to the \first \, LSB control voltage.}
\label{fig:phase_b1_measured}
\end{figure}
\end{column}

\begin{column}{0.5\textwidth}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.9\textwidth]{zt_phase_sensitivity_b1_measured.png}
\caption{Measured PS with respect to frequency and the \first \, LSB control voltage. The PS is calculated by dividing the difference in phase between the highest and lowest voltage by 20 aF}
\label{fig:phase_sensitivity_b1_measured}
\end{figure}
\end{column}

\end{columns}
\end{frame}

\begin{frame}
\frametitle{Measured Phase Sensitivity}
\begin{columns}[c]
\begin{column}{0.5\textwidth}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.9\textwidth]{zt_phase_b2_measured.png}
\caption{Measured LC resonator phase with respect to the \second \, LSB control voltage.}
\label{fig:phase_b2_measured}
\end{figure}
\end{column}

\begin{column}{0.5\textwidth}
\begin{figure}[htpb]
\centering
\includegraphics[width=0.9\textwidth]{zt_phase_sensitivity_b2_measured.png}
\caption{Measured PS with respect to frequency and the \second \, LSB control voltage. The PS is calculated by dividing the difference in phase between the highest and lowest voltage by 40 aF}
\label{fig:phase_sensitivity_b2_measured}
\end{figure}
\end{column}

\end{columns}
\end{frame}

\section{Frequency Generation for Qubit Spin Control}
% 5 slides

\begin{frame}
\frametitle{Frequency Sources in Quantum Computing}
frequency sources
\end{frame}

\begin{frame}
\frametitle{Oscillator Tuning Range}
tuning range
\end{frame}

\begin{frame}
\frametitle{Design of a CMOS Cross-Coupled DCO}
DCO design
\end{frame}

\begin{frame}
\frametitle{Measured Tuning Range \& Spectra}
tuning range
\end{frame}

\begin{frame}
\frametitle{Comparison with Previous DCO Designs}
comparison
\end{frame}

\section{Conclusion}

\begin{frame}
\frametitle{Conclusion}
conclusion, future work
\end{frame}

\begin{frame}
\frametitle{High-Temperature Quantum Computing}
XXX insert this is fine meme
\end{frame}

\begin{frame}
\frametitle{References}
\begin{enumerate}
\item 1 Krantz
\item 2 Mills
\item 3
\end{enumerate}
\end{frame}

\begin{frame}
\frametitle{Questions}
The presenter is now open to questions from the committee
\end{frame}

%\begin{block}{Remark}
%Sample text
%\end{block}
%
%\begin{alertblock}{Important theorem}
%Sample text in red box
%\end{alertblock}
%
%\begin{examples}
%Sample text in green box. The title of the block is ``Examples".
%\end{examples}

\end{document}