Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file /home/brb/lapo/incRam/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:coreutil - couldn't open
   "/home/brb/lapo/incRam/tmp/_cg/_dbg/xil_27.out": no such file or directory
       while executing
   "open ${outFileName} r"
       (procedure "::xilinx::GeneratorUtils::readOutFile" line 17)
       invoked from within
   "::xilinx::GeneratorUtils::readOutFile $componentInstanceID $outFileName"
       (procedure "main" line 40)
       invoked from within
   "main $argc $argv"
       invoked from within
   "return [main $argc $argv]"
       (file
   "/opt/Xilinx/14.7/ISE_DS/ISE/coregen/repository/xilinx.com/generators/customi
   zation_generator_v1_0.tcl" line 58)ERROR:sim - Unable to evaluate Tcl file:
   /opt/Xilinx/14.7/ISE_DS/ISE/coregen/repository/xilinx.com/generators/customiz
   ation_generator_v1_0.tcl
ERROR:sim - Failed executing Tcl generator.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
ERROR:sim - User configuration exceeds BRAM count in the selected
   deviceERROR:sim - User configuration exceeds BRAM count in the selected
   device/usr/lib/firefox/firefox:
   /opt/Xilinx/14.7/ISE_DS/ISE//lib/lin64/libstdc++.so.6: version
   `GLIBCXX_3.4.21' not found (required by /usr/lib/firefox/firefox)
Cancelled executing Tcl generator.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'golden_bus_ROM'...
Applying external generics to 'golden_bus_ROM'...
Delivering associated files for 'golden_bus_ROM'...
Delivering EJava files for 'golden_bus_ROM'...
Generating implementation netlist for 'golden_bus_ROM'...
INFO:sim - Pre-processing HDL files for 'golden_bus_ROM'...
Running synthesis for 'golden_bus_ROM'
Running ngcbuild...
Writing VHO instantiation template for 'golden_bus_ROM'...
Writing VHDL behavioral simulation model for 'golden_bus_ROM'...
WARNING:sim - Overwriting existing file
   /home/brb/lapo/incRam/tmp/_cg/golden_bus_ROM/doc/blk_mem_gen_v7_3_vinfo.html
   with file from view xilinx_documentation
Delivered 1 file into directory /home/brb/lapo/incRam/tmp/_cg/golden_bus_ROM
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'golden_bus_ROM'...
Generating ISE project...
XCO file found: golden_bus_ROM.xco
XMDF file found: golden_bus_ROM_xmdf.tcl
Adding /home/brb/lapo/incRam/tmp/_cg/golden_bus_ROM.asy -view all -origin_type
imported
Adding /home/brb/lapo/incRam/tmp/_cg/golden_bus_ROM.ngc -view all -origin_type
created
Checking file "/home/brb/lapo/incRam/tmp/_cg/golden_bus_ROM.ngc" for project
device match ...
File "/home/brb/lapo/incRam/tmp/_cg/golden_bus_ROM.ngc" device information
matches project device.
Adding /home/brb/lapo/incRam/tmp/_cg/golden_bus_ROM.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/brb/lapo/incRam/tmp/_cg/golden_bus_ROM.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/brb/lapo/incRam/tmp/_cg/golden_bus_ROM.vho -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/golden_bus_ROM"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'golden_control_ROM'...
Applying external generics to 'golden_control_ROM'...
Delivering associated files for 'golden_control_ROM'...
Delivering EJava files for 'golden_control_ROM'...
Generating implementation netlist for 'golden_control_ROM'...
INFO:sim - Pre-processing HDL files for 'golden_control_ROM'...
Running synthesis for 'golden_control_ROM'
Running ngcbuild...
Writing VHO instantiation template for 'golden_control_ROM'...
Writing VHDL behavioral simulation model for 'golden_control_ROM'...
WARNING:sim - Overwriting existing file
   /home/brb/lapo/incRam/tmp/_cg/golden_control_ROM/doc/blk_mem_gen_v7_3_vinfo.h
   tml with file from view xilinx_documentation
Delivered 1 file into directory /home/brb/lapo/incRam/tmp/_cg/golden_control_ROM
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'golden_control_ROM'...
Generating ISE project...
XCO file found: golden_control_ROM.xco
XMDF file found: golden_control_ROM_xmdf.tcl
Adding /home/brb/lapo/incRam/tmp/_cg/golden_control_ROM.asy -view all
-origin_type imported
Adding /home/brb/lapo/incRam/tmp/_cg/golden_control_ROM.ngc -view all
-origin_type created
Checking file "/home/brb/lapo/incRam/tmp/_cg/golden_control_ROM.ngc" for project
device match ...
File "/home/brb/lapo/incRam/tmp/_cg/golden_control_ROM.ngc" device information
matches project device.
Adding /home/brb/lapo/incRam/tmp/_cg/golden_control_ROM.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/brb/lapo/incRam/tmp/_cg/golden_control_ROM.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/brb/lapo/incRam/tmp/_cg/golden_control_ROM.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/golden_control_ROM"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
