CFG_CHK_DS	,	V_115
spin_lock_init	,	F_79
CFG_BLK_LEN_MASK	,	V_119
shift	,	V_62
"Unhandled IRQ: Response error\n"	,	L_19
CLK_TX_PHASE_MASK	,	V_79
ENOSYS	,	V_200
CLK_DIVIDER_ROUND_CLOSEST	,	V_74
CMD_CFG_RESP_128	,	V_123
ios	,	V_90
cfg_div_clk	,	V_44
CLK_RX_PHASE_MASK	,	V_81
supply	,	V_96
"read"	,	L_27
mmc_get_dma_dir	,	F_14
dev	,	V_42
len	,	V_138
NSEC_PER_MSEC	,	V_5
dma_map_sg	,	F_12
blksz	,	V_117
ARRAY_SIZE	,	F_34
sd_emmc_desc	,	V_130
meson_mmc_irq_thread	,	F_68
for_each_sg	,	F_7
err_div_clk	,	V_218
mmc_op_multi	,	F_5
max_blk_count	,	V_221
MMC_TIMING_MMC_HS400	,	V_114
"core"	,	L_31
MMC_RSP_PRESENT	,	V_121
__clk_get_name	,	F_30
meson_mmc_desc_chain_transfer	,	F_54
stop	,	V_13
CLK_DIVIDER_ONE_BASED	,	V_73
meson_mmc_set_response_bits	,	F_53
GFP_KERNEL	,	V_227
MMC_POWER_ON	,	V_102
devm_clk_register	,	F_33
IRQ_SDIO	,	V_188
""	,	L_26
IRQ_NONE	,	V_175
MUX_CLK_NUM_PARENTS	,	V_49
regval	,	V_88
mux_clk	,	V_67
"error parsing DT: %d\n"	,	L_29
CFG_AUTO_CLK	,	V_87
irq_en	,	V_171
IRQ_DESC_ERR	,	V_183
"Unhandled IRQ: Response timeout\n"	,	L_20
"%s#div"	,	L_9
"Unhandled IRQ: Descriptor error\n"	,	L_18
mmc_regulator_get_supply	,	F_80
wmb	,	F_61
dma_alloc_coherent	,	F_86
use_desc_chain_mode	,	V_20
min	,	F_3
sg	,	V_18
MMC_TIMING_UHS_DDR50	,	V_112
arg	,	V_142
IRQ_END_OF_CHAIN	,	V_189
CFG_BUS_WIDTH_1	,	V_104
MMC_RSP_BUSY	,	V_127
scatterlist	,	V_17
devm_ioremap_resource	,	F_83
cfg	,	V_35
i	,	V_19
irq	,	V_169
IRQ_DESC_TIMEOUT	,	V_187
regs	,	V_39
tx_phase	,	V_80
SD_EMMC_CMD_TIMEOUT_DATA	,	V_6
meson_mmc_remove	,	F_90
"change clock rate %u -&gt; %lu\n"	,	L_3
"dma_map_sg failed"	,	L_2
SD_EMMC_CFG_BLK_SIZE	,	V_205
"divider requested rate %lu != actual rate %u\n"	,	L_5
IRQ_WAKE_THREAD	,	V_191
orig	,	V_93
"\tblksz %u blocks %u flags 0x%08x (%s%s)"	,	L_24
timeout_ns	,	V_4
tp	,	V_77
"Invalid ios-&gt;bus_width: %u.  Setting to 4.\n"	,	L_11
blksz_old	,	V_118
platform_device	,	V_206
ERR_PTR	,	F_28
meson_mmc_request	,	F_62
"Unhandled IRQ: RXD error\n"	,	L_16
dev_dbg	,	F_22
opcode	,	V_9
SD_EMMC_CLOCK	,	V_61
xfer_bytes	,	V_149
clk_reg	,	V_51
reg	,	V_60
descs_dma_addr	,	V_146
SD_EMMC_STATUS	,	V_178
actual_clock	,	V_43
vqmmc	,	V_98
"Unhandled IRQ: Descriptor timeout\n"	,	L_21
CFG_DDR	,	V_110
platform_get_irq	,	F_84
ret	,	V_34
res	,	V_209
mmc_add_host	,	F_87
CFG_BUS_WIDTH_4	,	V_106
SD_EMMC_CFG_RESP_TIMEOUT	,	V_202
PTR_ERR_OR_ZERO	,	F_36
CFG_BUS_WIDTH_8	,	V_108
meson_mmc_start_cmd	,	F_58
CMD_CFG_TIMEOUT_MASK	,	V_154
clk_mux_ops	,	V_56
CLK_ALWAYS_ON	,	V_85
meson_host	,	V_31
ilog2	,	F_52
core_clk	,	V_213
clk_get_rate	,	F_24
ETIMEDOUT	,	V_186
IRQ_EN_MASK	,	V_216
clk_name	,	V_47
ops	,	V_55
dma_rmb	,	F_59
SD_EMMC_CMD_CFG	,	V_160
needs_pre_post_req	,	V_164
"Missing clock %s\n"	,	L_7
meson_mmc_bounce_buf_read	,	F_10
sg_dma_address	,	F_56
name	,	V_53
START_DESC_BUSY	,	V_147
vmmc	,	V_97
CLK_PHASE_270	,	V_198
"Unknown IRQ! status=0x%04x: MMC CMD%u arg=0x%08x flags=0x%08x stop=%d\n"	,	L_23
platform_get_resource	,	F_82
meson_mmc_pre_req	,	F_11
desc	,	V_131
dev_set_drvdata	,	F_78
CLK_PHASE_0	,	V_197
mmc	,	V_15
"clkin%d"	,	L_6
"failed to enable vqmmc regulator\n"	,	L_10
bytes_xfered	,	V_152
mmc_alloc_host	,	F_77
SD_EMMC_CMD_ARG	,	V_163
CFG_BUS_WIDTH_MASK	,	V_109
roundup_pow_of_two	,	F_2
CMD_CFG_NO_CMD	,	V_140
timeout	,	V_3
dev_err	,	F_15
SD_EMMC_CMD_RSP	,	V_162
caps	,	V_219
"Spurious IRQ! status=0x%08x, irq_en=0x%08x\n"	,	L_15
power_mode	,	V_94
CMD_CFG_DATA_WR	,	V_135
cfg_div	,	V_70
"write"	,	L_25
CFG_RESP_TIMEOUT_MASK	,	V_201
clk_divider_ops	,	V_68
clk_div_parents	,	V_50
mask	,	V_64
CLK_DIV_MAX	,	V_84
meson_mmc_desc_chain_mode	,	F_9
max_blk_size	,	V_223
devm_clk_get	,	F_26
CLK_SRC_MASK	,	V_63
CLK_DIVIDER_ALLOW_ZERO	,	V_75
mmc_of_parse	,	F_81
mmc_data	,	V_1
mmc_host	,	V_14
clk_rate	,	V_33
blocks	,	V_136
start	,	V_133
clk_disable_unprepare	,	F_40
spin_unlock	,	F_67
mmc_remove_host	,	F_92
CFG_STOP_CLOCK	,	V_41
"unaligned scatterlist buffer\n"	,	L_1
rx_phase	,	V_82
max_segs	,	V_224
host_cookie	,	V_23
EILSEQ	,	V_181
meson_mmc_probe	,	F_76
parent_names	,	V_57
CMD_CFG_RESP_NUM	,	V_124
current_clock	,	V_38
regulator_enable	,	F_46
SD_EMMC_CMD_RSP2	,	V_167
SD_EMMC_CMD_RSP1	,	V_168
SD_EMMC_CMD_RSP3	,	V_166
ENOMEM	,	V_210
max_req_size	,	V_222
dev_get_drvdata	,	F_91
next_cmd	,	V_192
"failed to get interrupt resource.\n"	,	L_30
CLK_PHASE_180	,	V_214
dev_info	,	F_71
meson_mmc_post_req	,	F_16
hw	,	V_66
"%s: SD_EMMC_CFG: 0x%08x -&gt; 0x%08x\n"	,	L_12
__bf_shf	,	F_32
CMD_CFG_DATA_IO	,	V_153
SD_EMMC_START	,	V_148
devm_request_threaded_irq	,	F_85
CMD_CFG_BLOCK_MODE	,	V_137
lock	,	V_176
CMD_CFG_R1B	,	V_128
IRQ_RESP_TIMEOUT	,	V_185
doing_retune	,	V_199
val	,	V_92
init	,	V_46
clk	,	V_52
bus_width	,	V_91
meson_mmc_read_resp	,	F_63
MMC_POWER_OFF	,	V_95
regulator_disable	,	F_45
CMD_CFG_RESP_NOCRC	,	V_126
IRQ_HANDLED	,	V_174
err_core_clk	,	V_215
CLK_CORE_PHASE_MASK	,	V_76
f_min	,	V_37
SD_EMMC_PRE_REQ_DONE	,	V_27
mmc_ios	,	V_89
__func__	,	V_116
dma_unmap_sg	,	F_17
cmd	,	V_8
WARN_ONCE	,	F_8
__builtin_popcountl	,	F_35
mmc_dev	,	F_13
bounce_buf_size	,	V_155
status	,	V_172
SD_EMMC_DESC_CHAIN_MODE	,	V_24
CMD_CFG_NO_RESP	,	V_129
MMC_SET_BLOCK_COUNT	,	V_10
MMC_RSP_CRC	,	V_125
flags	,	V_25
err_bounce_buf	,	V_228
IRQ_RXD_ERR_MASK	,	V_180
MMC_DATA_READ	,	V_26
out	,	V_179
CMD_CFG_CMD_INDEX_MASK	,	V_150
mmc_regulator_set_ocr	,	F_44
"Unhandled IRQ: TXD error\n"	,	L_17
CMD_CFG_END_OF_CHAIN	,	V_145
is_power_of_2	,	F_51
"(re)tuning...\n"	,	L_28
clk_round_rate	,	F_39
IRQ_TXD_ERR	,	V_182
mmc_free_host	,	F_89
mmc_send_tuning	,	F_72
CMD_CFG_OWNER	,	V_151
table	,	V_65
clk_prepare_enable	,	F_38
meson_mmc_clk_set	,	F_18
err	,	V_30
raw_status	,	V_173
cmd_arg	,	V_141
cmd_cfg	,	V_120
sg_copy_from_buffer	,	F_69
EPROBE_DEFER	,	V_54
max_seg_size	,	V_226
mrq	,	V_11
num_parents	,	V_58
CFG_CLK_ALWAYS_ON	,	V_86
bounce_buf	,	V_156
EINVAL	,	V_195
CLK_SET_RATE_PARENT	,	V_69
CLK_DIV_MASK	,	V_71
"Unable to map allocate DMA bounce buffer.\n"	,	L_32
meson_mmc_set_tuning_params	,	F_41
vdd	,	V_101
width	,	V_72
dma_free_coherent	,	F_88
core_phase	,	V_78
meson_mmc_get_transfer_mode	,	F_6
FIELD_PREP	,	F_37
IRQ_RESP_ERR	,	V_184
data	,	V_2
cmd_resp	,	V_143
sg_copy_to_buffer	,	F_60
SD_EMMC_CMD_DAT	,	V_161
meson_tuning_params	,	V_193
clk_init_data	,	V_45
meson_mmc_get_cd	,	F_73
SD_EMMC_CFG_CMD_GAP	,	V_204
meson_mmc_clk_init	,	F_25
pdev	,	V_207
meson_mmc_set_blksz	,	F_49
CMD_DATA_MASK	,	V_158
u32	,	T_1
"Unable to set cfg_div_clk to %lu. ret=%d\n"	,	L_4
host	,	V_32
SD_IO_RW_EXTENDED	,	V_21
MMC_CAP_CMD23	,	V_220
CLK_SRC_XTAL	,	V_83
mmc_gpio_get_cd	,	F_74
mmc_command	,	V_7
vqmmc_enabled	,	V_99
IRQ_RESP_STATUS	,	V_190
offset	,	V_22
SD_EMMC_CMD_TIMEOUT	,	V_159
resource	,	V_208
timing	,	V_111
cmd_data	,	V_144
meson_mmc_cfg_init	,	F_75
PTR_ERR	,	F_29
tp_old	,	V_194
meson_mmc_execute_tuning	,	F_70
"Allocating descriptor DMA buffer failed\n"	,	L_33
descs	,	V_132
bounce_dma_addr	,	V_157
meson_mmc_irq	,	F_64
meson_mmc_get_timeout_msecs	,	F_1
meson_mmc_set_ios	,	F_43
MMC_TIMING_MMC_DDR52	,	V_113
"%s: update blk_len %d -&gt; %d\n"	,	L_14
mmc_request_done	,	F_48
clk_set_rate	,	F_23
SD_EMMC_IRQ_EN	,	V_177
sg_len	,	V_29
free_host	,	V_211
f_max	,	V_36
"Unhandled IRQ: SDIO.\n"	,	L_22
FIELD_GET	,	F_50
MMC_DATA_WRITE	,	V_134
"blksz %u is not a power of 2\n"	,	L_13
SD_EMMC_CFG	,	V_40
CFG_RC_CC_MASK	,	V_203
mux	,	V_59
CMD_CFG_LENGTH_MASK	,	V_139
IRQF_SHARED	,	V_217
MMC_BUS_WIDTH_4	,	V_105
spin_lock	,	F_65
IORESOURCE_MEM	,	V_212
MMC_BUS_WIDTH_8	,	V_107
dev_name	,	F_31
meson_mmc_ops	,	V_229
readl	,	F_20
MMC_BUS_WIDTH_1	,	V_103
cmd_error	,	V_196
writel	,	F_21
MMC_RSP_136	,	V_122
resp	,	V_165
irqreturn_t	,	T_2
sg_count	,	V_28
meson_mmc_get_next_command	,	F_4
mmc_request	,	V_16
WARN_ON	,	F_19
"%s#mux"	,	L_8
dev_warn	,	F_66
sg_dma_len	,	F_55
mmc_priv	,	F_42
dev_id	,	V_170
SD_EMMC_DESC_BUF_LEN	,	V_225
sbc	,	V_12
dma_wmb	,	F_57
MMC_POWER_UP	,	V_100
mux_parent_names	,	V_48
meson_mmc_request_done	,	F_47
IS_ERR	,	F_27
