From 259ea199e5c48c33794a45ef60190fbc64d18179 Mon Sep 17 00:00:00 2001
From: Jianhui Wang <wjh@rock-chips.com>
Date: Wed, 9 Dec 2020 15:51:06 +0800
Subject: [PATCH] arm64: rockchip: dts: enable pcie for rk356x evb

Signed-off-by: Jianhui Wang <wjh@rock-chips.com>
Change-Id: I31906f667315e67f633e2cd98d832731540e8131
---
 arch/arm64/boot/dts/rockchip/rk3566-evb1-ddr4-v10.dtsi |  4 ++--
 arch/arm64/boot/dts/rockchip/rk3566-evb2-lp4x-v10.dtsi |  4 ++--
 arch/arm64/boot/dts/rockchip/rk3566-evb3-ddr3-v10.dtsi |  4 ----
 arch/arm64/boot/dts/rockchip/rk3568-evb1-ddr4-v10.dtsi |  4 ++--
 arch/arm64/boot/dts/rockchip/rk3568-evb2-lp4x-v10.dtsi |  6 +++---
 arch/arm64/boot/dts/rockchip/rk3568-evb6-ddr3-v10.dtsi | 10 +++++-----
 6 files changed, 14 insertions(+), 18 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk3566-evb1-ddr4-v10.dtsi b/arch/arm64/boot/dts/rockchip/rk3566-evb1-ddr4-v10.dtsi
index 97012250356e..2de69e2c280c 100644
--- a/arch/arm64/boot/dts/rockchip/rk3566-evb1-ddr4-v10.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3566-evb1-ddr4-v10.dtsi
@@ -52,7 +52,7 @@
 };
 
 &combphy2_psq {
-	status = "disabled";
+	status = "okay";
 };
 
 &csi_dphy {
@@ -264,7 +264,7 @@
 &pcie2x1 {
 	reset-gpios = <&gpio1 RK_PB2 GPIO_ACTIVE_HIGH>;
 	vpcie3v3-supply = <&pcie20_3v3>;
-	status = "disabled";
+	status = "okay";
 };
 
 &pdm {
diff --git a/arch/arm64/boot/dts/rockchip/rk3566-evb2-lp4x-v10.dtsi b/arch/arm64/boot/dts/rockchip/rk3566-evb2-lp4x-v10.dtsi
index 3708772e5b5f..6c47a166f131 100644
--- a/arch/arm64/boot/dts/rockchip/rk3566-evb2-lp4x-v10.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3566-evb2-lp4x-v10.dtsi
@@ -50,7 +50,7 @@
 };
 
 &combphy2_psq {
-	status = "disabled";
+	status = "okay";
 };
 
 &csi_dphy {
@@ -280,7 +280,7 @@
 &pcie2x1 {
 	reset-gpios = <&gpio1 RK_PB2 GPIO_ACTIVE_HIGH>;
 	vpcie3v3-supply = <&pcie20_3v3>;
-	status = "disabled";
+	status = "okay";
 };
 
 &pinctrl {
diff --git a/arch/arm64/boot/dts/rockchip/rk3566-evb3-ddr3-v10.dtsi b/arch/arm64/boot/dts/rockchip/rk3566-evb3-ddr3-v10.dtsi
index d2f0dd8d55fc..2dd88f4887dd 100644
--- a/arch/arm64/boot/dts/rockchip/rk3566-evb3-ddr3-v10.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3566-evb3-ddr3-v10.dtsi
@@ -259,10 +259,6 @@
 	status = "disabled";
 };
 
-&pcie2x1 {
-	status = "disabled";
-};
-
 &pdm {
 	status = "disabled";
 	pinctrl-names = "default";
diff --git a/arch/arm64/boot/dts/rockchip/rk3568-evb1-ddr4-v10.dtsi b/arch/arm64/boot/dts/rockchip/rk3568-evb1-ddr4-v10.dtsi
index 0a864bcac8a9..e2af274fba64 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568-evb1-ddr4-v10.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3568-evb1-ddr4-v10.dtsi
@@ -358,13 +358,13 @@
 };
 
 &pcie30phy {
-	status = "disabled";
+	status = "okay";
 };
 
 &pcie3x2 {
 	reset-gpios = <&gpio2 RK_PD6 GPIO_ACTIVE_HIGH>;
 	vpcie3v3-supply = <&pcie30_3v3>;
-	status = "disabled";
+	status = "okay";
 };
 
 &pinctrl {
diff --git a/arch/arm64/boot/dts/rockchip/rk3568-evb2-lp4x-v10.dtsi b/arch/arm64/boot/dts/rockchip/rk3568-evb2-lp4x-v10.dtsi
index 7774ccff2451..5e46fa551b5b 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568-evb2-lp4x-v10.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3568-evb2-lp4x-v10.dtsi
@@ -246,17 +246,17 @@
 &pcie2x1 {
 	reset-gpios = <&gpio1 RK_PB2 GPIO_ACTIVE_HIGH>;
 	vpcie3v3-supply = <&pcie20_3v3>;
-	status = "disabled";
+	status = "okay";
 };
 
 &pcie30phy {
-	status = "disabled";
+	status = "okay";
 };
 
 &pcie3x2 {
 	reset-gpios = <&gpio0 RK_PC6 GPIO_ACTIVE_HIGH>;
 	vpcie3v3-supply = <&pcie30_3v3>;
-	status = "disabled";
+	status = "okay";
 };
 
 &pinctrl {
diff --git a/arch/arm64/boot/dts/rockchip/rk3568-evb6-ddr3-v10.dtsi b/arch/arm64/boot/dts/rockchip/rk3568-evb6-ddr3-v10.dtsi
index 46c53945eb96..295808632d6e 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568-evb6-ddr3-v10.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3568-evb6-ddr3-v10.dtsi
@@ -73,7 +73,7 @@
 };
 
 &combphy2_psq {
-	status = "disabled";
+	status = "okay";
 };
 
 &dmc_opp_table {
@@ -180,27 +180,27 @@
 };
 
 &pcie30phy {
-	status = "disabled";
+	status = "okay";
 };
 
 &pcie2x1 {
 	reset-gpios = <&gpio1 RK_PB2 GPIO_ACTIVE_HIGH>;
 	vpcie3v3-supply = <&pcie20_3v3>;
-	status = "disabled";
+	status = "okay";
 };
 
 &pcie3x1 {
 	rockchip,bifurcation;
 	reset-gpios = <&gpio3 RK_PA1 GPIO_ACTIVE_HIGH>;
 	vpcie3v3-supply = <&pcie30_3v3>;
-	status = "disabled";
+	status = "okay";
 };
 
 &pcie3x2 {
 	rockchip,bifurcation;
 	reset-gpios = <&gpio2 RK_PD6 GPIO_ACTIVE_HIGH>;
 	vpcie3v3-supply = <&pcie30_3v3>;
-	status = "disabled";
+	status = "okay";
 };
 
 &pinctrl {
-- 
2.35.3

