/*******************************************************************************
* Copyright (C) 2019-2023 Maxim Integrated Products, Inc., All rights Reserved.
*
* This software is protected by copyright laws of the United States and
* of foreign countries. This material may also be protected by patent laws
* and technology transfer regulations of the United States and of foreign
* countries. This software is furnished under a license agreement and/or a
* nondisclosure agreement and may only be used or reproduced in accordance
* with the terms of those agreements. Dissemination of this information to
* any party or parties not specified in the license agreement and/or
* nondisclosure agreement is expressly prohibited.
*
* The above copyright notice and this permission notice shall be included
* in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
* IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES
* OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*
* Except as contained in this notice, the name of Maxim Integrated
* Products, Inc. shall not be used except as stated in the Maxim Integrated
* Products, Inc. Branding Policy.
*
* The mere transfer of this software does not imply any licenses
* of trade secrets, proprietary technology, copyrights, patents,
* trademarks, maskwork rights, or any other form of intellectual
* property whatsoever. Maxim Integrated Products, Inc. retains all
* ownership rights.
*******************************************************************************/

// pascalvoc-retinanetv7_3
// This file was @generated by ai8xize.py --test-dir sdk/Examples/MAX78002/CNN --prefix pascalvoc-retinanetv7_3 --checkpoint-file retinanet_v7_3/ai87_ssd_retinanetv7_256_320_pascalvoc_loss_2.961_ep388_qat_best_q_altered.pth.tar --config-file retinanet_v7_3/pascalvoc-retinanetv7.yaml --sample-input retinanet_v7_3/sample_pascalvoc_256_320.npy --overlap-data --device MAX78002 --display-checkpoint --verbose --overwrite --fifo --no-unload --no-kat

// DO NOT EDIT - regenerate this file instead!

// Configuring 116 layers
// Input data: HWC
// Layer 0: 3x256x320 streaming, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x256x320 output
// Layer 1: 64x256x320 streaming, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x256x320 output
// Layer 2: 64x256x320 streaming, max pool 2x2 with stride 2/2, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x128x160 output
// Layer 3: 64x128x160 streaming, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x128x160 output
// Layer 4: 64x128x160 streaming, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x128x160 output
// Layer 5: 64x128x160 streaming, max pool 2x2 with stride 2/2, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x64x80 output
// Layer 6: 64x64x80, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x64x80 output
// Layer 7: 64x64x80, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x64x80 output
// Layer 8: 2x64x64x80, no pooling, 2-element add, no convolution, 64x64x80 output
// Layer 9: 64x64x80, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x64x80 output
// Layer 10: 64x64x80, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x64x80 output
// Layer 11: 64x64x80, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x64x80 output
// Layer 12: 2x64x64x80, no pooling, 2-element add, no convolution, 64x64x80 output
// Layer 13: 64x64x80, max pool 2x2 with stride 2/2, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x32x40 output
// Layer 14: 64x32x40, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x32x40 output
// Layer 15: 64x32x40, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x32x40 output
// Layer 16: 2x64x32x40, no pooling, 2-element add, no convolution, 64x32x40 output
// Layer 17: 64x32x40, max pool 2x2 with stride 2/2, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x16x20 output
// Layer 18: 64x16x20, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x16x20 output
// Layer 19: 64x16x20, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x16x20 output
// Layer 20: 2x64x16x20, no pooling, 2-element add, no convolution, 64x16x20 output
// Layer 21: 64x16x20, max pool 2x2 with stride 2/2, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 128x8x10 output
// Layer 22: 128x8x10, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 128x8x10 output
// Layer 23: 128x8x10, no pooling, no convolution, 128x8x10 output
// Layer 24: 128x8x10, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 128x8x10 output
// Layer 25: 2x128x8x10, no pooling, 2-element add, no convolution, 128x8x10 output
// Layer 26: 128x8x10, max pool 2x2 with stride 2/2, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 128x4x5 output
// Layer 27: 128x4x5, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 128x4x5 output
// Layer 28: 128x4x5, no pooling, no convolution, 128x4x5 output
// Layer 29: 128x4x5, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 128x4x5 output
// Layer 30: 2x128x4x5, no pooling, 2-element add, no convolution, 128x4x5 output
// Layer 31: 64x32x40, no pooling, conv2d with kernel size 1x1, stride 1/1, pad 0/0, ReLU, 64x32x40 output
// Layer 32: 64x16x20, no pooling, conv2d with kernel size 1x1, stride 1/1, pad 0/0, ReLU, 64x16x20 output
// Layer 33: 128x8x10, no pooling, conv2d with kernel size 1x1, stride 1/1, pad 0/0, ReLU, 64x8x10 output
// Layer 34: 128x4x5, no pooling, conv2d with kernel size 1x1, stride 1/1, pad 0/0, ReLU, 64x4x5 output
// Layer 35: 64x4x5, no pooling, convtranspose2d with kernel size 3x3, stride 2/2, pad 1/1, no activation, 64x8x10 output
// Layer 36: 2x64x8x10, no pooling, 2-element add, no convolution, 64x8x10 output
// Layer 37: 64x8x10, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x8x10 output
// Layer 38: 64x8x10, no pooling, convtranspose2d with kernel size 3x3, stride 2/2, pad 1/1, no activation, 64x16x20 output
// Layer 39: 2x64x16x20, no pooling, 2-element add, no convolution, 64x16x20 output
// Layer 40: 64x16x20, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x16x20 output
// Layer 41: 64x16x20, no pooling, convtranspose2d with kernel size 3x3, stride 2/2, pad 1/1, no activation, 64x32x40 output
// Layer 42: 2x64x32x40, no pooling, 2-element add, no convolution, 64x32x40 output
// Layer 43: 64x32x40, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x32x40 output
// Layer 44: 64x32x40, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x32x40 output
// Layer 45: 64x32x40, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x32x40 output
// Layer 46: 64x32x40, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x32x40 output
// Layer 47: 2x64x32x40, no pooling, 2-element add, no convolution, 64x32x40 output
// Layer 48: 64x32x40, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x32x40 output
// Layer 49: 64x32x40, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x32x40 output
// Layer 50: 64x32x40, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x32x40 output
// Layer 51: 2x64x32x40, no pooling, 2-element add, no convolution, 64x32x40 output
// Layer 52: 64x32x40, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, no activation, 126x32x40 output
// Layer 53: 64x16x20, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x16x20 output
// Layer 54: 64x16x20, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x16x20 output
// Layer 55: 64x16x20, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x16x20 output
// Layer 56: 2x64x16x20, no pooling, 2-element add, no convolution, 64x16x20 output
// Layer 57: 64x16x20, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x16x20 output
// Layer 58: 64x16x20, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x16x20 output
// Layer 59: 64x16x20, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x16x20 output
// Layer 60: 2x64x16x20, no pooling, 2-element add, no convolution, 64x16x20 output
// Layer 61: 64x16x20, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, no activation, 126x16x20 output
// Layer 62: 64x8x10, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x8x10 output
// Layer 63: 64x8x10, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x8x10 output
// Layer 64: 64x8x10, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x8x10 output
// Layer 65: 2x64x8x10, no pooling, 2-element add, no convolution, 64x8x10 output
// Layer 66: 64x8x10, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x8x10 output
// Layer 67: 64x8x10, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x8x10 output
// Layer 68: 64x8x10, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x8x10 output
// Layer 69: 2x64x8x10, no pooling, 2-element add, no convolution, 64x8x10 output
// Layer 70: 64x8x10, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, no activation, 126x8x10 output
// Layer 71: 64x4x5, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x4x5 output
// Layer 72: 64x4x5, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x4x5 output
// Layer 73: 64x4x5, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x4x5 output
// Layer 74: 2x64x4x5, no pooling, 2-element add, no convolution, 64x4x5 output
// Layer 75: 64x4x5, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x4x5 output
// Layer 76: 64x4x5, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x4x5 output
// Layer 77: 64x4x5, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x4x5 output
// Layer 78: 2x64x4x5, no pooling, 2-element add, no convolution, 64x4x5 output
// Layer 79: 64x4x5, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, no activation, 126x4x5 output
// Layer 80: 64x32x40, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x32x40 output
// Layer 81: 64x32x40, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x32x40 output
// Layer 82: 64x32x40, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x32x40 output
// Layer 83: 2x64x32x40, no pooling, 2-element add, no convolution, 64x32x40 output
// Layer 84: 64x32x40, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x32x40 output
// Layer 85: 64x32x40, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x32x40 output
// Layer 86: 64x32x40, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x32x40 output
// Layer 87: 2x64x32x40, no pooling, 2-element add, no convolution, 64x32x40 output
// Layer 88: 64x32x40, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, no activation, 24x32x40 output
// Layer 89: 64x16x20, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x16x20 output
// Layer 90: 64x16x20, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x16x20 output
// Layer 91: 64x16x20, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x16x20 output
// Layer 92: 2x64x16x20, no pooling, 2-element add, no convolution, 64x16x20 output
// Layer 93: 64x16x20, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x16x20 output
// Layer 94: 64x16x20, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x16x20 output
// Layer 95: 64x16x20, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x16x20 output
// Layer 96: 2x64x16x20, no pooling, 2-element add, no convolution, 64x16x20 output
// Layer 97: 64x16x20, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, no activation, 24x16x20 output
// Layer 98: 64x8x10, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x8x10 output
// Layer 99: 64x8x10, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x8x10 output
// Layer 100: 64x8x10, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x8x10 output
// Layer 101: 2x64x8x10, no pooling, 2-element add, no convolution, 64x8x10 output
// Layer 102: 64x8x10, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x8x10 output
// Layer 103: 64x8x10, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x8x10 output
// Layer 104: 64x8x10, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x8x10 output
// Layer 105: 2x64x8x10, no pooling, 2-element add, no convolution, 64x8x10 output
// Layer 106: 64x8x10, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, no activation, 24x8x10 output
// Layer 107: 64x4x5, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x4x5 output
// Layer 108: 64x4x5, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x4x5 output
// Layer 109: 64x4x5, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x4x5 output
// Layer 110: 2x64x4x5, no pooling, 2-element add, no convolution, 64x4x5 output
// Layer 111: 64x4x5, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x4x5 output
// Layer 112: 64x4x5, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x4x5 output
// Layer 113: 64x4x5, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, ReLU, 64x4x5 output
// Layer 114: 2x64x4x5, no pooling, 2-element add, no convolution, 64x4x5 output
// Layer 115: 64x4x5, no pooling, conv2d with kernel size 3x3, stride 1/1, pad 1/1, no activation, 24x4x5 output

#include <assert.h>
#include <stdlib.h>
#include <stdint.h>
#include <string.h>
#include <stdio.h>
#include "mxc.h"
#include "gcfr_regs.h"
#include "cnn.h"
#include "weights.h"

void CNN_ISR(void)
{
  // Acknowledge interrupt to all quadrants
  *((volatile uint32_t *) 0x51000000) &= ~((1<<12) | (1<<14) | 1);
  *((volatile uint32_t *) 0x52000000) &= ~((1<<12) | (1<<14) | 1);
  *((volatile uint32_t *) 0x53000000) &= ~((1<<12) | (1<<14) | 1);
  *((volatile uint32_t *) 0x54000000) &= ~((1<<12) | (1<<14) | 1);

  CNN_COMPLETE; // Signal that processing is complete
#ifdef CNN_INFERENCE_TIMER
  cnn_time = MXC_TMR_SW_Stop(CNN_INFERENCE_TIMER);
#else
  cnn_time = 1;
#endif
}

int cnn_continue(void)
{
  cnn_time = 0;

  *((volatile uint32_t *) 0x51000000) |= 1; // Re-enable quadrant 0

  return CNN_OK;
}

int cnn_stop(void)
{
  *((volatile uint32_t *) 0x51000000) &= ~1; // Disable quadrant 0

  return CNN_OK;
}

void memcpy32(uint32_t *dst, const uint32_t *src, int n)
{
  while (n-- > 0) {
    *dst++ = *src++;
  }
}

static const uint32_t kernels[] = KERNELS;

int cnn_load_weights(void)
{
  uint32_t len;
  volatile uint32_t *addr;
  const uint32_t *ptr = kernels;

  while ((addr = (volatile uint32_t *) *ptr++) != 0) {
    *((volatile uint8_t *) ((uint32_t) addr | 1)) = 0x01; // Set address
    len = *ptr++;
    while (len-- > 0)
      *addr++ = *ptr++;
  }

  return CNN_OK;
}

static const uint8_t bias_0[] = BIAS_0;
static const uint8_t bias_1[] = BIAS_1;
static const uint8_t bias_2[] = BIAS_2;
static const uint8_t bias_3[] = BIAS_3;

static void memcpy_8to32(uint32_t *dst, const uint8_t *src, int n)
{
  while (n-- > 0) {
    *dst++ = *src++;
  }
}

int cnn_load_bias(void)
{
  memcpy_8to32((uint32_t *) 0x51180000, bias_0, sizeof(uint8_t) * 856);
  memcpy_8to32((uint32_t *) 0x52180000, bias_1, sizeof(uint8_t) * 832);
  memcpy_8to32((uint32_t *) 0x53180000, bias_2, sizeof(uint8_t) * 894);
  memcpy_8to32((uint32_t *) 0x54180000, bias_3, sizeof(uint8_t) * 832);

  return CNN_OK;
}

int cnn_init(void)
{
  *((volatile uint32_t *) 0x51000000) = 0x00000008; // Enable clocks
  *((volatile uint32_t *) 0x52000000) = 0x00000008; // Enable clocks
  *((volatile uint32_t *) 0x53000000) = 0x00000008; // Enable clocks
  *((volatile uint32_t *) 0x54000000) = 0x00000008; // Enable clocks
  *((volatile uint32_t *) 0x50001000) = 0x00000000; // AON control
  *((volatile uint32_t *) 0x51000004) = 0x0000040e; // SRAM control
  *((volatile uint32_t *) 0x52000004) = 0x0000040e; // SRAM control
  *((volatile uint32_t *) 0x53000004) = 0x0000040e; // SRAM control
  *((volatile uint32_t *) 0x54000004) = 0x0000040e; // SRAM control
  *((volatile uint32_t *) 0x5100000c) = 0x00001c80; // Clear registers
  *((volatile uint32_t *) 0x5200000c) = 0x00001c80; // Clear registers
  *((volatile uint32_t *) 0x5300000c) = 0x00001c80; // Clear registers
  *((volatile uint32_t *) 0x5400000c) = 0x00001c80; // Clear registers
  while ((*((volatile uint32_t *) 0x5100000c) & 0x2000000) != 0x2000000); // Wait for clear
  while ((*((volatile uint32_t *) 0x5200000c) & 0x2000000) != 0x2000000); // Wait for clear
  while ((*((volatile uint32_t *) 0x5300000c) & 0x2000000) != 0x2000000); // Wait for clear
  while ((*((volatile uint32_t *) 0x5400000c) & 0x2000000) != 0x2000000); // Wait for clear
  *((volatile uint32_t *) 0x5100000c) = 0x00000000; // Reset BIST
  *((volatile uint32_t *) 0x5200000c) = 0x00000000; // Reset BIST
  *((volatile uint32_t *) 0x5300000c) = 0x00000000; // Reset BIST
  *((volatile uint32_t *) 0x5400000c) = 0x00000000; // Reset BIST

  *((volatile uint32_t *) 0x51000000) = 0x00108008; // Stop SM
  *((volatile uint32_t *) 0x51000008) = 0x00000073; // Layer count
  *((volatile uint32_t *) 0x52000000) = 0x00108008; // Stop SM
  *((volatile uint32_t *) 0x52000008) = 0x00000073; // Layer count
  *((volatile uint32_t *) 0x53000000) = 0x00108008; // Stop SM
  *((volatile uint32_t *) 0x53000008) = 0x00000073; // Layer count
  *((volatile uint32_t *) 0x54000000) = 0x00108008; // Stop SM
  *((volatile uint32_t *) 0x54000008) = 0x00000073; // Layer count

  return CNN_OK;
}

int cnn_configure(void)
{
  // Layer 0 quadrant 0
  *((volatile uint32_t *) 0x51100004) = 0x000180ff; // Rows
  *((volatile uint32_t *) 0x51100008) = 0x0001813f; // Columns
  *((volatile uint32_t *) 0x51100018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110001c) = 0x00000400; // SRAM write ptr
  *((volatile uint32_t *) 0x51100024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51100030) = 0x00888b20; // Layer control
  *((volatile uint32_t *) 0x51100034) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51100038) = 0x000001f8; // Mask count
  *((volatile uint32_t *) 0x51100040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51100044) = 0x0000013f; // TRAM ptr max
  *((volatile uint32_t *) 0x5110004c) = 0x00004000; // Post processing register
  *((volatile uint32_t *) 0x51100048) = 0x00070007; // Mask and processor enables
  *((volatile uint32_t *) 0x51108000) = 0x00000001; // Stream processing start
  *((volatile uint32_t *) 0x51108040) = 0x00000002; // Rollover
  *((volatile uint32_t *) 0x51108060) = 0x00014000; // Input frame size

  // Layer 0 quadrant 1
  *((volatile uint32_t *) 0x52100004) = 0x000180ff; // Rows
  *((volatile uint32_t *) 0x52100008) = 0x0001813f; // Columns
  *((volatile uint32_t *) 0x52100018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210001c) = 0x00000400; // SRAM write ptr
  *((volatile uint32_t *) 0x52100024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52100030) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52100034) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52100038) = 0x000001f8; // Mask count
  *((volatile uint32_t *) 0x52100040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52100044) = 0x0000013f; // TRAM ptr max
  *((volatile uint32_t *) 0x5210004c) = 0x00004000; // Post processing register
  *((volatile uint32_t *) 0x52108000) = 0x00000001; // Stream processing start
  *((volatile uint32_t *) 0x52108040) = 0x00000002; // Rollover
  *((volatile uint32_t *) 0x52108060) = 0x00014000; // Input frame size

  // Layer 0 quadrant 2
  *((volatile uint32_t *) 0x53100004) = 0x000180ff; // Rows
  *((volatile uint32_t *) 0x53100008) = 0x0001813f; // Columns
  *((volatile uint32_t *) 0x53100018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310001c) = 0x00000400; // SRAM write ptr
  *((volatile uint32_t *) 0x53100024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53100030) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53100034) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53100038) = 0x000001f8; // Mask count
  *((volatile uint32_t *) 0x53100040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53100044) = 0x0000013f; // TRAM ptr max
  *((volatile uint32_t *) 0x5310004c) = 0x00004000; // Post processing register
  *((volatile uint32_t *) 0x53108000) = 0x00000001; // Stream processing start
  *((volatile uint32_t *) 0x53108040) = 0x00000002; // Rollover
  *((volatile uint32_t *) 0x53108060) = 0x00014000; // Input frame size

  // Layer 0 quadrant 3
  *((volatile uint32_t *) 0x54100004) = 0x000180ff; // Rows
  *((volatile uint32_t *) 0x54100008) = 0x0001813f; // Columns
  *((volatile uint32_t *) 0x54100018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410001c) = 0x00000400; // SRAM write ptr
  *((volatile uint32_t *) 0x54100024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54100030) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54100034) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54100038) = 0x000001f8; // Mask count
  *((volatile uint32_t *) 0x54100040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54100044) = 0x0000013f; // TRAM ptr max
  *((volatile uint32_t *) 0x5410004c) = 0x00005080; // Post processing register
  *((volatile uint32_t *) 0x54108000) = 0x00000001; // Stream processing start
  *((volatile uint32_t *) 0x54108040) = 0x00000002; // Rollover
  *((volatile uint32_t *) 0x54108060) = 0x00014000; // Input frame size

  // Layer 1 quadrant 0
  *((volatile uint32_t *) 0x51100104) = 0x000180ff; // Rows
  *((volatile uint32_t *) 0x51100108) = 0x0001813f; // Columns
  *((volatile uint32_t *) 0x51100118) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110011c) = 0x00000800; // SRAM write ptr
  *((volatile uint32_t *) 0x51100124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110012c) = 0x00000400; // SRAM read ptr
  *((volatile uint32_t *) 0x51100130) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51100134) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51100138) = 0x000003f8; // Mask count
  *((volatile uint32_t *) 0x5110013c) = 0x00000200; // Mask offset
  *((volatile uint32_t *) 0x51100140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51100144) = 0x0140027f; // TRAM ptr max
  *((volatile uint32_t *) 0x5110014c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51100148) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x51108004) = 0x00000287; // Stream processing start
  *((volatile uint32_t *) 0x51108024) = 0x00010011; // Stream processing delta
  *((volatile uint32_t *) 0x51108044) = 0x00000288; // Rollover

  // Layer 1 quadrant 1
  *((volatile uint32_t *) 0x52100104) = 0x000180ff; // Rows
  *((volatile uint32_t *) 0x52100108) = 0x0001813f; // Columns
  *((volatile uint32_t *) 0x52100118) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210011c) = 0x00000800; // SRAM write ptr
  *((volatile uint32_t *) 0x52100124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210012c) = 0x00000400; // SRAM read ptr
  *((volatile uint32_t *) 0x52100130) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52100134) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52100138) = 0x000003f8; // Mask count
  *((volatile uint32_t *) 0x5210013c) = 0x00000200; // Mask offset
  *((volatile uint32_t *) 0x52100140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52100144) = 0x0140027f; // TRAM ptr max
  *((volatile uint32_t *) 0x5210014c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52100148) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x52108004) = 0x00000287; // Stream processing start
  *((volatile uint32_t *) 0x52108024) = 0x00010011; // Stream processing delta
  *((volatile uint32_t *) 0x52108044) = 0x00000288; // Rollover

  // Layer 1 quadrant 2
  *((volatile uint32_t *) 0x53100104) = 0x000180ff; // Rows
  *((volatile uint32_t *) 0x53100108) = 0x0001813f; // Columns
  *((volatile uint32_t *) 0x53100118) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310011c) = 0x00000800; // SRAM write ptr
  *((volatile uint32_t *) 0x53100124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310012c) = 0x00000400; // SRAM read ptr
  *((volatile uint32_t *) 0x53100130) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53100134) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53100138) = 0x000003f8; // Mask count
  *((volatile uint32_t *) 0x5310013c) = 0x00000200; // Mask offset
  *((volatile uint32_t *) 0x53100140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53100144) = 0x0140027f; // TRAM ptr max
  *((volatile uint32_t *) 0x5310014c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53100148) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x53108004) = 0x00000287; // Stream processing start
  *((volatile uint32_t *) 0x53108024) = 0x00010011; // Stream processing delta
  *((volatile uint32_t *) 0x53108044) = 0x00000288; // Rollover

  // Layer 1 quadrant 3
  *((volatile uint32_t *) 0x54100104) = 0x000180ff; // Rows
  *((volatile uint32_t *) 0x54100108) = 0x0001813f; // Columns
  *((volatile uint32_t *) 0x54100118) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410011c) = 0x00000800; // SRAM write ptr
  *((volatile uint32_t *) 0x54100124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410012c) = 0x00000400; // SRAM read ptr
  *((volatile uint32_t *) 0x54100130) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54100134) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54100138) = 0x000003f8; // Mask count
  *((volatile uint32_t *) 0x5410013c) = 0x00000200; // Mask offset
  *((volatile uint32_t *) 0x54100140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54100144) = 0x0140027f; // TRAM ptr max
  *((volatile uint32_t *) 0x5410014c) = 0x000230c0; // Post processing register
  *((volatile uint32_t *) 0x54100148) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x54108004) = 0x00000287; // Stream processing start
  *((volatile uint32_t *) 0x54108024) = 0x00010011; // Stream processing delta
  *((volatile uint32_t *) 0x54108044) = 0x00000288; // Rollover

  // Layer 2 quadrant 0
  *((volatile uint32_t *) 0x51100204) = 0x014280fe; // Rows
  *((volatile uint32_t *) 0x51100208) = 0x0002813e; // Columns
  *((volatile uint32_t *) 0x51100210) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x51100214) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x51100218) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x5110021c) = 0x00000c00; // SRAM write ptr
  *((volatile uint32_t *) 0x51100224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110022c) = 0x00000800; // SRAM read ptr
  *((volatile uint32_t *) 0x51100230) = 0x0088eba0; // Layer control
  *((volatile uint32_t *) 0x51100234) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51100238) = 0x000005f8; // Mask count
  *((volatile uint32_t *) 0x5110023c) = 0x00000400; // Mask offset
  *((volatile uint32_t *) 0x51100240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51100244) = 0x0280031f; // TRAM ptr max
  *((volatile uint32_t *) 0x5110024c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51100248) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x51108008) = 0x000003cb; // Stream processing start
  *((volatile uint32_t *) 0x51108028) = 0x01420022; // Stream processing delta
  *((volatile uint32_t *) 0x51108048) = 0x000003cd; // Rollover

  // Layer 2 quadrant 1
  *((volatile uint32_t *) 0x52100204) = 0x014280fe; // Rows
  *((volatile uint32_t *) 0x52100208) = 0x0002813e; // Columns
  *((volatile uint32_t *) 0x52100210) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x52100214) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x52100218) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x5210021c) = 0x00000c00; // SRAM write ptr
  *((volatile uint32_t *) 0x52100224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210022c) = 0x00000800; // SRAM read ptr
  *((volatile uint32_t *) 0x52100230) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x52100234) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52100238) = 0x000005f8; // Mask count
  *((volatile uint32_t *) 0x5210023c) = 0x00000400; // Mask offset
  *((volatile uint32_t *) 0x52100240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52100244) = 0x0280031f; // TRAM ptr max
  *((volatile uint32_t *) 0x5210024c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52100248) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x52108008) = 0x000003cb; // Stream processing start
  *((volatile uint32_t *) 0x52108028) = 0x01420022; // Stream processing delta
  *((volatile uint32_t *) 0x52108048) = 0x000003cd; // Rollover

  // Layer 2 quadrant 2
  *((volatile uint32_t *) 0x53100204) = 0x014280fe; // Rows
  *((volatile uint32_t *) 0x53100208) = 0x0002813e; // Columns
  *((volatile uint32_t *) 0x53100210) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x53100214) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x53100218) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x5310021c) = 0x00000c00; // SRAM write ptr
  *((volatile uint32_t *) 0x53100224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310022c) = 0x00000800; // SRAM read ptr
  *((volatile uint32_t *) 0x53100230) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x53100234) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53100238) = 0x000005f8; // Mask count
  *((volatile uint32_t *) 0x5310023c) = 0x00000400; // Mask offset
  *((volatile uint32_t *) 0x53100240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53100244) = 0x0280031f; // TRAM ptr max
  *((volatile uint32_t *) 0x5310024c) = 0x000230fe; // Post processing register
  *((volatile uint32_t *) 0x53100248) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x53108008) = 0x000003cb; // Stream processing start
  *((volatile uint32_t *) 0x53108028) = 0x01420022; // Stream processing delta
  *((volatile uint32_t *) 0x53108048) = 0x000003cd; // Rollover

  // Layer 2 quadrant 3
  *((volatile uint32_t *) 0x54100204) = 0x014280fe; // Rows
  *((volatile uint32_t *) 0x54100208) = 0x0002813e; // Columns
  *((volatile uint32_t *) 0x54100210) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x54100214) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x54100218) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x5410021c) = 0x00000c00; // SRAM write ptr
  *((volatile uint32_t *) 0x54100224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410022c) = 0x00000800; // SRAM read ptr
  *((volatile uint32_t *) 0x54100230) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x54100234) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54100238) = 0x000005f8; // Mask count
  *((volatile uint32_t *) 0x5410023c) = 0x00000400; // Mask offset
  *((volatile uint32_t *) 0x54100240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54100244) = 0x0280031f; // TRAM ptr max
  *((volatile uint32_t *) 0x5410024c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54100248) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x54108008) = 0x000003cb; // Stream processing start
  *((volatile uint32_t *) 0x54108028) = 0x01420022; // Stream processing delta
  *((volatile uint32_t *) 0x54108048) = 0x000003cd; // Rollover

  // Layer 3 quadrant 0
  *((volatile uint32_t *) 0x51100304) = 0x0001807f; // Rows
  *((volatile uint32_t *) 0x51100308) = 0x0001809f; // Columns
  *((volatile uint32_t *) 0x51100318) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110031c) = 0x00001000; // SRAM write ptr
  *((volatile uint32_t *) 0x51100324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110032c) = 0x00000c00; // SRAM read ptr
  *((volatile uint32_t *) 0x51100330) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51100334) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51100338) = 0x000007f8; // Mask count
  *((volatile uint32_t *) 0x5110033c) = 0x00000600; // Mask offset
  *((volatile uint32_t *) 0x51100340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51100344) = 0x032003bf; // TRAM ptr max
  *((volatile uint32_t *) 0x5110034c) = 0x00023100; // Post processing register
  *((volatile uint32_t *) 0x51100348) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x5110800c) = 0x00000147; // Stream processing start
  *((volatile uint32_t *) 0x5110802c) = 0x00010013; // Stream processing delta
  *((volatile uint32_t *) 0x5110804c) = 0x00000148; // Rollover

  // Layer 3 quadrant 1
  *((volatile uint32_t *) 0x52100304) = 0x0001807f; // Rows
  *((volatile uint32_t *) 0x52100308) = 0x0001809f; // Columns
  *((volatile uint32_t *) 0x52100318) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210031c) = 0x00001000; // SRAM write ptr
  *((volatile uint32_t *) 0x52100324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210032c) = 0x00000c00; // SRAM read ptr
  *((volatile uint32_t *) 0x52100330) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52100334) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52100338) = 0x000007f8; // Mask count
  *((volatile uint32_t *) 0x5210033c) = 0x00000600; // Mask offset
  *((volatile uint32_t *) 0x52100340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52100344) = 0x032003bf; // TRAM ptr max
  *((volatile uint32_t *) 0x5210034c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52100348) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x5210800c) = 0x00000147; // Stream processing start
  *((volatile uint32_t *) 0x5210802c) = 0x00010013; // Stream processing delta
  *((volatile uint32_t *) 0x5210804c) = 0x00000148; // Rollover

  // Layer 3 quadrant 2
  *((volatile uint32_t *) 0x53100304) = 0x0001807f; // Rows
  *((volatile uint32_t *) 0x53100308) = 0x0001809f; // Columns
  *((volatile uint32_t *) 0x53100318) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310031c) = 0x00001000; // SRAM write ptr
  *((volatile uint32_t *) 0x53100324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310032c) = 0x00000c00; // SRAM read ptr
  *((volatile uint32_t *) 0x53100330) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53100334) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53100338) = 0x000007f8; // Mask count
  *((volatile uint32_t *) 0x5310033c) = 0x00000600; // Mask offset
  *((volatile uint32_t *) 0x53100340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53100344) = 0x032003bf; // TRAM ptr max
  *((volatile uint32_t *) 0x5310034c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53100348) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x5310800c) = 0x00000147; // Stream processing start
  *((volatile uint32_t *) 0x5310802c) = 0x00010013; // Stream processing delta
  *((volatile uint32_t *) 0x5310804c) = 0x00000148; // Rollover

  // Layer 3 quadrant 3
  *((volatile uint32_t *) 0x54100304) = 0x0001807f; // Rows
  *((volatile uint32_t *) 0x54100308) = 0x0001809f; // Columns
  *((volatile uint32_t *) 0x54100318) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410031c) = 0x00001000; // SRAM write ptr
  *((volatile uint32_t *) 0x54100324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410032c) = 0x00000c00; // SRAM read ptr
  *((volatile uint32_t *) 0x54100330) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54100334) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54100338) = 0x000007f8; // Mask count
  *((volatile uint32_t *) 0x5410033c) = 0x00000600; // Mask offset
  *((volatile uint32_t *) 0x54100340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54100344) = 0x032003bf; // TRAM ptr max
  *((volatile uint32_t *) 0x5410034c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54100348) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x5410800c) = 0x00000147; // Stream processing start
  *((volatile uint32_t *) 0x5410802c) = 0x00010013; // Stream processing delta
  *((volatile uint32_t *) 0x5410804c) = 0x00000148; // Rollover

  // Layer 4 quadrant 0
  *((volatile uint32_t *) 0x51100404) = 0x0001807f; // Rows
  *((volatile uint32_t *) 0x51100408) = 0x0001809f; // Columns
  *((volatile uint32_t *) 0x51100418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110041c) = 0x00001400; // SRAM write ptr
  *((volatile uint32_t *) 0x51100424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110042c) = 0x00001000; // SRAM read ptr
  *((volatile uint32_t *) 0x51100430) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51100434) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51100438) = 0x000009f8; // Mask count
  *((volatile uint32_t *) 0x5110043c) = 0x00000800; // Mask offset
  *((volatile uint32_t *) 0x51100440) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51100444) = 0x03c0045f; // TRAM ptr max
  *((volatile uint32_t *) 0x5110044c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51100448) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x51108010) = 0x00000147; // Stream processing start
  *((volatile uint32_t *) 0x51108030) = 0x00010014; // Stream processing delta
  *((volatile uint32_t *) 0x51108050) = 0x00000148; // Rollover

  // Layer 4 quadrant 1
  *((volatile uint32_t *) 0x52100404) = 0x0001807f; // Rows
  *((volatile uint32_t *) 0x52100408) = 0x0001809f; // Columns
  *((volatile uint32_t *) 0x52100418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210041c) = 0x00001400; // SRAM write ptr
  *((volatile uint32_t *) 0x52100424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210042c) = 0x00001000; // SRAM read ptr
  *((volatile uint32_t *) 0x52100430) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52100434) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52100438) = 0x000009f8; // Mask count
  *((volatile uint32_t *) 0x5210043c) = 0x00000800; // Mask offset
  *((volatile uint32_t *) 0x52100440) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52100444) = 0x03c0045f; // TRAM ptr max
  *((volatile uint32_t *) 0x5210044c) = 0x00023100; // Post processing register
  *((volatile uint32_t *) 0x52100448) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x52108010) = 0x00000147; // Stream processing start
  *((volatile uint32_t *) 0x52108030) = 0x00010014; // Stream processing delta
  *((volatile uint32_t *) 0x52108050) = 0x00000148; // Rollover

  // Layer 4 quadrant 2
  *((volatile uint32_t *) 0x53100404) = 0x0001807f; // Rows
  *((volatile uint32_t *) 0x53100408) = 0x0001809f; // Columns
  *((volatile uint32_t *) 0x53100418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310041c) = 0x00001400; // SRAM write ptr
  *((volatile uint32_t *) 0x53100424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310042c) = 0x00001000; // SRAM read ptr
  *((volatile uint32_t *) 0x53100430) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53100434) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53100438) = 0x000009f8; // Mask count
  *((volatile uint32_t *) 0x5310043c) = 0x00000800; // Mask offset
  *((volatile uint32_t *) 0x53100440) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53100444) = 0x03c0045f; // TRAM ptr max
  *((volatile uint32_t *) 0x5310044c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53100448) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x53108010) = 0x00000147; // Stream processing start
  *((volatile uint32_t *) 0x53108030) = 0x00010014; // Stream processing delta
  *((volatile uint32_t *) 0x53108050) = 0x00000148; // Rollover

  // Layer 4 quadrant 3
  *((volatile uint32_t *) 0x54100404) = 0x0001807f; // Rows
  *((volatile uint32_t *) 0x54100408) = 0x0001809f; // Columns
  *((volatile uint32_t *) 0x54100418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410041c) = 0x00001400; // SRAM write ptr
  *((volatile uint32_t *) 0x54100424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410042c) = 0x00001000; // SRAM read ptr
  *((volatile uint32_t *) 0x54100430) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54100434) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54100438) = 0x000009f8; // Mask count
  *((volatile uint32_t *) 0x5410043c) = 0x00000800; // Mask offset
  *((volatile uint32_t *) 0x54100440) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54100444) = 0x03c0045f; // TRAM ptr max
  *((volatile uint32_t *) 0x5410044c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54100448) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x54108010) = 0x00000147; // Stream processing start
  *((volatile uint32_t *) 0x54108030) = 0x00010014; // Stream processing delta
  *((volatile uint32_t *) 0x54108050) = 0x00000148; // Rollover

  // Layer 5 quadrant 0
  *((volatile uint32_t *) 0x51100504) = 0x00a2807e; // Rows
  *((volatile uint32_t *) 0x51100508) = 0x0002809e; // Columns
  *((volatile uint32_t *) 0x51100510) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x51100514) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x51100518) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x5110051c) = 0x00001800; // SRAM write ptr
  *((volatile uint32_t *) 0x51100524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110052c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x51100530) = 0x0088eba0; // Layer control
  *((volatile uint32_t *) 0x51100534) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51100538) = 0x00000bf8; // Mask count
  *((volatile uint32_t *) 0x5110053c) = 0x00000a00; // Mask offset
  *((volatile uint32_t *) 0x51100540) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51100544) = 0x046004af; // TRAM ptr max
  *((volatile uint32_t *) 0x51100548) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x51108014) = 0x000001ef; // Stream processing start
  *((volatile uint32_t *) 0x51108034) = 0x00a20025; // Stream processing delta
  *((volatile uint32_t *) 0x51108054) = 0x000001f1; // Rollover

  // Layer 5 quadrant 1
  *((volatile uint32_t *) 0x52100504) = 0x00a2807e; // Rows
  *((volatile uint32_t *) 0x52100508) = 0x0002809e; // Columns
  *((volatile uint32_t *) 0x52100510) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x52100514) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x52100518) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x5210051c) = 0x00001800; // SRAM write ptr
  *((volatile uint32_t *) 0x52100524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210052c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x52100530) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x52100534) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52100538) = 0x00000bf8; // Mask count
  *((volatile uint32_t *) 0x5210053c) = 0x00000a00; // Mask offset
  *((volatile uint32_t *) 0x52100540) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52100544) = 0x046004af; // TRAM ptr max
  *((volatile uint32_t *) 0x52100548) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x52108014) = 0x000001ef; // Stream processing start
  *((volatile uint32_t *) 0x52108034) = 0x00a20025; // Stream processing delta
  *((volatile uint32_t *) 0x52108054) = 0x000001f1; // Rollover

  // Layer 5 quadrant 2
  *((volatile uint32_t *) 0x53100504) = 0x00a2807e; // Rows
  *((volatile uint32_t *) 0x53100508) = 0x0002809e; // Columns
  *((volatile uint32_t *) 0x53100510) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x53100514) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x53100518) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x5310051c) = 0x00001800; // SRAM write ptr
  *((volatile uint32_t *) 0x53100524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310052c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x53100530) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x53100534) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53100538) = 0x00000bf8; // Mask count
  *((volatile uint32_t *) 0x5310053c) = 0x00000a00; // Mask offset
  *((volatile uint32_t *) 0x53100540) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53100544) = 0x046004af; // TRAM ptr max
  *((volatile uint32_t *) 0x53100548) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x53108014) = 0x000001ef; // Stream processing start
  *((volatile uint32_t *) 0x53108034) = 0x00a20025; // Stream processing delta
  *((volatile uint32_t *) 0x53108054) = 0x000001f1; // Rollover

  // Layer 5 quadrant 3
  *((volatile uint32_t *) 0x54100504) = 0x00a2807e; // Rows
  *((volatile uint32_t *) 0x54100508) = 0x0002809e; // Columns
  *((volatile uint32_t *) 0x54100510) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x54100514) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x54100518) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x5410051c) = 0x00001800; // SRAM write ptr
  *((volatile uint32_t *) 0x54100524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410052c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x54100530) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x54100534) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54100538) = 0x00000bf8; // Mask count
  *((volatile uint32_t *) 0x5410053c) = 0x00000a00; // Mask offset
  *((volatile uint32_t *) 0x54100540) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54100544) = 0x046004af; // TRAM ptr max
  *((volatile uint32_t *) 0x5410054c) = 0x00001100; // Post processing register
  *((volatile uint32_t *) 0x54100548) = 0xffffffff; // Mask and processor enables
  *((volatile uint32_t *) 0x54108014) = 0x000001ef; // Stream processing start
  *((volatile uint32_t *) 0x54108034) = 0x00a20025; // Stream processing delta
  *((volatile uint32_t *) 0x54108054) = 0x000001f1; // Rollover

  // Layer 6 quadrant 0
  *((volatile uint32_t *) 0x51100604) = 0x0002803f; // Rows
  *((volatile uint32_t *) 0x51100608) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x51100618) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51100624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110062c) = 0x00001800; // SRAM read ptr
  *((volatile uint32_t *) 0x51100630) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51100634) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51100638) = 0x00000df8; // Mask count
  *((volatile uint32_t *) 0x5110063c) = 0x00000c00; // Mask offset
  *((volatile uint32_t *) 0x51100640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51100644) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x51100648) = 0xffffffff; // Mask and processor enables

  // Layer 6 quadrant 1
  *((volatile uint32_t *) 0x52100604) = 0x0002803f; // Rows
  *((volatile uint32_t *) 0x52100608) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x52100618) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52100624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210062c) = 0x00001800; // SRAM read ptr
  *((volatile uint32_t *) 0x52100630) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52100634) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52100638) = 0x00000df8; // Mask count
  *((volatile uint32_t *) 0x5210063c) = 0x00000c00; // Mask offset
  *((volatile uint32_t *) 0x52100640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52100644) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x52100648) = 0xffffffff; // Mask and processor enables

  // Layer 6 quadrant 2
  *((volatile uint32_t *) 0x53100604) = 0x0002803f; // Rows
  *((volatile uint32_t *) 0x53100608) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x53100618) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53100624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310062c) = 0x00001800; // SRAM read ptr
  *((volatile uint32_t *) 0x53100630) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53100634) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53100638) = 0x00000df8; // Mask count
  *((volatile uint32_t *) 0x5310063c) = 0x00000c00; // Mask offset
  *((volatile uint32_t *) 0x53100640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53100644) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x5310064c) = 0x0000113e; // Post processing register
  *((volatile uint32_t *) 0x53100648) = 0xffffffff; // Mask and processor enables

  // Layer 6 quadrant 3
  *((volatile uint32_t *) 0x54100604) = 0x0002803f; // Rows
  *((volatile uint32_t *) 0x54100608) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x54100618) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54100624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410062c) = 0x00001800; // SRAM read ptr
  *((volatile uint32_t *) 0x54100630) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54100634) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54100638) = 0x00000df8; // Mask count
  *((volatile uint32_t *) 0x5410063c) = 0x00000c00; // Mask offset
  *((volatile uint32_t *) 0x54100640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54100644) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x54100648) = 0xffffffff; // Mask and processor enables

  // Layer 7 quadrant 0
  *((volatile uint32_t *) 0x51100704) = 0x0001803f; // Rows
  *((volatile uint32_t *) 0x51100708) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x51100718) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110071c) = 0x00001801; // SRAM write ptr
  *((volatile uint32_t *) 0x51100724) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51100730) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51100734) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51100738) = 0x00000ff8; // Mask count
  *((volatile uint32_t *) 0x5110073c) = 0x00000e00; // Mask offset
  *((volatile uint32_t *) 0x51100740) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51100744) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x5110074c) = 0x00023140; // Post processing register
  *((volatile uint32_t *) 0x51100748) = 0xffffffff; // Mask and processor enables

  // Layer 7 quadrant 1
  *((volatile uint32_t *) 0x52100704) = 0x0001803f; // Rows
  *((volatile uint32_t *) 0x52100708) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x52100718) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210071c) = 0x00001801; // SRAM write ptr
  *((volatile uint32_t *) 0x52100724) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52100730) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52100734) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52100738) = 0x00000ff8; // Mask count
  *((volatile uint32_t *) 0x5210073c) = 0x00000e00; // Mask offset
  *((volatile uint32_t *) 0x52100740) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52100744) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x5210074c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52100748) = 0xffffffff; // Mask and processor enables

  // Layer 7 quadrant 2
  *((volatile uint32_t *) 0x53100704) = 0x0001803f; // Rows
  *((volatile uint32_t *) 0x53100708) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x53100718) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310071c) = 0x00001801; // SRAM write ptr
  *((volatile uint32_t *) 0x53100724) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53100730) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53100734) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53100738) = 0x00000ff8; // Mask count
  *((volatile uint32_t *) 0x5310073c) = 0x00000e00; // Mask offset
  *((volatile uint32_t *) 0x53100740) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53100744) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x5310074c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53100748) = 0xffffffff; // Mask and processor enables

  // Layer 7 quadrant 3
  *((volatile uint32_t *) 0x54100704) = 0x0001803f; // Rows
  *((volatile uint32_t *) 0x54100708) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x54100718) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410071c) = 0x00001801; // SRAM write ptr
  *((volatile uint32_t *) 0x54100724) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54100730) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54100734) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54100738) = 0x00000ff8; // Mask count
  *((volatile uint32_t *) 0x5410073c) = 0x00000e00; // Mask offset
  *((volatile uint32_t *) 0x54100740) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54100744) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x5410074c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54100748) = 0xffffffff; // Mask and processor enables

  // Layer 8 quadrant 0
  *((volatile uint32_t *) 0x51100804) = 0x0002003f; // Rows
  *((volatile uint32_t *) 0x51100808) = 0x0001004f; // Columns
  *((volatile uint32_t *) 0x51100818) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51100820) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5110082c) = 0x00001800; // SRAM read ptr
  *((volatile uint32_t *) 0x51100830) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51100840) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5110080c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5110084c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51100848) = 0x0000ffff; // Mask and processor enables

  // Layer 8 quadrant 1
  *((volatile uint32_t *) 0x52100804) = 0x0002003f; // Rows
  *((volatile uint32_t *) 0x52100808) = 0x0001004f; // Columns
  *((volatile uint32_t *) 0x52100818) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210081c) = 0x00020000; // SRAM write ptr
  *((volatile uint32_t *) 0x52100820) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5210082c) = 0x00001800; // SRAM read ptr
  *((volatile uint32_t *) 0x52100830) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52100840) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5210080c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5210084c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52100848) = 0x0000ffff; // Mask and processor enables

  // Layer 8 quadrant 2
  *((volatile uint32_t *) 0x53100804) = 0x0002003f; // Rows
  *((volatile uint32_t *) 0x53100808) = 0x0001004f; // Columns
  *((volatile uint32_t *) 0x53100818) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310081c) = 0x00040000; // SRAM write ptr
  *((volatile uint32_t *) 0x53100820) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5310082c) = 0x00001800; // SRAM read ptr
  *((volatile uint32_t *) 0x53100830) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53100840) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5310080c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5310084c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53100848) = 0x0000ffff; // Mask and processor enables

  // Layer 8 quadrant 3
  *((volatile uint32_t *) 0x54100804) = 0x0002003f; // Rows
  *((volatile uint32_t *) 0x54100808) = 0x0001004f; // Columns
  *((volatile uint32_t *) 0x54100818) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410081c) = 0x00060000; // SRAM write ptr
  *((volatile uint32_t *) 0x54100820) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5410082c) = 0x00001800; // SRAM read ptr
  *((volatile uint32_t *) 0x54100830) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54100840) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5410080c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5410084c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54100848) = 0x0000ffff; // Mask and processor enables

  // Layer 9 quadrant 0
  *((volatile uint32_t *) 0x51100904) = 0x0001803f; // Rows
  *((volatile uint32_t *) 0x51100908) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x51100918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110091c) = 0x00001400; // SRAM write ptr
  *((volatile uint32_t *) 0x51100924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51100930) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51100934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51100938) = 0x000011f8; // Mask count
  *((volatile uint32_t *) 0x5110093c) = 0x00001000; // Mask offset
  *((volatile uint32_t *) 0x51100940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51100944) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x51100948) = 0xffffffff; // Mask and processor enables

  // Layer 9 quadrant 1
  *((volatile uint32_t *) 0x52100904) = 0x0001803f; // Rows
  *((volatile uint32_t *) 0x52100908) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x52100918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210091c) = 0x00001400; // SRAM write ptr
  *((volatile uint32_t *) 0x52100924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52100930) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52100934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52100938) = 0x000011f8; // Mask count
  *((volatile uint32_t *) 0x5210093c) = 0x00001000; // Mask offset
  *((volatile uint32_t *) 0x52100940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52100944) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x5210094c) = 0x00001140; // Post processing register
  *((volatile uint32_t *) 0x52100948) = 0xffffffff; // Mask and processor enables

  // Layer 9 quadrant 2
  *((volatile uint32_t *) 0x53100904) = 0x0001803f; // Rows
  *((volatile uint32_t *) 0x53100908) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x53100918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310091c) = 0x00001400; // SRAM write ptr
  *((volatile uint32_t *) 0x53100924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53100930) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53100934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53100938) = 0x000011f8; // Mask count
  *((volatile uint32_t *) 0x5310093c) = 0x00001000; // Mask offset
  *((volatile uint32_t *) 0x53100940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53100944) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x53100948) = 0xffffffff; // Mask and processor enables

  // Layer 9 quadrant 3
  *((volatile uint32_t *) 0x54100904) = 0x0001803f; // Rows
  *((volatile uint32_t *) 0x54100908) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x54100918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410091c) = 0x00001400; // SRAM write ptr
  *((volatile uint32_t *) 0x54100924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54100930) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54100934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54100938) = 0x000011f8; // Mask count
  *((volatile uint32_t *) 0x5410093c) = 0x00001000; // Mask offset
  *((volatile uint32_t *) 0x54100940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54100944) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x54100948) = 0xffffffff; // Mask and processor enables

  // Layer 10 quadrant 0
  *((volatile uint32_t *) 0x51100a04) = 0x0002803f; // Rows
  *((volatile uint32_t *) 0x51100a08) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x51100a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51100a1c) = 0x00003c00; // SRAM write ptr
  *((volatile uint32_t *) 0x51100a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51100a2c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x51100a30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51100a34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51100a38) = 0x000013f8; // Mask count
  *((volatile uint32_t *) 0x51100a3c) = 0x00001200; // Mask offset
  *((volatile uint32_t *) 0x51100a40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51100a44) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x51100a4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51100a48) = 0xffffffff; // Mask and processor enables

  // Layer 10 quadrant 1
  *((volatile uint32_t *) 0x52100a04) = 0x0002803f; // Rows
  *((volatile uint32_t *) 0x52100a08) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x52100a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52100a1c) = 0x00003c00; // SRAM write ptr
  *((volatile uint32_t *) 0x52100a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52100a2c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x52100a30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52100a34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52100a38) = 0x000013f8; // Mask count
  *((volatile uint32_t *) 0x52100a3c) = 0x00001200; // Mask offset
  *((volatile uint32_t *) 0x52100a40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52100a44) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x52100a4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52100a48) = 0xffffffff; // Mask and processor enables

  // Layer 10 quadrant 2
  *((volatile uint32_t *) 0x53100a04) = 0x0002803f; // Rows
  *((volatile uint32_t *) 0x53100a08) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x53100a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53100a1c) = 0x00003c00; // SRAM write ptr
  *((volatile uint32_t *) 0x53100a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53100a2c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x53100a30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53100a34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53100a38) = 0x000013f8; // Mask count
  *((volatile uint32_t *) 0x53100a3c) = 0x00001200; // Mask offset
  *((volatile uint32_t *) 0x53100a40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53100a44) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x53100a4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53100a48) = 0xffffffff; // Mask and processor enables

  // Layer 10 quadrant 3
  *((volatile uint32_t *) 0x54100a04) = 0x0002803f; // Rows
  *((volatile uint32_t *) 0x54100a08) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x54100a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54100a1c) = 0x00003c00; // SRAM write ptr
  *((volatile uint32_t *) 0x54100a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54100a2c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x54100a30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54100a34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54100a38) = 0x000013f8; // Mask count
  *((volatile uint32_t *) 0x54100a3c) = 0x00001200; // Mask offset
  *((volatile uint32_t *) 0x54100a40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54100a44) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x54100a4c) = 0x00023140; // Post processing register
  *((volatile uint32_t *) 0x54100a48) = 0xffffffff; // Mask and processor enables

  // Layer 11 quadrant 0
  *((volatile uint32_t *) 0x51100b04) = 0x0001803f; // Rows
  *((volatile uint32_t *) 0x51100b08) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x51100b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51100b1c) = 0x00001401; // SRAM write ptr
  *((volatile uint32_t *) 0x51100b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51100b2c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x51100b30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51100b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51100b38) = 0x000015f8; // Mask count
  *((volatile uint32_t *) 0x51100b3c) = 0x00001400; // Mask offset
  *((volatile uint32_t *) 0x51100b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51100b44) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x51100b4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51100b48) = 0xffffffff; // Mask and processor enables

  // Layer 11 quadrant 1
  *((volatile uint32_t *) 0x52100b04) = 0x0001803f; // Rows
  *((volatile uint32_t *) 0x52100b08) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x52100b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52100b1c) = 0x00001401; // SRAM write ptr
  *((volatile uint32_t *) 0x52100b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52100b2c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x52100b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52100b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52100b38) = 0x000015f8; // Mask count
  *((volatile uint32_t *) 0x52100b3c) = 0x00001400; // Mask offset
  *((volatile uint32_t *) 0x52100b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52100b44) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x52100b4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52100b48) = 0xffffffff; // Mask and processor enables

  // Layer 11 quadrant 2
  *((volatile uint32_t *) 0x53100b04) = 0x0001803f; // Rows
  *((volatile uint32_t *) 0x53100b08) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x53100b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53100b1c) = 0x00001401; // SRAM write ptr
  *((volatile uint32_t *) 0x53100b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53100b2c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x53100b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53100b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53100b38) = 0x000015f8; // Mask count
  *((volatile uint32_t *) 0x53100b3c) = 0x00001400; // Mask offset
  *((volatile uint32_t *) 0x53100b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53100b44) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x53100b4c) = 0x0002317e; // Post processing register
  *((volatile uint32_t *) 0x53100b48) = 0xffffffff; // Mask and processor enables

  // Layer 11 quadrant 3
  *((volatile uint32_t *) 0x54100b04) = 0x0001803f; // Rows
  *((volatile uint32_t *) 0x54100b08) = 0x0001804f; // Columns
  *((volatile uint32_t *) 0x54100b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54100b1c) = 0x00001401; // SRAM write ptr
  *((volatile uint32_t *) 0x54100b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54100b2c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x54100b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54100b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54100b38) = 0x000015f8; // Mask count
  *((volatile uint32_t *) 0x54100b3c) = 0x00001400; // Mask offset
  *((volatile uint32_t *) 0x54100b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54100b44) = 0x0000004f; // TRAM ptr max
  *((volatile uint32_t *) 0x54100b4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54100b48) = 0xffffffff; // Mask and processor enables

  // Layer 12 quadrant 0
  *((volatile uint32_t *) 0x51100c04) = 0x0002003f; // Rows
  *((volatile uint32_t *) 0x51100c08) = 0x0001004f; // Columns
  *((volatile uint32_t *) 0x51100c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51100c1c) = 0x00003c00; // SRAM write ptr
  *((volatile uint32_t *) 0x51100c20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51100c2c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x51100c30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51100c40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x51100c0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x51100c4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51100c48) = 0x0000ffff; // Mask and processor enables

  // Layer 12 quadrant 1
  *((volatile uint32_t *) 0x52100c04) = 0x0002003f; // Rows
  *((volatile uint32_t *) 0x52100c08) = 0x0001004f; // Columns
  *((volatile uint32_t *) 0x52100c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52100c1c) = 0x00023c00; // SRAM write ptr
  *((volatile uint32_t *) 0x52100c20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52100c2c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x52100c30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52100c40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x52100c0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x52100c4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52100c48) = 0x0000ffff; // Mask and processor enables

  // Layer 12 quadrant 2
  *((volatile uint32_t *) 0x53100c04) = 0x0002003f; // Rows
  *((volatile uint32_t *) 0x53100c08) = 0x0001004f; // Columns
  *((volatile uint32_t *) 0x53100c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53100c1c) = 0x00043c00; // SRAM write ptr
  *((volatile uint32_t *) 0x53100c20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53100c2c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x53100c30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53100c40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x53100c0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x53100c4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53100c48) = 0x0000ffff; // Mask and processor enables

  // Layer 12 quadrant 3
  *((volatile uint32_t *) 0x54100c04) = 0x0002003f; // Rows
  *((volatile uint32_t *) 0x54100c08) = 0x0001004f; // Columns
  *((volatile uint32_t *) 0x54100c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54100c1c) = 0x00063c00; // SRAM write ptr
  *((volatile uint32_t *) 0x54100c20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54100c2c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x54100c30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54100c40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x54100c0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x54100c4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54100c48) = 0x0000ffff; // Mask and processor enables

  // Layer 13 quadrant 0
  *((volatile uint32_t *) 0x51100d04) = 0x0052803e; // Rows
  *((volatile uint32_t *) 0x51100d08) = 0x0002804e; // Columns
  *((volatile uint32_t *) 0x51100d10) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x51100d14) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x51100d18) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x51100d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51100d2c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x51100d30) = 0x0088eba0; // Layer control
  *((volatile uint32_t *) 0x51100d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51100d38) = 0x000017f8; // Mask count
  *((volatile uint32_t *) 0x51100d3c) = 0x00001600; // Mask offset
  *((volatile uint32_t *) 0x51100d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51100d44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x51100d4c) = 0x00003180; // Post processing register
  *((volatile uint32_t *) 0x51100d48) = 0xffffffff; // Mask and processor enables

  // Layer 13 quadrant 1
  *((volatile uint32_t *) 0x52100d04) = 0x0052803e; // Rows
  *((volatile uint32_t *) 0x52100d08) = 0x0002804e; // Columns
  *((volatile uint32_t *) 0x52100d10) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x52100d14) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x52100d18) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x52100d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52100d2c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x52100d30) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x52100d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52100d38) = 0x000017f8; // Mask count
  *((volatile uint32_t *) 0x52100d3c) = 0x00001600; // Mask offset
  *((volatile uint32_t *) 0x52100d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52100d44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x52100d4c) = 0x00002000; // Post processing register
  *((volatile uint32_t *) 0x52100d48) = 0xffffffff; // Mask and processor enables

  // Layer 13 quadrant 2
  *((volatile uint32_t *) 0x53100d04) = 0x0052803e; // Rows
  *((volatile uint32_t *) 0x53100d08) = 0x0002804e; // Columns
  *((volatile uint32_t *) 0x53100d10) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x53100d14) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x53100d18) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x53100d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53100d2c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x53100d30) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x53100d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53100d38) = 0x000017f8; // Mask count
  *((volatile uint32_t *) 0x53100d3c) = 0x00001600; // Mask offset
  *((volatile uint32_t *) 0x53100d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53100d44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x53100d4c) = 0x00002000; // Post processing register
  *((volatile uint32_t *) 0x53100d48) = 0xffffffff; // Mask and processor enables

  // Layer 13 quadrant 3
  *((volatile uint32_t *) 0x54100d04) = 0x0052803e; // Rows
  *((volatile uint32_t *) 0x54100d08) = 0x0002804e; // Columns
  *((volatile uint32_t *) 0x54100d10) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x54100d14) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x54100d18) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x54100d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54100d2c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x54100d30) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x54100d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54100d38) = 0x000017f8; // Mask count
  *((volatile uint32_t *) 0x54100d3c) = 0x00001600; // Mask offset
  *((volatile uint32_t *) 0x54100d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54100d44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x54100d4c) = 0x00002000; // Post processing register
  *((volatile uint32_t *) 0x54100d48) = 0xffffffff; // Mask and processor enables

  // Layer 14 quadrant 0
  *((volatile uint32_t *) 0x51100e04) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x51100e08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51100e18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51100e1c) = 0x00000c00; // SRAM write ptr
  *((volatile uint32_t *) 0x51100e24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51100e30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51100e34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51100e38) = 0x000019f8; // Mask count
  *((volatile uint32_t *) 0x51100e3c) = 0x00001800; // Mask offset
  *((volatile uint32_t *) 0x51100e40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51100e44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x51100e48) = 0xffffffff; // Mask and processor enables

  // Layer 14 quadrant 1
  *((volatile uint32_t *) 0x52100e04) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x52100e08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52100e18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52100e1c) = 0x00000c00; // SRAM write ptr
  *((volatile uint32_t *) 0x52100e24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52100e30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52100e34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52100e38) = 0x000019f8; // Mask count
  *((volatile uint32_t *) 0x52100e3c) = 0x00001800; // Mask offset
  *((volatile uint32_t *) 0x52100e40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52100e44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x52100e4c) = 0x00001180; // Post processing register
  *((volatile uint32_t *) 0x52100e48) = 0xffffffff; // Mask and processor enables

  // Layer 14 quadrant 2
  *((volatile uint32_t *) 0x53100e04) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x53100e08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53100e18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53100e1c) = 0x00000c00; // SRAM write ptr
  *((volatile uint32_t *) 0x53100e24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53100e30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53100e34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53100e38) = 0x000019f8; // Mask count
  *((volatile uint32_t *) 0x53100e3c) = 0x00001800; // Mask offset
  *((volatile uint32_t *) 0x53100e40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53100e44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x53100e48) = 0xffffffff; // Mask and processor enables

  // Layer 14 quadrant 3
  *((volatile uint32_t *) 0x54100e04) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x54100e08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54100e18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54100e1c) = 0x00000c00; // SRAM write ptr
  *((volatile uint32_t *) 0x54100e24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54100e30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54100e34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54100e38) = 0x000019f8; // Mask count
  *((volatile uint32_t *) 0x54100e3c) = 0x00001800; // Mask offset
  *((volatile uint32_t *) 0x54100e40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54100e44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x54100e48) = 0xffffffff; // Mask and processor enables

  // Layer 15 quadrant 0
  *((volatile uint32_t *) 0x51100f04) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x51100f08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51100f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51100f1c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x51100f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51100f2c) = 0x00000c00; // SRAM read ptr
  *((volatile uint32_t *) 0x51100f30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51100f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51100f38) = 0x00001bf8; // Mask count
  *((volatile uint32_t *) 0x51100f3c) = 0x00001a00; // Mask offset
  *((volatile uint32_t *) 0x51100f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51100f44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x51100f48) = 0xffffffff; // Mask and processor enables

  // Layer 15 quadrant 1
  *((volatile uint32_t *) 0x52100f04) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x52100f08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52100f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52100f1c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x52100f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52100f2c) = 0x00000c00; // SRAM read ptr
  *((volatile uint32_t *) 0x52100f30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52100f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52100f38) = 0x00001bf8; // Mask count
  *((volatile uint32_t *) 0x52100f3c) = 0x00001a00; // Mask offset
  *((volatile uint32_t *) 0x52100f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52100f44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x52100f48) = 0xffffffff; // Mask and processor enables

  // Layer 15 quadrant 2
  *((volatile uint32_t *) 0x53100f04) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x53100f08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53100f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53100f1c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x53100f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53100f2c) = 0x00000c00; // SRAM read ptr
  *((volatile uint32_t *) 0x53100f30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53100f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53100f38) = 0x00001bf8; // Mask count
  *((volatile uint32_t *) 0x53100f3c) = 0x00001a00; // Mask offset
  *((volatile uint32_t *) 0x53100f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53100f44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x53100f48) = 0xffffffff; // Mask and processor enables

  // Layer 15 quadrant 3
  *((volatile uint32_t *) 0x54100f04) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x54100f08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54100f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54100f1c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x54100f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54100f2c) = 0x00000c00; // SRAM read ptr
  *((volatile uint32_t *) 0x54100f30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54100f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54100f38) = 0x00001bf8; // Mask count
  *((volatile uint32_t *) 0x54100f3c) = 0x00001a00; // Mask offset
  *((volatile uint32_t *) 0x54100f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54100f44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x54100f4c) = 0x00001180; // Post processing register
  *((volatile uint32_t *) 0x54100f48) = 0xffffffff; // Mask and processor enables

  // Layer 16 quadrant 0
  *((volatile uint32_t *) 0x51101004) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x51101008) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x51101018) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110101c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x51101020) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51101030) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51101040) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5110100c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5110104c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51101048) = 0x0000ffff; // Mask and processor enables

  // Layer 16 quadrant 1
  *((volatile uint32_t *) 0x52101004) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x52101008) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x52101018) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210101c) = 0x00022800; // SRAM write ptr
  *((volatile uint32_t *) 0x52101020) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52101030) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52101040) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5210100c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5210104c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52101048) = 0x0000ffff; // Mask and processor enables

  // Layer 16 quadrant 2
  *((volatile uint32_t *) 0x53101004) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x53101008) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x53101018) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310101c) = 0x00042800; // SRAM write ptr
  *((volatile uint32_t *) 0x53101020) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53101030) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53101040) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5310100c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5310104c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53101048) = 0x0000ffff; // Mask and processor enables

  // Layer 16 quadrant 3
  *((volatile uint32_t *) 0x54101004) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x54101008) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x54101018) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410101c) = 0x00062800; // SRAM write ptr
  *((volatile uint32_t *) 0x54101020) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54101030) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54101040) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5410100c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5410104c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54101048) = 0x0000ffff; // Mask and processor enables

  // Layer 17 quadrant 0
  *((volatile uint32_t *) 0x51101104) = 0x002a801e; // Rows
  *((volatile uint32_t *) 0x51101108) = 0x00028026; // Columns
  *((volatile uint32_t *) 0x51101110) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x51101114) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x51101118) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x51101124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110112c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x51101130) = 0x0088eba0; // Layer control
  *((volatile uint32_t *) 0x51101134) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51101138) = 0x00001df8; // Mask count
  *((volatile uint32_t *) 0x5110113c) = 0x00001c00; // Mask offset
  *((volatile uint32_t *) 0x51101140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51101144) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x51101148) = 0xffffffff; // Mask and processor enables

  // Layer 17 quadrant 1
  *((volatile uint32_t *) 0x52101104) = 0x002a801e; // Rows
  *((volatile uint32_t *) 0x52101108) = 0x00028026; // Columns
  *((volatile uint32_t *) 0x52101110) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x52101114) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x52101118) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x52101124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210112c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x52101130) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x52101134) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52101138) = 0x00001df8; // Mask count
  *((volatile uint32_t *) 0x5210113c) = 0x00001c00; // Mask offset
  *((volatile uint32_t *) 0x52101140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52101144) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x52101148) = 0xffffffff; // Mask and processor enables

  // Layer 17 quadrant 2
  *((volatile uint32_t *) 0x53101104) = 0x002a801e; // Rows
  *((volatile uint32_t *) 0x53101108) = 0x00028026; // Columns
  *((volatile uint32_t *) 0x53101110) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x53101114) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x53101118) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x53101124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310112c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x53101130) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x53101134) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53101138) = 0x00001df8; // Mask count
  *((volatile uint32_t *) 0x5310113c) = 0x00001c00; // Mask offset
  *((volatile uint32_t *) 0x53101140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53101144) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5310114c) = 0x000011be; // Post processing register
  *((volatile uint32_t *) 0x53101148) = 0xffffffff; // Mask and processor enables

  // Layer 17 quadrant 3
  *((volatile uint32_t *) 0x54101104) = 0x002a801e; // Rows
  *((volatile uint32_t *) 0x54101108) = 0x00028026; // Columns
  *((volatile uint32_t *) 0x54101110) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x54101114) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x54101118) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x54101124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410112c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x54101130) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x54101134) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54101138) = 0x00001df8; // Mask count
  *((volatile uint32_t *) 0x5410113c) = 0x00001c00; // Mask offset
  *((volatile uint32_t *) 0x54101140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54101144) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x54101148) = 0xffffffff; // Mask and processor enables

  // Layer 18 quadrant 0
  *((volatile uint32_t *) 0x51101204) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x51101208) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51101218) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110121c) = 0x00000800; // SRAM write ptr
  *((volatile uint32_t *) 0x51101224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51101230) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51101234) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51101238) = 0x00001ff8; // Mask count
  *((volatile uint32_t *) 0x5110123c) = 0x00001e00; // Mask offset
  *((volatile uint32_t *) 0x51101240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51101244) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5110124c) = 0x000231c0; // Post processing register
  *((volatile uint32_t *) 0x51101248) = 0xffffffff; // Mask and processor enables

  // Layer 18 quadrant 1
  *((volatile uint32_t *) 0x52101204) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x52101208) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52101218) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210121c) = 0x00000800; // SRAM write ptr
  *((volatile uint32_t *) 0x52101224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52101230) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52101234) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52101238) = 0x00001ff8; // Mask count
  *((volatile uint32_t *) 0x5210123c) = 0x00001e00; // Mask offset
  *((volatile uint32_t *) 0x52101240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52101244) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5210124c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52101248) = 0xffffffff; // Mask and processor enables

  // Layer 18 quadrant 2
  *((volatile uint32_t *) 0x53101204) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x53101208) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53101218) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310121c) = 0x00000800; // SRAM write ptr
  *((volatile uint32_t *) 0x53101224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53101230) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53101234) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53101238) = 0x00001ff8; // Mask count
  *((volatile uint32_t *) 0x5310123c) = 0x00001e00; // Mask offset
  *((volatile uint32_t *) 0x53101240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53101244) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5310124c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53101248) = 0xffffffff; // Mask and processor enables

  // Layer 18 quadrant 3
  *((volatile uint32_t *) 0x54101204) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x54101208) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54101218) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410121c) = 0x00000800; // SRAM write ptr
  *((volatile uint32_t *) 0x54101224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54101230) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54101234) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54101238) = 0x00001ff8; // Mask count
  *((volatile uint32_t *) 0x5410123c) = 0x00001e00; // Mask offset
  *((volatile uint32_t *) 0x54101240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54101244) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5410124c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54101248) = 0xffffffff; // Mask and processor enables

  // Layer 19 quadrant 0
  *((volatile uint32_t *) 0x51101304) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x51101308) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51101318) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110131c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x51101324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110132c) = 0x00000800; // SRAM read ptr
  *((volatile uint32_t *) 0x51101330) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51101334) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51101338) = 0x000021f8; // Mask count
  *((volatile uint32_t *) 0x5110133c) = 0x00002000; // Mask offset
  *((volatile uint32_t *) 0x51101340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51101344) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x51101348) = 0xffffffff; // Mask and processor enables

  // Layer 19 quadrant 1
  *((volatile uint32_t *) 0x52101304) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x52101308) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52101318) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210131c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x52101324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210132c) = 0x00000800; // SRAM read ptr
  *((volatile uint32_t *) 0x52101330) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52101334) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52101338) = 0x000021f8; // Mask count
  *((volatile uint32_t *) 0x5210133c) = 0x00002000; // Mask offset
  *((volatile uint32_t *) 0x52101340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52101344) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5210134c) = 0x000011c0; // Post processing register
  *((volatile uint32_t *) 0x52101348) = 0xffffffff; // Mask and processor enables

  // Layer 19 quadrant 2
  *((volatile uint32_t *) 0x53101304) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x53101308) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53101318) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310131c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x53101324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310132c) = 0x00000800; // SRAM read ptr
  *((volatile uint32_t *) 0x53101330) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53101334) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53101338) = 0x000021f8; // Mask count
  *((volatile uint32_t *) 0x5310133c) = 0x00002000; // Mask offset
  *((volatile uint32_t *) 0x53101340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53101344) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x53101348) = 0xffffffff; // Mask and processor enables

  // Layer 19 quadrant 3
  *((volatile uint32_t *) 0x54101304) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x54101308) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54101318) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410131c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x54101324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410132c) = 0x00000800; // SRAM read ptr
  *((volatile uint32_t *) 0x54101330) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54101334) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54101338) = 0x000021f8; // Mask count
  *((volatile uint32_t *) 0x5410133c) = 0x00002000; // Mask offset
  *((volatile uint32_t *) 0x54101340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54101344) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x54101348) = 0xffffffff; // Mask and processor enables

  // Layer 20 quadrant 0
  *((volatile uint32_t *) 0x51101404) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x51101408) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x51101418) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110141c) = 0x00002d00; // SRAM write ptr
  *((volatile uint32_t *) 0x51101420) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51101430) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51101440) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5110140c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5110144c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51101448) = 0x0000ffff; // Mask and processor enables

  // Layer 20 quadrant 1
  *((volatile uint32_t *) 0x52101404) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x52101408) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x52101418) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210141c) = 0x00022d00; // SRAM write ptr
  *((volatile uint32_t *) 0x52101420) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52101430) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52101440) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5210140c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5210144c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52101448) = 0x0000ffff; // Mask and processor enables

  // Layer 20 quadrant 2
  *((volatile uint32_t *) 0x53101404) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x53101408) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x53101418) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310141c) = 0x00042d00; // SRAM write ptr
  *((volatile uint32_t *) 0x53101420) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53101430) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53101440) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5310140c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5310144c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53101448) = 0x0000ffff; // Mask and processor enables

  // Layer 20 quadrant 3
  *((volatile uint32_t *) 0x54101404) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x54101408) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x54101418) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410141c) = 0x00062d00; // SRAM write ptr
  *((volatile uint32_t *) 0x54101420) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54101430) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54101440) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5410140c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5410144c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54101448) = 0x0000ffff; // Mask and processor enables

  // Layer 21 quadrant 0
  *((volatile uint32_t *) 0x51101504) = 0x0016800e; // Rows
  *((volatile uint32_t *) 0x51101508) = 0x00028012; // Columns
  *((volatile uint32_t *) 0x51101510) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x51101514) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x51101518) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x5110151c) = 0x00001400; // SRAM write ptr
  *((volatile uint32_t *) 0x51101524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51101528) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5110152c) = 0x00002d00; // SRAM read ptr
  *((volatile uint32_t *) 0x51101530) = 0x0088eba0; // Layer control
  *((volatile uint32_t *) 0x51101534) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51101538) = 0x000025f8; // Mask count
  *((volatile uint32_t *) 0x5110153c) = 0x00002200; // Mask offset
  *((volatile uint32_t *) 0x51101540) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x51101544) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5110154c) = 0x00001000; // Post processing register
  *((volatile uint32_t *) 0x51101548) = 0xffffffff; // Mask and processor enables

  // Layer 21 quadrant 1
  *((volatile uint32_t *) 0x52101504) = 0x0016800e; // Rows
  *((volatile uint32_t *) 0x52101508) = 0x00028012; // Columns
  *((volatile uint32_t *) 0x52101510) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x52101514) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x52101518) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x5210151c) = 0x00001400; // SRAM write ptr
  *((volatile uint32_t *) 0x52101524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52101528) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5210152c) = 0x00002d00; // SRAM read ptr
  *((volatile uint32_t *) 0x52101530) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x52101534) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52101538) = 0x000025f8; // Mask count
  *((volatile uint32_t *) 0x5210153c) = 0x00002200; // Mask offset
  *((volatile uint32_t *) 0x52101540) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x52101544) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x52101548) = 0xffffffff; // Mask and processor enables

  // Layer 21 quadrant 2
  *((volatile uint32_t *) 0x53101504) = 0x0016800e; // Rows
  *((volatile uint32_t *) 0x53101508) = 0x00028012; // Columns
  *((volatile uint32_t *) 0x53101510) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x53101514) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x53101518) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x5310151c) = 0x00001400; // SRAM write ptr
  *((volatile uint32_t *) 0x53101524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53101528) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5310152c) = 0x00002d00; // SRAM read ptr
  *((volatile uint32_t *) 0x53101530) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x53101534) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53101538) = 0x000025f8; // Mask count
  *((volatile uint32_t *) 0x5310153c) = 0x00002200; // Mask offset
  *((volatile uint32_t *) 0x53101540) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x53101544) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x53101548) = 0xffffffff; // Mask and processor enables

  // Layer 21 quadrant 3
  *((volatile uint32_t *) 0x54101504) = 0x0016800e; // Rows
  *((volatile uint32_t *) 0x54101508) = 0x00028012; // Columns
  *((volatile uint32_t *) 0x54101510) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x54101514) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x54101518) = 0x00000021; // Stride
  *((volatile uint32_t *) 0x5410151c) = 0x00001400; // SRAM write ptr
  *((volatile uint32_t *) 0x54101524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54101528) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5410152c) = 0x00002d00; // SRAM read ptr
  *((volatile uint32_t *) 0x54101530) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x54101534) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54101538) = 0x000025f8; // Mask count
  *((volatile uint32_t *) 0x5410153c) = 0x00002200; // Mask offset
  *((volatile uint32_t *) 0x54101540) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x54101544) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x54101548) = 0xffffffff; // Mask and processor enables

  // Layer 22 quadrant 0
  *((volatile uint32_t *) 0x51101604) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x51101608) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51101618) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110161c) = 0x00000800; // SRAM write ptr
  *((volatile uint32_t *) 0x51101624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51101628) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5110162c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x51101630) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51101634) = 0x001f8011; // Layer control 2
  *((volatile uint32_t *) 0x51101638) = 0x00002df8; // Mask count
  *((volatile uint32_t *) 0x5110163c) = 0x00002600; // Mask offset
  *((volatile uint32_t *) 0x51101640) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x51101644) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x51101648) = 0xffffffff; // Mask and processor enables

  // Layer 22 quadrant 1
  *((volatile uint32_t *) 0x52101604) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x52101608) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52101618) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210161c) = 0x00000800; // SRAM write ptr
  *((volatile uint32_t *) 0x52101624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52101628) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5210162c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x52101630) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52101634) = 0x001f8011; // Layer control 2
  *((volatile uint32_t *) 0x52101638) = 0x00002df8; // Mask count
  *((volatile uint32_t *) 0x5210163c) = 0x00002600; // Mask offset
  *((volatile uint32_t *) 0x52101640) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x52101644) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5210164c) = 0x00001000; // Post processing register
  *((volatile uint32_t *) 0x52101648) = 0xffffffff; // Mask and processor enables

  // Layer 22 quadrant 2
  *((volatile uint32_t *) 0x53101604) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x53101608) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53101618) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310161c) = 0x00000800; // SRAM write ptr
  *((volatile uint32_t *) 0x53101624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53101628) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5310162c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x53101630) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53101634) = 0x001f8011; // Layer control 2
  *((volatile uint32_t *) 0x53101638) = 0x00002df8; // Mask count
  *((volatile uint32_t *) 0x5310163c) = 0x00002600; // Mask offset
  *((volatile uint32_t *) 0x53101640) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x53101644) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x53101648) = 0xffffffff; // Mask and processor enables

  // Layer 22 quadrant 3
  *((volatile uint32_t *) 0x54101604) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x54101608) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54101618) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410161c) = 0x00000800; // SRAM write ptr
  *((volatile uint32_t *) 0x54101624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54101628) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5410162c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x54101630) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54101634) = 0x001f8011; // Layer control 2
  *((volatile uint32_t *) 0x54101638) = 0x00002df8; // Mask count
  *((volatile uint32_t *) 0x5410163c) = 0x00002600; // Mask offset
  *((volatile uint32_t *) 0x54101640) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x54101644) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x54101648) = 0xffffffff; // Mask and processor enables

  // Layer 23 quadrant 0
  *((volatile uint32_t *) 0x51101704) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x51101708) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x51101718) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51101720) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51101728) = 0x00000002; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5110172c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x51101730) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51101734) = 0x00000011; // Layer control 2
  *((volatile uint32_t *) 0x5110173c) = 0x00000008; // Mask offset
  *((volatile uint32_t *) 0x51101740) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5110170c) = 0x00000103; // 1D
  *((volatile uint32_t *) 0x5110174c) = 0x03000000; // Post processing register
  *((volatile uint32_t *) 0x51101748) = 0x0000ffff; // Mask and processor enables

  // Layer 23 quadrant 1
  *((volatile uint32_t *) 0x52101704) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x52101708) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x52101718) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210171c) = 0x00020000; // SRAM write ptr
  *((volatile uint32_t *) 0x52101720) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52101728) = 0x00000002; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5210172c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x52101730) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52101734) = 0x00000011; // Layer control 2
  *((volatile uint32_t *) 0x5210173c) = 0x00000008; // Mask offset
  *((volatile uint32_t *) 0x52101740) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5210170c) = 0x00000103; // 1D
  *((volatile uint32_t *) 0x5210174c) = 0x03000000; // Post processing register
  *((volatile uint32_t *) 0x52101748) = 0x0000ffff; // Mask and processor enables

  // Layer 23 quadrant 2
  *((volatile uint32_t *) 0x53101704) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x53101708) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x53101718) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310171c) = 0x00040000; // SRAM write ptr
  *((volatile uint32_t *) 0x53101720) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53101728) = 0x00000002; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5310172c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x53101730) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53101734) = 0x00000011; // Layer control 2
  *((volatile uint32_t *) 0x5310173c) = 0x00000008; // Mask offset
  *((volatile uint32_t *) 0x53101740) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5310170c) = 0x00000103; // 1D
  *((volatile uint32_t *) 0x5310174c) = 0x03000000; // Post processing register
  *((volatile uint32_t *) 0x53101748) = 0x0000ffff; // Mask and processor enables

  // Layer 23 quadrant 3
  *((volatile uint32_t *) 0x54101704) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x54101708) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x54101718) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410171c) = 0x00060000; // SRAM write ptr
  *((volatile uint32_t *) 0x54101720) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54101728) = 0x00000002; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5410172c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x54101730) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54101734) = 0x00000011; // Layer control 2
  *((volatile uint32_t *) 0x5410173c) = 0x00000008; // Mask offset
  *((volatile uint32_t *) 0x54101740) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5410170c) = 0x00000103; // 1D
  *((volatile uint32_t *) 0x5410174c) = 0x03000000; // Post processing register
  *((volatile uint32_t *) 0x54101748) = 0x0000ffff; // Mask and processor enables

  // Layer 24 quadrant 0
  *((volatile uint32_t *) 0x51101804) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x51101808) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51101818) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110181c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x51101824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51101828) = 0x00000002; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5110182c) = 0x00000800; // SRAM read ptr
  *((volatile uint32_t *) 0x51101830) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51101834) = 0x001f8031; // Layer control 2
  *((volatile uint32_t *) 0x51101838) = 0x000035f8; // Mask count
  *((volatile uint32_t *) 0x5110183c) = 0x00002e00; // Mask offset
  *((volatile uint32_t *) 0x51101840) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x51101844) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x51101848) = 0xffffffff; // Mask and processor enables

  // Layer 24 quadrant 1
  *((volatile uint32_t *) 0x52101804) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x52101808) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52101818) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210181c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x52101824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52101828) = 0x00000002; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5210182c) = 0x00000800; // SRAM read ptr
  *((volatile uint32_t *) 0x52101830) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52101834) = 0x001f8031; // Layer control 2
  *((volatile uint32_t *) 0x52101838) = 0x000035f8; // Mask count
  *((volatile uint32_t *) 0x5210183c) = 0x00002e00; // Mask offset
  *((volatile uint32_t *) 0x52101840) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x52101844) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x52101848) = 0xffffffff; // Mask and processor enables

  // Layer 24 quadrant 2
  *((volatile uint32_t *) 0x53101804) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x53101808) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53101818) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310181c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x53101824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53101828) = 0x00000002; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5310182c) = 0x00000800; // SRAM read ptr
  *((volatile uint32_t *) 0x53101830) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53101834) = 0x001f8031; // Layer control 2
  *((volatile uint32_t *) 0x53101838) = 0x000035f8; // Mask count
  *((volatile uint32_t *) 0x5310183c) = 0x00002e00; // Mask offset
  *((volatile uint32_t *) 0x53101840) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x53101844) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5310184c) = 0x00001000; // Post processing register
  *((volatile uint32_t *) 0x53101848) = 0xffffffff; // Mask and processor enables

  // Layer 24 quadrant 3
  *((volatile uint32_t *) 0x54101804) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x54101808) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54101818) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410181c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x54101824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54101828) = 0x00000002; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5410182c) = 0x00000800; // SRAM read ptr
  *((volatile uint32_t *) 0x54101830) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54101834) = 0x001f8031; // Layer control 2
  *((volatile uint32_t *) 0x54101838) = 0x000035f8; // Mask count
  *((volatile uint32_t *) 0x5410183c) = 0x00002e00; // Mask offset
  *((volatile uint32_t *) 0x54101840) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x54101844) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x54101848) = 0xffffffff; // Mask and processor enables

  // Layer 25 quadrant 0
  *((volatile uint32_t *) 0x51101904) = 0x00040007; // Rows
  *((volatile uint32_t *) 0x51101908) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x51101918) = 0x00000040; // Stride
  *((volatile uint32_t *) 0x5110191c) = 0x00002e40; // SRAM write ptr
  *((volatile uint32_t *) 0x51101920) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51101928) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x51101930) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51101934) = 0x00000001; // Layer control 2
  *((volatile uint32_t *) 0x5110193c) = 0x00000008; // Mask offset
  *((volatile uint32_t *) 0x51101940) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5110190c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5110194c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51101948) = 0x0000ffff; // Mask and processor enables

  // Layer 25 quadrant 1
  *((volatile uint32_t *) 0x52101904) = 0x00040007; // Rows
  *((volatile uint32_t *) 0x52101908) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x52101918) = 0x00000040; // Stride
  *((volatile uint32_t *) 0x5210191c) = 0x00022e40; // SRAM write ptr
  *((volatile uint32_t *) 0x52101920) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52101928) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x52101930) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52101934) = 0x00000001; // Layer control 2
  *((volatile uint32_t *) 0x5210193c) = 0x00000008; // Mask offset
  *((volatile uint32_t *) 0x52101940) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5210190c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5210194c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52101948) = 0x0000ffff; // Mask and processor enables

  // Layer 25 quadrant 2
  *((volatile uint32_t *) 0x53101904) = 0x00040007; // Rows
  *((volatile uint32_t *) 0x53101908) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x53101918) = 0x00000040; // Stride
  *((volatile uint32_t *) 0x5310191c) = 0x00042e40; // SRAM write ptr
  *((volatile uint32_t *) 0x53101920) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53101928) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x53101930) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53101934) = 0x00000001; // Layer control 2
  *((volatile uint32_t *) 0x5310193c) = 0x00000008; // Mask offset
  *((volatile uint32_t *) 0x53101940) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5310190c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5310194c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53101948) = 0x0000ffff; // Mask and processor enables

  // Layer 25 quadrant 3
  *((volatile uint32_t *) 0x54101904) = 0x00040007; // Rows
  *((volatile uint32_t *) 0x54101908) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x54101918) = 0x00000040; // Stride
  *((volatile uint32_t *) 0x5410191c) = 0x00062e40; // SRAM write ptr
  *((volatile uint32_t *) 0x54101920) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54101928) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x54101930) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54101934) = 0x00000001; // Layer control 2
  *((volatile uint32_t *) 0x5410193c) = 0x00000008; // Mask offset
  *((volatile uint32_t *) 0x54101940) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5410190c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5410194c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54101948) = 0x0000ffff; // Mask and processor enables

  // Layer 26 quadrant 0
  *((volatile uint32_t *) 0x51101a04) = 0x00188006; // Rows
  *((volatile uint32_t *) 0x51101a08) = 0x00028008; // Columns
  *((volatile uint32_t *) 0x51101a10) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x51101a14) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x51101a18) = 0x00000041; // Stride
  *((volatile uint32_t *) 0x51101a1c) = 0x00001400; // SRAM write ptr
  *((volatile uint32_t *) 0x51101a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51101a28) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x51101a2c) = 0x00002e40; // SRAM read ptr
  *((volatile uint32_t *) 0x51101a30) = 0x0088eba0; // Layer control
  *((volatile uint32_t *) 0x51101a34) = 0x001f8011; // Layer control 2
  *((volatile uint32_t *) 0x51101a38) = 0x00003df8; // Mask count
  *((volatile uint32_t *) 0x51101a3c) = 0x00003600; // Mask offset
  *((volatile uint32_t *) 0x51101a40) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x51101a44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x51101a4c) = 0x00002000; // Post processing register
  *((volatile uint32_t *) 0x51101a48) = 0xffffffff; // Mask and processor enables

  // Layer 26 quadrant 1
  *((volatile uint32_t *) 0x52101a04) = 0x00188006; // Rows
  *((volatile uint32_t *) 0x52101a08) = 0x00028008; // Columns
  *((volatile uint32_t *) 0x52101a10) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x52101a14) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x52101a18) = 0x00000041; // Stride
  *((volatile uint32_t *) 0x52101a1c) = 0x00001400; // SRAM write ptr
  *((volatile uint32_t *) 0x52101a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52101a28) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x52101a2c) = 0x00002e40; // SRAM read ptr
  *((volatile uint32_t *) 0x52101a30) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x52101a34) = 0x001f8011; // Layer control 2
  *((volatile uint32_t *) 0x52101a38) = 0x00003df8; // Mask count
  *((volatile uint32_t *) 0x52101a3c) = 0x00003600; // Mask offset
  *((volatile uint32_t *) 0x52101a40) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x52101a44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x52101a4c) = 0x00002000; // Post processing register
  *((volatile uint32_t *) 0x52101a48) = 0xffffffff; // Mask and processor enables

  // Layer 26 quadrant 2
  *((volatile uint32_t *) 0x53101a04) = 0x00188006; // Rows
  *((volatile uint32_t *) 0x53101a08) = 0x00028008; // Columns
  *((volatile uint32_t *) 0x53101a10) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x53101a14) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x53101a18) = 0x00000041; // Stride
  *((volatile uint32_t *) 0x53101a1c) = 0x00001400; // SRAM write ptr
  *((volatile uint32_t *) 0x53101a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53101a28) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x53101a2c) = 0x00002e40; // SRAM read ptr
  *((volatile uint32_t *) 0x53101a30) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x53101a34) = 0x001f8011; // Layer control 2
  *((volatile uint32_t *) 0x53101a38) = 0x00003df8; // Mask count
  *((volatile uint32_t *) 0x53101a3c) = 0x00003600; // Mask offset
  *((volatile uint32_t *) 0x53101a40) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x53101a44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x53101a4c) = 0x00002000; // Post processing register
  *((volatile uint32_t *) 0x53101a48) = 0xffffffff; // Mask and processor enables

  // Layer 26 quadrant 3
  *((volatile uint32_t *) 0x54101a04) = 0x00188006; // Rows
  *((volatile uint32_t *) 0x54101a08) = 0x00028008; // Columns
  *((volatile uint32_t *) 0x54101a10) = 0x00000001; // Pooling rows
  *((volatile uint32_t *) 0x54101a14) = 0x00000001; // Pooling columns
  *((volatile uint32_t *) 0x54101a18) = 0x00000041; // Stride
  *((volatile uint32_t *) 0x54101a1c) = 0x00001400; // SRAM write ptr
  *((volatile uint32_t *) 0x54101a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54101a28) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x54101a2c) = 0x00002e40; // SRAM read ptr
  *((volatile uint32_t *) 0x54101a30) = 0x00880ba0; // Layer control
  *((volatile uint32_t *) 0x54101a34) = 0x001f8011; // Layer control 2
  *((volatile uint32_t *) 0x54101a38) = 0x00003df8; // Mask count
  *((volatile uint32_t *) 0x54101a3c) = 0x00003600; // Mask offset
  *((volatile uint32_t *) 0x54101a40) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x54101a44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x54101a4c) = 0x00003000; // Post processing register
  *((volatile uint32_t *) 0x54101a48) = 0xffffffff; // Mask and processor enables

  // Layer 27 quadrant 0
  *((volatile uint32_t *) 0x51101b04) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x51101b08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x51101b18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51101b1c) = 0x00000800; // SRAM write ptr
  *((volatile uint32_t *) 0x51101b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51101b28) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x51101b2c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x51101b30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51101b34) = 0x001f8011; // Layer control 2
  *((volatile uint32_t *) 0x51101b38) = 0x000045f8; // Mask count
  *((volatile uint32_t *) 0x51101b3c) = 0x00003e00; // Mask offset
  *((volatile uint32_t *) 0x51101b40) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x51101b44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x51101b4c) = 0x00001080; // Post processing register
  *((volatile uint32_t *) 0x51101b48) = 0xffffffff; // Mask and processor enables

  // Layer 27 quadrant 1
  *((volatile uint32_t *) 0x52101b04) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x52101b08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x52101b18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52101b1c) = 0x00000800; // SRAM write ptr
  *((volatile uint32_t *) 0x52101b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52101b28) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x52101b2c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x52101b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52101b34) = 0x001f8011; // Layer control 2
  *((volatile uint32_t *) 0x52101b38) = 0x000045f8; // Mask count
  *((volatile uint32_t *) 0x52101b3c) = 0x00003e00; // Mask offset
  *((volatile uint32_t *) 0x52101b40) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x52101b44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x52101b48) = 0xffffffff; // Mask and processor enables

  // Layer 27 quadrant 2
  *((volatile uint32_t *) 0x53101b04) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x53101b08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x53101b18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53101b1c) = 0x00000800; // SRAM write ptr
  *((volatile uint32_t *) 0x53101b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53101b28) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x53101b2c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x53101b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53101b34) = 0x001f8011; // Layer control 2
  *((volatile uint32_t *) 0x53101b38) = 0x000045f8; // Mask count
  *((volatile uint32_t *) 0x53101b3c) = 0x00003e00; // Mask offset
  *((volatile uint32_t *) 0x53101b40) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x53101b44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x53101b48) = 0xffffffff; // Mask and processor enables

  // Layer 27 quadrant 3
  *((volatile uint32_t *) 0x54101b04) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x54101b08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x54101b18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54101b1c) = 0x00000800; // SRAM write ptr
  *((volatile uint32_t *) 0x54101b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54101b28) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x54101b2c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x54101b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54101b34) = 0x001f8011; // Layer control 2
  *((volatile uint32_t *) 0x54101b38) = 0x000045f8; // Mask count
  *((volatile uint32_t *) 0x54101b3c) = 0x00003e00; // Mask offset
  *((volatile uint32_t *) 0x54101b40) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x54101b44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x54101b48) = 0xffffffff; // Mask and processor enables

  // Layer 28 quadrant 0
  *((volatile uint32_t *) 0x51101c04) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x51101c08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x51101c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51101c20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51101c28) = 0x00000002; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x51101c2c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x51101c30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51101c34) = 0x00000011; // Layer control 2
  *((volatile uint32_t *) 0x51101c3c) = 0x00000008; // Mask offset
  *((volatile uint32_t *) 0x51101c40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x51101c0c) = 0x00000103; // 1D
  *((volatile uint32_t *) 0x51101c4c) = 0x03000000; // Post processing register
  *((volatile uint32_t *) 0x51101c48) = 0x0000ffff; // Mask and processor enables

  // Layer 28 quadrant 1
  *((volatile uint32_t *) 0x52101c04) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x52101c08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x52101c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52101c1c) = 0x00020000; // SRAM write ptr
  *((volatile uint32_t *) 0x52101c20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52101c28) = 0x00000002; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x52101c2c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x52101c30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52101c34) = 0x00000011; // Layer control 2
  *((volatile uint32_t *) 0x52101c3c) = 0x00000008; // Mask offset
  *((volatile uint32_t *) 0x52101c40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x52101c0c) = 0x00000103; // 1D
  *((volatile uint32_t *) 0x52101c4c) = 0x03000000; // Post processing register
  *((volatile uint32_t *) 0x52101c48) = 0x0000ffff; // Mask and processor enables

  // Layer 28 quadrant 2
  *((volatile uint32_t *) 0x53101c04) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x53101c08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x53101c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53101c1c) = 0x00040000; // SRAM write ptr
  *((volatile uint32_t *) 0x53101c20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53101c28) = 0x00000002; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x53101c2c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x53101c30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53101c34) = 0x00000011; // Layer control 2
  *((volatile uint32_t *) 0x53101c3c) = 0x00000008; // Mask offset
  *((volatile uint32_t *) 0x53101c40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x53101c0c) = 0x00000103; // 1D
  *((volatile uint32_t *) 0x53101c4c) = 0x03000000; // Post processing register
  *((volatile uint32_t *) 0x53101c48) = 0x0000ffff; // Mask and processor enables

  // Layer 28 quadrant 3
  *((volatile uint32_t *) 0x54101c04) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x54101c08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x54101c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54101c1c) = 0x00060000; // SRAM write ptr
  *((volatile uint32_t *) 0x54101c20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54101c28) = 0x00000002; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x54101c2c) = 0x00001400; // SRAM read ptr
  *((volatile uint32_t *) 0x54101c30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54101c34) = 0x00000011; // Layer control 2
  *((volatile uint32_t *) 0x54101c3c) = 0x00000008; // Mask offset
  *((volatile uint32_t *) 0x54101c40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x54101c0c) = 0x00000103; // 1D
  *((volatile uint32_t *) 0x54101c4c) = 0x03000000; // Post processing register
  *((volatile uint32_t *) 0x54101c48) = 0x0000ffff; // Mask and processor enables

  // Layer 29 quadrant 0
  *((volatile uint32_t *) 0x51101d04) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x51101d08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x51101d18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51101d1c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x51101d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51101d28) = 0x00000002; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x51101d2c) = 0x00000800; // SRAM read ptr
  *((volatile uint32_t *) 0x51101d30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51101d34) = 0x001f8031; // Layer control 2
  *((volatile uint32_t *) 0x51101d38) = 0x00004df8; // Mask count
  *((volatile uint32_t *) 0x51101d3c) = 0x00004600; // Mask offset
  *((volatile uint32_t *) 0x51101d40) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x51101d44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x51101d4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51101d48) = 0xffffffff; // Mask and processor enables

  // Layer 29 quadrant 1
  *((volatile uint32_t *) 0x52101d04) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x52101d08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x52101d18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52101d1c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x52101d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52101d28) = 0x00000002; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x52101d2c) = 0x00000800; // SRAM read ptr
  *((volatile uint32_t *) 0x52101d30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52101d34) = 0x001f8031; // Layer control 2
  *((volatile uint32_t *) 0x52101d38) = 0x00004df8; // Mask count
  *((volatile uint32_t *) 0x52101d3c) = 0x00004600; // Mask offset
  *((volatile uint32_t *) 0x52101d40) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x52101d44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x52101d4c) = 0x00023080; // Post processing register
  *((volatile uint32_t *) 0x52101d48) = 0xffffffff; // Mask and processor enables

  // Layer 29 quadrant 2
  *((volatile uint32_t *) 0x53101d04) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x53101d08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x53101d18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53101d1c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x53101d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53101d28) = 0x00000002; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x53101d2c) = 0x00000800; // SRAM read ptr
  *((volatile uint32_t *) 0x53101d30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53101d34) = 0x001f8031; // Layer control 2
  *((volatile uint32_t *) 0x53101d38) = 0x00004df8; // Mask count
  *((volatile uint32_t *) 0x53101d3c) = 0x00004600; // Mask offset
  *((volatile uint32_t *) 0x53101d40) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x53101d44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x53101d4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53101d48) = 0xffffffff; // Mask and processor enables

  // Layer 29 quadrant 3
  *((volatile uint32_t *) 0x54101d04) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x54101d08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x54101d18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54101d1c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x54101d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54101d28) = 0x00000002; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x54101d2c) = 0x00000800; // SRAM read ptr
  *((volatile uint32_t *) 0x54101d30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54101d34) = 0x001f8031; // Layer control 2
  *((volatile uint32_t *) 0x54101d38) = 0x00004df8; // Mask count
  *((volatile uint32_t *) 0x54101d3c) = 0x00004600; // Mask offset
  *((volatile uint32_t *) 0x54101d40) = 0x000000ff; // Output channel count
  *((volatile uint32_t *) 0x54101d44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x54101d4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54101d48) = 0xffffffff; // Mask and processor enables

  // Layer 30 quadrant 0
  *((volatile uint32_t *) 0x51101e04) = 0x00040003; // Rows
  *((volatile uint32_t *) 0x51101e08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x51101e18) = 0x00000040; // Stride
  *((volatile uint32_t *) 0x51101e1c) = 0x00002ee0; // SRAM write ptr
  *((volatile uint32_t *) 0x51101e20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51101e28) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x51101e30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51101e34) = 0x00000001; // Layer control 2
  *((volatile uint32_t *) 0x51101e3c) = 0x00000008; // Mask offset
  *((volatile uint32_t *) 0x51101e40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x51101e0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x51101e4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51101e48) = 0x0000ffff; // Mask and processor enables

  // Layer 30 quadrant 1
  *((volatile uint32_t *) 0x52101e04) = 0x00040003; // Rows
  *((volatile uint32_t *) 0x52101e08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x52101e18) = 0x00000040; // Stride
  *((volatile uint32_t *) 0x52101e1c) = 0x00022ee0; // SRAM write ptr
  *((volatile uint32_t *) 0x52101e20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52101e28) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x52101e30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52101e34) = 0x00000001; // Layer control 2
  *((volatile uint32_t *) 0x52101e3c) = 0x00000008; // Mask offset
  *((volatile uint32_t *) 0x52101e40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x52101e0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x52101e4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52101e48) = 0x0000ffff; // Mask and processor enables

  // Layer 30 quadrant 2
  *((volatile uint32_t *) 0x53101e04) = 0x00040003; // Rows
  *((volatile uint32_t *) 0x53101e08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x53101e18) = 0x00000040; // Stride
  *((volatile uint32_t *) 0x53101e1c) = 0x00042ee0; // SRAM write ptr
  *((volatile uint32_t *) 0x53101e20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53101e28) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x53101e30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53101e34) = 0x00000001; // Layer control 2
  *((volatile uint32_t *) 0x53101e3c) = 0x00000008; // Mask offset
  *((volatile uint32_t *) 0x53101e40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x53101e0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x53101e4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53101e48) = 0x0000ffff; // Mask and processor enables

  // Layer 30 quadrant 3
  *((volatile uint32_t *) 0x54101e04) = 0x00040003; // Rows
  *((volatile uint32_t *) 0x54101e08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x54101e18) = 0x00000040; // Stride
  *((volatile uint32_t *) 0x54101e1c) = 0x00062ee0; // SRAM write ptr
  *((volatile uint32_t *) 0x54101e20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54101e28) = 0x00000001; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x54101e30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54101e34) = 0x00000001; // Layer control 2
  *((volatile uint32_t *) 0x54101e3c) = 0x00000008; // Mask offset
  *((volatile uint32_t *) 0x54101e40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x54101e0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x54101e4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54101e48) = 0x0000ffff; // Mask and processor enables

  // Layer 31 quadrant 0
  *((volatile uint32_t *) 0x51101f04) = 0x0001001f; // Rows
  *((volatile uint32_t *) 0x51101f08) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x51101f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51101f20) = 0x00000001; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51101f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51101f2c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x51101f30) = 0x0000eb20; // Layer control
  *((volatile uint32_t *) 0x51101f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51101f38) = 0x0002bff8; // Mask count
  *((volatile uint32_t *) 0x51101f3c) = 0x0002be00; // Mask offset
  *((volatile uint32_t *) 0x51101f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51101f0c) = 0x00000100; // 1D
  *((volatile uint32_t *) 0x51101f48) = 0xffffffff; // Mask and processor enables

  // Layer 31 quadrant 1
  *((volatile uint32_t *) 0x52101f04) = 0x0001001f; // Rows
  *((volatile uint32_t *) 0x52101f08) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x52101f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52101f20) = 0x00000001; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52101f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52101f2c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x52101f30) = 0x00000b20; // Layer control
  *((volatile uint32_t *) 0x52101f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52101f38) = 0x0002bff8; // Mask count
  *((volatile uint32_t *) 0x52101f3c) = 0x0002be00; // Mask offset
  *((volatile uint32_t *) 0x52101f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52101f0c) = 0x00000100; // 1D
  *((volatile uint32_t *) 0x52101f48) = 0xffffffff; // Mask and processor enables

  // Layer 31 quadrant 2
  *((volatile uint32_t *) 0x53101f04) = 0x0001001f; // Rows
  *((volatile uint32_t *) 0x53101f08) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x53101f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53101f20) = 0x00000001; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53101f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53101f2c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x53101f30) = 0x00000b20; // Layer control
  *((volatile uint32_t *) 0x53101f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53101f38) = 0x0002bff8; // Mask count
  *((volatile uint32_t *) 0x53101f3c) = 0x0002be00; // Mask offset
  *((volatile uint32_t *) 0x53101f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53101f0c) = 0x00000100; // 1D
  *((volatile uint32_t *) 0x53101f48) = 0xffffffff; // Mask and processor enables

  // Layer 31 quadrant 3
  *((volatile uint32_t *) 0x54101f04) = 0x0001001f; // Rows
  *((volatile uint32_t *) 0x54101f08) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x54101f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54101f20) = 0x00000001; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54101f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54101f2c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x54101f30) = 0x00000b20; // Layer control
  *((volatile uint32_t *) 0x54101f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54101f38) = 0x0002bff8; // Mask count
  *((volatile uint32_t *) 0x54101f3c) = 0x0002be00; // Mask offset
  *((volatile uint32_t *) 0x54101f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54101f0c) = 0x00000100; // 1D
  *((volatile uint32_t *) 0x54101f4c) = 0x000011c0; // Post processing register
  *((volatile uint32_t *) 0x54101f48) = 0xffffffff; // Mask and processor enables

  // Layer 32 quadrant 0
  *((volatile uint32_t *) 0x51102004) = 0x0001000f; // Rows
  *((volatile uint32_t *) 0x51102008) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x51102018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110201c) = 0x00000a00; // SRAM write ptr
  *((volatile uint32_t *) 0x51102020) = 0x00000001; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51102024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110202c) = 0x00002d00; // SRAM read ptr
  *((volatile uint32_t *) 0x51102030) = 0x0000eb20; // Layer control
  *((volatile uint32_t *) 0x51102034) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51102038) = 0x0002c238; // Mask count
  *((volatile uint32_t *) 0x5110203c) = 0x0002c040; // Mask offset
  *((volatile uint32_t *) 0x51102040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x5110200c) = 0x00000100; // 1D
  *((volatile uint32_t *) 0x51102048) = 0xffffffff; // Mask and processor enables

  // Layer 32 quadrant 1
  *((volatile uint32_t *) 0x52102004) = 0x0001000f; // Rows
  *((volatile uint32_t *) 0x52102008) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x52102018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210201c) = 0x00000a00; // SRAM write ptr
  *((volatile uint32_t *) 0x52102020) = 0x00000001; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52102024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210202c) = 0x00002d00; // SRAM read ptr
  *((volatile uint32_t *) 0x52102030) = 0x00000b20; // Layer control
  *((volatile uint32_t *) 0x52102034) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52102038) = 0x0002c238; // Mask count
  *((volatile uint32_t *) 0x5210203c) = 0x0002c040; // Mask offset
  *((volatile uint32_t *) 0x52102040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x5210200c) = 0x00000100; // 1D
  *((volatile uint32_t *) 0x52102048) = 0xffffffff; // Mask and processor enables

  // Layer 32 quadrant 2
  *((volatile uint32_t *) 0x53102004) = 0x0001000f; // Rows
  *((volatile uint32_t *) 0x53102008) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x53102018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310201c) = 0x00000a00; // SRAM write ptr
  *((volatile uint32_t *) 0x53102020) = 0x00000001; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53102024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310202c) = 0x00002d00; // SRAM read ptr
  *((volatile uint32_t *) 0x53102030) = 0x00000b20; // Layer control
  *((volatile uint32_t *) 0x53102034) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53102038) = 0x0002c238; // Mask count
  *((volatile uint32_t *) 0x5310203c) = 0x0002c040; // Mask offset
  *((volatile uint32_t *) 0x53102040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x5310200c) = 0x00000100; // 1D
  *((volatile uint32_t *) 0x5310204c) = 0x000011fe; // Post processing register
  *((volatile uint32_t *) 0x53102048) = 0xffffffff; // Mask and processor enables

  // Layer 32 quadrant 3
  *((volatile uint32_t *) 0x54102004) = 0x0001000f; // Rows
  *((volatile uint32_t *) 0x54102008) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x54102018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410201c) = 0x00000a00; // SRAM write ptr
  *((volatile uint32_t *) 0x54102020) = 0x00000001; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54102024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410202c) = 0x00002d00; // SRAM read ptr
  *((volatile uint32_t *) 0x54102030) = 0x00000b20; // Layer control
  *((volatile uint32_t *) 0x54102034) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54102038) = 0x0002c238; // Mask count
  *((volatile uint32_t *) 0x5410203c) = 0x0002c040; // Mask offset
  *((volatile uint32_t *) 0x54102040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x5410200c) = 0x00000100; // 1D
  *((volatile uint32_t *) 0x54102048) = 0xffffffff; // Mask and processor enables

  // Layer 33 quadrant 0
  *((volatile uint32_t *) 0x51102104) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x51102108) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x51102118) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110211c) = 0x00002801; // SRAM write ptr
  *((volatile uint32_t *) 0x51102120) = 0x00000001; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51102124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110212c) = 0x00002e40; // SRAM read ptr
  *((volatile uint32_t *) 0x51102130) = 0x0000eb20; // Layer control
  *((volatile uint32_t *) 0x51102134) = 0x001f8011; // Layer control 2
  *((volatile uint32_t *) 0x51102138) = 0x0002c678; // Mask count
  *((volatile uint32_t *) 0x5110213c) = 0x0002c280; // Mask offset
  *((volatile uint32_t *) 0x51102140) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x5110210c) = 0x00000100; // 1D
  *((volatile uint32_t *) 0x5110214c) = 0x00023200; // Post processing register
  *((volatile uint32_t *) 0x51102148) = 0xffffffff; // Mask and processor enables

  // Layer 33 quadrant 1
  *((volatile uint32_t *) 0x52102104) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x52102108) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x52102118) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210211c) = 0x00002801; // SRAM write ptr
  *((volatile uint32_t *) 0x52102120) = 0x00000001; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52102124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210212c) = 0x00002e40; // SRAM read ptr
  *((volatile uint32_t *) 0x52102130) = 0x00000b20; // Layer control
  *((volatile uint32_t *) 0x52102134) = 0x001f8011; // Layer control 2
  *((volatile uint32_t *) 0x52102138) = 0x0002c678; // Mask count
  *((volatile uint32_t *) 0x5210213c) = 0x0002c280; // Mask offset
  *((volatile uint32_t *) 0x52102140) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x5210210c) = 0x00000100; // 1D
  *((volatile uint32_t *) 0x5210214c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52102148) = 0xffffffff; // Mask and processor enables

  // Layer 33 quadrant 2
  *((volatile uint32_t *) 0x53102104) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x53102108) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x53102118) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310211c) = 0x00002801; // SRAM write ptr
  *((volatile uint32_t *) 0x53102120) = 0x00000001; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53102124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310212c) = 0x00002e40; // SRAM read ptr
  *((volatile uint32_t *) 0x53102130) = 0x00000b20; // Layer control
  *((volatile uint32_t *) 0x53102134) = 0x001f8011; // Layer control 2
  *((volatile uint32_t *) 0x53102138) = 0x0002c678; // Mask count
  *((volatile uint32_t *) 0x5310213c) = 0x0002c280; // Mask offset
  *((volatile uint32_t *) 0x53102140) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x5310210c) = 0x00000100; // 1D
  *((volatile uint32_t *) 0x5310214c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53102148) = 0xffffffff; // Mask and processor enables

  // Layer 33 quadrant 3
  *((volatile uint32_t *) 0x54102104) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x54102108) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x54102118) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410211c) = 0x00002801; // SRAM write ptr
  *((volatile uint32_t *) 0x54102120) = 0x00000001; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54102124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410212c) = 0x00002e40; // SRAM read ptr
  *((volatile uint32_t *) 0x54102130) = 0x00000b20; // Layer control
  *((volatile uint32_t *) 0x54102134) = 0x001f8011; // Layer control 2
  *((volatile uint32_t *) 0x54102138) = 0x0002c678; // Mask count
  *((volatile uint32_t *) 0x5410213c) = 0x0002c280; // Mask offset
  *((volatile uint32_t *) 0x54102140) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x5410210c) = 0x00000100; // 1D
  *((volatile uint32_t *) 0x5410214c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54102148) = 0xffffffff; // Mask and processor enables

  // Layer 34 quadrant 0
  *((volatile uint32_t *) 0x51102204) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x51102208) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x51102218) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110221c) = 0x00003c00; // SRAM write ptr
  *((volatile uint32_t *) 0x51102220) = 0x00000001; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51102224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110222c) = 0x00002ee0; // SRAM read ptr
  *((volatile uint32_t *) 0x51102230) = 0x0000eb20; // Layer control
  *((volatile uint32_t *) 0x51102234) = 0x001f8001; // Layer control 2
  *((volatile uint32_t *) 0x51102238) = 0x0002caf8; // Mask count
  *((volatile uint32_t *) 0x5110223c) = 0x0002c700; // Mask offset
  *((volatile uint32_t *) 0x51102240) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x5110220c) = 0x00000100; // 1D
  *((volatile uint32_t *) 0x5110224c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51102248) = 0xffffffff; // Mask and processor enables

  // Layer 34 quadrant 1
  *((volatile uint32_t *) 0x52102204) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x52102208) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x52102218) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210221c) = 0x00003c00; // SRAM write ptr
  *((volatile uint32_t *) 0x52102220) = 0x00000001; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52102224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210222c) = 0x00002ee0; // SRAM read ptr
  *((volatile uint32_t *) 0x52102230) = 0x00000b20; // Layer control
  *((volatile uint32_t *) 0x52102234) = 0x001f8001; // Layer control 2
  *((volatile uint32_t *) 0x52102238) = 0x0002caf8; // Mask count
  *((volatile uint32_t *) 0x5210223c) = 0x0002c700; // Mask offset
  *((volatile uint32_t *) 0x52102240) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x5210220c) = 0x00000100; // 1D
  *((volatile uint32_t *) 0x5210224c) = 0x00023200; // Post processing register
  *((volatile uint32_t *) 0x52102248) = 0xffffffff; // Mask and processor enables

  // Layer 34 quadrant 2
  *((volatile uint32_t *) 0x53102204) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x53102208) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x53102218) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310221c) = 0x00003c00; // SRAM write ptr
  *((volatile uint32_t *) 0x53102220) = 0x00000001; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53102224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310222c) = 0x00002ee0; // SRAM read ptr
  *((volatile uint32_t *) 0x53102230) = 0x00000b20; // Layer control
  *((volatile uint32_t *) 0x53102234) = 0x001f8001; // Layer control 2
  *((volatile uint32_t *) 0x53102238) = 0x0002caf8; // Mask count
  *((volatile uint32_t *) 0x5310223c) = 0x0002c700; // Mask offset
  *((volatile uint32_t *) 0x53102240) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x5310220c) = 0x00000100; // 1D
  *((volatile uint32_t *) 0x5310224c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53102248) = 0xffffffff; // Mask and processor enables

  // Layer 34 quadrant 3
  *((volatile uint32_t *) 0x54102204) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x54102208) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x54102218) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410221c) = 0x00003c00; // SRAM write ptr
  *((volatile uint32_t *) 0x54102220) = 0x00000001; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54102224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410222c) = 0x00002ee0; // SRAM read ptr
  *((volatile uint32_t *) 0x54102230) = 0x00000b20; // Layer control
  *((volatile uint32_t *) 0x54102234) = 0x001f8001; // Layer control 2
  *((volatile uint32_t *) 0x54102238) = 0x0002caf8; // Mask count
  *((volatile uint32_t *) 0x5410223c) = 0x0002c700; // Mask offset
  *((volatile uint32_t *) 0x54102240) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x5410220c) = 0x00000100; // 1D
  *((volatile uint32_t *) 0x5410224c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54102248) = 0xffffffff; // Mask and processor enables

  // Layer 35 quadrant 0
  *((volatile uint32_t *) 0x51102304) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x51102308) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51102318) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110231c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x51102324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110232c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x51102330) = 0x0088e920; // Layer control
  *((volatile uint32_t *) 0x51102334) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51102338) = 0x00005178; // Mask count
  *((volatile uint32_t *) 0x5110233c) = 0x00004f80; // Mask offset
  *((volatile uint32_t *) 0x51102340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51102344) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5110234c) = 0x10000000; // Post processing register
  *((volatile uint32_t *) 0x51102348) = 0xffffffff; // Mask and processor enables

  // Layer 35 quadrant 1
  *((volatile uint32_t *) 0x52102304) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x52102308) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52102318) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210231c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x52102324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210232c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x52102330) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x52102334) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52102338) = 0x00005178; // Mask count
  *((volatile uint32_t *) 0x5210233c) = 0x00004f80; // Mask offset
  *((volatile uint32_t *) 0x52102340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52102344) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5210234c) = 0x10000000; // Post processing register
  *((volatile uint32_t *) 0x52102348) = 0xffffffff; // Mask and processor enables

  // Layer 35 quadrant 2
  *((volatile uint32_t *) 0x53102304) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x53102308) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53102318) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310231c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x53102324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310232c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x53102330) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x53102334) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53102338) = 0x00005178; // Mask count
  *((volatile uint32_t *) 0x5310233c) = 0x00004f80; // Mask offset
  *((volatile uint32_t *) 0x53102340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53102344) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5310234c) = 0x10000000; // Post processing register
  *((volatile uint32_t *) 0x53102348) = 0xffffffff; // Mask and processor enables

  // Layer 35 quadrant 3
  *((volatile uint32_t *) 0x54102304) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x54102308) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54102318) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410231c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x54102324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410232c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x54102330) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x54102334) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54102338) = 0x00005178; // Mask count
  *((volatile uint32_t *) 0x5410233c) = 0x00004f80; // Mask offset
  *((volatile uint32_t *) 0x54102340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54102344) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5410234c) = 0x10001200; // Post processing register
  *((volatile uint32_t *) 0x54102348) = 0xffffffff; // Mask and processor enables

  // Layer 36 quadrant 0
  *((volatile uint32_t *) 0x51102404) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x51102408) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x51102418) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110241c) = 0x00000c80; // SRAM write ptr
  *((volatile uint32_t *) 0x51102420) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5110242c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x51102430) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51102440) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5110240c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5110244c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51102448) = 0x0000ffff; // Mask and processor enables

  // Layer 36 quadrant 1
  *((volatile uint32_t *) 0x52102404) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x52102408) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x52102418) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210241c) = 0x00020c80; // SRAM write ptr
  *((volatile uint32_t *) 0x52102420) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5210242c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x52102430) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52102440) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5210240c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5210244c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52102448) = 0x0000ffff; // Mask and processor enables

  // Layer 36 quadrant 2
  *((volatile uint32_t *) 0x53102404) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x53102408) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x53102418) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310241c) = 0x00040c80; // SRAM write ptr
  *((volatile uint32_t *) 0x53102420) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5310242c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x53102430) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53102440) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5310240c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5310244c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53102448) = 0x0000ffff; // Mask and processor enables

  // Layer 36 quadrant 3
  *((volatile uint32_t *) 0x54102404) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x54102408) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x54102418) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410241c) = 0x00060c80; // SRAM write ptr
  *((volatile uint32_t *) 0x54102420) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5410242c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x54102430) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54102440) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5410240c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5410244c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54102448) = 0x0000ffff; // Mask and processor enables

  // Layer 37 quadrant 0
  *((volatile uint32_t *) 0x51102504) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x51102508) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51102518) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110251c) = 0x00003c28; // SRAM write ptr
  *((volatile uint32_t *) 0x51102524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110252c) = 0x00000c80; // SRAM read ptr
  *((volatile uint32_t *) 0x51102530) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51102534) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51102538) = 0x00005378; // Mask count
  *((volatile uint32_t *) 0x5110253c) = 0x00005180; // Mask offset
  *((volatile uint32_t *) 0x51102540) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51102544) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5110254c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51102548) = 0xffffffff; // Mask and processor enables

  // Layer 37 quadrant 1
  *((volatile uint32_t *) 0x52102504) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x52102508) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52102518) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210251c) = 0x00003c28; // SRAM write ptr
  *((volatile uint32_t *) 0x52102524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210252c) = 0x00000c80; // SRAM read ptr
  *((volatile uint32_t *) 0x52102530) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52102534) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52102538) = 0x00005378; // Mask count
  *((volatile uint32_t *) 0x5210253c) = 0x00005180; // Mask offset
  *((volatile uint32_t *) 0x52102540) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52102544) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5210254c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52102548) = 0xffffffff; // Mask and processor enables

  // Layer 37 quadrant 2
  *((volatile uint32_t *) 0x53102504) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x53102508) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53102518) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310251c) = 0x00003c28; // SRAM write ptr
  *((volatile uint32_t *) 0x53102524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310252c) = 0x00000c80; // SRAM read ptr
  *((volatile uint32_t *) 0x53102530) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53102534) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53102538) = 0x00005378; // Mask count
  *((volatile uint32_t *) 0x5310253c) = 0x00005180; // Mask offset
  *((volatile uint32_t *) 0x53102540) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53102544) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5310254c) = 0x0002323e; // Post processing register
  *((volatile uint32_t *) 0x53102548) = 0xffffffff; // Mask and processor enables

  // Layer 37 quadrant 3
  *((volatile uint32_t *) 0x54102504) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x54102508) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54102518) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410251c) = 0x00003c28; // SRAM write ptr
  *((volatile uint32_t *) 0x54102524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410252c) = 0x00000c80; // SRAM read ptr
  *((volatile uint32_t *) 0x54102530) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54102534) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54102538) = 0x00005378; // Mask count
  *((volatile uint32_t *) 0x5410253c) = 0x00005180; // Mask offset
  *((volatile uint32_t *) 0x54102540) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54102544) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5410254c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54102548) = 0xffffffff; // Mask and processor enables

  // Layer 38 quadrant 0
  *((volatile uint32_t *) 0x51102604) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x51102608) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51102618) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110261c) = 0x00000a01; // SRAM write ptr
  *((volatile uint32_t *) 0x51102624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110262c) = 0x00003c28; // SRAM read ptr
  *((volatile uint32_t *) 0x51102630) = 0x0088e920; // Layer control
  *((volatile uint32_t *) 0x51102634) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51102638) = 0x00005578; // Mask count
  *((volatile uint32_t *) 0x5110263c) = 0x00005380; // Mask offset
  *((volatile uint32_t *) 0x51102640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51102644) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5110264c) = 0x10003240; // Post processing register
  *((volatile uint32_t *) 0x51102648) = 0xffffffff; // Mask and processor enables

  // Layer 38 quadrant 1
  *((volatile uint32_t *) 0x52102604) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x52102608) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52102618) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210261c) = 0x00000a01; // SRAM write ptr
  *((volatile uint32_t *) 0x52102624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210262c) = 0x00003c28; // SRAM read ptr
  *((volatile uint32_t *) 0x52102630) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x52102634) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52102638) = 0x00005578; // Mask count
  *((volatile uint32_t *) 0x5210263c) = 0x00005380; // Mask offset
  *((volatile uint32_t *) 0x52102640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52102644) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5210264c) = 0x10002000; // Post processing register
  *((volatile uint32_t *) 0x52102648) = 0xffffffff; // Mask and processor enables

  // Layer 38 quadrant 2
  *((volatile uint32_t *) 0x53102604) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x53102608) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53102618) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310261c) = 0x00000a01; // SRAM write ptr
  *((volatile uint32_t *) 0x53102624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310262c) = 0x00003c28; // SRAM read ptr
  *((volatile uint32_t *) 0x53102630) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x53102634) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53102638) = 0x00005578; // Mask count
  *((volatile uint32_t *) 0x5310263c) = 0x00005380; // Mask offset
  *((volatile uint32_t *) 0x53102640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53102644) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5310264c) = 0x10002000; // Post processing register
  *((volatile uint32_t *) 0x53102648) = 0xffffffff; // Mask and processor enables

  // Layer 38 quadrant 3
  *((volatile uint32_t *) 0x54102604) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x54102608) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54102618) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410261c) = 0x00000a01; // SRAM write ptr
  *((volatile uint32_t *) 0x54102624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410262c) = 0x00003c28; // SRAM read ptr
  *((volatile uint32_t *) 0x54102630) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x54102634) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54102638) = 0x00005578; // Mask count
  *((volatile uint32_t *) 0x5410263c) = 0x00005380; // Mask offset
  *((volatile uint32_t *) 0x54102640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54102644) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5410264c) = 0x10002000; // Post processing register
  *((volatile uint32_t *) 0x54102648) = 0xffffffff; // Mask and processor enables

  // Layer 39 quadrant 0
  *((volatile uint32_t *) 0x51102704) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x51102708) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x51102718) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110271c) = 0x00000c80; // SRAM write ptr
  *((volatile uint32_t *) 0x51102720) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5110272c) = 0x00000a00; // SRAM read ptr
  *((volatile uint32_t *) 0x51102730) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51102740) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5110270c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5110274c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51102748) = 0x0000ffff; // Mask and processor enables

  // Layer 39 quadrant 1
  *((volatile uint32_t *) 0x52102704) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x52102708) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x52102718) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210271c) = 0x00020c80; // SRAM write ptr
  *((volatile uint32_t *) 0x52102720) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5210272c) = 0x00000a00; // SRAM read ptr
  *((volatile uint32_t *) 0x52102730) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52102740) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5210270c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5210274c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52102748) = 0x0000ffff; // Mask and processor enables

  // Layer 39 quadrant 2
  *((volatile uint32_t *) 0x53102704) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x53102708) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x53102718) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310271c) = 0x00040c80; // SRAM write ptr
  *((volatile uint32_t *) 0x53102720) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5310272c) = 0x00000a00; // SRAM read ptr
  *((volatile uint32_t *) 0x53102730) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53102740) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5310270c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5310274c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53102748) = 0x0000ffff; // Mask and processor enables

  // Layer 39 quadrant 3
  *((volatile uint32_t *) 0x54102704) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x54102708) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x54102718) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410271c) = 0x00060c80; // SRAM write ptr
  *((volatile uint32_t *) 0x54102720) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5410272c) = 0x00000a00; // SRAM read ptr
  *((volatile uint32_t *) 0x54102730) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54102740) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5410270c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5410274c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54102748) = 0x0000ffff; // Mask and processor enables

  // Layer 40 quadrant 0
  *((volatile uint32_t *) 0x51102804) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x51102808) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51102818) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110281c) = 0x00003c78; // SRAM write ptr
  *((volatile uint32_t *) 0x51102824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110282c) = 0x00000c80; // SRAM read ptr
  *((volatile uint32_t *) 0x51102830) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51102834) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51102838) = 0x00005778; // Mask count
  *((volatile uint32_t *) 0x5110283c) = 0x00005580; // Mask offset
  *((volatile uint32_t *) 0x51102840) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51102844) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5110284c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51102848) = 0xffffffff; // Mask and processor enables

  // Layer 40 quadrant 1
  *((volatile uint32_t *) 0x52102804) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x52102808) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52102818) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210281c) = 0x00003c78; // SRAM write ptr
  *((volatile uint32_t *) 0x52102824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210282c) = 0x00000c80; // SRAM read ptr
  *((volatile uint32_t *) 0x52102830) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52102834) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52102838) = 0x00005778; // Mask count
  *((volatile uint32_t *) 0x5210283c) = 0x00005580; // Mask offset
  *((volatile uint32_t *) 0x52102840) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52102844) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5210284c) = 0x00023240; // Post processing register
  *((volatile uint32_t *) 0x52102848) = 0xffffffff; // Mask and processor enables

  // Layer 40 quadrant 2
  *((volatile uint32_t *) 0x53102804) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x53102808) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53102818) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310281c) = 0x00003c78; // SRAM write ptr
  *((volatile uint32_t *) 0x53102824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310282c) = 0x00000c80; // SRAM read ptr
  *((volatile uint32_t *) 0x53102830) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53102834) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53102838) = 0x00005778; // Mask count
  *((volatile uint32_t *) 0x5310283c) = 0x00005580; // Mask offset
  *((volatile uint32_t *) 0x53102840) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53102844) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5310284c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53102848) = 0xffffffff; // Mask and processor enables

  // Layer 40 quadrant 3
  *((volatile uint32_t *) 0x54102804) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x54102808) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54102818) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410281c) = 0x00003c78; // SRAM write ptr
  *((volatile uint32_t *) 0x54102824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410282c) = 0x00000c80; // SRAM read ptr
  *((volatile uint32_t *) 0x54102830) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54102834) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54102838) = 0x00005778; // Mask count
  *((volatile uint32_t *) 0x5410283c) = 0x00005580; // Mask offset
  *((volatile uint32_t *) 0x54102840) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54102844) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5410284c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54102848) = 0xffffffff; // Mask and processor enables

  // Layer 41 quadrant 0
  *((volatile uint32_t *) 0x51102904) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x51102908) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51102918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110291c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x51102924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110292c) = 0x00003c78; // SRAM read ptr
  *((volatile uint32_t *) 0x51102930) = 0x0088e920; // Layer control
  *((volatile uint32_t *) 0x51102934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51102938) = 0x00005978; // Mask count
  *((volatile uint32_t *) 0x5110293c) = 0x00005780; // Mask offset
  *((volatile uint32_t *) 0x51102940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51102944) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5110294c) = 0x10002000; // Post processing register
  *((volatile uint32_t *) 0x51102948) = 0xffffffff; // Mask and processor enables

  // Layer 41 quadrant 1
  *((volatile uint32_t *) 0x52102904) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x52102908) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52102918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210291c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x52102924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210292c) = 0x00003c78; // SRAM read ptr
  *((volatile uint32_t *) 0x52102930) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x52102934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52102938) = 0x00005978; // Mask count
  *((volatile uint32_t *) 0x5210293c) = 0x00005780; // Mask offset
  *((volatile uint32_t *) 0x52102940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52102944) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5210294c) = 0x10002000; // Post processing register
  *((volatile uint32_t *) 0x52102948) = 0xffffffff; // Mask and processor enables

  // Layer 41 quadrant 2
  *((volatile uint32_t *) 0x53102904) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x53102908) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53102918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310291c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x53102924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310292c) = 0x00003c78; // SRAM read ptr
  *((volatile uint32_t *) 0x53102930) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x53102934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53102938) = 0x00005978; // Mask count
  *((volatile uint32_t *) 0x5310293c) = 0x00005780; // Mask offset
  *((volatile uint32_t *) 0x53102940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53102944) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5310294c) = 0x10002000; // Post processing register
  *((volatile uint32_t *) 0x53102948) = 0xffffffff; // Mask and processor enables

  // Layer 41 quadrant 3
  *((volatile uint32_t *) 0x54102904) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x54102908) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54102918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410291c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x54102924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410292c) = 0x00003c78; // SRAM read ptr
  *((volatile uint32_t *) 0x54102930) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x54102934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54102938) = 0x00005978; // Mask count
  *((volatile uint32_t *) 0x5410293c) = 0x00005780; // Mask offset
  *((volatile uint32_t *) 0x54102940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54102944) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5410294c) = 0x10003240; // Post processing register
  *((volatile uint32_t *) 0x54102948) = 0xffffffff; // Mask and processor enables

  // Layer 42 quadrant 0
  *((volatile uint32_t *) 0x51102a04) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x51102a08) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x51102a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51102a1c) = 0x00000c80; // SRAM write ptr
  *((volatile uint32_t *) 0x51102a20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51102a30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51102a40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x51102a0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x51102a4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51102a48) = 0x0000ffff; // Mask and processor enables

  // Layer 42 quadrant 1
  *((volatile uint32_t *) 0x52102a04) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x52102a08) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x52102a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52102a1c) = 0x00020c80; // SRAM write ptr
  *((volatile uint32_t *) 0x52102a20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52102a30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52102a40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x52102a0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x52102a4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52102a48) = 0x0000ffff; // Mask and processor enables

  // Layer 42 quadrant 2
  *((volatile uint32_t *) 0x53102a04) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x53102a08) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x53102a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53102a1c) = 0x00040c80; // SRAM write ptr
  *((volatile uint32_t *) 0x53102a20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53102a30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53102a40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x53102a0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x53102a4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53102a48) = 0x0000ffff; // Mask and processor enables

  // Layer 42 quadrant 3
  *((volatile uint32_t *) 0x54102a04) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x54102a08) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x54102a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54102a1c) = 0x00060c80; // SRAM write ptr
  *((volatile uint32_t *) 0x54102a20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54102a30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54102a40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x54102a0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x54102a4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54102a48) = 0x0000ffff; // Mask and processor enables

  // Layer 43 quadrant 0
  *((volatile uint32_t *) 0x51102b04) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x51102b08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51102b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51102b1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x51102b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51102b2c) = 0x00000c80; // SRAM read ptr
  *((volatile uint32_t *) 0x51102b30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51102b34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51102b38) = 0x00005b78; // Mask count
  *((volatile uint32_t *) 0x51102b3c) = 0x00005980; // Mask offset
  *((volatile uint32_t *) 0x51102b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51102b44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x51102b48) = 0xffffffff; // Mask and processor enables

  // Layer 43 quadrant 1
  *((volatile uint32_t *) 0x52102b04) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x52102b08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52102b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52102b1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x52102b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52102b2c) = 0x00000c80; // SRAM read ptr
  *((volatile uint32_t *) 0x52102b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52102b34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52102b38) = 0x00005b78; // Mask count
  *((volatile uint32_t *) 0x52102b3c) = 0x00005980; // Mask offset
  *((volatile uint32_t *) 0x52102b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52102b44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x52102b48) = 0xffffffff; // Mask and processor enables

  // Layer 43 quadrant 2
  *((volatile uint32_t *) 0x53102b04) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x53102b08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53102b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53102b1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x53102b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53102b2c) = 0x00000c80; // SRAM read ptr
  *((volatile uint32_t *) 0x53102b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53102b34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53102b38) = 0x00005b78; // Mask count
  *((volatile uint32_t *) 0x53102b3c) = 0x00005980; // Mask offset
  *((volatile uint32_t *) 0x53102b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53102b44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x53102b4c) = 0x0000127e; // Post processing register
  *((volatile uint32_t *) 0x53102b48) = 0xffffffff; // Mask and processor enables

  // Layer 43 quadrant 3
  *((volatile uint32_t *) 0x54102b04) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x54102b08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54102b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54102b1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x54102b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54102b2c) = 0x00000c80; // SRAM read ptr
  *((volatile uint32_t *) 0x54102b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54102b34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54102b38) = 0x00005b78; // Mask count
  *((volatile uint32_t *) 0x54102b3c) = 0x00005980; // Mask offset
  *((volatile uint32_t *) 0x54102b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54102b44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x54102b48) = 0xffffffff; // Mask and processor enables

  // Layer 44 quadrant 0
  *((volatile uint32_t *) 0x51102c04) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x51102c08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51102c18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51102c24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51102c2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51102c30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51102c34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51102c38) = 0x00005d78; // Mask count
  *((volatile uint32_t *) 0x51102c3c) = 0x00005b80; // Mask offset
  *((volatile uint32_t *) 0x51102c40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51102c44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x51102c4c) = 0x00023280; // Post processing register
  *((volatile uint32_t *) 0x51102c48) = 0xffffffff; // Mask and processor enables

  // Layer 44 quadrant 1
  *((volatile uint32_t *) 0x52102c04) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x52102c08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52102c18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52102c24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52102c2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52102c30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52102c34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52102c38) = 0x00005d78; // Mask count
  *((volatile uint32_t *) 0x52102c3c) = 0x00005b80; // Mask offset
  *((volatile uint32_t *) 0x52102c40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52102c44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x52102c4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52102c48) = 0xffffffff; // Mask and processor enables

  // Layer 44 quadrant 2
  *((volatile uint32_t *) 0x53102c04) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x53102c08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53102c18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53102c24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53102c2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53102c30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53102c34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53102c38) = 0x00005d78; // Mask count
  *((volatile uint32_t *) 0x53102c3c) = 0x00005b80; // Mask offset
  *((volatile uint32_t *) 0x53102c40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53102c44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x53102c4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53102c48) = 0xffffffff; // Mask and processor enables

  // Layer 44 quadrant 3
  *((volatile uint32_t *) 0x54102c04) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x54102c08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54102c18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54102c24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54102c2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54102c30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54102c34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54102c38) = 0x00005d78; // Mask count
  *((volatile uint32_t *) 0x54102c3c) = 0x00005b80; // Mask offset
  *((volatile uint32_t *) 0x54102c40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54102c44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x54102c4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54102c48) = 0xffffffff; // Mask and processor enables

  // Layer 45 quadrant 0
  *((volatile uint32_t *) 0x51102d04) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x51102d08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51102d18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51102d1c) = 0x00000a00; // SRAM write ptr
  *((volatile uint32_t *) 0x51102d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51102d30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51102d34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51102d38) = 0x00005f78; // Mask count
  *((volatile uint32_t *) 0x51102d3c) = 0x00005d80; // Mask offset
  *((volatile uint32_t *) 0x51102d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51102d44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x51102d4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51102d48) = 0xffffffff; // Mask and processor enables

  // Layer 45 quadrant 1
  *((volatile uint32_t *) 0x52102d04) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x52102d08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52102d18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52102d1c) = 0x00000a00; // SRAM write ptr
  *((volatile uint32_t *) 0x52102d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52102d30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52102d34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52102d38) = 0x00005f78; // Mask count
  *((volatile uint32_t *) 0x52102d3c) = 0x00005d80; // Mask offset
  *((volatile uint32_t *) 0x52102d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52102d44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x52102d4c) = 0x00023280; // Post processing register
  *((volatile uint32_t *) 0x52102d48) = 0xffffffff; // Mask and processor enables

  // Layer 45 quadrant 2
  *((volatile uint32_t *) 0x53102d04) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x53102d08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53102d18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53102d1c) = 0x00000a00; // SRAM write ptr
  *((volatile uint32_t *) 0x53102d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53102d30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53102d34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53102d38) = 0x00005f78; // Mask count
  *((volatile uint32_t *) 0x53102d3c) = 0x00005d80; // Mask offset
  *((volatile uint32_t *) 0x53102d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53102d44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x53102d4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53102d48) = 0xffffffff; // Mask and processor enables

  // Layer 45 quadrant 3
  *((volatile uint32_t *) 0x54102d04) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x54102d08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54102d18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54102d1c) = 0x00000a00; // SRAM write ptr
  *((volatile uint32_t *) 0x54102d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54102d30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54102d34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54102d38) = 0x00005f78; // Mask count
  *((volatile uint32_t *) 0x54102d3c) = 0x00005d80; // Mask offset
  *((volatile uint32_t *) 0x54102d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54102d44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x54102d4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54102d48) = 0xffffffff; // Mask and processor enables

  // Layer 46 quadrant 0
  *((volatile uint32_t *) 0x51102e04) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x51102e08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51102e18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51102e1c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x51102e24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51102e2c) = 0x00000a00; // SRAM read ptr
  *((volatile uint32_t *) 0x51102e30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51102e34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51102e38) = 0x00006178; // Mask count
  *((volatile uint32_t *) 0x51102e3c) = 0x00005f80; // Mask offset
  *((volatile uint32_t *) 0x51102e40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51102e44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x51102e4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51102e48) = 0xffffffff; // Mask and processor enables

  // Layer 46 quadrant 1
  *((volatile uint32_t *) 0x52102e04) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x52102e08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52102e18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52102e1c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x52102e24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52102e2c) = 0x00000a00; // SRAM read ptr
  *((volatile uint32_t *) 0x52102e30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52102e34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52102e38) = 0x00006178; // Mask count
  *((volatile uint32_t *) 0x52102e3c) = 0x00005f80; // Mask offset
  *((volatile uint32_t *) 0x52102e40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52102e44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x52102e4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52102e48) = 0xffffffff; // Mask and processor enables

  // Layer 46 quadrant 2
  *((volatile uint32_t *) 0x53102e04) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x53102e08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53102e18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53102e1c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x53102e24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53102e2c) = 0x00000a00; // SRAM read ptr
  *((volatile uint32_t *) 0x53102e30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53102e34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53102e38) = 0x00006178; // Mask count
  *((volatile uint32_t *) 0x53102e3c) = 0x00005f80; // Mask offset
  *((volatile uint32_t *) 0x53102e40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53102e44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x53102e4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53102e48) = 0xffffffff; // Mask and processor enables

  // Layer 46 quadrant 3
  *((volatile uint32_t *) 0x54102e04) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x54102e08) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54102e18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54102e1c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x54102e24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54102e2c) = 0x00000a00; // SRAM read ptr
  *((volatile uint32_t *) 0x54102e30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54102e34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54102e38) = 0x00006178; // Mask count
  *((volatile uint32_t *) 0x54102e3c) = 0x00005f80; // Mask offset
  *((volatile uint32_t *) 0x54102e40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54102e44) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x54102e4c) = 0x00023280; // Post processing register
  *((volatile uint32_t *) 0x54102e48) = 0xffffffff; // Mask and processor enables

  // Layer 47 quadrant 0
  *((volatile uint32_t *) 0x51102f04) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x51102f08) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x51102f18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51102f1c) = 0x00000f00; // SRAM write ptr
  *((volatile uint32_t *) 0x51102f20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51102f30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51102f40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x51102f0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x51102f4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51102f48) = 0x0000ffff; // Mask and processor enables

  // Layer 47 quadrant 1
  *((volatile uint32_t *) 0x52102f04) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x52102f08) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x52102f18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52102f1c) = 0x00020f00; // SRAM write ptr
  *((volatile uint32_t *) 0x52102f20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52102f30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52102f40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x52102f0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x52102f4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52102f48) = 0x0000ffff; // Mask and processor enables

  // Layer 47 quadrant 2
  *((volatile uint32_t *) 0x53102f04) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x53102f08) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x53102f18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53102f1c) = 0x00040f00; // SRAM write ptr
  *((volatile uint32_t *) 0x53102f20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53102f30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53102f40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x53102f0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x53102f4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53102f48) = 0x0000ffff; // Mask and processor enables

  // Layer 47 quadrant 3
  *((volatile uint32_t *) 0x54102f04) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x54102f08) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x54102f18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54102f1c) = 0x00060f00; // SRAM write ptr
  *((volatile uint32_t *) 0x54102f20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54102f30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54102f40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x54102f0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x54102f4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54102f48) = 0x0000ffff; // Mask and processor enables

  // Layer 48 quadrant 0
  *((volatile uint32_t *) 0x51103004) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x51103008) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51103018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51103024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110302c) = 0x00000f00; // SRAM read ptr
  *((volatile uint32_t *) 0x51103030) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51103034) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51103038) = 0x00006378; // Mask count
  *((volatile uint32_t *) 0x5110303c) = 0x00006180; // Mask offset
  *((volatile uint32_t *) 0x51103040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51103044) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5110304c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51103048) = 0xffffffff; // Mask and processor enables

  // Layer 48 quadrant 1
  *((volatile uint32_t *) 0x52103004) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x52103008) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52103018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52103024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210302c) = 0x00000f00; // SRAM read ptr
  *((volatile uint32_t *) 0x52103030) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52103034) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52103038) = 0x00006378; // Mask count
  *((volatile uint32_t *) 0x5210303c) = 0x00006180; // Mask offset
  *((volatile uint32_t *) 0x52103040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52103044) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5210304c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52103048) = 0xffffffff; // Mask and processor enables

  // Layer 48 quadrant 2
  *((volatile uint32_t *) 0x53103004) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x53103008) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53103018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53103024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310302c) = 0x00000f00; // SRAM read ptr
  *((volatile uint32_t *) 0x53103030) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53103034) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53103038) = 0x00006378; // Mask count
  *((volatile uint32_t *) 0x5310303c) = 0x00006180; // Mask offset
  *((volatile uint32_t *) 0x53103040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53103044) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5310304c) = 0x000232be; // Post processing register
  *((volatile uint32_t *) 0x53103048) = 0xffffffff; // Mask and processor enables

  // Layer 48 quadrant 3
  *((volatile uint32_t *) 0x54103004) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x54103008) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54103018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54103024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410302c) = 0x00000f00; // SRAM read ptr
  *((volatile uint32_t *) 0x54103030) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54103034) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54103038) = 0x00006378; // Mask count
  *((volatile uint32_t *) 0x5410303c) = 0x00006180; // Mask offset
  *((volatile uint32_t *) 0x54103040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54103044) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5410304c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54103048) = 0xffffffff; // Mask and processor enables

  // Layer 49 quadrant 0
  *((volatile uint32_t *) 0x51103104) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x51103108) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51103118) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110311c) = 0x00000a00; // SRAM write ptr
  *((volatile uint32_t *) 0x51103124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51103130) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51103134) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51103138) = 0x00006578; // Mask count
  *((volatile uint32_t *) 0x5110313c) = 0x00006380; // Mask offset
  *((volatile uint32_t *) 0x51103140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51103144) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5110314c) = 0x000012c0; // Post processing register
  *((volatile uint32_t *) 0x51103148) = 0xffffffff; // Mask and processor enables

  // Layer 49 quadrant 1
  *((volatile uint32_t *) 0x52103104) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x52103108) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52103118) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210311c) = 0x00000a00; // SRAM write ptr
  *((volatile uint32_t *) 0x52103124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52103130) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52103134) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52103138) = 0x00006578; // Mask count
  *((volatile uint32_t *) 0x5210313c) = 0x00006380; // Mask offset
  *((volatile uint32_t *) 0x52103140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52103144) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x52103148) = 0xffffffff; // Mask and processor enables

  // Layer 49 quadrant 2
  *((volatile uint32_t *) 0x53103104) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x53103108) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53103118) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310311c) = 0x00000a00; // SRAM write ptr
  *((volatile uint32_t *) 0x53103124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53103130) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53103134) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53103138) = 0x00006578; // Mask count
  *((volatile uint32_t *) 0x5310313c) = 0x00006380; // Mask offset
  *((volatile uint32_t *) 0x53103140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53103144) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x53103148) = 0xffffffff; // Mask and processor enables

  // Layer 49 quadrant 3
  *((volatile uint32_t *) 0x54103104) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x54103108) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54103118) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410311c) = 0x00000a00; // SRAM write ptr
  *((volatile uint32_t *) 0x54103124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54103130) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54103134) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54103138) = 0x00006578; // Mask count
  *((volatile uint32_t *) 0x5410313c) = 0x00006380; // Mask offset
  *((volatile uint32_t *) 0x54103140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54103144) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x54103148) = 0xffffffff; // Mask and processor enables

  // Layer 50 quadrant 0
  *((volatile uint32_t *) 0x51103204) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x51103208) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51103218) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110321c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x51103224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110322c) = 0x00000a00; // SRAM read ptr
  *((volatile uint32_t *) 0x51103230) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51103234) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51103238) = 0x00006778; // Mask count
  *((volatile uint32_t *) 0x5110323c) = 0x00006580; // Mask offset
  *((volatile uint32_t *) 0x51103240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51103244) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5110324c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51103248) = 0xffffffff; // Mask and processor enables

  // Layer 50 quadrant 1
  *((volatile uint32_t *) 0x52103204) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x52103208) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52103218) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210321c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x52103224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210322c) = 0x00000a00; // SRAM read ptr
  *((volatile uint32_t *) 0x52103230) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52103234) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52103238) = 0x00006778; // Mask count
  *((volatile uint32_t *) 0x5210323c) = 0x00006580; // Mask offset
  *((volatile uint32_t *) 0x52103240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52103244) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5210324c) = 0x000232c0; // Post processing register
  *((volatile uint32_t *) 0x52103248) = 0xffffffff; // Mask and processor enables

  // Layer 50 quadrant 2
  *((volatile uint32_t *) 0x53103204) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x53103208) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53103218) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310321c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x53103224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310322c) = 0x00000a00; // SRAM read ptr
  *((volatile uint32_t *) 0x53103230) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53103234) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53103238) = 0x00006778; // Mask count
  *((volatile uint32_t *) 0x5310323c) = 0x00006580; // Mask offset
  *((volatile uint32_t *) 0x53103240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53103244) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5310324c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53103248) = 0xffffffff; // Mask and processor enables

  // Layer 50 quadrant 3
  *((volatile uint32_t *) 0x54103204) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x54103208) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54103218) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410321c) = 0x00000001; // SRAM write ptr
  *((volatile uint32_t *) 0x54103224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410322c) = 0x00000a00; // SRAM read ptr
  *((volatile uint32_t *) 0x54103230) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54103234) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54103238) = 0x00006778; // Mask count
  *((volatile uint32_t *) 0x5410323c) = 0x00006580; // Mask offset
  *((volatile uint32_t *) 0x54103240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54103244) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5410324c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54103248) = 0xffffffff; // Mask and processor enables

  // Layer 51 quadrant 0
  *((volatile uint32_t *) 0x51103304) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x51103308) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x51103318) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110331c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x51103320) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51103330) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51103340) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5110330c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5110334c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51103348) = 0x0000ffff; // Mask and processor enables

  // Layer 51 quadrant 1
  *((volatile uint32_t *) 0x52103304) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x52103308) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x52103318) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210331c) = 0x00022800; // SRAM write ptr
  *((volatile uint32_t *) 0x52103320) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52103330) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52103340) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5210330c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5210334c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52103348) = 0x0000ffff; // Mask and processor enables

  // Layer 51 quadrant 2
  *((volatile uint32_t *) 0x53103304) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x53103308) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x53103318) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310331c) = 0x00042800; // SRAM write ptr
  *((volatile uint32_t *) 0x53103320) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53103330) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53103340) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5310330c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5310334c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53103348) = 0x0000ffff; // Mask and processor enables

  // Layer 51 quadrant 3
  *((volatile uint32_t *) 0x54103304) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x54103308) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x54103318) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410331c) = 0x00062800; // SRAM write ptr
  *((volatile uint32_t *) 0x54103320) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54103330) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54103340) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5410330c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5410334c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54103348) = 0x0000ffff; // Mask and processor enables

  // Layer 52 quadrant 0
  *((volatile uint32_t *) 0x51103404) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x51103408) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51103418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51103424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51103428) = 0x00000004; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5110342c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x51103430) = 0x0089e920; // Layer control
  *((volatile uint32_t *) 0x51103434) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51103438) = 0x00006b78; // Mask count
  *((volatile uint32_t *) 0x5110343c) = 0x00006780; // Mask offset
  *((volatile uint32_t *) 0x51103440) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x51103444) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5110344c) = 0x00006000; // Post processing register
  *((volatile uint32_t *) 0x51103448) = 0xffffffff; // Mask and processor enables

  // Layer 52 quadrant 1
  *((volatile uint32_t *) 0x52103404) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x52103408) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52103418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52103424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52103428) = 0x00000004; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5210342c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x52103430) = 0x00890920; // Layer control
  *((volatile uint32_t *) 0x52103434) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52103438) = 0x00006b78; // Mask count
  *((volatile uint32_t *) 0x5210343c) = 0x00006780; // Mask offset
  *((volatile uint32_t *) 0x52103440) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x52103444) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5210344c) = 0x00006000; // Post processing register
  *((volatile uint32_t *) 0x52103448) = 0xffffffff; // Mask and processor enables

  // Layer 52 quadrant 2
  *((volatile uint32_t *) 0x53103404) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x53103408) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53103418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53103424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53103428) = 0x00000004; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5310342c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x53103430) = 0x00890920; // Layer control
  *((volatile uint32_t *) 0x53103434) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53103438) = 0x00006b78; // Mask count
  *((volatile uint32_t *) 0x5310343c) = 0x00006780; // Mask offset
  *((volatile uint32_t *) 0x53103440) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x53103444) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5310344c) = 0x00007080; // Post processing register
  *((volatile uint32_t *) 0x53103448) = 0xffffffff; // Mask and processor enables

  // Layer 52 quadrant 3
  *((volatile uint32_t *) 0x54103404) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x54103408) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54103418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54103424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54103428) = 0x00000004; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5410342c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x54103430) = 0x00890920; // Layer control
  *((volatile uint32_t *) 0x54103434) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54103438) = 0x00006b78; // Mask count
  *((volatile uint32_t *) 0x5410343c) = 0x00006780; // Mask offset
  *((volatile uint32_t *) 0x54103440) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x54103444) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5410344c) = 0x00006000; // Post processing register
  *((volatile uint32_t *) 0x54103448) = 0xffffffff; // Mask and processor enables

  // Layer 53 quadrant 0
  *((volatile uint32_t *) 0x51103504) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x51103508) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51103518) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110351c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x51103524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110352c) = 0x00003c78; // SRAM read ptr
  *((volatile uint32_t *) 0x51103530) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51103534) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51103538) = 0x00005d78; // Mask count
  *((volatile uint32_t *) 0x5110353c) = 0x00005b80; // Mask offset
  *((volatile uint32_t *) 0x51103540) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51103544) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5110354c) = 0x00023280; // Post processing register
  *((volatile uint32_t *) 0x51103548) = 0xffffffff; // Mask and processor enables

  // Layer 53 quadrant 1
  *((volatile uint32_t *) 0x52103504) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x52103508) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52103518) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210351c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x52103524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210352c) = 0x00003c78; // SRAM read ptr
  *((volatile uint32_t *) 0x52103530) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52103534) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52103538) = 0x00005d78; // Mask count
  *((volatile uint32_t *) 0x5210353c) = 0x00005b80; // Mask offset
  *((volatile uint32_t *) 0x52103540) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52103544) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5210354c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52103548) = 0xffffffff; // Mask and processor enables

  // Layer 53 quadrant 2
  *((volatile uint32_t *) 0x53103504) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x53103508) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53103518) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310351c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x53103524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310352c) = 0x00003c78; // SRAM read ptr
  *((volatile uint32_t *) 0x53103530) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53103534) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53103538) = 0x00005d78; // Mask count
  *((volatile uint32_t *) 0x5310353c) = 0x00005b80; // Mask offset
  *((volatile uint32_t *) 0x53103540) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53103544) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5310354c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53103548) = 0xffffffff; // Mask and processor enables

  // Layer 53 quadrant 3
  *((volatile uint32_t *) 0x54103504) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x54103508) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54103518) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410351c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x54103524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410352c) = 0x00003c78; // SRAM read ptr
  *((volatile uint32_t *) 0x54103530) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54103534) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54103538) = 0x00005d78; // Mask count
  *((volatile uint32_t *) 0x5410353c) = 0x00005b80; // Mask offset
  *((volatile uint32_t *) 0x54103540) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54103544) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5410354c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54103548) = 0xffffffff; // Mask and processor enables

  // Layer 54 quadrant 0
  *((volatile uint32_t *) 0x51103604) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x51103608) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51103618) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110361c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x51103624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110362c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x51103630) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51103634) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51103638) = 0x00005f78; // Mask count
  *((volatile uint32_t *) 0x5110363c) = 0x00005d80; // Mask offset
  *((volatile uint32_t *) 0x51103640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51103644) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5110364c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51103648) = 0xffffffff; // Mask and processor enables

  // Layer 54 quadrant 1
  *((volatile uint32_t *) 0x52103604) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x52103608) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52103618) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210361c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x52103624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210362c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x52103630) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52103634) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52103638) = 0x00005f78; // Mask count
  *((volatile uint32_t *) 0x5210363c) = 0x00005d80; // Mask offset
  *((volatile uint32_t *) 0x52103640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52103644) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5210364c) = 0x00023280; // Post processing register
  *((volatile uint32_t *) 0x52103648) = 0xffffffff; // Mask and processor enables

  // Layer 54 quadrant 2
  *((volatile uint32_t *) 0x53103604) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x53103608) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53103618) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310361c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x53103624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310362c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x53103630) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53103634) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53103638) = 0x00005f78; // Mask count
  *((volatile uint32_t *) 0x5310363c) = 0x00005d80; // Mask offset
  *((volatile uint32_t *) 0x53103640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53103644) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5310364c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53103648) = 0xffffffff; // Mask and processor enables

  // Layer 54 quadrant 3
  *((volatile uint32_t *) 0x54103604) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x54103608) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54103618) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410361c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x54103624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410362c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x54103630) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54103634) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54103638) = 0x00005f78; // Mask count
  *((volatile uint32_t *) 0x5410363c) = 0x00005d80; // Mask offset
  *((volatile uint32_t *) 0x54103640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54103644) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5410364c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54103648) = 0xffffffff; // Mask and processor enables

  // Layer 55 quadrant 0
  *((volatile uint32_t *) 0x51103704) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x51103708) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51103718) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110371c) = 0x00002801; // SRAM write ptr
  *((volatile uint32_t *) 0x51103724) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110372c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x51103730) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51103734) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51103738) = 0x00006178; // Mask count
  *((volatile uint32_t *) 0x5110373c) = 0x00005f80; // Mask offset
  *((volatile uint32_t *) 0x51103740) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51103744) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5110374c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51103748) = 0xffffffff; // Mask and processor enables

  // Layer 55 quadrant 1
  *((volatile uint32_t *) 0x52103704) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x52103708) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52103718) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210371c) = 0x00002801; // SRAM write ptr
  *((volatile uint32_t *) 0x52103724) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210372c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x52103730) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52103734) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52103738) = 0x00006178; // Mask count
  *((volatile uint32_t *) 0x5210373c) = 0x00005f80; // Mask offset
  *((volatile uint32_t *) 0x52103740) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52103744) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5210374c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52103748) = 0xffffffff; // Mask and processor enables

  // Layer 55 quadrant 2
  *((volatile uint32_t *) 0x53103704) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x53103708) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53103718) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310371c) = 0x00002801; // SRAM write ptr
  *((volatile uint32_t *) 0x53103724) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310372c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x53103730) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53103734) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53103738) = 0x00006178; // Mask count
  *((volatile uint32_t *) 0x5310373c) = 0x00005f80; // Mask offset
  *((volatile uint32_t *) 0x53103740) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53103744) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5310374c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53103748) = 0xffffffff; // Mask and processor enables

  // Layer 55 quadrant 3
  *((volatile uint32_t *) 0x54103704) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x54103708) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54103718) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410371c) = 0x00002801; // SRAM write ptr
  *((volatile uint32_t *) 0x54103724) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410372c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x54103730) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54103734) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54103738) = 0x00006178; // Mask count
  *((volatile uint32_t *) 0x5410373c) = 0x00005f80; // Mask offset
  *((volatile uint32_t *) 0x54103740) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54103744) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5410374c) = 0x00023280; // Post processing register
  *((volatile uint32_t *) 0x54103748) = 0xffffffff; // Mask and processor enables

  // Layer 56 quadrant 0
  *((volatile uint32_t *) 0x51103804) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x51103808) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x51103818) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110381c) = 0x00003700; // SRAM write ptr
  *((volatile uint32_t *) 0x51103820) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5110382c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x51103830) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51103840) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5110380c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5110384c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51103848) = 0x0000ffff; // Mask and processor enables

  // Layer 56 quadrant 1
  *((volatile uint32_t *) 0x52103804) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x52103808) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x52103818) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210381c) = 0x00023700; // SRAM write ptr
  *((volatile uint32_t *) 0x52103820) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5210382c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x52103830) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52103840) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5210380c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5210384c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52103848) = 0x0000ffff; // Mask and processor enables

  // Layer 56 quadrant 2
  *((volatile uint32_t *) 0x53103804) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x53103808) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x53103818) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310381c) = 0x00043700; // SRAM write ptr
  *((volatile uint32_t *) 0x53103820) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5310382c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x53103830) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53103840) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5310380c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5310384c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53103848) = 0x0000ffff; // Mask and processor enables

  // Layer 56 quadrant 3
  *((volatile uint32_t *) 0x54103804) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x54103808) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x54103818) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410381c) = 0x00063700; // SRAM write ptr
  *((volatile uint32_t *) 0x54103820) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5410382c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x54103830) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54103840) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5410380c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5410384c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54103848) = 0x0000ffff; // Mask and processor enables

  // Layer 57 quadrant 0
  *((volatile uint32_t *) 0x51103904) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x51103908) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51103918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110391c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x51103924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110392c) = 0x00003700; // SRAM read ptr
  *((volatile uint32_t *) 0x51103930) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51103934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51103938) = 0x00006378; // Mask count
  *((volatile uint32_t *) 0x5110393c) = 0x00006180; // Mask offset
  *((volatile uint32_t *) 0x51103940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51103944) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5110394c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51103948) = 0xffffffff; // Mask and processor enables

  // Layer 57 quadrant 1
  *((volatile uint32_t *) 0x52103904) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x52103908) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52103918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210391c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x52103924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210392c) = 0x00003700; // SRAM read ptr
  *((volatile uint32_t *) 0x52103930) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52103934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52103938) = 0x00006378; // Mask count
  *((volatile uint32_t *) 0x5210393c) = 0x00006180; // Mask offset
  *((volatile uint32_t *) 0x52103940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52103944) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5210394c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52103948) = 0xffffffff; // Mask and processor enables

  // Layer 57 quadrant 2
  *((volatile uint32_t *) 0x53103904) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x53103908) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53103918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310391c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x53103924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310392c) = 0x00003700; // SRAM read ptr
  *((volatile uint32_t *) 0x53103930) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53103934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53103938) = 0x00006378; // Mask count
  *((volatile uint32_t *) 0x5310393c) = 0x00006180; // Mask offset
  *((volatile uint32_t *) 0x53103940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53103944) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5310394c) = 0x000232be; // Post processing register
  *((volatile uint32_t *) 0x53103948) = 0xffffffff; // Mask and processor enables

  // Layer 57 quadrant 3
  *((volatile uint32_t *) 0x54103904) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x54103908) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54103918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410391c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x54103924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410392c) = 0x00003700; // SRAM read ptr
  *((volatile uint32_t *) 0x54103930) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54103934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54103938) = 0x00006378; // Mask count
  *((volatile uint32_t *) 0x5410393c) = 0x00006180; // Mask offset
  *((volatile uint32_t *) 0x54103940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54103944) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5410394c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54103948) = 0xffffffff; // Mask and processor enables

  // Layer 58 quadrant 0
  *((volatile uint32_t *) 0x51103a04) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x51103a08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51103a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51103a1c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x51103a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51103a2c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x51103a30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51103a34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51103a38) = 0x00006578; // Mask count
  *((volatile uint32_t *) 0x51103a3c) = 0x00006380; // Mask offset
  *((volatile uint32_t *) 0x51103a40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51103a44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x51103a4c) = 0x000012c0; // Post processing register
  *((volatile uint32_t *) 0x51103a48) = 0xffffffff; // Mask and processor enables

  // Layer 58 quadrant 1
  *((volatile uint32_t *) 0x52103a04) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x52103a08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52103a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52103a1c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x52103a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52103a2c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x52103a30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52103a34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52103a38) = 0x00006578; // Mask count
  *((volatile uint32_t *) 0x52103a3c) = 0x00006380; // Mask offset
  *((volatile uint32_t *) 0x52103a40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52103a44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x52103a48) = 0xffffffff; // Mask and processor enables

  // Layer 58 quadrant 2
  *((volatile uint32_t *) 0x53103a04) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x53103a08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53103a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53103a1c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x53103a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53103a2c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x53103a30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53103a34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53103a38) = 0x00006578; // Mask count
  *((volatile uint32_t *) 0x53103a3c) = 0x00006380; // Mask offset
  *((volatile uint32_t *) 0x53103a40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53103a44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x53103a48) = 0xffffffff; // Mask and processor enables

  // Layer 58 quadrant 3
  *((volatile uint32_t *) 0x54103a04) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x54103a08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54103a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54103a1c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x54103a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54103a2c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x54103a30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54103a34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54103a38) = 0x00006578; // Mask count
  *((volatile uint32_t *) 0x54103a3c) = 0x00006380; // Mask offset
  *((volatile uint32_t *) 0x54103a40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54103a44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x54103a48) = 0xffffffff; // Mask and processor enables

  // Layer 59 quadrant 0
  *((volatile uint32_t *) 0x51103b04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x51103b08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51103b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51103b1c) = 0x00002801; // SRAM write ptr
  *((volatile uint32_t *) 0x51103b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51103b2c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x51103b30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51103b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51103b38) = 0x00006778; // Mask count
  *((volatile uint32_t *) 0x51103b3c) = 0x00006580; // Mask offset
  *((volatile uint32_t *) 0x51103b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51103b44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x51103b4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51103b48) = 0xffffffff; // Mask and processor enables

  // Layer 59 quadrant 1
  *((volatile uint32_t *) 0x52103b04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x52103b08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52103b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52103b1c) = 0x00002801; // SRAM write ptr
  *((volatile uint32_t *) 0x52103b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52103b2c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x52103b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52103b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52103b38) = 0x00006778; // Mask count
  *((volatile uint32_t *) 0x52103b3c) = 0x00006580; // Mask offset
  *((volatile uint32_t *) 0x52103b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52103b44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x52103b4c) = 0x000232c0; // Post processing register
  *((volatile uint32_t *) 0x52103b48) = 0xffffffff; // Mask and processor enables

  // Layer 59 quadrant 2
  *((volatile uint32_t *) 0x53103b04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x53103b08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53103b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53103b1c) = 0x00002801; // SRAM write ptr
  *((volatile uint32_t *) 0x53103b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53103b2c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x53103b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53103b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53103b38) = 0x00006778; // Mask count
  *((volatile uint32_t *) 0x53103b3c) = 0x00006580; // Mask offset
  *((volatile uint32_t *) 0x53103b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53103b44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x53103b4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53103b48) = 0xffffffff; // Mask and processor enables

  // Layer 59 quadrant 3
  *((volatile uint32_t *) 0x54103b04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x54103b08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54103b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54103b1c) = 0x00002801; // SRAM write ptr
  *((volatile uint32_t *) 0x54103b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54103b2c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x54103b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54103b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54103b38) = 0x00006778; // Mask count
  *((volatile uint32_t *) 0x54103b3c) = 0x00006580; // Mask offset
  *((volatile uint32_t *) 0x54103b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54103b44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x54103b4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54103b48) = 0xffffffff; // Mask and processor enables

  // Layer 60 quadrant 0
  *((volatile uint32_t *) 0x51103c04) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x51103c08) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x51103c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51103c1c) = 0x00003700; // SRAM write ptr
  *((volatile uint32_t *) 0x51103c20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51103c2c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x51103c30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51103c40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x51103c0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x51103c4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51103c48) = 0x0000ffff; // Mask and processor enables

  // Layer 60 quadrant 1
  *((volatile uint32_t *) 0x52103c04) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x52103c08) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x52103c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52103c1c) = 0x00023700; // SRAM write ptr
  *((volatile uint32_t *) 0x52103c20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52103c2c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x52103c30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52103c40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x52103c0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x52103c4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52103c48) = 0x0000ffff; // Mask and processor enables

  // Layer 60 quadrant 2
  *((volatile uint32_t *) 0x53103c04) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x53103c08) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x53103c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53103c1c) = 0x00043700; // SRAM write ptr
  *((volatile uint32_t *) 0x53103c20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53103c2c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x53103c30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53103c40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x53103c0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x53103c4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53103c48) = 0x0000ffff; // Mask and processor enables

  // Layer 60 quadrant 3
  *((volatile uint32_t *) 0x54103c04) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x54103c08) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x54103c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54103c1c) = 0x00063700; // SRAM write ptr
  *((volatile uint32_t *) 0x54103c20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54103c2c) = 0x00002800; // SRAM read ptr
  *((volatile uint32_t *) 0x54103c30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54103c40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x54103c0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x54103c4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54103c48) = 0x0000ffff; // Mask and processor enables

  // Layer 61 quadrant 0
  *((volatile uint32_t *) 0x51103d04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x51103d08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51103d18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51103d1c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x51103d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51103d28) = 0x00000004; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x51103d2c) = 0x00003700; // SRAM read ptr
  *((volatile uint32_t *) 0x51103d30) = 0x0089e920; // Layer control
  *((volatile uint32_t *) 0x51103d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51103d38) = 0x00006b78; // Mask count
  *((volatile uint32_t *) 0x51103d3c) = 0x00006780; // Mask offset
  *((volatile uint32_t *) 0x51103d40) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x51103d44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x51103d4c) = 0x00006000; // Post processing register
  *((volatile uint32_t *) 0x51103d48) = 0xffffffff; // Mask and processor enables

  // Layer 61 quadrant 1
  *((volatile uint32_t *) 0x52103d04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x52103d08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52103d18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52103d1c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x52103d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52103d28) = 0x00000004; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x52103d2c) = 0x00003700; // SRAM read ptr
  *((volatile uint32_t *) 0x52103d30) = 0x00890920; // Layer control
  *((volatile uint32_t *) 0x52103d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52103d38) = 0x00006b78; // Mask count
  *((volatile uint32_t *) 0x52103d3c) = 0x00006780; // Mask offset
  *((volatile uint32_t *) 0x52103d40) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x52103d44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x52103d4c) = 0x00006000; // Post processing register
  *((volatile uint32_t *) 0x52103d48) = 0xffffffff; // Mask and processor enables

  // Layer 61 quadrant 2
  *((volatile uint32_t *) 0x53103d04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x53103d08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53103d18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53103d1c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x53103d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53103d28) = 0x00000004; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x53103d2c) = 0x00003700; // SRAM read ptr
  *((volatile uint32_t *) 0x53103d30) = 0x00890920; // Layer control
  *((volatile uint32_t *) 0x53103d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53103d38) = 0x00006b78; // Mask count
  *((volatile uint32_t *) 0x53103d3c) = 0x00006780; // Mask offset
  *((volatile uint32_t *) 0x53103d40) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x53103d44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x53103d4c) = 0x00007080; // Post processing register
  *((volatile uint32_t *) 0x53103d48) = 0xffffffff; // Mask and processor enables

  // Layer 61 quadrant 3
  *((volatile uint32_t *) 0x54103d04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x54103d08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54103d18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54103d1c) = 0x00002800; // SRAM write ptr
  *((volatile uint32_t *) 0x54103d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54103d28) = 0x00000004; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x54103d2c) = 0x00003700; // SRAM read ptr
  *((volatile uint32_t *) 0x54103d30) = 0x00890920; // Layer control
  *((volatile uint32_t *) 0x54103d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54103d38) = 0x00006b78; // Mask count
  *((volatile uint32_t *) 0x54103d3c) = 0x00006780; // Mask offset
  *((volatile uint32_t *) 0x54103d40) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x54103d44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x54103d4c) = 0x00006000; // Post processing register
  *((volatile uint32_t *) 0x54103d48) = 0xffffffff; // Mask and processor enables

  // Layer 62 quadrant 0
  *((volatile uint32_t *) 0x51103e04) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x51103e08) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51103e18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51103e1c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x51103e24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51103e2c) = 0x00003c28; // SRAM read ptr
  *((volatile uint32_t *) 0x51103e30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51103e34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51103e38) = 0x00005d78; // Mask count
  *((volatile uint32_t *) 0x51103e3c) = 0x00005b80; // Mask offset
  *((volatile uint32_t *) 0x51103e40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51103e44) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x51103e4c) = 0x00023280; // Post processing register
  *((volatile uint32_t *) 0x51103e48) = 0xffffffff; // Mask and processor enables

  // Layer 62 quadrant 1
  *((volatile uint32_t *) 0x52103e04) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x52103e08) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52103e18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52103e1c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x52103e24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52103e2c) = 0x00003c28; // SRAM read ptr
  *((volatile uint32_t *) 0x52103e30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52103e34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52103e38) = 0x00005d78; // Mask count
  *((volatile uint32_t *) 0x52103e3c) = 0x00005b80; // Mask offset
  *((volatile uint32_t *) 0x52103e40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52103e44) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x52103e4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52103e48) = 0xffffffff; // Mask and processor enables

  // Layer 62 quadrant 2
  *((volatile uint32_t *) 0x53103e04) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x53103e08) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53103e18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53103e1c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x53103e24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53103e2c) = 0x00003c28; // SRAM read ptr
  *((volatile uint32_t *) 0x53103e30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53103e34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53103e38) = 0x00005d78; // Mask count
  *((volatile uint32_t *) 0x53103e3c) = 0x00005b80; // Mask offset
  *((volatile uint32_t *) 0x53103e40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53103e44) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x53103e4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53103e48) = 0xffffffff; // Mask and processor enables

  // Layer 62 quadrant 3
  *((volatile uint32_t *) 0x54103e04) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x54103e08) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54103e18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54103e1c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x54103e24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54103e2c) = 0x00003c28; // SRAM read ptr
  *((volatile uint32_t *) 0x54103e30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54103e34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54103e38) = 0x00005d78; // Mask count
  *((volatile uint32_t *) 0x54103e3c) = 0x00005b80; // Mask offset
  *((volatile uint32_t *) 0x54103e40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54103e44) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x54103e4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54103e48) = 0xffffffff; // Mask and processor enables

  // Layer 63 quadrant 0
  *((volatile uint32_t *) 0x51103f04) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x51103f08) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51103f18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51103f1c) = 0x000032a0; // SRAM write ptr
  *((volatile uint32_t *) 0x51103f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51103f2c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x51103f30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51103f34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51103f38) = 0x00005f78; // Mask count
  *((volatile uint32_t *) 0x51103f3c) = 0x00005d80; // Mask offset
  *((volatile uint32_t *) 0x51103f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51103f44) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x51103f4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51103f48) = 0xffffffff; // Mask and processor enables

  // Layer 63 quadrant 1
  *((volatile uint32_t *) 0x52103f04) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x52103f08) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52103f18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52103f1c) = 0x000032a0; // SRAM write ptr
  *((volatile uint32_t *) 0x52103f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52103f2c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x52103f30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52103f34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52103f38) = 0x00005f78; // Mask count
  *((volatile uint32_t *) 0x52103f3c) = 0x00005d80; // Mask offset
  *((volatile uint32_t *) 0x52103f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52103f44) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x52103f4c) = 0x00023280; // Post processing register
  *((volatile uint32_t *) 0x52103f48) = 0xffffffff; // Mask and processor enables

  // Layer 63 quadrant 2
  *((volatile uint32_t *) 0x53103f04) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x53103f08) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53103f18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53103f1c) = 0x000032a0; // SRAM write ptr
  *((volatile uint32_t *) 0x53103f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53103f2c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x53103f30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53103f34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53103f38) = 0x00005f78; // Mask count
  *((volatile uint32_t *) 0x53103f3c) = 0x00005d80; // Mask offset
  *((volatile uint32_t *) 0x53103f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53103f44) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x53103f4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53103f48) = 0xffffffff; // Mask and processor enables

  // Layer 63 quadrant 3
  *((volatile uint32_t *) 0x54103f04) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x54103f08) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54103f18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54103f1c) = 0x000032a0; // SRAM write ptr
  *((volatile uint32_t *) 0x54103f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54103f2c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x54103f30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54103f34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54103f38) = 0x00005f78; // Mask count
  *((volatile uint32_t *) 0x54103f3c) = 0x00005d80; // Mask offset
  *((volatile uint32_t *) 0x54103f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54103f44) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x54103f4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54103f48) = 0xffffffff; // Mask and processor enables

  // Layer 64 quadrant 0
  *((volatile uint32_t *) 0x51104004) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x51104008) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51104018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110401c) = 0x00003201; // SRAM write ptr
  *((volatile uint32_t *) 0x51104024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110402c) = 0x000032a0; // SRAM read ptr
  *((volatile uint32_t *) 0x51104030) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51104034) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51104038) = 0x00006178; // Mask count
  *((volatile uint32_t *) 0x5110403c) = 0x00005f80; // Mask offset
  *((volatile uint32_t *) 0x51104040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51104044) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5110404c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51104048) = 0xffffffff; // Mask and processor enables

  // Layer 64 quadrant 1
  *((volatile uint32_t *) 0x52104004) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x52104008) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52104018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210401c) = 0x00003201; // SRAM write ptr
  *((volatile uint32_t *) 0x52104024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210402c) = 0x000032a0; // SRAM read ptr
  *((volatile uint32_t *) 0x52104030) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52104034) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52104038) = 0x00006178; // Mask count
  *((volatile uint32_t *) 0x5210403c) = 0x00005f80; // Mask offset
  *((volatile uint32_t *) 0x52104040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52104044) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5210404c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52104048) = 0xffffffff; // Mask and processor enables

  // Layer 64 quadrant 2
  *((volatile uint32_t *) 0x53104004) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x53104008) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53104018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310401c) = 0x00003201; // SRAM write ptr
  *((volatile uint32_t *) 0x53104024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310402c) = 0x000032a0; // SRAM read ptr
  *((volatile uint32_t *) 0x53104030) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53104034) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53104038) = 0x00006178; // Mask count
  *((volatile uint32_t *) 0x5310403c) = 0x00005f80; // Mask offset
  *((volatile uint32_t *) 0x53104040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53104044) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5310404c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53104048) = 0xffffffff; // Mask and processor enables

  // Layer 64 quadrant 3
  *((volatile uint32_t *) 0x54104004) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x54104008) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54104018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410401c) = 0x00003201; // SRAM write ptr
  *((volatile uint32_t *) 0x54104024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410402c) = 0x000032a0; // SRAM read ptr
  *((volatile uint32_t *) 0x54104030) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54104034) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54104038) = 0x00006178; // Mask count
  *((volatile uint32_t *) 0x5410403c) = 0x00005f80; // Mask offset
  *((volatile uint32_t *) 0x54104040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54104044) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5410404c) = 0x00023280; // Post processing register
  *((volatile uint32_t *) 0x54104048) = 0xffffffff; // Mask and processor enables

  // Layer 65 quadrant 0
  *((volatile uint32_t *) 0x51104104) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x51104108) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x51104118) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110411c) = 0x00003540; // SRAM write ptr
  *((volatile uint32_t *) 0x51104120) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5110412c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x51104130) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51104140) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5110410c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5110414c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51104148) = 0x0000ffff; // Mask and processor enables

  // Layer 65 quadrant 1
  *((volatile uint32_t *) 0x52104104) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x52104108) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x52104118) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210411c) = 0x00023540; // SRAM write ptr
  *((volatile uint32_t *) 0x52104120) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5210412c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x52104130) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52104140) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5210410c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5210414c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52104148) = 0x0000ffff; // Mask and processor enables

  // Layer 65 quadrant 2
  *((volatile uint32_t *) 0x53104104) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x53104108) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x53104118) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310411c) = 0x00043540; // SRAM write ptr
  *((volatile uint32_t *) 0x53104120) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5310412c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x53104130) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53104140) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5310410c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5310414c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53104148) = 0x0000ffff; // Mask and processor enables

  // Layer 65 quadrant 3
  *((volatile uint32_t *) 0x54104104) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x54104108) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x54104118) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410411c) = 0x00063540; // SRAM write ptr
  *((volatile uint32_t *) 0x54104120) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5410412c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x54104130) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54104140) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5410410c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5410414c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54104148) = 0x0000ffff; // Mask and processor enables

  // Layer 66 quadrant 0
  *((volatile uint32_t *) 0x51104204) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x51104208) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51104218) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110421c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x51104224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110422c) = 0x00003540; // SRAM read ptr
  *((volatile uint32_t *) 0x51104230) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51104234) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51104238) = 0x00006378; // Mask count
  *((volatile uint32_t *) 0x5110423c) = 0x00006180; // Mask offset
  *((volatile uint32_t *) 0x51104240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51104244) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5110424c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51104248) = 0xffffffff; // Mask and processor enables

  // Layer 66 quadrant 1
  *((volatile uint32_t *) 0x52104204) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x52104208) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52104218) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210421c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x52104224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210422c) = 0x00003540; // SRAM read ptr
  *((volatile uint32_t *) 0x52104230) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52104234) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52104238) = 0x00006378; // Mask count
  *((volatile uint32_t *) 0x5210423c) = 0x00006180; // Mask offset
  *((volatile uint32_t *) 0x52104240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52104244) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5210424c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52104248) = 0xffffffff; // Mask and processor enables

  // Layer 66 quadrant 2
  *((volatile uint32_t *) 0x53104204) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x53104208) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53104218) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310421c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x53104224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310422c) = 0x00003540; // SRAM read ptr
  *((volatile uint32_t *) 0x53104230) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53104234) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53104238) = 0x00006378; // Mask count
  *((volatile uint32_t *) 0x5310423c) = 0x00006180; // Mask offset
  *((volatile uint32_t *) 0x53104240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53104244) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5310424c) = 0x000232be; // Post processing register
  *((volatile uint32_t *) 0x53104248) = 0xffffffff; // Mask and processor enables

  // Layer 66 quadrant 3
  *((volatile uint32_t *) 0x54104204) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x54104208) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54104218) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410421c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x54104224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410422c) = 0x00003540; // SRAM read ptr
  *((volatile uint32_t *) 0x54104230) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54104234) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54104238) = 0x00006378; // Mask count
  *((volatile uint32_t *) 0x5410423c) = 0x00006180; // Mask offset
  *((volatile uint32_t *) 0x54104240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54104244) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5410424c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54104248) = 0xffffffff; // Mask and processor enables

  // Layer 67 quadrant 0
  *((volatile uint32_t *) 0x51104304) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x51104308) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51104318) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110431c) = 0x000032a0; // SRAM write ptr
  *((volatile uint32_t *) 0x51104324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110432c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x51104330) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51104334) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51104338) = 0x00006578; // Mask count
  *((volatile uint32_t *) 0x5110433c) = 0x00006380; // Mask offset
  *((volatile uint32_t *) 0x51104340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51104344) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5110434c) = 0x000012c0; // Post processing register
  *((volatile uint32_t *) 0x51104348) = 0xffffffff; // Mask and processor enables

  // Layer 67 quadrant 1
  *((volatile uint32_t *) 0x52104304) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x52104308) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52104318) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210431c) = 0x000032a0; // SRAM write ptr
  *((volatile uint32_t *) 0x52104324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210432c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x52104330) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52104334) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52104338) = 0x00006578; // Mask count
  *((volatile uint32_t *) 0x5210433c) = 0x00006380; // Mask offset
  *((volatile uint32_t *) 0x52104340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52104344) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x52104348) = 0xffffffff; // Mask and processor enables

  // Layer 67 quadrant 2
  *((volatile uint32_t *) 0x53104304) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x53104308) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53104318) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310431c) = 0x000032a0; // SRAM write ptr
  *((volatile uint32_t *) 0x53104324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310432c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x53104330) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53104334) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53104338) = 0x00006578; // Mask count
  *((volatile uint32_t *) 0x5310433c) = 0x00006380; // Mask offset
  *((volatile uint32_t *) 0x53104340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53104344) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x53104348) = 0xffffffff; // Mask and processor enables

  // Layer 67 quadrant 3
  *((volatile uint32_t *) 0x54104304) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x54104308) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54104318) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410431c) = 0x000032a0; // SRAM write ptr
  *((volatile uint32_t *) 0x54104324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410432c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x54104330) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54104334) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54104338) = 0x00006578; // Mask count
  *((volatile uint32_t *) 0x5410433c) = 0x00006380; // Mask offset
  *((volatile uint32_t *) 0x54104340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54104344) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x54104348) = 0xffffffff; // Mask and processor enables

  // Layer 68 quadrant 0
  *((volatile uint32_t *) 0x51104404) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x51104408) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51104418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110441c) = 0x00003201; // SRAM write ptr
  *((volatile uint32_t *) 0x51104424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110442c) = 0x000032a0; // SRAM read ptr
  *((volatile uint32_t *) 0x51104430) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51104434) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51104438) = 0x00006778; // Mask count
  *((volatile uint32_t *) 0x5110443c) = 0x00006580; // Mask offset
  *((volatile uint32_t *) 0x51104440) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51104444) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5110444c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51104448) = 0xffffffff; // Mask and processor enables

  // Layer 68 quadrant 1
  *((volatile uint32_t *) 0x52104404) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x52104408) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52104418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210441c) = 0x00003201; // SRAM write ptr
  *((volatile uint32_t *) 0x52104424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210442c) = 0x000032a0; // SRAM read ptr
  *((volatile uint32_t *) 0x52104430) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52104434) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52104438) = 0x00006778; // Mask count
  *((volatile uint32_t *) 0x5210443c) = 0x00006580; // Mask offset
  *((volatile uint32_t *) 0x52104440) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52104444) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5210444c) = 0x000232c0; // Post processing register
  *((volatile uint32_t *) 0x52104448) = 0xffffffff; // Mask and processor enables

  // Layer 68 quadrant 2
  *((volatile uint32_t *) 0x53104404) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x53104408) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53104418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310441c) = 0x00003201; // SRAM write ptr
  *((volatile uint32_t *) 0x53104424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310442c) = 0x000032a0; // SRAM read ptr
  *((volatile uint32_t *) 0x53104430) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53104434) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53104438) = 0x00006778; // Mask count
  *((volatile uint32_t *) 0x5310443c) = 0x00006580; // Mask offset
  *((volatile uint32_t *) 0x53104440) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53104444) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5310444c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53104448) = 0xffffffff; // Mask and processor enables

  // Layer 68 quadrant 3
  *((volatile uint32_t *) 0x54104404) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x54104408) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54104418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410441c) = 0x00003201; // SRAM write ptr
  *((volatile uint32_t *) 0x54104424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410442c) = 0x000032a0; // SRAM read ptr
  *((volatile uint32_t *) 0x54104430) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54104434) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54104438) = 0x00006778; // Mask count
  *((volatile uint32_t *) 0x5410443c) = 0x00006580; // Mask offset
  *((volatile uint32_t *) 0x54104440) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54104444) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5410444c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54104448) = 0xffffffff; // Mask and processor enables

  // Layer 69 quadrant 0
  *((volatile uint32_t *) 0x51104504) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x51104508) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x51104518) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110451c) = 0x00003700; // SRAM write ptr
  *((volatile uint32_t *) 0x51104520) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5110452c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x51104530) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51104540) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5110450c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5110454c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51104548) = 0x0000ffff; // Mask and processor enables

  // Layer 69 quadrant 1
  *((volatile uint32_t *) 0x52104504) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x52104508) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x52104518) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210451c) = 0x00023700; // SRAM write ptr
  *((volatile uint32_t *) 0x52104520) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5210452c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x52104530) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52104540) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5210450c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5210454c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52104548) = 0x0000ffff; // Mask and processor enables

  // Layer 69 quadrant 2
  *((volatile uint32_t *) 0x53104504) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x53104508) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x53104518) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310451c) = 0x00043700; // SRAM write ptr
  *((volatile uint32_t *) 0x53104520) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5310452c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x53104530) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53104540) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5310450c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5310454c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53104548) = 0x0000ffff; // Mask and processor enables

  // Layer 69 quadrant 3
  *((volatile uint32_t *) 0x54104504) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x54104508) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x54104518) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410451c) = 0x00063700; // SRAM write ptr
  *((volatile uint32_t *) 0x54104520) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5410452c) = 0x00003200; // SRAM read ptr
  *((volatile uint32_t *) 0x54104530) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54104540) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5410450c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5410454c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54104548) = 0x0000ffff; // Mask and processor enables

  // Layer 70 quadrant 0
  *((volatile uint32_t *) 0x51104604) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x51104608) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51104618) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110461c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x51104624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51104628) = 0x00000004; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5110462c) = 0x00003700; // SRAM read ptr
  *((volatile uint32_t *) 0x51104630) = 0x0089e920; // Layer control
  *((volatile uint32_t *) 0x51104634) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51104638) = 0x00006b78; // Mask count
  *((volatile uint32_t *) 0x5110463c) = 0x00006780; // Mask offset
  *((volatile uint32_t *) 0x51104640) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x51104644) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5110464c) = 0x00006000; // Post processing register
  *((volatile uint32_t *) 0x51104648) = 0xffffffff; // Mask and processor enables

  // Layer 70 quadrant 1
  *((volatile uint32_t *) 0x52104604) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x52104608) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52104618) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210461c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x52104624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52104628) = 0x00000004; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5210462c) = 0x00003700; // SRAM read ptr
  *((volatile uint32_t *) 0x52104630) = 0x00890920; // Layer control
  *((volatile uint32_t *) 0x52104634) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52104638) = 0x00006b78; // Mask count
  *((volatile uint32_t *) 0x5210463c) = 0x00006780; // Mask offset
  *((volatile uint32_t *) 0x52104640) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x52104644) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5210464c) = 0x00006000; // Post processing register
  *((volatile uint32_t *) 0x52104648) = 0xffffffff; // Mask and processor enables

  // Layer 70 quadrant 2
  *((volatile uint32_t *) 0x53104604) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x53104608) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53104618) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310461c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x53104624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53104628) = 0x00000004; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5310462c) = 0x00003700; // SRAM read ptr
  *((volatile uint32_t *) 0x53104630) = 0x00890920; // Layer control
  *((volatile uint32_t *) 0x53104634) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53104638) = 0x00006b78; // Mask count
  *((volatile uint32_t *) 0x5310463c) = 0x00006780; // Mask offset
  *((volatile uint32_t *) 0x53104640) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x53104644) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5310464c) = 0x00007080; // Post processing register
  *((volatile uint32_t *) 0x53104648) = 0xffffffff; // Mask and processor enables

  // Layer 70 quadrant 3
  *((volatile uint32_t *) 0x54104604) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x54104608) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54104618) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410461c) = 0x00003200; // SRAM write ptr
  *((volatile uint32_t *) 0x54104624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54104628) = 0x00000004; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x5410462c) = 0x00003700; // SRAM read ptr
  *((volatile uint32_t *) 0x54104630) = 0x00890920; // Layer control
  *((volatile uint32_t *) 0x54104634) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54104638) = 0x00006b78; // Mask count
  *((volatile uint32_t *) 0x5410463c) = 0x00006780; // Mask offset
  *((volatile uint32_t *) 0x54104640) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x54104644) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5410464c) = 0x00006000; // Post processing register
  *((volatile uint32_t *) 0x54104648) = 0xffffffff; // Mask and processor enables

  // Layer 71 quadrant 0
  *((volatile uint32_t *) 0x51104704) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x51104708) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x51104718) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110471c) = 0x00003480; // SRAM write ptr
  *((volatile uint32_t *) 0x51104724) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110472c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x51104730) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51104734) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51104738) = 0x00005d78; // Mask count
  *((volatile uint32_t *) 0x5110473c) = 0x00005b80; // Mask offset
  *((volatile uint32_t *) 0x51104740) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51104744) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5110474c) = 0x00023280; // Post processing register
  *((volatile uint32_t *) 0x51104748) = 0xffffffff; // Mask and processor enables

  // Layer 71 quadrant 1
  *((volatile uint32_t *) 0x52104704) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x52104708) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x52104718) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210471c) = 0x00003480; // SRAM write ptr
  *((volatile uint32_t *) 0x52104724) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210472c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x52104730) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52104734) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52104738) = 0x00005d78; // Mask count
  *((volatile uint32_t *) 0x5210473c) = 0x00005b80; // Mask offset
  *((volatile uint32_t *) 0x52104740) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52104744) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5210474c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52104748) = 0xffffffff; // Mask and processor enables

  // Layer 71 quadrant 2
  *((volatile uint32_t *) 0x53104704) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x53104708) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x53104718) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310471c) = 0x00003480; // SRAM write ptr
  *((volatile uint32_t *) 0x53104724) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310472c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x53104730) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53104734) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53104738) = 0x00005d78; // Mask count
  *((volatile uint32_t *) 0x5310473c) = 0x00005b80; // Mask offset
  *((volatile uint32_t *) 0x53104740) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53104744) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5310474c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53104748) = 0xffffffff; // Mask and processor enables

  // Layer 71 quadrant 3
  *((volatile uint32_t *) 0x54104704) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x54104708) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x54104718) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410471c) = 0x00003480; // SRAM write ptr
  *((volatile uint32_t *) 0x54104724) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410472c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x54104730) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54104734) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54104738) = 0x00005d78; // Mask count
  *((volatile uint32_t *) 0x5410473c) = 0x00005b80; // Mask offset
  *((volatile uint32_t *) 0x54104740) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54104744) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5410474c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54104748) = 0xffffffff; // Mask and processor enables

  // Layer 72 quadrant 0
  *((volatile uint32_t *) 0x51104804) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x51104808) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x51104818) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110481c) = 0x000034a8; // SRAM write ptr
  *((volatile uint32_t *) 0x51104824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110482c) = 0x00003480; // SRAM read ptr
  *((volatile uint32_t *) 0x51104830) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51104834) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51104838) = 0x00005f78; // Mask count
  *((volatile uint32_t *) 0x5110483c) = 0x00005d80; // Mask offset
  *((volatile uint32_t *) 0x51104840) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51104844) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5110484c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51104848) = 0xffffffff; // Mask and processor enables

  // Layer 72 quadrant 1
  *((volatile uint32_t *) 0x52104804) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x52104808) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x52104818) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210481c) = 0x000034a8; // SRAM write ptr
  *((volatile uint32_t *) 0x52104824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210482c) = 0x00003480; // SRAM read ptr
  *((volatile uint32_t *) 0x52104830) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52104834) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52104838) = 0x00005f78; // Mask count
  *((volatile uint32_t *) 0x5210483c) = 0x00005d80; // Mask offset
  *((volatile uint32_t *) 0x52104840) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52104844) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5210484c) = 0x00023280; // Post processing register
  *((volatile uint32_t *) 0x52104848) = 0xffffffff; // Mask and processor enables

  // Layer 72 quadrant 2
  *((volatile uint32_t *) 0x53104804) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x53104808) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x53104818) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310481c) = 0x000034a8; // SRAM write ptr
  *((volatile uint32_t *) 0x53104824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310482c) = 0x00003480; // SRAM read ptr
  *((volatile uint32_t *) 0x53104830) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53104834) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53104838) = 0x00005f78; // Mask count
  *((volatile uint32_t *) 0x5310483c) = 0x00005d80; // Mask offset
  *((volatile uint32_t *) 0x53104840) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53104844) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5310484c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53104848) = 0xffffffff; // Mask and processor enables

  // Layer 72 quadrant 3
  *((volatile uint32_t *) 0x54104804) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x54104808) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x54104818) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410481c) = 0x000034a8; // SRAM write ptr
  *((volatile uint32_t *) 0x54104824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410482c) = 0x00003480; // SRAM read ptr
  *((volatile uint32_t *) 0x54104830) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54104834) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54104838) = 0x00005f78; // Mask count
  *((volatile uint32_t *) 0x5410483c) = 0x00005d80; // Mask offset
  *((volatile uint32_t *) 0x54104840) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54104844) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5410484c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54104848) = 0xffffffff; // Mask and processor enables

  // Layer 73 quadrant 0
  *((volatile uint32_t *) 0x51104904) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x51104908) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x51104918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110491c) = 0x00003481; // SRAM write ptr
  *((volatile uint32_t *) 0x51104924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110492c) = 0x000034a8; // SRAM read ptr
  *((volatile uint32_t *) 0x51104930) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51104934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51104938) = 0x00006178; // Mask count
  *((volatile uint32_t *) 0x5110493c) = 0x00005f80; // Mask offset
  *((volatile uint32_t *) 0x51104940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51104944) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5110494c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51104948) = 0xffffffff; // Mask and processor enables

  // Layer 73 quadrant 1
  *((volatile uint32_t *) 0x52104904) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x52104908) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x52104918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210491c) = 0x00003481; // SRAM write ptr
  *((volatile uint32_t *) 0x52104924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210492c) = 0x000034a8; // SRAM read ptr
  *((volatile uint32_t *) 0x52104930) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52104934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52104938) = 0x00006178; // Mask count
  *((volatile uint32_t *) 0x5210493c) = 0x00005f80; // Mask offset
  *((volatile uint32_t *) 0x52104940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52104944) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5210494c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52104948) = 0xffffffff; // Mask and processor enables

  // Layer 73 quadrant 2
  *((volatile uint32_t *) 0x53104904) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x53104908) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x53104918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310491c) = 0x00003481; // SRAM write ptr
  *((volatile uint32_t *) 0x53104924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310492c) = 0x000034a8; // SRAM read ptr
  *((volatile uint32_t *) 0x53104930) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53104934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53104938) = 0x00006178; // Mask count
  *((volatile uint32_t *) 0x5310493c) = 0x00005f80; // Mask offset
  *((volatile uint32_t *) 0x53104940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53104944) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5310494c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53104948) = 0xffffffff; // Mask and processor enables

  // Layer 73 quadrant 3
  *((volatile uint32_t *) 0x54104904) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x54104908) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x54104918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410491c) = 0x00003481; // SRAM write ptr
  *((volatile uint32_t *) 0x54104924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410492c) = 0x000034a8; // SRAM read ptr
  *((volatile uint32_t *) 0x54104930) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54104934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54104938) = 0x00006178; // Mask count
  *((volatile uint32_t *) 0x5410493c) = 0x00005f80; // Mask offset
  *((volatile uint32_t *) 0x54104940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54104944) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5410494c) = 0x00023280; // Post processing register
  *((volatile uint32_t *) 0x54104948) = 0xffffffff; // Mask and processor enables

  // Layer 74 quadrant 0
  *((volatile uint32_t *) 0x51104a04) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x51104a08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x51104a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51104a1c) = 0x00003540; // SRAM write ptr
  *((volatile uint32_t *) 0x51104a20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51104a2c) = 0x00003480; // SRAM read ptr
  *((volatile uint32_t *) 0x51104a30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51104a40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x51104a0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x51104a4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51104a48) = 0x0000ffff; // Mask and processor enables

  // Layer 74 quadrant 1
  *((volatile uint32_t *) 0x52104a04) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x52104a08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x52104a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52104a1c) = 0x00023540; // SRAM write ptr
  *((volatile uint32_t *) 0x52104a20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52104a2c) = 0x00003480; // SRAM read ptr
  *((volatile uint32_t *) 0x52104a30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52104a40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x52104a0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x52104a4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52104a48) = 0x0000ffff; // Mask and processor enables

  // Layer 74 quadrant 2
  *((volatile uint32_t *) 0x53104a04) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x53104a08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x53104a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53104a1c) = 0x00043540; // SRAM write ptr
  *((volatile uint32_t *) 0x53104a20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53104a2c) = 0x00003480; // SRAM read ptr
  *((volatile uint32_t *) 0x53104a30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53104a40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x53104a0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x53104a4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53104a48) = 0x0000ffff; // Mask and processor enables

  // Layer 74 quadrant 3
  *((volatile uint32_t *) 0x54104a04) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x54104a08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x54104a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54104a1c) = 0x00063540; // SRAM write ptr
  *((volatile uint32_t *) 0x54104a20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54104a2c) = 0x00003480; // SRAM read ptr
  *((volatile uint32_t *) 0x54104a30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54104a40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x54104a0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x54104a4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54104a48) = 0x0000ffff; // Mask and processor enables

  // Layer 75 quadrant 0
  *((volatile uint32_t *) 0x51104b04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x51104b08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x51104b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51104b1c) = 0x00003480; // SRAM write ptr
  *((volatile uint32_t *) 0x51104b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51104b2c) = 0x00003540; // SRAM read ptr
  *((volatile uint32_t *) 0x51104b30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51104b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51104b38) = 0x00006378; // Mask count
  *((volatile uint32_t *) 0x51104b3c) = 0x00006180; // Mask offset
  *((volatile uint32_t *) 0x51104b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51104b44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x51104b4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51104b48) = 0xffffffff; // Mask and processor enables

  // Layer 75 quadrant 1
  *((volatile uint32_t *) 0x52104b04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x52104b08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x52104b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52104b1c) = 0x00003480; // SRAM write ptr
  *((volatile uint32_t *) 0x52104b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52104b2c) = 0x00003540; // SRAM read ptr
  *((volatile uint32_t *) 0x52104b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52104b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52104b38) = 0x00006378; // Mask count
  *((volatile uint32_t *) 0x52104b3c) = 0x00006180; // Mask offset
  *((volatile uint32_t *) 0x52104b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52104b44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x52104b4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52104b48) = 0xffffffff; // Mask and processor enables

  // Layer 75 quadrant 2
  *((volatile uint32_t *) 0x53104b04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x53104b08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x53104b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53104b1c) = 0x00003480; // SRAM write ptr
  *((volatile uint32_t *) 0x53104b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53104b2c) = 0x00003540; // SRAM read ptr
  *((volatile uint32_t *) 0x53104b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53104b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53104b38) = 0x00006378; // Mask count
  *((volatile uint32_t *) 0x53104b3c) = 0x00006180; // Mask offset
  *((volatile uint32_t *) 0x53104b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53104b44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x53104b4c) = 0x000232be; // Post processing register
  *((volatile uint32_t *) 0x53104b48) = 0xffffffff; // Mask and processor enables

  // Layer 75 quadrant 3
  *((volatile uint32_t *) 0x54104b04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x54104b08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x54104b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54104b1c) = 0x00003480; // SRAM write ptr
  *((volatile uint32_t *) 0x54104b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54104b2c) = 0x00003540; // SRAM read ptr
  *((volatile uint32_t *) 0x54104b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54104b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54104b38) = 0x00006378; // Mask count
  *((volatile uint32_t *) 0x54104b3c) = 0x00006180; // Mask offset
  *((volatile uint32_t *) 0x54104b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54104b44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x54104b4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54104b48) = 0xffffffff; // Mask and processor enables

  // Layer 76 quadrant 0
  *((volatile uint32_t *) 0x51104c04) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x51104c08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x51104c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51104c1c) = 0x000034a8; // SRAM write ptr
  *((volatile uint32_t *) 0x51104c24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51104c2c) = 0x00003480; // SRAM read ptr
  *((volatile uint32_t *) 0x51104c30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51104c34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51104c38) = 0x00006578; // Mask count
  *((volatile uint32_t *) 0x51104c3c) = 0x00006380; // Mask offset
  *((volatile uint32_t *) 0x51104c40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51104c44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x51104c4c) = 0x000012c0; // Post processing register
  *((volatile uint32_t *) 0x51104c48) = 0xffffffff; // Mask and processor enables

  // Layer 76 quadrant 1
  *((volatile uint32_t *) 0x52104c04) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x52104c08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x52104c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52104c1c) = 0x000034a8; // SRAM write ptr
  *((volatile uint32_t *) 0x52104c24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52104c2c) = 0x00003480; // SRAM read ptr
  *((volatile uint32_t *) 0x52104c30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52104c34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52104c38) = 0x00006578; // Mask count
  *((volatile uint32_t *) 0x52104c3c) = 0x00006380; // Mask offset
  *((volatile uint32_t *) 0x52104c40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52104c44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x52104c48) = 0xffffffff; // Mask and processor enables

  // Layer 76 quadrant 2
  *((volatile uint32_t *) 0x53104c04) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x53104c08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x53104c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53104c1c) = 0x000034a8; // SRAM write ptr
  *((volatile uint32_t *) 0x53104c24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53104c2c) = 0x00003480; // SRAM read ptr
  *((volatile uint32_t *) 0x53104c30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53104c34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53104c38) = 0x00006578; // Mask count
  *((volatile uint32_t *) 0x53104c3c) = 0x00006380; // Mask offset
  *((volatile uint32_t *) 0x53104c40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53104c44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x53104c48) = 0xffffffff; // Mask and processor enables

  // Layer 76 quadrant 3
  *((volatile uint32_t *) 0x54104c04) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x54104c08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x54104c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54104c1c) = 0x000034a8; // SRAM write ptr
  *((volatile uint32_t *) 0x54104c24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54104c2c) = 0x00003480; // SRAM read ptr
  *((volatile uint32_t *) 0x54104c30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54104c34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54104c38) = 0x00006578; // Mask count
  *((volatile uint32_t *) 0x54104c3c) = 0x00006380; // Mask offset
  *((volatile uint32_t *) 0x54104c40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54104c44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x54104c48) = 0xffffffff; // Mask and processor enables

  // Layer 77 quadrant 0
  *((volatile uint32_t *) 0x51104d04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x51104d08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x51104d18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51104d1c) = 0x00003481; // SRAM write ptr
  *((volatile uint32_t *) 0x51104d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51104d2c) = 0x000034a8; // SRAM read ptr
  *((volatile uint32_t *) 0x51104d30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51104d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51104d38) = 0x00006778; // Mask count
  *((volatile uint32_t *) 0x51104d3c) = 0x00006580; // Mask offset
  *((volatile uint32_t *) 0x51104d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51104d44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x51104d4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51104d48) = 0xffffffff; // Mask and processor enables

  // Layer 77 quadrant 1
  *((volatile uint32_t *) 0x52104d04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x52104d08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x52104d18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52104d1c) = 0x00003481; // SRAM write ptr
  *((volatile uint32_t *) 0x52104d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52104d2c) = 0x000034a8; // SRAM read ptr
  *((volatile uint32_t *) 0x52104d30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52104d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52104d38) = 0x00006778; // Mask count
  *((volatile uint32_t *) 0x52104d3c) = 0x00006580; // Mask offset
  *((volatile uint32_t *) 0x52104d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52104d44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x52104d4c) = 0x000232c0; // Post processing register
  *((volatile uint32_t *) 0x52104d48) = 0xffffffff; // Mask and processor enables

  // Layer 77 quadrant 2
  *((volatile uint32_t *) 0x53104d04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x53104d08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x53104d18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53104d1c) = 0x00003481; // SRAM write ptr
  *((volatile uint32_t *) 0x53104d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53104d2c) = 0x000034a8; // SRAM read ptr
  *((volatile uint32_t *) 0x53104d30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53104d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53104d38) = 0x00006778; // Mask count
  *((volatile uint32_t *) 0x53104d3c) = 0x00006580; // Mask offset
  *((volatile uint32_t *) 0x53104d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53104d44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x53104d4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53104d48) = 0xffffffff; // Mask and processor enables

  // Layer 77 quadrant 3
  *((volatile uint32_t *) 0x54104d04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x54104d08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x54104d18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54104d1c) = 0x00003481; // SRAM write ptr
  *((volatile uint32_t *) 0x54104d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54104d2c) = 0x000034a8; // SRAM read ptr
  *((volatile uint32_t *) 0x54104d30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54104d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54104d38) = 0x00006778; // Mask count
  *((volatile uint32_t *) 0x54104d3c) = 0x00006580; // Mask offset
  *((volatile uint32_t *) 0x54104d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54104d44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x54104d4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54104d48) = 0xffffffff; // Mask and processor enables

  // Layer 78 quadrant 0
  *((volatile uint32_t *) 0x51104e04) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x51104e08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x51104e18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51104e1c) = 0x00003700; // SRAM write ptr
  *((volatile uint32_t *) 0x51104e20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51104e2c) = 0x00003480; // SRAM read ptr
  *((volatile uint32_t *) 0x51104e30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51104e40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x51104e0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x51104e4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51104e48) = 0x0000ffff; // Mask and processor enables

  // Layer 78 quadrant 1
  *((volatile uint32_t *) 0x52104e04) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x52104e08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x52104e18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52104e1c) = 0x00023700; // SRAM write ptr
  *((volatile uint32_t *) 0x52104e20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52104e2c) = 0x00003480; // SRAM read ptr
  *((volatile uint32_t *) 0x52104e30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52104e40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x52104e0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x52104e4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52104e48) = 0x0000ffff; // Mask and processor enables

  // Layer 78 quadrant 2
  *((volatile uint32_t *) 0x53104e04) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x53104e08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x53104e18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53104e1c) = 0x00043700; // SRAM write ptr
  *((volatile uint32_t *) 0x53104e20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53104e2c) = 0x00003480; // SRAM read ptr
  *((volatile uint32_t *) 0x53104e30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53104e40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x53104e0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x53104e4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53104e48) = 0x0000ffff; // Mask and processor enables

  // Layer 78 quadrant 3
  *((volatile uint32_t *) 0x54104e04) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x54104e08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x54104e18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54104e1c) = 0x00063700; // SRAM write ptr
  *((volatile uint32_t *) 0x54104e20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54104e2c) = 0x00003480; // SRAM read ptr
  *((volatile uint32_t *) 0x54104e30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54104e40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x54104e0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x54104e4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54104e48) = 0x0000ffff; // Mask and processor enables

  // Layer 79 quadrant 0
  *((volatile uint32_t *) 0x51104f04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x51104f08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x51104f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51104f1c) = 0x00003480; // SRAM write ptr
  *((volatile uint32_t *) 0x51104f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51104f28) = 0x00000004; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x51104f2c) = 0x00003700; // SRAM read ptr
  *((volatile uint32_t *) 0x51104f30) = 0x0089e920; // Layer control
  *((volatile uint32_t *) 0x51104f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51104f38) = 0x00006b78; // Mask count
  *((volatile uint32_t *) 0x51104f3c) = 0x00006780; // Mask offset
  *((volatile uint32_t *) 0x51104f40) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x51104f44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x51104f4c) = 0x00006000; // Post processing register
  *((volatile uint32_t *) 0x51104f48) = 0xffffffff; // Mask and processor enables

  // Layer 79 quadrant 1
  *((volatile uint32_t *) 0x52104f04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x52104f08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x52104f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52104f1c) = 0x00003480; // SRAM write ptr
  *((volatile uint32_t *) 0x52104f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52104f28) = 0x00000004; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x52104f2c) = 0x00003700; // SRAM read ptr
  *((volatile uint32_t *) 0x52104f30) = 0x00890920; // Layer control
  *((volatile uint32_t *) 0x52104f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52104f38) = 0x00006b78; // Mask count
  *((volatile uint32_t *) 0x52104f3c) = 0x00006780; // Mask offset
  *((volatile uint32_t *) 0x52104f40) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x52104f44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x52104f4c) = 0x00006000; // Post processing register
  *((volatile uint32_t *) 0x52104f48) = 0xffffffff; // Mask and processor enables

  // Layer 79 quadrant 2
  *((volatile uint32_t *) 0x53104f04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x53104f08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x53104f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53104f1c) = 0x00003480; // SRAM write ptr
  *((volatile uint32_t *) 0x53104f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53104f28) = 0x00000004; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x53104f2c) = 0x00003700; // SRAM read ptr
  *((volatile uint32_t *) 0x53104f30) = 0x00890920; // Layer control
  *((volatile uint32_t *) 0x53104f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53104f38) = 0x00006b78; // Mask count
  *((volatile uint32_t *) 0x53104f3c) = 0x00006780; // Mask offset
  *((volatile uint32_t *) 0x53104f40) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x53104f44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x53104f4c) = 0x00007080; // Post processing register
  *((volatile uint32_t *) 0x53104f48) = 0xffffffff; // Mask and processor enables

  // Layer 79 quadrant 3
  *((volatile uint32_t *) 0x54104f04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x54104f08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x54104f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54104f1c) = 0x00003480; // SRAM write ptr
  *((volatile uint32_t *) 0x54104f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54104f28) = 0x00000004; // Write ptr multi-pass channel offs
  *((volatile uint32_t *) 0x54104f2c) = 0x00003700; // SRAM read ptr
  *((volatile uint32_t *) 0x54104f30) = 0x00890920; // Layer control
  *((volatile uint32_t *) 0x54104f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54104f38) = 0x00006b78; // Mask count
  *((volatile uint32_t *) 0x54104f3c) = 0x00006780; // Mask offset
  *((volatile uint32_t *) 0x54104f40) = 0x0000007f; // Output channel count
  *((volatile uint32_t *) 0x54104f44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x54104f4c) = 0x00006000; // Post processing register
  *((volatile uint32_t *) 0x54104f48) = 0xffffffff; // Mask and processor enables

  // Layer 80 quadrant 0
  *((volatile uint32_t *) 0x51105004) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x51105008) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51105018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110501c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x51105024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110502c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51105030) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51105034) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51105038) = 0x00006d78; // Mask count
  *((volatile uint32_t *) 0x5110503c) = 0x00006b80; // Mask offset
  *((volatile uint32_t *) 0x51105040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51105044) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5110504c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51105048) = 0xffffffff; // Mask and processor enables

  // Layer 80 quadrant 1
  *((volatile uint32_t *) 0x52105004) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x52105008) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52105018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210501c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x52105024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210502c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52105030) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52105034) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52105038) = 0x00006d78; // Mask count
  *((volatile uint32_t *) 0x5210503c) = 0x00006b80; // Mask offset
  *((volatile uint32_t *) 0x52105040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52105044) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5210504c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52105048) = 0xffffffff; // Mask and processor enables

  // Layer 80 quadrant 2
  *((volatile uint32_t *) 0x53105004) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x53105008) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53105018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310501c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x53105024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310502c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53105030) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53105034) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53105038) = 0x00006d78; // Mask count
  *((volatile uint32_t *) 0x5310503c) = 0x00006b80; // Mask offset
  *((volatile uint32_t *) 0x53105040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53105044) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5310504c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53105048) = 0xffffffff; // Mask and processor enables

  // Layer 80 quadrant 3
  *((volatile uint32_t *) 0x54105004) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x54105008) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54105018) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410501c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x54105024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410502c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54105030) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54105034) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54105038) = 0x00006d78; // Mask count
  *((volatile uint32_t *) 0x5410503c) = 0x00006b80; // Mask offset
  *((volatile uint32_t *) 0x54105040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54105044) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5410504c) = 0x000232c0; // Post processing register
  *((volatile uint32_t *) 0x54105048) = 0xffffffff; // Mask and processor enables

  // Layer 81 quadrant 0
  *((volatile uint32_t *) 0x51105104) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x51105108) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51105118) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110511c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x51105124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110512c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x51105130) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51105134) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51105138) = 0x00006f78; // Mask count
  *((volatile uint32_t *) 0x5110513c) = 0x00006d80; // Mask offset
  *((volatile uint32_t *) 0x51105140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51105144) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x51105148) = 0xffffffff; // Mask and processor enables

  // Layer 81 quadrant 1
  *((volatile uint32_t *) 0x52105104) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x52105108) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52105118) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210511c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x52105124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210512c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x52105130) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52105134) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52105138) = 0x00006f78; // Mask count
  *((volatile uint32_t *) 0x5210513c) = 0x00006d80; // Mask offset
  *((volatile uint32_t *) 0x52105140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52105144) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x52105148) = 0xffffffff; // Mask and processor enables

  // Layer 81 quadrant 2
  *((volatile uint32_t *) 0x53105104) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x53105108) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53105118) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310511c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x53105124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310512c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x53105130) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53105134) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53105138) = 0x00006f78; // Mask count
  *((volatile uint32_t *) 0x5310513c) = 0x00006d80; // Mask offset
  *((volatile uint32_t *) 0x53105140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53105144) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5310514c) = 0x000012fe; // Post processing register
  *((volatile uint32_t *) 0x53105148) = 0xffffffff; // Mask and processor enables

  // Layer 81 quadrant 3
  *((volatile uint32_t *) 0x54105104) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x54105108) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54105118) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410511c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x54105124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410512c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x54105130) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54105134) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54105138) = 0x00006f78; // Mask count
  *((volatile uint32_t *) 0x5410513c) = 0x00006d80; // Mask offset
  *((volatile uint32_t *) 0x54105140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54105144) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x54105148) = 0xffffffff; // Mask and processor enables

  // Layer 82 quadrant 0
  *((volatile uint32_t *) 0x51105204) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x51105208) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51105218) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110521c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x51105224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110522c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51105230) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51105234) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51105238) = 0x00007178; // Mask count
  *((volatile uint32_t *) 0x5110523c) = 0x00006f80; // Mask offset
  *((volatile uint32_t *) 0x51105240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51105244) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5110524c) = 0x00001300; // Post processing register
  *((volatile uint32_t *) 0x51105248) = 0xffffffff; // Mask and processor enables

  // Layer 82 quadrant 1
  *((volatile uint32_t *) 0x52105204) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x52105208) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52105218) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210521c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x52105224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210522c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52105230) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52105234) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52105238) = 0x00007178; // Mask count
  *((volatile uint32_t *) 0x5210523c) = 0x00006f80; // Mask offset
  *((volatile uint32_t *) 0x52105240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52105244) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x52105248) = 0xffffffff; // Mask and processor enables

  // Layer 82 quadrant 2
  *((volatile uint32_t *) 0x53105204) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x53105208) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53105218) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310521c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x53105224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310522c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53105230) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53105234) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53105238) = 0x00007178; // Mask count
  *((volatile uint32_t *) 0x5310523c) = 0x00006f80; // Mask offset
  *((volatile uint32_t *) 0x53105240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53105244) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x53105248) = 0xffffffff; // Mask and processor enables

  // Layer 82 quadrant 3
  *((volatile uint32_t *) 0x54105204) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x54105208) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54105218) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410521c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x54105224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410522c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54105230) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54105234) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54105238) = 0x00007178; // Mask count
  *((volatile uint32_t *) 0x5410523c) = 0x00006f80; // Mask offset
  *((volatile uint32_t *) 0x54105240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54105244) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x54105248) = 0xffffffff; // Mask and processor enables

  // Layer 83 quadrant 0
  *((volatile uint32_t *) 0x51105304) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x51105308) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x51105318) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110531c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x51105320) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5110532c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x51105330) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51105340) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5110530c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5110534c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51105348) = 0x0000ffff; // Mask and processor enables

  // Layer 83 quadrant 1
  *((volatile uint32_t *) 0x52105304) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x52105308) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x52105318) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210531c) = 0x00023db8; // SRAM write ptr
  *((volatile uint32_t *) 0x52105320) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5210532c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x52105330) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52105340) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5210530c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5210534c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52105348) = 0x0000ffff; // Mask and processor enables

  // Layer 83 quadrant 2
  *((volatile uint32_t *) 0x53105304) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x53105308) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x53105318) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310531c) = 0x00043db8; // SRAM write ptr
  *((volatile uint32_t *) 0x53105320) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5310532c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x53105330) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53105340) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5310530c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5310534c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53105348) = 0x0000ffff; // Mask and processor enables

  // Layer 83 quadrant 3
  *((volatile uint32_t *) 0x54105304) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x54105308) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x54105318) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410531c) = 0x00063db8; // SRAM write ptr
  *((volatile uint32_t *) 0x54105320) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5410532c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x54105330) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54105340) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5410530c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5410534c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54105348) = 0x0000ffff; // Mask and processor enables

  // Layer 84 quadrant 0
  *((volatile uint32_t *) 0x51105404) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x51105408) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51105418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110541c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x51105424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110542c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51105430) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51105434) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51105438) = 0x00007378; // Mask count
  *((volatile uint32_t *) 0x5110543c) = 0x00007180; // Mask offset
  *((volatile uint32_t *) 0x51105440) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51105444) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x51105448) = 0xffffffff; // Mask and processor enables

  // Layer 84 quadrant 1
  *((volatile uint32_t *) 0x52105404) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x52105408) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52105418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210541c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x52105424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210542c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52105430) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52105434) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52105438) = 0x00007378; // Mask count
  *((volatile uint32_t *) 0x5210543c) = 0x00007180; // Mask offset
  *((volatile uint32_t *) 0x52105440) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52105444) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5210544c) = 0x00001300; // Post processing register
  *((volatile uint32_t *) 0x52105448) = 0xffffffff; // Mask and processor enables

  // Layer 84 quadrant 2
  *((volatile uint32_t *) 0x53105404) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x53105408) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53105418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310541c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x53105424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310542c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53105430) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53105434) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53105438) = 0x00007378; // Mask count
  *((volatile uint32_t *) 0x5310543c) = 0x00007180; // Mask offset
  *((volatile uint32_t *) 0x53105440) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53105444) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x53105448) = 0xffffffff; // Mask and processor enables

  // Layer 84 quadrant 3
  *((volatile uint32_t *) 0x54105404) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x54105408) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54105418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410541c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x54105424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410542c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54105430) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54105434) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54105438) = 0x00007378; // Mask count
  *((volatile uint32_t *) 0x5410543c) = 0x00007180; // Mask offset
  *((volatile uint32_t *) 0x54105440) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54105444) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x54105448) = 0xffffffff; // Mask and processor enables

  // Layer 85 quadrant 0
  *((volatile uint32_t *) 0x51105504) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x51105508) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51105518) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110551c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x51105524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110552c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x51105530) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51105534) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51105538) = 0x00007578; // Mask count
  *((volatile uint32_t *) 0x5110553c) = 0x00007380; // Mask offset
  *((volatile uint32_t *) 0x51105540) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51105544) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5110554c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51105548) = 0xffffffff; // Mask and processor enables

  // Layer 85 quadrant 1
  *((volatile uint32_t *) 0x52105504) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x52105508) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52105518) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210551c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x52105524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210552c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x52105530) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52105534) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52105538) = 0x00007578; // Mask count
  *((volatile uint32_t *) 0x5210553c) = 0x00007380; // Mask offset
  *((volatile uint32_t *) 0x52105540) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52105544) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5210554c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52105548) = 0xffffffff; // Mask and processor enables

  // Layer 85 quadrant 2
  *((volatile uint32_t *) 0x53105504) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x53105508) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53105518) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310551c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x53105524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310552c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x53105530) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53105534) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53105538) = 0x00007578; // Mask count
  *((volatile uint32_t *) 0x5310553c) = 0x00007380; // Mask offset
  *((volatile uint32_t *) 0x53105540) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53105544) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5310554c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53105548) = 0xffffffff; // Mask and processor enables

  // Layer 85 quadrant 3
  *((volatile uint32_t *) 0x54105504) = 0x0002801f; // Rows
  *((volatile uint32_t *) 0x54105508) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54105518) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410551c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x54105524) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410552c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x54105530) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54105534) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54105538) = 0x00007578; // Mask count
  *((volatile uint32_t *) 0x5410553c) = 0x00007380; // Mask offset
  *((volatile uint32_t *) 0x54105540) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54105544) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5410554c) = 0x00023300; // Post processing register
  *((volatile uint32_t *) 0x54105548) = 0xffffffff; // Mask and processor enables

  // Layer 86 quadrant 0
  *((volatile uint32_t *) 0x51105604) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x51105608) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51105618) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110561c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x51105624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110562c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51105630) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51105634) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51105638) = 0x00007778; // Mask count
  *((volatile uint32_t *) 0x5110563c) = 0x00007580; // Mask offset
  *((volatile uint32_t *) 0x51105640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51105644) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5110564c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51105648) = 0xffffffff; // Mask and processor enables

  // Layer 86 quadrant 1
  *((volatile uint32_t *) 0x52105604) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x52105608) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52105618) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210561c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x52105624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210562c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52105630) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52105634) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52105638) = 0x00007778; // Mask count
  *((volatile uint32_t *) 0x5210563c) = 0x00007580; // Mask offset
  *((volatile uint32_t *) 0x52105640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52105644) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5210564c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52105648) = 0xffffffff; // Mask and processor enables

  // Layer 86 quadrant 2
  *((volatile uint32_t *) 0x53105604) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x53105608) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53105618) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310561c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x53105624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310562c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53105630) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53105634) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53105638) = 0x00007778; // Mask count
  *((volatile uint32_t *) 0x5310563c) = 0x00007580; // Mask offset
  *((volatile uint32_t *) 0x53105640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53105644) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5310564c) = 0x0002333e; // Post processing register
  *((volatile uint32_t *) 0x53105648) = 0xffffffff; // Mask and processor enables

  // Layer 86 quadrant 3
  *((volatile uint32_t *) 0x54105604) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x54105608) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54105618) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410561c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x54105624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410562c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54105630) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54105634) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54105638) = 0x00007778; // Mask count
  *((volatile uint32_t *) 0x5410563c) = 0x00007580; // Mask offset
  *((volatile uint32_t *) 0x54105640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54105644) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5410564c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54105648) = 0xffffffff; // Mask and processor enables

  // Layer 87 quadrant 0
  *((volatile uint32_t *) 0x51105704) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x51105708) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x51105718) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110571c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x51105720) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5110572c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x51105730) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51105740) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5110570c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5110574c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51105748) = 0x0000ffff; // Mask and processor enables

  // Layer 87 quadrant 1
  *((volatile uint32_t *) 0x52105704) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x52105708) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x52105718) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210571c) = 0x00023db8; // SRAM write ptr
  *((volatile uint32_t *) 0x52105720) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5210572c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x52105730) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52105740) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5210570c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5210574c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52105748) = 0x0000ffff; // Mask and processor enables

  // Layer 87 quadrant 2
  *((volatile uint32_t *) 0x53105704) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x53105708) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x53105718) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310571c) = 0x00043db8; // SRAM write ptr
  *((volatile uint32_t *) 0x53105720) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5310572c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x53105730) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53105740) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5310570c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5310574c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53105748) = 0x0000ffff; // Mask and processor enables

  // Layer 87 quadrant 3
  *((volatile uint32_t *) 0x54105704) = 0x0002001f; // Rows
  *((volatile uint32_t *) 0x54105708) = 0x00010027; // Columns
  *((volatile uint32_t *) 0x54105718) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410571c) = 0x00063db8; // SRAM write ptr
  *((volatile uint32_t *) 0x54105720) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5410572c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x54105730) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54105740) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5410570c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5410574c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54105748) = 0x0000ffff; // Mask and processor enables

  // Layer 88 quadrant 0
  *((volatile uint32_t *) 0x51105804) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x51105808) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x51105818) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110581c) = 0x00003540; // SRAM write ptr
  *((volatile uint32_t *) 0x51105824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110582c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51105830) = 0x0088e920; // Layer control
  *((volatile uint32_t *) 0x51105834) = 0x000b8000; // Layer control 2
  *((volatile uint32_t *) 0x51105838) = 0x00007838; // Mask count
  *((volatile uint32_t *) 0x5110583c) = 0x00007780; // Mask offset
  *((volatile uint32_t *) 0x51105840) = 0x00000017; // Output channel count
  *((volatile uint32_t *) 0x51105844) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5110584c) = 0x00005340; // Post processing register
  *((volatile uint32_t *) 0x51105848) = 0xffffffff; // Mask and processor enables

  // Layer 88 quadrant 1
  *((volatile uint32_t *) 0x52105804) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x52105808) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x52105818) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210581c) = 0x00003540; // SRAM write ptr
  *((volatile uint32_t *) 0x52105824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210582c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52105830) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x52105834) = 0x000b8000; // Layer control 2
  *((volatile uint32_t *) 0x52105838) = 0x00007838; // Mask count
  *((volatile uint32_t *) 0x5210583c) = 0x00007780; // Mask offset
  *((volatile uint32_t *) 0x52105840) = 0x00000017; // Output channel count
  *((volatile uint32_t *) 0x52105844) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5210584c) = 0x00004000; // Post processing register
  *((volatile uint32_t *) 0x52105848) = 0xffffffff; // Mask and processor enables

  // Layer 88 quadrant 2
  *((volatile uint32_t *) 0x53105804) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x53105808) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x53105818) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310581c) = 0x00003540; // SRAM write ptr
  *((volatile uint32_t *) 0x53105824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310582c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53105830) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x53105834) = 0x000b8000; // Layer control 2
  *((volatile uint32_t *) 0x53105838) = 0x00007838; // Mask count
  *((volatile uint32_t *) 0x5310583c) = 0x00007780; // Mask offset
  *((volatile uint32_t *) 0x53105840) = 0x00000017; // Output channel count
  *((volatile uint32_t *) 0x53105844) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5310584c) = 0x00004000; // Post processing register
  *((volatile uint32_t *) 0x53105848) = 0xffffffff; // Mask and processor enables

  // Layer 88 quadrant 3
  *((volatile uint32_t *) 0x54105804) = 0x0001801f; // Rows
  *((volatile uint32_t *) 0x54105808) = 0x00018027; // Columns
  *((volatile uint32_t *) 0x54105818) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410581c) = 0x00003540; // SRAM write ptr
  *((volatile uint32_t *) 0x54105824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410582c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54105830) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x54105834) = 0x000b8000; // Layer control 2
  *((volatile uint32_t *) 0x54105838) = 0x00007838; // Mask count
  *((volatile uint32_t *) 0x5410583c) = 0x00007780; // Mask offset
  *((volatile uint32_t *) 0x54105840) = 0x00000017; // Output channel count
  *((volatile uint32_t *) 0x54105844) = 0x00000027; // TRAM ptr max
  *((volatile uint32_t *) 0x5410584c) = 0x00004000; // Post processing register
  *((volatile uint32_t *) 0x54105848) = 0xffffffff; // Mask and processor enables

  // Layer 89 quadrant 0
  *((volatile uint32_t *) 0x51105904) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x51105908) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51105918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110591c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x51105924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110592c) = 0x00003c78; // SRAM read ptr
  *((volatile uint32_t *) 0x51105930) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51105934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51105938) = 0x00006d78; // Mask count
  *((volatile uint32_t *) 0x5110593c) = 0x00006b80; // Mask offset
  *((volatile uint32_t *) 0x51105940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51105944) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5110594c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51105948) = 0xffffffff; // Mask and processor enables

  // Layer 89 quadrant 1
  *((volatile uint32_t *) 0x52105904) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x52105908) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52105918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210591c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x52105924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210592c) = 0x00003c78; // SRAM read ptr
  *((volatile uint32_t *) 0x52105930) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52105934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52105938) = 0x00006d78; // Mask count
  *((volatile uint32_t *) 0x5210593c) = 0x00006b80; // Mask offset
  *((volatile uint32_t *) 0x52105940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52105944) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5210594c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52105948) = 0xffffffff; // Mask and processor enables

  // Layer 89 quadrant 2
  *((volatile uint32_t *) 0x53105904) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x53105908) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53105918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310591c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x53105924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310592c) = 0x00003c78; // SRAM read ptr
  *((volatile uint32_t *) 0x53105930) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53105934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53105938) = 0x00006d78; // Mask count
  *((volatile uint32_t *) 0x5310593c) = 0x00006b80; // Mask offset
  *((volatile uint32_t *) 0x53105940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53105944) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5310594c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53105948) = 0xffffffff; // Mask and processor enables

  // Layer 89 quadrant 3
  *((volatile uint32_t *) 0x54105904) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x54105908) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54105918) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410591c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x54105924) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410592c) = 0x00003c78; // SRAM read ptr
  *((volatile uint32_t *) 0x54105930) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54105934) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54105938) = 0x00006d78; // Mask count
  *((volatile uint32_t *) 0x5410593c) = 0x00006b80; // Mask offset
  *((volatile uint32_t *) 0x54105940) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54105944) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5410594c) = 0x000232c0; // Post processing register
  *((volatile uint32_t *) 0x54105948) = 0xffffffff; // Mask and processor enables

  // Layer 90 quadrant 0
  *((volatile uint32_t *) 0x51105a04) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x51105a08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51105a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51105a1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x51105a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51105a2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x51105a30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51105a34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51105a38) = 0x00006f78; // Mask count
  *((volatile uint32_t *) 0x51105a3c) = 0x00006d80; // Mask offset
  *((volatile uint32_t *) 0x51105a40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51105a44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x51105a48) = 0xffffffff; // Mask and processor enables

  // Layer 90 quadrant 1
  *((volatile uint32_t *) 0x52105a04) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x52105a08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52105a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52105a1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x52105a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52105a2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x52105a30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52105a34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52105a38) = 0x00006f78; // Mask count
  *((volatile uint32_t *) 0x52105a3c) = 0x00006d80; // Mask offset
  *((volatile uint32_t *) 0x52105a40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52105a44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x52105a48) = 0xffffffff; // Mask and processor enables

  // Layer 90 quadrant 2
  *((volatile uint32_t *) 0x53105a04) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x53105a08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53105a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53105a1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x53105a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53105a2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x53105a30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53105a34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53105a38) = 0x00006f78; // Mask count
  *((volatile uint32_t *) 0x53105a3c) = 0x00006d80; // Mask offset
  *((volatile uint32_t *) 0x53105a40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53105a44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x53105a4c) = 0x000012fe; // Post processing register
  *((volatile uint32_t *) 0x53105a48) = 0xffffffff; // Mask and processor enables

  // Layer 90 quadrant 3
  *((volatile uint32_t *) 0x54105a04) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x54105a08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54105a18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54105a1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x54105a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54105a2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x54105a30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54105a34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54105a38) = 0x00006f78; // Mask count
  *((volatile uint32_t *) 0x54105a3c) = 0x00006d80; // Mask offset
  *((volatile uint32_t *) 0x54105a40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54105a44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x54105a48) = 0xffffffff; // Mask and processor enables

  // Layer 91 quadrant 0
  *((volatile uint32_t *) 0x51105b04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x51105b08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51105b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51105b1c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x51105b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51105b2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51105b30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51105b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51105b38) = 0x00007178; // Mask count
  *((volatile uint32_t *) 0x51105b3c) = 0x00006f80; // Mask offset
  *((volatile uint32_t *) 0x51105b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51105b44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x51105b4c) = 0x00001300; // Post processing register
  *((volatile uint32_t *) 0x51105b48) = 0xffffffff; // Mask and processor enables

  // Layer 91 quadrant 1
  *((volatile uint32_t *) 0x52105b04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x52105b08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52105b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52105b1c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x52105b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52105b2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52105b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52105b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52105b38) = 0x00007178; // Mask count
  *((volatile uint32_t *) 0x52105b3c) = 0x00006f80; // Mask offset
  *((volatile uint32_t *) 0x52105b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52105b44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x52105b48) = 0xffffffff; // Mask and processor enables

  // Layer 91 quadrant 2
  *((volatile uint32_t *) 0x53105b04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x53105b08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53105b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53105b1c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x53105b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53105b2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53105b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53105b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53105b38) = 0x00007178; // Mask count
  *((volatile uint32_t *) 0x53105b3c) = 0x00006f80; // Mask offset
  *((volatile uint32_t *) 0x53105b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53105b44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x53105b48) = 0xffffffff; // Mask and processor enables

  // Layer 91 quadrant 3
  *((volatile uint32_t *) 0x54105b04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x54105b08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54105b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54105b1c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x54105b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54105b2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54105b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54105b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54105b38) = 0x00007178; // Mask count
  *((volatile uint32_t *) 0x54105b3c) = 0x00006f80; // Mask offset
  *((volatile uint32_t *) 0x54105b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54105b44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x54105b48) = 0xffffffff; // Mask and processor enables

  // Layer 92 quadrant 0
  *((volatile uint32_t *) 0x51105c04) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x51105c08) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x51105c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51105c1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x51105c20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51105c2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x51105c30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51105c40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x51105c0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x51105c4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51105c48) = 0x0000ffff; // Mask and processor enables

  // Layer 92 quadrant 1
  *((volatile uint32_t *) 0x52105c04) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x52105c08) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x52105c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52105c1c) = 0x00023db8; // SRAM write ptr
  *((volatile uint32_t *) 0x52105c20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52105c2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x52105c30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52105c40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x52105c0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x52105c4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52105c48) = 0x0000ffff; // Mask and processor enables

  // Layer 92 quadrant 2
  *((volatile uint32_t *) 0x53105c04) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x53105c08) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x53105c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53105c1c) = 0x00043db8; // SRAM write ptr
  *((volatile uint32_t *) 0x53105c20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53105c2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x53105c30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53105c40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x53105c0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x53105c4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53105c48) = 0x0000ffff; // Mask and processor enables

  // Layer 92 quadrant 3
  *((volatile uint32_t *) 0x54105c04) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x54105c08) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x54105c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54105c1c) = 0x00063db8; // SRAM write ptr
  *((volatile uint32_t *) 0x54105c20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54105c2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x54105c30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54105c40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x54105c0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x54105c4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54105c48) = 0x0000ffff; // Mask and processor enables

  // Layer 93 quadrant 0
  *((volatile uint32_t *) 0x51105d04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x51105d08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51105d18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51105d1c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x51105d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51105d2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51105d30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51105d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51105d38) = 0x00007378; // Mask count
  *((volatile uint32_t *) 0x51105d3c) = 0x00007180; // Mask offset
  *((volatile uint32_t *) 0x51105d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51105d44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x51105d48) = 0xffffffff; // Mask and processor enables

  // Layer 93 quadrant 1
  *((volatile uint32_t *) 0x52105d04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x52105d08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52105d18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52105d1c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x52105d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52105d2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52105d30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52105d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52105d38) = 0x00007378; // Mask count
  *((volatile uint32_t *) 0x52105d3c) = 0x00007180; // Mask offset
  *((volatile uint32_t *) 0x52105d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52105d44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x52105d4c) = 0x00001300; // Post processing register
  *((volatile uint32_t *) 0x52105d48) = 0xffffffff; // Mask and processor enables

  // Layer 93 quadrant 2
  *((volatile uint32_t *) 0x53105d04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x53105d08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53105d18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53105d1c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x53105d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53105d2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53105d30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53105d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53105d38) = 0x00007378; // Mask count
  *((volatile uint32_t *) 0x53105d3c) = 0x00007180; // Mask offset
  *((volatile uint32_t *) 0x53105d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53105d44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x53105d48) = 0xffffffff; // Mask and processor enables

  // Layer 93 quadrant 3
  *((volatile uint32_t *) 0x54105d04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x54105d08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54105d18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54105d1c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x54105d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54105d2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54105d30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54105d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54105d38) = 0x00007378; // Mask count
  *((volatile uint32_t *) 0x54105d3c) = 0x00007180; // Mask offset
  *((volatile uint32_t *) 0x54105d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54105d44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x54105d48) = 0xffffffff; // Mask and processor enables

  // Layer 94 quadrant 0
  *((volatile uint32_t *) 0x51105e04) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x51105e08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51105e18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51105e1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x51105e24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51105e2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x51105e30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51105e34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51105e38) = 0x00007578; // Mask count
  *((volatile uint32_t *) 0x51105e3c) = 0x00007380; // Mask offset
  *((volatile uint32_t *) 0x51105e40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51105e44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x51105e4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51105e48) = 0xffffffff; // Mask and processor enables

  // Layer 94 quadrant 1
  *((volatile uint32_t *) 0x52105e04) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x52105e08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52105e18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52105e1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x52105e24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52105e2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x52105e30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52105e34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52105e38) = 0x00007578; // Mask count
  *((volatile uint32_t *) 0x52105e3c) = 0x00007380; // Mask offset
  *((volatile uint32_t *) 0x52105e40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52105e44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x52105e4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52105e48) = 0xffffffff; // Mask and processor enables

  // Layer 94 quadrant 2
  *((volatile uint32_t *) 0x53105e04) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x53105e08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53105e18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53105e1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x53105e24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53105e2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x53105e30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53105e34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53105e38) = 0x00007578; // Mask count
  *((volatile uint32_t *) 0x53105e3c) = 0x00007380; // Mask offset
  *((volatile uint32_t *) 0x53105e40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53105e44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x53105e4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53105e48) = 0xffffffff; // Mask and processor enables

  // Layer 94 quadrant 3
  *((volatile uint32_t *) 0x54105e04) = 0x0002800f; // Rows
  *((volatile uint32_t *) 0x54105e08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54105e18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54105e1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x54105e24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54105e2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x54105e30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54105e34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54105e38) = 0x00007578; // Mask count
  *((volatile uint32_t *) 0x54105e3c) = 0x00007380; // Mask offset
  *((volatile uint32_t *) 0x54105e40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54105e44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x54105e4c) = 0x00023300; // Post processing register
  *((volatile uint32_t *) 0x54105e48) = 0xffffffff; // Mask and processor enables

  // Layer 95 quadrant 0
  *((volatile uint32_t *) 0x51105f04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x51105f08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51105f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51105f1c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x51105f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51105f2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51105f30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51105f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51105f38) = 0x00007778; // Mask count
  *((volatile uint32_t *) 0x51105f3c) = 0x00007580; // Mask offset
  *((volatile uint32_t *) 0x51105f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51105f44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x51105f4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51105f48) = 0xffffffff; // Mask and processor enables

  // Layer 95 quadrant 1
  *((volatile uint32_t *) 0x52105f04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x52105f08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52105f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52105f1c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x52105f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52105f2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52105f30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52105f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52105f38) = 0x00007778; // Mask count
  *((volatile uint32_t *) 0x52105f3c) = 0x00007580; // Mask offset
  *((volatile uint32_t *) 0x52105f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52105f44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x52105f4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52105f48) = 0xffffffff; // Mask and processor enables

  // Layer 95 quadrant 2
  *((volatile uint32_t *) 0x53105f04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x53105f08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53105f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53105f1c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x53105f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53105f2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53105f30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53105f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53105f38) = 0x00007778; // Mask count
  *((volatile uint32_t *) 0x53105f3c) = 0x00007580; // Mask offset
  *((volatile uint32_t *) 0x53105f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53105f44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x53105f4c) = 0x0002333e; // Post processing register
  *((volatile uint32_t *) 0x53105f48) = 0xffffffff; // Mask and processor enables

  // Layer 95 quadrant 3
  *((volatile uint32_t *) 0x54105f04) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x54105f08) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54105f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54105f1c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x54105f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54105f2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54105f30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54105f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54105f38) = 0x00007778; // Mask count
  *((volatile uint32_t *) 0x54105f3c) = 0x00007580; // Mask offset
  *((volatile uint32_t *) 0x54105f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54105f44) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x54105f4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54105f48) = 0xffffffff; // Mask and processor enables

  // Layer 96 quadrant 0
  *((volatile uint32_t *) 0x51106004) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x51106008) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x51106018) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110601c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x51106020) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5110602c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x51106030) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51106040) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5110600c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5110604c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51106048) = 0x0000ffff; // Mask and processor enables

  // Layer 96 quadrant 1
  *((volatile uint32_t *) 0x52106004) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x52106008) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x52106018) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210601c) = 0x00023db8; // SRAM write ptr
  *((volatile uint32_t *) 0x52106020) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5210602c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x52106030) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52106040) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5210600c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5210604c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52106048) = 0x0000ffff; // Mask and processor enables

  // Layer 96 quadrant 2
  *((volatile uint32_t *) 0x53106004) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x53106008) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x53106018) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310601c) = 0x00043db8; // SRAM write ptr
  *((volatile uint32_t *) 0x53106020) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5310602c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x53106030) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53106040) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5310600c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5310604c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53106048) = 0x0000ffff; // Mask and processor enables

  // Layer 96 quadrant 3
  *((volatile uint32_t *) 0x54106004) = 0x0002000f; // Rows
  *((volatile uint32_t *) 0x54106008) = 0x00010013; // Columns
  *((volatile uint32_t *) 0x54106018) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410601c) = 0x00063db8; // SRAM write ptr
  *((volatile uint32_t *) 0x54106020) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5410602c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x54106030) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54106040) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5410600c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5410604c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54106048) = 0x0000ffff; // Mask and processor enables

  // Layer 97 quadrant 0
  *((volatile uint32_t *) 0x51106104) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x51106108) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x51106118) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110611c) = 0x00003a40; // SRAM write ptr
  *((volatile uint32_t *) 0x51106124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110612c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51106130) = 0x0088e920; // Layer control
  *((volatile uint32_t *) 0x51106134) = 0x000b8000; // Layer control 2
  *((volatile uint32_t *) 0x51106138) = 0x00007838; // Mask count
  *((volatile uint32_t *) 0x5110613c) = 0x00007780; // Mask offset
  *((volatile uint32_t *) 0x51106140) = 0x00000017; // Output channel count
  *((volatile uint32_t *) 0x51106144) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5110614c) = 0x00005340; // Post processing register
  *((volatile uint32_t *) 0x51106148) = 0xffffffff; // Mask and processor enables

  // Layer 97 quadrant 1
  *((volatile uint32_t *) 0x52106104) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x52106108) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x52106118) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210611c) = 0x00003a40; // SRAM write ptr
  *((volatile uint32_t *) 0x52106124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210612c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52106130) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x52106134) = 0x000b8000; // Layer control 2
  *((volatile uint32_t *) 0x52106138) = 0x00007838; // Mask count
  *((volatile uint32_t *) 0x5210613c) = 0x00007780; // Mask offset
  *((volatile uint32_t *) 0x52106140) = 0x00000017; // Output channel count
  *((volatile uint32_t *) 0x52106144) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5210614c) = 0x00004000; // Post processing register
  *((volatile uint32_t *) 0x52106148) = 0xffffffff; // Mask and processor enables

  // Layer 97 quadrant 2
  *((volatile uint32_t *) 0x53106104) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x53106108) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x53106118) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310611c) = 0x00003a40; // SRAM write ptr
  *((volatile uint32_t *) 0x53106124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310612c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53106130) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x53106134) = 0x000b8000; // Layer control 2
  *((volatile uint32_t *) 0x53106138) = 0x00007838; // Mask count
  *((volatile uint32_t *) 0x5310613c) = 0x00007780; // Mask offset
  *((volatile uint32_t *) 0x53106140) = 0x00000017; // Output channel count
  *((volatile uint32_t *) 0x53106144) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5310614c) = 0x00004000; // Post processing register
  *((volatile uint32_t *) 0x53106148) = 0xffffffff; // Mask and processor enables

  // Layer 97 quadrant 3
  *((volatile uint32_t *) 0x54106104) = 0x0001800f; // Rows
  *((volatile uint32_t *) 0x54106108) = 0x00018013; // Columns
  *((volatile uint32_t *) 0x54106118) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410611c) = 0x00003a40; // SRAM write ptr
  *((volatile uint32_t *) 0x54106124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410612c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54106130) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x54106134) = 0x000b8000; // Layer control 2
  *((volatile uint32_t *) 0x54106138) = 0x00007838; // Mask count
  *((volatile uint32_t *) 0x5410613c) = 0x00007780; // Mask offset
  *((volatile uint32_t *) 0x54106140) = 0x00000017; // Output channel count
  *((volatile uint32_t *) 0x54106144) = 0x00000013; // TRAM ptr max
  *((volatile uint32_t *) 0x5410614c) = 0x00004000; // Post processing register
  *((volatile uint32_t *) 0x54106148) = 0xffffffff; // Mask and processor enables

  // Layer 98 quadrant 0
  *((volatile uint32_t *) 0x51106204) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x51106208) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51106218) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110621c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x51106224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110622c) = 0x00003c28; // SRAM read ptr
  *((volatile uint32_t *) 0x51106230) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51106234) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51106238) = 0x00006d78; // Mask count
  *((volatile uint32_t *) 0x5110623c) = 0x00006b80; // Mask offset
  *((volatile uint32_t *) 0x51106240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51106244) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5110624c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51106248) = 0xffffffff; // Mask and processor enables

  // Layer 98 quadrant 1
  *((volatile uint32_t *) 0x52106204) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x52106208) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52106218) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210621c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x52106224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210622c) = 0x00003c28; // SRAM read ptr
  *((volatile uint32_t *) 0x52106230) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52106234) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52106238) = 0x00006d78; // Mask count
  *((volatile uint32_t *) 0x5210623c) = 0x00006b80; // Mask offset
  *((volatile uint32_t *) 0x52106240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52106244) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5210624c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52106248) = 0xffffffff; // Mask and processor enables

  // Layer 98 quadrant 2
  *((volatile uint32_t *) 0x53106204) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x53106208) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53106218) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310621c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x53106224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310622c) = 0x00003c28; // SRAM read ptr
  *((volatile uint32_t *) 0x53106230) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53106234) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53106238) = 0x00006d78; // Mask count
  *((volatile uint32_t *) 0x5310623c) = 0x00006b80; // Mask offset
  *((volatile uint32_t *) 0x53106240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53106244) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5310624c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53106248) = 0xffffffff; // Mask and processor enables

  // Layer 98 quadrant 3
  *((volatile uint32_t *) 0x54106204) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x54106208) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54106218) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410621c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x54106224) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410622c) = 0x00003c28; // SRAM read ptr
  *((volatile uint32_t *) 0x54106230) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54106234) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54106238) = 0x00006d78; // Mask count
  *((volatile uint32_t *) 0x5410623c) = 0x00006b80; // Mask offset
  *((volatile uint32_t *) 0x54106240) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54106244) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5410624c) = 0x000232c0; // Post processing register
  *((volatile uint32_t *) 0x54106248) = 0xffffffff; // Mask and processor enables

  // Layer 99 quadrant 0
  *((volatile uint32_t *) 0x51106304) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x51106308) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51106318) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110631c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x51106324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110632c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x51106330) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51106334) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51106338) = 0x00006f78; // Mask count
  *((volatile uint32_t *) 0x5110633c) = 0x00006d80; // Mask offset
  *((volatile uint32_t *) 0x51106340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51106344) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x51106348) = 0xffffffff; // Mask and processor enables

  // Layer 99 quadrant 1
  *((volatile uint32_t *) 0x52106304) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x52106308) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52106318) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210631c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x52106324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210632c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x52106330) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52106334) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52106338) = 0x00006f78; // Mask count
  *((volatile uint32_t *) 0x5210633c) = 0x00006d80; // Mask offset
  *((volatile uint32_t *) 0x52106340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52106344) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x52106348) = 0xffffffff; // Mask and processor enables

  // Layer 99 quadrant 2
  *((volatile uint32_t *) 0x53106304) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x53106308) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53106318) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310631c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x53106324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310632c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x53106330) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53106334) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53106338) = 0x00006f78; // Mask count
  *((volatile uint32_t *) 0x5310633c) = 0x00006d80; // Mask offset
  *((volatile uint32_t *) 0x53106340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53106344) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5310634c) = 0x000012fe; // Post processing register
  *((volatile uint32_t *) 0x53106348) = 0xffffffff; // Mask and processor enables

  // Layer 99 quadrant 3
  *((volatile uint32_t *) 0x54106304) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x54106308) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54106318) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410631c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x54106324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410632c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x54106330) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54106334) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54106338) = 0x00006f78; // Mask count
  *((volatile uint32_t *) 0x5410633c) = 0x00006d80; // Mask offset
  *((volatile uint32_t *) 0x54106340) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54106344) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x54106348) = 0xffffffff; // Mask and processor enables

  // Layer 100 quadrant 0
  *((volatile uint32_t *) 0x51106404) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x51106408) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51106418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110641c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x51106424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110642c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51106430) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51106434) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51106438) = 0x00007178; // Mask count
  *((volatile uint32_t *) 0x5110643c) = 0x00006f80; // Mask offset
  *((volatile uint32_t *) 0x51106440) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51106444) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5110644c) = 0x00001300; // Post processing register
  *((volatile uint32_t *) 0x51106448) = 0xffffffff; // Mask and processor enables

  // Layer 100 quadrant 1
  *((volatile uint32_t *) 0x52106404) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x52106408) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52106418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210641c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x52106424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210642c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52106430) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52106434) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52106438) = 0x00007178; // Mask count
  *((volatile uint32_t *) 0x5210643c) = 0x00006f80; // Mask offset
  *((volatile uint32_t *) 0x52106440) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52106444) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x52106448) = 0xffffffff; // Mask and processor enables

  // Layer 100 quadrant 2
  *((volatile uint32_t *) 0x53106404) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x53106408) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53106418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310641c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x53106424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310642c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53106430) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53106434) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53106438) = 0x00007178; // Mask count
  *((volatile uint32_t *) 0x5310643c) = 0x00006f80; // Mask offset
  *((volatile uint32_t *) 0x53106440) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53106444) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x53106448) = 0xffffffff; // Mask and processor enables

  // Layer 100 quadrant 3
  *((volatile uint32_t *) 0x54106404) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x54106408) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54106418) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410641c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x54106424) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410642c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54106430) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54106434) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54106438) = 0x00007178; // Mask count
  *((volatile uint32_t *) 0x5410643c) = 0x00006f80; // Mask offset
  *((volatile uint32_t *) 0x54106440) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54106444) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x54106448) = 0xffffffff; // Mask and processor enables

  // Layer 101 quadrant 0
  *((volatile uint32_t *) 0x51106504) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x51106508) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x51106518) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110651c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x51106520) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5110652c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x51106530) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51106540) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5110650c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5110654c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51106548) = 0x0000ffff; // Mask and processor enables

  // Layer 101 quadrant 1
  *((volatile uint32_t *) 0x52106504) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x52106508) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x52106518) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210651c) = 0x00023db8; // SRAM write ptr
  *((volatile uint32_t *) 0x52106520) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5210652c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x52106530) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52106540) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5210650c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5210654c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52106548) = 0x0000ffff; // Mask and processor enables

  // Layer 101 quadrant 2
  *((volatile uint32_t *) 0x53106504) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x53106508) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x53106518) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310651c) = 0x00043db8; // SRAM write ptr
  *((volatile uint32_t *) 0x53106520) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5310652c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x53106530) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53106540) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5310650c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5310654c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53106548) = 0x0000ffff; // Mask and processor enables

  // Layer 101 quadrant 3
  *((volatile uint32_t *) 0x54106504) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x54106508) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x54106518) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410651c) = 0x00063db8; // SRAM write ptr
  *((volatile uint32_t *) 0x54106520) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5410652c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x54106530) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54106540) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5410650c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5410654c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54106548) = 0x0000ffff; // Mask and processor enables

  // Layer 102 quadrant 0
  *((volatile uint32_t *) 0x51106604) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x51106608) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51106618) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110661c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x51106624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110662c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51106630) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51106634) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51106638) = 0x00007378; // Mask count
  *((volatile uint32_t *) 0x5110663c) = 0x00007180; // Mask offset
  *((volatile uint32_t *) 0x51106640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51106644) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x51106648) = 0xffffffff; // Mask and processor enables

  // Layer 102 quadrant 1
  *((volatile uint32_t *) 0x52106604) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x52106608) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52106618) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210661c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x52106624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210662c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52106630) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52106634) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52106638) = 0x00007378; // Mask count
  *((volatile uint32_t *) 0x5210663c) = 0x00007180; // Mask offset
  *((volatile uint32_t *) 0x52106640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52106644) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5210664c) = 0x00001300; // Post processing register
  *((volatile uint32_t *) 0x52106648) = 0xffffffff; // Mask and processor enables

  // Layer 102 quadrant 2
  *((volatile uint32_t *) 0x53106604) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x53106608) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53106618) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310661c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x53106624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310662c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53106630) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53106634) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53106638) = 0x00007378; // Mask count
  *((volatile uint32_t *) 0x5310663c) = 0x00007180; // Mask offset
  *((volatile uint32_t *) 0x53106640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53106644) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x53106648) = 0xffffffff; // Mask and processor enables

  // Layer 102 quadrant 3
  *((volatile uint32_t *) 0x54106604) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x54106608) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54106618) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410661c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x54106624) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410662c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54106630) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54106634) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54106638) = 0x00007378; // Mask count
  *((volatile uint32_t *) 0x5410663c) = 0x00007180; // Mask offset
  *((volatile uint32_t *) 0x54106640) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54106644) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x54106648) = 0xffffffff; // Mask and processor enables

  // Layer 103 quadrant 0
  *((volatile uint32_t *) 0x51106704) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x51106708) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51106718) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110671c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x51106724) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110672c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x51106730) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51106734) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51106738) = 0x00007578; // Mask count
  *((volatile uint32_t *) 0x5110673c) = 0x00007380; // Mask offset
  *((volatile uint32_t *) 0x51106740) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51106744) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5110674c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51106748) = 0xffffffff; // Mask and processor enables

  // Layer 103 quadrant 1
  *((volatile uint32_t *) 0x52106704) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x52106708) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52106718) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210671c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x52106724) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210672c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x52106730) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52106734) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52106738) = 0x00007578; // Mask count
  *((volatile uint32_t *) 0x5210673c) = 0x00007380; // Mask offset
  *((volatile uint32_t *) 0x52106740) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52106744) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5210674c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52106748) = 0xffffffff; // Mask and processor enables

  // Layer 103 quadrant 2
  *((volatile uint32_t *) 0x53106704) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x53106708) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53106718) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310671c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x53106724) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310672c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x53106730) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53106734) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53106738) = 0x00007578; // Mask count
  *((volatile uint32_t *) 0x5310673c) = 0x00007380; // Mask offset
  *((volatile uint32_t *) 0x53106740) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53106744) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5310674c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53106748) = 0xffffffff; // Mask and processor enables

  // Layer 103 quadrant 3
  *((volatile uint32_t *) 0x54106704) = 0x00028007; // Rows
  *((volatile uint32_t *) 0x54106708) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54106718) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410671c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x54106724) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410672c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x54106730) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54106734) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54106738) = 0x00007578; // Mask count
  *((volatile uint32_t *) 0x5410673c) = 0x00007380; // Mask offset
  *((volatile uint32_t *) 0x54106740) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54106744) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5410674c) = 0x00023300; // Post processing register
  *((volatile uint32_t *) 0x54106748) = 0xffffffff; // Mask and processor enables

  // Layer 104 quadrant 0
  *((volatile uint32_t *) 0x51106804) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x51106808) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51106818) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110681c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x51106824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110682c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51106830) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51106834) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51106838) = 0x00007778; // Mask count
  *((volatile uint32_t *) 0x5110683c) = 0x00007580; // Mask offset
  *((volatile uint32_t *) 0x51106840) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51106844) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5110684c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51106848) = 0xffffffff; // Mask and processor enables

  // Layer 104 quadrant 1
  *((volatile uint32_t *) 0x52106804) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x52106808) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52106818) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210681c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x52106824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210682c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52106830) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52106834) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52106838) = 0x00007778; // Mask count
  *((volatile uint32_t *) 0x5210683c) = 0x00007580; // Mask offset
  *((volatile uint32_t *) 0x52106840) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52106844) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5210684c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52106848) = 0xffffffff; // Mask and processor enables

  // Layer 104 quadrant 2
  *((volatile uint32_t *) 0x53106804) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x53106808) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53106818) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310681c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x53106824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310682c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53106830) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53106834) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53106838) = 0x00007778; // Mask count
  *((volatile uint32_t *) 0x5310683c) = 0x00007580; // Mask offset
  *((volatile uint32_t *) 0x53106840) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53106844) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5310684c) = 0x0002333e; // Post processing register
  *((volatile uint32_t *) 0x53106848) = 0xffffffff; // Mask and processor enables

  // Layer 104 quadrant 3
  *((volatile uint32_t *) 0x54106804) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x54106808) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54106818) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410681c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x54106824) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410682c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54106830) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54106834) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54106838) = 0x00007778; // Mask count
  *((volatile uint32_t *) 0x5410683c) = 0x00007580; // Mask offset
  *((volatile uint32_t *) 0x54106840) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54106844) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x5410684c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54106848) = 0xffffffff; // Mask and processor enables

  // Layer 105 quadrant 0
  *((volatile uint32_t *) 0x51106904) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x51106908) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x51106918) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110691c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x51106920) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5110692c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x51106930) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51106940) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5110690c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5110694c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51106948) = 0x0000ffff; // Mask and processor enables

  // Layer 105 quadrant 1
  *((volatile uint32_t *) 0x52106904) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x52106908) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x52106918) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210691c) = 0x00023db8; // SRAM write ptr
  *((volatile uint32_t *) 0x52106920) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5210692c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x52106930) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52106940) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5210690c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5210694c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52106948) = 0x0000ffff; // Mask and processor enables

  // Layer 105 quadrant 2
  *((volatile uint32_t *) 0x53106904) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x53106908) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x53106918) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310691c) = 0x00043db8; // SRAM write ptr
  *((volatile uint32_t *) 0x53106920) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5310692c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x53106930) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53106940) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5310690c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5310694c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53106948) = 0x0000ffff; // Mask and processor enables

  // Layer 105 quadrant 3
  *((volatile uint32_t *) 0x54106904) = 0x00020007; // Rows
  *((volatile uint32_t *) 0x54106908) = 0x00010009; // Columns
  *((volatile uint32_t *) 0x54106918) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410691c) = 0x00063db8; // SRAM write ptr
  *((volatile uint32_t *) 0x54106920) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5410692c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x54106930) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54106940) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5410690c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5410694c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54106948) = 0x0000ffff; // Mask and processor enables

  // Layer 106 quadrant 0
  *((volatile uint32_t *) 0x51106a04) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x51106a08) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x51106a18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51106a1c) = 0x00003b80; // SRAM write ptr
  *((volatile uint32_t *) 0x51106a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51106a2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51106a30) = 0x0088e920; // Layer control
  *((volatile uint32_t *) 0x51106a34) = 0x000b8000; // Layer control 2
  *((volatile uint32_t *) 0x51106a38) = 0x00007838; // Mask count
  *((volatile uint32_t *) 0x51106a3c) = 0x00007780; // Mask offset
  *((volatile uint32_t *) 0x51106a40) = 0x00000017; // Output channel count
  *((volatile uint32_t *) 0x51106a44) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x51106a4c) = 0x00005340; // Post processing register
  *((volatile uint32_t *) 0x51106a48) = 0xffffffff; // Mask and processor enables

  // Layer 106 quadrant 1
  *((volatile uint32_t *) 0x52106a04) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x52106a08) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x52106a18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52106a1c) = 0x00003b80; // SRAM write ptr
  *((volatile uint32_t *) 0x52106a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52106a2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52106a30) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x52106a34) = 0x000b8000; // Layer control 2
  *((volatile uint32_t *) 0x52106a38) = 0x00007838; // Mask count
  *((volatile uint32_t *) 0x52106a3c) = 0x00007780; // Mask offset
  *((volatile uint32_t *) 0x52106a40) = 0x00000017; // Output channel count
  *((volatile uint32_t *) 0x52106a44) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x52106a4c) = 0x00004000; // Post processing register
  *((volatile uint32_t *) 0x52106a48) = 0xffffffff; // Mask and processor enables

  // Layer 106 quadrant 2
  *((volatile uint32_t *) 0x53106a04) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x53106a08) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x53106a18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53106a1c) = 0x00003b80; // SRAM write ptr
  *((volatile uint32_t *) 0x53106a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53106a2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53106a30) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x53106a34) = 0x000b8000; // Layer control 2
  *((volatile uint32_t *) 0x53106a38) = 0x00007838; // Mask count
  *((volatile uint32_t *) 0x53106a3c) = 0x00007780; // Mask offset
  *((volatile uint32_t *) 0x53106a40) = 0x00000017; // Output channel count
  *((volatile uint32_t *) 0x53106a44) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x53106a4c) = 0x00004000; // Post processing register
  *((volatile uint32_t *) 0x53106a48) = 0xffffffff; // Mask and processor enables

  // Layer 106 quadrant 3
  *((volatile uint32_t *) 0x54106a04) = 0x00018007; // Rows
  *((volatile uint32_t *) 0x54106a08) = 0x00018009; // Columns
  *((volatile uint32_t *) 0x54106a18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54106a1c) = 0x00003b80; // SRAM write ptr
  *((volatile uint32_t *) 0x54106a24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54106a2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54106a30) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x54106a34) = 0x000b8000; // Layer control 2
  *((volatile uint32_t *) 0x54106a38) = 0x00007838; // Mask count
  *((volatile uint32_t *) 0x54106a3c) = 0x00007780; // Mask offset
  *((volatile uint32_t *) 0x54106a40) = 0x00000017; // Output channel count
  *((volatile uint32_t *) 0x54106a44) = 0x00000009; // TRAM ptr max
  *((volatile uint32_t *) 0x54106a4c) = 0x00004000; // Post processing register
  *((volatile uint32_t *) 0x54106a48) = 0xffffffff; // Mask and processor enables

  // Layer 107 quadrant 0
  *((volatile uint32_t *) 0x51106b04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x51106b08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x51106b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51106b1c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x51106b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51106b2c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x51106b30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51106b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51106b38) = 0x00006d78; // Mask count
  *((volatile uint32_t *) 0x51106b3c) = 0x00006b80; // Mask offset
  *((volatile uint32_t *) 0x51106b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51106b44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x51106b4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51106b48) = 0xffffffff; // Mask and processor enables

  // Layer 107 quadrant 1
  *((volatile uint32_t *) 0x52106b04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x52106b08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x52106b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52106b1c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x52106b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52106b2c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x52106b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52106b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52106b38) = 0x00006d78; // Mask count
  *((volatile uint32_t *) 0x52106b3c) = 0x00006b80; // Mask offset
  *((volatile uint32_t *) 0x52106b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52106b44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x52106b4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52106b48) = 0xffffffff; // Mask and processor enables

  // Layer 107 quadrant 2
  *((volatile uint32_t *) 0x53106b04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x53106b08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x53106b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53106b1c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x53106b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53106b2c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x53106b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53106b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53106b38) = 0x00006d78; // Mask count
  *((volatile uint32_t *) 0x53106b3c) = 0x00006b80; // Mask offset
  *((volatile uint32_t *) 0x53106b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53106b44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x53106b4c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53106b48) = 0xffffffff; // Mask and processor enables

  // Layer 107 quadrant 3
  *((volatile uint32_t *) 0x54106b04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x54106b08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x54106b18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54106b1c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x54106b24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54106b2c) = 0x00003c00; // SRAM read ptr
  *((volatile uint32_t *) 0x54106b30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54106b34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54106b38) = 0x00006d78; // Mask count
  *((volatile uint32_t *) 0x54106b3c) = 0x00006b80; // Mask offset
  *((volatile uint32_t *) 0x54106b40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54106b44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x54106b4c) = 0x000232c0; // Post processing register
  *((volatile uint32_t *) 0x54106b48) = 0xffffffff; // Mask and processor enables

  // Layer 108 quadrant 0
  *((volatile uint32_t *) 0x51106c04) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x51106c08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x51106c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51106c1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x51106c24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51106c2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x51106c30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51106c34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51106c38) = 0x00006f78; // Mask count
  *((volatile uint32_t *) 0x51106c3c) = 0x00006d80; // Mask offset
  *((volatile uint32_t *) 0x51106c40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51106c44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x51106c48) = 0xffffffff; // Mask and processor enables

  // Layer 108 quadrant 1
  *((volatile uint32_t *) 0x52106c04) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x52106c08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x52106c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52106c1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x52106c24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52106c2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x52106c30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52106c34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52106c38) = 0x00006f78; // Mask count
  *((volatile uint32_t *) 0x52106c3c) = 0x00006d80; // Mask offset
  *((volatile uint32_t *) 0x52106c40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52106c44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x52106c48) = 0xffffffff; // Mask and processor enables

  // Layer 108 quadrant 2
  *((volatile uint32_t *) 0x53106c04) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x53106c08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x53106c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53106c1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x53106c24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53106c2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x53106c30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53106c34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53106c38) = 0x00006f78; // Mask count
  *((volatile uint32_t *) 0x53106c3c) = 0x00006d80; // Mask offset
  *((volatile uint32_t *) 0x53106c40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53106c44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x53106c4c) = 0x000012fe; // Post processing register
  *((volatile uint32_t *) 0x53106c48) = 0xffffffff; // Mask and processor enables

  // Layer 108 quadrant 3
  *((volatile uint32_t *) 0x54106c04) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x54106c08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x54106c18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54106c1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x54106c24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54106c2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x54106c30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54106c34) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54106c38) = 0x00006f78; // Mask count
  *((volatile uint32_t *) 0x54106c3c) = 0x00006d80; // Mask offset
  *((volatile uint32_t *) 0x54106c40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54106c44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x54106c48) = 0xffffffff; // Mask and processor enables

  // Layer 109 quadrant 0
  *((volatile uint32_t *) 0x51106d04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x51106d08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x51106d18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51106d1c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x51106d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51106d2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51106d30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51106d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51106d38) = 0x00007178; // Mask count
  *((volatile uint32_t *) 0x51106d3c) = 0x00006f80; // Mask offset
  *((volatile uint32_t *) 0x51106d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51106d44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x51106d4c) = 0x00001300; // Post processing register
  *((volatile uint32_t *) 0x51106d48) = 0xffffffff; // Mask and processor enables

  // Layer 109 quadrant 1
  *((volatile uint32_t *) 0x52106d04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x52106d08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x52106d18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52106d1c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x52106d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52106d2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52106d30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52106d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52106d38) = 0x00007178; // Mask count
  *((volatile uint32_t *) 0x52106d3c) = 0x00006f80; // Mask offset
  *((volatile uint32_t *) 0x52106d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52106d44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x52106d48) = 0xffffffff; // Mask and processor enables

  // Layer 109 quadrant 2
  *((volatile uint32_t *) 0x53106d04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x53106d08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x53106d18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53106d1c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x53106d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53106d2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53106d30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53106d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53106d38) = 0x00007178; // Mask count
  *((volatile uint32_t *) 0x53106d3c) = 0x00006f80; // Mask offset
  *((volatile uint32_t *) 0x53106d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53106d44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x53106d48) = 0xffffffff; // Mask and processor enables

  // Layer 109 quadrant 3
  *((volatile uint32_t *) 0x54106d04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x54106d08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x54106d18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54106d1c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x54106d24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54106d2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54106d30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54106d34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54106d38) = 0x00007178; // Mask count
  *((volatile uint32_t *) 0x54106d3c) = 0x00006f80; // Mask offset
  *((volatile uint32_t *) 0x54106d40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54106d44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x54106d48) = 0xffffffff; // Mask and processor enables

  // Layer 110 quadrant 0
  *((volatile uint32_t *) 0x51106e04) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x51106e08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x51106e18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x51106e1c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x51106e20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x51106e2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x51106e30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51106e40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x51106e0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x51106e4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51106e48) = 0x0000ffff; // Mask and processor enables

  // Layer 110 quadrant 1
  *((volatile uint32_t *) 0x52106e04) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x52106e08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x52106e18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x52106e1c) = 0x00023db8; // SRAM write ptr
  *((volatile uint32_t *) 0x52106e20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x52106e2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x52106e30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52106e40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x52106e0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x52106e4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52106e48) = 0x0000ffff; // Mask and processor enables

  // Layer 110 quadrant 2
  *((volatile uint32_t *) 0x53106e04) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x53106e08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x53106e18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x53106e1c) = 0x00043db8; // SRAM write ptr
  *((volatile uint32_t *) 0x53106e20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x53106e2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x53106e30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53106e40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x53106e0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x53106e4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53106e48) = 0x0000ffff; // Mask and processor enables

  // Layer 110 quadrant 3
  *((volatile uint32_t *) 0x54106e04) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x54106e08) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x54106e18) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x54106e1c) = 0x00063db8; // SRAM write ptr
  *((volatile uint32_t *) 0x54106e20) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x54106e2c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x54106e30) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54106e40) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x54106e0c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x54106e4c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54106e48) = 0x0000ffff; // Mask and processor enables

  // Layer 111 quadrant 0
  *((volatile uint32_t *) 0x51106f04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x51106f08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x51106f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x51106f1c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x51106f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x51106f2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51106f30) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51106f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51106f38) = 0x00007378; // Mask count
  *((volatile uint32_t *) 0x51106f3c) = 0x00007180; // Mask offset
  *((volatile uint32_t *) 0x51106f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51106f44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x51106f48) = 0xffffffff; // Mask and processor enables

  // Layer 111 quadrant 1
  *((volatile uint32_t *) 0x52106f04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x52106f08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x52106f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x52106f1c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x52106f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x52106f2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52106f30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52106f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52106f38) = 0x00007378; // Mask count
  *((volatile uint32_t *) 0x52106f3c) = 0x00007180; // Mask offset
  *((volatile uint32_t *) 0x52106f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52106f44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x52106f4c) = 0x00001300; // Post processing register
  *((volatile uint32_t *) 0x52106f48) = 0xffffffff; // Mask and processor enables

  // Layer 111 quadrant 2
  *((volatile uint32_t *) 0x53106f04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x53106f08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x53106f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x53106f1c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x53106f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x53106f2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53106f30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53106f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53106f38) = 0x00007378; // Mask count
  *((volatile uint32_t *) 0x53106f3c) = 0x00007180; // Mask offset
  *((volatile uint32_t *) 0x53106f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53106f44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x53106f48) = 0xffffffff; // Mask and processor enables

  // Layer 111 quadrant 3
  *((volatile uint32_t *) 0x54106f04) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x54106f08) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x54106f18) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x54106f1c) = 0x000042b8; // SRAM write ptr
  *((volatile uint32_t *) 0x54106f24) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x54106f2c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54106f30) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54106f34) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54106f38) = 0x00007378; // Mask count
  *((volatile uint32_t *) 0x54106f3c) = 0x00007180; // Mask offset
  *((volatile uint32_t *) 0x54106f40) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54106f44) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x54106f48) = 0xffffffff; // Mask and processor enables

  // Layer 112 quadrant 0
  *((volatile uint32_t *) 0x51107004) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x51107008) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x51107018) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110701c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x51107024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110702c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x51107030) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51107034) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x51107038) = 0x00007578; // Mask count
  *((volatile uint32_t *) 0x5110703c) = 0x00007380; // Mask offset
  *((volatile uint32_t *) 0x51107040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51107044) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5110704c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51107048) = 0xffffffff; // Mask and processor enables

  // Layer 112 quadrant 1
  *((volatile uint32_t *) 0x52107004) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x52107008) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x52107018) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210701c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x52107024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210702c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x52107030) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52107034) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x52107038) = 0x00007578; // Mask count
  *((volatile uint32_t *) 0x5210703c) = 0x00007380; // Mask offset
  *((volatile uint32_t *) 0x52107040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52107044) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5210704c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52107048) = 0xffffffff; // Mask and processor enables

  // Layer 112 quadrant 2
  *((volatile uint32_t *) 0x53107004) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x53107008) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x53107018) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310701c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x53107024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310702c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x53107030) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53107034) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x53107038) = 0x00007578; // Mask count
  *((volatile uint32_t *) 0x5310703c) = 0x00007380; // Mask offset
  *((volatile uint32_t *) 0x53107040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53107044) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5310704c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x53107048) = 0xffffffff; // Mask and processor enables

  // Layer 112 quadrant 3
  *((volatile uint32_t *) 0x54107004) = 0x00028003; // Rows
  *((volatile uint32_t *) 0x54107008) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x54107018) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410701c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x54107024) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410702c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x54107030) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54107034) = 0x001f8000; // Layer control 2
  *((volatile uint32_t *) 0x54107038) = 0x00007578; // Mask count
  *((volatile uint32_t *) 0x5410703c) = 0x00007380; // Mask offset
  *((volatile uint32_t *) 0x54107040) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54107044) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5410704c) = 0x00023300; // Post processing register
  *((volatile uint32_t *) 0x54107048) = 0xffffffff; // Mask and processor enables

  // Layer 113 quadrant 0
  *((volatile uint32_t *) 0x51107104) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x51107108) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x51107118) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110711c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x51107124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110712c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51107130) = 0x0088eb20; // Layer control
  *((volatile uint32_t *) 0x51107134) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x51107138) = 0x00007778; // Mask count
  *((volatile uint32_t *) 0x5110713c) = 0x00007580; // Mask offset
  *((volatile uint32_t *) 0x51107140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x51107144) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5110714c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x51107148) = 0xffffffff; // Mask and processor enables

  // Layer 113 quadrant 1
  *((volatile uint32_t *) 0x52107104) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x52107108) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x52107118) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210711c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x52107124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210712c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52107130) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x52107134) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x52107138) = 0x00007778; // Mask count
  *((volatile uint32_t *) 0x5210713c) = 0x00007580; // Mask offset
  *((volatile uint32_t *) 0x52107140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x52107144) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5210714c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x52107148) = 0xffffffff; // Mask and processor enables

  // Layer 113 quadrant 2
  *((volatile uint32_t *) 0x53107104) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x53107108) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x53107118) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310711c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x53107124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310712c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53107130) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x53107134) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x53107138) = 0x00007778; // Mask count
  *((volatile uint32_t *) 0x5310713c) = 0x00007580; // Mask offset
  *((volatile uint32_t *) 0x53107140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x53107144) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5310714c) = 0x0002333e; // Post processing register
  *((volatile uint32_t *) 0x53107148) = 0xffffffff; // Mask and processor enables

  // Layer 113 quadrant 3
  *((volatile uint32_t *) 0x54107104) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x54107108) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x54107118) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410711c) = 0x000042b9; // SRAM write ptr
  *((volatile uint32_t *) 0x54107124) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410712c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54107130) = 0x00880b20; // Layer control
  *((volatile uint32_t *) 0x54107134) = 0x001f8010; // Layer control 2
  *((volatile uint32_t *) 0x54107138) = 0x00007778; // Mask count
  *((volatile uint32_t *) 0x5410713c) = 0x00007580; // Mask offset
  *((volatile uint32_t *) 0x54107140) = 0x0000003f; // Output channel count
  *((volatile uint32_t *) 0x54107144) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5410714c) = 0x00022000; // Post processing register
  *((volatile uint32_t *) 0x54107148) = 0xffffffff; // Mask and processor enables

  // Layer 114 quadrant 0
  *((volatile uint32_t *) 0x51107204) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x51107208) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x51107218) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5110721c) = 0x00003db8; // SRAM write ptr
  *((volatile uint32_t *) 0x51107220) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5110722c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x51107230) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x51107240) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5110720c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5110724c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x51107248) = 0x0000ffff; // Mask and processor enables

  // Layer 114 quadrant 1
  *((volatile uint32_t *) 0x52107204) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x52107208) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x52107218) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5210721c) = 0x00023db8; // SRAM write ptr
  *((volatile uint32_t *) 0x52107220) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5210722c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x52107230) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x52107240) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5210720c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5210724c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x52107248) = 0x0000ffff; // Mask and processor enables

  // Layer 114 quadrant 2
  *((volatile uint32_t *) 0x53107204) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x53107208) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x53107218) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5310721c) = 0x00043db8; // SRAM write ptr
  *((volatile uint32_t *) 0x53107220) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5310722c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x53107230) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x53107240) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5310720c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5310724c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x53107248) = 0x0000ffff; // Mask and processor enables

  // Layer 114 quadrant 3
  *((volatile uint32_t *) 0x54107204) = 0x00020003; // Rows
  *((volatile uint32_t *) 0x54107208) = 0x00010004; // Columns
  *((volatile uint32_t *) 0x54107218) = 0x00000020; // Stride
  *((volatile uint32_t *) 0x5410721c) = 0x00063db8; // SRAM write ptr
  *((volatile uint32_t *) 0x54107220) = 0x00008000; // Write ptr time slot offs
  *((volatile uint32_t *) 0x5410722c) = 0x000042b8; // SRAM read ptr
  *((volatile uint32_t *) 0x54107230) = 0x00000920; // Layer control
  *((volatile uint32_t *) 0x54107240) = 0x00000003; // Output channel count
  *((volatile uint32_t *) 0x5410720c) = 0x00046003; // 1D
  *((volatile uint32_t *) 0x5410724c) = 0x01000000; // Post processing register
  *((volatile uint32_t *) 0x54107248) = 0x0000ffff; // Mask and processor enables

  // Layer 115 quadrant 0
  *((volatile uint32_t *) 0x51107304) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x51107308) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x51107318) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5110731c) = 0x00003bd0; // SRAM write ptr
  *((volatile uint32_t *) 0x51107324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5110732c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x51107330) = 0x0088e920; // Layer control
  *((volatile uint32_t *) 0x51107334) = 0x000b8000; // Layer control 2
  *((volatile uint32_t *) 0x51107338) = 0x00007838; // Mask count
  *((volatile uint32_t *) 0x5110733c) = 0x00007780; // Mask offset
  *((volatile uint32_t *) 0x51107340) = 0x00000017; // Output channel count
  *((volatile uint32_t *) 0x51107344) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5110734c) = 0x00005340; // Post processing register
  *((volatile uint32_t *) 0x51107348) = 0xffffffff; // Mask and processor enables

  // Layer 115 quadrant 1
  *((volatile uint32_t *) 0x52107304) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x52107308) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x52107318) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5210731c) = 0x00003bd0; // SRAM write ptr
  *((volatile uint32_t *) 0x52107324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5210732c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x52107330) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x52107334) = 0x000b8000; // Layer control 2
  *((volatile uint32_t *) 0x52107338) = 0x00007838; // Mask count
  *((volatile uint32_t *) 0x5210733c) = 0x00007780; // Mask offset
  *((volatile uint32_t *) 0x52107340) = 0x00000017; // Output channel count
  *((volatile uint32_t *) 0x52107344) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5210734c) = 0x00004000; // Post processing register
  *((volatile uint32_t *) 0x52107348) = 0xffffffff; // Mask and processor enables

  // Layer 115 quadrant 2
  *((volatile uint32_t *) 0x53107304) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x53107308) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x53107318) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5310731c) = 0x00003bd0; // SRAM write ptr
  *((volatile uint32_t *) 0x53107324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5310732c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x53107330) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x53107334) = 0x000b8000; // Layer control 2
  *((volatile uint32_t *) 0x53107338) = 0x00007838; // Mask count
  *((volatile uint32_t *) 0x5310733c) = 0x00007780; // Mask offset
  *((volatile uint32_t *) 0x53107340) = 0x00000017; // Output channel count
  *((volatile uint32_t *) 0x53107344) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5310734c) = 0x00004000; // Post processing register
  *((volatile uint32_t *) 0x53107348) = 0xffffffff; // Mask and processor enables

  // Layer 115 quadrant 3
  *((volatile uint32_t *) 0x54107304) = 0x00018003; // Rows
  *((volatile uint32_t *) 0x54107308) = 0x00018004; // Columns
  *((volatile uint32_t *) 0x54107318) = 0x00000010; // Stride
  *((volatile uint32_t *) 0x5410731c) = 0x00003bd0; // SRAM write ptr
  *((volatile uint32_t *) 0x54107324) = 0x00008000; // Write ptr mask offs
  *((volatile uint32_t *) 0x5410732c) = 0x00003db8; // SRAM read ptr
  *((volatile uint32_t *) 0x54107330) = 0x00880920; // Layer control
  *((volatile uint32_t *) 0x54107334) = 0x000b8000; // Layer control 2
  *((volatile uint32_t *) 0x54107338) = 0x00007838; // Mask count
  *((volatile uint32_t *) 0x5410733c) = 0x00007780; // Mask offset
  *((volatile uint32_t *) 0x54107340) = 0x00000017; // Output channel count
  *((volatile uint32_t *) 0x54107344) = 0x00000004; // TRAM ptr max
  *((volatile uint32_t *) 0x5410734c) = 0x00004000; // Post processing register
  *((volatile uint32_t *) 0x54107348) = 0xffffffff; // Mask and processor enables


  *((volatile uint32_t *) 0x50000000) = 0x00001108; // FIFO control

  return CNN_OK;
}

int cnn_start(void)
{
  cnn_time = 0;

  *((volatile uint32_t *) 0x51000000) = 0x0018c808; // Enable quadrant 0
  *((volatile uint32_t *) 0x52000000) = 0x0018c809; // Enable quadrant 1
  *((volatile uint32_t *) 0x53000000) = 0x0018c809; // Enable quadrant 2
  *((volatile uint32_t *) 0x54000000) = 0x0018c809; // Enable quadrant 3

#ifdef CNN_INFERENCE_TIMER
  MXC_TMR_SW_Start(CNN_INFERENCE_TIMER);
#endif

  CNN_START; // Allow capture of processing time
  *((volatile uint32_t *) 0x51000000) = 0x0018c809; // Master enable quadrant 0

  return CNN_OK;
}

int cnn_enable(uint32_t clock_source, uint32_t clock_divider)
{
  // Reset all domains, restore power to CNN
  MXC_GCFR->reg3 = 0xf; // Reset
  MXC_GCFR->reg1 = 0xf; // Mask memory
  MXC_GCFR->reg0 = 0xf; // Power
  MXC_Delay(MSEC(10)); // Wait for load switches
  MXC_GCFR->reg2 = 0x0; // Iso
  MXC_GCFR->reg3 = 0x0; // Reset

  if (clock_source == MXC_S_GCR_PCLKDIV_CNNCLKSEL_IPLL)
    while ((MXC_GCR->ipll_ctrl & MXC_F_GCR_IPLL_CTRL_RDY) != MXC_F_GCR_IPLL_CTRL_RDY) ; // Wait for PLL

  MXC_GCR->pclkdiv = (MXC_GCR->pclkdiv & ~(MXC_F_GCR_PCLKDIV_CNNCLKDIV | MXC_F_GCR_PCLKDIV_CNNCLKSEL))
                     | clock_divider | clock_source;
  MXC_SYS_ClockEnable(MXC_SYS_PERIPH_CLOCK_CNN); // Enable CNN clock

  MXC_NVIC_SetVector(CNN_IRQn, CNN_ISR); // Set CNN complete vector

  return CNN_OK;
}

int cnn_boost_enable(mxc_gpio_regs_t *port, uint32_t pin)
{
  mxc_gpio_cfg_t gpio_out;
  gpio_out.port = port;
  gpio_out.mask = pin;
  gpio_out.pad = MXC_GPIO_PAD_NONE;
  gpio_out.func = MXC_GPIO_FUNC_OUT;
  MXC_GPIO_Config(&gpio_out);
  MXC_GPIO_OutSet(gpio_out.port, gpio_out.mask);

  return CNN_OK;
}

int cnn_boost_disable(mxc_gpio_regs_t *port, uint32_t pin)
{
  mxc_gpio_cfg_t gpio_out;
  gpio_out.port = port;
  gpio_out.mask = pin;
  gpio_out.pad = MXC_GPIO_PAD_NONE;
  gpio_out.func = MXC_GPIO_FUNC_OUT;
  MXC_GPIO_Config(&gpio_out);
  MXC_GPIO_OutClr(gpio_out.port, gpio_out.mask);

  return CNN_OK;
}

int cnn_disable(void)
{
  // Disable CNN clock
  MXC_SYS_ClockDisable(MXC_SYS_PERIPH_CLOCK_CNN);

  // Disable power to CNN
  MXC_GCFR->reg3 = 0xf; // Reset
  MXC_GCFR->reg2 |= 0xf; // Iso
  MXC_GCFR->reg0 = 0x0; // Power
  MXC_GCFR->reg1 = 0x0; // Mask memory
  MXC_GCFR->reg3 = 0x0; // Reset

  return CNN_OK;
}

