Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date              : Thu Sep  4 11:06:48 2025
| Host              : agata running 64-bit Ubuntu 24.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file flash_programmer_timing_summary_routed.rpt -pb flash_programmer_timing_summary_routed.pb -rpx flash_programmer_timing_summary_routed.rpx -warn_on_violation
| Design            : flash_programmer
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (67)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: CLK25MHZ (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (67)
-------------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   36          inf        0.000                      0                   36           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_light_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_light
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.163ns  (logic 3.327ns (79.916%)  route 0.836ns (20.084%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE                         0.000     0.000 r  led_light_reg/C
    SLICE_X9Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  led_light_reg/Q
                         net (fo=1, routed)           0.836     0.950    led_light_OBUF
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.213     4.163 r  led_light_OBUF_inst/O
                         net (fo=0)                   0.000     4.163    led_light
    AG14                                                              r  led_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.411ns  (logic 0.619ns (43.879%)  route 0.792ns (56.121%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  counter_reg[11]/C
    SLICE_X10Y63         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.225     0.341    counter[11]
    SLICE_X9Y63          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     0.529 r  counter[31]_i_5/O
                         net (fo=1, routed)           0.200     0.729    counter[31]_i_5_n_0
    SLICE_X9Y64          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     0.956 r  counter[31]_i_1/O
                         net (fo=34, routed)          0.342     1.299    counter[31]_i_1_n_0
    SLICE_X9Y64          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.088     1.387 r  state_i_1/O
                         net (fo=1, routed)           0.024     1.411    state_i_1_n_0
    SLICE_X9Y64          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_light_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.248ns  (logic 0.531ns (42.551%)  route 0.717ns (57.449%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  counter_reg[11]/C
    SLICE_X10Y63         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.225     0.341    counter[11]
    SLICE_X9Y63          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     0.529 r  counter[31]_i_5/O
                         net (fo=1, routed)           0.200     0.729    counter[31]_i_5_n_0
    SLICE_X9Y64          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     0.956 r  counter[31]_i_1/O
                         net (fo=34, routed)          0.291     1.248    counter[31]_i_1_n_0
    SLICE_X9Y64          FDRE                                         r  led_light_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.084ns  (logic 0.620ns (57.200%)  route 0.464ns (42.800%))
  Logic Levels:           4  (CARRY8=3 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  counter_reg[9]/C
    SLICE_X10Y63         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  counter_reg[9]/Q
                         net (fo=2, routed)           0.371     0.484    counter[9]
    SLICE_X10Y63         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     0.765 r  counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     0.795    counter_reg[16]_i_1_n_0
    SLICE_X10Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     0.860 r  counter_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.030     0.890    counter_reg[24]_i_1_n_0
    SLICE_X10Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     1.051 r  counter_reg[31]_i_2/O[5]
                         net (fo=1, routed)           0.033     1.084    p_1_in[30]
    SLICE_X10Y65         FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.081ns  (logic 0.616ns (56.988%)  route 0.465ns (43.012%))
  Logic Levels:           4  (CARRY8=3 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  counter_reg[9]/C
    SLICE_X10Y63         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  counter_reg[9]/Q
                         net (fo=2, routed)           0.371     0.484    counter[9]
    SLICE_X10Y63         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     0.765 r  counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     0.795    counter_reg[16]_i_1_n_0
    SLICE_X10Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     0.860 r  counter_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.030     0.890    counter_reg[24]_i_1_n_0
    SLICE_X10Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     1.047 r  counter_reg[31]_i_2/O[6]
                         net (fo=1, routed)           0.034     1.081    p_1_in[31]
    SLICE_X10Y65         FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.041ns  (logic 0.578ns (55.528%)  route 0.463ns (44.472%))
  Logic Levels:           4  (CARRY8=3 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  counter_reg[9]/C
    SLICE_X10Y63         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  counter_reg[9]/Q
                         net (fo=2, routed)           0.371     0.484    counter[9]
    SLICE_X10Y63         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     0.765 r  counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     0.795    counter_reg[16]_i_1_n_0
    SLICE_X10Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     0.860 r  counter_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.030     0.890    counter_reg[24]_i_1_n_0
    SLICE_X10Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     1.009 r  counter_reg[31]_i_2/O[4]
                         net (fo=1, routed)           0.032     1.041    p_1_in[29]
    SLICE_X10Y65         FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.038ns  (logic 0.573ns (55.206%)  route 0.465ns (44.794%))
  Logic Levels:           4  (CARRY8=3 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  counter_reg[9]/C
    SLICE_X10Y63         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  counter_reg[9]/Q
                         net (fo=2, routed)           0.371     0.484    counter[9]
    SLICE_X10Y63         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     0.765 r  counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     0.795    counter_reg[16]_i_1_n_0
    SLICE_X10Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     0.860 r  counter_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.030     0.890    counter_reg[24]_i_1_n_0
    SLICE_X10Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     1.004 r  counter_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.034     1.038    p_1_in[28]
    SLICE_X10Y65         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.029ns  (logic 0.565ns (54.912%)  route 0.464ns (45.088%))
  Logic Levels:           4  (CARRY8=3 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  counter_reg[9]/C
    SLICE_X10Y63         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  counter_reg[9]/Q
                         net (fo=2, routed)           0.371     0.484    counter[9]
    SLICE_X10Y63         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     0.765 r  counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     0.795    counter_reg[16]_i_1_n_0
    SLICE_X10Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     0.860 r  counter_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.030     0.890    counter_reg[24]_i_1_n_0
    SLICE_X10Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     0.996 r  counter_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.033     1.029    p_1_in[26]
    SLICE_X10Y65         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.017ns  (logic 0.552ns (54.281%)  route 0.465ns (45.719%))
  Logic Levels:           4  (CARRY8=3 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  counter_reg[9]/C
    SLICE_X10Y63         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  counter_reg[9]/Q
                         net (fo=2, routed)           0.371     0.484    counter[9]
    SLICE_X10Y63         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     0.765 r  counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     0.795    counter_reg[16]_i_1_n_0
    SLICE_X10Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     0.860 r  counter_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.030     0.890    counter_reg[24]_i_1_n_0
    SLICE_X10Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     0.983 r  counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.034     1.017    p_1_in[27]
    SLICE_X10Y65         FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.000ns  (logic 0.565ns (56.504%)  route 0.435ns (43.496%))
  Logic Levels:           3  (CARRY8=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  counter_reg[9]/C
    SLICE_X10Y63         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  counter_reg[9]/Q
                         net (fo=2, routed)           0.371     0.484    counter[9]
    SLICE_X10Y63         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     0.765 r  counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     0.795    counter_reg[16]_i_1_n_0
    SLICE_X10Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     0.966 r  counter_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.034     1.000    p_1_in[24]
    SLICE_X10Y64         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.174ns  (logic 0.102ns (58.744%)  route 0.072ns (41.256%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X10Y63         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.082 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.064     0.146    counter[10]
    SLICE_X10Y63         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.020     0.166 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.008     0.174    p_1_in[10]
    SLICE_X10Y63         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.174ns  (logic 0.102ns (58.744%)  route 0.072ns (41.256%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X10Y64         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.082 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.064     0.146    counter[18]
    SLICE_X10Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.020     0.166 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.008     0.174    p_1_in[18]
    SLICE_X10Y64         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.174ns  (logic 0.102ns (58.744%)  route 0.072ns (41.256%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE                         0.000     0.000 r  counter_reg[26]/C
    SLICE_X10Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.082 r  counter_reg[26]/Q
                         net (fo=2, routed)           0.064     0.146    counter[26]
    SLICE_X10Y65         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.020     0.166 r  counter_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.008     0.174    p_1_in[26]
    SLICE_X10Y65         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.174ns  (logic 0.102ns (58.744%)  route 0.072ns (41.256%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X10Y62         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.082 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.064     0.146    counter[2]
    SLICE_X10Y62         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.020     0.166 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.008     0.174    p_1_in[2]
    SLICE_X10Y62         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.178ns  (logic 0.104ns (58.547%)  route 0.074ns (41.453%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  counter_reg[16]/C
    SLICE_X10Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.083 r  counter_reg[16]/Q
                         net (fo=2, routed)           0.066     0.149    counter[16]
    SLICE_X10Y63         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.021     0.170 r  counter_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.008     0.178    p_1_in[16]
    SLICE_X10Y63         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.178ns  (logic 0.104ns (58.547%)  route 0.074ns (41.453%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE                         0.000     0.000 r  counter_reg[24]/C
    SLICE_X10Y64         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.083 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.066     0.149    counter[24]
    SLICE_X10Y64         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.021     0.170 r  counter_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.008     0.178    p_1_in[24]
    SLICE_X10Y64         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.178ns  (logic 0.104ns (58.547%)  route 0.074ns (41.453%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE                         0.000     0.000 r  counter_reg[8]/C
    SLICE_X10Y62         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.083 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.066     0.149    counter[8]
    SLICE_X10Y62         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.021     0.170 r  counter_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.008     0.178    p_1_in[8]
    SLICE_X10Y62         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.179ns  (logic 0.104ns (58.219%)  route 0.075ns (41.781%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  counter_reg[11]/C
    SLICE_X10Y63         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.083 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.067     0.150    counter[11]
    SLICE_X10Y63         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.021     0.171 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.008     0.179    p_1_in[11]
    SLICE_X10Y63         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.179ns  (logic 0.104ns (58.219%)  route 0.075ns (41.781%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE                         0.000     0.000 r  counter_reg[19]/C
    SLICE_X10Y64         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.083 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.067     0.150    counter[19]
    SLICE_X10Y64         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.021     0.171 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.008     0.179    p_1_in[19]
    SLICE_X10Y64         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.179ns  (logic 0.104ns (58.219%)  route 0.075ns (41.781%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE                         0.000     0.000 r  counter_reg[27]/C
    SLICE_X10Y65         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.083 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.067     0.150    counter[27]
    SLICE_X10Y65         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.021     0.171 r  counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.008     0.179    p_1_in[27]
    SLICE_X10Y65         FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------





