# Harsh Constraints

A project to interface a 14-bit LVDS CameraLink imager to a Xilinx Zynq-7000 SoC. 144 MHz clock speeds -- 2.5V LVDS -- high-precision impedance-matching  -- this Verilog project has it all.

Members: Paul, CU Boulder

