{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1597233132932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597233132932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 12 04:52:12 2020 " "Processing started: Wed Aug 12 04:52:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597233132932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1597233132932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CounterDivider -c CounterDivider " "Command: quartus_map --read_settings_files=on --write_settings_files=off CounterDivider -c CounterDivider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1597233132934 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1597233133241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterdivider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counterdivider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CounterDivider " "Found entity 1: CounterDivider" {  } { { "CounterDivider.bdf" "" { Schematic "C:/Users/ASUS/Desktop/Proj/CounterDivider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597233133305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597233133305 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CounterDivider " "Elaborating entity \"CounterDivider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1597233133344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74191 74191:inst " "Elaborating entity \"74191\" for hierarchy \"74191:inst\"" {  } { { "CounterDivider.bdf" "inst" { Schematic "C:/Users/ASUS/Desktop/Proj/CounterDivider.bdf" { { 296 1160 1280 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597233133396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74191:inst " "Elaborated megafunction instantiation \"74191:inst\"" {  } { { "CounterDivider.bdf" "" { Schematic "C:/Users/ASUS/Desktop/Proj/CounterDivider.bdf" { { 296 1160 1280 456 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597233133414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74191 74191:inst\|f74191:sub " "Elaborating entity \"f74191\" for hierarchy \"74191:inst\|f74191:sub\"" {  } { { "74191.tdf" "sub" { Text "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74191.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597233133456 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC 125 " "Primitive \"VCC\" of instance \"125\" not used" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 664 264 296 680 "125" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1597233133463 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74191:inst\|f74191:sub 74191:inst " "Elaborated megafunction instantiation \"74191:inst\|f74191:sub\", which is child of megafunction instantiation \"74191:inst\"" {  } { { "74191.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74191.tdf" 33 3 0 } } { "CounterDivider.bdf" "" { Schematic "C:/Users/ASUS/Desktop/Proj/CounterDivider.bdf" { { 296 1160 1280 456 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597233133476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inhb 74191:inst\|f74191:sub\|inhb:55 " "Elaborating entity \"inhb\" for hierarchy \"74191:inst\|f74191:sub\|inhb:55\"" {  } { { "f74191.bdf" "55" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 168 568 632 208 "55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597233133497 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74191:inst\|f74191:sub\|inhb:55 74191:inst " "Elaborated megafunction instantiation \"74191:inst\|f74191:sub\|inhb:55\", which is child of megafunction instantiation \"74191:inst\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 168 568 632 208 "55" "" } } } } { "CounterDivider.bdf" "" { Schematic "C:/Users/ASUS/Desktop/Proj/CounterDivider.bdf" { { 296 1160 1280 456 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597233133508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 7408:inst5 " "Elaborating entity \"7408\" for hierarchy \"7408:inst5\"" {  } { { "CounterDivider.bdf" "inst5" { Schematic "C:/Users/ASUS/Desktop/Proj/CounterDivider.bdf" { { 672 1424 1488 712 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597233133533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7408:inst5 " "Elaborated megafunction instantiation \"7408:inst5\"" {  } { { "CounterDivider.bdf" "" { Schematic "C:/Users/ASUS/Desktop/Proj/CounterDivider.bdf" { { 672 1424 1488 712 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597233133545 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "10 " "Ignored 10 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "10 " "Ignored 10 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1597233133743 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1597233133743 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst\|f74191:sub\|16 74191:inst\|f74191:sub\|16~_emulated 74191:inst\|f74191:sub\|16~1 " "Register \"74191:inst\|f74191:sub\|16\" is converted into an equivalent circuit using register \"74191:inst\|f74191:sub\|16~_emulated\" and latch \"74191:inst\|f74191:sub\|16~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 160 1016 1080 240 "16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597233133949 "|CounterDivider|74191:inst|f74191:sub|16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst\|f74191:sub\|17 74191:inst\|f74191:sub\|17~_emulated 74191:inst\|f74191:sub\|17~1 " "Register \"74191:inst\|f74191:sub\|17\" is converted into an equivalent circuit using register \"74191:inst\|f74191:sub\|17~_emulated\" and latch \"74191:inst\|f74191:sub\|17~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 536 1016 1080 616 "17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597233133949 "|CounterDivider|74191:inst|f74191:sub|17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst\|f74191:sub\|18 74191:inst\|f74191:sub\|18~_emulated 74191:inst\|f74191:sub\|18~1 " "Register \"74191:inst\|f74191:sub\|18\" is converted into an equivalent circuit using register \"74191:inst\|f74191:sub\|18~_emulated\" and latch \"74191:inst\|f74191:sub\|18~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597233133949 "|CounterDivider|74191:inst|f74191:sub|18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst\|f74191:sub\|19 74191:inst\|f74191:sub\|19~_emulated 74191:inst\|f74191:sub\|19~1 " "Register \"74191:inst\|f74191:sub\|19\" is converted into an equivalent circuit using register \"74191:inst\|f74191:sub\|19~_emulated\" and latch \"74191:inst\|f74191:sub\|19~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597233133949 "|CounterDivider|74191:inst|f74191:sub|19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst2\|f74191:sub\|16 74191:inst2\|f74191:sub\|16~_emulated 74191:inst2\|f74191:sub\|16~1 " "Register \"74191:inst2\|f74191:sub\|16\" is converted into an equivalent circuit using register \"74191:inst2\|f74191:sub\|16~_emulated\" and latch \"74191:inst2\|f74191:sub\|16~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 160 1016 1080 240 "16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597233133949 "|CounterDivider|74191:inst2|f74191:sub|16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst2\|f74191:sub\|17 74191:inst2\|f74191:sub\|17~_emulated 74191:inst2\|f74191:sub\|17~1 " "Register \"74191:inst2\|f74191:sub\|17\" is converted into an equivalent circuit using register \"74191:inst2\|f74191:sub\|17~_emulated\" and latch \"74191:inst2\|f74191:sub\|17~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 536 1016 1080 616 "17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597233133949 "|CounterDivider|74191:inst2|f74191:sub|17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst2\|f74191:sub\|18 74191:inst2\|f74191:sub\|18~_emulated 74191:inst2\|f74191:sub\|18~1 " "Register \"74191:inst2\|f74191:sub\|18\" is converted into an equivalent circuit using register \"74191:inst2\|f74191:sub\|18~_emulated\" and latch \"74191:inst2\|f74191:sub\|18~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597233133949 "|CounterDivider|74191:inst2|f74191:sub|18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst2\|f74191:sub\|19 74191:inst2\|f74191:sub\|19~_emulated 74191:inst2\|f74191:sub\|19~1 " "Register \"74191:inst2\|f74191:sub\|19\" is converted into an equivalent circuit using register \"74191:inst2\|f74191:sub\|19~_emulated\" and latch \"74191:inst2\|f74191:sub\|19~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597233133949 "|CounterDivider|74191:inst2|f74191:sub|19"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1597233133949 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1597233134048 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1597233134328 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597233134328 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1597233134555 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1597233134555 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1597233134555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1597233134555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597233134586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 04:52:14 2020 " "Processing ended: Wed Aug 12 04:52:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597233134586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597233134586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597233134586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1597233134586 ""}
