Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jul  4 19:38:11 2023
| Host         : DESKTOP-IT8J4BG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19421)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18597)
5. checking no_input_delay (22)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19421)
----------------------------
 There are 3808 register/latch pins with no clock driven by root clock pin: switch[15] (HIGH)

 There are 7968 register/latch pins with no clock driven by root clock pin: chip_inst/clk_div_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/counter_mod_p_tick/regN_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/counter_mod_p_tick/regN_reg[1]/Q (HIGH)

 There are 3808 register/latch pins with no clock driven by root clock pin: io_manager_inst/button_up_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: io_manager_inst/counter_inst/clkn_reg[10]/Q (HIGH)

 There are 3808 register/latch pins with no clock driven by root clock pin: io_manager_inst/debug_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18597)
----------------------------------------------------
 There are 18597 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.067        0.000                      0                 3098        0.166        0.000                      0                 3098        4.500        0.000                       0                  1676  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.067        0.000                      0                 1584        0.166        0.000                      0                 1584        4.500        0.000                       0                  1676  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      4.181        0.000                      0                 1514        1.847        0.000                      0                 1514  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 0.438ns (7.895%)  route 5.110ns (92.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.582     9.783    io_manager_inst/counter_inst/rst
    SLICE_X1Y78          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.208    13.986    io_manager_inst/counter_inst/CLK
    SLICE_X1Y78          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[12]/C
                         clock pessimism              0.214    14.200    
                         clock uncertainty           -0.035    14.164    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.314    13.850    io_manager_inst/counter_inst/clkn_reg[12]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/debug_reg/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 0.438ns (7.970%)  route 5.058ns (92.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 13.984 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.530     9.731    io_manager_inst/rst
    SLICE_X1Y73          FDSE                                         r  io_manager_inst/debug_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.206    13.984    io_manager_inst/CLK
    SLICE_X1Y73          FDSE                                         r  io_manager_inst/debug_reg/C
                         clock pessimism              0.230    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X1Y73          FDSE (Setup_fdse_C_S)       -0.314    13.864    io_manager_inst/debug_reg
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_down_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 0.438ns (7.970%)  route 5.058ns (92.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 13.984 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.530     9.731    io_manager_inst/rst
    SLICE_X1Y73          FDRE                                         r  io_manager_inst/reset_down_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.206    13.984    io_manager_inst/CLK
    SLICE_X1Y73          FDRE                                         r  io_manager_inst/reset_down_reg/C
                         clock pessimism              0.230    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X1Y73          FDRE (Setup_fdre_C_R)       -0.314    13.864    io_manager_inst/reset_down_reg
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_up_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 0.438ns (7.970%)  route 5.058ns (92.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 13.984 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.530     9.731    io_manager_inst/rst
    SLICE_X1Y73          FDRE                                         r  io_manager_inst/reset_up_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.206    13.984    io_manager_inst/CLK
    SLICE_X1Y73          FDRE                                         r  io_manager_inst/reset_up_reg/C
                         clock pessimism              0.230    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X1Y73          FDRE (Setup_fdre_C_R)       -0.314    13.864    io_manager_inst/reset_up_reg
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.438ns (8.037%)  route 5.012ns (91.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.484     9.686    io_manager_inst/counter_inst/rst
    SLICE_X1Y77          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.208    13.986    io_manager_inst/counter_inst/CLK
    SLICE_X1Y77          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[10]/C
                         clock pessimism              0.214    14.200    
                         clock uncertainty           -0.035    14.164    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.314    13.850    io_manager_inst/counter_inst/clkn_reg[10]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.438ns (8.037%)  route 5.012ns (91.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.484     9.686    io_manager_inst/counter_inst/rst
    SLICE_X1Y77          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.208    13.986    io_manager_inst/counter_inst/CLK
    SLICE_X1Y77          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[11]/C
                         clock pessimism              0.214    14.200    
                         clock uncertainty           -0.035    14.164    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.314    13.850    io_manager_inst/counter_inst/clkn_reg[11]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.438ns (8.037%)  route 5.012ns (91.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.484     9.686    io_manager_inst/counter_inst/rst
    SLICE_X1Y77          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.208    13.986    io_manager_inst/counter_inst/CLK
    SLICE_X1Y77          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[8]/C
                         clock pessimism              0.214    14.200    
                         clock uncertainty           -0.035    14.164    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.314    13.850    io_manager_inst/counter_inst/clkn_reg[8]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.438ns (8.037%)  route 5.012ns (91.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.484     9.686    io_manager_inst/counter_inst/rst
    SLICE_X1Y77          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.208    13.986    io_manager_inst/counter_inst/CLK
    SLICE_X1Y77          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[9]/C
                         clock pessimism              0.214    14.200    
                         clock uncertainty           -0.035    14.164    
    SLICE_X1Y77          FDRE (Setup_fdre_C_R)       -0.314    13.850    io_manager_inst/counter_inst/clkn_reg[9]
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.438ns (8.043%)  route 5.008ns (91.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 13.984 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.480     9.681    io_manager_inst/counter_inst/rst
    SLICE_X1Y76          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.206    13.984    io_manager_inst/counter_inst/CLK
    SLICE_X1Y76          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[4]/C
                         clock pessimism              0.214    14.198    
                         clock uncertainty           -0.035    14.162    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.314    13.848    io_manager_inst/counter_inst/clkn_reg[4]
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.438ns (8.043%)  route 5.008ns (91.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 13.984 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 f  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.480     9.681    io_manager_inst/counter_inst/rst
    SLICE_X1Y76          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.206    13.984    io_manager_inst/counter_inst/CLK
    SLICE_X1Y76          FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[5]/C
                         clock pessimism              0.214    14.198    
                         clock uncertainty           -0.035    14.162    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.314    13.848    io_manager_inst/counter_inst/clkn_reg[5]
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  4.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 chip_inst/lemon_vga_dma/dma_ram_reg[33][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char10/col_reg_reg[10][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.346%)  route 0.061ns (22.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.564     1.483    chip_inst/lemon_vga_dma/CLK
    SLICE_X62Y85         FDCE                                         r  chip_inst/lemon_vga_dma/dma_ram_reg[33][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  chip_inst/lemon_vga_dma/dma_ram_reg[33][5]/Q
                         net (fo=35, routed)          0.061     1.709    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char10/col_reg_reg[10][59]_0[5]
    SLICE_X63Y85         LUT4 (Prop_lut4_I1_O)        0.045     1.754 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char10/col_reg[10][9]_i_1__32/O
                         net (fo=1, routed)           0.000     1.754    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char10/col_reg[10][9]_i_1__32_n_0
    SLICE_X63Y85         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char10/col_reg_reg[10][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.834     1.999    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char10/CLK
    SLICE_X63Y85         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char10/col_reg_reg[10][9]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X63Y85         FDCE (Hold_fdce_C_D)         0.091     1.587    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char10/col_reg_reg[10][9]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 chip_inst/lemon_vga_dma/dma_ram_reg[11][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char12/col_reg_reg[30][29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.818%)  route 0.147ns (44.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.591     1.510    chip_inst/lemon_vga_dma/CLK
    SLICE_X72Y63         FDCE                                         r  chip_inst/lemon_vga_dma/dma_ram_reg[11][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y63         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  chip_inst/lemon_vga_dma/dma_ram_reg[11][5]/Q
                         net (fo=35, routed)          0.147     1.799    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char12/col_reg_reg[10][59]_0
    SLICE_X76Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char12/col_reg[30][29]_i_1__10/O
                         net (fo=1, routed)           0.000     1.844    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char12/col_reg[30][29]_i_1__10_n_0
    SLICE_X76Y63         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char12/col_reg_reg[30][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.865     2.030    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char12/CLK
    SLICE_X76Y63         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char12/col_reg_reg[30][29]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X76Y63         FDCE (Hold_fdce_C_D)         0.121     1.671    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char12/col_reg_reg[30][29]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_y_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_y_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.311%)  route 0.139ns (42.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.596     1.515    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/CLK
    SLICE_X79Y84         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_y_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y84         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_y_count_reg[0]/Q
                         net (fo=52, routed)          0.139     1.795    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/Q[0]
    SLICE_X78Y84         LUT5 (Prop_lut5_I4_O)        0.045     1.840 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_y_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.840    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/p_0_in__0[3]
    SLICE_X78Y84         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_y_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.866     2.031    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/CLK
    SLICE_X78Y84         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_y_count_reg[3]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X78Y84         FDCE (Hold_fdce_C_D)         0.120     1.648    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_y_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 chip_inst/lemon_vga_dma/dma_ram_reg[24][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char1/col_reg_reg[40][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.187ns (55.454%)  route 0.150ns (44.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.597     1.516    chip_inst/lemon_vga_dma/CLK
    SLICE_X79Y87         FDCE                                         r  chip_inst/lemon_vga_dma/dma_ram_reg[24][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  chip_inst/lemon_vga_dma/dma_ram_reg[24][7]/Q
                         net (fo=35, routed)          0.150     1.808    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char1/col_reg_reg[10][59]_0[7]
    SLICE_X78Y87         LUT4 (Prop_lut4_I3_O)        0.046     1.854 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char1/col_reg[40][9]_i_1__23/O
                         net (fo=1, routed)           0.000     1.854    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char1/col_reg[40][9]_i_1__23_n_0
    SLICE_X78Y87         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char1/col_reg_reg[40][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.868     2.033    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char1/CLK
    SLICE_X78Y87         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char1/col_reg_reg[40][9]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X78Y87         FDCE (Hold_fdce_C_D)         0.131     1.660    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char1/col_reg_reg[40][9]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 chip_inst/lemon_vga_dma/dma_ram_reg[15][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char4/col_reg_reg[10][29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.202%)  route 0.145ns (43.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.557     1.476    chip_inst/lemon_vga_dma/CLK
    SLICE_X61Y70         FDCE                                         r  chip_inst/lemon_vga_dma/dma_ram_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  chip_inst/lemon_vga_dma/dma_ram_reg[15][0]/Q
                         net (fo=64, routed)          0.145     1.762    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char4/col_reg_reg[10][59]_2
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char4/col_reg[10][29]_i_1__14/O
                         net (fo=1, routed)           0.000     1.807    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char4/col_reg[10][29]_i_1__14_n_0
    SLICE_X60Y70         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char4/col_reg_reg[10][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.826     1.991    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char4/CLK
    SLICE_X60Y70         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char4/col_reg_reg[10][29]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y70         FDCE (Hold_fdce_C_D)         0.121     1.610    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char4/col_reg_reg[10][29]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 chip_inst/lemon_vga_dma/dma_ram_reg[11][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char12/col_reg_reg[30][19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.008%)  route 0.172ns (47.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.591     1.510    chip_inst/lemon_vga_dma/CLK
    SLICE_X72Y63         FDCE                                         r  chip_inst/lemon_vga_dma/dma_ram_reg[11][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y63         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  chip_inst/lemon_vga_dma/dma_ram_reg[11][5]/Q
                         net (fo=35, routed)          0.172     1.823    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char12/col_reg_reg[10][59]_0
    SLICE_X74Y64         LUT6 (Prop_lut6_I1_O)        0.045     1.868 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char12/col_reg[30][19]_i_1__10/O
                         net (fo=1, routed)           0.000     1.868    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char12/col_reg[30][19]_i_1__10_n_0
    SLICE_X74Y64         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char12/col_reg_reg[30][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.865     2.030    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char12/CLK
    SLICE_X74Y64         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char12/col_reg_reg[30][19]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X74Y64         FDCE (Hold_fdce_C_D)         0.120     1.670    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char12/col_reg_reg[30][19]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 chip_inst/lemon_vga_dma/dma_ram_reg[10][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char11/col_reg_reg[10][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.269%)  route 0.170ns (47.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.596     1.515    chip_inst/lemon_vga_dma/CLK
    SLICE_X81Y67         FDCE                                         r  chip_inst/lemon_vga_dma/dma_ram_reg[10][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  chip_inst/lemon_vga_dma/dma_ram_reg[10][7]/Q
                         net (fo=35, routed)          0.170     1.826    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char11/col_reg_reg[10][59]_1
    SLICE_X78Y68         LUT4 (Prop_lut4_I3_O)        0.045     1.871 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char11/col_reg[10][9]_i_1__9/O
                         net (fo=1, routed)           0.000     1.871    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char11/col_reg[10][9]_i_1__9_n_0
    SLICE_X78Y68         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char11/col_reg_reg[10][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.863     2.028    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char11/CLK
    SLICE_X78Y68         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char11/col_reg_reg[10][9]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X78Y68         FDCE (Hold_fdce_C_D)         0.120     1.668    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char11/col_reg_reg[10][9]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 chip_inst/lemon_vga_dma/dma_ram_reg[24][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char1/col_reg_reg[0][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.322%)  route 0.150ns (44.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.597     1.516    chip_inst/lemon_vga_dma/CLK
    SLICE_X79Y87         FDCE                                         r  chip_inst/lemon_vga_dma/dma_ram_reg[24][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  chip_inst/lemon_vga_dma/dma_ram_reg[24][7]/Q
                         net (fo=35, routed)          0.150     1.808    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char1/col_reg_reg[10][59]_0[7]
    SLICE_X78Y87         LUT4 (Prop_lut4_I3_O)        0.045     1.853 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char1/col_reg[0][9]_i_1__23/O
                         net (fo=1, routed)           0.000     1.853    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char1/col_reg[0][9]_i_1__23_n_0
    SLICE_X78Y87         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char1/col_reg_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.868     2.033    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char1/CLK
    SLICE_X78Y87         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char1/col_reg_reg[0][9]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X78Y87         FDCE (Hold_fdce_C_D)         0.120     1.649    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char1/col_reg_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 chip_inst/lemon_vga_dma/dma_ram_reg[3][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char4/col_reg_reg[0][69]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.237%)  route 0.123ns (39.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.597     1.516    chip_inst/lemon_vga_dma/CLK
    SLICE_X82Y70         FDCE                                         r  chip_inst/lemon_vga_dma/dma_ram_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  chip_inst/lemon_vga_dma/dma_ram_reg[3][5]/Q
                         net (fo=35, routed)          0.123     1.780    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char4/col_reg_reg[10][59]_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.825 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char4/col_reg[0][69]_i_1__2/O
                         net (fo=1, routed)           0.000     1.825    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char4/col_reg[0][69]_i_1__2_n_0
    SLICE_X85Y70         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char4/col_reg_reg[0][69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.867     2.032    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char4/CLK
    SLICE_X85Y70         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char4/col_reg_reg[0][69]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X85Y70         FDCE (Hold_fdce_C_D)         0.091     1.621    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char4/col_reg_reg[0][69]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 chip_inst/lemon_vga_dma/dma_ram_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char2/col_reg_reg[30][29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.237%)  route 0.128ns (40.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.602     1.521    chip_inst/lemon_vga_dma/CLK
    SLICE_X82Y63         FDCE                                         r  chip_inst/lemon_vga_dma/dma_ram_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDCE (Prop_fdce_C_Q)         0.141     1.662 f  chip_inst/lemon_vga_dma/dma_ram_reg[1][0]/Q
                         net (fo=64, routed)          0.128     1.790    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char2/col_reg_reg[10][59]_2
    SLICE_X83Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char2/col_reg[30][29]_i_1__0/O
                         net (fo=1, routed)           0.000     1.835    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char2/col_reg[30][29]_i_1__0_n_0
    SLICE_X83Y63         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char2/col_reg_reg[30][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.873     2.038    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char2/CLK
    SLICE_X83Y63         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char2/col_reg_reg[30][29]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X83Y63         FDCE (Hold_fdce_C_D)         0.091     1.625    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row1_char2/col_reg_reg[30][29]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y91    chip_inst/clk_div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X74Y53    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char12/col_reg_reg[30][39]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X76Y55    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char12/col_reg_reg[30][49]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X73Y57    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char12/col_reg_reg[30][59]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X75Y54    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char12/col_reg_reg[30][69]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X77Y56    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char12/col_reg_reg[30][9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X74Y57    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char12/col_reg_reg[40][19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X74Y56    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char12/col_reg_reg[40][29]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X75Y53    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char12/col_reg_reg[40][39]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y66    chip_inst/lemon_vga_dma/dma_ram_reg[15][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y66    chip_inst/lemon_vga_dma/dma_ram_reg[17][6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y70    chip_inst/lemon_vga_dma/dma_ram_reg[18][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y70    chip_inst/lemon_vga_dma/dma_ram_reg[18][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y70    chip_inst/lemon_vga_dma/dma_ram_reg[18][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y70    chip_inst/lemon_vga_dma/dma_ram_reg[18][3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y70    chip_inst/lemon_vga_dma/dma_ram_reg[18][5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y70    chip_inst/lemon_vga_dma/dma_ram_reg[18][7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y78    chip_inst/lemon_vga_dma/dma_ram_reg[27][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y78    chip_inst/lemon_vga_dma/dma_ram_reg[27][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y53    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char12/col_reg_reg[30][39]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X76Y55    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char12/col_reg_reg[30][49]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X75Y54    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char12/col_reg_reg[30][69]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X75Y53    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char12/col_reg_reg[40][39]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X76Y54    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char12/col_reg_reg[40][49]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y54    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char12/col_reg_reg[40][69]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y70    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char4/col_reg_reg[10][29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y70    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char4/col_reg_reg[30][29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y70    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char4/col_reg_reg[30][59]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char4/col_reg_reg[40][29]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char7/col_reg_reg[40][39]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 0.438ns (8.235%)  route 4.881ns (91.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 13.905 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.353     9.555    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char7/col_reg_reg[40][9]_0
    SLICE_X59Y75         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char7/col_reg_reg[40][39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.127    13.905    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char7/CLK
    SLICE_X59Y75         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char7/col_reg_reg[40][39]/C
                         clock pessimism              0.159    14.064    
                         clock uncertainty           -0.035    14.029    
    SLICE_X59Y75         FDCE (Recov_fdce_C_CLR)     -0.293    13.736    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char7/col_reg_reg[40][39]
  -------------------------------------------------------------------
                         required time                         13.736    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[0][19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 0.438ns (8.224%)  route 4.888ns (91.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns = ( 13.914 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.360     9.561    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[40][9]_0
    SLICE_X57Y64         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[0][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.136    13.914    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/CLK
    SLICE_X57Y64         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[0][19]/C
                         clock pessimism              0.159    14.073    
                         clock uncertainty           -0.035    14.038    
    SLICE_X57Y64         FDCE (Recov_fdce_C_CLR)     -0.293    13.745    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[0][19]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[40][19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 0.438ns (8.224%)  route 4.888ns (91.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns = ( 13.914 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.360     9.561    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[40][9]_0
    SLICE_X57Y64         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[40][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.136    13.914    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/CLK
    SLICE_X57Y64         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[40][19]/C
                         clock pessimism              0.159    14.073    
                         clock uncertainty           -0.035    14.038    
    SLICE_X57Y64         FDCE (Recov_fdce_C_CLR)     -0.293    13.745    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[40][19]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char6/col_reg_reg[40][29]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.438ns (8.239%)  route 4.878ns (91.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.351     9.552    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char6/col_reg_reg[40][9]_0
    SLICE_X61Y97         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char6/col_reg_reg[40][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.142    13.920    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char6/CLK
    SLICE_X61Y97         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char6/col_reg_reg[40][29]/C
                         clock pessimism              0.159    14.079    
                         clock uncertainty           -0.035    14.044    
    SLICE_X61Y97         FDCE (Recov_fdce_C_CLR)     -0.293    13.751    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char6/col_reg_reg[40][29]
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[40][59]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 0.438ns (8.268%)  route 4.859ns (91.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.331     9.533    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[40][9]_0
    SLICE_X52Y56         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[40][59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.138    13.916    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/CLK
    SLICE_X52Y56         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[40][59]/C
                         clock pessimism              0.159    14.075    
                         clock uncertainty           -0.035    14.040    
    SLICE_X52Y56         FDCE (Recov_fdce_C_CLR)     -0.293    13.747    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[40][59]
  -------------------------------------------------------------------
                         required time                         13.747    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[0][59]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.438ns (8.275%)  route 4.855ns (91.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.328     9.529    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[40][9]_0
    SLICE_X52Y62         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[0][59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.135    13.913    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/CLK
    SLICE_X52Y62         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[0][59]/C
                         clock pessimism              0.159    14.072    
                         clock uncertainty           -0.035    14.037    
    SLICE_X52Y62         FDCE (Recov_fdce_C_CLR)     -0.293    13.744    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[0][59]
  -------------------------------------------------------------------
                         required time                         13.744    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[10][39]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 0.438ns (8.273%)  route 4.856ns (91.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.328     9.530    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[40][9]_0
    SLICE_X53Y56         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[10][39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.138    13.916    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/CLK
    SLICE_X53Y56         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[10][39]/C
                         clock pessimism              0.159    14.075    
                         clock uncertainty           -0.035    14.040    
    SLICE_X53Y56         FDCE (Recov_fdce_C_CLR)     -0.293    13.747    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[10][39]
  -------------------------------------------------------------------
                         required time                         13.747    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[30][39]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 0.438ns (8.280%)  route 4.852ns (91.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.324     9.526    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[40][9]_0
    SLICE_X53Y62         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[30][39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.135    13.913    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/CLK
    SLICE_X53Y62         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[30][39]/C
                         clock pessimism              0.159    14.072    
                         clock uncertainty           -0.035    14.037    
    SLICE_X53Y62         FDCE (Recov_fdce_C_CLR)     -0.293    13.744    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char6/col_reg_reg[30][39]
  -------------------------------------------------------------------
                         required time                         13.744    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[10][39]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.438ns (8.193%)  route 4.908ns (91.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.380     9.582    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[40][9]_0
    SLICE_X56Y62         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[10][39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.138    13.916    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/CLK
    SLICE_X56Y62         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[10][39]/C
                         clock pessimism              0.159    14.075    
                         clock uncertainty           -0.035    14.040    
    SLICE_X56Y62         FDCE (Recov_fdce_C_CLR)     -0.227    13.813    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[10][39]
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[20][39]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 0.438ns (8.201%)  route 4.903ns (91.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 13.911 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.304     4.236    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.341     4.577 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          2.528     7.104    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.097     7.201 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        2.375     9.577    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[40][9]_0
    SLICE_X54Y64         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[20][39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.133    13.911    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/CLK
    SLICE_X54Y64         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[20][39]/C
                         clock pessimism              0.159    14.070    
                         clock uncertainty           -0.035    14.035    
    SLICE_X54Y64         FDCE (Recov_fdce_C_CLR)     -0.227    13.808    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row2_char5/col_reg_reg[20][39]
  -------------------------------------------------------------------
                         required time                         13.808    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  4.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.847ns  (arrival time - required time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_x_count_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.186ns (9.030%)  route 1.874ns (90.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.592     1.511    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          1.620     3.272    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.045     3.317 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        0.254     3.571    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn_reg
    SLICE_X84Y91         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_x_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.877     2.042    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/CLK
    SLICE_X84Y91         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_x_count_reg[0]/C
                         clock pessimism             -0.250     1.791    
    SLICE_X84Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.724    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_x_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.853ns  (arrival time - required time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[30][39]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.186ns (9.008%)  route 1.879ns (90.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.592     1.511    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          1.620     3.272    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.045     3.317 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        0.259     3.576    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[40][9]_1
    SLICE_X84Y89         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[30][39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.876     2.041    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/CLK
    SLICE_X84Y89         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[30][39]/C
                         clock pessimism             -0.250     1.790    
    SLICE_X84Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.723    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[30][39]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_x_count_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.186ns (8.980%)  route 1.885ns (91.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.592     1.511    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          1.620     3.272    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.045     3.317 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        0.265     3.583    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn_reg
    SLICE_X88Y90         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_x_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.878     2.043    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/CLK
    SLICE_X88Y90         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_x_count_reg[4]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X88Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.725    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_x_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           3.583    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.878ns  (arrival time - required time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[40][39]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.186ns (9.008%)  route 1.879ns (90.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.592     1.511    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          1.620     3.272    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.045     3.317 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        0.259     3.576    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[40][9]_1
    SLICE_X85Y89         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[40][39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.876     2.041    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/CLK
    SLICE_X85Y89         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[40][39]/C
                         clock pessimism             -0.250     1.790    
    SLICE_X85Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.698    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[40][39]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.882ns  (arrival time - required time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_x_count_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.186ns (8.980%)  route 1.885ns (91.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.592     1.511    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          1.620     3.272    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.045     3.317 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        0.265     3.583    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn_reg
    SLICE_X89Y90         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_x_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.878     2.043    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/CLK
    SLICE_X89Y90         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_x_count_reg[9]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X89Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.700    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/pixel_x_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           3.583    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.919ns  (arrival time - required time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/dma_ram_reg[24][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.186ns (8.832%)  route 1.920ns (91.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.592     1.511    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          1.620     3.272    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.045     3.317 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        0.300     3.617    chip_inst/lemon_vga_dma/AR[0]
    SLICE_X83Y89         FDCE                                         f  chip_inst/lemon_vga_dma/dma_ram_reg[24][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.876     2.041    chip_inst/lemon_vga_dma/CLK
    SLICE_X83Y89         FDCE                                         r  chip_inst/lemon_vga_dma/dma_ram_reg[24][2]/C
                         clock pessimism             -0.250     1.790    
    SLICE_X83Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.698    chip_inst/lemon_vga_dma/dma_ram_reg[24][2]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (arrival time - required time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/dma_ram_reg[24][6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.186ns (8.832%)  route 1.920ns (91.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.592     1.511    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          1.620     3.272    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.045     3.317 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        0.300     3.617    chip_inst/lemon_vga_dma/AR[0]
    SLICE_X83Y89         FDCE                                         f  chip_inst/lemon_vga_dma/dma_ram_reg[24][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.876     2.041    chip_inst/lemon_vga_dma/CLK
    SLICE_X83Y89         FDCE                                         r  chip_inst/lemon_vga_dma/dma_ram_reg[24][6]/C
                         clock pessimism             -0.250     1.790    
    SLICE_X83Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.698    chip_inst/lemon_vga_dma/dma_ram_reg[24][6]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.919ns  (arrival time - required time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[10][29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.186ns (8.827%)  route 1.921ns (91.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.592     1.511    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          1.620     3.272    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.045     3.317 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        0.301     3.618    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[40][9]_1
    SLICE_X87Y89         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[10][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.877     2.042    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/CLK
    SLICE_X87Y89         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[10][29]/C
                         clock pessimism             -0.250     1.791    
    SLICE_X87Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[10][29]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.922ns  (arrival time - required time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[0][49]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.186ns (8.819%)  route 1.923ns (91.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.592     1.511    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          1.620     3.272    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.045     3.317 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        0.303     3.620    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[40][9]_1
    SLICE_X82Y89         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[0][49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.876     2.041    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/CLK
    SLICE_X82Y89         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[0][49]/C
                         clock pessimism             -0.250     1.790    
    SLICE_X82Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.698    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[0][49]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           3.620    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.922ns  (arrival time - required time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[40][49]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.186ns (8.814%)  route 1.924ns (91.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.592     1.511    io_manager_inst/CLK
    SLICE_X0Y73          FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  io_manager_inst/aresetn_reg/Q
                         net (fo=11, routed)          1.620     3.272    chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/aresetn
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.045     3.317 f  chip_inst/lemon_vga_dma/lemon_vga_top/u_vga_sync/i_/O
                         net (fo=5295, routed)        0.305     3.622    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[40][9]_1
    SLICE_X86Y89         FDCE                                         f  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[40][49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.877     2.042    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/CLK
    SLICE_X86Y89         FDCE                                         r  chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[40][49]/C
                         clock pessimism             -0.250     1.791    
    SLICE_X86Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    chip_inst/lemon_vga_dma/lemon_vga_top/u_rgb_out/col_row3_char12/col_reg_reg[40][49]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           3.622    
  -------------------------------------------------------------------
                         slack                                  1.922    





