\hypertarget{group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e}{}\doxysection{Peripheral RNG clock source selection}
\label{group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e}\index{Peripheral RNG clock source selection@{Peripheral RNG clock source selection}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e_gac70000dea429cd40b0303d0ee880bdec}{LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+HSI48}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e_gaf710716936f5198993f89396e0c471f6}{LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+PLL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1af2495dfbb2dda93bc3b8f8a88ea1a}{RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+1}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e_gac70000dea429cd40b0303d0ee880bdec}\label{group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e_gac70000dea429cd40b0303d0ee880bdec}} 
\index{Peripheral RNG clock source selection@{Peripheral RNG clock source selection}!LL\_RCC\_RNG\_CLKSOURCE\_HSI48@{LL\_RCC\_RNG\_CLKSOURCE\_HSI48}}
\index{LL\_RCC\_RNG\_CLKSOURCE\_HSI48@{LL\_RCC\_RNG\_CLKSOURCE\_HSI48}!Peripheral RNG clock source selection@{Peripheral RNG clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_RNG\_CLKSOURCE\_HSI48}{LL\_RCC\_RNG\_CLKSOURCE\_HSI48}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+HSI48~0x00000000U}

HSI48 clock used as RNG clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e_gaf710716936f5198993f89396e0c471f6}\label{group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e_gaf710716936f5198993f89396e0c471f6}} 
\index{Peripheral RNG clock source selection@{Peripheral RNG clock source selection}!LL\_RCC\_RNG\_CLKSOURCE\_PLL@{LL\_RCC\_RNG\_CLKSOURCE\_PLL}}
\index{LL\_RCC\_RNG\_CLKSOURCE\_PLL@{LL\_RCC\_RNG\_CLKSOURCE\_PLL}!Peripheral RNG clock source selection@{Peripheral RNG clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_RNG\_CLKSOURCE\_PLL}{LL\_RCC\_RNG\_CLKSOURCE\_PLL}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+PLL~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1af2495dfbb2dda93bc3b8f8a88ea1a}{RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+1}}}

PLL clock used as RNG clock source 