Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9e7da1e8b72b4cdf8ce813f1d7ef3592 --incr --debug typical --relax --mt 2 -L work -L xil_defaultlib -L secureip --snapshot Mux_behav xil_defaultlib.Mux -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.baselogic
Compiling architecture doand of entity work.GenAnd [\GenAnd(size=3)\]
Compiling architecture sel of entity xil_defaultlib.mux
Built simulation snapshot Mux_behav
