/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [17:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [17:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_45z;
  wire [3:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_62z;
  wire [3:0] celloutsig_0_63z;
  wire [3:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  reg [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [24:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~(celloutsig_0_5z[2] & celloutsig_0_4z[1]);
  assign celloutsig_0_20z = ~(1'h1 & celloutsig_0_9z);
  assign celloutsig_0_26z = ~(celloutsig_0_23z & celloutsig_0_11z[2]);
  assign celloutsig_1_10z = !(celloutsig_1_8z ? celloutsig_1_1z[2] : celloutsig_1_0z);
  assign celloutsig_1_11z = !(celloutsig_1_1z[1] ? celloutsig_1_2z : celloutsig_1_4z[4]);
  assign celloutsig_0_17z = !(celloutsig_0_14z ? celloutsig_0_1z : celloutsig_0_2z);
  assign celloutsig_0_27z = !(1'h1 ? celloutsig_0_1z : celloutsig_0_25z);
  assign celloutsig_0_30z = !(celloutsig_0_9z ? celloutsig_0_8z[5] : celloutsig_0_11z[0]);
  assign celloutsig_1_13z = ~(celloutsig_1_12z[7] | celloutsig_1_9z[5]);
  assign celloutsig_1_0z = ~in_data[119];
  assign celloutsig_1_2z = celloutsig_1_0z | in_data[122];
  assign celloutsig_1_3z = celloutsig_1_1z[1] | celloutsig_1_0z;
  assign celloutsig_0_5z = { celloutsig_0_3z[14], celloutsig_0_0z, celloutsig_0_1z } + { in_data[16], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_62z = celloutsig_0_45z[2:0] / { 1'h1, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_6z[7:3], celloutsig_1_5z } / { 1'h1, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_13z[17:11], 3'h7, celloutsig_0_6z } / { 1'h1, celloutsig_0_13z[14:3], celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[86:83] == in_data[83:80];
  assign celloutsig_0_2z = ! { in_data[87:85], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_15z = celloutsig_1_9z[13:6] < { celloutsig_1_9z[19:16], celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_1_19z = celloutsig_1_7z < { celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_10z };
  assign celloutsig_0_19z = { celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_12z } < celloutsig_0_13z[17:9];
  assign celloutsig_0_31z = { celloutsig_0_6z[2:0], celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_30z } < { celloutsig_0_13z[6:1], celloutsig_0_18z };
  assign celloutsig_0_8z = { celloutsig_0_3z[10:3], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, celloutsig_0_3z[13:3], celloutsig_0_2z, celloutsig_0_4z[3:1], in_data[0] };
  assign celloutsig_1_14z = celloutsig_1_4z[6:3] * celloutsig_1_9z[23:20];
  assign celloutsig_0_13z = { in_data[91:90], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, 3'h7, celloutsig_0_2z } * { celloutsig_0_8z[6:0], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[15:11] !== in_data[65:61];
  assign celloutsig_0_12z = { celloutsig_0_3z[12:1], celloutsig_0_7z } !== { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_25z = { celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_23z } !== celloutsig_0_15z[7:4];
  assign celloutsig_0_4z = ~ { in_data[70:68], celloutsig_0_2z };
  assign celloutsig_1_5z = | { in_data[165:164], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_8z = ~^ celloutsig_1_6z[11:1];
  assign celloutsig_0_14z = ~^ celloutsig_0_13z[10:7];
  assign celloutsig_0_16z = ~^ celloutsig_0_4z;
  assign celloutsig_0_18z = ~^ celloutsig_0_8z[15:6];
  assign celloutsig_0_23z = ~^ celloutsig_0_8z[13:1];
  assign celloutsig_1_16z = ^ { celloutsig_1_14z[3:1], celloutsig_1_13z };
  assign celloutsig_0_7z = in_data[63:60] >> in_data[90:87];
  assign celloutsig_0_22z = { in_data[49], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_16z } >> { celloutsig_0_3z[9:7], celloutsig_0_19z };
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_1z } << celloutsig_1_9z[13:5];
  assign celloutsig_0_63z = celloutsig_0_22z >> celloutsig_0_7z;
  assign celloutsig_0_3z = { in_data[54:38], celloutsig_0_1z } >> { in_data[88:78], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[159:157] <<< { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_3z[10:7] ~^ in_data[95:92];
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } ~^ { in_data[158:144], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = in_data[167:155] ~^ { in_data[144:137], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_45z = { celloutsig_0_8z[11:7], celloutsig_0_1z, celloutsig_0_31z } ^ { celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_20z };
  assign celloutsig_1_9z = { celloutsig_1_4z[19:9], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z } ^ { celloutsig_1_7z[3:0], celloutsig_1_4z, celloutsig_1_8z };
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 9'h000;
    else if (clkin_data[64]) celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_14z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_11z = 3'h0;
    else if (clkin_data[32]) celloutsig_0_11z = celloutsig_0_6z[3:1];
  assign { out_data[136:128], out_data[96], out_data[34:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
