Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed May 17 16:21:22 2023
| Host         : zybzzz running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file at7_control_sets_placed.rpt
| Design       : at7
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              48 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------+----------------------------------+------------------+----------------+
|         Clock Signal        |  Enable Signal  |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------+----------------------------------+------------------+----------------+
|  u1_clk_wiz_0/inst/clk_out2 | uut_counter/sel | uut_counter/display_num_reg[0]_0 |                4 |             16 |
|  u1_clk_wiz_0/inst/clk_out2 |                 | uut_counter/display_num_reg[0]_0 |               12 |             48 |
+-----------------------------+-----------------+----------------------------------+------------------+----------------+


