AArch64 LB+dmb.sypp+addrpt-lrstt
Variant=memtag
{
    0:X1=x:green; 0:X3=y;
    1:X1=x:red; 1:X3=y;
}
P0           | P1                 ;
 LDR W0,[X1] |  LDR W2,[X3]       ;
 DMB SY      |  EOR W4,W2,W2      ;
 MOV W2,#1   |  ADD X5,X1,W4,SXTW ;
 STR W2,[X3] |  STG X1,[X5]       ;
             |  MOV W0,#1         ;
             |  STR W0,[X1]       ;
exists (0:X0=1 /\ 1:X2=1 /\ ~fault(P1))
