V3 19
FL "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/chia_10ENA.vhd" 2018/09/24.13:46:28 P.20131013
FL "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/DICH_1_HANG_HIENTHI.vhd" 2018/11/28.10:54:10 P.20131013
FL "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/LCD_GAN_DULIEU_HENTHI.vhd" 2018/11/28.10:59:45 P.20131013
FL "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/LCD_KHOITAO_HIENTHI.vhd" 2018/11/21.07:46:03 P.20131013
FL "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/chia_10ENA.vhd" 2018/09/24.13:46:28 P.20131013
EN work/chia_10ENA 1543378924 \
      FL "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/chia_10ENA.vhd" \
      PB ieee/std_logic_1164 1381692176
AR work/chia_10ENA/Behavioral 1543378925 \
      FL "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/chia_10ENA.vhd" \
      EN work/chia_10ENA 1543378924
FL "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/DICH_1_HANG_HIENTHI.vhd" 2018/11/28.10:54:10 P.20131013
EN work/DICH_1_HANG_HIENTHI 1543378930 \
      FL "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/DICH_1_HANG_HIENTHI.vhd" \
      PB ieee/std_logic_1164 1381692176
AR work/DICH_1_HANG_HIENTHI/Behavioral 1543378931 \
      FL "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/DICH_1_HANG_HIENTHI.vhd" \
      EN work/DICH_1_HANG_HIENTHI 1543378930 CP work/CHIA_10ENA \
      CP work/LCD_GAN_DULIEU_HIENTHI CP work/LCD_KHOITAO_HIENTHI
FL "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/LCD_GAN_DULIEU_HENTHI.vhd" 2018/11/28.11:22:00 P.20131013
EN work/LCD_GAN_DULIEU_HIENTHI 1543378926 \
      FL "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/LCD_GAN_DULIEU_HENTHI.vhd" \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/LCD_GAN_DULIEU_HIENTHI/Behavioral 1543378927 \
      FL "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/LCD_GAN_DULIEU_HENTHI.vhd" \
      EN work/LCD_GAN_DULIEU_HIENTHI 1543378926
FL "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/LCD_KHOITAO_HIENTHI.vhd" 2018/11/21.07:46:03 P.20131013
EN work/LCD_KHOITAO_HIENTHI 1543378928 \
      FL "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/LCD_KHOITAO_HIENTHI.vhd" \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB ieee/std_logic_arith 1381692177
AR work/LCD_KHOITAO_HIENTHI/Behavioral 1543378929 \
      FL "D:/THUC TAP VHDL XILINX/BAI_MR2_DICH_1_HANG_HIENTHI_CHU/LCD_KHOITAO_HIENTHI.vhd" \
      EN work/LCD_KHOITAO_HIENTHI 1543378928
