# combinational_logic
Design and verification 2:1 Mux, Half  Adder and Full Adder using gate primitives.
