============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Fri Nov 10 16:06:11 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : undeclared symbol 'S_current_id_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(167)
HDL-1007 : undeclared symbol 'S_current_id_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(168)
HDL-1007 : undeclared symbol 'S_id_pi_vd', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(172)
HDL-1007 : undeclared symbol 'S_current_id_fg', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(178)
HDL-1007 : undeclared symbol 'S_id_ff_vd', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(181)
HDL-1007 : undeclared symbol 'S_current_iq_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(196)
HDL-1007 : undeclared symbol 'S_current_iq_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(197)
HDL-1007 : undeclared symbol 'S_iq_pi_vd', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(201)
HDL-1007 : undeclared symbol 'S_current_iq_fg', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(207)
HDL-1007 : undeclared symbol 'S_iq_ff_vd', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(210)
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
HDL-1007 : analyze verilog file ../../feed_forward_controller.v
RUN-1001 : Project manager successfully analyzed 19 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.030599s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (28.8%)

RUN-1004 : used memory is 214 MB, reserved memory is 188 MB, peak memory is 217 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1055 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 4890 instances
RUN-0007 : 1799 luts, 2341 seqs, 446 mslices, 249 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6109 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4518 nets have 2 pins
RUN-1001 : 1232 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 81 nets have [11 - 20] pins
RUN-1001 : 103 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     99      
RUN-1001 :   No   |  No   |  Yes  |     567     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |    1572     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  51   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 59
PHY-3001 : Initial placement ...
PHY-3001 : design contains 4888 instances, 1799 luts, 2341 seqs, 695 slices, 108 macros(695 instances: 446 mslices 249 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1815 pins
PHY-0007 : Cell area utilization is 54%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 807109
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 54%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 525674, overlap = 65.8125
PHY-3002 : Step(2): len = 483649, overlap = 84.4062
PHY-3002 : Step(3): len = 328948, overlap = 99.625
PHY-3002 : Step(4): len = 293837, overlap = 128.438
PHY-3002 : Step(5): len = 269210, overlap = 128.625
PHY-3002 : Step(6): len = 232030, overlap = 139.344
PHY-3002 : Step(7): len = 215685, overlap = 139.281
PHY-3002 : Step(8): len = 193962, overlap = 148.094
PHY-3002 : Step(9): len = 186173, overlap = 161.094
PHY-3002 : Step(10): len = 175485, overlap = 172.219
PHY-3002 : Step(11): len = 160375, overlap = 184.062
PHY-3002 : Step(12): len = 146043, overlap = 202.688
PHY-3002 : Step(13): len = 138336, overlap = 214.281
PHY-3002 : Step(14): len = 130596, overlap = 225.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.25917e-06
PHY-3002 : Step(15): len = 129566, overlap = 221.531
PHY-3002 : Step(16): len = 131982, overlap = 216.875
PHY-3002 : Step(17): len = 135822, overlap = 212.438
PHY-3002 : Step(18): len = 138372, overlap = 186.969
PHY-3002 : Step(19): len = 135139, overlap = 178.125
PHY-3002 : Step(20): len = 134678, overlap = 177.531
PHY-3002 : Step(21): len = 129577, overlap = 176.812
PHY-3002 : Step(22): len = 129869, overlap = 173.969
PHY-3002 : Step(23): len = 130119, overlap = 161.156
PHY-3002 : Step(24): len = 127912, overlap = 151.5
PHY-3002 : Step(25): len = 124826, overlap = 148.656
PHY-3002 : Step(26): len = 124075, overlap = 145.719
PHY-3002 : Step(27): len = 124055, overlap = 146.875
PHY-3002 : Step(28): len = 124364, overlap = 147.25
PHY-3002 : Step(29): len = 122543, overlap = 146.781
PHY-3002 : Step(30): len = 119999, overlap = 142.469
PHY-3002 : Step(31): len = 119488, overlap = 133.094
PHY-3002 : Step(32): len = 117323, overlap = 119.406
PHY-3002 : Step(33): len = 117172, overlap = 117.656
PHY-3002 : Step(34): len = 116561, overlap = 117.719
PHY-3002 : Step(35): len = 114970, overlap = 115.688
PHY-3002 : Step(36): len = 113532, overlap = 113.812
PHY-3002 : Step(37): len = 113469, overlap = 120.469
PHY-3002 : Step(38): len = 112468, overlap = 116.219
PHY-3002 : Step(39): len = 112457, overlap = 114.5
PHY-3002 : Step(40): len = 111305, overlap = 114.875
PHY-3002 : Step(41): len = 111051, overlap = 115.25
PHY-3002 : Step(42): len = 110887, overlap = 115.719
PHY-3002 : Step(43): len = 110061, overlap = 118.531
PHY-3002 : Step(44): len = 109875, overlap = 115.906
PHY-3002 : Step(45): len = 107924, overlap = 122.406
PHY-3002 : Step(46): len = 107442, overlap = 122.875
PHY-3002 : Step(47): len = 106372, overlap = 127.25
PHY-3002 : Step(48): len = 106092, overlap = 123.094
PHY-3002 : Step(49): len = 106184, overlap = 125.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.85183e-05
PHY-3002 : Step(50): len = 106939, overlap = 124.969
PHY-3002 : Step(51): len = 107252, overlap = 125.312
PHY-3002 : Step(52): len = 108586, overlap = 119.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.99627e-05
PHY-3002 : Step(53): len = 110226, overlap = 121.406
PHY-3002 : Step(54): len = 110309, overlap = 121.062
PHY-3002 : Step(55): len = 110163, overlap = 120.781
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019454s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6109.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 156440, over cnt = 779(7%), over = 4352, worst = 49
PHY-1001 : End global iterations;  0.378943s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (28.9%)

PHY-1001 : Congestion index: top1 = 105.07, top5 = 80.37, top10 = 68.00, top15 = 60.45.
PHY-3001 : End congestion estimation;  0.470626s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (36.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.56163e-06
PHY-3002 : Step(56): len = 124593, overlap = 165.219
PHY-3002 : Step(57): len = 124132, overlap = 160.938
PHY-3002 : Step(58): len = 117262, overlap = 161.031
PHY-3002 : Step(59): len = 115712, overlap = 165.875
PHY-3002 : Step(60): len = 111724, overlap = 193.594
PHY-3002 : Step(61): len = 107168, overlap = 219
PHY-3002 : Step(62): len = 103575, overlap = 226.75
PHY-3002 : Step(63): len = 99146.9, overlap = 235.062
PHY-3002 : Step(64): len = 97753.6, overlap = 237.375
PHY-3002 : Step(65): len = 97247.5, overlap = 237.562
PHY-3002 : Step(66): len = 96914.1, overlap = 243.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.12326e-06
PHY-3002 : Step(67): len = 96658.6, overlap = 239.562
PHY-3002 : Step(68): len = 97459.2, overlap = 237.719
PHY-3002 : Step(69): len = 98526, overlap = 232.656
PHY-3002 : Step(70): len = 99301, overlap = 232.25
PHY-3002 : Step(71): len = 100450, overlap = 231.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.24653e-06
PHY-3002 : Step(72): len = 100612, overlap = 229
PHY-3002 : Step(73): len = 102646, overlap = 216.219
PHY-3002 : Step(74): len = 107236, overlap = 157.062
PHY-3002 : Step(75): len = 108302, overlap = 157.438
PHY-3002 : Step(76): len = 107424, overlap = 153.25
PHY-3002 : Step(77): len = 107574, overlap = 148.156
PHY-3002 : Step(78): len = 107651, overlap = 139.406
PHY-3002 : Step(79): len = 107319, overlap = 124.438
PHY-3002 : Step(80): len = 108388, overlap = 114.375
PHY-3002 : Step(81): len = 109188, overlap = 113.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.24931e-05
PHY-3002 : Step(82): len = 108288, overlap = 113.062
PHY-3002 : Step(83): len = 108594, overlap = 119.656
PHY-3002 : Step(84): len = 110757, overlap = 121.375
PHY-3002 : Step(85): len = 110757, overlap = 121.375
PHY-3002 : Step(86): len = 109820, overlap = 118.812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.09031e-05
PHY-3002 : Step(87): len = 117203, overlap = 94.0938
PHY-3002 : Step(88): len = 121685, overlap = 80.375
PHY-3002 : Step(89): len = 121964, overlap = 91.2812
PHY-3002 : Step(90): len = 122055, overlap = 94.7188
PHY-3002 : Step(91): len = 120627, overlap = 96.1562
PHY-3002 : Step(92): len = 120698, overlap = 100.062
PHY-3002 : Step(93): len = 120427, overlap = 99.3438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.18062e-05
PHY-3002 : Step(94): len = 121951, overlap = 96.5625
PHY-3002 : Step(95): len = 123106, overlap = 94.1875
PHY-3002 : Step(96): len = 125467, overlap = 76.125
PHY-3002 : Step(97): len = 125467, overlap = 76.125
PHY-3002 : Step(98): len = 123373, overlap = 79.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.60175e-05
PHY-3002 : Step(99): len = 129931, overlap = 56.1875
PHY-3002 : Step(100): len = 134783, overlap = 48
PHY-3002 : Step(101): len = 136468, overlap = 33.0625
PHY-3002 : Step(102): len = 135659, overlap = 34.4688
PHY-3002 : Step(103): len = 133018, overlap = 35.1875
PHY-3002 : Step(104): len = 132302, overlap = 32.0312
PHY-3002 : Step(105): len = 130849, overlap = 32.1875
PHY-3002 : Step(106): len = 130725, overlap = 32.1562
PHY-3002 : Step(107): len = 131007, overlap = 27.2188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000141799
PHY-3002 : Step(108): len = 133708, overlap = 25.75
PHY-3002 : Step(109): len = 135775, overlap = 24.3438
PHY-3002 : Step(110): len = 136016, overlap = 20.9688
PHY-3002 : Step(111): len = 136104, overlap = 20.9375
PHY-3002 : Step(112): len = 136651, overlap = 26.1875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000283597
PHY-3002 : Step(113): len = 139492, overlap = 26.6562
PHY-3002 : Step(114): len = 141908, overlap = 25.1875
PHY-3002 : Step(115): len = 145772, overlap = 23.9375
PHY-3002 : Step(116): len = 147615, overlap = 24.7812
PHY-3002 : Step(117): len = 147337, overlap = 22.1562
PHY-3002 : Step(118): len = 146176, overlap = 22
PHY-3002 : Step(119): len = 145539, overlap = 21.5312
PHY-3002 : Step(120): len = 144618, overlap = 21.9375
PHY-3002 : Step(121): len = 143995, overlap = 23.0312
PHY-3002 : Step(122): len = 143103, overlap = 20.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000567194
PHY-3002 : Step(123): len = 144132, overlap = 21.9375
PHY-3002 : Step(124): len = 146637, overlap = 20.75
PHY-3002 : Step(125): len = 148090, overlap = 14.5
PHY-3002 : Step(126): len = 147726, overlap = 15
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00110855
PHY-3002 : Step(127): len = 148662, overlap = 14.2812
PHY-3002 : Step(128): len = 150929, overlap = 11.4688
PHY-3002 : Step(129): len = 154176, overlap = 11.875
PHY-3002 : Step(130): len = 154900, overlap = 12.3125
PHY-3002 : Step(131): len = 154702, overlap = 11.625
PHY-3002 : Step(132): len = 154287, overlap = 12.125
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11/6109.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 180056, over cnt = 866(7%), over = 3977, worst = 36
PHY-1001 : End global iterations;  0.414340s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (30.2%)

PHY-1001 : Congestion index: top1 = 76.11, top5 = 59.50, top10 = 52.59, top15 = 48.27.
PHY-3001 : End congestion estimation;  0.493068s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (31.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.841e-05
PHY-3002 : Step(133): len = 151051, overlap = 148.719
PHY-3002 : Step(134): len = 147007, overlap = 135.219
PHY-3002 : Step(135): len = 144819, overlap = 138.656
PHY-3002 : Step(136): len = 142537, overlap = 149.094
PHY-3002 : Step(137): len = 139412, overlap = 143.469
PHY-3002 : Step(138): len = 139209, overlap = 146.656
PHY-3002 : Step(139): len = 135198, overlap = 148.562
PHY-3002 : Step(140): len = 132603, overlap = 150.125
PHY-3002 : Step(141): len = 131419, overlap = 142.562
PHY-3002 : Step(142): len = 130077, overlap = 145.312
PHY-3002 : Step(143): len = 129011, overlap = 150.688
PHY-3002 : Step(144): len = 126884, overlap = 162.594
PHY-3002 : Step(145): len = 124724, overlap = 162.25
PHY-3002 : Step(146): len = 123724, overlap = 165.938
PHY-3002 : Step(147): len = 123543, overlap = 160.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00013682
PHY-3002 : Step(148): len = 125047, overlap = 151.625
PHY-3002 : Step(149): len = 126718, overlap = 143.688
PHY-3002 : Step(150): len = 127876, overlap = 132.5
PHY-3002 : Step(151): len = 128308, overlap = 126.156
PHY-3002 : Step(152): len = 127843, overlap = 130.344
PHY-3002 : Step(153): len = 127719, overlap = 138.531
PHY-3002 : Step(154): len = 127478, overlap = 133.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00027364
PHY-3002 : Step(155): len = 128873, overlap = 125.781
PHY-3002 : Step(156): len = 130069, overlap = 123.875
PHY-3002 : Step(157): len = 131644, overlap = 126.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00044275
PHY-3002 : Step(158): len = 131666, overlap = 120.125
PHY-3002 : Step(159): len = 132428, overlap = 119.562
PHY-3002 : Step(160): len = 135398, overlap = 116.094
PHY-3002 : Step(161): len = 137971, overlap = 114.625
PHY-3002 : Step(162): len = 138780, overlap = 112.875
PHY-3002 : Step(163): len = 139167, overlap = 111.438
PHY-3002 : Step(164): len = 139473, overlap = 107.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000778481
PHY-3002 : Step(165): len = 139933, overlap = 112
PHY-3002 : Step(166): len = 140529, overlap = 109.531
PHY-3002 : Step(167): len = 141291, overlap = 109.344
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00125958
PHY-3002 : Step(168): len = 141567, overlap = 109.031
PHY-3002 : Step(169): len = 142347, overlap = 107.375
PHY-3002 : Step(170): len = 143164, overlap = 109.75
PHY-3002 : Step(171): len = 144337, overlap = 107.469
PHY-3002 : Step(172): len = 145818, overlap = 98.3438
PHY-3002 : Step(173): len = 146325, overlap = 94.0625
PHY-3002 : Step(174): len = 146970, overlap = 97.0938
PHY-3002 : Step(175): len = 147451, overlap = 98.5312
PHY-3002 : Step(176): len = 147564, overlap = 98.5
PHY-3002 : Step(177): len = 147926, overlap = 98.6562
PHY-3002 : Step(178): len = 148089, overlap = 99.8125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 99.81 peak overflow 2.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 156/6109.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 182328, over cnt = 953(8%), over = 3431, worst = 21
PHY-1001 : End global iterations;  0.417511s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (44.9%)

PHY-1001 : Congestion index: top1 = 74.72, top5 = 58.41, top10 = 50.84, top15 = 46.59.
PHY-1001 : End incremental global routing;  0.487058s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (41.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24886, tnet num: 6107, tinst num: 4888, tnode num: 33537, tedge num: 43247.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.540218s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (26.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.141588s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (34.2%)

OPT-1001 : Current memory(MB): used = 302, reserve = 278, peak = 302.
OPT-1001 : End physical optimization;  1.190335s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (36.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1799 LUT to BLE ...
SYN-4008 : Packed 1799 LUT and 590 SEQ to BLE.
SYN-4003 : Packing 1751 remaining SEQ's ...
SYN-4005 : Packed 1165 SEQ with LUT/SLICE
SYN-4006 : 184 single LUT's are left
SYN-4006 : 586 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2385/3205 primitive instances ...
PHY-3001 : End packing;  0.303948s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (56.5%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2144 instances
RUN-1001 : 1045 mslices, 1044 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 5582 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3949 nets have 2 pins
RUN-1001 : 1265 nets have [3 - 5] pins
RUN-1001 : 178 nets have [6 - 10] pins
RUN-1001 : 79 nets have [11 - 20] pins
RUN-1001 : 97 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 2142 instances, 2089 slices, 108 macros(695 instances: 446 mslices 249 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1100 pins
PHY-3001 : Cell area utilization is 77%
PHY-3001 : After packing: Len = 152014, Over = 168.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 77%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2686/5582.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 189640, over cnt = 826(7%), over = 1996, worst = 16
PHY-1002 : len = 197480, over cnt = 577(5%), over = 1092, worst = 12
PHY-1002 : len = 206304, over cnt = 218(1%), over = 407, worst = 12
PHY-1002 : len = 212184, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 212712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.776889s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (40.2%)

PHY-1001 : Congestion index: top1 = 59.58, top5 = 52.40, top10 = 47.97, top15 = 44.82.
PHY-3001 : End congestion estimation;  0.872226s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (37.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.59764e-05
PHY-3002 : Step(179): len = 138625, overlap = 165.75
PHY-3002 : Step(180): len = 137399, overlap = 169.5
PHY-3002 : Step(181): len = 135938, overlap = 167.5
PHY-3002 : Step(182): len = 133509, overlap = 165
PHY-3002 : Step(183): len = 132173, overlap = 172.5
PHY-3002 : Step(184): len = 130350, overlap = 176.25
PHY-3002 : Step(185): len = 129744, overlap = 183
PHY-3002 : Step(186): len = 128889, overlap = 183
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.19528e-05
PHY-3002 : Step(187): len = 132323, overlap = 175.75
PHY-3002 : Step(188): len = 134338, overlap = 163
PHY-3002 : Step(189): len = 135960, overlap = 160
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103906
PHY-3002 : Step(190): len = 138362, overlap = 151
PHY-3002 : Step(191): len = 139986, overlap = 143
PHY-3002 : Step(192): len = 142138, overlap = 133.75
PHY-3002 : Step(193): len = 143767, overlap = 130.5
PHY-3002 : Step(194): len = 144601, overlap = 128.75
PHY-3002 : Step(195): len = 144445, overlap = 124.75
PHY-3002 : Step(196): len = 144194, overlap = 124.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000198313
PHY-3002 : Step(197): len = 146632, overlap = 121
PHY-3002 : Step(198): len = 148016, overlap = 121.25
PHY-3002 : Step(199): len = 149948, overlap = 116
PHY-3002 : Step(200): len = 150803, overlap = 115.5
PHY-3002 : Step(201): len = 151284, overlap = 111
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000353055
PHY-3002 : Step(202): len = 152592, overlap = 108.75
PHY-3002 : Step(203): len = 154401, overlap = 107.25
PHY-3002 : Step(204): len = 155934, overlap = 106.5
PHY-3002 : Step(205): len = 156041, overlap = 102.75
PHY-3002 : Step(206): len = 156346, overlap = 97.5
PHY-3002 : Step(207): len = 157203, overlap = 100.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.714464s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (10.9%)

PHY-3001 : Trial Legalized: Len = 168596
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 75%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 318/5582.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 209184, over cnt = 787(7%), over = 1323, worst = 8
PHY-1002 : len = 214552, over cnt = 450(4%), over = 671, worst = 6
PHY-1002 : len = 221032, over cnt = 136(1%), over = 193, worst = 5
PHY-1002 : len = 223928, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 224632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.908389s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (25.8%)

PHY-1001 : Congestion index: top1 = 53.40, top5 = 48.26, top10 = 45.30, top15 = 43.12.
PHY-3001 : End congestion estimation;  1.011966s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (26.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.92171e-05
PHY-3002 : Step(208): len = 156999, overlap = 66.75
PHY-3002 : Step(209): len = 154088, overlap = 97.25
PHY-3002 : Step(210): len = 152811, overlap = 105.75
PHY-3002 : Step(211): len = 152683, overlap = 105.75
PHY-3002 : Step(212): len = 152268, overlap = 102.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000138434
PHY-3002 : Step(213): len = 153779, overlap = 96.75
PHY-3002 : Step(214): len = 154801, overlap = 96
PHY-3002 : Step(215): len = 155286, overlap = 94
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000276868
PHY-3002 : Step(216): len = 156898, overlap = 87
PHY-3002 : Step(217): len = 157635, overlap = 85.75
PHY-3002 : Step(218): len = 158165, overlap = 80.75
PHY-3002 : Step(219): len = 158669, overlap = 77.5
PHY-3002 : Step(220): len = 159376, overlap = 74.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011979s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 164784, Over = 0
PHY-3001 : Spreading special nets. 30 overflows in 930 tiles.
PHY-3001 : End spreading;  0.030499s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.2%)

PHY-3001 : 44 instances has been re-located, deltaX = 30, deltaY = 20, maxDist = 3.
PHY-3001 : Final: Len = 165336, Over = 0
RUN-1003 : finish command "place" in  13.644786s wall, 4.546875s user + 0.562500s system = 5.109375s CPU (37.4%)

RUN-1004 : used memory is 279 MB, reserved memory is 254 MB, peak memory is 304 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.209250s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (86.6%)

RUN-1004 : used memory is 274 MB, reserved memory is 252 MB, peak memory is 349 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2144 instances
RUN-1001 : 1045 mslices, 1044 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 5582 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3949 nets have 2 pins
RUN-1001 : 1265 nets have [3 - 5] pins
RUN-1001 : 178 nets have [6 - 10] pins
RUN-1001 : 79 nets have [11 - 20] pins
RUN-1001 : 97 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 21621, tnet num: 5580, tinst num: 2142, tnode num: 27812, tedge num: 38977.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1045 mslices, 1044 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 2900 clock pins, and constraint 6189 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 202656, over cnt = 787(7%), over = 1259, worst = 8
PHY-1002 : len = 208840, over cnt = 436(3%), over = 601, worst = 4
PHY-1002 : len = 214704, over cnt = 135(1%), over = 180, worst = 4
PHY-1002 : len = 217616, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 218272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.910390s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (44.6%)

PHY-1001 : Congestion index: top1 = 53.96, top5 = 48.25, top10 = 45.05, top15 = 42.72.
PHY-1001 : End global routing;  1.003473s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (42.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 357, reserve = 334, peak = 357.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 443, reserve = 421, peak = 443.
PHY-1001 : End build detailed router design. 1.976357s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (45.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 65896, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.470016s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (39.9%)

PHY-1001 : Current memory(MB): used = 454, reserve = 433, peak = 454.
PHY-1001 : End phase 1; 0.472004s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (39.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 614984, over cnt = 851(0%), over = 864, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 456, reserve = 435, peak = 456.
PHY-1001 : End initial routed; 4.896679s wall, 1.984375s user + 0.046875s system = 2.031250s CPU (41.5%)

PHY-1001 : Current memory(MB): used = 456, reserve = 435, peak = 456.
PHY-1001 : End phase 2; 4.896734s wall, 1.984375s user + 0.046875s system = 2.031250s CPU (41.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 577536, over cnt = 339(0%), over = 339, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.995372s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (40.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 571960, over cnt = 72(0%), over = 72, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.509880s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (49.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 572976, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.166182s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (56.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 573280, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.055637s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (56.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 573344, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.054911s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-1001 : 240 feed throughs used by 147 nets
PHY-1001 : End commit to database; 0.787519s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (41.7%)

PHY-1001 : Current memory(MB): used = 487, reserve = 466, peak = 487.
PHY-1001 : End phase 3; 3.638949s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (42.9%)

PHY-1003 : Routed, final wirelength = 573344
PHY-1001 : Current memory(MB): used = 488, reserve = 467, peak = 488.
PHY-1001 : End export database. 0.015317s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  11.138909s wall, 4.656250s user + 0.078125s system = 4.734375s CPU (42.5%)

RUN-1003 : finish command "route" in  13.156225s wall, 5.609375s user + 0.078125s system = 5.687500s CPU (43.2%)

RUN-1004 : used memory is 411 MB, reserved memory is 395 MB, peak memory is 488 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     3267   out of   5824   56.10%
#reg                     2362   out of   5824   40.56%
#le                      3853
  #lut only              1491   out of   3853   38.70%
  #reg only               586   out of   3853   15.21%
  #lut&reg               1776   out of   3853   46.09%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     1
  #oreg                     8
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                                            Type               DriverType         Driver                                                                       Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk              GCLK               pll                u_pll/pll_inst.clkc1                                                         777
#2        u_pll/clk0_buf                                                      GCLK               pll                u_pll/pll_inst.clkc0                                                         663
#3        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en    GCLK               mslice             u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done_reg_syn_33.q0    14
#4        I_clk_25m_dup_1                                                     GCLK               io                 I_clk_25m_syn_2.di                                                           1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------+
|Instance                  |Module                  |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------+
|top                       |fpga_top                |3853   |2572    |695     |2372    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller      |3705   |2498    |621     |2345    |11      |10      |
|    u_foc_controller      |foc_controller          |2666   |1677    |621     |1332    |11      |10      |
|      u_adc_ad7928        |adc_ad7928              |146    |89      |28      |76      |0       |0       |
|      u_as5600_encoder    |as5600_encoder          |291    |181     |90      |86      |0       |1       |
|        u_as5600_read     |i2c_register_read       |259    |165     |82      |70      |0       |0       |
|      u_foc_top           |foc_top                 |1455   |1001    |356     |685     |11      |8       |
|        u_adc_sn_ctrl     |hold_detect             |19     |15      |4       |9       |0       |0       |
|        u_cartesian2polar |cartesian2polar         |397    |315     |77      |199     |8       |1       |
|        u_clark_tr        |clark_tr                |156    |96      |42      |96      |0       |0       |
|        u_id_feed_forward |feed_forward_controller |100    |50      |50      |3       |0       |1       |
|        u_iq_feed_forward |feed_forward_controller |100    |50      |50      |2       |0       |1       |
|        u_park_tr         |park_tr                 |209    |162     |44      |93      |2       |4       |
|          u_sincos        |sincos                  |143    |117     |26      |60      |2       |0       |
|        u_svpwm           |svpwm                   |336    |221     |64      |190     |1       |1       |
|      u_hall_encoder      |hall_encoder            |774    |406     |147     |485     |0       |1       |
|        u_divider         |Divider                 |106    |79      |18      |64      |0       |0       |
|  u_mcu                   |MCU                     |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                     |0      |0       |0       |0       |0       |0       |
+--------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3928  
    #2          2       804   
    #3          3       348   
    #4          4       112   
    #5        5-10      190   
    #6        11-50     154   
    #7       51-100      9    
    #8       101-500     6    
    #9        >500       1    
  Average     2.62            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.182125s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (81.9%)

RUN-1004 : used memory is 406 MB, reserved memory is 384 MB, peak memory is 488 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2142
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 5582, pip num: 48813
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 240
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1117 valid insts, and 135306 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  3.682103s wall, 22.921875s user + 0.171875s system = 23.093750s CPU (627.2%)

RUN-1004 : used memory is 414 MB, reserved memory is 394 MB, peak memory is 594 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231110_160611.log"
