/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   /home/pecosdwilly/omni-tool-spectral-core/zephyr_d16_app/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /analog-connector
 *   3   /chosen
 *   4   /connector
 *   5   /connector-pwm
 *   6   /clocks
 *   7   /clocks/clock-loco
 *   8   /clocks/clock-moco
 *   9   /clocks/clock-subclk
 *   10  /clocks/clock-main-osc
 *   11  /clocks/pll
 *   12  /clocks/clock-hoco
 *   13  /clocks/pclkblock@40047000
 *   14  /clocks/pclkblock@40047000/clkout
 *   15  /clocks/pclkblock@40047000/fclk
 *   16  /clocks/pclkblock@40047000/pclkc
 *   17  /cpus
 *   18  /cpus/cpu@0
 *   19  /cpus/cpu@0/mpu@e000ed90
 *   20  /soc
 *   21  /soc/external-interrupt@40006002
 *   22  /soc/external-interrupt@40006003
 *   23  /soc/external-interrupt@40006006
 *   24  /soc/external-interrupt@40006007
 *   25  /soc/external-interrupt@4000600a
 *   26  /soc/external-interrupt@4000600f
 *   27  /soc/gpio@40040000
 *   28  /soc/interrupt-controller@e000e100
 *   29  /soc/external-interrupt@40006000
 *   30  /soc/external-interrupt@40006001
 *   31  /soc/external-interrupt@40006004
 *   32  /soc/gpio@40040020
 *   33  /leds
 *   34  /leds/led
 *   35  /leds/led_matrix_1
 *   36  /leds/led_matrix_2
 *   37  /leds/led_matrix_3
 *   38  /clocks/pclkblock@40047000/pclkd
 *   39  /soc/pwm2@40078200
 *   40  /pwm_leds
 *   41  /pwm_leds/pwm_led
 *   42  /soc/pin-controller@40040800
 *   43  /soc/pin-controller@40040800/adc0_default
 *   44  /soc/adc@4005c000
 *   45  /clocks/pclkblock@40047000/pclka
 *   46  /soc/crc@40074000
 *   47  /clocks/pclkblock@40047000/pclkb
 *   48  /soc/ctsua@40081000
 *   49  /clocks/pclkblock@40047000/iclk
 *   50  /soc/dma@40005000
 *   51  /soc/elc@40041000
 *   52  /soc/external-interrupt@4000600b
 *   53  /soc/external-interrupt@4000600c
 *   54  /soc/external-interrupt@4000600e
 *   55  /soc/gpio@40040040
 *   56  /soc/external-interrupt@40006005
 *   57  /soc/external-interrupt@40006008
 *   58  /soc/external-interrupt@40006009
 *   59  /soc/gpio@40040060
 *   60  /soc/gpio@40040080
 *   61  /soc/gpio@40040120
 *   62  /soc/pin-controller@40040800/iic0_default
 *   63  /soc/iic0@40053000
 *   64  /soc/pin-controller@40040800/iic1_default
 *   65  /soc/iic1@40053100
 *   66  /soc/memory@20000000
 *   67  /soc/option-setting-ofs0@400
 *   68  /soc/option-setting-ofs1@404
 *   69  /soc/option-setting-osis@1010018
 *   70  /soc/option-setting-secmpu@408
 *   71  /soc/pwm0@40078000
 *   72  /soc/pwm1@40078100
 *   73  /soc/pwm3@40078300
 *   74  /soc/pwm4@40078400
 *   75  /soc/pwm5@40078500
 *   76  /soc/pwm6@40078600
 *   77  /soc/pin-controller@40040800/pwm7_default
 *   78  /soc/pwm7@40078700
 *   79  /soc/pin-controller@40040800/spi0_default
 *   80  /soc/spi@40072000
 *   81  /soc/spi@40072100
 *   82  /soc/system@4001e000
 *   83  /soc/timer@e000e010
 *   84  /soc/trng
 *   85  /soc/wdt@40044200
 *   86  /soc/agt@40084000
 *   87  /soc/agt@40084000/counter
 *   88  /soc/agt@40084100
 *   89  /soc/agt@40084100/counter
 *   90  /soc/dac_global@4005e000
 *   91  /soc/dac_global@4005e000/dac@0
 *   92  /soc/flash-controller@407e0000
 *   93  /soc/flash-controller@407e0000/flash@40100000
 *   94  /soc/flash-controller@407e0000/flash@0
 *   95  /soc/flash-controller@407e0000/flash@0/partitions
 *   96  /soc/flash-controller@407e0000/flash@0/partitions/partition@0
 *   97  /soc/flash-controller@407e0000/flash@0/partitions/partition@4000
 *   98  /soc/pin-controller@40040800/adc0_default/group1
 *   99  /soc/pin-controller@40040800/iic0_default/group1
 *   100 /soc/pin-controller@40040800/iic1_default/group1
 *   101 /soc/pin-controller@40040800/pwm7_default/group1
 *   102 /soc/pin-controller@40040800/sci2_default
 *   103 /soc/pin-controller@40040800/sci2_default/group1
 *   104 /soc/pin-controller@40040800/sci2_default/group2
 *   105 /soc/pin-controller@40040800/spi0_default/group1
 *   106 /soc/sci0@40070000
 *   107 /soc/sci0@40070000/i2c
 *   108 /soc/sci0@40070000/uart
 *   109 /soc/sci1@40070020
 *   110 /soc/sci1@40070020/i2c
 *   111 /soc/sci1@40070020/uart
 *   112 /soc/sci2@40070040
 *   113 /soc/sci2@40070040/i2c
 *   114 /soc/sci2@40070040/uart
 *   115 /soc/sci9@40070120
 *   116 /soc/sci9@40070120/i2c
 *   117 /soc/sci9@40070120/uart
 *   118 /usbfs-phy
 *   119 /clocks/pclkblock@40047000/uclk
 *   120 /soc/usbfs@40090000
 *   121 /soc/usbfs@40090000/udc
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FULL_NAME_UNQUOTED /
#define DT_N_FULL_NAME_TOKEN _
#define DT_N_FULL_NAME_UPPER_TOKEN _

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_FOREACH_ANCESTOR(fn) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 11
#define DT_N_CHILD_NUM_STATUS_OKAY 10
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_usbfs_phy) fn(DT_N_S_clocks) fn(DT_N_S_leds) fn(DT_N_S_pwm_leds) fn(DT_N_S_connector) fn(DT_N_S_analog_connector) fn(DT_N_S_connector_pwm)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_usbfs_phy) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwm_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_analog_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector_pwm)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_usbfs_phy, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_pwm_leds, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_analog_connector, __VA_ARGS__) fn(DT_N_S_connector_pwm, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_usbfs_phy, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwm_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_analog_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector_pwm, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_usbfs_phy) fn(DT_N_S_clocks) fn(DT_N_S_leds) fn(DT_N_S_connector) fn(DT_N_S_analog_connector) fn(DT_N_S_connector_pwm)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_usbfs_phy) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_analog_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector_pwm)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_usbfs_phy, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_analog_connector, __VA_ARGS__) fn(DT_N_S_connector_pwm, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_usbfs_phy, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_analog_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector_pwm, __VA_ARGS__)

/* Node's hash: */
#define DT_N_HASH il7asoJjJEMhngUeSt4tHVu8Zxx4EFG_FDeJfL3_oPE

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /analog-connector */ \
	3, /* /chosen */ \
	4, /* /connector */ \
	5, /* /connector-pwm */ \
	6, /* /clocks */ \
	17, /* /cpus */ \
	20, /* /soc */ \
	33, /* /leds */ \
	40, /* /pwm_leds */ \
	118, /* /usbfs-phy */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_renesas_ra4m1 DT_N
#define DT_N_INST_0_renesas_ra    DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_renesas_ra4m1 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "ra4m1"
#define DT_N_COMPAT_MATCHES_renesas_ra 1
#define DT_N_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_1 "Renesas Electronics Corporation"
#define DT_N_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_1 "ra"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"renesas,ra4m1", "renesas,ra"}
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_0 "renesas,ra4m1"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra4m1
#define DT_N_P_compatible_IDX_0_STRING_TOKEN renesas_ra4m1
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA4M1
#define DT_N_P_compatible_IDX_1_EXISTS 1
#define DT_N_P_compatible_IDX_1 "renesas,ra"
#define DT_N_P_compatible_IDX_1_STRING_UNQUOTED renesas,ra
#define DT_N_P_compatible_IDX_1_STRING_TOKEN renesas_ra
#define DT_N_P_compatible_IDX_1_STRING_UPPER_TOKEN RENESAS_RA
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0) \
	fn(DT_N, compatible, 1)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__) \
	fn(DT_N, compatible, 1, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1, __VA_ARGS__)
#define DT_N_P_compatible_LEN 2
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"
#define DT_N_S_aliases_FULL_NAME_UNQUOTED aliases
#define DT_N_S_aliases_FULL_NAME_TOKEN aliases
#define DT_N_S_aliases_FULL_NAME_UPPER_TOKEN ALIASES

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_aliases_HASH QavYY6yplHKhLPRKsRzaLCGlR0CWZ0JUNJakcBCfDXA

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /analog-connector
 *
 * Node identifier: DT_N_S_analog_connector
 *
 * Binding (compatible = arduino,uno-adc):
 *   $ZEPHYR_BASE/dts/bindings/adc/arduino,uno-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_analog_connector_PATH "/analog-connector"

/* Node's name with unit-address: */
#define DT_N_S_analog_connector_FULL_NAME "analog-connector"
#define DT_N_S_analog_connector_FULL_NAME_UNQUOTED analog-connector
#define DT_N_S_analog_connector_FULL_NAME_TOKEN analog_connector
#define DT_N_S_analog_connector_FULL_NAME_UPPER_TOKEN ANALOG_CONNECTOR

/* Node parent (/) identifier: */
#define DT_N_S_analog_connector_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_analog_connector_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_analog_connector_NODELABEL_NUM 1
#define DT_N_S_analog_connector_FOREACH_NODELABEL(fn) fn(arduino_adc)
#define DT_N_S_analog_connector_FOREACH_NODELABEL_VARGS(fn, ...) fn(arduino_adc, __VA_ARGS__)
#define DT_N_S_analog_connector_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_analog_connector_CHILD_NUM 0
#define DT_N_S_analog_connector_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_analog_connector_FOREACH_CHILD(fn) 
#define DT_N_S_analog_connector_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_analog_connector_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_analog_connector_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_analog_connector_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_analog_connector_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_analog_connector_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_analog_connector_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_analog_connector_HASH ZsYa_Of_E2zaL91wWVd9ZpAaGp5vlpM_t0sPgLMFclE

/* Node's dependency ordinal: */
#define DT_N_S_analog_connector_ORD 2
#define DT_N_S_analog_connector_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_analog_connector_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_analog_connector_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_analog_connector_EXISTS 1
#define DT_N_INST_0_arduino_uno_adc DT_N_S_analog_connector
#define DT_N_NODELABEL_arduino_adc  DT_N_S_analog_connector

/* Macros for properties that are special in the specification: */
#define DT_N_S_analog_connector_REG_NUM 0
#define DT_N_S_analog_connector_RANGES_NUM 0
#define DT_N_S_analog_connector_FOREACH_RANGE(fn) 
#define DT_N_S_analog_connector_IRQ_NUM 0
#define DT_N_S_analog_connector_IRQ_LEVEL 0
#define DT_N_S_analog_connector_COMPAT_MATCHES_arduino_uno_adc 1
#define DT_N_S_analog_connector_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_analog_connector_COMPAT_VENDOR_IDX_0 "Arduino"
#define DT_N_S_analog_connector_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_analog_connector_COMPAT_MODEL_IDX_0 "uno-adc"
#define DT_N_S_analog_connector_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_analog_connector_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_analog_connector_P_compatible {"arduino,uno-adc"}
#define DT_N_S_analog_connector_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_analog_connector_P_compatible_IDX_0 "arduino,uno-adc"
#define DT_N_S_analog_connector_P_compatible_IDX_0_STRING_UNQUOTED arduino,uno-adc
#define DT_N_S_analog_connector_P_compatible_IDX_0_STRING_TOKEN arduino_uno_adc
#define DT_N_S_analog_connector_P_compatible_IDX_0_STRING_UPPER_TOKEN ARDUINO_UNO_ADC
#define DT_N_S_analog_connector_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_analog_connector, compatible, 0)
#define DT_N_S_analog_connector_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_analog_connector, compatible, 0)
#define DT_N_S_analog_connector_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_analog_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_analog_connector_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_analog_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_analog_connector_P_compatible_LEN 1
#define DT_N_S_analog_connector_P_compatible_EXISTS 1
#define DT_N_S_analog_connector_P_zephyr_deferred_init 0
#define DT_N_S_analog_connector_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_analog_connector_P_wakeup_source 0
#define DT_N_S_analog_connector_P_wakeup_source_EXISTS 1
#define DT_N_S_analog_connector_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_analog_connector_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"
#define DT_N_S_chosen_FULL_NAME_UNQUOTED chosen
#define DT_N_S_chosen_FULL_NAME_TOKEN chosen
#define DT_N_S_chosen_FULL_NAME_UPPER_TOKEN CHOSEN

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_chosen_HASH qNExeeLInzqaWpm1KroyYDk4lRIxVO2ig78mq_hOnA8

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 3
#define DT_N_S_chosen_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /connector
 *
 * Node identifier: DT_N_S_connector
 *
 * Binding (compatible = arduino-header-r3):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arduino-header-r3.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_connector_PATH "/connector"

/* Node's name with unit-address: */
#define DT_N_S_connector_FULL_NAME "connector"
#define DT_N_S_connector_FULL_NAME_UNQUOTED connector
#define DT_N_S_connector_FULL_NAME_TOKEN connector
#define DT_N_S_connector_FULL_NAME_UPPER_TOKEN CONNECTOR

/* Node parent (/) identifier: */
#define DT_N_S_connector_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_connector_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_connector_NODELABEL_NUM 1
#define DT_N_S_connector_FOREACH_NODELABEL(fn) fn(arduino_header)
#define DT_N_S_connector_FOREACH_NODELABEL_VARGS(fn, ...) fn(arduino_header, __VA_ARGS__)
#define DT_N_S_connector_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_connector_CHILD_NUM 0
#define DT_N_S_connector_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_connector_FOREACH_CHILD(fn) 
#define DT_N_S_connector_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_connector_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_connector_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_connector_HASH 1hNYiTso4N65bku_L_0pzRcHL_5NCz8DqiXd1i5KK7Q

/* Node's dependency ordinal: */
#define DT_N_S_connector_ORD 4
#define DT_N_S_connector_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_connector_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_connector_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_connector_EXISTS 1
#define DT_N_INST_0_arduino_header_r3 DT_N_S_connector
#define DT_N_NODELABEL_arduino_header DT_N_S_connector

/* Macros for properties that are special in the specification: */
#define DT_N_S_connector_REG_NUM 0
#define DT_N_S_connector_RANGES_NUM 0
#define DT_N_S_connector_FOREACH_RANGE(fn) 
#define DT_N_S_connector_IRQ_NUM 0
#define DT_N_S_connector_IRQ_LEVEL 0
#define DT_N_S_connector_COMPAT_MATCHES_arduino_header_r3 1
#define DT_N_S_connector_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_connector_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_connector_P_gpio_map_mask {4294967295 /* 0xffffffff */, 4294967232 /* 0xffffffc0 */}
#define DT_N_S_connector_P_gpio_map_mask_IDX_0_EXISTS 1
#define DT_N_S_connector_P_gpio_map_mask_IDX_0 4294967295
#define DT_N_S_connector_P_gpio_map_mask_IDX_1_EXISTS 1
#define DT_N_S_connector_P_gpio_map_mask_IDX_1 4294967232
#define DT_N_S_connector_P_gpio_map_mask_FOREACH_PROP_ELEM(fn) fn(DT_N_S_connector, gpio_map_mask, 0) \
	fn(DT_N_S_connector, gpio_map_mask, 1)
#define DT_N_S_connector_P_gpio_map_mask_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_connector, gpio_map_mask, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector, gpio_map_mask, 1)
#define DT_N_S_connector_P_gpio_map_mask_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_connector, gpio_map_mask, 0, __VA_ARGS__) \
	fn(DT_N_S_connector, gpio_map_mask, 1, __VA_ARGS__)
#define DT_N_S_connector_P_gpio_map_mask_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_connector, gpio_map_mask, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector, gpio_map_mask, 1, __VA_ARGS__)
#define DT_N_S_connector_P_gpio_map_mask_LEN 2
#define DT_N_S_connector_P_gpio_map_mask_EXISTS 1
#define DT_N_S_connector_P_gpio_map_pass_thru {0 /* 0x0 */, 63 /* 0x3f */}
#define DT_N_S_connector_P_gpio_map_pass_thru_IDX_0_EXISTS 1
#define DT_N_S_connector_P_gpio_map_pass_thru_IDX_0 0
#define DT_N_S_connector_P_gpio_map_pass_thru_IDX_1_EXISTS 1
#define DT_N_S_connector_P_gpio_map_pass_thru_IDX_1 63
#define DT_N_S_connector_P_gpio_map_pass_thru_FOREACH_PROP_ELEM(fn) fn(DT_N_S_connector, gpio_map_pass_thru, 0) \
	fn(DT_N_S_connector, gpio_map_pass_thru, 1)
#define DT_N_S_connector_P_gpio_map_pass_thru_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_connector, gpio_map_pass_thru, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector, gpio_map_pass_thru, 1)
#define DT_N_S_connector_P_gpio_map_pass_thru_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_connector, gpio_map_pass_thru, 0, __VA_ARGS__) \
	fn(DT_N_S_connector, gpio_map_pass_thru, 1, __VA_ARGS__)
#define DT_N_S_connector_P_gpio_map_pass_thru_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_connector, gpio_map_pass_thru, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector, gpio_map_pass_thru, 1, __VA_ARGS__)
#define DT_N_S_connector_P_gpio_map_pass_thru_LEN 2
#define DT_N_S_connector_P_gpio_map_pass_thru_EXISTS 1
#define DT_N_S_connector_P_compatible {"arduino-header-r3"}
#define DT_N_S_connector_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_connector_P_compatible_IDX_0 "arduino-header-r3"
#define DT_N_S_connector_P_compatible_IDX_0_STRING_UNQUOTED arduino-header-r3
#define DT_N_S_connector_P_compatible_IDX_0_STRING_TOKEN arduino_header_r3
#define DT_N_S_connector_P_compatible_IDX_0_STRING_UPPER_TOKEN ARDUINO_HEADER_R3
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_connector, compatible, 0)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_connector, compatible, 0)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_connector_P_compatible_LEN 1
#define DT_N_S_connector_P_compatible_EXISTS 1
#define DT_N_S_connector_P_zephyr_deferred_init 0
#define DT_N_S_connector_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_connector_P_wakeup_source 0
#define DT_N_S_connector_P_wakeup_source_EXISTS 1
#define DT_N_S_connector_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_connector_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /connector-pwm
 *
 * Node identifier: DT_N_S_connector_pwm
 *
 * Binding (compatible = arduino-header-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/arduino-header-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_connector_pwm_PATH "/connector-pwm"

/* Node's name with unit-address: */
#define DT_N_S_connector_pwm_FULL_NAME "connector-pwm"
#define DT_N_S_connector_pwm_FULL_NAME_UNQUOTED connector-pwm
#define DT_N_S_connector_pwm_FULL_NAME_TOKEN connector_pwm
#define DT_N_S_connector_pwm_FULL_NAME_UPPER_TOKEN CONNECTOR_PWM

/* Node parent (/) identifier: */
#define DT_N_S_connector_pwm_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_connector_pwm_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_connector_pwm_NODELABEL_NUM 1
#define DT_N_S_connector_pwm_FOREACH_NODELABEL(fn) fn(arduino_pwm)
#define DT_N_S_connector_pwm_FOREACH_NODELABEL_VARGS(fn, ...) fn(arduino_pwm, __VA_ARGS__)
#define DT_N_S_connector_pwm_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_connector_pwm_CHILD_NUM 0
#define DT_N_S_connector_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_connector_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_connector_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_connector_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_connector_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_connector_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_connector_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_connector_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_connector_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_connector_pwm_HASH _nk8Vd_C2QfGYH9VB5bhYLhBQ8OYxUDLWkFHoZMqGPQ

/* Node's dependency ordinal: */
#define DT_N_S_connector_pwm_ORD 5
#define DT_N_S_connector_pwm_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_connector_pwm_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_connector_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_connector_pwm_EXISTS 1
#define DT_N_INST_0_arduino_header_pwm DT_N_S_connector_pwm
#define DT_N_NODELABEL_arduino_pwm     DT_N_S_connector_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_connector_pwm_REG_NUM 0
#define DT_N_S_connector_pwm_RANGES_NUM 0
#define DT_N_S_connector_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_connector_pwm_IRQ_NUM 0
#define DT_N_S_connector_pwm_IRQ_LEVEL 0
#define DT_N_S_connector_pwm_COMPAT_MATCHES_arduino_header_pwm 1
#define DT_N_S_connector_pwm_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_connector_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_connector_pwm_P_compatible {"arduino-header-pwm"}
#define DT_N_S_connector_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_connector_pwm_P_compatible_IDX_0 "arduino-header-pwm"
#define DT_N_S_connector_pwm_P_compatible_IDX_0_STRING_UNQUOTED arduino-header-pwm
#define DT_N_S_connector_pwm_P_compatible_IDX_0_STRING_TOKEN arduino_header_pwm
#define DT_N_S_connector_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ARDUINO_HEADER_PWM
#define DT_N_S_connector_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_connector_pwm, compatible, 0)
#define DT_N_S_connector_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_connector_pwm, compatible, 0)
#define DT_N_S_connector_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_connector_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_connector_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_connector_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_connector_pwm_P_compatible_LEN 1
#define DT_N_S_connector_pwm_P_compatible_EXISTS 1
#define DT_N_S_connector_pwm_P_zephyr_deferred_init 0
#define DT_N_S_connector_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_connector_pwm_P_wakeup_source 0
#define DT_N_S_connector_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_connector_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_connector_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_connector_pwm_P_pwm_map_mask {4294967295 /* 0xffffffff */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_connector_pwm_P_pwm_map_mask_IDX_0_EXISTS 1
#define DT_N_S_connector_pwm_P_pwm_map_mask_IDX_0 4294967295
#define DT_N_S_connector_pwm_P_pwm_map_mask_IDX_1_EXISTS 1
#define DT_N_S_connector_pwm_P_pwm_map_mask_IDX_1 0
#define DT_N_S_connector_pwm_P_pwm_map_mask_IDX_2_EXISTS 1
#define DT_N_S_connector_pwm_P_pwm_map_mask_IDX_2 0
#define DT_N_S_connector_pwm_P_pwm_map_mask_FOREACH_PROP_ELEM(fn) fn(DT_N_S_connector_pwm, pwm_map_mask, 0) \
	fn(DT_N_S_connector_pwm, pwm_map_mask, 1) \
	fn(DT_N_S_connector_pwm, pwm_map_mask, 2)
#define DT_N_S_connector_pwm_P_pwm_map_mask_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_connector_pwm, pwm_map_mask, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector_pwm, pwm_map_mask, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector_pwm, pwm_map_mask, 2)
#define DT_N_S_connector_pwm_P_pwm_map_mask_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_connector_pwm, pwm_map_mask, 0, __VA_ARGS__) \
	fn(DT_N_S_connector_pwm, pwm_map_mask, 1, __VA_ARGS__) \
	fn(DT_N_S_connector_pwm, pwm_map_mask, 2, __VA_ARGS__)
#define DT_N_S_connector_pwm_P_pwm_map_mask_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_connector_pwm, pwm_map_mask, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector_pwm, pwm_map_mask, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector_pwm, pwm_map_mask, 2, __VA_ARGS__)
#define DT_N_S_connector_pwm_P_pwm_map_mask_LEN 3
#define DT_N_S_connector_pwm_P_pwm_map_mask_EXISTS 1
#define DT_N_S_connector_pwm_P_pwm_map_pass_thru {0 /* 0x0 */, 4294967295 /* 0xffffffff */, 4294967295 /* 0xffffffff */}
#define DT_N_S_connector_pwm_P_pwm_map_pass_thru_IDX_0_EXISTS 1
#define DT_N_S_connector_pwm_P_pwm_map_pass_thru_IDX_0 0
#define DT_N_S_connector_pwm_P_pwm_map_pass_thru_IDX_1_EXISTS 1
#define DT_N_S_connector_pwm_P_pwm_map_pass_thru_IDX_1 4294967295
#define DT_N_S_connector_pwm_P_pwm_map_pass_thru_IDX_2_EXISTS 1
#define DT_N_S_connector_pwm_P_pwm_map_pass_thru_IDX_2 4294967295
#define DT_N_S_connector_pwm_P_pwm_map_pass_thru_FOREACH_PROP_ELEM(fn) fn(DT_N_S_connector_pwm, pwm_map_pass_thru, 0) \
	fn(DT_N_S_connector_pwm, pwm_map_pass_thru, 1) \
	fn(DT_N_S_connector_pwm, pwm_map_pass_thru, 2)
#define DT_N_S_connector_pwm_P_pwm_map_pass_thru_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_connector_pwm, pwm_map_pass_thru, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector_pwm, pwm_map_pass_thru, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector_pwm, pwm_map_pass_thru, 2)
#define DT_N_S_connector_pwm_P_pwm_map_pass_thru_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_connector_pwm, pwm_map_pass_thru, 0, __VA_ARGS__) \
	fn(DT_N_S_connector_pwm, pwm_map_pass_thru, 1, __VA_ARGS__) \
	fn(DT_N_S_connector_pwm, pwm_map_pass_thru, 2, __VA_ARGS__)
#define DT_N_S_connector_pwm_P_pwm_map_pass_thru_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_connector_pwm, pwm_map_pass_thru, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector_pwm, pwm_map_pass_thru, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector_pwm, pwm_map_pass_thru, 2, __VA_ARGS__)
#define DT_N_S_connector_pwm_P_pwm_map_pass_thru_LEN 3
#define DT_N_S_connector_pwm_P_pwm_map_pass_thru_EXISTS 1

/*
 * Devicetree node: /clocks
 *
 * Node identifier: DT_N_S_clocks
 */

/* Node's full path: */
#define DT_N_S_clocks_PATH "/clocks"

/* Node's name with unit-address: */
#define DT_N_S_clocks_FULL_NAME "clocks"
#define DT_N_S_clocks_FULL_NAME_UNQUOTED clocks
#define DT_N_S_clocks_FULL_NAME_TOKEN clocks
#define DT_N_S_clocks_FULL_NAME_UPPER_TOKEN CLOCKS

/* Node parent (/) identifier: */
#define DT_N_S_clocks_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_NODELABEL_NUM 1
#define DT_N_S_clocks_FOREACH_NODELABEL(fn) fn(clocks)
#define DT_N_S_clocks_FOREACH_NODELABEL_VARGS(fn, ...) fn(clocks, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_CHILD_NUM 7
#define DT_N_S_clocks_CHILD_NUM_STATUS_OKAY 4
#define DT_N_S_clocks_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_clock_main_osc) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pclkblock_40047000)
#define DT_N_S_clocks_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_main_osc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000)
#define DT_N_S_clocks_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_main_osc, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_main_osc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_pclkblock_40047000)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_hoco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_clocks_HASH 3P3fmk_q5wPvaymGA6NeomHHBb_cCfQX2PaKw_k1t_w

/* Node's dependency ordinal: */
#define DT_N_S_clocks_ORD 6
#define DT_N_S_clocks_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_SUPPORTS_ORDS \
	7, /* /clocks/clock-loco */ \
	8, /* /clocks/clock-moco */ \
	9, /* /clocks/clock-subclk */ \
	10, /* /clocks/clock-main-osc */ \
	11, /* /clocks/pll */ \
	12, /* /clocks/clock-hoco */ \
	13, /* /clocks/pclkblock@40047000 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_EXISTS 1
#define DT_N_NODELABEL_clocks DT_N_S_clocks

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_REG_NUM 0
#define DT_N_S_clocks_RANGES_NUM 0
#define DT_N_S_clocks_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_IRQ_NUM 0
#define DT_N_S_clocks_IRQ_LEVEL 0
#define DT_N_S_clocks_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /clocks/clock-loco
 *
 * Node identifier: DT_N_S_clocks_S_clock_loco
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_loco_PATH "/clocks/clock-loco"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_loco_FULL_NAME "clock-loco"
#define DT_N_S_clocks_S_clock_loco_FULL_NAME_UNQUOTED clock-loco
#define DT_N_S_clocks_S_clock_loco_FULL_NAME_TOKEN clock_loco
#define DT_N_S_clocks_S_clock_loco_FULL_NAME_UPPER_TOKEN CLOCK_LOCO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_loco_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_loco_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_loco_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_loco_FOREACH_NODELABEL(fn) fn(loco)
#define DT_N_S_clocks_S_clock_loco_FOREACH_NODELABEL_VARGS(fn, ...) fn(loco, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_loco_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_loco_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_loco_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clock_loco_HASH _nRoclQ1PIhH0gYuTvM3L5kLzwMA09o3MudMw5IQ59o

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_loco_ORD 7
#define DT_N_S_clocks_S_clock_loco_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_loco_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_loco_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_loco_EXISTS 1
#define DT_N_INST_2_fixed_clock DT_N_S_clocks_S_clock_loco
#define DT_N_NODELABEL_loco     DT_N_S_clocks_S_clock_loco

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_loco_REG_NUM 0
#define DT_N_S_clocks_S_clock_loco_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_loco_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_loco_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_loco_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_loco_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clock_loco_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_loco_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_loco_P_clock_frequency 32768
#define DT_N_S_clocks_S_clock_loco_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clock_loco_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_loco, compatible, 0)
#define DT_N_S_clocks_S_clock_loco_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_loco, compatible, 0)
#define DT_N_S_clocks_S_clock_loco_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_loco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_loco_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_loco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_loco_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_loco_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_loco_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_loco_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_loco_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clock-moco
 *
 * Node identifier: DT_N_S_clocks_S_clock_moco
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_moco_PATH "/clocks/clock-moco"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_moco_FULL_NAME "clock-moco"
#define DT_N_S_clocks_S_clock_moco_FULL_NAME_UNQUOTED clock-moco
#define DT_N_S_clocks_S_clock_moco_FULL_NAME_TOKEN clock_moco
#define DT_N_S_clocks_S_clock_moco_FULL_NAME_UPPER_TOKEN CLOCK_MOCO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_moco_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_moco_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_moco_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_moco_FOREACH_NODELABEL(fn) fn(moco)
#define DT_N_S_clocks_S_clock_moco_FOREACH_NODELABEL_VARGS(fn, ...) fn(moco, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_moco_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_moco_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_moco_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clock_moco_HASH BmNHWiB_uRF30yEOlCCuW2IqsQBeFTd_Fjwv3LnwkL8

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_moco_ORD 8
#define DT_N_S_clocks_S_clock_moco_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_moco_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_moco_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_moco_EXISTS 1
#define DT_N_INST_1_fixed_clock DT_N_S_clocks_S_clock_moco
#define DT_N_NODELABEL_moco     DT_N_S_clocks_S_clock_moco

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_moco_REG_NUM 0
#define DT_N_S_clocks_S_clock_moco_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_moco_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_moco_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_moco_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_moco_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clock_moco_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_moco_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_moco_P_clock_frequency 8000000
#define DT_N_S_clocks_S_clock_moco_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clock_moco_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_moco, compatible, 0)
#define DT_N_S_clocks_S_clock_moco_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_moco, compatible, 0)
#define DT_N_S_clocks_S_clock_moco_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_moco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_moco_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_moco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_moco_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_moco_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_moco_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_moco_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_moco_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clock-subclk
 *
 * Node identifier: DT_N_S_clocks_S_clock_subclk
 *
 * Binding (compatible = renesas,ra-cgc-subclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-subclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_subclk_PATH "/clocks/clock-subclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_subclk_FULL_NAME "clock-subclk"
#define DT_N_S_clocks_S_clock_subclk_FULL_NAME_UNQUOTED clock-subclk
#define DT_N_S_clocks_S_clock_subclk_FULL_NAME_TOKEN clock_subclk
#define DT_N_S_clocks_S_clock_subclk_FULL_NAME_UPPER_TOKEN CLOCK_SUBCLK

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_subclk_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_subclk_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_subclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_subclk_FOREACH_NODELABEL(fn) fn(subclk)
#define DT_N_S_clocks_S_clock_subclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(subclk, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_subclk_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_subclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clock_subclk_HASH HxKRNJIC2_yJjL9PqtujdpgxZ3X8XKbK9TXqQVfv_tw

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_subclk_ORD 9
#define DT_N_S_clocks_S_clock_subclk_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_subclk_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_subclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_subclk_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_subclk DT_N_S_clocks_S_clock_subclk
#define DT_N_NODELABEL_subclk             DT_N_S_clocks_S_clock_subclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_subclk_REG_NUM 0
#define DT_N_S_clocks_S_clock_subclk_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_subclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_subclk_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_subclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_subclk_COMPAT_MATCHES_renesas_ra_cgc_subclk 1
#define DT_N_S_clocks_S_clock_subclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_clock_subclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_COMPAT_MODEL_IDX_0 "ra-cgc-subclk"
#define DT_N_S_clocks_S_clock_subclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_subclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability 0
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_stabilization_time 1000
#define DT_N_S_clocks_S_clock_subclk_P_stabilization_time_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_clock_frequency 32768
#define DT_N_S_clocks_S_clock_subclk_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_status "disabled"
#define DT_N_S_clocks_S_clock_subclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_clock_subclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_clock_subclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_clock_subclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_clock_subclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_clock_subclk_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_subclk, status, 0)
#define DT_N_S_clocks_S_clock_subclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_subclk, status, 0)
#define DT_N_S_clocks_S_clock_subclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_subclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_subclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_P_status_LEN 1
#define DT_N_S_clocks_S_clock_subclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_compatible {"renesas,ra-cgc-subclk"}
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0 "renesas,ra-cgc-subclk"
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-subclk
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_subclk
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_SUBCLK
#define DT_N_S_clocks_S_clock_subclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_subclk, compatible, 0)
#define DT_N_S_clocks_S_clock_subclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_subclk, compatible, 0)
#define DT_N_S_clocks_S_clock_subclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_subclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_subclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_subclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_subclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_subclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_subclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clock-main-osc
 *
 * Node identifier: DT_N_S_clocks_S_clock_main_osc
 *
 * Binding (compatible = renesas,ra-cgc-external-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-external-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_main_osc_PATH "/clocks/clock-main-osc"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_main_osc_FULL_NAME "clock-main-osc"
#define DT_N_S_clocks_S_clock_main_osc_FULL_NAME_UNQUOTED clock-main-osc
#define DT_N_S_clocks_S_clock_main_osc_FULL_NAME_TOKEN clock_main_osc
#define DT_N_S_clocks_S_clock_main_osc_FULL_NAME_UPPER_TOKEN CLOCK_MAIN_OSC

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_main_osc_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_main_osc_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_main_osc_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_NODELABEL(fn) fn(xtal)
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_NODELABEL_VARGS(fn, ...) fn(xtal, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_main_osc_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_main_osc_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clock_main_osc_HASH 9YCpAeSlxfQeSGdUduN1T1jvJhHrtAYgJScydqW1j8A

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_main_osc_ORD 10
#define DT_N_S_clocks_S_clock_main_osc_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_main_osc_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_main_osc_SUPPORTS_ORDS \
	11, /* /clocks/pll */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_main_osc_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_external_clock DT_N_S_clocks_S_clock_main_osc
#define DT_N_NODELABEL_xtal                       DT_N_S_clocks_S_clock_main_osc

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_main_osc_REG_NUM 0
#define DT_N_S_clocks_S_clock_main_osc_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_main_osc_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_main_osc_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_main_osc_COMPAT_MATCHES_renesas_ra_cgc_external_clock 1
#define DT_N_S_clocks_S_clock_main_osc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_clock_main_osc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_COMPAT_MODEL_IDX_0 "ra-cgc-external-clock"
#define DT_N_S_clocks_S_clock_main_osc_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_main_osc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_main_osc_P_mosel 0
#define DT_N_S_clocks_S_clock_main_osc_P_mosel_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_clock_main_osc_P_mosel_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_mosel_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_mosel_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_mosel_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_clock_frequency 12000000
#define DT_N_S_clocks_S_clock_main_osc_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_status "disabled"
#define DT_N_S_clocks_S_clock_main_osc_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_clock_main_osc_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_clock_main_osc_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_clock_main_osc_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_clock_main_osc_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_clock_main_osc_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_main_osc, status, 0)
#define DT_N_S_clocks_S_clock_main_osc_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_main_osc, status, 0)
#define DT_N_S_clocks_S_clock_main_osc_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_main_osc, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_main_osc_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_main_osc, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_main_osc_P_status_LEN 1
#define DT_N_S_clocks_S_clock_main_osc_P_status_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_compatible {"renesas,ra-cgc-external-clock"}
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_IDX_0 "renesas,ra-cgc-external-clock"
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-external-clock
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_external_clock
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_EXTERNAL_CLOCK
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_main_osc, compatible, 0)
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_main_osc, compatible, 0)
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_main_osc, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_main_osc, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_main_osc_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_main_osc_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_main_osc_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pll
 *
 * Node identifier: DT_N_S_clocks_S_pll
 *
 * Binding (compatible = renesas,ra-cgc-pll):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pll.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll_PATH "/clocks/pll"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll_FULL_NAME "pll"
#define DT_N_S_clocks_S_pll_FULL_NAME_UNQUOTED pll
#define DT_N_S_clocks_S_pll_FULL_NAME_TOKEN pll
#define DT_N_S_clocks_S_pll_FULL_NAME_UPPER_TOKEN PLL

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll_FOREACH_NODELABEL(fn) fn(pll)
#define DT_N_S_clocks_S_pll_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll_CHILD_NUM 0
#define DT_N_S_clocks_S_pll_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pll_HASH MENiPNxcjOF6dwaYSdS9Iq0tqHDbWKghVscDDRncn0o

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll_ORD 11
#define DT_N_S_clocks_S_pll_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll_REQUIRES_ORDS \
	6, /* /clocks */ \
	10, /* /clocks/clock-main-osc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_pll DT_N_S_clocks_S_pll
#define DT_N_NODELABEL_pll             DT_N_S_clocks_S_pll

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll_REG_NUM 0
#define DT_N_S_clocks_S_pll_RANGES_NUM 0
#define DT_N_S_clocks_S_pll_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll_IRQ_NUM 0
#define DT_N_S_clocks_S_pll_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll_COMPAT_MATCHES_renesas_ra_cgc_pll 1
#define DT_N_S_clocks_S_pll_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pll_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_COMPAT_MODEL_IDX_0 "ra-cgc-pll"
#define DT_N_S_clocks_S_pll_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_clocks_IDX_0_PH DT_N_S_clocks_S_clock_main_osc
#define DT_N_S_clocks_S_pll_P_clocks_IDX_0_FOREACH_CELL(fn) 
#define DT_N_S_clocks_S_pll_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_P_clocks_IDX_0_NUM_CELLS 0
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, clocks, 0)
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, clocks, 0)
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_clocks_LEN 1
#define DT_N_S_clocks_S_pll_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_pll_P_div 2
#define DT_N_S_clocks_S_pll_P_div_EXISTS 1
#define DT_N_S_clocks_S_pll_P_mul {8 /* 0x8 */, 0 /* 0x0 */}
#define DT_N_S_clocks_S_pll_P_mul_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_mul_IDX_0 8
#define DT_N_S_clocks_S_pll_P_mul_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pll_P_mul_IDX_1 0
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, mul, 0) \
	fn(DT_N_S_clocks_S_pll, mul, 1)
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, mul, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll, mul, 1)
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, mul, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pll, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, mul, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_mul_LEN 2
#define DT_N_S_clocks_S_pll_P_mul_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status "disabled"
#define DT_N_S_clocks_S_pll_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pll_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pll_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pll_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pll_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pll_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, status, 0)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, status, 0)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_status_LEN 1
#define DT_N_S_clocks_S_pll_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll_P_compatible {"renesas,ra-cgc-pll"}
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0 "renesas,ra-cgc-pll"
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pll
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pll
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PLL
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, compatible, 0)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, compatible, 0)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll_P_wakeup_source 0
#define DT_N_S_clocks_S_pll_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clock-hoco
 *
 * Node identifier: DT_N_S_clocks_S_clock_hoco
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_hoco_PATH "/clocks/clock-hoco"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_hoco_FULL_NAME "clock-hoco"
#define DT_N_S_clocks_S_clock_hoco_FULL_NAME_UNQUOTED clock-hoco
#define DT_N_S_clocks_S_clock_hoco_FULL_NAME_TOKEN clock_hoco
#define DT_N_S_clocks_S_clock_hoco_FULL_NAME_UPPER_TOKEN CLOCK_HOCO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_hoco_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_hoco_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_hoco_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_hoco_FOREACH_NODELABEL(fn) fn(hoco)
#define DT_N_S_clocks_S_clock_hoco_FOREACH_NODELABEL_VARGS(fn, ...) fn(hoco, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_hoco_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_hoco_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_hoco_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clock_hoco_HASH Q14ul_XJDMA0IqDEOia_zfy7qvwRQiosuSAgJI4GhYA

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_hoco_ORD 12
#define DT_N_S_clocks_S_clock_hoco_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_hoco_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_hoco_SUPPORTS_ORDS \
	13, /* /clocks/pclkblock@40047000 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_hoco_EXISTS 1
#define DT_N_INST_0_fixed_clock DT_N_S_clocks_S_clock_hoco
#define DT_N_NODELABEL_hoco     DT_N_S_clocks_S_clock_hoco

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_hoco_REG_NUM 0
#define DT_N_S_clocks_S_clock_hoco_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_hoco_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_hoco_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_hoco_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_hoco_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clock_hoco_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_hoco_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_hoco_P_clock_frequency 48000000
#define DT_N_S_clocks_S_clock_hoco_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_status "okay"
#define DT_N_S_clocks_S_clock_hoco_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_clock_hoco_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_clock_hoco_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clock_hoco_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_clock_hoco_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_clock_hoco_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_hoco, status, 0)
#define DT_N_S_clocks_S_clock_hoco_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_hoco, status, 0)
#define DT_N_S_clocks_S_clock_hoco_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_hoco, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_hoco_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_hoco, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_hoco_P_status_LEN 1
#define DT_N_S_clocks_S_clock_hoco_P_status_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clock_hoco_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_hoco, compatible, 0)
#define DT_N_S_clocks_S_clock_hoco_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_hoco, compatible, 0)
#define DT_N_S_clocks_S_clock_hoco_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_hoco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_hoco_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_hoco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_hoco_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_hoco_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_hoco_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_hoco_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_hoco_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40047000
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40047000
 *
 * Binding (compatible = renesas,ra-cgc-pclk-block):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk-block.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40047000_PATH "/clocks/pclkblock@40047000"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40047000_FULL_NAME "pclkblock@40047000"
#define DT_N_S_clocks_S_pclkblock_40047000_FULL_NAME_UNQUOTED pclkblock@40047000
#define DT_N_S_clocks_S_pclkblock_40047000_FULL_NAME_TOKEN pclkblock_40047000
#define DT_N_S_clocks_S_pclkblock_40047000_FULL_NAME_UPPER_TOKEN PCLKBLOCK_40047000

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pclkblock_40047000_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40047000_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40047000_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40047000_FOREACH_NODELABEL(fn) fn(pclkblock)
#define DT_N_S_clocks_S_pclkblock_40047000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkblock, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40047000_CHILD_NUM 8
#define DT_N_S_clocks_S_pclkblock_40047000_CHILD_NUM_STATUS_OKAY 6
#define DT_N_S_clocks_S_pclkblock_40047000_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk) fn(DT_N_S_clocks_S_pclkblock_40047000_S_clkout) fn(DT_N_S_clocks_S_pclkblock_40047000_S_uclk)
#define DT_N_S_clocks_S_pclkblock_40047000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_clkout) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_uclk)
#define DT_N_S_clocks_S_pclkblock_40047000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_clkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_uclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_clkout, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_uclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk)
#define DT_N_S_clocks_S_pclkblock_40047000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk)
#define DT_N_S_clocks_S_pclkblock_40047000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40047000_HASH jU1LA1doutF3bz91evtkfFIjOz3f1vEK3_xJpMi0Uzw

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40047000_ORD 13
#define DT_N_S_clocks_S_pclkblock_40047000_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40047000_REQUIRES_ORDS \
	6, /* /clocks */ \
	12, /* /clocks/clock-hoco */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40047000_SUPPORTS_ORDS \
	14, /* /clocks/pclkblock@40047000/clkout */ \
	15, /* /clocks/pclkblock@40047000/fclk */ \
	16, /* /clocks/pclkblock@40047000/pclkc */ \
	38, /* /clocks/pclkblock@40047000/pclkd */ \
	45, /* /clocks/pclkblock@40047000/pclka */ \
	47, /* /clocks/pclkblock@40047000/pclkb */ \
	49, /* /clocks/pclkblock@40047000/iclk */ \
	119, /* /clocks/pclkblock@40047000/uclk */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40047000_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_pclk_block DT_N_S_clocks_S_pclkblock_40047000
#define DT_N_NODELABEL_pclkblock              DT_N_S_clocks_S_pclkblock_40047000

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40047000_REG_NUM 3
#define DT_N_S_clocks_S_pclkblock_40047000_REG_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_REG_IDX_0_VAL_ADDRESS 1074032640 /* 0x40047000 */
#define DT_N_S_clocks_S_pclkblock_40047000_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_clocks_S_pclkblock_40047000_REG_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_REG_IDX_1_VAL_ADDRESS 1074032644 /* 0x40047004 */
#define DT_N_S_clocks_S_pclkblock_40047000_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_clocks_S_pclkblock_40047000_REG_IDX_2_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_REG_IDX_2_VAL_ADDRESS 1074032648 /* 0x40047008 */
#define DT_N_S_clocks_S_pclkblock_40047000_REG_IDX_2_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_clocks_S_pclkblock_40047000_REG_NAME_MSTPB_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_REG_NAME_MSTPB_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40047000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40047000_REG_NAME_MSTPB_VAL_SIZE DT_N_S_clocks_S_pclkblock_40047000_REG_IDX_0_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40047000_REG_NAME_MSTPC_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_REG_NAME_MSTPC_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40047000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40047000_REG_NAME_MSTPC_VAL_SIZE DT_N_S_clocks_S_pclkblock_40047000_REG_IDX_1_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40047000_REG_NAME_MSTPD_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_REG_NAME_MSTPD_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40047000_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40047000_REG_NAME_MSTPD_VAL_SIZE DT_N_S_clocks_S_pclkblock_40047000_REG_IDX_2_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40047000_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40047000_COMPAT_MATCHES_renesas_ra_cgc_pclk_block 1
#define DT_N_S_clocks_S_pclkblock_40047000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40047000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_COMPAT_MODEL_IDX_0 "ra-cgc-pclk-block"
#define DT_N_S_clocks_S_pclkblock_40047000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40047000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40047000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_clocks_IDX_0_PH DT_N_S_clocks_S_clock_hoco
#define DT_N_S_clocks_S_pclkblock_40047000_P_clocks_IDX_0_FOREACH_CELL(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40047000_P_clocks_IDX_0_NUM_CELLS 0
#define DT_N_S_clocks_S_pclkblock_40047000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000, clocks, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000, clocks, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_P_clocks_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40047000_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40047000_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40047000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40047000_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40047000_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_pclkblock_40047000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_compatible {"renesas,ra-cgc-pclk-block"}
#define DT_N_S_clocks_S_pclkblock_40047000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_compatible_IDX_0 "renesas,ra-cgc-pclk-block"
#define DT_N_S_clocks_S_pclkblock_40047000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk-block
#define DT_N_S_clocks_S_pclkblock_40047000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk_block
#define DT_N_S_clocks_S_pclkblock_40047000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK_BLOCK
#define DT_N_S_clocks_S_pclkblock_40047000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg {1074032640 /* 0x40047000 */, 4 /* 0x4 */, 1074032644 /* 0x40047004 */, 4 /* 0x4 */, 1074032648 /* 0x40047008 */, 4 /* 0x4 */}
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_IDX_0 1074032640
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_IDX_1 4
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_IDX_2 1074032644
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_IDX_3 4
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_IDX_4_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_IDX_4 1074032648
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_IDX_5_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_IDX_5 4
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names {"MSTPB", "MSTPC", "MSTPD"}
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_IDX_0 "MSTPB"
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_IDX_0_STRING_UNQUOTED MSTPB
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_IDX_0_STRING_TOKEN MSTPB
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_IDX_0_STRING_UPPER_TOKEN MSTPB
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_IDX_1 "MSTPC"
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_IDX_1_STRING_UNQUOTED MSTPC
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_IDX_1_STRING_TOKEN MSTPC
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_IDX_1_STRING_UPPER_TOKEN MSTPC
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_IDX_2 "MSTPD"
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_IDX_2_STRING_UNQUOTED MSTPD
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_IDX_2_STRING_TOKEN MSTPD
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_IDX_2_STRING_UPPER_TOKEN MSTPD
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000, reg_names, 0) \
	fn(DT_N_S_clocks_S_pclkblock_40047000, reg_names, 1) \
	fn(DT_N_S_clocks_S_pclkblock_40047000, reg_names, 2)
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40047000, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40047000, reg_names, 2)
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pclkblock_40047000, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pclkblock_40047000, reg_names, 2, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40047000, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40047000, reg_names, 2, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_LEN 3
#define DT_N_S_clocks_S_pclkblock_40047000_P_reg_names_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40047000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40047000_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40047000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40047000/clkout
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40047000_S_clkout
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_PATH "/clocks/pclkblock@40047000/clkout"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_FULL_NAME "clkout"
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_FULL_NAME_UNQUOTED clkout
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_FULL_NAME_TOKEN clkout
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_FULL_NAME_UPPER_TOKEN CLKOUT

/* Node parent (/clocks/pclkblock@40047000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_PARENT DT_N_S_clocks_S_pclkblock_40047000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_FOREACH_NODELABEL(fn) fn(clkout)
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_FOREACH_NODELABEL_VARGS(fn, ...) fn(clkout, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40047000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_HASH FS2w2QqFVmEdv7GvuYIdZ2s_7YBdr7Q_PuRHiRhxz6c

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_ORD 14
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_REQUIRES_ORDS \
	13, /* /clocks/pclkblock@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_EXISTS 1
#define DT_N_INST_6_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40047000_S_clkout
#define DT_N_NODELABEL_clkout           DT_N_S_clocks_S_pclkblock_40047000_S_clkout

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_clkout, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_clkout, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_clkout, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_clkout, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_clkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_clkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_clkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_clkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_clkout_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40047000/fclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40047000_S_fclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_PATH "/clocks/pclkblock@40047000/fclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_FULL_NAME "fclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_FULL_NAME_UNQUOTED fclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_FULL_NAME_TOKEN fclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_FULL_NAME_UPPER_TOKEN FCLK

/* Node parent (/clocks/pclkblock@40047000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_PARENT DT_N_S_clocks_S_pclkblock_40047000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_FOREACH_NODELABEL(fn) fn(fclk)
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(fclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40047000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_HASH _ayfa3bVrNFIayKphemLqs_QB_9XeYf1rLZniOb5gKg

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_ORD 15
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_REQUIRES_ORDS \
	13, /* /clocks/pclkblock@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_EXISTS 1
#define DT_N_INST_5_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40047000_S_fclk
#define DT_N_NODELABEL_fclk             DT_N_S_clocks_S_pclkblock_40047000_S_fclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_div 2
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_fclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40047000/pclkc
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40047000_S_pclkc
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_PATH "/clocks/pclkblock@40047000/pclkc"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_FULL_NAME "pclkc"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_FULL_NAME_UNQUOTED pclkc
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_FULL_NAME_TOKEN pclkc
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_FULL_NAME_UPPER_TOKEN PCLKC

/* Node parent (/clocks/pclkblock@40047000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_PARENT DT_N_S_clocks_S_pclkblock_40047000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_FOREACH_NODELABEL(fn) fn(pclkc)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkc, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40047000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_HASH QHT9SK1xOc_C23AyPQJLIDkiuzdk3BD4CFAx_7CAMLc

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_ORD 16
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_REQUIRES_ORDS \
	13, /* /clocks/pclkblock@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_EXISTS 1
#define DT_N_INST_3_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40047000_S_pclkc
#define DT_N_NODELABEL_pclkc            DT_N_S_clocks_S_pclkblock_40047000_S_pclkc

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_div 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkc_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"
#define DT_N_S_cpus_FULL_NAME_UNQUOTED cpus
#define DT_N_S_cpus_FULL_NAME_TOKEN cpus
#define DT_N_S_cpus_FULL_NAME_UPPER_TOKEN CPUS

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 1
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_HASH iL3XRGZVvvtpNJqKV0_jvtuXF7m6kgky4nI2ifizwdg

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 17
#define DT_N_S_cpus_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	18, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m4):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m4.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UNQUOTED cpu@0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_TOKEN cpu_0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UPPER_TOKEN CPU_0

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 1
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_HASH Su0JBbOtM0QIxe_1ka2Xvgw4rk1QaIlMIj8Rp_v4yVQ

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 18
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	17, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	19, /* /cpus/cpu@0/mpu@e000ed90 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m4 DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m4 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m4"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m4"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m4"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m4
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m4
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M4
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/mpu@e000ed90
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
 *
 * Binding (compatible = arm,armv7m-mpu):
 *   $ZEPHYR_BASE/dts/bindings/mmu_mpu/arm,armv7m-mpu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PATH "/cpus/cpu@0/mpu@e000ed90"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME "mpu@e000ed90"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UNQUOTED mpu@e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_TOKEN mpu_e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UPPER_TOKEN MPU_E000ED90

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PARENT DT_N_S_cpus_S_cpu_0

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL(fn) fn(mpu)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL_VARGS(fn, ...) fn(mpu, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_HASH otj85KLBeEBY12eXojsCVZB1yE6Ww_J1xjGC9_C8_ok

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD 19
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REQUIRES_ORDS \
	18, /* /cpus/cpu@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_EXISTS 1
#define DT_N_INST_0_arm_armv7m_mpu DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_NODELABEL_mpu         DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_ADDRESS 3758157200 /* 0xe000ed90 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MATCHES_arm_armv7m_mpu 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0 "armv7m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg {3758157200 /* 0xe000ed90 */, 64 /* 0x40 */}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible {"arm,armv7m-mpu"}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0 "arm,armv7m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UNQUOTED arm,armv7m-mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_TOKEN arm_armv7m_mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV7M_MPU
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"
#define DT_N_S_soc_FULL_NAME_UNQUOTED soc
#define DT_N_S_soc_FULL_NAME_TOKEN soc
#define DT_N_S_soc_FULL_NAME_UPPER_TOKEN SOC

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 58
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 24
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_elc_40041000) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc_S_gpio_40040000) fn(DT_N_S_soc_S_gpio_40040020) fn(DT_N_S_soc_S_gpio_40040040) fn(DT_N_S_soc_S_gpio_40040060) fn(DT_N_S_soc_S_gpio_40040080) fn(DT_N_S_soc_S_gpio_40040120) fn(DT_N_S_soc_S_dma_40005000) fn(DT_N_S_soc_S_pin_controller_40040800) fn(DT_N_S_soc_S_sci0_40070000) fn(DT_N_S_soc_S_sci1_40070020) fn(DT_N_S_soc_S_sci9_40070120) fn(DT_N_S_soc_S_spi_40072000) fn(DT_N_S_soc_S_spi_40072100) fn(DT_N_S_soc_S_agt_40084000) fn(DT_N_S_soc_S_agt_40084100) fn(DT_N_S_soc_S_adc_4005c000) fn(DT_N_S_soc_S_dac_global_4005e000) fn(DT_N_S_soc_S_crc_40074000) fn(DT_N_S_soc_S_iic0_40053000) fn(DT_N_S_soc_S_iic1_40053100) fn(DT_N_S_soc_S_usbfs_40090000) fn(DT_N_S_soc_S_external_interrupt_40006000) fn(DT_N_S_soc_S_external_interrupt_40006001) fn(DT_N_S_soc_S_external_interrupt_40006002) fn(DT_N_S_soc_S_external_interrupt_40006003) fn(DT_N_S_soc_S_external_interrupt_40006004) fn(DT_N_S_soc_S_external_interrupt_40006006) fn(DT_N_S_soc_S_external_interrupt_40006007) fn(DT_N_S_soc_S_external_interrupt_40006009) fn(DT_N_S_soc_S_external_interrupt_4000600b) fn(DT_N_S_soc_S_external_interrupt_4000600e) fn(DT_N_S_soc_S_external_interrupt_4000600f) fn(DT_N_S_soc_S_pwm0_40078000) fn(DT_N_S_soc_S_pwm1_40078100) fn(DT_N_S_soc_S_pwm2_40078200) fn(DT_N_S_soc_S_pwm3_40078300) fn(DT_N_S_soc_S_pwm4_40078400) fn(DT_N_S_soc_S_pwm5_40078500) fn(DT_N_S_soc_S_wdt_40044200) fn(DT_N_S_soc_S_ctsua_40081000) fn(DT_N_S_soc_S_option_setting_ofs0_400) fn(DT_N_S_soc_S_option_setting_ofs1_404) fn(DT_N_S_soc_S_option_setting_secmpu_408) fn(DT_N_S_soc_S_option_setting_osis_1010018) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_sci2_40070040) fn(DT_N_S_soc_S_external_interrupt_40006005) fn(DT_N_S_soc_S_external_interrupt_40006008) fn(DT_N_S_soc_S_external_interrupt_4000600a) fn(DT_N_S_soc_S_external_interrupt_4000600c) fn(DT_N_S_soc_S_trng) fn(DT_N_S_soc_S_pwm6_40078600) fn(DT_N_S_soc_S_pwm7_40078700)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_elc_40041000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040020) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040040) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040060) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040080) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040120) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40005000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci0_40070000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci1_40070020) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40070120) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40072000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40072100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_40084000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_40084100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_4005c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_global_4005e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_crc_40074000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic0_40053000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic1_40053100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbfs_40090000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006001) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006002) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006003) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006004) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006006) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006007) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006009) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600b) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600e) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600f) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm0_40078000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm1_40078100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm2_40078200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm3_40078300) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm4_40078400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm5_40078500) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_wdt_40044200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ctsua_40081000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs0_400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs1_404) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_secmpu_408) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_osis_1010018) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci2_40070040) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006005) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006008) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600a) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm6_40078600) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm7_40078700)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_elc_40041000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040060, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040120, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40005000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40070000, __VA_ARGS__) fn(DT_N_S_soc_S_sci1_40070020, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40070120, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40072000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40072100, __VA_ARGS__) fn(DT_N_S_soc_S_agt_40084000, __VA_ARGS__) fn(DT_N_S_soc_S_agt_40084100, __VA_ARGS__) fn(DT_N_S_soc_S_adc_4005c000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_global_4005e000, __VA_ARGS__) fn(DT_N_S_soc_S_crc_40074000, __VA_ARGS__) fn(DT_N_S_soc_S_iic0_40053000, __VA_ARGS__) fn(DT_N_S_soc_S_iic1_40053100, __VA_ARGS__) fn(DT_N_S_soc_S_usbfs_40090000, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006001, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006002, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006003, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006004, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006006, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006007, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006009, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600b, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600e, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600f, __VA_ARGS__) fn(DT_N_S_soc_S_pwm0_40078000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm1_40078100, __VA_ARGS__) fn(DT_N_S_soc_S_pwm2_40078200, __VA_ARGS__) fn(DT_N_S_soc_S_pwm3_40078300, __VA_ARGS__) fn(DT_N_S_soc_S_pwm4_40078400, __VA_ARGS__) fn(DT_N_S_soc_S_pwm5_40078500, __VA_ARGS__) fn(DT_N_S_soc_S_wdt_40044200, __VA_ARGS__) fn(DT_N_S_soc_S_ctsua_40081000, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs0_400, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs1_404, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_secmpu_408, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_osis_1010018, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40070040, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006005, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006008, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600a, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600c, __VA_ARGS__) fn(DT_N_S_soc_S_trng, __VA_ARGS__) fn(DT_N_S_soc_S_pwm6_40078600, __VA_ARGS__) fn(DT_N_S_soc_S_pwm7_40078700, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_elc_40041000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040020, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040040, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040060, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040080, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040120, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40005000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci0_40070000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci1_40070020, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40070120, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40072000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40072100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_40084000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_40084100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_4005c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_global_4005e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_crc_40074000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic0_40053000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic1_40053100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbfs_40090000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006001, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006002, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006003, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006004, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006006, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006007, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006009, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600b, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600e, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600f, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm0_40078000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm1_40078100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm2_40078200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm3_40078300, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm4_40078400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm5_40078500, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_wdt_40044200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ctsua_40081000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs0_400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs1_404, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_secmpu_408, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_osis_1010018, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci2_40070040, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006005, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006008, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600a, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm6_40078600, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm7_40078700, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc_S_gpio_40040000) fn(DT_N_S_soc_S_gpio_40040020) fn(DT_N_S_soc_S_gpio_40040060) fn(DT_N_S_soc_S_gpio_40040080) fn(DT_N_S_soc_S_pin_controller_40040800) fn(DT_N_S_soc_S_spi_40072000) fn(DT_N_S_soc_S_adc_4005c000) fn(DT_N_S_soc_S_dac_global_4005e000) fn(DT_N_S_soc_S_iic0_40053000) fn(DT_N_S_soc_S_iic1_40053100) fn(DT_N_S_soc_S_external_interrupt_40006000) fn(DT_N_S_soc_S_external_interrupt_40006001) fn(DT_N_S_soc_S_option_setting_ofs0_400) fn(DT_N_S_soc_S_option_setting_ofs1_404) fn(DT_N_S_soc_S_option_setting_secmpu_408) fn(DT_N_S_soc_S_option_setting_osis_1010018) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_sci2_40070040) fn(DT_N_S_soc_S_trng) fn(DT_N_S_soc_S_pwm7_40078700)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040020) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040060) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040080) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40072000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_4005c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_global_4005e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic0_40053000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic1_40053100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006001) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs0_400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs1_404) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_secmpu_408) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_osis_1010018) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci2_40070040) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm7_40078700)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040060, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040080, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40072000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_4005c000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_global_4005e000, __VA_ARGS__) fn(DT_N_S_soc_S_iic0_40053000, __VA_ARGS__) fn(DT_N_S_soc_S_iic1_40053100, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006001, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs0_400, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs1_404, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_secmpu_408, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_osis_1010018, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40070040, __VA_ARGS__) fn(DT_N_S_soc_S_trng, __VA_ARGS__) fn(DT_N_S_soc_S_pwm7_40078700, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040020, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040060, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40040080, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40072000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_4005c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_global_4005e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic0_40053000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic1_40053100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006001, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs0_400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs1_404, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_secmpu_408, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_osis_1010018, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci2_40070040, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm7_40078700, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_HASH DcVqqq9YzG86l3_Hk7pNncUh2rnHG8USjbVY6wBdFts

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 20
#define DT_N_S_soc_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	21, /* /soc/external-interrupt@40006002 */ \
	22, /* /soc/external-interrupt@40006003 */ \
	23, /* /soc/external-interrupt@40006006 */ \
	24, /* /soc/external-interrupt@40006007 */ \
	25, /* /soc/external-interrupt@4000600a */ \
	26, /* /soc/external-interrupt@4000600f */ \
	27, /* /soc/gpio@40040000 */ \
	28, /* /soc/interrupt-controller@e000e100 */ \
	29, /* /soc/external-interrupt@40006000 */ \
	30, /* /soc/external-interrupt@40006001 */ \
	31, /* /soc/external-interrupt@40006004 */ \
	32, /* /soc/gpio@40040020 */ \
	39, /* /soc/pwm2@40078200 */ \
	42, /* /soc/pin-controller@40040800 */ \
	44, /* /soc/adc@4005c000 */ \
	46, /* /soc/crc@40074000 */ \
	48, /* /soc/ctsua@40081000 */ \
	50, /* /soc/dma@40005000 */ \
	51, /* /soc/elc@40041000 */ \
	52, /* /soc/external-interrupt@4000600b */ \
	53, /* /soc/external-interrupt@4000600c */ \
	54, /* /soc/external-interrupt@4000600e */ \
	55, /* /soc/gpio@40040040 */ \
	56, /* /soc/external-interrupt@40006005 */ \
	57, /* /soc/external-interrupt@40006008 */ \
	58, /* /soc/external-interrupt@40006009 */ \
	59, /* /soc/gpio@40040060 */ \
	60, /* /soc/gpio@40040080 */ \
	61, /* /soc/gpio@40040120 */ \
	63, /* /soc/iic0@40053000 */ \
	65, /* /soc/iic1@40053100 */ \
	66, /* /soc/memory@20000000 */ \
	67, /* /soc/option-setting-ofs0@400 */ \
	68, /* /soc/option-setting-ofs1@404 */ \
	69, /* /soc/option-setting-osis@1010018 */ \
	70, /* /soc/option-setting-secmpu@408 */ \
	71, /* /soc/pwm0@40078000 */ \
	72, /* /soc/pwm1@40078100 */ \
	73, /* /soc/pwm3@40078300 */ \
	74, /* /soc/pwm4@40078400 */ \
	75, /* /soc/pwm5@40078500 */ \
	76, /* /soc/pwm6@40078600 */ \
	78, /* /soc/pwm7@40078700 */ \
	80, /* /soc/spi@40072000 */ \
	81, /* /soc/spi@40072100 */ \
	82, /* /soc/system@4001e000 */ \
	83, /* /soc/timer@e000e010 */ \
	84, /* /soc/trng */ \
	85, /* /soc/wdt@40044200 */ \
	86, /* /soc/agt@40084000 */ \
	88, /* /soc/agt@40084100 */ \
	90, /* /soc/dac_global@4005e000 */ \
	92, /* /soc/flash-controller@407e0000 */ \
	106, /* /soc/sci0@40070000 */ \
	109, /* /soc/sci1@40070020 */ \
	112, /* /soc/sci2@40070040 */ \
	115, /* /soc/sci9@40070120 */ \
	120, /* /soc/usbfs@40090000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006002
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006002
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006002_PATH "/soc/external-interrupt@40006002"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006002_FULL_NAME "external-interrupt@40006002"
#define DT_N_S_soc_S_external_interrupt_40006002_FULL_NAME_UNQUOTED external-interrupt@40006002
#define DT_N_S_soc_S_external_interrupt_40006002_FULL_NAME_TOKEN external_interrupt_40006002
#define DT_N_S_soc_S_external_interrupt_40006002_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006002

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006002_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006002_CHILD_IDX 28

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006002_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_NODELABEL(fn) fn(port_irq2)
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq2, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006002_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006002_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006002_HASH t0KRaatL4jucAj6fIcdff56EGqFNvJ33pSXpgESB8E8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006002_ORD 21
#define DT_N_S_soc_S_external_interrupt_40006002_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006002_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006002_SUPPORTS_ORDS \
	27, /* /soc/gpio@40040000 */ \
	32, /* /soc/gpio@40040020 */ \
	55, /* /soc/gpio@40040040 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006002_EXISTS 1
#define DT_N_INST_2_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_NODELABEL_port_irq2                  DT_N_S_soc_S_external_interrupt_40006002

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006002_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006002_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_REG_IDX_0_VAL_ADDRESS 1073766402 /* 0x40006002 */
#define DT_N_S_soc_S_external_interrupt_40006002_REG_IDX_0_VAL_SIZE 1 /* 0x1 */
#define DT_N_S_soc_S_external_interrupt_40006002_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006002_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006002_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006002_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006002_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006002_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006002_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006002_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg {1073766402 /* 0x40006002 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg_IDX_0 1073766402
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_channel 2
#define DT_N_S_soc_S_external_interrupt_40006002_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_sample_clock_div_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006002, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006002, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006002, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006002, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006002, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006002, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006002, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006002, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006002_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006002_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006002_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006003
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006003
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006003_PATH "/soc/external-interrupt@40006003"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006003_FULL_NAME "external-interrupt@40006003"
#define DT_N_S_soc_S_external_interrupt_40006003_FULL_NAME_UNQUOTED external-interrupt@40006003
#define DT_N_S_soc_S_external_interrupt_40006003_FULL_NAME_TOKEN external_interrupt_40006003
#define DT_N_S_soc_S_external_interrupt_40006003_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006003

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006003_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006003_CHILD_IDX 29

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006003_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_NODELABEL(fn) fn(port_irq3)
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq3, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006003_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006003_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006003_HASH tEI9jOltLEUdjq_5kszXq6r7xiLYIfEu_RzaapYnlt8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006003_ORD 22
#define DT_N_S_soc_S_external_interrupt_40006003_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006003_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006003_SUPPORTS_ORDS \
	27, /* /soc/gpio@40040000 */ \
	32, /* /soc/gpio@40040020 */ \
	55, /* /soc/gpio@40040040 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006003_EXISTS 1
#define DT_N_INST_3_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_NODELABEL_port_irq3                  DT_N_S_soc_S_external_interrupt_40006003

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006003_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006003_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_REG_IDX_0_VAL_ADDRESS 1073766403 /* 0x40006003 */
#define DT_N_S_soc_S_external_interrupt_40006003_REG_IDX_0_VAL_SIZE 1 /* 0x1 */
#define DT_N_S_soc_S_external_interrupt_40006003_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006003_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006003_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006003_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006003_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006003_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006003_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006003_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg {1073766403 /* 0x40006003 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg_IDX_0 1073766403
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_channel 3
#define DT_N_S_soc_S_external_interrupt_40006003_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_sample_clock_div_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006003, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006003, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006003, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006003, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006003, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006003, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006003, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006003, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006003_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006003_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006003_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006006
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006006
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006006_PATH "/soc/external-interrupt@40006006"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006006_FULL_NAME "external-interrupt@40006006"
#define DT_N_S_soc_S_external_interrupt_40006006_FULL_NAME_UNQUOTED external-interrupt@40006006
#define DT_N_S_soc_S_external_interrupt_40006006_FULL_NAME_TOKEN external_interrupt_40006006
#define DT_N_S_soc_S_external_interrupt_40006006_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006006

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006006_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006006_CHILD_IDX 31

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006006_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_NODELABEL(fn) fn(port_irq6)
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq6, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006006_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006006_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006006_HASH 4eMdp3gb5amI619oQWl_1kfgBALdJ_8I0wLPgz_iVRs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006006_ORD 23
#define DT_N_S_soc_S_external_interrupt_40006006_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006006_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006006_SUPPORTS_ORDS \
	27, /* /soc/gpio@40040000 */ \
	59, /* /soc/gpio@40040060 */ \
	60, /* /soc/gpio@40040080 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006006_EXISTS 1
#define DT_N_INST_5_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_NODELABEL_port_irq6                  DT_N_S_soc_S_external_interrupt_40006006

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006006_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006006_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_REG_IDX_0_VAL_ADDRESS 1073766406 /* 0x40006006 */
#define DT_N_S_soc_S_external_interrupt_40006006_REG_IDX_0_VAL_SIZE 1 /* 0x1 */
#define DT_N_S_soc_S_external_interrupt_40006006_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006006_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006006_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006006_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006006_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006006_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006006_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006006_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg {1073766406 /* 0x40006006 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg_IDX_0 1073766406
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_channel 6
#define DT_N_S_soc_S_external_interrupt_40006006_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_sample_clock_div_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006006, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006006, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006006, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006006, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006006, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006006, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006006, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006006, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006006_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006006_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006006_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006007
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006007
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006007_PATH "/soc/external-interrupt@40006007"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006007_FULL_NAME "external-interrupt@40006007"
#define DT_N_S_soc_S_external_interrupt_40006007_FULL_NAME_UNQUOTED external-interrupt@40006007
#define DT_N_S_soc_S_external_interrupt_40006007_FULL_NAME_TOKEN external_interrupt_40006007
#define DT_N_S_soc_S_external_interrupt_40006007_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006007

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006007_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006007_CHILD_IDX 32

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006007_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_NODELABEL(fn) fn(port_irq7)
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq7, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006007_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006007_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006007_HASH ZXaoE15HikaM4pDzUECnTeOQebC93Z6c_BT3jbPjn3w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006007_ORD 24
#define DT_N_S_soc_S_external_interrupt_40006007_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006007_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006007_SUPPORTS_ORDS \
	27, /* /soc/gpio@40040000 */ \
	60, /* /soc/gpio@40040080 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006007_EXISTS 1
#define DT_N_INST_6_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_NODELABEL_port_irq7                  DT_N_S_soc_S_external_interrupt_40006007

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006007_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006007_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_REG_IDX_0_VAL_ADDRESS 1073766407 /* 0x40006007 */
#define DT_N_S_soc_S_external_interrupt_40006007_REG_IDX_0_VAL_SIZE 1 /* 0x1 */
#define DT_N_S_soc_S_external_interrupt_40006007_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006007_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006007_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006007_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006007_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006007_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006007_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006007_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg {1073766407 /* 0x40006007 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg_IDX_0 1073766407
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_channel 7
#define DT_N_S_soc_S_external_interrupt_40006007_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_sample_clock_div_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006007, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006007, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006007, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006007, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006007, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006007, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006007, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006007, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006007_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006007_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006007_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@4000600a
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_4000600a
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_4000600a_PATH "/soc/external-interrupt@4000600a"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_4000600a_FULL_NAME "external-interrupt@4000600a"
#define DT_N_S_soc_S_external_interrupt_4000600a_FULL_NAME_UNQUOTED external-interrupt@4000600a
#define DT_N_S_soc_S_external_interrupt_4000600a_FULL_NAME_TOKEN external_interrupt_4000600a
#define DT_N_S_soc_S_external_interrupt_4000600a_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_4000600A

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_4000600a_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_4000600a_CHILD_IDX 53

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_4000600a_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_NODELABEL(fn) fn(port_irq10)
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq10, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_4000600a_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600a_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_4000600a_HASH nLnkf_WOSPuRwB4m5VIIoCWc3FDyC7uFWMjG13d9rMg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_4000600a_ORD 25
#define DT_N_S_soc_S_external_interrupt_4000600a_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_4000600a_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_4000600a_SUPPORTS_ORDS \
	27, /* /soc/gpio@40040000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_4000600a_EXISTS 1
#define DT_N_INST_13_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_4000600a
#define DT_N_NODELABEL_port_irq10                  DT_N_S_soc_S_external_interrupt_4000600a

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_4000600a_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600a_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_REG_IDX_0_VAL_ADDRESS 1073766410 /* 0x4000600a */
#define DT_N_S_soc_S_external_interrupt_4000600a_REG_IDX_0_VAL_SIZE 1 /* 0x1 */
#define DT_N_S_soc_S_external_interrupt_4000600a_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600a_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600a_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_4000600a_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_4000600a_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_4000600a_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600a_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_4000600a_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg {1073766410 /* 0x4000600a */, 1 /* 0x1 */}
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg_IDX_0 1073766410
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_channel 10
#define DT_N_S_soc_S_external_interrupt_4000600a_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_sample_clock_div_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600a, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600a, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600a, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600a, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600a, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600a, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600a, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600a, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_4000600a_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_4000600a_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_4000600a_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@4000600f
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_4000600f
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_4000600f_PATH "/soc/external-interrupt@4000600f"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_4000600f_FULL_NAME "external-interrupt@4000600f"
#define DT_N_S_soc_S_external_interrupt_4000600f_FULL_NAME_UNQUOTED external-interrupt@4000600f
#define DT_N_S_soc_S_external_interrupt_4000600f_FULL_NAME_TOKEN external_interrupt_4000600f
#define DT_N_S_soc_S_external_interrupt_4000600f_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_4000600F

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_4000600f_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_4000600f_CHILD_IDX 36

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_4000600f_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_NODELABEL(fn) fn(port_irq15)
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq15, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_4000600f_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600f_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_4000600f_HASH GD5bUMUleNyEOfFZemu8Ua5uXY8Wv1VIYLPsExwEAs4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_4000600f_ORD 26
#define DT_N_S_soc_S_external_interrupt_4000600f_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_4000600f_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_4000600f_SUPPORTS_ORDS \
	27, /* /soc/gpio@40040000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_4000600f_EXISTS 1
#define DT_N_INST_10_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_4000600f
#define DT_N_NODELABEL_port_irq15                  DT_N_S_soc_S_external_interrupt_4000600f

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_4000600f_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600f_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_REG_IDX_0_VAL_ADDRESS 1073766415 /* 0x4000600f */
#define DT_N_S_soc_S_external_interrupt_4000600f_REG_IDX_0_VAL_SIZE 1 /* 0x1 */
#define DT_N_S_soc_S_external_interrupt_4000600f_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600f_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600f_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_4000600f_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_4000600f_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_4000600f_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600f_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_4000600f_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg {1073766415 /* 0x4000600f */, 1 /* 0x1 */}
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg_IDX_0 1073766415
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_channel 15
#define DT_N_S_soc_S_external_interrupt_4000600f_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_sample_clock_div_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600f, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600f, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600f, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600f, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600f, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600f, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600f, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600f, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_4000600f_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_4000600f_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_4000600f_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40040000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40040000
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40040000_PATH "/soc/gpio@40040000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40040000_FULL_NAME "gpio@40040000"
#define DT_N_S_soc_S_gpio_40040000_FULL_NAME_UNQUOTED gpio@40040000
#define DT_N_S_soc_S_gpio_40040000_FULL_NAME_TOKEN gpio_40040000
#define DT_N_S_soc_S_gpio_40040000_FULL_NAME_UPPER_TOKEN GPIO_40040000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40040000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40040000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40040000_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40040000_FOREACH_NODELABEL(fn) fn(ioport0)
#define DT_N_S_soc_S_gpio_40040000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40040000_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40040000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40040000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40040000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40040000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40040000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40040000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40040000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40040000_HASH nrzO__9SiEmwsR_CAgTHZe0UKHpEyR_5_GlWa3PP38E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40040000_ORD 27
#define DT_N_S_soc_S_gpio_40040000_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40040000_REQUIRES_ORDS \
	20, /* /soc */ \
	21, /* /soc/external-interrupt@40006002 */ \
	22, /* /soc/external-interrupt@40006003 */ \
	23, /* /soc/external-interrupt@40006006 */ \
	24, /* /soc/external-interrupt@40006007 */ \
	25, /* /soc/external-interrupt@4000600a */ \
	26, /* /soc/external-interrupt@4000600f */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40040000_SUPPORTS_ORDS \
	33, /* /leds */ \
	35, /* /leds/led_matrix_1 */ \
	36, /* /leds/led_matrix_2 */ \
	37, /* /leds/led_matrix_3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40040000_EXISTS 1
#define DT_N_INST_0_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40040000
#define DT_N_NODELABEL_ioport0             DT_N_S_soc_S_gpio_40040000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40040000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40040000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_REG_IDX_0_VAL_ADDRESS 1074003968 /* 0x40040000 */
#define DT_N_S_soc_S_gpio_40040000_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40040000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40040000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40040000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40040000_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40040000_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40040000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40040000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40040000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40040000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40040000_P_reg {1074003968 /* 0x40040000 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40040000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_reg_IDX_0 1074003968
#define DT_N_S_soc_S_gpio_40040000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40040000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port 0
#define DT_N_S_soc_S_gpio_40040000_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_0_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_0_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_0_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_0_NAME "port-irq2"
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq2_IDX 0
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq2_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq2_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq2_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq2_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq2_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_1_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_1_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_1_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_1_NAME "port-irq3"
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq3_IDX 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq3_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq3_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq3_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq3_PH DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq3_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_2_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_2_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_2_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_2_NAME "port-irq6"
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq6_IDX 2
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq6_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq6_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq6_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq6_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq6_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_3_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_3_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_3_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_3_NAME "port-irq7"
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq7_IDX 3
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq7_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq7_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq7_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq7_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq7_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_4_PH DT_N_S_soc_S_external_interrupt_4000600a
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_4_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_4_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_4_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_4_NAME "port-irq10"
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq10_IDX 4
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq10_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq10_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq10_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq10_PH DT_N_S_soc_S_external_interrupt_4000600a
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq10_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_5_PH DT_N_S_soc_S_external_interrupt_4000600f
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_5_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_5_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_5_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_IDX_5_NAME "port-irq15"
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq15_IDX 5
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq15_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq15_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq15_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq15_PH DT_N_S_soc_S_external_interrupt_4000600f
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_NAME_port_irq15_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 3) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 4) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 5)
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 5)
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 5, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irqs, 5, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_LEN 6
#define DT_N_S_soc_S_gpio_40040000_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names {"port-irq2", "port-irq3", "port-irq6", "port-irq7", "port-irq10", "port-irq15"}
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_0 "port-irq2"
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq2
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_0_STRING_TOKEN port_irq2
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ2
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_1 "port-irq3"
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq3
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_1_STRING_TOKEN port_irq3
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ3
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_2 "port-irq6"
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq6
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_2_STRING_TOKEN port_irq6
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ6
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_3 "port-irq7"
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq7
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_3_STRING_TOKEN port_irq7
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ7
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_4 "port-irq10"
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_4_STRING_UNQUOTED port-irq10
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_4_STRING_TOKEN port_irq10
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_4_STRING_UPPER_TOKEN PORT_IRQ10
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_5 "port-irq15"
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_5_STRING_UNQUOTED port-irq15
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_5_STRING_TOKEN port_irq15
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_IDX_5_STRING_UPPER_TOKEN PORT_IRQ15
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 3) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 4) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 5)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 5)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 5, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq_names, 5, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_LEN 6
#define DT_N_S_soc_S_gpio_40040000_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq2_pins {2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_40040000_P_port_irq2_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq2_pins_IDX_0 2
#define DT_N_S_soc_S_gpio_40040000_P_port_irq2_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040000, port_irq2_pins, 0)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040000, port_irq2_pins, 0)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq2_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040000, port_irq2_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040000, port_irq2_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq2_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq2_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq3_pins {4 /* 0x4 */}
#define DT_N_S_soc_S_gpio_40040000_P_port_irq3_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq3_pins_IDX_0 4
#define DT_N_S_soc_S_gpio_40040000_P_port_irq3_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040000, port_irq3_pins, 0)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq3_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040000, port_irq3_pins, 0)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq3_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040000, port_irq3_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq3_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040000, port_irq3_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq3_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq3_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq6_pins {0 /* 0x0 */}
#define DT_N_S_soc_S_gpio_40040000_P_port_irq6_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq6_pins_IDX_0 0
#define DT_N_S_soc_S_gpio_40040000_P_port_irq6_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040000, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040000, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq6_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040000, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040000, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq6_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq6_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq7_pins {1 /* 0x1 */, 15 /* 0xf */}
#define DT_N_S_soc_S_gpio_40040000_P_port_irq7_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq7_pins_IDX_0 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq7_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq7_pins_IDX_1 15
#define DT_N_S_soc_S_gpio_40040000_P_port_irq7_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040000, port_irq7_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq7_pins, 1)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040000, port_irq7_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq7_pins, 1)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq7_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040000, port_irq7_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq7_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040000, port_irq7_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040000, port_irq7_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq7_pins_LEN 2
#define DT_N_S_soc_S_gpio_40040000_P_port_irq7_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq10_pins {5 /* 0x5 */}
#define DT_N_S_soc_S_gpio_40040000_P_port_irq10_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq10_pins_IDX_0 5
#define DT_N_S_soc_S_gpio_40040000_P_port_irq10_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040000, port_irq10_pins, 0)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq10_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040000, port_irq10_pins, 0)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq10_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040000, port_irq10_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq10_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040000, port_irq10_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq10_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq10_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq15_pins {11 /* 0xb */}
#define DT_N_S_soc_S_gpio_40040000_P_port_irq15_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq15_pins_IDX_0 11
#define DT_N_S_soc_S_gpio_40040000_P_port_irq15_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040000, port_irq15_pins, 0)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq15_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040000, port_irq15_pins, 0)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq15_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040000, port_irq15_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq15_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040000, port_irq15_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_port_irq15_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040000_P_port_irq15_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40040000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_ngpios 16
#define DT_N_S_soc_S_gpio_40040000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_status "okay"
#define DT_N_S_soc_S_gpio_40040000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40040000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40040000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40040000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40040000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_gpio_40040000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040000, status, 0)
#define DT_N_S_soc_S_gpio_40040000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040000, status, 0)
#define DT_N_S_soc_S_gpio_40040000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40040000_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40040000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40040000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40040000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40040000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40040000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040000, compatible, 0)
#define DT_N_S_soc_S_gpio_40040000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040000, compatible, 0)
#define DT_N_S_soc_S_gpio_40040000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40040000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40040000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40040000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40040000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40040000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UNQUOTED interrupt-controller@e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_TOKEN interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_E000E100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL(fn) fn(nvic)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(nvic, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_HASH MNKByYDCdVxyLwiy4A_bv2jZfVhfDT01mZ2_1uEhUYQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 28
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	29, /* /soc/external-interrupt@40006000 */ \
	30, /* /soc/external-interrupt@40006001 */ \
	44, /* /soc/adc@4005c000 */ \
	63, /* /soc/iic0@40053000 */ \
	65, /* /soc/iic1@40053100 */ \
	78, /* /soc/pwm7@40078700 */ \
	80, /* /soc/spi@40072000 */ \
	81, /* /soc/spi@40072100 */ \
	92, /* /soc/flash-controller@407e0000 */ \
	106, /* /soc/sci0@40070000 */ \
	109, /* /soc/sci1@40070020 */ \
	112, /* /soc/sci2@40070040 */ \
	120, /* /soc/usbfs@40090000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v7m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v7m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 4
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v7m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v7m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v7m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V7M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006000
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006000
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006000_PATH "/soc/external-interrupt@40006000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006000_FULL_NAME "external-interrupt@40006000"
#define DT_N_S_soc_S_external_interrupt_40006000_FULL_NAME_UNQUOTED external-interrupt@40006000
#define DT_N_S_soc_S_external_interrupt_40006000_FULL_NAME_TOKEN external_interrupt_40006000
#define DT_N_S_soc_S_external_interrupt_40006000_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006000_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006000_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_NODELABEL(fn) fn(port_irq0)
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006000_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006000_HASH _JguhCipNqxbSf8Vxnc3v8DEXbXTHAF6iRtpR1pV3xQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006000_ORD 29
#define DT_N_S_soc_S_external_interrupt_40006000_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006000_REQUIRES_ORDS \
	20, /* /soc */ \
	28, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006000_SUPPORTS_ORDS \
	32, /* /soc/gpio@40040020 */ \
	55, /* /soc/gpio@40040040 */ \
	60, /* /soc/gpio@40040080 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006000_EXISTS 1
#define DT_N_INST_0_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_NODELABEL_port_irq0                  DT_N_S_soc_S_external_interrupt_40006000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006000_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_REG_IDX_0_VAL_ADDRESS 1073766400 /* 0x40006000 */
#define DT_N_S_soc_S_external_interrupt_40006000_REG_IDX_0_VAL_SIZE 1 /* 0x1 */
#define DT_N_S_soc_S_external_interrupt_40006000_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006000_IRQ_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_IRQ_IDX_0_VAL_irq 27
#define DT_N_S_soc_S_external_interrupt_40006000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_IRQ_IDX_0_VAL_priority 12
#define DT_N_S_soc_S_external_interrupt_40006000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_external_interrupt_40006000_IRQ_LEVEL 1
#define DT_N_S_soc_S_external_interrupt_40006000_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006000_P_interrupts {27 /* 0x1b */, 12 /* 0xc */}
#define DT_N_S_soc_S_external_interrupt_40006000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_interrupts_IDX_0 27
#define DT_N_S_soc_S_external_interrupt_40006000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_interrupts_IDX_1 12
#define DT_N_S_soc_S_external_interrupt_40006000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg {1073766400 /* 0x40006000 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg_IDX_0 1073766400
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_channel 0
#define DT_N_S_soc_S_external_interrupt_40006000_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_sample_clock_div_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_status "okay"
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006000, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006000, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006000, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006000, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006001
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006001
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006001_PATH "/soc/external-interrupt@40006001"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006001_FULL_NAME "external-interrupt@40006001"
#define DT_N_S_soc_S_external_interrupt_40006001_FULL_NAME_UNQUOTED external-interrupt@40006001
#define DT_N_S_soc_S_external_interrupt_40006001_FULL_NAME_TOKEN external_interrupt_40006001
#define DT_N_S_soc_S_external_interrupt_40006001_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006001

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006001_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006001_CHILD_IDX 27

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006001_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_NODELABEL(fn) fn(port_irq1)
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq1, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006001_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006001_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006001_HASH 8q6E1Gh7Xz_wRoERBgd3GK_ob9OIH8sW5Isrq_the34

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006001_ORD 30
#define DT_N_S_soc_S_external_interrupt_40006001_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006001_REQUIRES_ORDS \
	20, /* /soc */ \
	28, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006001_SUPPORTS_ORDS \
	32, /* /soc/gpio@40040020 */ \
	55, /* /soc/gpio@40040040 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006001_EXISTS 1
#define DT_N_INST_1_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_NODELABEL_port_irq1                  DT_N_S_soc_S_external_interrupt_40006001

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006001_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006001_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_REG_IDX_0_VAL_ADDRESS 1073766401 /* 0x40006001 */
#define DT_N_S_soc_S_external_interrupt_40006001_REG_IDX_0_VAL_SIZE 1 /* 0x1 */
#define DT_N_S_soc_S_external_interrupt_40006001_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006001_IRQ_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006001_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_IRQ_IDX_0_VAL_irq 28
#define DT_N_S_soc_S_external_interrupt_40006001_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_IRQ_IDX_0_VAL_priority 12
#define DT_N_S_soc_S_external_interrupt_40006001_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_external_interrupt_40006001_IRQ_LEVEL 1
#define DT_N_S_soc_S_external_interrupt_40006001_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006001_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006001_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006001_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006001_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006001_P_interrupts {28 /* 0x1c */, 12 /* 0xc */}
#define DT_N_S_soc_S_external_interrupt_40006001_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_interrupts_IDX_0 28
#define DT_N_S_soc_S_external_interrupt_40006001_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_interrupts_IDX_1 12
#define DT_N_S_soc_S_external_interrupt_40006001_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg {1073766401 /* 0x40006001 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg_IDX_0 1073766401
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_channel 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_sample_clock_div_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_status "okay"
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006001, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006001, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006001, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006001, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006001, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006001, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006001, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006001, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006001_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006001_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006001_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006004
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006004
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006004_PATH "/soc/external-interrupt@40006004"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006004_FULL_NAME "external-interrupt@40006004"
#define DT_N_S_soc_S_external_interrupt_40006004_FULL_NAME_UNQUOTED external-interrupt@40006004
#define DT_N_S_soc_S_external_interrupt_40006004_FULL_NAME_TOKEN external_interrupt_40006004
#define DT_N_S_soc_S_external_interrupt_40006004_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006004

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006004_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006004_CHILD_IDX 30

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006004_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_NODELABEL(fn) fn(port_irq4)
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq4, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006004_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006004_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006004_HASH A3v7H3Aql5Q8C_XApAhVw3JL8XG1RCLEW7zSccHdt_w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006004_ORD 31
#define DT_N_S_soc_S_external_interrupt_40006004_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006004_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006004_SUPPORTS_ORDS \
	32, /* /soc/gpio@40040020 */ \
	60, /* /soc/gpio@40040080 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006004_EXISTS 1
#define DT_N_INST_4_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_NODELABEL_port_irq4                  DT_N_S_soc_S_external_interrupt_40006004

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006004_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006004_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_REG_IDX_0_VAL_ADDRESS 1073766404 /* 0x40006004 */
#define DT_N_S_soc_S_external_interrupt_40006004_REG_IDX_0_VAL_SIZE 1 /* 0x1 */
#define DT_N_S_soc_S_external_interrupt_40006004_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006004_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006004_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006004_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006004_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006004_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006004_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006004_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg {1073766404 /* 0x40006004 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg_IDX_0 1073766404
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_channel 4
#define DT_N_S_soc_S_external_interrupt_40006004_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_sample_clock_div_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006004, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006004, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006004, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006004, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006004, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006004, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006004, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006004, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006004_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006004_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006004_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40040020
 *
 * Node identifier: DT_N_S_soc_S_gpio_40040020
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40040020_PATH "/soc/gpio@40040020"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40040020_FULL_NAME "gpio@40040020"
#define DT_N_S_soc_S_gpio_40040020_FULL_NAME_UNQUOTED gpio@40040020
#define DT_N_S_soc_S_gpio_40040020_FULL_NAME_TOKEN gpio_40040020
#define DT_N_S_soc_S_gpio_40040020_FULL_NAME_UPPER_TOKEN GPIO_40040020

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40040020_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40040020_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40040020_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40040020_FOREACH_NODELABEL(fn) fn(ioport1)
#define DT_N_S_soc_S_gpio_40040020_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40040020_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40040020_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40040020_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40040020_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040020_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40040020_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40040020_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40040020_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040020_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40040020_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40040020_HASH a7DRP_J3XUx6aYzB90JNBM1T0YlbH2Jz9a6UksbRGII

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40040020_ORD 32
#define DT_N_S_soc_S_gpio_40040020_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40040020_REQUIRES_ORDS \
	20, /* /soc */ \
	21, /* /soc/external-interrupt@40006002 */ \
	22, /* /soc/external-interrupt@40006003 */ \
	29, /* /soc/external-interrupt@40006000 */ \
	30, /* /soc/external-interrupt@40006001 */ \
	31, /* /soc/external-interrupt@40006004 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40040020_SUPPORTS_ORDS \
	33, /* /leds */ \
	34, /* /leds/led */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40040020_EXISTS 1
#define DT_N_INST_1_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40040020
#define DT_N_NODELABEL_ioport1             DT_N_S_soc_S_gpio_40040020

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40040020_REG_NUM 1
#define DT_N_S_soc_S_gpio_40040020_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_REG_IDX_0_VAL_ADDRESS 1074004000 /* 0x40040020 */
#define DT_N_S_soc_S_gpio_40040020_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40040020_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40040020_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40040020_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40040020_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40040020_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40040020_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40040020_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40040020_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40040020_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40040020_P_reg {1074004000 /* 0x40040020 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40040020_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_reg_IDX_0 1074004000
#define DT_N_S_soc_S_gpio_40040020_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40040020_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port 1
#define DT_N_S_soc_S_gpio_40040020_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_0_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_0_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_0_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_0_NAME "port-irq0"
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq0_IDX 0
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq0_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq0_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq0_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_1_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_1_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_1_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_1_NAME "port-irq1"
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq1_IDX 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq1_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq1_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq1_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq1_PH DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_2_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_2_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_2_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_2_NAME "port-irq2"
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq2_IDX 2
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq2_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq2_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq2_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq2_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq2_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_3_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_3_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_3_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_3_NAME "port-irq3"
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq3_IDX 3
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq3_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq3_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq3_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq3_PH DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq3_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_4_PH DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_4_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_4_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_4_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_IDX_4_NAME "port-irq4"
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq4_IDX 4
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq4_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq4_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq4_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq4_PH DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_NAME_port_irq4_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 3) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 4)
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 4)
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irqs, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_LEN 5
#define DT_N_S_soc_S_gpio_40040020_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names {"port-irq0", "port-irq1", "port-irq2", "port-irq3", "port-irq4"}
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_0 "port-irq0"
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq0
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_0_STRING_TOKEN port_irq0
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ0
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_1 "port-irq1"
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_1_STRING_TOKEN port_irq1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_2 "port-irq2"
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq2
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_2_STRING_TOKEN port_irq2
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ2
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_3 "port-irq3"
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq3
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_3_STRING_TOKEN port_irq3
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ3
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_4 "port-irq4"
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_4_STRING_UNQUOTED port-irq4
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_4_STRING_TOKEN port_irq4
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_IDX_4_STRING_UPPER_TOKEN PORT_IRQ4
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 3) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 4)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 4)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq_names, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_LEN 5
#define DT_N_S_soc_S_gpio_40040020_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq0_pins {5 /* 0x5 */}
#define DT_N_S_soc_S_gpio_40040020_P_port_irq0_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq0_pins_IDX_0 5
#define DT_N_S_soc_S_gpio_40040020_P_port_irq0_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040020, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040020, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq0_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040020, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040020, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq0_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq0_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq1_pins {1 /* 0x1 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_gpio_40040020_P_port_irq1_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq1_pins_IDX_0 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq1_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq1_pins_IDX_1 4
#define DT_N_S_soc_S_gpio_40040020_P_port_irq1_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040020, port_irq1_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq1_pins, 1)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq1_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040020, port_irq1_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq1_pins, 1)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq1_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040020, port_irq1_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq1_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq1_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040020, port_irq1_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040020, port_irq1_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq1_pins_LEN 2
#define DT_N_S_soc_S_gpio_40040020_P_port_irq1_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq2_pins {0 /* 0x0 */}
#define DT_N_S_soc_S_gpio_40040020_P_port_irq2_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq2_pins_IDX_0 0
#define DT_N_S_soc_S_gpio_40040020_P_port_irq2_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040020, port_irq2_pins, 0)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040020, port_irq2_pins, 0)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq2_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040020, port_irq2_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040020, port_irq2_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq2_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq2_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq3_pins {10 /* 0xa */}
#define DT_N_S_soc_S_gpio_40040020_P_port_irq3_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq3_pins_IDX_0 10
#define DT_N_S_soc_S_gpio_40040020_P_port_irq3_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040020, port_irq3_pins, 0)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq3_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040020, port_irq3_pins, 0)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq3_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040020, port_irq3_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq3_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040020, port_irq3_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq3_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq3_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq4_pins {11 /* 0xb */}
#define DT_N_S_soc_S_gpio_40040020_P_port_irq4_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq4_pins_IDX_0 11
#define DT_N_S_soc_S_gpio_40040020_P_port_irq4_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040020, port_irq4_pins, 0)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq4_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040020, port_irq4_pins, 0)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq4_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040020, port_irq4_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq4_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040020, port_irq4_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_port_irq4_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040020_P_port_irq4_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40040020_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_ngpios 16
#define DT_N_S_soc_S_gpio_40040020_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_status "okay"
#define DT_N_S_soc_S_gpio_40040020_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40040020_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40040020_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40040020_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40040020_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_gpio_40040020_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040020, status, 0)
#define DT_N_S_soc_S_gpio_40040020_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040020, status, 0)
#define DT_N_S_soc_S_gpio_40040020_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040020, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040020, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40040020_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40040020_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40040020_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40040020_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40040020_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40040020_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040020, compatible, 0)
#define DT_N_S_soc_S_gpio_40040020_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040020, compatible, 0)
#define DT_N_S_soc_S_gpio_40040020_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040020, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040020, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040020_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40040020_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40040020_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40040020_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40040020_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40040020_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/led/gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"
#define DT_N_S_leds_FULL_NAME_UNQUOTED leds
#define DT_N_S_leds_FULL_NAME_TOKEN leds
#define DT_N_S_leds_FULL_NAME_UPPER_TOKEN LEDS

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_NODELABEL_NUM 0
#define DT_N_S_leds_FOREACH_NODELABEL(fn) 
#define DT_N_S_leds_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_leds_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_CHILD_NUM 4
#define DT_N_S_leds_CHILD_NUM_STATUS_OKAY 4
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led) fn(DT_N_S_leds_S_led_matrix_1) fn(DT_N_S_leds_S_led_matrix_2) fn(DT_N_S_leds_S_led_matrix_3)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_matrix_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_matrix_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_matrix_3)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led, __VA_ARGS__) fn(DT_N_S_leds_S_led_matrix_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_matrix_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_matrix_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_matrix_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_matrix_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_matrix_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led) fn(DT_N_S_leds_S_led_matrix_1) fn(DT_N_S_leds_S_led_matrix_2) fn(DT_N_S_leds_S_led_matrix_3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_matrix_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_matrix_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_matrix_3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led, __VA_ARGS__) fn(DT_N_S_leds_S_led_matrix_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_matrix_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_matrix_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_matrix_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_matrix_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_matrix_3, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_leds_HASH bMroFUocDdjE3kJ38dK18mDvlCOPoyya5kIIs76irj8

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 33
#define DT_N_S_leds_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */ \
	27, /* /soc/gpio@40040000 */ \
	32, /* /soc/gpio@40040020 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	34, /* /leds/led */ \
	35, /* /leds/led_matrix_1 */ \
	36, /* /leds/led_matrix_2 */ \
	37, /* /leds/led_matrix_3 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_IRQ_LEVEL 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led
 *
 * Node identifier: DT_N_S_leds_S_led
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_PATH "/leds/led"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_FULL_NAME "led"
#define DT_N_S_leds_S_led_FULL_NAME_UNQUOTED led
#define DT_N_S_leds_S_led_FULL_NAME_TOKEN led
#define DT_N_S_leds_S_led_FULL_NAME_UPPER_TOKEN LED

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_FOREACH_NODELABEL(fn) fn(led)
#define DT_N_S_leds_S_led_FOREACH_NODELABEL_VARGS(fn, ...) fn(led, __VA_ARGS__)
#define DT_N_S_leds_S_led_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_CHILD_NUM 0
#define DT_N_S_leds_S_led_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_HASH t5zIhOm1HJOn8_NErkZhBKLxOPLyHmZDsDSAy3UwM_4

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_ORD 34
#define DT_N_S_leds_S_led_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_REQUIRES_ORDS \
	32, /* /soc/gpio@40040020 */ \
	33, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_EXISTS 1
#define DT_N_ALIAS_led0    DT_N_S_leds_S_led
#define DT_N_NODELABEL_led DT_N_S_leds_S_led

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_REG_NUM 0
#define DT_N_S_leds_S_led_RANGES_NUM 0
#define DT_N_S_leds_S_led_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_IRQ_NUM 0
#define DT_N_S_leds_S_led_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40040020
#define DT_N_S_leds_S_led_P_gpios_IDX_0_VAL_pin 2
#define DT_N_S_leds_S_led_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_P_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_leds_S_led, gpios, 0, pin) \
	fn(DT_N_S_leds_S_led, gpios, 0, flags)
#define DT_N_S_leds_S_led_P_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_leds_S_led, gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led, gpios, 0, flags)
#define DT_N_S_leds_S_led_P_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_leds_S_led_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led, gpios, 0)
#define DT_N_S_leds_S_led_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led, gpios, 0)
#define DT_N_S_leds_S_led_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_P_gpios_LEN 1
#define DT_N_S_leds_S_led_P_gpios_EXISTS 1

/*
 * Devicetree node: /leds/led_matrix_1
 *
 * Node identifier: DT_N_S_leds_S_led_matrix_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_matrix_1_PATH "/leds/led_matrix_1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_matrix_1_FULL_NAME "led_matrix_1"
#define DT_N_S_leds_S_led_matrix_1_FULL_NAME_UNQUOTED led_matrix_1
#define DT_N_S_leds_S_led_matrix_1_FULL_NAME_TOKEN led_matrix_1
#define DT_N_S_leds_S_led_matrix_1_FULL_NAME_UPPER_TOKEN LED_MATRIX_1

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_matrix_1_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_matrix_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_matrix_1_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_matrix_1_FOREACH_NODELABEL(fn) fn(led3_red)
#define DT_N_S_leds_S_led_matrix_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(led3_red, __VA_ARGS__)
#define DT_N_S_leds_S_led_matrix_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_matrix_1_CHILD_NUM 0
#define DT_N_S_leds_S_led_matrix_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_matrix_1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_matrix_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_matrix_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_matrix_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_matrix_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_matrix_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_matrix_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_matrix_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_matrix_1_HASH DrgTC4Xhxx2fPhZ0LYPu9k7AYe6qfY8N02_Xr03Och0

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_matrix_1_ORD 35
#define DT_N_S_leds_S_led_matrix_1_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_matrix_1_REQUIRES_ORDS \
	27, /* /soc/gpio@40040000 */ \
	33, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_matrix_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_matrix_1_EXISTS 1
#define DT_N_ALIAS_led_red      DT_N_S_leds_S_led_matrix_1
#define DT_N_NODELABEL_led3_red DT_N_S_leds_S_led_matrix_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_matrix_1_REG_NUM 0
#define DT_N_S_leds_S_led_matrix_1_RANGES_NUM 0
#define DT_N_S_leds_S_led_matrix_1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_matrix_1_IRQ_NUM 0
#define DT_N_S_leds_S_led_matrix_1_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_matrix_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_matrix_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_matrix_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_matrix_1_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40040000
#define DT_N_S_leds_S_led_matrix_1_P_gpios_IDX_0_VAL_pin 3
#define DT_N_S_leds_S_led_matrix_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_matrix_1_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_matrix_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_matrix_1_P_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_leds_S_led_matrix_1, gpios, 0, pin) \
	fn(DT_N_S_leds_S_led_matrix_1, gpios, 0, flags)
#define DT_N_S_leds_S_led_matrix_1_P_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_leds_S_led_matrix_1, gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_matrix_1, gpios, 0, flags)
#define DT_N_S_leds_S_led_matrix_1_P_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_leds_S_led_matrix_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_matrix_1, gpios, 0)
#define DT_N_S_leds_S_led_matrix_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_matrix_1, gpios, 0)
#define DT_N_S_leds_S_led_matrix_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_matrix_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_matrix_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_matrix_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_matrix_1_P_gpios_LEN 1
#define DT_N_S_leds_S_led_matrix_1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_matrix_1_P_label "Matrix Pin 1"
#define DT_N_S_leds_S_led_matrix_1_P_label_STRING_UNQUOTED Matrix Pin 1
#define DT_N_S_leds_S_led_matrix_1_P_label_STRING_TOKEN Matrix_Pin_1
#define DT_N_S_leds_S_led_matrix_1_P_label_STRING_UPPER_TOKEN MATRIX_PIN_1
#define DT_N_S_leds_S_led_matrix_1_P_label_IDX_0 "Matrix Pin 1"
#define DT_N_S_leds_S_led_matrix_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_matrix_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_matrix_1, label, 0)
#define DT_N_S_leds_S_led_matrix_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_matrix_1, label, 0)
#define DT_N_S_leds_S_led_matrix_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_matrix_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_matrix_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_matrix_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_matrix_1_P_label_LEN 1
#define DT_N_S_leds_S_led_matrix_1_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_matrix_2
 *
 * Node identifier: DT_N_S_leds_S_led_matrix_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_matrix_2_PATH "/leds/led_matrix_2"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_matrix_2_FULL_NAME "led_matrix_2"
#define DT_N_S_leds_S_led_matrix_2_FULL_NAME_UNQUOTED led_matrix_2
#define DT_N_S_leds_S_led_matrix_2_FULL_NAME_TOKEN led_matrix_2
#define DT_N_S_leds_S_led_matrix_2_FULL_NAME_UPPER_TOKEN LED_MATRIX_2

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_matrix_2_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_matrix_2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_matrix_2_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_matrix_2_FOREACH_NODELABEL(fn) fn(led3_green)
#define DT_N_S_leds_S_led_matrix_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(led3_green, __VA_ARGS__)
#define DT_N_S_leds_S_led_matrix_2_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_matrix_2_CHILD_NUM 0
#define DT_N_S_leds_S_led_matrix_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_matrix_2_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_matrix_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_matrix_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_matrix_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_matrix_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_matrix_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_matrix_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_matrix_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_matrix_2_HASH X0Osnp1wOThyozaopFB6LUA_9CI8CzVpD4LoAUUpoFc

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_matrix_2_ORD 36
#define DT_N_S_leds_S_led_matrix_2_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_matrix_2_REQUIRES_ORDS \
	27, /* /soc/gpio@40040000 */ \
	33, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_matrix_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_matrix_2_EXISTS 1
#define DT_N_ALIAS_led_green      DT_N_S_leds_S_led_matrix_2
#define DT_N_NODELABEL_led3_green DT_N_S_leds_S_led_matrix_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_matrix_2_REG_NUM 0
#define DT_N_S_leds_S_led_matrix_2_RANGES_NUM 0
#define DT_N_S_leds_S_led_matrix_2_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_matrix_2_IRQ_NUM 0
#define DT_N_S_leds_S_led_matrix_2_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_matrix_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_matrix_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_matrix_2_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_matrix_2_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40040000
#define DT_N_S_leds_S_led_matrix_2_P_gpios_IDX_0_VAL_pin 4
#define DT_N_S_leds_S_led_matrix_2_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_matrix_2_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_matrix_2_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_matrix_2_P_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_leds_S_led_matrix_2, gpios, 0, pin) \
	fn(DT_N_S_leds_S_led_matrix_2, gpios, 0, flags)
#define DT_N_S_leds_S_led_matrix_2_P_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_leds_S_led_matrix_2, gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_matrix_2, gpios, 0, flags)
#define DT_N_S_leds_S_led_matrix_2_P_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_leds_S_led_matrix_2_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_matrix_2, gpios, 0)
#define DT_N_S_leds_S_led_matrix_2_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_matrix_2, gpios, 0)
#define DT_N_S_leds_S_led_matrix_2_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_matrix_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_matrix_2_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_matrix_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_matrix_2_P_gpios_LEN 1
#define DT_N_S_leds_S_led_matrix_2_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_matrix_2_P_label "Matrix Pin 2"
#define DT_N_S_leds_S_led_matrix_2_P_label_STRING_UNQUOTED Matrix Pin 2
#define DT_N_S_leds_S_led_matrix_2_P_label_STRING_TOKEN Matrix_Pin_2
#define DT_N_S_leds_S_led_matrix_2_P_label_STRING_UPPER_TOKEN MATRIX_PIN_2
#define DT_N_S_leds_S_led_matrix_2_P_label_IDX_0 "Matrix Pin 2"
#define DT_N_S_leds_S_led_matrix_2_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_matrix_2_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_matrix_2, label, 0)
#define DT_N_S_leds_S_led_matrix_2_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_matrix_2, label, 0)
#define DT_N_S_leds_S_led_matrix_2_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_matrix_2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_matrix_2_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_matrix_2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_matrix_2_P_label_LEN 1
#define DT_N_S_leds_S_led_matrix_2_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_matrix_3
 *
 * Node identifier: DT_N_S_leds_S_led_matrix_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_matrix_3_PATH "/leds/led_matrix_3"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_matrix_3_FULL_NAME "led_matrix_3"
#define DT_N_S_leds_S_led_matrix_3_FULL_NAME_UNQUOTED led_matrix_3
#define DT_N_S_leds_S_led_matrix_3_FULL_NAME_TOKEN led_matrix_3
#define DT_N_S_leds_S_led_matrix_3_FULL_NAME_UPPER_TOKEN LED_MATRIX_3

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_matrix_3_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_matrix_3_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_matrix_3_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_matrix_3_FOREACH_NODELABEL(fn) fn(led3_blue)
#define DT_N_S_leds_S_led_matrix_3_FOREACH_NODELABEL_VARGS(fn, ...) fn(led3_blue, __VA_ARGS__)
#define DT_N_S_leds_S_led_matrix_3_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_matrix_3_CHILD_NUM 0
#define DT_N_S_leds_S_led_matrix_3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_matrix_3_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_matrix_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_matrix_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_matrix_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_matrix_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_matrix_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_matrix_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_matrix_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_matrix_3_HASH 5gj16gtBn330ZZ1YU1jcJzML8Clr_IfbrxdGnLW2Dr8

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_matrix_3_ORD 37
#define DT_N_S_leds_S_led_matrix_3_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_matrix_3_REQUIRES_ORDS \
	27, /* /soc/gpio@40040000 */ \
	33, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_matrix_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_matrix_3_EXISTS 1
#define DT_N_ALIAS_led_blue      DT_N_S_leds_S_led_matrix_3
#define DT_N_NODELABEL_led3_blue DT_N_S_leds_S_led_matrix_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_matrix_3_REG_NUM 0
#define DT_N_S_leds_S_led_matrix_3_RANGES_NUM 0
#define DT_N_S_leds_S_led_matrix_3_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_matrix_3_IRQ_NUM 0
#define DT_N_S_leds_S_led_matrix_3_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_matrix_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_matrix_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_matrix_3_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_matrix_3_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40040000
#define DT_N_S_leds_S_led_matrix_3_P_gpios_IDX_0_VAL_pin 11
#define DT_N_S_leds_S_led_matrix_3_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_matrix_3_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_matrix_3_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_matrix_3_P_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_leds_S_led_matrix_3, gpios, 0, pin) \
	fn(DT_N_S_leds_S_led_matrix_3, gpios, 0, flags)
#define DT_N_S_leds_S_led_matrix_3_P_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_leds_S_led_matrix_3, gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_matrix_3, gpios, 0, flags)
#define DT_N_S_leds_S_led_matrix_3_P_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_leds_S_led_matrix_3_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_matrix_3, gpios, 0)
#define DT_N_S_leds_S_led_matrix_3_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_matrix_3, gpios, 0)
#define DT_N_S_leds_S_led_matrix_3_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_matrix_3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_matrix_3_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_matrix_3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_matrix_3_P_gpios_LEN 1
#define DT_N_S_leds_S_led_matrix_3_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_matrix_3_P_label "Matrix Pin 3"
#define DT_N_S_leds_S_led_matrix_3_P_label_STRING_UNQUOTED Matrix Pin 3
#define DT_N_S_leds_S_led_matrix_3_P_label_STRING_TOKEN Matrix_Pin_3
#define DT_N_S_leds_S_led_matrix_3_P_label_STRING_UPPER_TOKEN MATRIX_PIN_3
#define DT_N_S_leds_S_led_matrix_3_P_label_IDX_0 "Matrix Pin 3"
#define DT_N_S_leds_S_led_matrix_3_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_matrix_3_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_matrix_3, label, 0)
#define DT_N_S_leds_S_led_matrix_3_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_matrix_3, label, 0)
#define DT_N_S_leds_S_led_matrix_3_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_matrix_3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_matrix_3_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_matrix_3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_matrix_3_P_label_LEN 1
#define DT_N_S_leds_S_led_matrix_3_P_label_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40047000/pclkd
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40047000_S_pclkd
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_PATH "/clocks/pclkblock@40047000/pclkd"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_FULL_NAME "pclkd"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_FULL_NAME_UNQUOTED pclkd
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_FULL_NAME_TOKEN pclkd
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_FULL_NAME_UPPER_TOKEN PCLKD

/* Node parent (/clocks/pclkblock@40047000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_PARENT DT_N_S_clocks_S_pclkblock_40047000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_FOREACH_NODELABEL(fn) fn(pclkd)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkd, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40047000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_HASH rKpb_aaxBn5YxPNm2hNU_nEJU5UmXdK0vhOOMEnXNGA

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_ORD 38
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_REQUIRES_ORDS \
	13, /* /clocks/pclkblock@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_SUPPORTS_ORDS \
	39, /* /soc/pwm2@40078200 */ \
	71, /* /soc/pwm0@40078000 */ \
	72, /* /soc/pwm1@40078100 */ \
	73, /* /soc/pwm3@40078300 */ \
	74, /* /soc/pwm4@40078400 */ \
	75, /* /soc/pwm5@40078500 */ \
	76, /* /soc/pwm6@40078600 */ \
	78, /* /soc/pwm7@40078700 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_EXISTS 1
#define DT_N_INST_4_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40047000_S_pclkd
#define DT_N_NODELABEL_pclkd            DT_N_S_clocks_S_pclkblock_40047000_S_pclkd

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_div 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkd_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm2@40078200
 *
 * Node identifier: DT_N_S_soc_S_pwm2_40078200
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm2_40078200_PATH "/soc/pwm2@40078200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm2_40078200_FULL_NAME "pwm2@40078200"
#define DT_N_S_soc_S_pwm2_40078200_FULL_NAME_UNQUOTED pwm2@40078200
#define DT_N_S_soc_S_pwm2_40078200_FULL_NAME_TOKEN pwm2_40078200
#define DT_N_S_soc_S_pwm2_40078200_FULL_NAME_UPPER_TOKEN PWM2_40078200

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm2_40078200_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm2_40078200_CHILD_IDX 39

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm2_40078200_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm2_40078200_FOREACH_NODELABEL(fn) fn(pwm2)
#define DT_N_S_soc_S_pwm2_40078200_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm2, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40078200_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm2_40078200_CHILD_NUM 0
#define DT_N_S_soc_S_pwm2_40078200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm2_40078200_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm2_40078200_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm2_40078200_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm2_40078200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm2_40078200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm2_40078200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm2_40078200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm2_40078200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm2_40078200_HASH dYbCO1Oc9IJWQZhjFRN9znZf6p1aZWPppSbdtgmMMfw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm2_40078200_ORD 39
#define DT_N_S_soc_S_pwm2_40078200_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm2_40078200_REQUIRES_ORDS \
	20, /* /soc */ \
	38, /* /clocks/pclkblock@40047000/pclkd */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm2_40078200_SUPPORTS_ORDS \
	40, /* /pwm_leds */ \
	41, /* /pwm_leds/pwm_led */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm2_40078200_EXISTS 1
#define DT_N_INST_3_renesas_ra_pwm DT_N_S_soc_S_pwm2_40078200
#define DT_N_NODELABEL_pwm2        DT_N_S_soc_S_pwm2_40078200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm2_40078200_REG_NUM 1
#define DT_N_S_soc_S_pwm2_40078200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_REG_IDX_0_VAL_ADDRESS 1074233856 /* 0x40078200 */
#define DT_N_S_soc_S_pwm2_40078200_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_pwm2_40078200_RANGES_NUM 0
#define DT_N_S_soc_S_pwm2_40078200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm2_40078200_IRQ_NUM 0
#define DT_N_S_soc_S_pwm2_40078200_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm2_40078200_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm2_40078200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm2_40078200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm2_40078200_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm2_40078200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm2_40078200_P_divider 0
#define DT_N_S_soc_S_pwm2_40078200_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_P_channel 2
#define DT_N_S_soc_S_pwm2_40078200_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_pclkd
#define DT_N_S_soc_S_pwm2_40078200_P_clocks_IDX_0_VAL_mstp 3
#define DT_N_S_soc_S_pwm2_40078200_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_P_clocks_IDX_0_VAL_stop_bit 6
#define DT_N_S_soc_S_pwm2_40078200_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pwm2_40078200, clocks, 0, mstp) \
	fn(DT_N_S_soc_S_pwm2_40078200, clocks, 0, stop_bit)
#define DT_N_S_soc_S_pwm2_40078200_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pwm2_40078200, clocks, 0, mstp) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm2_40078200, clocks, 0, stop_bit)
#define DT_N_S_soc_S_pwm2_40078200_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_pwm2_40078200_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm2_40078200, clocks, 0)
#define DT_N_S_soc_S_pwm2_40078200_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm2_40078200, clocks, 0)
#define DT_N_S_soc_S_pwm2_40078200_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm2_40078200, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40078200_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm2_40078200, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40078200_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm2_40078200_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_P_status "disabled"
#define DT_N_S_soc_S_pwm2_40078200_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm2_40078200_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm2_40078200_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm2_40078200_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm2_40078200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pwm2_40078200_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm2_40078200, status, 0)
#define DT_N_S_soc_S_pwm2_40078200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm2_40078200, status, 0)
#define DT_N_S_soc_S_pwm2_40078200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm2_40078200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40078200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm2_40078200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40078200_P_status_LEN 1
#define DT_N_S_soc_S_pwm2_40078200_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm2_40078200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm2_40078200_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm2_40078200_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm2_40078200_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm2_40078200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm2_40078200, compatible, 0)
#define DT_N_S_soc_S_pwm2_40078200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm2_40078200, compatible, 0)
#define DT_N_S_soc_S_pwm2_40078200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm2_40078200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40078200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm2_40078200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40078200_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm2_40078200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_P_reg {1074233856 /* 0x40078200 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_pwm2_40078200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_P_reg_IDX_0 1074233856
#define DT_N_S_soc_S_pwm2_40078200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm2_40078200_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm2_40078200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_P_wakeup_source 0
#define DT_N_S_soc_S_pwm2_40078200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm2_40078200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm2_40078200_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /pwm_leds
 *
 * Node identifier: DT_N_S_pwm_leds
 *
 * Binding (compatible = pwm-leds):
 *   $ZEPHYR_BASE/dts/bindings/led/pwm-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwm_leds_PATH "/pwm_leds"

/* Node's name with unit-address: */
#define DT_N_S_pwm_leds_FULL_NAME "pwm_leds"
#define DT_N_S_pwm_leds_FULL_NAME_UNQUOTED pwm_leds
#define DT_N_S_pwm_leds_FULL_NAME_TOKEN pwm_leds
#define DT_N_S_pwm_leds_FULL_NAME_UPPER_TOKEN PWM_LEDS

/* Node parent (/) identifier: */
#define DT_N_S_pwm_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_pwm_leds_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_pwm_leds_NODELABEL_NUM 0
#define DT_N_S_pwm_leds_FOREACH_NODELABEL(fn) 
#define DT_N_S_pwm_leds_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pwm_leds_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pwm_leds_CHILD_NUM 1
#define DT_N_S_pwm_leds_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pwm_leds_FOREACH_CHILD(fn) fn(DT_N_S_pwm_leds_S_pwm_led)
#define DT_N_S_pwm_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pwm_leds_S_pwm_led)
#define DT_N_S_pwm_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pwm_leds_S_pwm_led, __VA_ARGS__)
#define DT_N_S_pwm_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwm_leds_S_pwm_led, __VA_ARGS__)
#define DT_N_S_pwm_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pwm_leds_S_pwm_led)
#define DT_N_S_pwm_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pwm_leds_S_pwm_led)
#define DT_N_S_pwm_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pwm_leds_S_pwm_led, __VA_ARGS__)
#define DT_N_S_pwm_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwm_leds_S_pwm_led, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pwm_leds_HASH MhwbLPx_NcE_qYda8ftYuGtkN8tcfZmMQrGkaELxJSQ

/* Node's dependency ordinal: */
#define DT_N_S_pwm_leds_ORD 40
#define DT_N_S_pwm_leds_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwm_leds_REQUIRES_ORDS \
	0, /* / */ \
	39, /* /soc/pwm2@40078200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwm_leds_SUPPORTS_ORDS \
	41, /* /pwm_leds/pwm_led */

/* Existence and alternate IDs: */
#define DT_N_S_pwm_leds_EXISTS 1
#define DT_N_INST_0_pwm_leds DT_N_S_pwm_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwm_leds_REG_NUM 0
#define DT_N_S_pwm_leds_RANGES_NUM 0
#define DT_N_S_pwm_leds_FOREACH_RANGE(fn) 
#define DT_N_S_pwm_leds_IRQ_NUM 0
#define DT_N_S_pwm_leds_IRQ_LEVEL 0
#define DT_N_S_pwm_leds_COMPAT_MATCHES_pwm_leds 1
#define DT_N_S_pwm_leds_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwm_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwm_leds_P_status "disabled"
#define DT_N_S_pwm_leds_P_status_STRING_UNQUOTED disabled
#define DT_N_S_pwm_leds_P_status_STRING_TOKEN disabled
#define DT_N_S_pwm_leds_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_pwm_leds_P_status_IDX_0 "disabled"
#define DT_N_S_pwm_leds_P_status_IDX_0_EXISTS 1
#define DT_N_S_pwm_leds_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_pwm_leds_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_pwm_leds_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_pwm_leds_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwm_leds, status, 0)
#define DT_N_S_pwm_leds_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwm_leds, status, 0)
#define DT_N_S_pwm_leds_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwm_leds, status, 0, __VA_ARGS__)
#define DT_N_S_pwm_leds_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwm_leds, status, 0, __VA_ARGS__)
#define DT_N_S_pwm_leds_P_status_LEN 1
#define DT_N_S_pwm_leds_P_status_EXISTS 1
#define DT_N_S_pwm_leds_P_compatible {"pwm-leds"}
#define DT_N_S_pwm_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_pwm_leds_P_compatible_IDX_0 "pwm-leds"
#define DT_N_S_pwm_leds_P_compatible_IDX_0_STRING_UNQUOTED pwm-leds
#define DT_N_S_pwm_leds_P_compatible_IDX_0_STRING_TOKEN pwm_leds
#define DT_N_S_pwm_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN PWM_LEDS
#define DT_N_S_pwm_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwm_leds, compatible, 0)
#define DT_N_S_pwm_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwm_leds, compatible, 0)
#define DT_N_S_pwm_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwm_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_pwm_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwm_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_pwm_leds_P_compatible_LEN 1
#define DT_N_S_pwm_leds_P_compatible_EXISTS 1
#define DT_N_S_pwm_leds_P_zephyr_deferred_init 0
#define DT_N_S_pwm_leds_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_pwm_leds_P_wakeup_source 0
#define DT_N_S_pwm_leds_P_wakeup_source_EXISTS 1
#define DT_N_S_pwm_leds_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_pwm_leds_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /pwm_leds/pwm_led
 *
 * Node identifier: DT_N_S_pwm_leds_S_pwm_led
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwm_leds_S_pwm_led_PATH "/pwm_leds/pwm_led"

/* Node's name with unit-address: */
#define DT_N_S_pwm_leds_S_pwm_led_FULL_NAME "pwm_led"
#define DT_N_S_pwm_leds_S_pwm_led_FULL_NAME_UNQUOTED pwm_led
#define DT_N_S_pwm_leds_S_pwm_led_FULL_NAME_TOKEN pwm_led
#define DT_N_S_pwm_leds_S_pwm_led_FULL_NAME_UPPER_TOKEN PWM_LED

/* Node parent (/pwm_leds) identifier: */
#define DT_N_S_pwm_leds_S_pwm_led_PARENT DT_N_S_pwm_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_pwm_leds_S_pwm_led_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pwm_leds_S_pwm_led_NODELABEL_NUM 1
#define DT_N_S_pwm_leds_S_pwm_led_FOREACH_NODELABEL(fn) fn(pwm_led)
#define DT_N_S_pwm_leds_S_pwm_led_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm_led, __VA_ARGS__)
#define DT_N_S_pwm_leds_S_pwm_led_FOREACH_ANCESTOR(fn) fn(DT_N_S_pwm_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pwm_leds_S_pwm_led_CHILD_NUM 0
#define DT_N_S_pwm_leds_S_pwm_led_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pwm_leds_S_pwm_led_FOREACH_CHILD(fn) 
#define DT_N_S_pwm_leds_S_pwm_led_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pwm_leds_S_pwm_led_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pwm_leds_S_pwm_led_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pwm_leds_S_pwm_led_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pwm_leds_S_pwm_led_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pwm_leds_S_pwm_led_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pwm_leds_S_pwm_led_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pwm_leds_S_pwm_led_HASH Xpc9JeVjdfVhqn4_DNW99dgy8qUYW33GyigxJVLKpJQ

/* Node's dependency ordinal: */
#define DT_N_S_pwm_leds_S_pwm_led_ORD 41
#define DT_N_S_pwm_leds_S_pwm_led_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwm_leds_S_pwm_led_REQUIRES_ORDS \
	39, /* /soc/pwm2@40078200 */ \
	40, /* /pwm_leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwm_leds_S_pwm_led_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pwm_leds_S_pwm_led_EXISTS 1
#define DT_N_ALIAS_pwm_led0    DT_N_S_pwm_leds_S_pwm_led
#define DT_N_NODELABEL_pwm_led DT_N_S_pwm_leds_S_pwm_led

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwm_leds_S_pwm_led_REG_NUM 0
#define DT_N_S_pwm_leds_S_pwm_led_RANGES_NUM 0
#define DT_N_S_pwm_leds_S_pwm_led_FOREACH_RANGE(fn) 
#define DT_N_S_pwm_leds_S_pwm_led_IRQ_NUM 0
#define DT_N_S_pwm_leds_S_pwm_led_IRQ_LEVEL 0
#define DT_N_S_pwm_leds_S_pwm_led_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwm_leds_S_pwm_led_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwm_leds_S_pwm_led_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_pwm_leds_S_pwm_led_P_pwms_IDX_0_PH DT_N_S_soc_S_pwm2_40078200
#define DT_N_S_pwm_leds_S_pwm_led_P_pwms_IDX_0_VAL_channel 1
#define DT_N_S_pwm_leds_S_pwm_led_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_pwm_leds_S_pwm_led_P_pwms_IDX_0_VAL_period 1000000
#define DT_N_S_pwm_leds_S_pwm_led_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_pwm_leds_S_pwm_led_P_pwms_IDX_0_VAL_flags 0
#define DT_N_S_pwm_leds_S_pwm_led_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_pwm_leds_S_pwm_led_P_pwms_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_pwm_leds_S_pwm_led, pwms, 0, channel) \
	fn(DT_N_S_pwm_leds_S_pwm_led, pwms, 0, period) \
	fn(DT_N_S_pwm_leds_S_pwm_led, pwms, 0, flags)
#define DT_N_S_pwm_leds_S_pwm_led_P_pwms_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_pwm_leds_S_pwm_led, pwms, 0, channel) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pwm_leds_S_pwm_led, pwms, 0, period) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pwm_leds_S_pwm_led, pwms, 0, flags)
#define DT_N_S_pwm_leds_S_pwm_led_P_pwms_IDX_0_NUM_CELLS 3
#define DT_N_S_pwm_leds_S_pwm_led_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwm_leds_S_pwm_led, pwms, 0)
#define DT_N_S_pwm_leds_S_pwm_led_P_pwms_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwm_leds_S_pwm_led, pwms, 0)
#define DT_N_S_pwm_leds_S_pwm_led_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwm_leds_S_pwm_led, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwm_leds_S_pwm_led_P_pwms_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwm_leds_S_pwm_led, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwm_leds_S_pwm_led_P_pwms_LEN 1
#define DT_N_S_pwm_leds_S_pwm_led_P_pwms_EXISTS 1
#define DT_N_S_pwm_leds_S_pwm_led_P_label "PWM_LED"
#define DT_N_S_pwm_leds_S_pwm_led_P_label_STRING_UNQUOTED PWM_LED
#define DT_N_S_pwm_leds_S_pwm_led_P_label_STRING_TOKEN PWM_LED
#define DT_N_S_pwm_leds_S_pwm_led_P_label_STRING_UPPER_TOKEN PWM_LED
#define DT_N_S_pwm_leds_S_pwm_led_P_label_IDX_0 "PWM_LED"
#define DT_N_S_pwm_leds_S_pwm_led_P_label_IDX_0_EXISTS 1
#define DT_N_S_pwm_leds_S_pwm_led_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwm_leds_S_pwm_led, label, 0)
#define DT_N_S_pwm_leds_S_pwm_led_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwm_leds_S_pwm_led, label, 0)
#define DT_N_S_pwm_leds_S_pwm_led_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwm_leds_S_pwm_led, label, 0, __VA_ARGS__)
#define DT_N_S_pwm_leds_S_pwm_led_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwm_leds_S_pwm_led, label, 0, __VA_ARGS__)
#define DT_N_S_pwm_leds_S_pwm_led_P_label_LEN 1
#define DT_N_S_pwm_leds_S_pwm_led_P_label_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40040800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40040800
 *
 * Binding (compatible = renesas,ra-pinctrl-pfs):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/renesas,ra-pincrl-pfs.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40040800_PATH "/soc/pin-controller@40040800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40040800_FULL_NAME "pin-controller@40040800"
#define DT_N_S_soc_S_pin_controller_40040800_FULL_NAME_UNQUOTED pin-controller@40040800
#define DT_N_S_soc_S_pin_controller_40040800_FULL_NAME_TOKEN pin_controller_40040800
#define DT_N_S_soc_S_pin_controller_40040800_FULL_NAME_UPPER_TOKEN PIN_CONTROLLER_40040800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pin_controller_40040800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40040800_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40040800_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40040800_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_soc_S_pin_controller_40040800_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40040800_CHILD_NUM 6
#define DT_N_S_soc_S_pin_controller_40040800_CHILD_NUM_STATUS_OKAY 6
#define DT_N_S_soc_S_pin_controller_40040800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default)
#define DT_N_S_soc_S_pin_controller_40040800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default)
#define DT_N_S_soc_S_pin_controller_40040800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default)
#define DT_N_S_soc_S_pin_controller_40040800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default)
#define DT_N_S_soc_S_pin_controller_40040800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40040800_HASH UBixDsEFT00xmYec2uKBTglbbP9CcjrBMjd3lzvbUbM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40040800_ORD 42
#define DT_N_S_soc_S_pin_controller_40040800_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40040800_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40040800_SUPPORTS_ORDS \
	43, /* /soc/pin-controller@40040800/adc0_default */ \
	62, /* /soc/pin-controller@40040800/iic0_default */ \
	64, /* /soc/pin-controller@40040800/iic1_default */ \
	77, /* /soc/pin-controller@40040800/pwm7_default */ \
	79, /* /soc/pin-controller@40040800/spi0_default */ \
	102, /* /soc/pin-controller@40040800/sci2_default */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40040800_EXISTS 1
#define DT_N_INST_0_renesas_ra_pinctrl_pfs DT_N_S_soc_S_pin_controller_40040800
#define DT_N_NODELABEL_pinctrl             DT_N_S_soc_S_pin_controller_40040800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40040800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40040800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_REG_IDX_0_VAL_ADDRESS 1074006016 /* 0x40040800 */
#define DT_N_S_soc_S_pin_controller_40040800_REG_IDX_0_VAL_SIZE 960 /* 0x3c0 */
#define DT_N_S_soc_S_pin_controller_40040800_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40040800_COMPAT_MATCHES_renesas_ra_pinctrl_pfs 1
#define DT_N_S_soc_S_pin_controller_40040800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pin_controller_40040800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_COMPAT_MODEL_IDX_0 "ra-pinctrl-pfs"
#define DT_N_S_soc_S_pin_controller_40040800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40040800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40040800_P_status "okay"
#define DT_N_S_soc_S_pin_controller_40040800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pin_controller_40040800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pin_controller_40040800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pin_controller_40040800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pin_controller_40040800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40040800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40040800, status, 0)
#define DT_N_S_soc_S_pin_controller_40040800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800, status, 0)
#define DT_N_S_soc_S_pin_controller_40040800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_P_status_LEN 1
#define DT_N_S_soc_S_pin_controller_40040800_P_status_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_P_compatible {"renesas,ra-pinctrl-pfs"}
#define DT_N_S_soc_S_pin_controller_40040800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_P_compatible_IDX_0 "renesas,ra-pinctrl-pfs"
#define DT_N_S_soc_S_pin_controller_40040800_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pinctrl-pfs
#define DT_N_S_soc_S_pin_controller_40040800_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pinctrl_pfs
#define DT_N_S_soc_S_pin_controller_40040800_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PINCTRL_PFS
#define DT_N_S_soc_S_pin_controller_40040800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40040800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40040800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40040800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40040800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_P_reg {1074006016 /* 0x40040800 */, 960 /* 0x3c0 */}
#define DT_N_S_soc_S_pin_controller_40040800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_P_reg_IDX_0 1074006016
#define DT_N_S_soc_S_pin_controller_40040800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_P_reg_IDX_1 960
#define DT_N_S_soc_S_pin_controller_40040800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_40040800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40040800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_40040800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40040800/adc0_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40040800_S_adc0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_PATH "/soc/pin-controller@40040800/adc0_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_FULL_NAME "adc0_default"
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_FULL_NAME_UNQUOTED adc0_default
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_FULL_NAME_TOKEN adc0_default
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_FULL_NAME_UPPER_TOKEN ADC0_DEFAULT

/* Node parent (/soc/pin-controller@40040800) identifier: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_PARENT DT_N_S_soc_S_pin_controller_40040800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_FOREACH_NODELABEL(fn) fn(adc0_default)
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc0_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40040800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_HASH 2SX_hCktHuCyrGgZvPu8AzxOjfoksB5FhTOTrRllwjA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_ORD 43
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_REQUIRES_ORDS \
	42, /* /soc/pin-controller@40040800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_SUPPORTS_ORDS \
	44, /* /soc/adc@4005c000 */ \
	98, /* /soc/pin-controller@40040800/adc0_default/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_EXISTS 1
#define DT_N_NODELABEL_adc0_default DT_N_S_soc_S_pin_controller_40040800_S_adc0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/adc@4005c000
 *
 * Node identifier: DT_N_S_soc_S_adc_4005c000
 *
 * Binding (compatible = renesas,ra-adc):
 *   $ZEPHYR_BASE/dts/bindings/adc/renesas,ra-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_4005c000_PATH "/soc/adc@4005c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_4005c000_FULL_NAME "adc@4005c000"
#define DT_N_S_soc_S_adc_4005c000_FULL_NAME_UNQUOTED adc@4005c000
#define DT_N_S_soc_S_adc_4005c000_FULL_NAME_TOKEN adc_4005c000
#define DT_N_S_soc_S_adc_4005c000_FULL_NAME_UPPER_TOKEN ADC_4005C000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_4005c000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_4005c000_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_4005c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_adc_4005c000_FOREACH_NODELABEL(fn) fn(adc0)
#define DT_N_S_soc_S_adc_4005c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4005c000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_4005c000_CHILD_NUM 0
#define DT_N_S_soc_S_adc_4005c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_4005c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_4005c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_4005c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_4005c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_4005c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_4005c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_4005c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_4005c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_4005c000_HASH aoHfEmZhcHQS6F7iCi9IbTnw_LMGiwPeyLlSgs0F7tE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_4005c000_ORD 44
#define DT_N_S_soc_S_adc_4005c000_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_4005c000_REQUIRES_ORDS \
	20, /* /soc */ \
	28, /* /soc/interrupt-controller@e000e100 */ \
	43, /* /soc/pin-controller@40040800/adc0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_4005c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_4005c000_EXISTS 1
#define DT_N_INST_0_renesas_ra_adc DT_N_S_soc_S_adc_4005c000
#define DT_N_NODELABEL_adc0        DT_N_S_soc_S_adc_4005c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_4005c000_REG_NUM 1
#define DT_N_S_soc_S_adc_4005c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_REG_IDX_0_VAL_ADDRESS 1074118656 /* 0x4005c000 */
#define DT_N_S_soc_S_adc_4005c000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_adc_4005c000_RANGES_NUM 0
#define DT_N_S_soc_S_adc_4005c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_4005c000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_4005c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_IRQ_IDX_0_VAL_irq 20
#define DT_N_S_soc_S_adc_4005c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_adc_4005c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_adc_4005c000_IRQ_LEVEL 1
#define DT_N_S_soc_S_adc_4005c000_IRQ_NAME_scanend_VAL_irq DT_N_S_soc_S_adc_4005c000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_adc_4005c000_IRQ_NAME_scanend_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_IRQ_NAME_scanend_VAL_priority DT_N_S_soc_S_adc_4005c000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_adc_4005c000_IRQ_NAME_scanend_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_IRQ_NAME_scanend_CONTROLLER DT_N_S_soc_S_adc_4005c000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_adc_4005c000_COMPAT_MATCHES_renesas_ra_adc 1
#define DT_N_S_soc_S_adc_4005c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_adc_4005c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_COMPAT_MODEL_IDX_0 "ra-adc"
#define DT_N_S_soc_S_adc_4005c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_4005c000_PINCTRL_NUM 1
#define DT_N_S_soc_S_adc_4005c000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_adc_4005c000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_4005c000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_adc_4005c000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40040800_S_adc0_default

/* Generic property macros: */
#define DT_N_S_soc_S_adc_4005c000_P_reg {1074118656 /* 0x4005c000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_adc_4005c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_reg_IDX_0 1074118656
#define DT_N_S_soc_S_adc_4005c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_reg_IDX_1 256
#define DT_N_S_soc_S_adc_4005c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_vref_mv 3300
#define DT_N_S_soc_S_adc_4005c000_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_channel_available_mask 67076095
#define DT_N_S_soc_S_adc_4005c000_P_channel_available_mask_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_average_count 1
#define DT_N_S_soc_S_adc_4005c000_P_average_count_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_4005c000_P_average_count_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_average_count_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_average_count_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_average_count_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_status "okay"
#define DT_N_S_soc_S_adc_4005c000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_adc_4005c000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_adc_4005c000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_4005c000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_adc_4005c000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_4005c000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4005c000, status, 0)
#define DT_N_S_soc_S_adc_4005c000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_4005c000, status, 0)
#define DT_N_S_soc_S_adc_4005c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4005c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4005c000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_4005c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4005c000_P_status_LEN 1
#define DT_N_S_soc_S_adc_4005c000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_compatible {"renesas,ra-adc"}
#define DT_N_S_soc_S_adc_4005c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_compatible_IDX_0 "renesas,ra-adc"
#define DT_N_S_soc_S_adc_4005c000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-adc
#define DT_N_S_soc_S_adc_4005c000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_adc
#define DT_N_S_soc_S_adc_4005c000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_ADC
#define DT_N_S_soc_S_adc_4005c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4005c000, compatible, 0)
#define DT_N_S_soc_S_adc_4005c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_4005c000, compatible, 0)
#define DT_N_S_soc_S_adc_4005c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4005c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4005c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_4005c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4005c000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_4005c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_interrupts {20 /* 0x14 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_adc_4005c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_interrupts_IDX_0 20
#define DT_N_S_soc_S_adc_4005c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_adc_4005c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_interrupt_names {"scanend"}
#define DT_N_S_soc_S_adc_4005c000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_interrupt_names_IDX_0 "scanend"
#define DT_N_S_soc_S_adc_4005c000_P_interrupt_names_IDX_0_STRING_UNQUOTED scanend
#define DT_N_S_soc_S_adc_4005c000_P_interrupt_names_IDX_0_STRING_TOKEN scanend
#define DT_N_S_soc_S_adc_4005c000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN SCANEND
#define DT_N_S_soc_S_adc_4005c000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4005c000, interrupt_names, 0)
#define DT_N_S_soc_S_adc_4005c000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_4005c000, interrupt_names, 0)
#define DT_N_S_soc_S_adc_4005c000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4005c000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4005c000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_4005c000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4005c000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_adc_4005c000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_adc_4005c000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_wakeup_source 0
#define DT_N_S_soc_S_adc_4005c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_4005c000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40040800_S_adc0_default
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40040800_S_adc0_default
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4005c000, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_4005c000, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4005c000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_4005c000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4005c000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_4005c000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4005c000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_4005c000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_adc_4005c000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40047000/pclka
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40047000_S_pclka
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_PATH "/clocks/pclkblock@40047000/pclka"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_FULL_NAME "pclka"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_FULL_NAME_UNQUOTED pclka
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_FULL_NAME_TOKEN pclka
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_FULL_NAME_UPPER_TOKEN PCLKA

/* Node parent (/clocks/pclkblock@40047000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_PARENT DT_N_S_clocks_S_pclkblock_40047000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_FOREACH_NODELABEL(fn) fn(pclka)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclka, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40047000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_HASH OQkHw7Dp_ypMGCeXdkibgHZLAqkjEgXVaKMzT3__YDc

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_ORD 45
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_REQUIRES_ORDS \
	13, /* /clocks/pclkblock@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_SUPPORTS_ORDS \
	46, /* /soc/crc@40074000 */ \
	106, /* /soc/sci0@40070000 */ \
	109, /* /soc/sci1@40070020 */ \
	112, /* /soc/sci2@40070040 */ \
	115, /* /soc/sci9@40070120 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_EXISTS 1
#define DT_N_INST_1_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40047000_S_pclka
#define DT_N_NODELABEL_pclka            DT_N_S_clocks_S_pclkblock_40047000_S_pclka

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_div 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclka_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/crc@40074000
 *
 * Node identifier: DT_N_S_soc_S_crc_40074000
 *
 * Binding (compatible = renesas,ra-crc):
 *   $ZEPHYR_BASE/dts/bindings/crc/renesas,ra-crc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_crc_40074000_PATH "/soc/crc@40074000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_crc_40074000_FULL_NAME "crc@40074000"
#define DT_N_S_soc_S_crc_40074000_FULL_NAME_UNQUOTED crc@40074000
#define DT_N_S_soc_S_crc_40074000_FULL_NAME_TOKEN crc_40074000
#define DT_N_S_soc_S_crc_40074000_FULL_NAME_UPPER_TOKEN CRC_40074000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_crc_40074000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_crc_40074000_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_crc_40074000_NODELABEL_NUM 1
#define DT_N_S_soc_S_crc_40074000_FOREACH_NODELABEL(fn) fn(crc)
#define DT_N_S_soc_S_crc_40074000_FOREACH_NODELABEL_VARGS(fn, ...) fn(crc, __VA_ARGS__)
#define DT_N_S_soc_S_crc_40074000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_crc_40074000_CHILD_NUM 0
#define DT_N_S_soc_S_crc_40074000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_crc_40074000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_crc_40074000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_crc_40074000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_crc_40074000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_crc_40074000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_crc_40074000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_crc_40074000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_crc_40074000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_crc_40074000_HASH 8GBbsC0DAqNq_RfqVOeZ6zNWT8M8Ss4Vmu_SQkI7tuc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_crc_40074000_ORD 46
#define DT_N_S_soc_S_crc_40074000_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_crc_40074000_REQUIRES_ORDS \
	20, /* /soc */ \
	45, /* /clocks/pclkblock@40047000/pclka */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_crc_40074000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_crc_40074000_EXISTS 1
#define DT_N_INST_0_renesas_ra_crc DT_N_S_soc_S_crc_40074000
#define DT_N_NODELABEL_crc         DT_N_S_soc_S_crc_40074000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_crc_40074000_REG_NUM 1
#define DT_N_S_soc_S_crc_40074000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_REG_IDX_0_VAL_ADDRESS 1074216960 /* 0x40074000 */
#define DT_N_S_soc_S_crc_40074000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_crc_40074000_RANGES_NUM 0
#define DT_N_S_soc_S_crc_40074000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_crc_40074000_IRQ_NUM 0
#define DT_N_S_soc_S_crc_40074000_IRQ_LEVEL 0
#define DT_N_S_soc_S_crc_40074000_COMPAT_MATCHES_renesas_ra_crc 1
#define DT_N_S_soc_S_crc_40074000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_crc_40074000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_COMPAT_MODEL_IDX_0 "ra-crc"
#define DT_N_S_soc_S_crc_40074000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_crc_40074000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_crc_40074000_P_reg {1074216960 /* 0x40074000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_crc_40074000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_P_reg_IDX_0 1074216960
#define DT_N_S_soc_S_crc_40074000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_crc_40074000_P_reg_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_pclka
#define DT_N_S_soc_S_crc_40074000_P_clocks_IDX_0_VAL_mstp 2
#define DT_N_S_soc_S_crc_40074000_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_P_clocks_IDX_0_VAL_stop_bit 1
#define DT_N_S_soc_S_crc_40074000_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_crc_40074000, clocks, 0, mstp) \
	fn(DT_N_S_soc_S_crc_40074000, clocks, 0, stop_bit)
#define DT_N_S_soc_S_crc_40074000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_crc_40074000, clocks, 0, mstp) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_crc_40074000, clocks, 0, stop_bit)
#define DT_N_S_soc_S_crc_40074000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_crc_40074000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_crc_40074000, clocks, 0)
#define DT_N_S_soc_S_crc_40074000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_crc_40074000, clocks, 0)
#define DT_N_S_soc_S_crc_40074000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_crc_40074000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_crc_40074000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_crc_40074000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_crc_40074000_P_clocks_LEN 1
#define DT_N_S_soc_S_crc_40074000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_P_status "disabled"
#define DT_N_S_soc_S_crc_40074000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_crc_40074000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_crc_40074000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_crc_40074000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_crc_40074000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_crc_40074000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_crc_40074000, status, 0)
#define DT_N_S_soc_S_crc_40074000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_crc_40074000, status, 0)
#define DT_N_S_soc_S_crc_40074000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_crc_40074000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_crc_40074000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_crc_40074000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_crc_40074000_P_status_LEN 1
#define DT_N_S_soc_S_crc_40074000_P_status_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_P_compatible {"renesas,ra-crc"}
#define DT_N_S_soc_S_crc_40074000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_P_compatible_IDX_0 "renesas,ra-crc"
#define DT_N_S_soc_S_crc_40074000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-crc
#define DT_N_S_soc_S_crc_40074000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_crc
#define DT_N_S_soc_S_crc_40074000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CRC
#define DT_N_S_soc_S_crc_40074000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_crc_40074000, compatible, 0)
#define DT_N_S_soc_S_crc_40074000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_crc_40074000, compatible, 0)
#define DT_N_S_soc_S_crc_40074000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_crc_40074000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_crc_40074000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_crc_40074000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_crc_40074000_P_compatible_LEN 1
#define DT_N_S_soc_S_crc_40074000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_crc_40074000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_P_wakeup_source 0
#define DT_N_S_soc_S_crc_40074000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_crc_40074000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_crc_40074000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40047000/pclkb
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40047000_S_pclkb
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_PATH "/clocks/pclkblock@40047000/pclkb"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_FULL_NAME "pclkb"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_FULL_NAME_UNQUOTED pclkb
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_FULL_NAME_TOKEN pclkb
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_FULL_NAME_UPPER_TOKEN PCLKB

/* Node parent (/clocks/pclkblock@40047000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_PARENT DT_N_S_clocks_S_pclkblock_40047000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_FOREACH_NODELABEL(fn) fn(pclkb)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkb, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40047000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_HASH Cak4IXn43NHWsZTvXVjyLyMsshP8EIAQ9K_wzr4AV84

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_ORD 47
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_REQUIRES_ORDS \
	13, /* /clocks/pclkblock@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_SUPPORTS_ORDS \
	48, /* /soc/ctsua@40081000 */ \
	51, /* /soc/elc@40041000 */ \
	85, /* /soc/wdt@40044200 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_EXISTS 1
#define DT_N_INST_2_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40047000_S_pclkb
#define DT_N_NODELABEL_pclkb            DT_N_S_clocks_S_pclkblock_40047000_S_pclkb

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_div 2
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_pclkb_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/ctsua@40081000
 *
 * Node identifier: DT_N_S_soc_S_ctsua_40081000
 *
 * Binding (compatible = renesas,ra-ctsu):
 *   $ZEPHYR_BASE/dts/bindings/input/renesas,ra-ctsu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ctsua_40081000_PATH "/soc/ctsua@40081000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ctsua_40081000_FULL_NAME "ctsua@40081000"
#define DT_N_S_soc_S_ctsua_40081000_FULL_NAME_UNQUOTED ctsua@40081000
#define DT_N_S_soc_S_ctsua_40081000_FULL_NAME_TOKEN ctsua_40081000
#define DT_N_S_soc_S_ctsua_40081000_FULL_NAME_UPPER_TOKEN CTSUA_40081000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ctsua_40081000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ctsua_40081000_CHILD_IDX 44

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ctsua_40081000_NODELABEL_NUM 1
#define DT_N_S_soc_S_ctsua_40081000_FOREACH_NODELABEL(fn) fn(ctsu)
#define DT_N_S_soc_S_ctsua_40081000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctsu, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ctsua_40081000_CHILD_NUM 0
#define DT_N_S_soc_S_ctsua_40081000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_ctsua_40081000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ctsua_40081000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ctsua_40081000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ctsua_40081000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ctsua_40081000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ctsua_40081000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ctsua_40081000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ctsua_40081000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_ctsua_40081000_HASH uMxMVIv6jdsrznj0xHIn8Uv9UNdsNxgjwaCF_B9UwM8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ctsua_40081000_ORD 48
#define DT_N_S_soc_S_ctsua_40081000_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ctsua_40081000_REQUIRES_ORDS \
	20, /* /soc */ \
	47, /* /clocks/pclkblock@40047000/pclkb */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ctsua_40081000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ctsua_40081000_EXISTS 1
#define DT_N_INST_0_renesas_ra_ctsu DT_N_S_soc_S_ctsua_40081000
#define DT_N_NODELABEL_ctsu         DT_N_S_soc_S_ctsua_40081000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ctsua_40081000_REG_NUM 1
#define DT_N_S_soc_S_ctsua_40081000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_REG_IDX_0_VAL_ADDRESS 1074270208 /* 0x40081000 */
#define DT_N_S_soc_S_ctsua_40081000_REG_IDX_0_VAL_SIZE 36 /* 0x24 */
#define DT_N_S_soc_S_ctsua_40081000_RANGES_NUM 0
#define DT_N_S_soc_S_ctsua_40081000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ctsua_40081000_IRQ_NUM 0
#define DT_N_S_soc_S_ctsua_40081000_IRQ_LEVEL 0
#define DT_N_S_soc_S_ctsua_40081000_COMPAT_MATCHES_renesas_ra_ctsu 1
#define DT_N_S_soc_S_ctsua_40081000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_ctsua_40081000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_COMPAT_MODEL_IDX_0 "ra-ctsu"
#define DT_N_S_soc_S_ctsua_40081000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ctsua_40081000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ctsua_40081000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_pclkb
#define DT_N_S_soc_S_ctsua_40081000_P_clocks_IDX_0_VAL_mstp 2
#define DT_N_S_soc_S_ctsua_40081000_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_clocks_IDX_0_VAL_stop_bit 3
#define DT_N_S_soc_S_ctsua_40081000_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_ctsua_40081000, clocks, 0, mstp) \
	fn(DT_N_S_soc_S_ctsua_40081000, clocks, 0, stop_bit)
#define DT_N_S_soc_S_ctsua_40081000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_ctsua_40081000, clocks, 0, mstp) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ctsua_40081000, clocks, 0, stop_bit)
#define DT_N_S_soc_S_ctsua_40081000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_ctsua_40081000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ctsua_40081000, clocks, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ctsua_40081000, clocks, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ctsua_40081000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ctsua_40081000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_clocks_LEN 1
#define DT_N_S_soc_S_ctsua_40081000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_variant "ctsua"
#define DT_N_S_soc_S_ctsua_40081000_P_variant_STRING_UNQUOTED ctsua
#define DT_N_S_soc_S_ctsua_40081000_P_variant_STRING_TOKEN ctsua
#define DT_N_S_soc_S_ctsua_40081000_P_variant_STRING_UPPER_TOKEN CTSUA
#define DT_N_S_soc_S_ctsua_40081000_P_variant_IDX_0 "ctsua"
#define DT_N_S_soc_S_ctsua_40081000_P_variant_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_variant_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_ctsua_40081000_P_variant_IDX_0_ENUM_VAL_ctsua_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_variant_ENUM_VAL_ctsua_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_variant_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ctsua_40081000, variant, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_variant_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ctsua_40081000, variant, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_variant_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ctsua_40081000, variant, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_variant_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ctsua_40081000, variant, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_variant_LEN 1
#define DT_N_S_soc_S_ctsua_40081000_P_variant_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_clock_div 1
#define DT_N_S_soc_S_ctsua_40081000_P_clock_div_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_ctsua_40081000_P_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_clock_div_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_clock_div_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_clock_div_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel "internal-power"
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel_STRING_UNQUOTED internal-power
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel_STRING_TOKEN internal_power
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel_STRING_UPPER_TOKEN INTERNAL_POWER
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel_IDX_0 "internal-power"
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel_IDX_0_ENUM_VAL_internal_power_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel_ENUM_VAL_internal_power_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ctsua_40081000, pwr_supply_sel, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ctsua_40081000, pwr_supply_sel, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ctsua_40081000, pwr_supply_sel, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ctsua_40081000, pwr_supply_sel, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel_LEN 1
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel2 "pwr-supply-sel"
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel2_STRING_UNQUOTED pwr-supply-sel
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel2_STRING_TOKEN pwr_supply_sel
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel2_STRING_UPPER_TOKEN PWR_SUPPLY_SEL
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel2_IDX_0 "pwr-supply-sel"
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel2_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel2_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel2_IDX_0_ENUM_VAL_pwr_supply_sel_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel2_ENUM_VAL_pwr_supply_sel_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel2_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ctsua_40081000, pwr_supply_sel2, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel2_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ctsua_40081000, pwr_supply_sel2, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel2_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ctsua_40081000, pwr_supply_sel2, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel2_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ctsua_40081000, pwr_supply_sel2, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel2_LEN 1
#define DT_N_S_soc_S_ctsua_40081000_P_pwr_supply_sel2_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_atune1 "normal"
#define DT_N_S_soc_S_ctsua_40081000_P_atune1_STRING_UNQUOTED normal
#define DT_N_S_soc_S_ctsua_40081000_P_atune1_STRING_TOKEN normal
#define DT_N_S_soc_S_ctsua_40081000_P_atune1_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_ctsua_40081000_P_atune1_IDX_0 "normal"
#define DT_N_S_soc_S_ctsua_40081000_P_atune1_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_atune1_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_ctsua_40081000_P_atune1_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_atune1_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_atune1_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ctsua_40081000, atune1, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_atune1_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ctsua_40081000, atune1, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_atune1_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ctsua_40081000, atune1, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_atune1_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ctsua_40081000, atune1, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_atune1_LEN 1
#define DT_N_S_soc_S_ctsua_40081000_P_atune1_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_atune12 40
#define DT_N_S_soc_S_ctsua_40081000_P_atune12_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_ctsua_40081000_P_atune12_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_atune12_IDX_0_ENUM_VAL_40_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_atune12_ENUM_VAL_40_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_atune12_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_measure_mode "self-multi-scan"
#define DT_N_S_soc_S_ctsua_40081000_P_measure_mode_STRING_UNQUOTED self-multi-scan
#define DT_N_S_soc_S_ctsua_40081000_P_measure_mode_STRING_TOKEN self_multi_scan
#define DT_N_S_soc_S_ctsua_40081000_P_measure_mode_STRING_UPPER_TOKEN SELF_MULTI_SCAN
#define DT_N_S_soc_S_ctsua_40081000_P_measure_mode_IDX_0 "self-multi-scan"
#define DT_N_S_soc_S_ctsua_40081000_P_measure_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_measure_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_ctsua_40081000_P_measure_mode_IDX_0_ENUM_VAL_self_multi_scan_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_measure_mode_ENUM_VAL_self_multi_scan_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_measure_mode_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ctsua_40081000, measure_mode, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_measure_mode_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ctsua_40081000, measure_mode, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_measure_mode_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ctsua_40081000, measure_mode, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_measure_mode_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ctsua_40081000, measure_mode, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_measure_mode_LEN 1
#define DT_N_S_soc_S_ctsua_40081000_P_measure_mode_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_po_sel "same-pulse"
#define DT_N_S_soc_S_ctsua_40081000_P_po_sel_STRING_UNQUOTED same-pulse
#define DT_N_S_soc_S_ctsua_40081000_P_po_sel_STRING_TOKEN same_pulse
#define DT_N_S_soc_S_ctsua_40081000_P_po_sel_STRING_UPPER_TOKEN SAME_PULSE
#define DT_N_S_soc_S_ctsua_40081000_P_po_sel_IDX_0 "same-pulse"
#define DT_N_S_soc_S_ctsua_40081000_P_po_sel_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_po_sel_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_ctsua_40081000_P_po_sel_IDX_0_ENUM_VAL_same_pulse_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_po_sel_ENUM_VAL_same_pulse_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_po_sel_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ctsua_40081000, po_sel, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_po_sel_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ctsua_40081000, po_sel, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_po_sel_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ctsua_40081000, po_sel, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_po_sel_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ctsua_40081000, po_sel, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_po_sel_LEN 1
#define DT_N_S_soc_S_ctsua_40081000_P_po_sel_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_status "disabled"
#define DT_N_S_soc_S_ctsua_40081000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_ctsua_40081000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_ctsua_40081000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ctsua_40081000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_ctsua_40081000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_ctsua_40081000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ctsua_40081000, status, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ctsua_40081000, status, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ctsua_40081000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ctsua_40081000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_status_LEN 1
#define DT_N_S_soc_S_ctsua_40081000_P_status_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_compatible {"renesas,ra-ctsu"}
#define DT_N_S_soc_S_ctsua_40081000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_compatible_IDX_0 "renesas,ra-ctsu"
#define DT_N_S_soc_S_ctsua_40081000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-ctsu
#define DT_N_S_soc_S_ctsua_40081000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_ctsu
#define DT_N_S_soc_S_ctsua_40081000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CTSU
#define DT_N_S_soc_S_ctsua_40081000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ctsua_40081000, compatible, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ctsua_40081000, compatible, 0)
#define DT_N_S_soc_S_ctsua_40081000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ctsua_40081000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ctsua_40081000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ctsua_40081000_P_compatible_LEN 1
#define DT_N_S_soc_S_ctsua_40081000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_reg {1074270208 /* 0x40081000 */, 36 /* 0x24 */}
#define DT_N_S_soc_S_ctsua_40081000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_reg_IDX_0 1074270208
#define DT_N_S_soc_S_ctsua_40081000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_reg_IDX_1 36
#define DT_N_S_soc_S_ctsua_40081000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ctsua_40081000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_wakeup_source 0
#define DT_N_S_soc_S_ctsua_40081000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ctsua_40081000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ctsua_40081000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40047000/iclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40047000_S_iclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_PATH "/clocks/pclkblock@40047000/iclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_FULL_NAME "iclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_FULL_NAME_UNQUOTED iclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_FULL_NAME_TOKEN iclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_FULL_NAME_UPPER_TOKEN ICLK

/* Node parent (/clocks/pclkblock@40047000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_PARENT DT_N_S_clocks_S_pclkblock_40047000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_FOREACH_NODELABEL(fn) fn(iclk)
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(iclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40047000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_HASH 1GdtkWlYvfi5N0gH0Px_jflrM1Hba5lm59rKN3uAPFs

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_ORD 49
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_REQUIRES_ORDS \
	13, /* /clocks/pclkblock@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_SUPPORTS_ORDS \
	50, /* /soc/dma@40005000 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40047000_S_iclk
#define DT_N_NODELABEL_iclk             DT_N_S_clocks_S_pclkblock_40047000_S_iclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_clock_frequency 48000000
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_div 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_iclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dma@40005000
 *
 * Node identifier: DT_N_S_soc_S_dma_40005000
 *
 * Binding (compatible = renesas,ra-dma):
 *   $ZEPHYR_BASE/dts/bindings/dma/renesas,ra-dma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dma_40005000_PATH "/soc/dma@40005000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dma_40005000_FULL_NAME "dma@40005000"
#define DT_N_S_soc_S_dma_40005000_FULL_NAME_UNQUOTED dma@40005000
#define DT_N_S_soc_S_dma_40005000_FULL_NAME_TOKEN dma_40005000
#define DT_N_S_soc_S_dma_40005000_FULL_NAME_UPPER_TOKEN DMA_40005000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_40005000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dma_40005000_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dma_40005000_NODELABEL_NUM 1
#define DT_N_S_soc_S_dma_40005000_FOREACH_NODELABEL(fn) fn(dma0)
#define DT_N_S_soc_S_dma_40005000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dma0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40005000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dma_40005000_CHILD_NUM 0
#define DT_N_S_soc_S_dma_40005000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dma_40005000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dma_40005000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_40005000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_40005000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dma_40005000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dma_40005000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_40005000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_40005000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dma_40005000_HASH aPDMFF9NeiItZftELh9FQS5v_0Ao2Iu5YHeYDSCtpdM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dma_40005000_ORD 50
#define DT_N_S_soc_S_dma_40005000_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dma_40005000_REQUIRES_ORDS \
	20, /* /soc */ \
	49, /* /clocks/pclkblock@40047000/iclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dma_40005000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dma_40005000_EXISTS 1
#define DT_N_INST_0_renesas_ra_dma DT_N_S_soc_S_dma_40005000
#define DT_N_NODELABEL_dma0        DT_N_S_soc_S_dma_40005000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dma_40005000_REG_NUM 2
#define DT_N_S_soc_S_dma_40005000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_REG_IDX_0_VAL_ADDRESS 1073762304 /* 0x40005000 */
#define DT_N_S_soc_S_dma_40005000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_dma_40005000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_REG_IDX_1_VAL_ADDRESS 1073762816 /* 0x40005200 */
#define DT_N_S_soc_S_dma_40005000_REG_IDX_1_VAL_SIZE 160 /* 0xa0 */
#define DT_N_S_soc_S_dma_40005000_REG_NAME_channel_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_REG_NAME_channel_VAL_ADDRESS DT_N_S_soc_S_dma_40005000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_dma_40005000_REG_NAME_channel_VAL_SIZE DT_N_S_soc_S_dma_40005000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_dma_40005000_REG_NAME_common_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_REG_NAME_common_VAL_ADDRESS DT_N_S_soc_S_dma_40005000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_dma_40005000_REG_NAME_common_VAL_SIZE DT_N_S_soc_S_dma_40005000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_dma_40005000_RANGES_NUM 0
#define DT_N_S_soc_S_dma_40005000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dma_40005000_IRQ_NUM 0
#define DT_N_S_soc_S_dma_40005000_IRQ_LEVEL 0
#define DT_N_S_soc_S_dma_40005000_COMPAT_MATCHES_renesas_ra_dma 1
#define DT_N_S_soc_S_dma_40005000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_dma_40005000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_COMPAT_MODEL_IDX_0 "ra-dma"
#define DT_N_S_soc_S_dma_40005000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dma_40005000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dma_40005000_P_reg {1073762304 /* 0x40005000 */, 256 /* 0x100 */, 1073762816 /* 0x40005200 */, 160 /* 0xa0 */}
#define DT_N_S_soc_S_dma_40005000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_reg_IDX_0 1073762304
#define DT_N_S_soc_S_dma_40005000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_reg_IDX_1 256
#define DT_N_S_soc_S_dma_40005000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_reg_IDX_2 1073762816
#define DT_N_S_soc_S_dma_40005000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_reg_IDX_3 160
#define DT_N_S_soc_S_dma_40005000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_iclk
#define DT_N_S_soc_S_dma_40005000_P_clocks_IDX_0_VAL_mstp 0
#define DT_N_S_soc_S_dma_40005000_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_clocks_IDX_0_VAL_stop_bit 22
#define DT_N_S_soc_S_dma_40005000_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_dma_40005000, clocks, 0, mstp) \
	fn(DT_N_S_soc_S_dma_40005000, clocks, 0, stop_bit)
#define DT_N_S_soc_S_dma_40005000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40005000, clocks, 0, mstp) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dma_40005000, clocks, 0, stop_bit)
#define DT_N_S_soc_S_dma_40005000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_dma_40005000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40005000, clocks, 0)
#define DT_N_S_soc_S_dma_40005000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40005000, clocks, 0)
#define DT_N_S_soc_S_dma_40005000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40005000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40005000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40005000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40005000_P_clocks_LEN 1
#define DT_N_S_soc_S_dma_40005000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_dma_channels 4
#define DT_N_S_soc_S_dma_40005000_P_dma_channels_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_status "disabled"
#define DT_N_S_soc_S_dma_40005000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_dma_40005000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dma_40005000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dma_40005000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_dma_40005000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_dma_40005000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40005000, status, 0)
#define DT_N_S_soc_S_dma_40005000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40005000, status, 0)
#define DT_N_S_soc_S_dma_40005000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40005000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40005000_P_status_LEN 1
#define DT_N_S_soc_S_dma_40005000_P_status_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_compatible {"renesas,ra-dma"}
#define DT_N_S_soc_S_dma_40005000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_compatible_IDX_0 "renesas,ra-dma"
#define DT_N_S_soc_S_dma_40005000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-dma
#define DT_N_S_soc_S_dma_40005000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_dma
#define DT_N_S_soc_S_dma_40005000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_DMA
#define DT_N_S_soc_S_dma_40005000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40005000, compatible, 0)
#define DT_N_S_soc_S_dma_40005000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40005000, compatible, 0)
#define DT_N_S_soc_S_dma_40005000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40005000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40005000_P_compatible_LEN 1
#define DT_N_S_soc_S_dma_40005000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_reg_names {"channel", "common"}
#define DT_N_S_soc_S_dma_40005000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_reg_names_IDX_0 "channel"
#define DT_N_S_soc_S_dma_40005000_P_reg_names_IDX_0_STRING_UNQUOTED channel
#define DT_N_S_soc_S_dma_40005000_P_reg_names_IDX_0_STRING_TOKEN channel
#define DT_N_S_soc_S_dma_40005000_P_reg_names_IDX_0_STRING_UPPER_TOKEN CHANNEL
#define DT_N_S_soc_S_dma_40005000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_reg_names_IDX_1 "common"
#define DT_N_S_soc_S_dma_40005000_P_reg_names_IDX_1_STRING_UNQUOTED common
#define DT_N_S_soc_S_dma_40005000_P_reg_names_IDX_1_STRING_TOKEN common
#define DT_N_S_soc_S_dma_40005000_P_reg_names_IDX_1_STRING_UPPER_TOKEN COMMON
#define DT_N_S_soc_S_dma_40005000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40005000, reg_names, 0) \
	fn(DT_N_S_soc_S_dma_40005000, reg_names, 1)
#define DT_N_S_soc_S_dma_40005000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40005000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dma_40005000, reg_names, 1)
#define DT_N_S_soc_S_dma_40005000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40005000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40005000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40005000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40005000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dma_40005000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40005000_P_reg_names_LEN 2
#define DT_N_S_soc_S_dma_40005000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dma_40005000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_wakeup_source 0
#define DT_N_S_soc_S_dma_40005000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dma_40005000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dma_40005000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/elc@40041000
 *
 * Node identifier: DT_N_S_soc_S_elc_40041000
 *
 * Binding (compatible = renesas,ra-elc):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-elc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_elc_40041000_PATH "/soc/elc@40041000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_elc_40041000_FULL_NAME "elc@40041000"
#define DT_N_S_soc_S_elc_40041000_FULL_NAME_UNQUOTED elc@40041000
#define DT_N_S_soc_S_elc_40041000_FULL_NAME_TOKEN elc_40041000
#define DT_N_S_soc_S_elc_40041000_FULL_NAME_UPPER_TOKEN ELC_40041000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_elc_40041000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_elc_40041000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_elc_40041000_NODELABEL_NUM 1
#define DT_N_S_soc_S_elc_40041000_FOREACH_NODELABEL(fn) fn(elc)
#define DT_N_S_soc_S_elc_40041000_FOREACH_NODELABEL_VARGS(fn, ...) fn(elc, __VA_ARGS__)
#define DT_N_S_soc_S_elc_40041000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_elc_40041000_CHILD_NUM 0
#define DT_N_S_soc_S_elc_40041000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_elc_40041000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_elc_40041000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_elc_40041000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_elc_40041000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_elc_40041000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_elc_40041000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_elc_40041000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_elc_40041000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_elc_40041000_HASH OaSbpvD3jWX_2276fH2bYwm8yXaYLI__je_Qe9Yv_vA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_elc_40041000_ORD 51
#define DT_N_S_soc_S_elc_40041000_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_elc_40041000_REQUIRES_ORDS \
	20, /* /soc */ \
	47, /* /clocks/pclkblock@40047000/pclkb */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_elc_40041000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_elc_40041000_EXISTS 1
#define DT_N_INST_0_renesas_ra_elc DT_N_S_soc_S_elc_40041000
#define DT_N_NODELABEL_elc         DT_N_S_soc_S_elc_40041000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_elc_40041000_REG_NUM 1
#define DT_N_S_soc_S_elc_40041000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_REG_IDX_0_VAL_ADDRESS 1074008064 /* 0x40041000 */
#define DT_N_S_soc_S_elc_40041000_REG_IDX_0_VAL_SIZE 112 /* 0x70 */
#define DT_N_S_soc_S_elc_40041000_RANGES_NUM 0
#define DT_N_S_soc_S_elc_40041000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_elc_40041000_IRQ_NUM 0
#define DT_N_S_soc_S_elc_40041000_IRQ_LEVEL 0
#define DT_N_S_soc_S_elc_40041000_COMPAT_MATCHES_renesas_ra_elc 1
#define DT_N_S_soc_S_elc_40041000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_elc_40041000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_COMPAT_MODEL_IDX_0 "ra-elc"
#define DT_N_S_soc_S_elc_40041000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_elc_40041000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_elc_40041000_P_reg {1074008064 /* 0x40041000 */, 112 /* 0x70 */}
#define DT_N_S_soc_S_elc_40041000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_P_reg_IDX_0 1074008064
#define DT_N_S_soc_S_elc_40041000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_P_reg_IDX_1 112
#define DT_N_S_soc_S_elc_40041000_P_reg_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_pclkb
#define DT_N_S_soc_S_elc_40041000_P_clocks_IDX_0_VAL_mstp 2
#define DT_N_S_soc_S_elc_40041000_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_P_clocks_IDX_0_VAL_stop_bit 14
#define DT_N_S_soc_S_elc_40041000_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_elc_40041000, clocks, 0, mstp) \
	fn(DT_N_S_soc_S_elc_40041000, clocks, 0, stop_bit)
#define DT_N_S_soc_S_elc_40041000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_elc_40041000, clocks, 0, mstp) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_elc_40041000, clocks, 0, stop_bit)
#define DT_N_S_soc_S_elc_40041000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_elc_40041000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_elc_40041000, clocks, 0)
#define DT_N_S_soc_S_elc_40041000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_elc_40041000, clocks, 0)
#define DT_N_S_soc_S_elc_40041000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_elc_40041000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_elc_40041000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_elc_40041000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_elc_40041000_P_clocks_LEN 1
#define DT_N_S_soc_S_elc_40041000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_P_status "disabled"
#define DT_N_S_soc_S_elc_40041000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_elc_40041000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_elc_40041000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_elc_40041000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_elc_40041000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_elc_40041000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_elc_40041000, status, 0)
#define DT_N_S_soc_S_elc_40041000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_elc_40041000, status, 0)
#define DT_N_S_soc_S_elc_40041000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_elc_40041000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_elc_40041000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_elc_40041000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_elc_40041000_P_status_LEN 1
#define DT_N_S_soc_S_elc_40041000_P_status_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_P_compatible {"renesas,ra-elc"}
#define DT_N_S_soc_S_elc_40041000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_P_compatible_IDX_0 "renesas,ra-elc"
#define DT_N_S_soc_S_elc_40041000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-elc
#define DT_N_S_soc_S_elc_40041000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_elc
#define DT_N_S_soc_S_elc_40041000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_ELC
#define DT_N_S_soc_S_elc_40041000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_elc_40041000, compatible, 0)
#define DT_N_S_soc_S_elc_40041000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_elc_40041000, compatible, 0)
#define DT_N_S_soc_S_elc_40041000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_elc_40041000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_elc_40041000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_elc_40041000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_elc_40041000_P_compatible_LEN 1
#define DT_N_S_soc_S_elc_40041000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_elc_40041000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_P_wakeup_source 0
#define DT_N_S_soc_S_elc_40041000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_elc_40041000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_elc_40041000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@4000600b
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_4000600b
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_4000600b_PATH "/soc/external-interrupt@4000600b"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_4000600b_FULL_NAME "external-interrupt@4000600b"
#define DT_N_S_soc_S_external_interrupt_4000600b_FULL_NAME_UNQUOTED external-interrupt@4000600b
#define DT_N_S_soc_S_external_interrupt_4000600b_FULL_NAME_TOKEN external_interrupt_4000600b
#define DT_N_S_soc_S_external_interrupt_4000600b_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_4000600B

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_4000600b_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_4000600b_CHILD_IDX 34

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_4000600b_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_NODELABEL(fn) fn(port_irq11)
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq11, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_4000600b_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600b_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_4000600b_HASH B7XMWWvMDSpQlTLGcovzqvBuqQ_QuuWUiR_0S8UCug0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_4000600b_ORD 52
#define DT_N_S_soc_S_external_interrupt_4000600b_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_4000600b_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_4000600b_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_4000600b_EXISTS 1
#define DT_N_INST_8_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_NODELABEL_port_irq11                 DT_N_S_soc_S_external_interrupt_4000600b

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_4000600b_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600b_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_REG_IDX_0_VAL_ADDRESS 1073766411 /* 0x4000600b */
#define DT_N_S_soc_S_external_interrupt_4000600b_REG_IDX_0_VAL_SIZE 1 /* 0x1 */
#define DT_N_S_soc_S_external_interrupt_4000600b_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600b_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600b_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_4000600b_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_4000600b_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_4000600b_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600b_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_4000600b_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg {1073766411 /* 0x4000600b */, 1 /* 0x1 */}
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg_IDX_0 1073766411
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_channel 11
#define DT_N_S_soc_S_external_interrupt_4000600b_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_sample_clock_div_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600b, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600b, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600b, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600b, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600b, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600b, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600b, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600b, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_4000600b_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_4000600b_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_4000600b_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@4000600c
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_4000600c
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_4000600c_PATH "/soc/external-interrupt@4000600c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_4000600c_FULL_NAME "external-interrupt@4000600c"
#define DT_N_S_soc_S_external_interrupt_4000600c_FULL_NAME_UNQUOTED external-interrupt@4000600c
#define DT_N_S_soc_S_external_interrupt_4000600c_FULL_NAME_TOKEN external_interrupt_4000600c
#define DT_N_S_soc_S_external_interrupt_4000600c_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_4000600C

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_4000600c_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_4000600c_CHILD_IDX 54

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_4000600c_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_NODELABEL(fn) fn(port_irq12)
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq12, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_4000600c_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600c_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_4000600c_HASH Hk87p4kF77f9yS7iDx4FfAakNHbptJB_EouPWNpcdRs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_4000600c_ORD 53
#define DT_N_S_soc_S_external_interrupt_4000600c_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_4000600c_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_4000600c_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_4000600c_EXISTS 1
#define DT_N_INST_14_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_4000600c
#define DT_N_NODELABEL_port_irq12                  DT_N_S_soc_S_external_interrupt_4000600c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_4000600c_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600c_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_REG_IDX_0_VAL_ADDRESS 1073766412 /* 0x4000600c */
#define DT_N_S_soc_S_external_interrupt_4000600c_REG_IDX_0_VAL_SIZE 1 /* 0x1 */
#define DT_N_S_soc_S_external_interrupt_4000600c_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600c_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600c_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_4000600c_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_4000600c_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_4000600c_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600c_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_4000600c_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg {1073766412 /* 0x4000600c */, 1 /* 0x1 */}
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg_IDX_0 1073766412
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_channel 12
#define DT_N_S_soc_S_external_interrupt_4000600c_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_sample_clock_div_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600c, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600c, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600c, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600c, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600c, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600c, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_4000600c_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_4000600c_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_4000600c_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@4000600e
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_4000600e
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_4000600e_PATH "/soc/external-interrupt@4000600e"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_4000600e_FULL_NAME "external-interrupt@4000600e"
#define DT_N_S_soc_S_external_interrupt_4000600e_FULL_NAME_UNQUOTED external-interrupt@4000600e
#define DT_N_S_soc_S_external_interrupt_4000600e_FULL_NAME_TOKEN external_interrupt_4000600e
#define DT_N_S_soc_S_external_interrupt_4000600e_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_4000600E

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_4000600e_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_4000600e_CHILD_IDX 35

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_4000600e_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_NODELABEL(fn) fn(port_irq14)
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq14, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_4000600e_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600e_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_4000600e_HASH uZ4kWZVL5ld903r_vmCPsro433qxOF7nuU6kQgAO7iY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_4000600e_ORD 54
#define DT_N_S_soc_S_external_interrupt_4000600e_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_4000600e_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_4000600e_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_4000600e_EXISTS 1
#define DT_N_INST_9_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_4000600e
#define DT_N_NODELABEL_port_irq14                 DT_N_S_soc_S_external_interrupt_4000600e

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_4000600e_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600e_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_REG_IDX_0_VAL_ADDRESS 1073766414 /* 0x4000600e */
#define DT_N_S_soc_S_external_interrupt_4000600e_REG_IDX_0_VAL_SIZE 1 /* 0x1 */
#define DT_N_S_soc_S_external_interrupt_4000600e_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600e_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600e_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_4000600e_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_4000600e_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_4000600e_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600e_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_4000600e_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg {1073766414 /* 0x4000600e */, 1 /* 0x1 */}
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg_IDX_0 1073766414
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_channel 14
#define DT_N_S_soc_S_external_interrupt_4000600e_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_sample_clock_div_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600e, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600e, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600e, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600e, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600e, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600e, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600e, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600e, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_4000600e_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_4000600e_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_4000600e_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40040040
 *
 * Node identifier: DT_N_S_soc_S_gpio_40040040
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40040040_PATH "/soc/gpio@40040040"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40040040_FULL_NAME "gpio@40040040"
#define DT_N_S_soc_S_gpio_40040040_FULL_NAME_UNQUOTED gpio@40040040
#define DT_N_S_soc_S_gpio_40040040_FULL_NAME_TOKEN gpio_40040040
#define DT_N_S_soc_S_gpio_40040040_FULL_NAME_UPPER_TOKEN GPIO_40040040

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40040040_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40040040_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40040040_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40040040_FOREACH_NODELABEL(fn) fn(ioport2)
#define DT_N_S_soc_S_gpio_40040040_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040040_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40040040_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40040040_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40040040_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40040040_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040040_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40040040_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40040040_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40040040_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040040_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40040040_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40040040_HASH _NWIzRTfjyxNVJBi_mZVST_d2CEfM7FtRtLbeXfZtGY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40040040_ORD 55
#define DT_N_S_soc_S_gpio_40040040_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40040040_REQUIRES_ORDS \
	20, /* /soc */ \
	21, /* /soc/external-interrupt@40006002 */ \
	22, /* /soc/external-interrupt@40006003 */ \
	29, /* /soc/external-interrupt@40006000 */ \
	30, /* /soc/external-interrupt@40006001 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40040040_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40040040_EXISTS 1
#define DT_N_INST_4_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40040040
#define DT_N_NODELABEL_ioport2             DT_N_S_soc_S_gpio_40040040

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40040040_REG_NUM 1
#define DT_N_S_soc_S_gpio_40040040_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_REG_IDX_0_VAL_ADDRESS 1074004032 /* 0x40040040 */
#define DT_N_S_soc_S_gpio_40040040_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40040040_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40040040_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40040040_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40040040_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40040040_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40040040_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40040040_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40040040_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40040040_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40040040_P_reg {1074004032 /* 0x40040040 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40040040_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_reg_IDX_0 1074004032
#define DT_N_S_soc_S_gpio_40040040_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40040040_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port 2
#define DT_N_S_soc_S_gpio_40040040_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_0_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_0_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_0_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_0_NAME "port-irq0"
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq0_IDX 0
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq0_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq0_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq0_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_1_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_1_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_1_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_1_NAME "port-irq1"
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq1_IDX 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq1_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq1_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq1_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq1_PH DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_2_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_2_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_2_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_2_NAME "port-irq2"
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq2_IDX 2
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq2_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq2_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq2_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq2_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq2_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_3_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_3_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_3_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_IDX_3_NAME "port-irq3"
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq3_IDX 3
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq3_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq3_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq3_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq3_PH DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_NAME_port_irq3_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040040, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40040040, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40040040, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40040040, port_irqs, 3)
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040040, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040040, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040040, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040040, port_irqs, 3)
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040040, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040040, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040040, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040040, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040040, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040040, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040040, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040040, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_LEN 4
#define DT_N_S_soc_S_gpio_40040040_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names {"port-irq0", "port-irq1", "port-irq2", "port-irq3"}
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_0 "port-irq0"
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq0
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_0_STRING_TOKEN port_irq0
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ0
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_1 "port-irq1"
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_1_STRING_TOKEN port_irq1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_2 "port-irq2"
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq2
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_2_STRING_TOKEN port_irq2
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ2
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_3 "port-irq3"
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq3
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_3_STRING_TOKEN port_irq3
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ3
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040040, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40040040, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40040040, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40040040, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040040, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040040, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040040, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040040, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040040, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040040, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040040, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040040, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040040, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040040, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040040, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040040, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_LEN 4
#define DT_N_S_soc_S_gpio_40040040_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq0_pins {6 /* 0x6 */}
#define DT_N_S_soc_S_gpio_40040040_P_port_irq0_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq0_pins_IDX_0 6
#define DT_N_S_soc_S_gpio_40040040_P_port_irq0_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040040, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040040, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq0_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040040, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040040, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq0_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq0_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq1_pins {5 /* 0x5 */}
#define DT_N_S_soc_S_gpio_40040040_P_port_irq1_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq1_pins_IDX_0 5
#define DT_N_S_soc_S_gpio_40040040_P_port_irq1_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040040, port_irq1_pins, 0)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq1_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040040, port_irq1_pins, 0)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq1_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040040, port_irq1_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq1_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040040, port_irq1_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq1_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq1_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq2_pins {13 /* 0xd */}
#define DT_N_S_soc_S_gpio_40040040_P_port_irq2_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq2_pins_IDX_0 13
#define DT_N_S_soc_S_gpio_40040040_P_port_irq2_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040040, port_irq2_pins, 0)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040040, port_irq2_pins, 0)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq2_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040040, port_irq2_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040040, port_irq2_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq2_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq2_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq3_pins {12 /* 0xc */}
#define DT_N_S_soc_S_gpio_40040040_P_port_irq3_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq3_pins_IDX_0 12
#define DT_N_S_soc_S_gpio_40040040_P_port_irq3_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040040, port_irq3_pins, 0)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq3_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040040, port_irq3_pins, 0)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq3_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040040, port_irq3_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq3_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040040, port_irq3_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040040_P_port_irq3_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040040_P_port_irq3_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40040040_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_ngpios 16
#define DT_N_S_soc_S_gpio_40040040_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_status "disabled"
#define DT_N_S_soc_S_gpio_40040040_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40040040_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40040040_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40040040_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40040040_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40040040_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040040, status, 0)
#define DT_N_S_soc_S_gpio_40040040_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040040, status, 0)
#define DT_N_S_soc_S_gpio_40040040_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040040, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040040_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040040, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040040_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40040040_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40040040_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40040040_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40040040_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40040040_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40040040_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040040, compatible, 0)
#define DT_N_S_soc_S_gpio_40040040_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040040, compatible, 0)
#define DT_N_S_soc_S_gpio_40040040_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040040, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040040_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040040, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040040_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40040040_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40040040_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40040040_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40040040_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40040040_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006005
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006005
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006005_PATH "/soc/external-interrupt@40006005"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006005_FULL_NAME "external-interrupt@40006005"
#define DT_N_S_soc_S_external_interrupt_40006005_FULL_NAME_UNQUOTED external-interrupt@40006005
#define DT_N_S_soc_S_external_interrupt_40006005_FULL_NAME_TOKEN external_interrupt_40006005
#define DT_N_S_soc_S_external_interrupt_40006005_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006005

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006005_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006005_CHILD_IDX 51

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006005_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_NODELABEL(fn) fn(port_irq5)
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq5, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006005_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006005_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006005_HASH H6OPOwk9yulexMzL8KktzJNHEqThPXZPbGvVxzDPCJ8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006005_ORD 56
#define DT_N_S_soc_S_external_interrupt_40006005_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006005_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006005_SUPPORTS_ORDS \
	59, /* /soc/gpio@40040060 */ \
	60, /* /soc/gpio@40040080 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006005_EXISTS 1
#define DT_N_INST_11_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_NODELABEL_port_irq5                   DT_N_S_soc_S_external_interrupt_40006005

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006005_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006005_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_REG_IDX_0_VAL_ADDRESS 1073766405 /* 0x40006005 */
#define DT_N_S_soc_S_external_interrupt_40006005_REG_IDX_0_VAL_SIZE 1 /* 0x1 */
#define DT_N_S_soc_S_external_interrupt_40006005_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006005_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006005_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006005_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006005_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006005_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006005_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006005_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg {1073766405 /* 0x40006005 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg_IDX_0 1073766405
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_channel 5
#define DT_N_S_soc_S_external_interrupt_40006005_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_sample_clock_div_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006005, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006005, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006005, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006005, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006005, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006005, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006005, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006005, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006005_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006005_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006005_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006008
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006008
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006008_PATH "/soc/external-interrupt@40006008"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006008_FULL_NAME "external-interrupt@40006008"
#define DT_N_S_soc_S_external_interrupt_40006008_FULL_NAME_UNQUOTED external-interrupt@40006008
#define DT_N_S_soc_S_external_interrupt_40006008_FULL_NAME_TOKEN external_interrupt_40006008
#define DT_N_S_soc_S_external_interrupt_40006008_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006008

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006008_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006008_CHILD_IDX 52

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006008_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_NODELABEL(fn) fn(port_irq8)
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq8, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006008_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006008_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006008_HASH qOZMsYJW9KYCgiBXtmB25EP_hpynmeZt6w5uOYcgg8I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006008_ORD 57
#define DT_N_S_soc_S_external_interrupt_40006008_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006008_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006008_SUPPORTS_ORDS \
	59, /* /soc/gpio@40040060 */ \
	60, /* /soc/gpio@40040080 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006008_EXISTS 1
#define DT_N_INST_12_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_NODELABEL_port_irq8                   DT_N_S_soc_S_external_interrupt_40006008

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006008_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006008_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_REG_IDX_0_VAL_ADDRESS 1073766408 /* 0x40006008 */
#define DT_N_S_soc_S_external_interrupt_40006008_REG_IDX_0_VAL_SIZE 1 /* 0x1 */
#define DT_N_S_soc_S_external_interrupt_40006008_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006008_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006008_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006008_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006008_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006008_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006008_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006008_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg {1073766408 /* 0x40006008 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg_IDX_0 1073766408
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_channel 8
#define DT_N_S_soc_S_external_interrupt_40006008_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_sample_clock_div_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006008, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006008, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006008, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006008, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006008, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006008, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006008, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006008, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006008_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006008_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006008_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006009
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006009
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006009_PATH "/soc/external-interrupt@40006009"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006009_FULL_NAME "external-interrupt@40006009"
#define DT_N_S_soc_S_external_interrupt_40006009_FULL_NAME_UNQUOTED external-interrupt@40006009
#define DT_N_S_soc_S_external_interrupt_40006009_FULL_NAME_TOKEN external_interrupt_40006009
#define DT_N_S_soc_S_external_interrupt_40006009_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006009

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006009_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006009_CHILD_IDX 33

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006009_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_NODELABEL(fn) fn(port_irq9)
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq9, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006009_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006009_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006009_HASH 0SIAlvsRcwvwRV6e7noFkhDXO9FD4g_vJnpepxZ6154

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006009_ORD 58
#define DT_N_S_soc_S_external_interrupt_40006009_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006009_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006009_SUPPORTS_ORDS \
	59, /* /soc/gpio@40040060 */ \
	60, /* /soc/gpio@40040080 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006009_EXISTS 1
#define DT_N_INST_7_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_NODELABEL_port_irq9                  DT_N_S_soc_S_external_interrupt_40006009

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006009_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006009_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_REG_IDX_0_VAL_ADDRESS 1073766409 /* 0x40006009 */
#define DT_N_S_soc_S_external_interrupt_40006009_REG_IDX_0_VAL_SIZE 1 /* 0x1 */
#define DT_N_S_soc_S_external_interrupt_40006009_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006009_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006009_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006009_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006009_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006009_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006009_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006009_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg {1073766409 /* 0x40006009 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg_IDX_0 1073766409
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_channel 9
#define DT_N_S_soc_S_external_interrupt_40006009_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_sample_clock_div_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006009, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006009, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006009, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006009, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006009, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006009, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006009, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006009, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006009_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006009_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006009_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40040060
 *
 * Node identifier: DT_N_S_soc_S_gpio_40040060
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40040060_PATH "/soc/gpio@40040060"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40040060_FULL_NAME "gpio@40040060"
#define DT_N_S_soc_S_gpio_40040060_FULL_NAME_UNQUOTED gpio@40040060
#define DT_N_S_soc_S_gpio_40040060_FULL_NAME_TOKEN gpio_40040060
#define DT_N_S_soc_S_gpio_40040060_FULL_NAME_UPPER_TOKEN GPIO_40040060

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40040060_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40040060_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40040060_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40040060_FOREACH_NODELABEL(fn) fn(ioport3)
#define DT_N_S_soc_S_gpio_40040060_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040060_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40040060_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40040060_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40040060_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40040060_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040060_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40040060_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40040060_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40040060_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040060_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40040060_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40040060_HASH OC7kUxsJ3pwit8gN3vd0EywxwnBxZxQmQl34L8hVfLc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40040060_ORD 59
#define DT_N_S_soc_S_gpio_40040060_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40040060_REQUIRES_ORDS \
	20, /* /soc */ \
	23, /* /soc/external-interrupt@40006006 */ \
	56, /* /soc/external-interrupt@40006005 */ \
	57, /* /soc/external-interrupt@40006008 */ \
	58, /* /soc/external-interrupt@40006009 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40040060_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40040060_EXISTS 1
#define DT_N_INST_2_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40040060
#define DT_N_NODELABEL_ioport3             DT_N_S_soc_S_gpio_40040060

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40040060_REG_NUM 1
#define DT_N_S_soc_S_gpio_40040060_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_REG_IDX_0_VAL_ADDRESS 1074004064 /* 0x40040060 */
#define DT_N_S_soc_S_gpio_40040060_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40040060_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40040060_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40040060_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40040060_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40040060_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40040060_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40040060_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40040060_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40040060_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40040060_P_reg {1074004064 /* 0x40040060 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40040060_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_reg_IDX_0 1074004064
#define DT_N_S_soc_S_gpio_40040060_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40040060_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port 3
#define DT_N_S_soc_S_gpio_40040060_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_0_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_0_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_0_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_0_NAME "port-irq5"
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq5_IDX 0
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq5_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq5_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq5_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq5_PH DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq5_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_1_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_1_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_1_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_1_NAME "port-irq6"
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq6_IDX 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq6_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq6_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq6_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq6_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq6_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_2_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_2_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_2_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_2_NAME "port-irq8"
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq8_IDX 2
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq8_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq8_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq8_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq8_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq8_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_3_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_3_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_3_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_IDX_3_NAME "port-irq9"
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq9_IDX 3
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq9_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq9_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq9_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq9_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_NAME_port_irq9_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040060, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40040060, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40040060, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40040060, port_irqs, 3)
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040060, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040060, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040060, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040060, port_irqs, 3)
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040060, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040060, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040060, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040060, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040060, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040060, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040060, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040060, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_LEN 4
#define DT_N_S_soc_S_gpio_40040060_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names {"port-irq5", "port-irq6", "port-irq8", "port-irq9"}
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_0 "port-irq5"
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq5
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_0_STRING_TOKEN port_irq5
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ5
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_1 "port-irq6"
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq6
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_1_STRING_TOKEN port_irq6
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ6
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_2 "port-irq8"
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq8
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_2_STRING_TOKEN port_irq8
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ8
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_3 "port-irq9"
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq9
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_3_STRING_TOKEN port_irq9
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ9
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040060, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40040060, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40040060, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40040060, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040060, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040060, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040060, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040060, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040060, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040060, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040060, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040060, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040060, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040060, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040060, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040060, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_LEN 4
#define DT_N_S_soc_S_gpio_40040060_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq5_pins {2 /* 0x2 */}
#define DT_N_S_soc_S_gpio_40040060_P_port_irq5_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq5_pins_IDX_0 2
#define DT_N_S_soc_S_gpio_40040060_P_port_irq5_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040060, port_irq5_pins, 0)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq5_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040060, port_irq5_pins, 0)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq5_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040060, port_irq5_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq5_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040060, port_irq5_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq5_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq5_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq6_pins {1 /* 0x1 */}
#define DT_N_S_soc_S_gpio_40040060_P_port_irq6_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq6_pins_IDX_0 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq6_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040060, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040060, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq6_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040060, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040060, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq6_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq6_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq8_pins {5 /* 0x5 */}
#define DT_N_S_soc_S_gpio_40040060_P_port_irq8_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq8_pins_IDX_0 5
#define DT_N_S_soc_S_gpio_40040060_P_port_irq8_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040060, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040060, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq8_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040060, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040060, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq8_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq8_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq9_pins {4 /* 0x4 */}
#define DT_N_S_soc_S_gpio_40040060_P_port_irq9_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq9_pins_IDX_0 4
#define DT_N_S_soc_S_gpio_40040060_P_port_irq9_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040060, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040060, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq9_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040060, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040060, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040060_P_port_irq9_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040060_P_port_irq9_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40040060_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_ngpios 16
#define DT_N_S_soc_S_gpio_40040060_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_status "okay"
#define DT_N_S_soc_S_gpio_40040060_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40040060_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40040060_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40040060_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40040060_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_gpio_40040060_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040060, status, 0)
#define DT_N_S_soc_S_gpio_40040060_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040060, status, 0)
#define DT_N_S_soc_S_gpio_40040060_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040060, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040060_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040060, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040060_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40040060_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40040060_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40040060_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40040060_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40040060_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40040060_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040060, compatible, 0)
#define DT_N_S_soc_S_gpio_40040060_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040060, compatible, 0)
#define DT_N_S_soc_S_gpio_40040060_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040060, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040060_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040060, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040060_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40040060_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40040060_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40040060_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40040060_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40040060_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40040080
 *
 * Node identifier: DT_N_S_soc_S_gpio_40040080
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40040080_PATH "/soc/gpio@40040080"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40040080_FULL_NAME "gpio@40040080"
#define DT_N_S_soc_S_gpio_40040080_FULL_NAME_UNQUOTED gpio@40040080
#define DT_N_S_soc_S_gpio_40040080_FULL_NAME_TOKEN gpio_40040080
#define DT_N_S_soc_S_gpio_40040080_FULL_NAME_UPPER_TOKEN GPIO_40040080

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40040080_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40040080_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40040080_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40040080_FOREACH_NODELABEL(fn) fn(ioport4)
#define DT_N_S_soc_S_gpio_40040080_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40040080_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40040080_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40040080_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40040080_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040080_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40040080_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40040080_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40040080_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040080_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40040080_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40040080_HASH ZazAHTh0qAh6jkvyOrxO4jWKIZbVkTVhG67ozE_6eZg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40040080_ORD 60
#define DT_N_S_soc_S_gpio_40040080_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40040080_REQUIRES_ORDS \
	20, /* /soc */ \
	23, /* /soc/external-interrupt@40006006 */ \
	24, /* /soc/external-interrupt@40006007 */ \
	29, /* /soc/external-interrupt@40006000 */ \
	31, /* /soc/external-interrupt@40006004 */ \
	56, /* /soc/external-interrupt@40006005 */ \
	57, /* /soc/external-interrupt@40006008 */ \
	58, /* /soc/external-interrupt@40006009 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40040080_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40040080_EXISTS 1
#define DT_N_INST_3_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40040080
#define DT_N_NODELABEL_ioport4             DT_N_S_soc_S_gpio_40040080

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40040080_REG_NUM 1
#define DT_N_S_soc_S_gpio_40040080_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_REG_IDX_0_VAL_ADDRESS 1074004096 /* 0x40040080 */
#define DT_N_S_soc_S_gpio_40040080_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40040080_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40040080_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40040080_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40040080_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40040080_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40040080_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40040080_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40040080_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40040080_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40040080_P_reg {1074004096 /* 0x40040080 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40040080_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_reg_IDX_0 1074004096
#define DT_N_S_soc_S_gpio_40040080_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40040080_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port 4
#define DT_N_S_soc_S_gpio_40040080_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_vbatts_pins {2 /* 0x2 */, 3 /* 0x3 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_gpio_40040080_P_vbatts_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_vbatts_pins_IDX_0 2
#define DT_N_S_soc_S_gpio_40040080_P_vbatts_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_vbatts_pins_IDX_1 3
#define DT_N_S_soc_S_gpio_40040080_P_vbatts_pins_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_vbatts_pins_IDX_2 4
#define DT_N_S_soc_S_gpio_40040080_P_vbatts_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040080, vbatts_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40040080, vbatts_pins, 1) \
	fn(DT_N_S_soc_S_gpio_40040080, vbatts_pins, 2)
#define DT_N_S_soc_S_gpio_40040080_P_vbatts_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040080, vbatts_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, vbatts_pins, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, vbatts_pins, 2)
#define DT_N_S_soc_S_gpio_40040080_P_vbatts_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040080, vbatts_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040080, vbatts_pins, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040080, vbatts_pins, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_vbatts_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040080, vbatts_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, vbatts_pins, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, vbatts_pins, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_vbatts_pins_LEN 3
#define DT_N_S_soc_S_gpio_40040080_P_vbatts_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_0_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_0_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_0_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_0_NAME "port-irq0"
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq0_IDX 0
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq0_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq0_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq0_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_1_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_1_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_1_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_1_NAME "port-irq4"
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq4_IDX 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq4_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq4_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq4_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq4_PH DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq4_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_2_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_2_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_2_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_2_NAME "port-irq5"
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq5_IDX 2
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq5_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq5_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq5_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq5_PH DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq5_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_3_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_3_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_3_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_3_NAME "port-irq6"
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq6_IDX 3
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq6_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq6_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq6_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq6_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq6_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_4_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_4_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_4_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_4_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_4_NAME "port-irq7"
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq7_IDX 4
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq7_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq7_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq7_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq7_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq7_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_5_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_5_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_5_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_5_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_5_NAME "port-irq8"
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq8_IDX 5
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq8_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq8_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq8_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq8_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq8_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_6_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_6_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_6_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_6_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_IDX_6_NAME "port-irq9"
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq9_IDX 6
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq9_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq9_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq9_NUM_CELLS 0
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq9_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_NAME_port_irq9_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 3) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 4) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 5) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 6)
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 6)
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 6, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irqs, 6, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_LEN 7
#define DT_N_S_soc_S_gpio_40040080_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names {"port-irq0", "port-irq4", "port-irq5", "port-irq6", "port-irq7", "port-irq8", "port-irq9"}
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_0 "port-irq0"
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq0
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_0_STRING_TOKEN port_irq0
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ0
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_1 "port-irq4"
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq4
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_1_STRING_TOKEN port_irq4
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ4
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_2 "port-irq5"
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq5
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_2_STRING_TOKEN port_irq5
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ5
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_3 "port-irq6"
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq6
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_3_STRING_TOKEN port_irq6
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ6
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_4 "port-irq7"
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_4_STRING_UNQUOTED port-irq7
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_4_STRING_TOKEN port_irq7
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_4_STRING_UPPER_TOKEN PORT_IRQ7
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_5 "port-irq8"
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_5_STRING_UNQUOTED port-irq8
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_5_STRING_TOKEN port_irq8
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_5_STRING_UPPER_TOKEN PORT_IRQ8
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_6 "port-irq9"
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_6_STRING_UNQUOTED port-irq9
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_6_STRING_TOKEN port_irq9
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_IDX_6_STRING_UPPER_TOKEN PORT_IRQ9
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 3) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 4) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 5) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 6)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 6)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 6, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq_names, 6, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_LEN 7
#define DT_N_S_soc_S_gpio_40040080_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq0_pins {0 /* 0x0 */}
#define DT_N_S_soc_S_gpio_40040080_P_port_irq0_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq0_pins_IDX_0 0
#define DT_N_S_soc_S_gpio_40040080_P_port_irq0_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040080, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040080, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq0_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq0_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq0_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq4_pins {2 /* 0x2 */, 11 /* 0xb */}
#define DT_N_S_soc_S_gpio_40040080_P_port_irq4_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq4_pins_IDX_0 2
#define DT_N_S_soc_S_gpio_40040080_P_port_irq4_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq4_pins_IDX_1 11
#define DT_N_S_soc_S_gpio_40040080_P_port_irq4_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040080, port_irq4_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq4_pins, 1)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq4_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040080, port_irq4_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq4_pins, 1)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq4_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irq4_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq4_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq4_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irq4_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq4_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq4_pins_LEN 2
#define DT_N_S_soc_S_gpio_40040080_P_port_irq4_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq5_pins {1 /* 0x1 */, 10 /* 0xa */}
#define DT_N_S_soc_S_gpio_40040080_P_port_irq5_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq5_pins_IDX_0 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq5_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq5_pins_IDX_1 10
#define DT_N_S_soc_S_gpio_40040080_P_port_irq5_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040080, port_irq5_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq5_pins, 1)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq5_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040080, port_irq5_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq5_pins, 1)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq5_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irq5_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq5_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq5_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irq5_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40040080, port_irq5_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq5_pins_LEN 2
#define DT_N_S_soc_S_gpio_40040080_P_port_irq5_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq6_pins {9 /* 0x9 */}
#define DT_N_S_soc_S_gpio_40040080_P_port_irq6_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq6_pins_IDX_0 9
#define DT_N_S_soc_S_gpio_40040080_P_port_irq6_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040080, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040080, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq6_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq6_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq6_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq7_pins {8 /* 0x8 */}
#define DT_N_S_soc_S_gpio_40040080_P_port_irq7_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq7_pins_IDX_0 8
#define DT_N_S_soc_S_gpio_40040080_P_port_irq7_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040080, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040080, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq7_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq7_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq7_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq8_pins {15 /* 0xf */}
#define DT_N_S_soc_S_gpio_40040080_P_port_irq8_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq8_pins_IDX_0 15
#define DT_N_S_soc_S_gpio_40040080_P_port_irq8_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040080, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040080, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq8_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq8_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq8_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq9_pins {14 /* 0xe */}
#define DT_N_S_soc_S_gpio_40040080_P_port_irq9_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq9_pins_IDX_0 14
#define DT_N_S_soc_S_gpio_40040080_P_port_irq9_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040080, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040080, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq9_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040080, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_port_irq9_pins_LEN 1
#define DT_N_S_soc_S_gpio_40040080_P_port_irq9_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40040080_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_ngpios 16
#define DT_N_S_soc_S_gpio_40040080_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_status "okay"
#define DT_N_S_soc_S_gpio_40040080_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40040080_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40040080_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40040080_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40040080_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_gpio_40040080_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040080, status, 0)
#define DT_N_S_soc_S_gpio_40040080_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040080, status, 0)
#define DT_N_S_soc_S_gpio_40040080_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040080, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040080, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40040080_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40040080_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40040080_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40040080_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40040080_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40040080_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040080, compatible, 0)
#define DT_N_S_soc_S_gpio_40040080_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040080, compatible, 0)
#define DT_N_S_soc_S_gpio_40040080_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040080_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40040080_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40040080_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40040080_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40040080_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40040080_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40040120
 *
 * Node identifier: DT_N_S_soc_S_gpio_40040120
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40040120_PATH "/soc/gpio@40040120"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40040120_FULL_NAME "gpio@40040120"
#define DT_N_S_soc_S_gpio_40040120_FULL_NAME_UNQUOTED gpio@40040120
#define DT_N_S_soc_S_gpio_40040120_FULL_NAME_TOKEN gpio_40040120
#define DT_N_S_soc_S_gpio_40040120_FULL_NAME_UPPER_TOKEN GPIO_40040120

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40040120_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40040120_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40040120_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40040120_FOREACH_NODELABEL(fn) fn(ioport9)
#define DT_N_S_soc_S_gpio_40040120_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport9, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040120_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40040120_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40040120_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40040120_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40040120_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040120_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40040120_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40040120_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40040120_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40040120_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40040120_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40040120_HASH hJRYnjHLua08tMqEBZ_w4_U6XpVXDz2E53Md101ncUM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40040120_ORD 61
#define DT_N_S_soc_S_gpio_40040120_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40040120_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40040120_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40040120_EXISTS 1
#define DT_N_INST_5_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40040120
#define DT_N_NODELABEL_ioport9             DT_N_S_soc_S_gpio_40040120

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40040120_REG_NUM 1
#define DT_N_S_soc_S_gpio_40040120_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040120_REG_IDX_0_VAL_ADDRESS 1074004256 /* 0x40040120 */
#define DT_N_S_soc_S_gpio_40040120_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40040120_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40040120_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40040120_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40040120_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40040120_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40040120_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040120_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40040120_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040120_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40040120_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40040120_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40040120_P_reg {1074004256 /* 0x40040120 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40040120_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040120_P_reg_IDX_0 1074004256
#define DT_N_S_soc_S_gpio_40040120_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40040120_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40040120_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40040120_P_port 9
#define DT_N_S_soc_S_gpio_40040120_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40040120_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40040120_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40040120_P_ngpios 16
#define DT_N_S_soc_S_gpio_40040120_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40040120_P_status "disabled"
#define DT_N_S_soc_S_gpio_40040120_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40040120_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40040120_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40040120_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40040120_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040120_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40040120_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40040120_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40040120_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040120, status, 0)
#define DT_N_S_soc_S_gpio_40040120_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040120, status, 0)
#define DT_N_S_soc_S_gpio_40040120_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040120, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040120_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040120, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040120_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40040120_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40040120_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40040120_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40040120_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40040120_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40040120_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40040120_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40040120_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40040120, compatible, 0)
#define DT_N_S_soc_S_gpio_40040120_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40040120, compatible, 0)
#define DT_N_S_soc_S_gpio_40040120_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40040120, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040120_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40040120, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40040120_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40040120_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40040120_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40040120_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40040120_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40040120_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40040120_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40040120_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40040800/iic0_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40040800_S_iic0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_PATH "/soc/pin-controller@40040800/iic0_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_FULL_NAME "iic0_default"
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_FULL_NAME_UNQUOTED iic0_default
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_FULL_NAME_TOKEN iic0_default
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_FULL_NAME_UPPER_TOKEN IIC0_DEFAULT

/* Node parent (/soc/pin-controller@40040800) identifier: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_PARENT DT_N_S_soc_S_pin_controller_40040800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_FOREACH_NODELABEL(fn) fn(iic0_default)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(iic0_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40040800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_HASH gFpNb_xNR3Eoa0cM5YHQRD8xqGEFQA3VfzFIh12L_WA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_ORD 62
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_REQUIRES_ORDS \
	42, /* /soc/pin-controller@40040800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_SUPPORTS_ORDS \
	63, /* /soc/iic0@40053000 */ \
	99, /* /soc/pin-controller@40040800/iic0_default/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_EXISTS 1
#define DT_N_NODELABEL_iic0_default DT_N_S_soc_S_pin_controller_40040800_S_iic0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/iic0@40053000
 *
 * Node identifier: DT_N_S_soc_S_iic0_40053000
 *
 * Binding (compatible = renesas,ra-iic):
 *   $ZEPHYR_BASE/dts/bindings/i2c/renesas,ra-iic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iic0_40053000_PATH "/soc/iic0@40053000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iic0_40053000_FULL_NAME "iic0@40053000"
#define DT_N_S_soc_S_iic0_40053000_FULL_NAME_UNQUOTED iic0@40053000
#define DT_N_S_soc_S_iic0_40053000_FULL_NAME_TOKEN iic0_40053000
#define DT_N_S_soc_S_iic0_40053000_FULL_NAME_UPPER_TOKEN IIC0_40053000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_iic0_40053000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iic0_40053000_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iic0_40053000_NODELABEL_NUM 2
#define DT_N_S_soc_S_iic0_40053000_FOREACH_NODELABEL(fn) fn(iic0) fn(zephyr_i2c)
#define DT_N_S_soc_S_iic0_40053000_FOREACH_NODELABEL_VARGS(fn, ...) fn(iic0, __VA_ARGS__) fn(zephyr_i2c, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_40053000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iic0_40053000_CHILD_NUM 0
#define DT_N_S_soc_S_iic0_40053000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iic0_40053000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iic0_40053000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iic0_40053000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic0_40053000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iic0_40053000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iic0_40053000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iic0_40053000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic0_40053000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iic0_40053000_HASH BAoojTnjyT821Kk838QX7bkml_MZPZ34Z5hSwo25Qyg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iic0_40053000_ORD 63
#define DT_N_S_soc_S_iic0_40053000_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iic0_40053000_REQUIRES_ORDS \
	20, /* /soc */ \
	28, /* /soc/interrupt-controller@e000e100 */ \
	62, /* /soc/pin-controller@40040800/iic0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iic0_40053000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iic0_40053000_EXISTS 1
#define DT_N_INST_0_renesas_ra_iic DT_N_S_soc_S_iic0_40053000
#define DT_N_NODELABEL_iic0        DT_N_S_soc_S_iic0_40053000
#define DT_N_NODELABEL_zephyr_i2c  DT_N_S_soc_S_iic0_40053000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iic0_40053000_REG_NUM 1
#define DT_N_S_soc_S_iic0_40053000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_REG_IDX_0_VAL_ADDRESS 1074081792 /* 0x40053000 */
#define DT_N_S_soc_S_iic0_40053000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_iic0_40053000_RANGES_NUM 0
#define DT_N_S_soc_S_iic0_40053000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iic0_40053000_IRQ_NUM 4
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_0_VAL_irq 14
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_1_VAL_irq 15
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_2_VAL_irq 16
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_3_VAL_irq 17
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic0_40053000_IRQ_LEVEL 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_iic0_40053000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_iic0_40053000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_iic0_40053000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_iic0_40053000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_iic0_40053000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_iic0_40053000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_iic0_40053000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_iic0_40053000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_iic0_40053000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_iic0_40053000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_iic0_40053000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_iic0_40053000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_iic0_40053000_COMPAT_MATCHES_renesas_ra_iic 1
#define DT_N_S_soc_S_iic0_40053000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_iic0_40053000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_COMPAT_MODEL_IDX_0 "ra-iic"
#define DT_N_S_soc_S_iic0_40053000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iic0_40053000_PINCTRL_NUM 1
#define DT_N_S_soc_S_iic0_40053000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_iic0_40053000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_iic0_40053000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_iic0_40053000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40040800_S_iic0_default

/* Generic property macros: */
#define DT_N_S_soc_S_iic0_40053000_P_reg {1074081792 /* 0x40053000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_iic0_40053000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_reg_IDX_0 1074081792
#define DT_N_S_soc_S_iic0_40053000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_reg_IDX_1 256
#define DT_N_S_soc_S_iic0_40053000_P_reg_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_channel 0
#define DT_N_S_soc_S_iic0_40053000_P_channel_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupts {14 /* 0xe */, 1 /* 0x1 */, 15 /* 0xf */, 1 /* 0x1 */, 16 /* 0x10 */, 1 /* 0x1 */, 17 /* 0x11 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_iic0_40053000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupts_IDX_0 14
#define DT_N_S_soc_S_iic0_40053000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupts_IDX_2 15
#define DT_N_S_soc_S_iic0_40053000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupts_IDX_4 16
#define DT_N_S_soc_S_iic0_40053000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupts_IDX_6 17
#define DT_N_S_soc_S_iic0_40053000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_rise_time_ns 120
#define DT_N_S_soc_S_iic0_40053000_P_rise_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_fall_time_ns 120
#define DT_N_S_soc_S_iic0_40053000_P_fall_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_duty_cycle_percent 50
#define DT_N_S_soc_S_iic0_40053000_P_duty_cycle_percent_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_priority_level 12
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_priority_level_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_clock_frequency 1000000
#define DT_N_S_soc_S_iic0_40053000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_sq_size 4
#define DT_N_S_soc_S_iic0_40053000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_cq_size 4
#define DT_N_S_soc_S_iic0_40053000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_status "okay"
#define DT_N_S_soc_S_iic0_40053000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_iic0_40053000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_iic0_40053000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_iic0_40053000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_iic0_40053000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_iic0_40053000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic0_40053000, status, 0)
#define DT_N_S_soc_S_iic0_40053000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic0_40053000, status, 0)
#define DT_N_S_soc_S_iic0_40053000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic0_40053000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_40053000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic0_40053000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_40053000_P_status_LEN 1
#define DT_N_S_soc_S_iic0_40053000_P_status_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_compatible {"renesas,ra-iic"}
#define DT_N_S_soc_S_iic0_40053000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_compatible_IDX_0 "renesas,ra-iic"
#define DT_N_S_soc_S_iic0_40053000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-iic
#define DT_N_S_soc_S_iic0_40053000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_iic
#define DT_N_S_soc_S_iic0_40053000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_IIC
#define DT_N_S_soc_S_iic0_40053000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic0_40053000, compatible, 0)
#define DT_N_S_soc_S_iic0_40053000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic0_40053000, compatible, 0)
#define DT_N_S_soc_S_iic0_40053000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic0_40053000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_40053000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic0_40053000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_40053000_P_compatible_LEN 1
#define DT_N_S_soc_S_iic0_40053000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic0_40053000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_iic0_40053000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_iic0_40053000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_iic0_40053000, interrupt_names, 3)
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic0_40053000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic0_40053000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic0_40053000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic0_40053000, interrupt_names, 3)
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic0_40053000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic0_40053000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic0_40053000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic0_40053000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic0_40053000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic0_40053000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic0_40053000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic0_40053000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_iic0_40053000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_iic0_40053000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_wakeup_source 0
#define DT_N_S_soc_S_iic0_40053000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_iic0_40053000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40040800_S_iic0_default
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40040800_S_iic0_default
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic0_40053000, pinctrl_0, 0)
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic0_40053000, pinctrl_0, 0)
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic0_40053000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic0_40053000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic0_40053000, pinctrl_names, 0)
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic0_40053000, pinctrl_names, 0)
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic0_40053000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic0_40053000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_iic0_40053000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40040800/iic1_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40040800_S_iic1_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_PATH "/soc/pin-controller@40040800/iic1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_FULL_NAME "iic1_default"
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_FULL_NAME_UNQUOTED iic1_default
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_FULL_NAME_TOKEN iic1_default
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_FULL_NAME_UPPER_TOKEN IIC1_DEFAULT

/* Node parent (/soc/pin-controller@40040800) identifier: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_PARENT DT_N_S_soc_S_pin_controller_40040800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_FOREACH_NODELABEL(fn) fn(iic1_default)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(iic1_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40040800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_HASH qrLD5fUSwfuF7alFwe8pvZX8OXyxx_Uf4XSMqBvNFNg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_ORD 64
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_REQUIRES_ORDS \
	42, /* /soc/pin-controller@40040800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_SUPPORTS_ORDS \
	65, /* /soc/iic1@40053100 */ \
	100, /* /soc/pin-controller@40040800/iic1_default/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_EXISTS 1
#define DT_N_NODELABEL_iic1_default DT_N_S_soc_S_pin_controller_40040800_S_iic1_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/iic1@40053100
 *
 * Node identifier: DT_N_S_soc_S_iic1_40053100
 *
 * Binding (compatible = renesas,ra-iic):
 *   $ZEPHYR_BASE/dts/bindings/i2c/renesas,ra-iic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iic1_40053100_PATH "/soc/iic1@40053100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iic1_40053100_FULL_NAME "iic1@40053100"
#define DT_N_S_soc_S_iic1_40053100_FULL_NAME_UNQUOTED iic1@40053100
#define DT_N_S_soc_S_iic1_40053100_FULL_NAME_TOKEN iic1_40053100
#define DT_N_S_soc_S_iic1_40053100_FULL_NAME_UPPER_TOKEN IIC1_40053100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_iic1_40053100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iic1_40053100_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iic1_40053100_NODELABEL_NUM 2
#define DT_N_S_soc_S_iic1_40053100_FOREACH_NODELABEL(fn) fn(iic1) fn(arduino_i2c)
#define DT_N_S_soc_S_iic1_40053100_FOREACH_NODELABEL_VARGS(fn, ...) fn(iic1, __VA_ARGS__) fn(arduino_i2c, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_40053100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iic1_40053100_CHILD_NUM 0
#define DT_N_S_soc_S_iic1_40053100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iic1_40053100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iic1_40053100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iic1_40053100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic1_40053100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iic1_40053100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iic1_40053100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iic1_40053100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic1_40053100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iic1_40053100_HASH 0WvECSkMHgMoD48taCbwQDT6pfoUY1ijkW766lD__po

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iic1_40053100_ORD 65
#define DT_N_S_soc_S_iic1_40053100_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iic1_40053100_REQUIRES_ORDS \
	20, /* /soc */ \
	28, /* /soc/interrupt-controller@e000e100 */ \
	64, /* /soc/pin-controller@40040800/iic1_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iic1_40053100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iic1_40053100_EXISTS 1
#define DT_N_INST_1_renesas_ra_iic DT_N_S_soc_S_iic1_40053100
#define DT_N_NODELABEL_iic1        DT_N_S_soc_S_iic1_40053100
#define DT_N_NODELABEL_arduino_i2c DT_N_S_soc_S_iic1_40053100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iic1_40053100_REG_NUM 1
#define DT_N_S_soc_S_iic1_40053100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_REG_IDX_0_VAL_ADDRESS 1074082048 /* 0x40053100 */
#define DT_N_S_soc_S_iic1_40053100_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_iic1_40053100_RANGES_NUM 0
#define DT_N_S_soc_S_iic1_40053100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iic1_40053100_IRQ_NUM 4
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_0_VAL_irq 10
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_1_VAL_irq 11
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_2_VAL_irq 12
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_3_VAL_irq 13
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic1_40053100_IRQ_LEVEL 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_iic1_40053100_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_iic1_40053100_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_iic1_40053100_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_iic1_40053100_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_iic1_40053100_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_iic1_40053100_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_iic1_40053100_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_iic1_40053100_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_iic1_40053100_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_iic1_40053100_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_iic1_40053100_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_iic1_40053100_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_iic1_40053100_COMPAT_MATCHES_renesas_ra_iic 1
#define DT_N_S_soc_S_iic1_40053100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_iic1_40053100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_COMPAT_MODEL_IDX_0 "ra-iic"
#define DT_N_S_soc_S_iic1_40053100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iic1_40053100_PINCTRL_NUM 1
#define DT_N_S_soc_S_iic1_40053100_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_iic1_40053100_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_iic1_40053100_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_iic1_40053100_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40040800_S_iic1_default

/* Generic property macros: */
#define DT_N_S_soc_S_iic1_40053100_P_reg {1074082048 /* 0x40053100 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_iic1_40053100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_reg_IDX_0 1074082048
#define DT_N_S_soc_S_iic1_40053100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_reg_IDX_1 256
#define DT_N_S_soc_S_iic1_40053100_P_reg_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_channel 1
#define DT_N_S_soc_S_iic1_40053100_P_channel_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupts {10 /* 0xa */, 1 /* 0x1 */, 11 /* 0xb */, 1 /* 0x1 */, 12 /* 0xc */, 1 /* 0x1 */, 13 /* 0xd */, 1 /* 0x1 */}
#define DT_N_S_soc_S_iic1_40053100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupts_IDX_0 10
#define DT_N_S_soc_S_iic1_40053100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupts_IDX_2 11
#define DT_N_S_soc_S_iic1_40053100_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupts_IDX_4 12
#define DT_N_S_soc_S_iic1_40053100_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupts_IDX_6 13
#define DT_N_S_soc_S_iic1_40053100_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_rise_time_ns 120
#define DT_N_S_soc_S_iic1_40053100_P_rise_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_fall_time_ns 120
#define DT_N_S_soc_S_iic1_40053100_P_fall_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_duty_cycle_percent 50
#define DT_N_S_soc_S_iic1_40053100_P_duty_cycle_percent_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_priority_level 12
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_priority_level_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_clock_frequency 1000000
#define DT_N_S_soc_S_iic1_40053100_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_sq_size 4
#define DT_N_S_soc_S_iic1_40053100_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_cq_size 4
#define DT_N_S_soc_S_iic1_40053100_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_status "okay"
#define DT_N_S_soc_S_iic1_40053100_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_iic1_40053100_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_iic1_40053100_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_iic1_40053100_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_iic1_40053100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_iic1_40053100_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_40053100, status, 0)
#define DT_N_S_soc_S_iic1_40053100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_40053100, status, 0)
#define DT_N_S_soc_S_iic1_40053100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_40053100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_40053100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_40053100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_40053100_P_status_LEN 1
#define DT_N_S_soc_S_iic1_40053100_P_status_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_compatible {"renesas,ra-iic"}
#define DT_N_S_soc_S_iic1_40053100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_compatible_IDX_0 "renesas,ra-iic"
#define DT_N_S_soc_S_iic1_40053100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-iic
#define DT_N_S_soc_S_iic1_40053100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_iic
#define DT_N_S_soc_S_iic1_40053100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_IIC
#define DT_N_S_soc_S_iic1_40053100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_40053100, compatible, 0)
#define DT_N_S_soc_S_iic1_40053100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_40053100, compatible, 0)
#define DT_N_S_soc_S_iic1_40053100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_40053100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_40053100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_40053100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_40053100_P_compatible_LEN 1
#define DT_N_S_soc_S_iic1_40053100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_40053100, interrupt_names, 0) \
	fn(DT_N_S_soc_S_iic1_40053100, interrupt_names, 1) \
	fn(DT_N_S_soc_S_iic1_40053100, interrupt_names, 2) \
	fn(DT_N_S_soc_S_iic1_40053100, interrupt_names, 3)
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_40053100, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_40053100, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_40053100, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_40053100, interrupt_names, 3)
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_40053100, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic1_40053100, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic1_40053100, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic1_40053100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_40053100, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_40053100, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_40053100, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_40053100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_iic1_40053100_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_iic1_40053100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_wakeup_source 0
#define DT_N_S_soc_S_iic1_40053100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_iic1_40053100_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40040800_S_iic1_default
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40040800_S_iic1_default
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_40053100, pinctrl_0, 0)
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_40053100, pinctrl_0, 0)
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_40053100, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_40053100, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_40053100, pinctrl_names, 0)
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_40053100, pinctrl_names, 0)
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_40053100, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_40053100, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_iic1_40053100_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/memory@20000000
 *
 * Node identifier: DT_N_S_soc_S_memory_20000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_20000000_PATH "/soc/memory@20000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_20000000_FULL_NAME "memory@20000000"
#define DT_N_S_soc_S_memory_20000000_FULL_NAME_UNQUOTED memory@20000000
#define DT_N_S_soc_S_memory_20000000_FULL_NAME_TOKEN memory_20000000
#define DT_N_S_soc_S_memory_20000000_FULL_NAME_UPPER_TOKEN MEMORY_20000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_20000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_20000000_CHILD_IDX 49

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_20000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_20000000_FOREACH_NODELABEL(fn) fn(sram0)
#define DT_N_S_soc_S_memory_20000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_20000000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_20000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_memory_20000000_HASH 5mk6hI_a0RgTbSaRk0MwzSvPe_XVqQpqtmpmf4tdmFg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_20000000_ORD 66
#define DT_N_S_soc_S_memory_20000000_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_20000000_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_20000000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_soc_S_memory_20000000
#define DT_N_NODELABEL_sram0  DT_N_S_soc_S_memory_20000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_20000000_REG_NUM 1
#define DT_N_S_soc_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_soc_S_memory_20000000_REG_IDX_0_VAL_SIZE 32768 /* 0x8000 */
#define DT_N_S_soc_S_memory_20000000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_20000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_20000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_20000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_memory_20000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_20000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_20000000_P_reg {536870912 /* 0x20000000 */, 32768 /* 0x8000 */}
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_1 32768
#define DT_N_S_soc_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_20000000, compatible, 0)
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_20000000, compatible, 0)
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20000000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_20000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_20000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_20000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_20000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/option-setting-ofs0@400
 *
 * Node identifier: DT_N_S_soc_S_option_setting_ofs0_400
 *
 * Binding (compatible = renesas,ofs-memory):
 *   $ZEPHYR_BASE/dts/bindings/reserved-memory/renesas,ofs-memory.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_option_setting_ofs0_400_PATH "/soc/option-setting-ofs0@400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_option_setting_ofs0_400_FULL_NAME "option-setting-ofs0@400"
#define DT_N_S_soc_S_option_setting_ofs0_400_FULL_NAME_UNQUOTED option-setting-ofs0@400
#define DT_N_S_soc_S_option_setting_ofs0_400_FULL_NAME_TOKEN option_setting_ofs0_400
#define DT_N_S_soc_S_option_setting_ofs0_400_FULL_NAME_UPPER_TOKEN OPTION_SETTING_OFS0_400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_option_setting_ofs0_400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_option_setting_ofs0_400_CHILD_IDX 45

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_option_setting_ofs0_400_NODELABEL_NUM 1
#define DT_N_S_soc_S_option_setting_ofs0_400_FOREACH_NODELABEL(fn) fn(option_setting_ofs0)
#define DT_N_S_soc_S_option_setting_ofs0_400_FOREACH_NODELABEL_VARGS(fn, ...) fn(option_setting_ofs0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs0_400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_option_setting_ofs0_400_CHILD_NUM 0
#define DT_N_S_soc_S_option_setting_ofs0_400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_option_setting_ofs0_400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_option_setting_ofs0_400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_ofs0_400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_ofs0_400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_option_setting_ofs0_400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_option_setting_ofs0_400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_ofs0_400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_ofs0_400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_option_setting_ofs0_400_HASH QrYuA0_5WgFgr_iTHmUtKBTnDIvcMNTzrHDsGSrydPg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_option_setting_ofs0_400_ORD 67
#define DT_N_S_soc_S_option_setting_ofs0_400_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_option_setting_ofs0_400_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_option_setting_ofs0_400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_option_setting_ofs0_400_EXISTS 1
#define DT_N_INST_0_renesas_ofs_memory     DT_N_S_soc_S_option_setting_ofs0_400
#define DT_N_NODELABEL_option_setting_ofs0 DT_N_S_soc_S_option_setting_ofs0_400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_option_setting_ofs0_400_REG_NUM 1
#define DT_N_S_soc_S_option_setting_ofs0_400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs0_400_REG_IDX_0_VAL_ADDRESS 1024 /* 0x400 */
#define DT_N_S_soc_S_option_setting_ofs0_400_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_option_setting_ofs0_400_RANGES_NUM 0
#define DT_N_S_soc_S_option_setting_ofs0_400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_option_setting_ofs0_400_IRQ_NUM 0
#define DT_N_S_soc_S_option_setting_ofs0_400_IRQ_LEVEL 0
#define DT_N_S_soc_S_option_setting_ofs0_400_COMPAT_MATCHES_renesas_ofs_memory 1
#define DT_N_S_soc_S_option_setting_ofs0_400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs0_400_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_option_setting_ofs0_400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs0_400_COMPAT_MODEL_IDX_0 "ofs-memory"
#define DT_N_S_soc_S_option_setting_ofs0_400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_option_setting_ofs0_400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_option_setting_ofs0_400_P_reg {1024 /* 0x400 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_option_setting_ofs0_400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs0_400_P_reg_IDX_0 1024
#define DT_N_S_soc_S_option_setting_ofs0_400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs0_400_P_reg_IDX_1 4
#define DT_N_S_soc_S_option_setting_ofs0_400_P_reg_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs0_400_P_status "okay"
#define DT_N_S_soc_S_option_setting_ofs0_400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_option_setting_ofs0_400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_option_setting_ofs0_400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_ofs0_400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_option_setting_ofs0_400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs0_400_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_option_setting_ofs0_400_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs0_400_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs0_400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_ofs0_400, status, 0)
#define DT_N_S_soc_S_option_setting_ofs0_400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_ofs0_400, status, 0)
#define DT_N_S_soc_S_option_setting_ofs0_400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs0_400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs0_400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_ofs0_400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs0_400_P_status_LEN 1
#define DT_N_S_soc_S_option_setting_ofs0_400_P_status_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs0_400_P_compatible {"renesas,ofs-memory"}
#define DT_N_S_soc_S_option_setting_ofs0_400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs0_400_P_compatible_IDX_0 "renesas,ofs-memory"
#define DT_N_S_soc_S_option_setting_ofs0_400_P_compatible_IDX_0_STRING_UNQUOTED renesas,ofs-memory
#define DT_N_S_soc_S_option_setting_ofs0_400_P_compatible_IDX_0_STRING_TOKEN renesas_ofs_memory
#define DT_N_S_soc_S_option_setting_ofs0_400_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_OFS_MEMORY
#define DT_N_S_soc_S_option_setting_ofs0_400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_ofs0_400, compatible, 0)
#define DT_N_S_soc_S_option_setting_ofs0_400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_ofs0_400, compatible, 0)
#define DT_N_S_soc_S_option_setting_ofs0_400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs0_400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs0_400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_ofs0_400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs0_400_P_compatible_LEN 1
#define DT_N_S_soc_S_option_setting_ofs0_400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs0_400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_option_setting_ofs0_400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs0_400_P_wakeup_source 0
#define DT_N_S_soc_S_option_setting_ofs0_400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs0_400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_option_setting_ofs0_400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/option-setting-ofs1@404
 *
 * Node identifier: DT_N_S_soc_S_option_setting_ofs1_404
 *
 * Binding (compatible = renesas,ofs-memory):
 *   $ZEPHYR_BASE/dts/bindings/reserved-memory/renesas,ofs-memory.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_option_setting_ofs1_404_PATH "/soc/option-setting-ofs1@404"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_option_setting_ofs1_404_FULL_NAME "option-setting-ofs1@404"
#define DT_N_S_soc_S_option_setting_ofs1_404_FULL_NAME_UNQUOTED option-setting-ofs1@404
#define DT_N_S_soc_S_option_setting_ofs1_404_FULL_NAME_TOKEN option_setting_ofs1_404
#define DT_N_S_soc_S_option_setting_ofs1_404_FULL_NAME_UPPER_TOKEN OPTION_SETTING_OFS1_404

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_option_setting_ofs1_404_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_option_setting_ofs1_404_CHILD_IDX 46

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_option_setting_ofs1_404_NODELABEL_NUM 1
#define DT_N_S_soc_S_option_setting_ofs1_404_FOREACH_NODELABEL(fn) fn(option_setting_ofs1)
#define DT_N_S_soc_S_option_setting_ofs1_404_FOREACH_NODELABEL_VARGS(fn, ...) fn(option_setting_ofs1, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs1_404_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_option_setting_ofs1_404_CHILD_NUM 0
#define DT_N_S_soc_S_option_setting_ofs1_404_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_option_setting_ofs1_404_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_option_setting_ofs1_404_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_ofs1_404_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_ofs1_404_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_option_setting_ofs1_404_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_option_setting_ofs1_404_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_ofs1_404_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_ofs1_404_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_option_setting_ofs1_404_HASH Kjhkracni4kebc2oZGn1QdGJy2WrLpepsWVOfd3SlKs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_option_setting_ofs1_404_ORD 68
#define DT_N_S_soc_S_option_setting_ofs1_404_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_option_setting_ofs1_404_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_option_setting_ofs1_404_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_option_setting_ofs1_404_EXISTS 1
#define DT_N_INST_1_renesas_ofs_memory     DT_N_S_soc_S_option_setting_ofs1_404
#define DT_N_NODELABEL_option_setting_ofs1 DT_N_S_soc_S_option_setting_ofs1_404

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_option_setting_ofs1_404_REG_NUM 1
#define DT_N_S_soc_S_option_setting_ofs1_404_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs1_404_REG_IDX_0_VAL_ADDRESS 1028 /* 0x404 */
#define DT_N_S_soc_S_option_setting_ofs1_404_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_option_setting_ofs1_404_RANGES_NUM 0
#define DT_N_S_soc_S_option_setting_ofs1_404_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_option_setting_ofs1_404_IRQ_NUM 0
#define DT_N_S_soc_S_option_setting_ofs1_404_IRQ_LEVEL 0
#define DT_N_S_soc_S_option_setting_ofs1_404_COMPAT_MATCHES_renesas_ofs_memory 1
#define DT_N_S_soc_S_option_setting_ofs1_404_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs1_404_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_option_setting_ofs1_404_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs1_404_COMPAT_MODEL_IDX_0 "ofs-memory"
#define DT_N_S_soc_S_option_setting_ofs1_404_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_option_setting_ofs1_404_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_option_setting_ofs1_404_P_reg {1028 /* 0x404 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_option_setting_ofs1_404_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs1_404_P_reg_IDX_0 1028
#define DT_N_S_soc_S_option_setting_ofs1_404_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs1_404_P_reg_IDX_1 4
#define DT_N_S_soc_S_option_setting_ofs1_404_P_reg_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs1_404_P_status "okay"
#define DT_N_S_soc_S_option_setting_ofs1_404_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_option_setting_ofs1_404_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_option_setting_ofs1_404_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_ofs1_404_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_option_setting_ofs1_404_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs1_404_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_option_setting_ofs1_404_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs1_404_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs1_404_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_ofs1_404, status, 0)
#define DT_N_S_soc_S_option_setting_ofs1_404_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_ofs1_404, status, 0)
#define DT_N_S_soc_S_option_setting_ofs1_404_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs1_404, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs1_404_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_ofs1_404, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs1_404_P_status_LEN 1
#define DT_N_S_soc_S_option_setting_ofs1_404_P_status_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs1_404_P_compatible {"renesas,ofs-memory"}
#define DT_N_S_soc_S_option_setting_ofs1_404_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs1_404_P_compatible_IDX_0 "renesas,ofs-memory"
#define DT_N_S_soc_S_option_setting_ofs1_404_P_compatible_IDX_0_STRING_UNQUOTED renesas,ofs-memory
#define DT_N_S_soc_S_option_setting_ofs1_404_P_compatible_IDX_0_STRING_TOKEN renesas_ofs_memory
#define DT_N_S_soc_S_option_setting_ofs1_404_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_OFS_MEMORY
#define DT_N_S_soc_S_option_setting_ofs1_404_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_ofs1_404, compatible, 0)
#define DT_N_S_soc_S_option_setting_ofs1_404_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_ofs1_404, compatible, 0)
#define DT_N_S_soc_S_option_setting_ofs1_404_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs1_404, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs1_404_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_ofs1_404, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs1_404_P_compatible_LEN 1
#define DT_N_S_soc_S_option_setting_ofs1_404_P_compatible_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs1_404_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_option_setting_ofs1_404_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs1_404_P_wakeup_source 0
#define DT_N_S_soc_S_option_setting_ofs1_404_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs1_404_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_option_setting_ofs1_404_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/option-setting-osis@1010018
 *
 * Node identifier: DT_N_S_soc_S_option_setting_osis_1010018
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_option_setting_osis_1010018_PATH "/soc/option-setting-osis@1010018"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_option_setting_osis_1010018_FULL_NAME "option-setting-osis@1010018"
#define DT_N_S_soc_S_option_setting_osis_1010018_FULL_NAME_UNQUOTED option-setting-osis@1010018
#define DT_N_S_soc_S_option_setting_osis_1010018_FULL_NAME_TOKEN option_setting_osis_1010018
#define DT_N_S_soc_S_option_setting_osis_1010018_FULL_NAME_UPPER_TOKEN OPTION_SETTING_OSIS_1010018

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_option_setting_osis_1010018_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_option_setting_osis_1010018_CHILD_IDX 48

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_option_setting_osis_1010018_NODELABEL_NUM 1
#define DT_N_S_soc_S_option_setting_osis_1010018_FOREACH_NODELABEL(fn) fn(option_setting_osis)
#define DT_N_S_soc_S_option_setting_osis_1010018_FOREACH_NODELABEL_VARGS(fn, ...) fn(option_setting_osis, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_osis_1010018_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_option_setting_osis_1010018_CHILD_NUM 0
#define DT_N_S_soc_S_option_setting_osis_1010018_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_option_setting_osis_1010018_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_option_setting_osis_1010018_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_osis_1010018_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_osis_1010018_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_option_setting_osis_1010018_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_option_setting_osis_1010018_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_osis_1010018_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_osis_1010018_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_option_setting_osis_1010018_HASH alw2NOYYLXOrv3vYdO2y25pd_RyQoPNZGsuqq7sXz_U

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_option_setting_osis_1010018_ORD 69
#define DT_N_S_soc_S_option_setting_osis_1010018_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_option_setting_osis_1010018_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_option_setting_osis_1010018_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_option_setting_osis_1010018_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region   DT_N_S_soc_S_option_setting_osis_1010018
#define DT_N_NODELABEL_option_setting_osis DT_N_S_soc_S_option_setting_osis_1010018

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_option_setting_osis_1010018_REG_NUM 1
#define DT_N_S_soc_S_option_setting_osis_1010018_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_osis_1010018_REG_IDX_0_VAL_ADDRESS 16842776 /* 0x1010018 */
#define DT_N_S_soc_S_option_setting_osis_1010018_REG_IDX_0_VAL_SIZE 28 /* 0x1c */
#define DT_N_S_soc_S_option_setting_osis_1010018_RANGES_NUM 0
#define DT_N_S_soc_S_option_setting_osis_1010018_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_option_setting_osis_1010018_IRQ_NUM 0
#define DT_N_S_soc_S_option_setting_osis_1010018_IRQ_LEVEL 0
#define DT_N_S_soc_S_option_setting_osis_1010018_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_option_setting_osis_1010018_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_osis_1010018_COMPAT_VENDOR_IDX_0 "The Zephyr Project"
#define DT_N_S_soc_S_option_setting_osis_1010018_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_osis_1010018_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_option_setting_osis_1010018_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_option_setting_osis_1010018_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_option_setting_osis_1010018_P_zephyr_memory_region "OFS_OSIS_MEMORY"
#define DT_N_S_soc_S_option_setting_osis_1010018_P_zephyr_memory_region_STRING_UNQUOTED OFS_OSIS_MEMORY
#define DT_N_S_soc_S_option_setting_osis_1010018_P_zephyr_memory_region_STRING_TOKEN OFS_OSIS_MEMORY
#define DT_N_S_soc_S_option_setting_osis_1010018_P_zephyr_memory_region_STRING_UPPER_TOKEN OFS_OSIS_MEMORY
#define DT_N_S_soc_S_option_setting_osis_1010018_P_zephyr_memory_region_IDX_0 "OFS_OSIS_MEMORY"
#define DT_N_S_soc_S_option_setting_osis_1010018_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_osis_1010018_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_osis_1010018, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_osis_1010018_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_osis_1010018, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_osis_1010018_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_osis_1010018, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_osis_1010018_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_osis_1010018, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_osis_1010018_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_option_setting_osis_1010018_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_option_setting_osis_1010018_P_status "okay"
#define DT_N_S_soc_S_option_setting_osis_1010018_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_option_setting_osis_1010018_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_option_setting_osis_1010018_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_osis_1010018_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_option_setting_osis_1010018_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_osis_1010018_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_option_setting_osis_1010018_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_option_setting_osis_1010018_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_option_setting_osis_1010018_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_osis_1010018, status, 0)
#define DT_N_S_soc_S_option_setting_osis_1010018_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_osis_1010018, status, 0)
#define DT_N_S_soc_S_option_setting_osis_1010018_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_osis_1010018, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_osis_1010018_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_osis_1010018, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_osis_1010018_P_status_LEN 1
#define DT_N_S_soc_S_option_setting_osis_1010018_P_status_EXISTS 1
#define DT_N_S_soc_S_option_setting_osis_1010018_P_compatible {"zephyr,memory-region"}
#define DT_N_S_soc_S_option_setting_osis_1010018_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_osis_1010018_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_option_setting_osis_1010018_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_option_setting_osis_1010018_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_option_setting_osis_1010018_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_option_setting_osis_1010018_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_osis_1010018, compatible, 0)
#define DT_N_S_soc_S_option_setting_osis_1010018_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_osis_1010018, compatible, 0)
#define DT_N_S_soc_S_option_setting_osis_1010018_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_osis_1010018, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_osis_1010018_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_osis_1010018, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_osis_1010018_P_compatible_LEN 1
#define DT_N_S_soc_S_option_setting_osis_1010018_P_compatible_EXISTS 1
#define DT_N_S_soc_S_option_setting_osis_1010018_P_reg {16842776 /* 0x1010018 */, 28 /* 0x1c */}
#define DT_N_S_soc_S_option_setting_osis_1010018_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_osis_1010018_P_reg_IDX_0 16842776
#define DT_N_S_soc_S_option_setting_osis_1010018_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_option_setting_osis_1010018_P_reg_IDX_1 28
#define DT_N_S_soc_S_option_setting_osis_1010018_P_reg_EXISTS 1
#define DT_N_S_soc_S_option_setting_osis_1010018_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_option_setting_osis_1010018_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_option_setting_osis_1010018_P_wakeup_source 0
#define DT_N_S_soc_S_option_setting_osis_1010018_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_option_setting_osis_1010018_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_option_setting_osis_1010018_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/option-setting-secmpu@408
 *
 * Node identifier: DT_N_S_soc_S_option_setting_secmpu_408
 *
 * Binding (compatible = renesas,ofs-memory):
 *   $ZEPHYR_BASE/dts/bindings/reserved-memory/renesas,ofs-memory.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_option_setting_secmpu_408_PATH "/soc/option-setting-secmpu@408"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_option_setting_secmpu_408_FULL_NAME "option-setting-secmpu@408"
#define DT_N_S_soc_S_option_setting_secmpu_408_FULL_NAME_UNQUOTED option-setting-secmpu@408
#define DT_N_S_soc_S_option_setting_secmpu_408_FULL_NAME_TOKEN option_setting_secmpu_408
#define DT_N_S_soc_S_option_setting_secmpu_408_FULL_NAME_UPPER_TOKEN OPTION_SETTING_SECMPU_408

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_option_setting_secmpu_408_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_option_setting_secmpu_408_CHILD_IDX 47

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_option_setting_secmpu_408_NODELABEL_NUM 1
#define DT_N_S_soc_S_option_setting_secmpu_408_FOREACH_NODELABEL(fn) fn(option_setting_secmpu)
#define DT_N_S_soc_S_option_setting_secmpu_408_FOREACH_NODELABEL_VARGS(fn, ...) fn(option_setting_secmpu, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_secmpu_408_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_option_setting_secmpu_408_CHILD_NUM 0
#define DT_N_S_soc_S_option_setting_secmpu_408_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_option_setting_secmpu_408_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_option_setting_secmpu_408_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_secmpu_408_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_secmpu_408_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_option_setting_secmpu_408_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_option_setting_secmpu_408_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_secmpu_408_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_secmpu_408_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_option_setting_secmpu_408_HASH TxKiKsrY9jQkuZSf2PF0gZmrbcMBe9pZVYTqHS5kMyw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_option_setting_secmpu_408_ORD 70
#define DT_N_S_soc_S_option_setting_secmpu_408_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_option_setting_secmpu_408_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_option_setting_secmpu_408_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_option_setting_secmpu_408_EXISTS 1
#define DT_N_INST_2_renesas_ofs_memory       DT_N_S_soc_S_option_setting_secmpu_408
#define DT_N_NODELABEL_option_setting_secmpu DT_N_S_soc_S_option_setting_secmpu_408

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_option_setting_secmpu_408_REG_NUM 1
#define DT_N_S_soc_S_option_setting_secmpu_408_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_secmpu_408_REG_IDX_0_VAL_ADDRESS 1032 /* 0x408 */
#define DT_N_S_soc_S_option_setting_secmpu_408_REG_IDX_0_VAL_SIZE 52 /* 0x34 */
#define DT_N_S_soc_S_option_setting_secmpu_408_RANGES_NUM 0
#define DT_N_S_soc_S_option_setting_secmpu_408_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_option_setting_secmpu_408_IRQ_NUM 0
#define DT_N_S_soc_S_option_setting_secmpu_408_IRQ_LEVEL 0
#define DT_N_S_soc_S_option_setting_secmpu_408_COMPAT_MATCHES_renesas_ofs_memory 1
#define DT_N_S_soc_S_option_setting_secmpu_408_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_secmpu_408_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_option_setting_secmpu_408_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_secmpu_408_COMPAT_MODEL_IDX_0 "ofs-memory"
#define DT_N_S_soc_S_option_setting_secmpu_408_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_option_setting_secmpu_408_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_option_setting_secmpu_408_P_reg {1032 /* 0x408 */, 52 /* 0x34 */}
#define DT_N_S_soc_S_option_setting_secmpu_408_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_secmpu_408_P_reg_IDX_0 1032
#define DT_N_S_soc_S_option_setting_secmpu_408_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_option_setting_secmpu_408_P_reg_IDX_1 52
#define DT_N_S_soc_S_option_setting_secmpu_408_P_reg_EXISTS 1
#define DT_N_S_soc_S_option_setting_secmpu_408_P_status "okay"
#define DT_N_S_soc_S_option_setting_secmpu_408_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_option_setting_secmpu_408_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_option_setting_secmpu_408_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_secmpu_408_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_option_setting_secmpu_408_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_secmpu_408_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_option_setting_secmpu_408_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_option_setting_secmpu_408_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_option_setting_secmpu_408_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_secmpu_408, status, 0)
#define DT_N_S_soc_S_option_setting_secmpu_408_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_secmpu_408, status, 0)
#define DT_N_S_soc_S_option_setting_secmpu_408_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_secmpu_408, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_secmpu_408_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_secmpu_408, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_secmpu_408_P_status_LEN 1
#define DT_N_S_soc_S_option_setting_secmpu_408_P_status_EXISTS 1
#define DT_N_S_soc_S_option_setting_secmpu_408_P_compatible {"renesas,ofs-memory"}
#define DT_N_S_soc_S_option_setting_secmpu_408_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_secmpu_408_P_compatible_IDX_0 "renesas,ofs-memory"
#define DT_N_S_soc_S_option_setting_secmpu_408_P_compatible_IDX_0_STRING_UNQUOTED renesas,ofs-memory
#define DT_N_S_soc_S_option_setting_secmpu_408_P_compatible_IDX_0_STRING_TOKEN renesas_ofs_memory
#define DT_N_S_soc_S_option_setting_secmpu_408_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_OFS_MEMORY
#define DT_N_S_soc_S_option_setting_secmpu_408_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_secmpu_408, compatible, 0)
#define DT_N_S_soc_S_option_setting_secmpu_408_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_secmpu_408, compatible, 0)
#define DT_N_S_soc_S_option_setting_secmpu_408_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_secmpu_408, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_secmpu_408_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_secmpu_408, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_secmpu_408_P_compatible_LEN 1
#define DT_N_S_soc_S_option_setting_secmpu_408_P_compatible_EXISTS 1
#define DT_N_S_soc_S_option_setting_secmpu_408_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_option_setting_secmpu_408_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_option_setting_secmpu_408_P_wakeup_source 0
#define DT_N_S_soc_S_option_setting_secmpu_408_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_option_setting_secmpu_408_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_option_setting_secmpu_408_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm0@40078000
 *
 * Node identifier: DT_N_S_soc_S_pwm0_40078000
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm0_40078000_PATH "/soc/pwm0@40078000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm0_40078000_FULL_NAME "pwm0@40078000"
#define DT_N_S_soc_S_pwm0_40078000_FULL_NAME_UNQUOTED pwm0@40078000
#define DT_N_S_soc_S_pwm0_40078000_FULL_NAME_TOKEN pwm0_40078000
#define DT_N_S_soc_S_pwm0_40078000_FULL_NAME_UPPER_TOKEN PWM0_40078000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm0_40078000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm0_40078000_CHILD_IDX 37

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm0_40078000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm0_40078000_FOREACH_NODELABEL(fn) fn(pwm0)
#define DT_N_S_soc_S_pwm0_40078000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40078000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm0_40078000_CHILD_NUM 0
#define DT_N_S_soc_S_pwm0_40078000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm0_40078000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm0_40078000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm0_40078000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm0_40078000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm0_40078000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm0_40078000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm0_40078000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm0_40078000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm0_40078000_HASH yGtQX7_ztO239EpV9X_FOmDuzIla5l7ikz4T7V0bdDU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm0_40078000_ORD 71
#define DT_N_S_soc_S_pwm0_40078000_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm0_40078000_REQUIRES_ORDS \
	20, /* /soc */ \
	38, /* /clocks/pclkblock@40047000/pclkd */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm0_40078000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm0_40078000_EXISTS 1
#define DT_N_INST_1_renesas_ra_pwm DT_N_S_soc_S_pwm0_40078000
#define DT_N_NODELABEL_pwm0        DT_N_S_soc_S_pwm0_40078000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm0_40078000_REG_NUM 1
#define DT_N_S_soc_S_pwm0_40078000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_REG_IDX_0_VAL_ADDRESS 1074233344 /* 0x40078000 */
#define DT_N_S_soc_S_pwm0_40078000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_pwm0_40078000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm0_40078000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm0_40078000_IRQ_NUM 0
#define DT_N_S_soc_S_pwm0_40078000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm0_40078000_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm0_40078000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm0_40078000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm0_40078000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm0_40078000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm0_40078000_P_divider 0
#define DT_N_S_soc_S_pwm0_40078000_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_P_channel 0
#define DT_N_S_soc_S_pwm0_40078000_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_pclkd
#define DT_N_S_soc_S_pwm0_40078000_P_clocks_IDX_0_VAL_mstp 3
#define DT_N_S_soc_S_pwm0_40078000_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_P_clocks_IDX_0_VAL_stop_bit 5
#define DT_N_S_soc_S_pwm0_40078000_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pwm0_40078000, clocks, 0, mstp) \
	fn(DT_N_S_soc_S_pwm0_40078000, clocks, 0, stop_bit)
#define DT_N_S_soc_S_pwm0_40078000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pwm0_40078000, clocks, 0, mstp) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm0_40078000, clocks, 0, stop_bit)
#define DT_N_S_soc_S_pwm0_40078000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_pwm0_40078000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm0_40078000, clocks, 0)
#define DT_N_S_soc_S_pwm0_40078000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm0_40078000, clocks, 0)
#define DT_N_S_soc_S_pwm0_40078000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm0_40078000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40078000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm0_40078000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40078000_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm0_40078000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_P_status "disabled"
#define DT_N_S_soc_S_pwm0_40078000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm0_40078000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm0_40078000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm0_40078000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm0_40078000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pwm0_40078000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm0_40078000, status, 0)
#define DT_N_S_soc_S_pwm0_40078000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm0_40078000, status, 0)
#define DT_N_S_soc_S_pwm0_40078000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm0_40078000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40078000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm0_40078000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40078000_P_status_LEN 1
#define DT_N_S_soc_S_pwm0_40078000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm0_40078000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm0_40078000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm0_40078000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm0_40078000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm0_40078000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm0_40078000, compatible, 0)
#define DT_N_S_soc_S_pwm0_40078000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm0_40078000, compatible, 0)
#define DT_N_S_soc_S_pwm0_40078000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm0_40078000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40078000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm0_40078000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40078000_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm0_40078000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_P_reg {1074233344 /* 0x40078000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_pwm0_40078000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_P_reg_IDX_0 1074233344
#define DT_N_S_soc_S_pwm0_40078000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm0_40078000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm0_40078000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm0_40078000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm0_40078000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm0_40078000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm1@40078100
 *
 * Node identifier: DT_N_S_soc_S_pwm1_40078100
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm1_40078100_PATH "/soc/pwm1@40078100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm1_40078100_FULL_NAME "pwm1@40078100"
#define DT_N_S_soc_S_pwm1_40078100_FULL_NAME_UNQUOTED pwm1@40078100
#define DT_N_S_soc_S_pwm1_40078100_FULL_NAME_TOKEN pwm1_40078100
#define DT_N_S_soc_S_pwm1_40078100_FULL_NAME_UPPER_TOKEN PWM1_40078100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm1_40078100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm1_40078100_CHILD_IDX 38

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm1_40078100_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm1_40078100_FOREACH_NODELABEL(fn) fn(pwm1)
#define DT_N_S_soc_S_pwm1_40078100_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40078100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm1_40078100_CHILD_NUM 0
#define DT_N_S_soc_S_pwm1_40078100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm1_40078100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm1_40078100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm1_40078100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm1_40078100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm1_40078100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm1_40078100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm1_40078100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm1_40078100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm1_40078100_HASH 0_c6z99wXczl0yaNEtOeAFbwDD3DAhqYYNRECq9COYI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm1_40078100_ORD 72
#define DT_N_S_soc_S_pwm1_40078100_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm1_40078100_REQUIRES_ORDS \
	20, /* /soc */ \
	38, /* /clocks/pclkblock@40047000/pclkd */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm1_40078100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm1_40078100_EXISTS 1
#define DT_N_INST_2_renesas_ra_pwm DT_N_S_soc_S_pwm1_40078100
#define DT_N_NODELABEL_pwm1        DT_N_S_soc_S_pwm1_40078100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm1_40078100_REG_NUM 1
#define DT_N_S_soc_S_pwm1_40078100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_REG_IDX_0_VAL_ADDRESS 1074233600 /* 0x40078100 */
#define DT_N_S_soc_S_pwm1_40078100_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_pwm1_40078100_RANGES_NUM 0
#define DT_N_S_soc_S_pwm1_40078100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm1_40078100_IRQ_NUM 0
#define DT_N_S_soc_S_pwm1_40078100_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm1_40078100_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm1_40078100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm1_40078100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm1_40078100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm1_40078100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm1_40078100_P_divider 0
#define DT_N_S_soc_S_pwm1_40078100_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_P_channel 1
#define DT_N_S_soc_S_pwm1_40078100_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_pclkd
#define DT_N_S_soc_S_pwm1_40078100_P_clocks_IDX_0_VAL_mstp 3
#define DT_N_S_soc_S_pwm1_40078100_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_P_clocks_IDX_0_VAL_stop_bit 5
#define DT_N_S_soc_S_pwm1_40078100_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pwm1_40078100, clocks, 0, mstp) \
	fn(DT_N_S_soc_S_pwm1_40078100, clocks, 0, stop_bit)
#define DT_N_S_soc_S_pwm1_40078100_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pwm1_40078100, clocks, 0, mstp) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm1_40078100, clocks, 0, stop_bit)
#define DT_N_S_soc_S_pwm1_40078100_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_pwm1_40078100_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm1_40078100, clocks, 0)
#define DT_N_S_soc_S_pwm1_40078100_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm1_40078100, clocks, 0)
#define DT_N_S_soc_S_pwm1_40078100_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm1_40078100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40078100_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm1_40078100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40078100_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm1_40078100_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_P_status "disabled"
#define DT_N_S_soc_S_pwm1_40078100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm1_40078100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm1_40078100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm1_40078100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm1_40078100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pwm1_40078100_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm1_40078100, status, 0)
#define DT_N_S_soc_S_pwm1_40078100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm1_40078100, status, 0)
#define DT_N_S_soc_S_pwm1_40078100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm1_40078100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40078100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm1_40078100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40078100_P_status_LEN 1
#define DT_N_S_soc_S_pwm1_40078100_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm1_40078100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm1_40078100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm1_40078100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm1_40078100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm1_40078100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm1_40078100, compatible, 0)
#define DT_N_S_soc_S_pwm1_40078100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm1_40078100, compatible, 0)
#define DT_N_S_soc_S_pwm1_40078100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm1_40078100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40078100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm1_40078100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40078100_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm1_40078100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_P_reg {1074233600 /* 0x40078100 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_pwm1_40078100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_P_reg_IDX_0 1074233600
#define DT_N_S_soc_S_pwm1_40078100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm1_40078100_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm1_40078100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_P_wakeup_source 0
#define DT_N_S_soc_S_pwm1_40078100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm1_40078100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm1_40078100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm3@40078300
 *
 * Node identifier: DT_N_S_soc_S_pwm3_40078300
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm3_40078300_PATH "/soc/pwm3@40078300"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm3_40078300_FULL_NAME "pwm3@40078300"
#define DT_N_S_soc_S_pwm3_40078300_FULL_NAME_UNQUOTED pwm3@40078300
#define DT_N_S_soc_S_pwm3_40078300_FULL_NAME_TOKEN pwm3_40078300
#define DT_N_S_soc_S_pwm3_40078300_FULL_NAME_UPPER_TOKEN PWM3_40078300

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm3_40078300_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm3_40078300_CHILD_IDX 40

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm3_40078300_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm3_40078300_FOREACH_NODELABEL(fn) fn(pwm3)
#define DT_N_S_soc_S_pwm3_40078300_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm3, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40078300_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm3_40078300_CHILD_NUM 0
#define DT_N_S_soc_S_pwm3_40078300_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm3_40078300_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm3_40078300_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm3_40078300_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm3_40078300_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm3_40078300_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm3_40078300_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm3_40078300_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm3_40078300_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm3_40078300_HASH L4GAK5xn53Cz6rdKEefUEVOACGVwgnVDDZHGDMN8XfM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm3_40078300_ORD 73
#define DT_N_S_soc_S_pwm3_40078300_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm3_40078300_REQUIRES_ORDS \
	20, /* /soc */ \
	38, /* /clocks/pclkblock@40047000/pclkd */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm3_40078300_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm3_40078300_EXISTS 1
#define DT_N_INST_4_renesas_ra_pwm DT_N_S_soc_S_pwm3_40078300
#define DT_N_NODELABEL_pwm3        DT_N_S_soc_S_pwm3_40078300

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm3_40078300_REG_NUM 1
#define DT_N_S_soc_S_pwm3_40078300_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_REG_IDX_0_VAL_ADDRESS 1074234112 /* 0x40078300 */
#define DT_N_S_soc_S_pwm3_40078300_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_pwm3_40078300_RANGES_NUM 0
#define DT_N_S_soc_S_pwm3_40078300_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm3_40078300_IRQ_NUM 0
#define DT_N_S_soc_S_pwm3_40078300_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm3_40078300_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm3_40078300_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm3_40078300_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm3_40078300_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm3_40078300_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm3_40078300_P_divider 0
#define DT_N_S_soc_S_pwm3_40078300_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_P_channel 3
#define DT_N_S_soc_S_pwm3_40078300_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_pclkd
#define DT_N_S_soc_S_pwm3_40078300_P_clocks_IDX_0_VAL_mstp 3
#define DT_N_S_soc_S_pwm3_40078300_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_P_clocks_IDX_0_VAL_stop_bit 6
#define DT_N_S_soc_S_pwm3_40078300_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pwm3_40078300, clocks, 0, mstp) \
	fn(DT_N_S_soc_S_pwm3_40078300, clocks, 0, stop_bit)
#define DT_N_S_soc_S_pwm3_40078300_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pwm3_40078300, clocks, 0, mstp) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm3_40078300, clocks, 0, stop_bit)
#define DT_N_S_soc_S_pwm3_40078300_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_pwm3_40078300_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm3_40078300, clocks, 0)
#define DT_N_S_soc_S_pwm3_40078300_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm3_40078300, clocks, 0)
#define DT_N_S_soc_S_pwm3_40078300_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm3_40078300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40078300_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm3_40078300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40078300_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm3_40078300_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_P_status "disabled"
#define DT_N_S_soc_S_pwm3_40078300_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm3_40078300_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm3_40078300_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm3_40078300_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm3_40078300_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pwm3_40078300_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm3_40078300, status, 0)
#define DT_N_S_soc_S_pwm3_40078300_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm3_40078300, status, 0)
#define DT_N_S_soc_S_pwm3_40078300_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm3_40078300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40078300_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm3_40078300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40078300_P_status_LEN 1
#define DT_N_S_soc_S_pwm3_40078300_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm3_40078300_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm3_40078300_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm3_40078300_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm3_40078300_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm3_40078300_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm3_40078300, compatible, 0)
#define DT_N_S_soc_S_pwm3_40078300_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm3_40078300, compatible, 0)
#define DT_N_S_soc_S_pwm3_40078300_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm3_40078300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40078300_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm3_40078300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40078300_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm3_40078300_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_P_reg {1074234112 /* 0x40078300 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_pwm3_40078300_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_P_reg_IDX_0 1074234112
#define DT_N_S_soc_S_pwm3_40078300_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm3_40078300_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm3_40078300_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_P_wakeup_source 0
#define DT_N_S_soc_S_pwm3_40078300_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm3_40078300_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm3_40078300_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm4@40078400
 *
 * Node identifier: DT_N_S_soc_S_pwm4_40078400
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm4_40078400_PATH "/soc/pwm4@40078400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm4_40078400_FULL_NAME "pwm4@40078400"
#define DT_N_S_soc_S_pwm4_40078400_FULL_NAME_UNQUOTED pwm4@40078400
#define DT_N_S_soc_S_pwm4_40078400_FULL_NAME_TOKEN pwm4_40078400
#define DT_N_S_soc_S_pwm4_40078400_FULL_NAME_UPPER_TOKEN PWM4_40078400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm4_40078400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm4_40078400_CHILD_IDX 41

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm4_40078400_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm4_40078400_FOREACH_NODELABEL(fn) fn(pwm4)
#define DT_N_S_soc_S_pwm4_40078400_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm4, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40078400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm4_40078400_CHILD_NUM 0
#define DT_N_S_soc_S_pwm4_40078400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm4_40078400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm4_40078400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm4_40078400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm4_40078400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm4_40078400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm4_40078400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm4_40078400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm4_40078400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm4_40078400_HASH m8hFtjh0M_be7vE9__YFx6MEAlK0rlrpFuamfUhJDSk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm4_40078400_ORD 74
#define DT_N_S_soc_S_pwm4_40078400_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm4_40078400_REQUIRES_ORDS \
	20, /* /soc */ \
	38, /* /clocks/pclkblock@40047000/pclkd */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm4_40078400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm4_40078400_EXISTS 1
#define DT_N_INST_5_renesas_ra_pwm DT_N_S_soc_S_pwm4_40078400
#define DT_N_NODELABEL_pwm4        DT_N_S_soc_S_pwm4_40078400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm4_40078400_REG_NUM 1
#define DT_N_S_soc_S_pwm4_40078400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_REG_IDX_0_VAL_ADDRESS 1074234368 /* 0x40078400 */
#define DT_N_S_soc_S_pwm4_40078400_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_pwm4_40078400_RANGES_NUM 0
#define DT_N_S_soc_S_pwm4_40078400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm4_40078400_IRQ_NUM 0
#define DT_N_S_soc_S_pwm4_40078400_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm4_40078400_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm4_40078400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm4_40078400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm4_40078400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm4_40078400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm4_40078400_P_divider 0
#define DT_N_S_soc_S_pwm4_40078400_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_P_channel 4
#define DT_N_S_soc_S_pwm4_40078400_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_pclkd
#define DT_N_S_soc_S_pwm4_40078400_P_clocks_IDX_0_VAL_mstp 3
#define DT_N_S_soc_S_pwm4_40078400_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_P_clocks_IDX_0_VAL_stop_bit 6
#define DT_N_S_soc_S_pwm4_40078400_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pwm4_40078400, clocks, 0, mstp) \
	fn(DT_N_S_soc_S_pwm4_40078400, clocks, 0, stop_bit)
#define DT_N_S_soc_S_pwm4_40078400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pwm4_40078400, clocks, 0, mstp) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm4_40078400, clocks, 0, stop_bit)
#define DT_N_S_soc_S_pwm4_40078400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_pwm4_40078400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm4_40078400, clocks, 0)
#define DT_N_S_soc_S_pwm4_40078400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm4_40078400, clocks, 0)
#define DT_N_S_soc_S_pwm4_40078400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm4_40078400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40078400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm4_40078400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40078400_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm4_40078400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_P_status "disabled"
#define DT_N_S_soc_S_pwm4_40078400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm4_40078400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm4_40078400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm4_40078400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm4_40078400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pwm4_40078400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm4_40078400, status, 0)
#define DT_N_S_soc_S_pwm4_40078400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm4_40078400, status, 0)
#define DT_N_S_soc_S_pwm4_40078400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm4_40078400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40078400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm4_40078400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40078400_P_status_LEN 1
#define DT_N_S_soc_S_pwm4_40078400_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm4_40078400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm4_40078400_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm4_40078400_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm4_40078400_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm4_40078400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm4_40078400, compatible, 0)
#define DT_N_S_soc_S_pwm4_40078400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm4_40078400, compatible, 0)
#define DT_N_S_soc_S_pwm4_40078400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm4_40078400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40078400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm4_40078400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40078400_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm4_40078400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_P_reg {1074234368 /* 0x40078400 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_pwm4_40078400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_P_reg_IDX_0 1074234368
#define DT_N_S_soc_S_pwm4_40078400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm4_40078400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm4_40078400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_P_wakeup_source 0
#define DT_N_S_soc_S_pwm4_40078400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm4_40078400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm4_40078400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm5@40078500
 *
 * Node identifier: DT_N_S_soc_S_pwm5_40078500
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm5_40078500_PATH "/soc/pwm5@40078500"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm5_40078500_FULL_NAME "pwm5@40078500"
#define DT_N_S_soc_S_pwm5_40078500_FULL_NAME_UNQUOTED pwm5@40078500
#define DT_N_S_soc_S_pwm5_40078500_FULL_NAME_TOKEN pwm5_40078500
#define DT_N_S_soc_S_pwm5_40078500_FULL_NAME_UPPER_TOKEN PWM5_40078500

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm5_40078500_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm5_40078500_CHILD_IDX 42

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm5_40078500_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm5_40078500_FOREACH_NODELABEL(fn) fn(pwm5)
#define DT_N_S_soc_S_pwm5_40078500_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm5, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40078500_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm5_40078500_CHILD_NUM 0
#define DT_N_S_soc_S_pwm5_40078500_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm5_40078500_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm5_40078500_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm5_40078500_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm5_40078500_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm5_40078500_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm5_40078500_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm5_40078500_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm5_40078500_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm5_40078500_HASH piTqebkv15BnMzRmenv17u7QNhXScpVyuutUDNwUVoc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm5_40078500_ORD 75
#define DT_N_S_soc_S_pwm5_40078500_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm5_40078500_REQUIRES_ORDS \
	20, /* /soc */ \
	38, /* /clocks/pclkblock@40047000/pclkd */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm5_40078500_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm5_40078500_EXISTS 1
#define DT_N_INST_6_renesas_ra_pwm DT_N_S_soc_S_pwm5_40078500
#define DT_N_NODELABEL_pwm5        DT_N_S_soc_S_pwm5_40078500

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm5_40078500_REG_NUM 1
#define DT_N_S_soc_S_pwm5_40078500_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_REG_IDX_0_VAL_ADDRESS 1074234624 /* 0x40078500 */
#define DT_N_S_soc_S_pwm5_40078500_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_pwm5_40078500_RANGES_NUM 0
#define DT_N_S_soc_S_pwm5_40078500_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm5_40078500_IRQ_NUM 0
#define DT_N_S_soc_S_pwm5_40078500_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm5_40078500_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm5_40078500_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm5_40078500_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm5_40078500_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm5_40078500_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm5_40078500_P_divider 0
#define DT_N_S_soc_S_pwm5_40078500_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_P_channel 5
#define DT_N_S_soc_S_pwm5_40078500_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_pclkd
#define DT_N_S_soc_S_pwm5_40078500_P_clocks_IDX_0_VAL_mstp 3
#define DT_N_S_soc_S_pwm5_40078500_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_P_clocks_IDX_0_VAL_stop_bit 6
#define DT_N_S_soc_S_pwm5_40078500_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pwm5_40078500, clocks, 0, mstp) \
	fn(DT_N_S_soc_S_pwm5_40078500, clocks, 0, stop_bit)
#define DT_N_S_soc_S_pwm5_40078500_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pwm5_40078500, clocks, 0, mstp) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm5_40078500, clocks, 0, stop_bit)
#define DT_N_S_soc_S_pwm5_40078500_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_pwm5_40078500_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm5_40078500, clocks, 0)
#define DT_N_S_soc_S_pwm5_40078500_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm5_40078500, clocks, 0)
#define DT_N_S_soc_S_pwm5_40078500_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm5_40078500, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40078500_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm5_40078500, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40078500_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm5_40078500_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_P_status "disabled"
#define DT_N_S_soc_S_pwm5_40078500_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm5_40078500_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm5_40078500_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm5_40078500_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm5_40078500_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pwm5_40078500_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm5_40078500, status, 0)
#define DT_N_S_soc_S_pwm5_40078500_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm5_40078500, status, 0)
#define DT_N_S_soc_S_pwm5_40078500_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm5_40078500, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40078500_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm5_40078500, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40078500_P_status_LEN 1
#define DT_N_S_soc_S_pwm5_40078500_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm5_40078500_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm5_40078500_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm5_40078500_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm5_40078500_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm5_40078500_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm5_40078500, compatible, 0)
#define DT_N_S_soc_S_pwm5_40078500_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm5_40078500, compatible, 0)
#define DT_N_S_soc_S_pwm5_40078500_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm5_40078500, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40078500_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm5_40078500, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40078500_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm5_40078500_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_P_reg {1074234624 /* 0x40078500 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_pwm5_40078500_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_P_reg_IDX_0 1074234624
#define DT_N_S_soc_S_pwm5_40078500_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm5_40078500_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm5_40078500_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_P_wakeup_source 0
#define DT_N_S_soc_S_pwm5_40078500_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm5_40078500_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm5_40078500_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm6@40078600
 *
 * Node identifier: DT_N_S_soc_S_pwm6_40078600
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm6_40078600_PATH "/soc/pwm6@40078600"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm6_40078600_FULL_NAME "pwm6@40078600"
#define DT_N_S_soc_S_pwm6_40078600_FULL_NAME_UNQUOTED pwm6@40078600
#define DT_N_S_soc_S_pwm6_40078600_FULL_NAME_TOKEN pwm6_40078600
#define DT_N_S_soc_S_pwm6_40078600_FULL_NAME_UPPER_TOKEN PWM6_40078600

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm6_40078600_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm6_40078600_CHILD_IDX 56

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm6_40078600_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm6_40078600_FOREACH_NODELABEL(fn) fn(pwm6)
#define DT_N_S_soc_S_pwm6_40078600_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm6, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40078600_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm6_40078600_CHILD_NUM 0
#define DT_N_S_soc_S_pwm6_40078600_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm6_40078600_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm6_40078600_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm6_40078600_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm6_40078600_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm6_40078600_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm6_40078600_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm6_40078600_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm6_40078600_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm6_40078600_HASH YYxnT65irQhRXNhsYhEQYaAGyVTYUAp0kw9UmFjlFkY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm6_40078600_ORD 76
#define DT_N_S_soc_S_pwm6_40078600_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm6_40078600_REQUIRES_ORDS \
	20, /* /soc */ \
	38, /* /clocks/pclkblock@40047000/pclkd */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm6_40078600_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm6_40078600_EXISTS 1
#define DT_N_INST_7_renesas_ra_pwm DT_N_S_soc_S_pwm6_40078600
#define DT_N_NODELABEL_pwm6        DT_N_S_soc_S_pwm6_40078600

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm6_40078600_REG_NUM 1
#define DT_N_S_soc_S_pwm6_40078600_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_REG_IDX_0_VAL_ADDRESS 1074234880 /* 0x40078600 */
#define DT_N_S_soc_S_pwm6_40078600_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_pwm6_40078600_RANGES_NUM 0
#define DT_N_S_soc_S_pwm6_40078600_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm6_40078600_IRQ_NUM 0
#define DT_N_S_soc_S_pwm6_40078600_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm6_40078600_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm6_40078600_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm6_40078600_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm6_40078600_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm6_40078600_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm6_40078600_P_divider 0
#define DT_N_S_soc_S_pwm6_40078600_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_P_channel 6
#define DT_N_S_soc_S_pwm6_40078600_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_pclkd
#define DT_N_S_soc_S_pwm6_40078600_P_clocks_IDX_0_VAL_mstp 3
#define DT_N_S_soc_S_pwm6_40078600_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_P_clocks_IDX_0_VAL_stop_bit 6
#define DT_N_S_soc_S_pwm6_40078600_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pwm6_40078600, clocks, 0, mstp) \
	fn(DT_N_S_soc_S_pwm6_40078600, clocks, 0, stop_bit)
#define DT_N_S_soc_S_pwm6_40078600_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40078600, clocks, 0, mstp) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm6_40078600, clocks, 0, stop_bit)
#define DT_N_S_soc_S_pwm6_40078600_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_pwm6_40078600_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm6_40078600, clocks, 0)
#define DT_N_S_soc_S_pwm6_40078600_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40078600, clocks, 0)
#define DT_N_S_soc_S_pwm6_40078600_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm6_40078600, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40078600_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm6_40078600, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40078600_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm6_40078600_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_P_status "disabled"
#define DT_N_S_soc_S_pwm6_40078600_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm6_40078600_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm6_40078600_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm6_40078600_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm6_40078600_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pwm6_40078600_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm6_40078600, status, 0)
#define DT_N_S_soc_S_pwm6_40078600_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40078600, status, 0)
#define DT_N_S_soc_S_pwm6_40078600_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm6_40078600, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40078600_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm6_40078600, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40078600_P_status_LEN 1
#define DT_N_S_soc_S_pwm6_40078600_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm6_40078600_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm6_40078600_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm6_40078600_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm6_40078600_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm6_40078600_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm6_40078600, compatible, 0)
#define DT_N_S_soc_S_pwm6_40078600_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40078600, compatible, 0)
#define DT_N_S_soc_S_pwm6_40078600_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm6_40078600, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40078600_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm6_40078600, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40078600_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm6_40078600_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_P_reg {1074234880 /* 0x40078600 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_pwm6_40078600_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_P_reg_IDX_0 1074234880
#define DT_N_S_soc_S_pwm6_40078600_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm6_40078600_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm6_40078600_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_P_wakeup_source 0
#define DT_N_S_soc_S_pwm6_40078600_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm6_40078600_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm6_40078600_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40040800/pwm7_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_PATH "/soc/pin-controller@40040800/pwm7_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_FULL_NAME "pwm7_default"
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_FULL_NAME_UNQUOTED pwm7_default
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_FULL_NAME_TOKEN pwm7_default
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_FULL_NAME_UPPER_TOKEN PWM7_DEFAULT

/* Node parent (/soc/pin-controller@40040800) identifier: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_PARENT DT_N_S_soc_S_pin_controller_40040800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_FOREACH_NODELABEL(fn) fn(pwm7_default)
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm7_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40040800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_HASH jwV1mJSN4_1lI7LUjZmwN_uBziEg7r348jKB43MkcsE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_ORD 77
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_REQUIRES_ORDS \
	42, /* /soc/pin-controller@40040800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_SUPPORTS_ORDS \
	78, /* /soc/pwm7@40078700 */ \
	101, /* /soc/pin-controller@40040800/pwm7_default/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_EXISTS 1
#define DT_N_NODELABEL_pwm7_default DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pwm7@40078700
 *
 * Node identifier: DT_N_S_soc_S_pwm7_40078700
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm7_40078700_PATH "/soc/pwm7@40078700"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm7_40078700_FULL_NAME "pwm7@40078700"
#define DT_N_S_soc_S_pwm7_40078700_FULL_NAME_UNQUOTED pwm7@40078700
#define DT_N_S_soc_S_pwm7_40078700_FULL_NAME_TOKEN pwm7_40078700
#define DT_N_S_soc_S_pwm7_40078700_FULL_NAME_UPPER_TOKEN PWM7_40078700

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm7_40078700_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm7_40078700_CHILD_IDX 57

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm7_40078700_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm7_40078700_FOREACH_NODELABEL(fn) fn(pwm7)
#define DT_N_S_soc_S_pwm7_40078700_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm7, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40078700_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm7_40078700_CHILD_NUM 0
#define DT_N_S_soc_S_pwm7_40078700_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm7_40078700_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm7_40078700_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm7_40078700_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm7_40078700_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm7_40078700_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm7_40078700_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm7_40078700_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm7_40078700_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm7_40078700_HASH MK_jzNJ_Uit3rM5NNPaAsjSnIxcAfaEc0KWH24BuJhw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm7_40078700_ORD 78
#define DT_N_S_soc_S_pwm7_40078700_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm7_40078700_REQUIRES_ORDS \
	20, /* /soc */ \
	28, /* /soc/interrupt-controller@e000e100 */ \
	38, /* /clocks/pclkblock@40047000/pclkd */ \
	77, /* /soc/pin-controller@40040800/pwm7_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm7_40078700_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm7_40078700_EXISTS 1
#define DT_N_INST_0_renesas_ra_pwm DT_N_S_soc_S_pwm7_40078700
#define DT_N_NODELABEL_pwm7        DT_N_S_soc_S_pwm7_40078700

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm7_40078700_REG_NUM 1
#define DT_N_S_soc_S_pwm7_40078700_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_REG_IDX_0_VAL_ADDRESS 1074235136 /* 0x40078700 */
#define DT_N_S_soc_S_pwm7_40078700_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_pwm7_40078700_RANGES_NUM 0
#define DT_N_S_soc_S_pwm7_40078700_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm7_40078700_IRQ_NUM 2
#define DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_0_VAL_irq 8
#define DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_1_VAL_irq 9
#define DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_pwm7_40078700_IRQ_LEVEL 1
#define DT_N_S_soc_S_pwm7_40078700_IRQ_NAME_gtioca_VAL_irq DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_pwm7_40078700_IRQ_NAME_gtioca_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_IRQ_NAME_gtioca_VAL_priority DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_pwm7_40078700_IRQ_NAME_gtioca_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_IRQ_NAME_gtioca_CONTROLLER DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_pwm7_40078700_IRQ_NAME_overflow_VAL_irq DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_pwm7_40078700_IRQ_NAME_overflow_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_IRQ_NAME_overflow_VAL_priority DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_pwm7_40078700_IRQ_NAME_overflow_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_IRQ_NAME_overflow_CONTROLLER DT_N_S_soc_S_pwm7_40078700_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_pwm7_40078700_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm7_40078700_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm7_40078700_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm7_40078700_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm7_40078700_PINCTRL_NUM 1
#define DT_N_S_soc_S_pwm7_40078700_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_pwm7_40078700_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_pwm7_40078700_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_pwm7_40078700_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default

/* Generic property macros: */
#define DT_N_S_soc_S_pwm7_40078700_P_divider 0
#define DT_N_S_soc_S_pwm7_40078700_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_channel 7
#define DT_N_S_soc_S_pwm7_40078700_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_pclkd
#define DT_N_S_soc_S_pwm7_40078700_P_clocks_IDX_0_VAL_mstp 3
#define DT_N_S_soc_S_pwm7_40078700_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_clocks_IDX_0_VAL_stop_bit 6
#define DT_N_S_soc_S_pwm7_40078700_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pwm7_40078700, clocks, 0, mstp) \
	fn(DT_N_S_soc_S_pwm7_40078700, clocks, 0, stop_bit)
#define DT_N_S_soc_S_pwm7_40078700_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pwm7_40078700, clocks, 0, mstp) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm7_40078700, clocks, 0, stop_bit)
#define DT_N_S_soc_S_pwm7_40078700_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_pwm7_40078700_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm7_40078700, clocks, 0)
#define DT_N_S_soc_S_pwm7_40078700_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm7_40078700, clocks, 0)
#define DT_N_S_soc_S_pwm7_40078700_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm7_40078700, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40078700_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm7_40078700, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40078700_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm7_40078700_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_interrupts {8 /* 0x8 */, 1 /* 0x1 */, 9 /* 0x9 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pwm7_40078700_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_interrupts_IDX_0 8
#define DT_N_S_soc_S_pwm7_40078700_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_pwm7_40078700_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_interrupts_IDX_2 9
#define DT_N_S_soc_S_pwm7_40078700_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_pwm7_40078700_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_interrupt_names {"gtioca", "overflow"}
#define DT_N_S_soc_S_pwm7_40078700_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_interrupt_names_IDX_0 "gtioca"
#define DT_N_S_soc_S_pwm7_40078700_P_interrupt_names_IDX_0_STRING_UNQUOTED gtioca
#define DT_N_S_soc_S_pwm7_40078700_P_interrupt_names_IDX_0_STRING_TOKEN gtioca
#define DT_N_S_soc_S_pwm7_40078700_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GTIOCA
#define DT_N_S_soc_S_pwm7_40078700_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_interrupt_names_IDX_1 "overflow"
#define DT_N_S_soc_S_pwm7_40078700_P_interrupt_names_IDX_1_STRING_UNQUOTED overflow
#define DT_N_S_soc_S_pwm7_40078700_P_interrupt_names_IDX_1_STRING_TOKEN overflow
#define DT_N_S_soc_S_pwm7_40078700_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN OVERFLOW
#define DT_N_S_soc_S_pwm7_40078700_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm7_40078700, interrupt_names, 0) \
	fn(DT_N_S_soc_S_pwm7_40078700, interrupt_names, 1)
#define DT_N_S_soc_S_pwm7_40078700_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm7_40078700, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm7_40078700, interrupt_names, 1)
#define DT_N_S_soc_S_pwm7_40078700_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm7_40078700, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm7_40078700, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40078700_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm7_40078700, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm7_40078700, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40078700_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_pwm7_40078700_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_status "okay"
#define DT_N_S_soc_S_pwm7_40078700_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pwm7_40078700_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pwm7_40078700_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pwm7_40078700_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pwm7_40078700_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pwm7_40078700_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm7_40078700, status, 0)
#define DT_N_S_soc_S_pwm7_40078700_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm7_40078700, status, 0)
#define DT_N_S_soc_S_pwm7_40078700_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm7_40078700, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40078700_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm7_40078700, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40078700_P_status_LEN 1
#define DT_N_S_soc_S_pwm7_40078700_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm7_40078700_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm7_40078700_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm7_40078700_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm7_40078700_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm7_40078700_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm7_40078700, compatible, 0)
#define DT_N_S_soc_S_pwm7_40078700_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm7_40078700, compatible, 0)
#define DT_N_S_soc_S_pwm7_40078700_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm7_40078700, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40078700_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm7_40078700, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40078700_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm7_40078700_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_reg {1074235136 /* 0x40078700 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_pwm7_40078700_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_reg_IDX_0 1074235136
#define DT_N_S_soc_S_pwm7_40078700_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm7_40078700_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm7_40078700_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_wakeup_source 0
#define DT_N_S_soc_S_pwm7_40078700_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm7_40078700_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm7_40078700, pinctrl_0, 0)
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm7_40078700, pinctrl_0, 0)
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm7_40078700, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm7_40078700, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm7_40078700, pinctrl_names, 0)
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm7_40078700, pinctrl_names, 0)
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm7_40078700, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm7_40078700, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_pwm7_40078700_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40040800/spi0_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40040800_S_spi0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_PATH "/soc/pin-controller@40040800/spi0_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_FULL_NAME "spi0_default"
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_FULL_NAME_UNQUOTED spi0_default
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_FULL_NAME_TOKEN spi0_default
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_FULL_NAME_UPPER_TOKEN SPI0_DEFAULT

/* Node parent (/soc/pin-controller@40040800) identifier: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_PARENT DT_N_S_soc_S_pin_controller_40040800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_FOREACH_NODELABEL(fn) fn(spi0_default)
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi0_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40040800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_HASH nkE7ZVfvluFr3owkYSib1DT_hqPX48urnZcKsjotASs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_ORD 79
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_REQUIRES_ORDS \
	42, /* /soc/pin-controller@40040800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_SUPPORTS_ORDS \
	80, /* /soc/spi@40072000 */ \
	105, /* /soc/pin-controller@40040800/spi0_default/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_EXISTS 1
#define DT_N_NODELABEL_spi0_default DT_N_S_soc_S_pin_controller_40040800_S_spi0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/spi@40072000
 *
 * Node identifier: DT_N_S_soc_S_spi_40072000
 *
 * Binding (compatible = renesas,ra-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/renesas,ra-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40072000_PATH "/soc/spi@40072000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40072000_FULL_NAME "spi@40072000"
#define DT_N_S_soc_S_spi_40072000_FULL_NAME_UNQUOTED spi@40072000
#define DT_N_S_soc_S_spi_40072000_FULL_NAME_TOKEN spi_40072000
#define DT_N_S_soc_S_spi_40072000_FULL_NAME_UPPER_TOKEN SPI_40072000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40072000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40072000_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_40072000_NODELABEL_NUM 2
#define DT_N_S_soc_S_spi_40072000_FOREACH_NODELABEL(fn) fn(spi0) fn(arduino_spi)
#define DT_N_S_soc_S_spi_40072000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi0, __VA_ARGS__) fn(arduino_spi, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40072000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_40072000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_40072000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40072000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40072000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40072000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40072000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40072000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40072000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40072000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_40072000_HASH H0uprup_DGDX2UiznvV8YYDDa7Msq7bPDpM1KeiW20g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40072000_ORD 80
#define DT_N_S_soc_S_spi_40072000_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40072000_REQUIRES_ORDS \
	20, /* /soc */ \
	28, /* /soc/interrupt-controller@e000e100 */ \
	79, /* /soc/pin-controller@40040800/spi0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40072000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40072000_EXISTS 1
#define DT_N_INST_0_renesas_ra_spi DT_N_S_soc_S_spi_40072000
#define DT_N_NODELABEL_spi0        DT_N_S_soc_S_spi_40072000
#define DT_N_NODELABEL_arduino_spi DT_N_S_soc_S_spi_40072000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40072000_REG_NUM 1
#define DT_N_S_soc_S_spi_40072000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_REG_IDX_0_VAL_ADDRESS 1074208768 /* 0x40072000 */
#define DT_N_S_soc_S_spi_40072000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_spi_40072000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40072000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40072000_IRQ_NUM 4
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_0_VAL_irq 28
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_1_VAL_irq 29
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_2_VAL_irq 30
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_3_VAL_irq 31
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40072000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_spi_40072000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_spi_40072000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_spi_40072000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_spi_40072000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_spi_40072000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_spi_40072000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_spi_40072000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_spi_40072000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_spi_40072000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_spi_40072000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_spi_40072000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_spi_40072000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_spi_40072000_COMPAT_MATCHES_renesas_ra_spi 1
#define DT_N_S_soc_S_spi_40072000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_spi_40072000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_COMPAT_MODEL_IDX_0 "ra-spi"
#define DT_N_S_soc_S_spi_40072000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40072000_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_40072000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_40072000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_40072000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_40072000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40040800_S_spi0_default

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40072000_P_channel 0
#define DT_N_S_soc_S_spi_40072000_P_channel_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_reg {1074208768 /* 0x40072000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_spi_40072000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_reg_IDX_0 1074208768
#define DT_N_S_soc_S_spi_40072000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_reg_IDX_1 256
#define DT_N_S_soc_S_spi_40072000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_tx_dtc 0
#define DT_N_S_soc_S_spi_40072000_P_tx_dtc_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_rx_dtc 0
#define DT_N_S_soc_S_spi_40072000_P_rx_dtc_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40040800_S_spi0_default
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40040800_S_spi0_default
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40072000, pinctrl_0, 0)
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40072000, pinctrl_0, 0)
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40072000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40072000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40072000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40072000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40072000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40072000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_spi_40072000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_interrupts {28 /* 0x1c */, 1 /* 0x1 */, 29 /* 0x1d */, 1 /* 0x1 */, 30 /* 0x1e */, 1 /* 0x1 */, 31 /* 0x1f */, 1 /* 0x1 */}
#define DT_N_S_soc_S_spi_40072000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_interrupts_IDX_0 28
#define DT_N_S_soc_S_spi_40072000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_spi_40072000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_interrupts_IDX_2 29
#define DT_N_S_soc_S_spi_40072000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_spi_40072000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_interrupts_IDX_4 30
#define DT_N_S_soc_S_spi_40072000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_spi_40072000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_interrupts_IDX_6 31
#define DT_N_S_soc_S_spi_40072000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_spi_40072000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40072000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_spi_40072000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_spi_40072000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_spi_40072000, interrupt_names, 3)
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40072000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40072000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40072000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40072000, interrupt_names, 3)
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40072000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40072000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40072000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40072000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40072000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40072000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40072000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40072000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_spi_40072000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_status "okay"
#define DT_N_S_soc_S_spi_40072000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_40072000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_40072000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_40072000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_40072000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_40072000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40072000, status, 0)
#define DT_N_S_soc_S_spi_40072000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40072000, status, 0)
#define DT_N_S_soc_S_spi_40072000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40072000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40072000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072000_P_status_LEN 1
#define DT_N_S_soc_S_spi_40072000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_compatible {"renesas,ra-spi"}
#define DT_N_S_soc_S_spi_40072000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_compatible_IDX_0 "renesas,ra-spi"
#define DT_N_S_soc_S_spi_40072000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-spi
#define DT_N_S_soc_S_spi_40072000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_spi
#define DT_N_S_soc_S_spi_40072000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SPI
#define DT_N_S_soc_S_spi_40072000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40072000, compatible, 0)
#define DT_N_S_soc_S_spi_40072000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40072000, compatible, 0)
#define DT_N_S_soc_S_spi_40072000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40072000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40072000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_40072000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_40072000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40072000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40072000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40072000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@40072100
 *
 * Node identifier: DT_N_S_soc_S_spi_40072100
 *
 * Binding (compatible = renesas,ra-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/renesas,ra-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40072100_PATH "/soc/spi@40072100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40072100_FULL_NAME "spi@40072100"
#define DT_N_S_soc_S_spi_40072100_FULL_NAME_UNQUOTED spi@40072100
#define DT_N_S_soc_S_spi_40072100_FULL_NAME_TOKEN spi_40072100
#define DT_N_S_soc_S_spi_40072100_FULL_NAME_UPPER_TOKEN SPI_40072100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40072100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40072100_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_40072100_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_40072100_FOREACH_NODELABEL(fn) fn(spi1)
#define DT_N_S_soc_S_spi_40072100_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40072100_CHILD_NUM 0
#define DT_N_S_soc_S_spi_40072100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_40072100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40072100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40072100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40072100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40072100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40072100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40072100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40072100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_40072100_HASH pWVZNwpfSZ40QtGP2HR0uzxALuoZlVw3CQ5_jPnw9Mg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40072100_ORD 81
#define DT_N_S_soc_S_spi_40072100_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40072100_REQUIRES_ORDS \
	20, /* /soc */ \
	28, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40072100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40072100_EXISTS 1
#define DT_N_INST_1_renesas_ra_spi DT_N_S_soc_S_spi_40072100
#define DT_N_NODELABEL_spi1        DT_N_S_soc_S_spi_40072100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40072100_REG_NUM 1
#define DT_N_S_soc_S_spi_40072100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_REG_IDX_0_VAL_ADDRESS 1074209024 /* 0x40072100 */
#define DT_N_S_soc_S_spi_40072100_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_spi_40072100_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40072100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40072100_IRQ_NUM 4
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_0_VAL_irq 28
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_1_VAL_irq 29
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_2_VAL_irq 30
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_3_VAL_irq 31
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40072100_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_spi_40072100_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_spi_40072100_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_spi_40072100_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_spi_40072100_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_spi_40072100_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_spi_40072100_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_spi_40072100_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_spi_40072100_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_spi_40072100_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_spi_40072100_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_spi_40072100_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_spi_40072100_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_spi_40072100_COMPAT_MATCHES_renesas_ra_spi 1
#define DT_N_S_soc_S_spi_40072100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_spi_40072100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_COMPAT_MODEL_IDX_0 "ra-spi"
#define DT_N_S_soc_S_spi_40072100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40072100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40072100_P_channel 1
#define DT_N_S_soc_S_spi_40072100_P_channel_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_reg {1074209024 /* 0x40072100 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_spi_40072100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_reg_IDX_0 1074209024
#define DT_N_S_soc_S_spi_40072100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_reg_IDX_1 256
#define DT_N_S_soc_S_spi_40072100_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_tx_dtc 0
#define DT_N_S_soc_S_spi_40072100_P_tx_dtc_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_rx_dtc 0
#define DT_N_S_soc_S_spi_40072100_P_rx_dtc_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_interrupts {28 /* 0x1c */, 1 /* 0x1 */, 29 /* 0x1d */, 1 /* 0x1 */, 30 /* 0x1e */, 1 /* 0x1 */, 31 /* 0x1f */, 1 /* 0x1 */}
#define DT_N_S_soc_S_spi_40072100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_interrupts_IDX_0 28
#define DT_N_S_soc_S_spi_40072100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_spi_40072100_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_interrupts_IDX_2 29
#define DT_N_S_soc_S_spi_40072100_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_spi_40072100_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_interrupts_IDX_4 30
#define DT_N_S_soc_S_spi_40072100_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_spi_40072100_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_interrupts_IDX_6 31
#define DT_N_S_soc_S_spi_40072100_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_spi_40072100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40072100, interrupt_names, 0) \
	fn(DT_N_S_soc_S_spi_40072100, interrupt_names, 1) \
	fn(DT_N_S_soc_S_spi_40072100, interrupt_names, 2) \
	fn(DT_N_S_soc_S_spi_40072100, interrupt_names, 3)
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40072100, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40072100, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40072100, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40072100, interrupt_names, 3)
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40072100, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40072100, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40072100, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40072100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40072100, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40072100, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40072100, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40072100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_spi_40072100_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_status "disabled"
#define DT_N_S_soc_S_spi_40072100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_40072100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40072100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40072100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_40072100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_40072100_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40072100, status, 0)
#define DT_N_S_soc_S_spi_40072100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40072100, status, 0)
#define DT_N_S_soc_S_spi_40072100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40072100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40072100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072100_P_status_LEN 1
#define DT_N_S_soc_S_spi_40072100_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_compatible {"renesas,ra-spi"}
#define DT_N_S_soc_S_spi_40072100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_compatible_IDX_0 "renesas,ra-spi"
#define DT_N_S_soc_S_spi_40072100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-spi
#define DT_N_S_soc_S_spi_40072100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_spi
#define DT_N_S_soc_S_spi_40072100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SPI
#define DT_N_S_soc_S_spi_40072100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40072100, compatible, 0)
#define DT_N_S_soc_S_spi_40072100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40072100, compatible, 0)
#define DT_N_S_soc_S_spi_40072100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40072100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40072100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40072100_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_40072100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_40072100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40072100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40072100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40072100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/system@4001e000
 *
 * Node identifier: DT_N_S_soc_S_system_4001e000
 */

/* Node's full path: */
#define DT_N_S_soc_S_system_4001e000_PATH "/soc/system@4001e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_system_4001e000_FULL_NAME "system@4001e000"
#define DT_N_S_soc_S_system_4001e000_FULL_NAME_UNQUOTED system@4001e000
#define DT_N_S_soc_S_system_4001e000_FULL_NAME_TOKEN system_4001e000
#define DT_N_S_soc_S_system_4001e000_FULL_NAME_UPPER_TOKEN SYSTEM_4001E000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_system_4001e000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_system_4001e000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_system_4001e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_system_4001e000_FOREACH_NODELABEL(fn) fn(system)
#define DT_N_S_soc_S_system_4001e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(system, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_system_4001e000_CHILD_NUM 0
#define DT_N_S_soc_S_system_4001e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_system_4001e000_HASH yrIuXdRpI_pMxN_KdVGT5xw822O_qLEGhOUyp8I72cc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_system_4001e000_ORD 82
#define DT_N_S_soc_S_system_4001e000_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_system_4001e000_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_system_4001e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_system_4001e000_EXISTS 1
#define DT_N_INST_0_renesas_ra_system DT_N_S_soc_S_system_4001e000
#define DT_N_NODELABEL_system         DT_N_S_soc_S_system_4001e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_system_4001e000_REG_NUM 1
#define DT_N_S_soc_S_system_4001e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_REG_IDX_0_VAL_ADDRESS 1073864704 /* 0x4001e000 */
#define DT_N_S_soc_S_system_4001e000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_system_4001e000_RANGES_NUM 0
#define DT_N_S_soc_S_system_4001e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_system_4001e000_IRQ_NUM 0
#define DT_N_S_soc_S_system_4001e000_IRQ_LEVEL 0
#define DT_N_S_soc_S_system_4001e000_COMPAT_MATCHES_renesas_ra_system 1
#define DT_N_S_soc_S_system_4001e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_system_4001e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_COMPAT_MODEL_IDX_0 "ra-system"
#define DT_N_S_soc_S_system_4001e000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_system_4001e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_system_4001e000_P_compatible {"renesas,ra-system"}
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0 "renesas,ra-system"
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-system
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_system
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SYSTEM
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_system_4001e000, compatible, 0)
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_system_4001e000, compatible, 0)
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_system_4001e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_system_4001e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_compatible_LEN 1
#define DT_N_S_soc_S_system_4001e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_reg {1073864704 /* 0x4001e000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_0 1073864704
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_system_4001e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_status "okay"
#define DT_N_S_soc_S_system_4001e000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_system_4001e000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_system_4001e000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_system_4001e000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_system_4001e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_system_4001e000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_system_4001e000, status, 0)
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_system_4001e000, status, 0)
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_system_4001e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_system_4001e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_status_LEN 1
#define DT_N_S_soc_S_system_4001e000_P_status_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv7m-systick):
 *   $ZEPHYR_BASE/dts/bindings/timer/arm,armv7m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UNQUOTED timer@e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_TOKEN timer_e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UPPER_TOKEN TIMER_E000E010

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_e000e010_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL(fn) fn(systick)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL_VARGS(fn, ...) fn(systick, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM 0
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timer_e000e010_HASH aZrzPLAIRgEwRZJIvTCzJONA6gPgc4QlhkiU5oWGArA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 83
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00083

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv7m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv7m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv7m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv7m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv7m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV7M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/trng
 *
 * Node identifier: DT_N_S_soc_S_trng
 *
 * Binding (compatible = renesas,ra-sce5-rng):
 *   $ZEPHYR_BASE/dts/bindings/rng/renesas,ra-sce5-rng.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_trng_PATH "/soc/trng"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_trng_FULL_NAME "trng"
#define DT_N_S_soc_S_trng_FULL_NAME_UNQUOTED trng
#define DT_N_S_soc_S_trng_FULL_NAME_TOKEN trng
#define DT_N_S_soc_S_trng_FULL_NAME_UPPER_TOKEN TRNG

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_trng_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_trng_CHILD_IDX 55

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_trng_NODELABEL_NUM 1
#define DT_N_S_soc_S_trng_FOREACH_NODELABEL(fn) fn(trng)
#define DT_N_S_soc_S_trng_FOREACH_NODELABEL_VARGS(fn, ...) fn(trng, __VA_ARGS__)
#define DT_N_S_soc_S_trng_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_trng_CHILD_NUM 0
#define DT_N_S_soc_S_trng_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_trng_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_trng_HASH aIyh5boBxmAjRI_VakXuMzTaDeNd2U9wISoY4g9SwPc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_trng_ORD 84
#define DT_N_S_soc_S_trng_ORD_STR_SORTABLE 00084

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_trng_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_trng_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_trng_EXISTS 1
#define DT_N_INST_0_renesas_ra_sce5_rng DT_N_S_soc_S_trng
#define DT_N_NODELABEL_trng             DT_N_S_soc_S_trng

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_trng_REG_NUM 0
#define DT_N_S_soc_S_trng_RANGES_NUM 0
#define DT_N_S_soc_S_trng_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_trng_IRQ_NUM 0
#define DT_N_S_soc_S_trng_IRQ_LEVEL 0
#define DT_N_S_soc_S_trng_COMPAT_MATCHES_renesas_ra_sce5_rng 1
#define DT_N_S_soc_S_trng_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_trng_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_COMPAT_MODEL_IDX_0 "ra-sce5-rng"
#define DT_N_S_soc_S_trng_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_trng_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_trng_P_status "okay"
#define DT_N_S_soc_S_trng_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_trng_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_trng_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_trng_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_trng_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_trng_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_trng_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_trng_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_trng, status, 0)
#define DT_N_S_soc_S_trng_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_trng, status, 0)
#define DT_N_S_soc_S_trng_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_trng, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_trng, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_P_status_LEN 1
#define DT_N_S_soc_S_trng_P_status_EXISTS 1
#define DT_N_S_soc_S_trng_P_compatible {"renesas,ra-sce5-rng"}
#define DT_N_S_soc_S_trng_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_P_compatible_IDX_0 "renesas,ra-sce5-rng"
#define DT_N_S_soc_S_trng_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sce5-rng
#define DT_N_S_soc_S_trng_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sce5_rng
#define DT_N_S_soc_S_trng_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCE5_RNG
#define DT_N_S_soc_S_trng_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_trng, compatible, 0)
#define DT_N_S_soc_S_trng_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_trng, compatible, 0)
#define DT_N_S_soc_S_trng_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_trng, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_trng, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_P_compatible_LEN 1
#define DT_N_S_soc_S_trng_P_compatible_EXISTS 1
#define DT_N_S_soc_S_trng_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_trng_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_trng_P_wakeup_source 0
#define DT_N_S_soc_S_trng_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_trng_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_trng_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/wdt@40044200
 *
 * Node identifier: DT_N_S_soc_S_wdt_40044200
 *
 * Binding (compatible = renesas,ra-wdt):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/renesas,ra-wdt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_wdt_40044200_PATH "/soc/wdt@40044200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_wdt_40044200_FULL_NAME "wdt@40044200"
#define DT_N_S_soc_S_wdt_40044200_FULL_NAME_UNQUOTED wdt@40044200
#define DT_N_S_soc_S_wdt_40044200_FULL_NAME_TOKEN wdt_40044200
#define DT_N_S_soc_S_wdt_40044200_FULL_NAME_UPPER_TOKEN WDT_40044200

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_wdt_40044200_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_wdt_40044200_CHILD_IDX 43

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_wdt_40044200_NODELABEL_NUM 1
#define DT_N_S_soc_S_wdt_40044200_FOREACH_NODELABEL(fn) fn(wdt)
#define DT_N_S_soc_S_wdt_40044200_FOREACH_NODELABEL_VARGS(fn, ...) fn(wdt, __VA_ARGS__)
#define DT_N_S_soc_S_wdt_40044200_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_wdt_40044200_CHILD_NUM 0
#define DT_N_S_soc_S_wdt_40044200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_wdt_40044200_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_wdt_40044200_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_wdt_40044200_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_wdt_40044200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_wdt_40044200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_wdt_40044200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_wdt_40044200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_wdt_40044200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_wdt_40044200_HASH ydvM8P2SXdJtpX_AiqSEO8dab3zteuhCkye_dufSG04

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_wdt_40044200_ORD 85
#define DT_N_S_soc_S_wdt_40044200_ORD_STR_SORTABLE 00085

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_wdt_40044200_REQUIRES_ORDS \
	20, /* /soc */ \
	47, /* /clocks/pclkblock@40047000/pclkb */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_wdt_40044200_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_wdt_40044200_EXISTS 1
#define DT_N_INST_0_renesas_ra_wdt DT_N_S_soc_S_wdt_40044200
#define DT_N_NODELABEL_wdt         DT_N_S_soc_S_wdt_40044200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_wdt_40044200_REG_NUM 1
#define DT_N_S_soc_S_wdt_40044200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_REG_IDX_0_VAL_ADDRESS 1074020864 /* 0x40044200 */
#define DT_N_S_soc_S_wdt_40044200_REG_IDX_0_VAL_SIZE 512 /* 0x200 */
#define DT_N_S_soc_S_wdt_40044200_RANGES_NUM 0
#define DT_N_S_soc_S_wdt_40044200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_wdt_40044200_IRQ_NUM 0
#define DT_N_S_soc_S_wdt_40044200_IRQ_LEVEL 0
#define DT_N_S_soc_S_wdt_40044200_COMPAT_MATCHES_renesas_ra_wdt 1
#define DT_N_S_soc_S_wdt_40044200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_wdt_40044200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_COMPAT_MODEL_IDX_0 "ra-wdt"
#define DT_N_S_soc_S_wdt_40044200_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_wdt_40044200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_wdt_40044200_P_reg {1074020864 /* 0x40044200 */, 512 /* 0x200 */}
#define DT_N_S_soc_S_wdt_40044200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_P_reg_IDX_0 1074020864
#define DT_N_S_soc_S_wdt_40044200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_P_reg_IDX_1 512
#define DT_N_S_soc_S_wdt_40044200_P_reg_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_pclkb
#define DT_N_S_soc_S_wdt_40044200_P_clocks_IDX_0_VAL_mstp 0
#define DT_N_S_soc_S_wdt_40044200_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_P_clocks_IDX_0_VAL_stop_bit 0
#define DT_N_S_soc_S_wdt_40044200_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_wdt_40044200, clocks, 0, mstp) \
	fn(DT_N_S_soc_S_wdt_40044200, clocks, 0, stop_bit)
#define DT_N_S_soc_S_wdt_40044200_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_wdt_40044200, clocks, 0, mstp) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_wdt_40044200, clocks, 0, stop_bit)
#define DT_N_S_soc_S_wdt_40044200_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_wdt_40044200_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_wdt_40044200, clocks, 0)
#define DT_N_S_soc_S_wdt_40044200_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_wdt_40044200, clocks, 0)
#define DT_N_S_soc_S_wdt_40044200_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_wdt_40044200, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_wdt_40044200_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_wdt_40044200, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_wdt_40044200_P_clocks_LEN 1
#define DT_N_S_soc_S_wdt_40044200_P_clocks_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_P_status "disabled"
#define DT_N_S_soc_S_wdt_40044200_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_wdt_40044200_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_wdt_40044200_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_wdt_40044200_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_wdt_40044200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_wdt_40044200_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_wdt_40044200, status, 0)
#define DT_N_S_soc_S_wdt_40044200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_wdt_40044200, status, 0)
#define DT_N_S_soc_S_wdt_40044200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_wdt_40044200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_wdt_40044200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_wdt_40044200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_wdt_40044200_P_status_LEN 1
#define DT_N_S_soc_S_wdt_40044200_P_status_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_P_compatible {"renesas,ra-wdt"}
#define DT_N_S_soc_S_wdt_40044200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_P_compatible_IDX_0 "renesas,ra-wdt"
#define DT_N_S_soc_S_wdt_40044200_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-wdt
#define DT_N_S_soc_S_wdt_40044200_P_compatible_IDX_0_STRING_TOKEN renesas_ra_wdt
#define DT_N_S_soc_S_wdt_40044200_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_WDT
#define DT_N_S_soc_S_wdt_40044200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_wdt_40044200, compatible, 0)
#define DT_N_S_soc_S_wdt_40044200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_wdt_40044200, compatible, 0)
#define DT_N_S_soc_S_wdt_40044200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_wdt_40044200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_wdt_40044200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_wdt_40044200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_wdt_40044200_P_compatible_LEN 1
#define DT_N_S_soc_S_wdt_40044200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_wdt_40044200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_P_wakeup_source 0
#define DT_N_S_soc_S_wdt_40044200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_wdt_40044200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_wdt_40044200_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@40084000
 *
 * Node identifier: DT_N_S_soc_S_agt_40084000
 *
 * Binding (compatible = renesas,ra-agt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-agt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_40084000_PATH "/soc/agt@40084000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_40084000_FULL_NAME "agt@40084000"
#define DT_N_S_soc_S_agt_40084000_FULL_NAME_UNQUOTED agt@40084000
#define DT_N_S_soc_S_agt_40084000_FULL_NAME_TOKEN agt_40084000
#define DT_N_S_soc_S_agt_40084000_FULL_NAME_UPPER_TOKEN AGT_40084000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_agt_40084000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_40084000_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_40084000_NODELABEL_NUM 1
#define DT_N_S_soc_S_agt_40084000_FOREACH_NODELABEL(fn) fn(agt0)
#define DT_N_S_soc_S_agt_40084000_FOREACH_NODELABEL_VARGS(fn, ...) fn(agt0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_40084000_CHILD_NUM 1
#define DT_N_S_soc_S_agt_40084000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_40084000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_agt_40084000_S_counter)
#define DT_N_S_soc_S_agt_40084000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40084000_S_counter)
#define DT_N_S_soc_S_agt_40084000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40084000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40084000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_40084000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_40084000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_40084000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_40084000_HASH W0nzTgfbvmTbg_2vnVUalrJP5tCGfvW1GbU7wWq7t1w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_40084000_ORD 86
#define DT_N_S_soc_S_agt_40084000_ORD_STR_SORTABLE 00086

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_40084000_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_40084000_SUPPORTS_ORDS \
	87, /* /soc/agt@40084000/counter */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_40084000_EXISTS 1
#define DT_N_INST_0_renesas_ra_agt DT_N_S_soc_S_agt_40084000
#define DT_N_NODELABEL_agt0        DT_N_S_soc_S_agt_40084000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_40084000_REG_NUM 1
#define DT_N_S_soc_S_agt_40084000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_REG_IDX_0_VAL_ADDRESS 1074282496 /* 0x40084000 */
#define DT_N_S_soc_S_agt_40084000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_agt_40084000_RANGES_NUM 0
#define DT_N_S_soc_S_agt_40084000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_40084000_IRQ_NUM 0
#define DT_N_S_soc_S_agt_40084000_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_40084000_COMPAT_MATCHES_renesas_ra_agt 1
#define DT_N_S_soc_S_agt_40084000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_40084000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_COMPAT_MODEL_IDX_0 "ra-agt"
#define DT_N_S_soc_S_agt_40084000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_40084000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_40084000_P_reg {1074282496 /* 0x40084000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_agt_40084000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_reg_IDX_0 1074282496
#define DT_N_S_soc_S_agt_40084000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_reg_IDX_1 256
#define DT_N_S_soc_S_agt_40084000_P_reg_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_channel 0
#define DT_N_S_soc_S_agt_40084000_P_channel_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_renesas_count_source "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_40084000_P_renesas_count_source_STRING_UNQUOTED AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_40084000_P_renesas_count_source_STRING_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_40084000_P_renesas_count_source_STRING_UPPER_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_40084000_P_renesas_count_source_IDX_0 "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_40084000_P_renesas_count_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_renesas_count_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_agt_40084000_P_renesas_count_source_IDX_0_ENUM_VAL_agt_clock_loco_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_renesas_count_source_ENUM_VAL_agt_clock_loco_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_renesas_count_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40084000, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_40084000_P_renesas_count_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40084000, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_40084000_P_renesas_count_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40084000, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084000_P_renesas_count_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40084000, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084000_P_renesas_count_source_LEN 1
#define DT_N_S_soc_S_agt_40084000_P_renesas_count_source_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_renesas_prescaler 0
#define DT_N_S_soc_S_agt_40084000_P_renesas_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_agt_40084000_P_renesas_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_renesas_prescaler_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_renesas_prescaler_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_renesas_prescaler_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_renesas_resolution 16
#define DT_N_S_soc_S_agt_40084000_P_renesas_resolution_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_agt_40084000_P_renesas_resolution_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_renesas_resolution_IDX_0_ENUM_VAL_16_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_renesas_resolution_ENUM_VAL_16_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_renesas_resolution_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_status "disabled"
#define DT_N_S_soc_S_agt_40084000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_40084000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_40084000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_40084000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_40084000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_agt_40084000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40084000, status, 0)
#define DT_N_S_soc_S_agt_40084000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40084000, status, 0)
#define DT_N_S_soc_S_agt_40084000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40084000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40084000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084000_P_status_LEN 1
#define DT_N_S_soc_S_agt_40084000_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_compatible {"renesas,ra-agt"}
#define DT_N_S_soc_S_agt_40084000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_compatible_IDX_0 "renesas,ra-agt"
#define DT_N_S_soc_S_agt_40084000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt
#define DT_N_S_soc_S_agt_40084000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt
#define DT_N_S_soc_S_agt_40084000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT
#define DT_N_S_soc_S_agt_40084000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40084000, compatible, 0)
#define DT_N_S_soc_S_agt_40084000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40084000, compatible, 0)
#define DT_N_S_soc_S_agt_40084000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40084000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40084000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084000_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_40084000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_40084000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_wakeup_source 0
#define DT_N_S_soc_S_agt_40084000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_40084000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@40084000/counter
 *
 * Node identifier: DT_N_S_soc_S_agt_40084000_S_counter
 *
 * Binding (compatible = renesas,ra-agt-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/renesas,ra-agt-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_40084000_S_counter_PATH "/soc/agt@40084000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_40084000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_agt_40084000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_agt_40084000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_agt_40084000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/agt@40084000) identifier: */
#define DT_N_S_soc_S_agt_40084000_S_counter_PARENT DT_N_S_soc_S_agt_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_40084000_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_40084000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_agt_40084000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_agt_40084000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_40084000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_agt_40084000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_40084000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_agt_40084000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_40084000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_agt_40084000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_40084000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_40084000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_agt_40084000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_40084000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_40084000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_40084000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_40084000_S_counter_HASH jSTMtdllD3ENHlcjR5mkpRHo38AgFV9lbLeUaeunB4o

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_40084000_S_counter_ORD 87
#define DT_N_S_soc_S_agt_40084000_S_counter_ORD_STR_SORTABLE 00087

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_40084000_S_counter_REQUIRES_ORDS \
	86, /* /soc/agt@40084000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_40084000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_40084000_S_counter_EXISTS 1
#define DT_N_INST_0_renesas_ra_agt_counter DT_N_S_soc_S_agt_40084000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_40084000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_agt_40084000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_agt_40084000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_40084000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_agt_40084000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_40084000_S_counter_COMPAT_MATCHES_renesas_ra_agt_counter 1
#define DT_N_S_soc_S_agt_40084000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_S_counter_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_40084000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_S_counter_COMPAT_MODEL_IDX_0 "ra-agt-counter"
#define DT_N_S_soc_S_agt_40084000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_40084000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_40084000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_agt_40084000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_40084000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_40084000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_40084000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_40084000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_S_counter_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_agt_40084000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40084000_S_counter, status, 0)
#define DT_N_S_soc_S_agt_40084000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40084000_S_counter, status, 0)
#define DT_N_S_soc_S_agt_40084000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40084000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40084000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_agt_40084000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_S_counter_P_compatible {"renesas,ra-agt-counter"}
#define DT_N_S_soc_S_agt_40084000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_S_counter_P_compatible_IDX_0 "renesas,ra-agt-counter"
#define DT_N_S_soc_S_agt_40084000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt-counter
#define DT_N_S_soc_S_agt_40084000_S_counter_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt_counter
#define DT_N_S_soc_S_agt_40084000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT_COUNTER
#define DT_N_S_soc_S_agt_40084000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40084000_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_40084000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40084000_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_40084000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40084000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40084000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_40084000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_40084000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_agt_40084000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_40084000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_40084000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@40084100
 *
 * Node identifier: DT_N_S_soc_S_agt_40084100
 *
 * Binding (compatible = renesas,ra-agt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-agt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_40084100_PATH "/soc/agt@40084100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_40084100_FULL_NAME "agt@40084100"
#define DT_N_S_soc_S_agt_40084100_FULL_NAME_UNQUOTED agt@40084100
#define DT_N_S_soc_S_agt_40084100_FULL_NAME_TOKEN agt_40084100
#define DT_N_S_soc_S_agt_40084100_FULL_NAME_UPPER_TOKEN AGT_40084100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_agt_40084100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_40084100_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_40084100_NODELABEL_NUM 1
#define DT_N_S_soc_S_agt_40084100_FOREACH_NODELABEL(fn) fn(agt1)
#define DT_N_S_soc_S_agt_40084100_FOREACH_NODELABEL_VARGS(fn, ...) fn(agt1, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_40084100_CHILD_NUM 1
#define DT_N_S_soc_S_agt_40084100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_40084100_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_agt_40084100_S_counter)
#define DT_N_S_soc_S_agt_40084100_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40084100_S_counter)
#define DT_N_S_soc_S_agt_40084100_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40084100_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40084100_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_40084100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_40084100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_40084100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_40084100_HASH UOyCPMpiRmV9NPEVHcHRsqPkF_nifbQ3ImOE6w_d8SU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_40084100_ORD 88
#define DT_N_S_soc_S_agt_40084100_ORD_STR_SORTABLE 00088

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_40084100_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_40084100_SUPPORTS_ORDS \
	89, /* /soc/agt@40084100/counter */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_40084100_EXISTS 1
#define DT_N_INST_1_renesas_ra_agt DT_N_S_soc_S_agt_40084100
#define DT_N_NODELABEL_agt1        DT_N_S_soc_S_agt_40084100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_40084100_REG_NUM 1
#define DT_N_S_soc_S_agt_40084100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_REG_IDX_0_VAL_ADDRESS 1074282752 /* 0x40084100 */
#define DT_N_S_soc_S_agt_40084100_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_agt_40084100_RANGES_NUM 0
#define DT_N_S_soc_S_agt_40084100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_40084100_IRQ_NUM 0
#define DT_N_S_soc_S_agt_40084100_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_40084100_COMPAT_MATCHES_renesas_ra_agt 1
#define DT_N_S_soc_S_agt_40084100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_40084100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_COMPAT_MODEL_IDX_0 "ra-agt"
#define DT_N_S_soc_S_agt_40084100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_40084100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_40084100_P_reg {1074282752 /* 0x40084100 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_agt_40084100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_reg_IDX_0 1074282752
#define DT_N_S_soc_S_agt_40084100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_reg_IDX_1 256
#define DT_N_S_soc_S_agt_40084100_P_reg_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_channel 1
#define DT_N_S_soc_S_agt_40084100_P_channel_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_renesas_count_source "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_40084100_P_renesas_count_source_STRING_UNQUOTED AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_40084100_P_renesas_count_source_STRING_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_40084100_P_renesas_count_source_STRING_UPPER_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_40084100_P_renesas_count_source_IDX_0 "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_40084100_P_renesas_count_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_renesas_count_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_agt_40084100_P_renesas_count_source_IDX_0_ENUM_VAL_agt_clock_loco_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_renesas_count_source_ENUM_VAL_agt_clock_loco_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_renesas_count_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40084100, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_40084100_P_renesas_count_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40084100, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_40084100_P_renesas_count_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40084100, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084100_P_renesas_count_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40084100, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084100_P_renesas_count_source_LEN 1
#define DT_N_S_soc_S_agt_40084100_P_renesas_count_source_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_renesas_prescaler 0
#define DT_N_S_soc_S_agt_40084100_P_renesas_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_agt_40084100_P_renesas_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_renesas_prescaler_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_renesas_prescaler_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_renesas_prescaler_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_renesas_resolution 16
#define DT_N_S_soc_S_agt_40084100_P_renesas_resolution_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_agt_40084100_P_renesas_resolution_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_renesas_resolution_IDX_0_ENUM_VAL_16_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_renesas_resolution_ENUM_VAL_16_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_renesas_resolution_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_status "disabled"
#define DT_N_S_soc_S_agt_40084100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_40084100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_40084100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_40084100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_40084100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_agt_40084100_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40084100, status, 0)
#define DT_N_S_soc_S_agt_40084100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40084100, status, 0)
#define DT_N_S_soc_S_agt_40084100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40084100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40084100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084100_P_status_LEN 1
#define DT_N_S_soc_S_agt_40084100_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_compatible {"renesas,ra-agt"}
#define DT_N_S_soc_S_agt_40084100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_compatible_IDX_0 "renesas,ra-agt"
#define DT_N_S_soc_S_agt_40084100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt
#define DT_N_S_soc_S_agt_40084100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt
#define DT_N_S_soc_S_agt_40084100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT
#define DT_N_S_soc_S_agt_40084100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40084100, compatible, 0)
#define DT_N_S_soc_S_agt_40084100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40084100, compatible, 0)
#define DT_N_S_soc_S_agt_40084100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40084100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40084100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084100_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_40084100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_40084100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_wakeup_source 0
#define DT_N_S_soc_S_agt_40084100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_40084100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@40084100/counter
 *
 * Node identifier: DT_N_S_soc_S_agt_40084100_S_counter
 *
 * Binding (compatible = renesas,ra-agt-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/renesas,ra-agt-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_40084100_S_counter_PATH "/soc/agt@40084100/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_40084100_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_agt_40084100_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_agt_40084100_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_agt_40084100_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/agt@40084100) identifier: */
#define DT_N_S_soc_S_agt_40084100_S_counter_PARENT DT_N_S_soc_S_agt_40084100

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_40084100_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_40084100_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_agt_40084100_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_agt_40084100_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_40084100_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_agt_40084100) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_40084100_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_agt_40084100_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_40084100_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_agt_40084100_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_40084100_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_40084100_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_agt_40084100_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_40084100_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_40084100_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_40084100_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_40084100_S_counter_HASH ObHvvUmlqv5xgLEo9qmBjmeir8L72fCxxykvvlVsgRE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_40084100_S_counter_ORD 89
#define DT_N_S_soc_S_agt_40084100_S_counter_ORD_STR_SORTABLE 00089

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_40084100_S_counter_REQUIRES_ORDS \
	88, /* /soc/agt@40084100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_40084100_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_40084100_S_counter_EXISTS 1
#define DT_N_INST_1_renesas_ra_agt_counter DT_N_S_soc_S_agt_40084100_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_40084100_S_counter_REG_NUM 0
#define DT_N_S_soc_S_agt_40084100_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_agt_40084100_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_40084100_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_agt_40084100_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_40084100_S_counter_COMPAT_MATCHES_renesas_ra_agt_counter 1
#define DT_N_S_soc_S_agt_40084100_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_S_counter_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_40084100_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_S_counter_COMPAT_MODEL_IDX_0 "ra-agt-counter"
#define DT_N_S_soc_S_agt_40084100_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_40084100_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_40084100_S_counter_P_status "disabled"
#define DT_N_S_soc_S_agt_40084100_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_40084100_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_40084100_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_40084100_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_40084100_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_S_counter_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_agt_40084100_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40084100_S_counter, status, 0)
#define DT_N_S_soc_S_agt_40084100_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40084100_S_counter, status, 0)
#define DT_N_S_soc_S_agt_40084100_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40084100_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084100_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40084100_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084100_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_agt_40084100_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_S_counter_P_compatible {"renesas,ra-agt-counter"}
#define DT_N_S_soc_S_agt_40084100_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_S_counter_P_compatible_IDX_0 "renesas,ra-agt-counter"
#define DT_N_S_soc_S_agt_40084100_S_counter_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt-counter
#define DT_N_S_soc_S_agt_40084100_S_counter_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt_counter
#define DT_N_S_soc_S_agt_40084100_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT_COUNTER
#define DT_N_S_soc_S_agt_40084100_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40084100_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_40084100_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40084100_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_40084100_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40084100_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084100_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40084100_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40084100_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_40084100_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_40084100_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_agt_40084100_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_40084100_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_40084100_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dac_global@4005e000
 *
 * Node identifier: DT_N_S_soc_S_dac_global_4005e000
 *
 * Binding (compatible = renesas,ra-dac-global):
 *   $ZEPHYR_BASE/dts/bindings/dac/renesas,ra-dac-global.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dac_global_4005e000_PATH "/soc/dac_global@4005e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dac_global_4005e000_FULL_NAME "dac_global@4005e000"
#define DT_N_S_soc_S_dac_global_4005e000_FULL_NAME_UNQUOTED dac_global@4005e000
#define DT_N_S_soc_S_dac_global_4005e000_FULL_NAME_TOKEN dac_global_4005e000
#define DT_N_S_soc_S_dac_global_4005e000_FULL_NAME_UPPER_TOKEN DAC_GLOBAL_4005E000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dac_global_4005e000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dac_global_4005e000_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dac_global_4005e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_dac_global_4005e000_FOREACH_NODELABEL(fn) fn(dac_global)
#define DT_N_S_soc_S_dac_global_4005e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dac_global, __VA_ARGS__)
#define DT_N_S_soc_S_dac_global_4005e000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dac_global_4005e000_CHILD_NUM 1
#define DT_N_S_soc_S_dac_global_4005e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dac_global_4005e000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_dac_global_4005e000_S_dac_0)
#define DT_N_S_soc_S_dac_global_4005e000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_dac_global_4005e000_S_dac_0)
#define DT_N_S_soc_S_dac_global_4005e000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_global_4005e000_S_dac_0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_global_4005e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_global_4005e000_S_dac_0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_global_4005e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dac_global_4005e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dac_global_4005e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dac_global_4005e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dac_global_4005e000_HASH 25k_1M_zO3HQ2cwjKFoHu3yPhu4QNasShakY2nt64tg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dac_global_4005e000_ORD 90
#define DT_N_S_soc_S_dac_global_4005e000_ORD_STR_SORTABLE 00090

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dac_global_4005e000_REQUIRES_ORDS \
	20, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dac_global_4005e000_SUPPORTS_ORDS \
	91, /* /soc/dac_global@4005e000/dac@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dac_global_4005e000_EXISTS 1
#define DT_N_INST_0_renesas_ra_dac_global DT_N_S_soc_S_dac_global_4005e000
#define DT_N_NODELABEL_dac_global         DT_N_S_soc_S_dac_global_4005e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dac_global_4005e000_REG_NUM 1
#define DT_N_S_soc_S_dac_global_4005e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_REG_IDX_0_VAL_ADDRESS 1074126848 /* 0x4005e000 */
#define DT_N_S_soc_S_dac_global_4005e000_REG_IDX_0_VAL_SIZE 4292 /* 0x10c4 */
#define DT_N_S_soc_S_dac_global_4005e000_RANGES_NUM 0
#define DT_N_S_soc_S_dac_global_4005e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dac_global_4005e000_IRQ_NUM 0
#define DT_N_S_soc_S_dac_global_4005e000_IRQ_LEVEL 0
#define DT_N_S_soc_S_dac_global_4005e000_COMPAT_MATCHES_renesas_ra_dac_global 1
#define DT_N_S_soc_S_dac_global_4005e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_dac_global_4005e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_COMPAT_MODEL_IDX_0 "ra-dac-global"
#define DT_N_S_soc_S_dac_global_4005e000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dac_global_4005e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dac_global_4005e000_P_has_internal_output 0
#define DT_N_S_soc_S_dac_global_4005e000_P_has_internal_output_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_P_has_output_amplifier 0
#define DT_N_S_soc_S_dac_global_4005e000_P_has_output_amplifier_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_P_has_chargepump 0
#define DT_N_S_soc_S_dac_global_4005e000_P_has_chargepump_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_P_has_davrefcr 1
#define DT_N_S_soc_S_dac_global_4005e000_P_has_davrefcr_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_P_status "okay"
#define DT_N_S_soc_S_dac_global_4005e000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_dac_global_4005e000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_dac_global_4005e000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dac_global_4005e000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_dac_global_4005e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_dac_global_4005e000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_global_4005e000, status, 0)
#define DT_N_S_soc_S_dac_global_4005e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_global_4005e000, status, 0)
#define DT_N_S_soc_S_dac_global_4005e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_global_4005e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_global_4005e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_global_4005e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_global_4005e000_P_status_LEN 1
#define DT_N_S_soc_S_dac_global_4005e000_P_status_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_P_compatible {"renesas,ra-dac-global"}
#define DT_N_S_soc_S_dac_global_4005e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_P_compatible_IDX_0 "renesas,ra-dac-global"
#define DT_N_S_soc_S_dac_global_4005e000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-dac-global
#define DT_N_S_soc_S_dac_global_4005e000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_dac_global
#define DT_N_S_soc_S_dac_global_4005e000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_DAC_GLOBAL
#define DT_N_S_soc_S_dac_global_4005e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_global_4005e000, compatible, 0)
#define DT_N_S_soc_S_dac_global_4005e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_global_4005e000, compatible, 0)
#define DT_N_S_soc_S_dac_global_4005e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_global_4005e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_global_4005e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_global_4005e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_global_4005e000_P_compatible_LEN 1
#define DT_N_S_soc_S_dac_global_4005e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_P_reg {1074126848 /* 0x4005e000 */, 4292 /* 0x10c4 */}
#define DT_N_S_soc_S_dac_global_4005e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_P_reg_IDX_0 1074126848
#define DT_N_S_soc_S_dac_global_4005e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_P_reg_IDX_1 4292
#define DT_N_S_soc_S_dac_global_4005e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dac_global_4005e000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_P_wakeup_source 0
#define DT_N_S_soc_S_dac_global_4005e000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dac_global_4005e000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dac_global@4005e000/dac@0
 *
 * Node identifier: DT_N_S_soc_S_dac_global_4005e000_S_dac_0
 *
 * Binding (compatible = renesas,ra-dac):
 *   $ZEPHYR_BASE/dts/bindings/dac/renesas,ra-dac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_PATH "/soc/dac_global@4005e000/dac@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_FULL_NAME "dac@0"
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_FULL_NAME_UNQUOTED dac@0
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_FULL_NAME_TOKEN dac_0
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_FULL_NAME_UPPER_TOKEN DAC_0

/* Node parent (/soc/dac_global@4005e000) identifier: */
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_PARENT DT_N_S_soc_S_dac_global_4005e000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_FOREACH_NODELABEL(fn) fn(dac0)
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(dac0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_dac_global_4005e000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_CHILD_NUM 0
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_HASH miF05zZZy45mva8O2qRTE89gLGIE9RGs_sfjiB0Q87U

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_ORD 91
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_ORD_STR_SORTABLE 00091

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_REQUIRES_ORDS \
	90, /* /soc/dac_global@4005e000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_EXISTS 1
#define DT_N_INST_0_renesas_ra_dac DT_N_S_soc_S_dac_global_4005e000_S_dac_0
#define DT_N_NODELABEL_dac0        DT_N_S_soc_S_dac_global_4005e000_S_dac_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_REG_NUM 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_RANGES_NUM 0
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_IRQ_NUM 0
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_COMPAT_MATCHES_renesas_ra_dac 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_COMPAT_MODEL_IDX_0 "ra-dac"
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_status "disabled"
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_global_4005e000_S_dac_0, status, 0)
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_global_4005e000_S_dac_0, status, 0)
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_global_4005e000_S_dac_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_global_4005e000_S_dac_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_status_LEN 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_status_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_compatible {"renesas,ra-dac"}
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_compatible_IDX_0 "renesas,ra-dac"
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-dac
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_compatible_IDX_0_STRING_TOKEN renesas_ra_dac
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_DAC
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_global_4005e000_S_dac_0, compatible, 0)
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_global_4005e000_S_dac_0, compatible, 0)
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_global_4005e000_S_dac_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_global_4005e000_S_dac_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_compatible_LEN 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_wakeup_source 0
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dac_global_4005e000_S_dac_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@407e0000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_407e0000
 *
 * Binding (compatible = renesas,ra-flash-lp-controller):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/renesas,ra-flash-lp-controller.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_407e0000_PATH "/soc/flash-controller@407e0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_407e0000_FULL_NAME "flash-controller@407e0000"
#define DT_N_S_soc_S_flash_controller_407e0000_FULL_NAME_UNQUOTED flash-controller@407e0000
#define DT_N_S_soc_S_flash_controller_407e0000_FULL_NAME_TOKEN flash_controller_407e0000
#define DT_N_S_soc_S_flash_controller_407e0000_FULL_NAME_UPPER_TOKEN FLASH_CONTROLLER_407E0000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_407e0000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_407e0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_NODELABEL(fn) fn(flash)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_407e0000_CHILD_NUM 2
#define DT_N_S_soc_S_flash_controller_407e0000_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_407e0000_HASH SYwUl_TTz6my38A7xZ8_TdOh3_ajeU7YtvE73vLiD9I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_407e0000_ORD 92
#define DT_N_S_soc_S_flash_controller_407e0000_ORD_STR_SORTABLE 00092

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_407e0000_REQUIRES_ORDS \
	20, /* /soc */ \
	28, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_407e0000_SUPPORTS_ORDS \
	93, /* /soc/flash-controller@407e0000/flash@40100000 */ \
	94, /* /soc/flash-controller@407e0000/flash@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_407e0000_EXISTS 1
#define DT_N_INST_0_renesas_ra_flash_lp_controller DT_N_S_soc_S_flash_controller_407e0000
#define DT_N_NODELABEL_flash                       DT_N_S_soc_S_flash_controller_407e0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_407e0000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_REG_IDX_0_VAL_ADDRESS 1081999360 /* 0x407e0000 */
#define DT_N_S_soc_S_flash_controller_407e0000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_flash_controller_407e0000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_VAL_irq 23
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_LEVEL 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NAME_frdyi_VAL_irq DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NAME_frdyi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NAME_frdyi_VAL_priority DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NAME_frdyi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NAME_frdyi_CONTROLLER DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_flash_controller_407e0000_COMPAT_MATCHES_renesas_ra_flash_lp_controller 1
#define DT_N_S_soc_S_flash_controller_407e0000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_flash_controller_407e0000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_COMPAT_MODEL_IDX_0 "ra-flash-lp-controller"
#define DT_N_S_soc_S_flash_controller_407e0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_407e0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupts {23 /* 0x17 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupts_IDX_0 23
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names {"frdyi"}
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_IDX_0_ENUM_VAL_frdyi_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_ENUM_VAL_frdyi_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_IDX_0 "frdyi"
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_IDX_0_STRING_UNQUOTED frdyi
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_IDX_0_STRING_TOKEN frdyi
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN FRDYI
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_407e0000, interrupt_names, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000, interrupt_names, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_flash_hardware_version 3
#define DT_N_S_soc_S_flash_controller_407e0000_P_flash_hardware_version_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_flash_controller_407e0000_P_flash_hardware_version_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_flash_hardware_version_IDX_0_ENUM_VAL_3_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_flash_hardware_version_ENUM_VAL_3_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_flash_hardware_version_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg {1081999360 /* 0x407e0000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg_IDX_0 1081999360
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible {"renesas,ra-flash-lp-controller"}
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_IDX_0 "renesas,ra-flash-lp-controller"
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-flash-lp-controller
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_flash_lp_controller
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_FLASH_LP_CONTROLLER
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_407e0000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_407e0000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_407e0000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_407e0000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@407e0000/flash@40100000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000
 *
 * Binding (compatible = renesas,ra-nv-data-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/renesas,ra-nv-data-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_PATH "/soc/flash-controller@407e0000/flash@40100000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_FULL_NAME "flash@40100000"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_FULL_NAME_UNQUOTED flash@40100000
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_FULL_NAME_TOKEN flash_40100000
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_FULL_NAME_UPPER_TOKEN FLASH_40100000

/* Node parent (/soc/flash-controller@407e0000) identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_PARENT DT_N_S_soc_S_flash_controller_407e0000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_FOREACH_NODELABEL(fn) fn(flash1)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_HASH r4bT_RoYG1E3hk3L0OgJbbbE2BAPk6g_tfD_scOioMM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_ORD 93
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_ORD_STR_SORTABLE 00093

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_REQUIRES_ORDS \
	92, /* /soc/flash-controller@407e0000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_EXISTS 1
#define DT_N_INST_0_renesas_ra_nv_data_flash DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000
#define DT_N_NODELABEL_flash1                DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_REG_IDX_0_VAL_ADDRESS 1074790400 /* 0x40100000 */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_COMPAT_MATCHES_renesas_ra_nv_data_flash 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_COMPAT_MODEL_IDX_0 "ra-nv-data-flash"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_programming_enable 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_programming_enable_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_erase_value_undefined 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_erase_value_undefined_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_compatible {"renesas,ra-nv-data-flash"}
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_compatible_IDX_0 "renesas,ra-nv-data-flash"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-nv-data-flash
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_nv_data_flash
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_NV_DATA_FLASH
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_reg {1074790400 /* 0x40100000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_reg_IDX_0 1074790400
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_erase_block_size 1024
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_write_block_size 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000_P_write_block_size_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@407e0000/flash@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_407e0000_S_flash_0
 *
 * Binding (compatible = renesas,ra-nv-code-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/renesas,ra-nv-code-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_PATH "/soc/flash-controller@407e0000/flash@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FULL_NAME "flash@0"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FULL_NAME_UNQUOTED flash@0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FULL_NAME_TOKEN flash_0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FULL_NAME_UPPER_TOKEN FLASH_0

/* Node parent (/soc/flash-controller@407e0000) identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_PARENT DT_N_S_soc_S_flash_controller_407e0000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_NODELABEL(fn) fn(flash0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_HASH Xev3sPh6ICBHqCLUhjzpYEHGS6nQUjVmuII9lwnBPoM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_ORD 94
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_ORD_STR_SORTABLE 00094

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_REQUIRES_ORDS \
	92, /* /soc/flash-controller@407e0000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_SUPPORTS_ORDS \
	95, /* /soc/flash-controller@407e0000/flash@0/partitions */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_EXISTS 1
#define DT_N_INST_0_renesas_ra_nv_code_flash DT_N_S_soc_S_flash_controller_407e0000_S_flash_0
#define DT_N_NODELABEL_flash0                DT_N_S_soc_S_flash_controller_407e0000_S_flash_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_REG_IDX_0_VAL_SIZE 262144 /* 0x40000 */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_COMPAT_MATCHES_renesas_ra_nv_code_flash 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_COMPAT_MODEL_IDX_0 "ra-nv-code-flash"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_programming_enable 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_programming_enable_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_block_size 2048
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_blocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_blocks_IDX_0_PH DT_N_S_soc_S_flash_controller_407e0000
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_blocks_IDX_0_VAL_pages_count 128
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_blocks_IDX_0_VAL_pages_count_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_blocks_IDX_0_VAL_pages_size 2048
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_blocks_IDX_0_VAL_pages_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_blocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, erase_blocks, 0, pages_count) \
	fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, erase_blocks, 0, pages_size)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_blocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, erase_blocks, 0, pages_count) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, erase_blocks, 0, pages_size)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_blocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_blocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, erase_blocks, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_blocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, erase_blocks, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_blocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, erase_blocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_blocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, erase_blocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_blocks_LEN 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_blocks_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible {"renesas,ra-nv-code-flash"}
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_IDX_0 "renesas,ra-nv-code-flash"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-nv-code-flash
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_IDX_0_STRING_TOKEN renesas_ra_nv_code_flash
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_NV_CODE_FLASH
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg {0 /* 0x0 */, 262144 /* 0x40000 */}
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg_IDX_1 262144
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_write_block_size 8
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_write_block_size_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@407e0000/flash@0/partitions
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_PATH "/soc/flash-controller@407e0000/flash@0/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FULL_NAME "partitions"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FULL_NAME_UNQUOTED partitions
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FULL_NAME_TOKEN partitions
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FULL_NAME_UPPER_TOKEN PARTITIONS

/* Node parent (/soc/flash-controller@407e0000/flash@0) identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_PARENT DT_N_S_soc_S_flash_controller_407e0000_S_flash_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_NODELABEL_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_CHILD_NUM 2
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_HASH AJHBFkP9Cp_AhKXXDsJ5zI4TBnpVcLsBpC7DDoKDmcM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_ORD 95
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_ORD_STR_SORTABLE 00095

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_REQUIRES_ORDS \
	94, /* /soc/flash-controller@407e0000/flash@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_SUPPORTS_ORDS \
	96, /* /soc/flash-controller@407e0000/flash@0/partitions/partition@0 */ \
	97, /* /soc/flash-controller@407e0000/flash@0/partitions/partition@4000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/flash-controller@407e0000/flash@0/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_PATH "/soc/flash-controller@407e0000/flash@0/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FULL_NAME "partition@0"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_UNQUOTED partition@0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_TOKEN partition_0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_UPPER_TOKEN PARTITION_0

/* Node parent (/soc/flash-controller@407e0000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_NODELABEL(fn) fn(boot_partition)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(boot_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_HASH b2u2nOMWdGgh1H_Dhpq0Y25ydIMCeLfb6YTLKyCClS8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_ORD 96
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_ORD_STR_SORTABLE 00096

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_REQUIRES_ORDS \
	95, /* /soc/flash-controller@407e0000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_boot_partition DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label "bootloader"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_UNQUOTED bootloader
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_TOKEN bootloader
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN BOOTLOADER
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_IDX_0 "bootloader"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_read_only 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_reg {0 /* 0x0 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_1 16384
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@407e0000/flash@0/partitions/partition@4000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_PATH "/soc/flash-controller@407e0000/flash@0/partitions/partition@4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_FULL_NAME "partition@4000"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_FULL_NAME_UNQUOTED partition@4000
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_FULL_NAME_TOKEN partition_4000
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_FULL_NAME_UPPER_TOKEN PARTITION_4000

/* Node parent (/soc/flash-controller@407e0000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_PARENT DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_FOREACH_NODELABEL(fn) fn(code_partition)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_FOREACH_NODELABEL_VARGS(fn, ...) fn(code_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_HASH A9pQXO7dFnLU5rSzbK0l8VAX5DHkMUuZ4ej6Nay8N9k

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_ORD 97
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_ORD_STR_SORTABLE 00097

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_REQUIRES_ORDS \
	95, /* /soc/flash-controller@407e0000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_EXISTS 1
#define DT_N_NODELABEL_code_partition DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_REG_IDX_0_VAL_ADDRESS 16384 /* 0x4000 */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_REG_IDX_0_VAL_SIZE 245760 /* 0x3c000 */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_label "code"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_label_STRING_UNQUOTED code
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_label_STRING_TOKEN code
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_label_STRING_UPPER_TOKEN CODE
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_label_IDX_0 "code"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000, label, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000, label, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_read_only 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_reg {16384 /* 0x4000 */, 245760 /* 0x3c000 */}
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_reg_IDX_0 16384
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_reg_IDX_1 245760
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40040800/adc0_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_PATH "/soc/pin-controller@40040800/adc0_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-controller@40040800/adc0_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40040800_S_adc0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default) fn(DT_N_S_soc_S_pin_controller_40040800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_HASH IIsY0YcYeuV3z5_rLhTUnQMJdM_Mc0x1ggCiVg1b614

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_ORD 98
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_ORD_STR_SORTABLE 00098

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_REQUIRES_ORDS \
	43, /* /soc/pin-controller@40040800/adc0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_psels {8336 /* 0x2090 */, 8192 /* 0x2000 */, 8208 /* 0x2010 */, 8224 /* 0x2020 */}
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_psels_IDX_0 8336
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_psels_IDX_1 8192
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_psels_IDX_2 8208
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_psels_IDX_3 8224
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, psels, 1) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, psels, 2) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_psels_LEN 4
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_renesas_analog_enable 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40040800/iic0_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_PATH "/soc/pin-controller@40040800/iic0_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-controller@40040800/iic0_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40040800_S_iic0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default) fn(DT_N_S_soc_S_pin_controller_40040800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_HASH n9G3RVyzYTezjbY5kKFTY29jmVyrltqlOPFApJBcTRo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_ORD 99
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_ORD_STR_SORTABLE 00099

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_REQUIRES_ORDS \
	62, /* /soc/pin-controller@40040800/iic0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_psels {9988 /* 0x2704 */, 10004 /* 0x2714 */}
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_psels_IDX_0 9988
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_psels_IDX_1 10004
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_psels_LEN 2
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_drive_strength "medium"
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_drive_strength_STRING_UNQUOTED medium
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_drive_strength_STRING_TOKEN medium
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN MEDIUM
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_drive_strength_IDX_0 "medium"
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_medium_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_drive_strength_ENUM_VAL_medium_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40040800/iic1_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_PATH "/soc/pin-controller@40040800/iic1_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-controller@40040800/iic1_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40040800_S_iic1_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default) fn(DT_N_S_soc_S_pin_controller_40040800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_HASH UPosWUSEzvmQWDnuUPNQ44euJCqgnKBBnm0TPw_Y9fM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_ORD 100
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_ORD_STR_SORTABLE 00100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_REQUIRES_ORDS \
	64, /* /soc/pin-controller@40040800/iic1_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_psels {9985 /* 0x2701 */, 10001 /* 0x2711 */}
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_psels_IDX_0 9985
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_psels_IDX_1 10001
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_psels_LEN 2
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_drive_strength "medium"
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_drive_strength_STRING_UNQUOTED medium
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_drive_strength_STRING_TOKEN medium
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN MEDIUM
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_drive_strength_IDX_0 "medium"
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_medium_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_drive_strength_ENUM_VAL_medium_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40040800/pwm7_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_PATH "/soc/pin-controller@40040800/pwm7_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-controller@40040800/pwm7_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default) fn(DT_N_S_soc_S_pin_controller_40040800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_HASH cP8FZ8jQ5LXyKvnv_OLviDN0IQy4wmsLSG2tVg2Y4hw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_ORD 101
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_ORD_STR_SORTABLE 00101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_REQUIRES_ORDS \
	77, /* /soc/pin-controller@40040800/pwm7_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_psels {9027 /* 0x2343 */, 9011 /* 0x2333 */}
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_psels_IDX_0 9027
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_psels_IDX_1 9011
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_psels_LEN 2
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40040800/sci2_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40040800_S_sci2_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_PATH "/soc/pin-controller@40040800/sci2_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_FULL_NAME "sci2_default"
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_FULL_NAME_UNQUOTED sci2_default
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_FULL_NAME_TOKEN sci2_default
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_FULL_NAME_UPPER_TOKEN SCI2_DEFAULT

/* Node parent (/soc/pin-controller@40040800) identifier: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_PARENT DT_N_S_soc_S_pin_controller_40040800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_FOREACH_NODELABEL(fn) fn(sci2_default)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci2_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40040800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_CHILD_NUM 2
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_HASH JtvMB8C1Q09_CuHBqi6NtjDnQ2lFGxJMYapqNxPsr40

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_ORD 102
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_ORD_STR_SORTABLE 00102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_REQUIRES_ORDS \
	42, /* /soc/pin-controller@40040800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_SUPPORTS_ORDS \
	103, /* /soc/pin-controller@40040800/sci2_default/group1 */ \
	104, /* /soc/pin-controller@40040800/sci2_default/group2 */ \
	112, /* /soc/sci2@40070040 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_EXISTS 1
#define DT_N_NODELABEL_sci2_default DT_N_S_soc_S_pin_controller_40040800_S_sci2_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-controller@40040800/sci2_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_PATH "/soc/pin-controller@40040800/sci2_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-controller@40040800/sci2_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40040800_S_sci2_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default) fn(DT_N_S_soc_S_pin_controller_40040800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_HASH IjRu2zQGaOV1d_zTFSR8F8tntfOr6Y_UkQT7meiisp4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_ORD 103
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_ORD_STR_SORTABLE 00103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_REQUIRES_ORDS \
	102, /* /soc/pin-controller@40040800/sci2_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_psels {9251 /* 0x2423 */}
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_psels_IDX_0 9251
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_psels_LEN 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_drive_strength "medium"
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_drive_strength_STRING_UNQUOTED medium
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_drive_strength_STRING_TOKEN medium
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN MEDIUM
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_drive_strength_IDX_0 "medium"
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_medium_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_drive_strength_ENUM_VAL_medium_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40040800/sci2_default/group2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_PATH "/soc/pin-controller@40040800/sci2_default/group2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_FULL_NAME "group2"
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_FULL_NAME_UNQUOTED group2
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_FULL_NAME_TOKEN group2
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_FULL_NAME_UPPER_TOKEN GROUP2

/* Node parent (/soc/pin-controller@40040800/sci2_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_PARENT DT_N_S_soc_S_pin_controller_40040800_S_sci2_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default) fn(DT_N_S_soc_S_pin_controller_40040800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_HASH CLyzU9uo9EsB4z40BdQd1jhriZ4DBO9HV4_hciQB0aA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_ORD 104
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_ORD_STR_SORTABLE 00104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_REQUIRES_ORDS \
	102, /* /soc/pin-controller@40040800/sci2_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_psels {9235 /* 0x2413 */}
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_psels_IDX_0 9235
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2, psels, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2, psels, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_psels_LEN 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40040800/spi0_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_PATH "/soc/pin-controller@40040800/spi0_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-controller@40040800/spi0_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40040800_S_spi0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default) fn(DT_N_S_soc_S_pin_controller_40040800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_HASH pKBy_waxpxn0yuZo8rxJ_tY0Exaq5mslB_UoPcH_r2c

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_ORD 105
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_ORD_STR_SORTABLE 00105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_REQUIRES_ORDS \
	79, /* /soc/pin-controller@40040800/spi0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_psels {9908 /* 0x26b4 */, 9892 /* 0x26a4 */, 9761 /* 0x2621 */, 9777 /* 0x2631 */}
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_psels_IDX_0 9908
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_psels_IDX_1 9892
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_psels_IDX_2 9761
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_psels_IDX_3 9777
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, psels, 1) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, psels, 2) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_psels_LEN 4
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/sci0@40070000
 *
 * Node identifier: DT_N_S_soc_S_sci0_40070000
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci0_40070000_PATH "/soc/sci0@40070000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci0_40070000_FULL_NAME "sci0@40070000"
#define DT_N_S_soc_S_sci0_40070000_FULL_NAME_UNQUOTED sci0@40070000
#define DT_N_S_soc_S_sci0_40070000_FULL_NAME_TOKEN sci0_40070000
#define DT_N_S_soc_S_sci0_40070000_FULL_NAME_UPPER_TOKEN SCI0_40070000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci0_40070000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci0_40070000_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci0_40070000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci0_40070000_FOREACH_NODELABEL(fn) fn(sci0)
#define DT_N_S_soc_S_sci0_40070000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci0_40070000_CHILD_NUM 2
#define DT_N_S_soc_S_sci0_40070000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci0_40070000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci0_40070000_S_uart) fn(DT_N_S_soc_S_sci0_40070000_S_i2c)
#define DT_N_S_soc_S_sci0_40070000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40070000_S_uart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci0_40070000_S_i2c)
#define DT_N_S_soc_S_sci0_40070000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40070000_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40070000_S_i2c, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40070000_S_uart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci0_40070000_S_i2c, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci0_40070000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci0_40070000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40070000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci0_40070000_HASH 3iK_SSOl82d8DslcCadmC0W7DJsTJRD0etlu6_02TZA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci0_40070000_ORD 106
#define DT_N_S_soc_S_sci0_40070000_ORD_STR_SORTABLE 00106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci0_40070000_REQUIRES_ORDS \
	20, /* /soc */ \
	28, /* /soc/interrupt-controller@e000e100 */ \
	45, /* /clocks/pclkblock@40047000/pclka */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci0_40070000_SUPPORTS_ORDS \
	107, /* /soc/sci0@40070000/i2c */ \
	108, /* /soc/sci0@40070000/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci0_40070000_EXISTS 1
#define DT_N_INST_1_renesas_ra_sci DT_N_S_soc_S_sci0_40070000
#define DT_N_NODELABEL_sci0        DT_N_S_soc_S_sci0_40070000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci0_40070000_REG_NUM 1
#define DT_N_S_soc_S_sci0_40070000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_REG_IDX_0_VAL_ADDRESS 1074200576 /* 0x40070000 */
#define DT_N_S_soc_S_sci0_40070000_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_sci0_40070000_RANGES_NUM 0
#define DT_N_S_soc_S_sci0_40070000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci0_40070000_IRQ_NUM 4
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_0_VAL_irq 0
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_1_VAL_irq 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_2_VAL_irq 2
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_3_VAL_irq 3
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40070000_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci0_40070000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci0_40070000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci0_40070000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci0_40070000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci0_40070000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci0_40070000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci0_40070000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci0_40070000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci0_40070000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci0_40070000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci0_40070000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci0_40070000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci0_40070000_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci0_40070000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci0_40070000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci0_40070000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci0_40070000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci0_40070000_P_reg {1074200576 /* 0x40070000 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_sci0_40070000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_reg_IDX_0 1074200576
#define DT_N_S_soc_S_sci0_40070000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_reg_IDX_1 32
#define DT_N_S_soc_S_sci0_40070000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_pclka
#define DT_N_S_soc_S_sci0_40070000_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci0_40070000_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_clocks_IDX_0_VAL_stop_bit 31
#define DT_N_S_soc_S_sci0_40070000_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sci0_40070000, clocks, 0, mstp) \
	fn(DT_N_S_soc_S_sci0_40070000, clocks, 0, stop_bit)
#define DT_N_S_soc_S_sci0_40070000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40070000, clocks, 0, mstp) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40070000, clocks, 0, stop_bit)
#define DT_N_S_soc_S_sci0_40070000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_sci0_40070000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40070000, clocks, 0)
#define DT_N_S_soc_S_sci0_40070000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40070000, clocks, 0)
#define DT_N_S_soc_S_sci0_40070000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40070000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40070000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_P_clocks_LEN 1
#define DT_N_S_soc_S_sci0_40070000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_status "disabled"
#define DT_N_S_soc_S_sci0_40070000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci0_40070000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci0_40070000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci0_40070000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci0_40070000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci0_40070000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40070000, status, 0)
#define DT_N_S_soc_S_sci0_40070000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40070000, status, 0)
#define DT_N_S_soc_S_sci0_40070000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40070000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40070000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_P_status_LEN 1
#define DT_N_S_soc_S_sci0_40070000_P_status_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci0_40070000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci0_40070000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci0_40070000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci0_40070000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci0_40070000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40070000, compatible, 0)
#define DT_N_S_soc_S_sci0_40070000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40070000, compatible, 0)
#define DT_N_S_soc_S_sci0_40070000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40070000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40070000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_P_compatible_LEN 1
#define DT_N_S_soc_S_sci0_40070000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupts {0 /* 0x0 */, 1 /* 0x1 */, 1 /* 0x1 */, 1 /* 0x1 */, 2 /* 0x2 */, 1 /* 0x1 */, 3 /* 0x3 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci0_40070000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupts_IDX_0 0
#define DT_N_S_soc_S_sci0_40070000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupts_IDX_2 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupts_IDX_4 2
#define DT_N_S_soc_S_sci0_40070000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupts_IDX_6 3
#define DT_N_S_soc_S_sci0_40070000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40070000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci0_40070000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci0_40070000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci0_40070000, interrupt_names, 3)
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40070000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40070000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40070000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40070000, interrupt_names, 3)
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40070000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci0_40070000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci0_40070000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci0_40070000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40070000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40070000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40070000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40070000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci0_40070000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci0_40070000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_wakeup_source 0
#define DT_N_S_soc_S_sci0_40070000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci0_40070000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci0@40070000/i2c
 *
 * Node identifier: DT_N_S_soc_S_sci0_40070000_S_i2c
 *
 * Binding (compatible = renesas,ra-i2c-sci):
 *   $ZEPHYR_BASE/dts/bindings/i2c/renesas,ra-i2c-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci0_40070000_S_i2c_PATH "/soc/sci0@40070000/i2c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci0_40070000_S_i2c_FULL_NAME "i2c"
#define DT_N_S_soc_S_sci0_40070000_S_i2c_FULL_NAME_UNQUOTED i2c
#define DT_N_S_soc_S_sci0_40070000_S_i2c_FULL_NAME_TOKEN i2c
#define DT_N_S_soc_S_sci0_40070000_S_i2c_FULL_NAME_UPPER_TOKEN I2C

/* Node parent (/soc/sci0@40070000) identifier: */
#define DT_N_S_soc_S_sci0_40070000_S_i2c_PARENT DT_N_S_soc_S_sci0_40070000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci0_40070000_S_i2c_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci0_40070000_S_i2c_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci0_40070000_S_i2c_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci0_40070000_S_i2c_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40070000_S_i2c_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci0_40070000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci0_40070000_S_i2c_CHILD_NUM 0
#define DT_N_S_soc_S_sci0_40070000_S_i2c_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci0_40070000_S_i2c_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci0_40070000_S_i2c_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci0_40070000_S_i2c_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40070000_S_i2c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci0_40070000_S_i2c_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci0_40070000_S_i2c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci0_40070000_S_i2c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40070000_S_i2c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci0_40070000_S_i2c_HASH 7iHzw9EK_A5935e9uNPzpYrhHaBqf1LN994aCOusyc8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci0_40070000_S_i2c_ORD 107
#define DT_N_S_soc_S_sci0_40070000_S_i2c_ORD_STR_SORTABLE 00107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci0_40070000_S_i2c_REQUIRES_ORDS \
	106, /* /soc/sci0@40070000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci0_40070000_S_i2c_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci0_40070000_S_i2c_EXISTS 1
#define DT_N_INST_0_renesas_ra_i2c_sci DT_N_S_soc_S_sci0_40070000_S_i2c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci0_40070000_S_i2c_REG_NUM 0
#define DT_N_S_soc_S_sci0_40070000_S_i2c_RANGES_NUM 0
#define DT_N_S_soc_S_sci0_40070000_S_i2c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci0_40070000_S_i2c_IRQ_NUM 0
#define DT_N_S_soc_S_sci0_40070000_S_i2c_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci0_40070000_S_i2c_COMPAT_MATCHES_renesas_ra_i2c_sci 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci0_40070000_S_i2c_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_COMPAT_MODEL_IDX_0 "ra-i2c-sci"
#define DT_N_S_soc_S_sci0_40070000_S_i2c_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci0_40070000_S_i2c_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_channel 0
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_sda_output_delay 300
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_sda_output_delay_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_noise_filter_clock_select 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_noise_filter_clock_select_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_noise_filter_clock_select_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_noise_filter_clock_select_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_noise_filter_clock_select_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_noise_filter_clock_select_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_bit_rate_modulation 0
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_bit_rate_modulation_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_sq_size 4
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_cq_size 4
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_status "disabled"
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40070000_S_i2c, status, 0)
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40070000_S_i2c, status, 0)
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40070000_S_i2c, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40070000_S_i2c, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_status_LEN 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_status_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_compatible {"renesas,ra-i2c-sci"}
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_compatible_IDX_0 "renesas,ra-i2c-sci"
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-i2c-sci
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_compatible_IDX_0_STRING_TOKEN renesas_ra_i2c_sci
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_I2C_SCI
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40070000_S_i2c, compatible, 0)
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40070000_S_i2c, compatible, 0)
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40070000_S_i2c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40070000_S_i2c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_compatible_LEN 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_wakeup_source 0
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci0_40070000_S_i2c_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci0@40070000/uart
 *
 * Node identifier: DT_N_S_soc_S_sci0_40070000_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci0_40070000_S_uart_PATH "/soc/sci0@40070000/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci0_40070000_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci0_40070000_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci0_40070000_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci0_40070000_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci0@40070000) identifier: */
#define DT_N_S_soc_S_sci0_40070000_S_uart_PARENT DT_N_S_soc_S_sci0_40070000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci0_40070000_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci0_40070000_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci0_40070000_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci0_40070000_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40070000_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci0_40070000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci0_40070000_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci0_40070000_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci0_40070000_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci0_40070000_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci0_40070000_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40070000_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci0_40070000_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci0_40070000_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci0_40070000_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40070000_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci0_40070000_S_uart_HASH SY0LqLfX94yupEEKPQvH00HQ9bsWC7kl9ILqN_Gs4RM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci0_40070000_S_uart_ORD 108
#define DT_N_S_soc_S_sci0_40070000_S_uart_ORD_STR_SORTABLE 00108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci0_40070000_S_uart_REQUIRES_ORDS \
	106, /* /soc/sci0@40070000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci0_40070000_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci0_40070000_S_uart_EXISTS 1
#define DT_N_INST_1_renesas_ra_sci_uart DT_N_S_soc_S_sci0_40070000_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci0_40070000_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci0_40070000_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci0_40070000_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci0_40070000_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci0_40070000_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci0_40070000_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci0_40070000_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci0_40070000_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci0_40070000_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_channel 0
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40070000_S_uart, parity, 0)
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40070000_S_uart, parity, 0)
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40070000_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40070000_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40070000_S_uart, status, 0)
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40070000_S_uart, status, 0)
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40070000_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40070000_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40070000_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40070000_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40070000_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40070000_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci0_40070000_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci1@40070020
 *
 * Node identifier: DT_N_S_soc_S_sci1_40070020
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci1_40070020_PATH "/soc/sci1@40070020"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci1_40070020_FULL_NAME "sci1@40070020"
#define DT_N_S_soc_S_sci1_40070020_FULL_NAME_UNQUOTED sci1@40070020
#define DT_N_S_soc_S_sci1_40070020_FULL_NAME_TOKEN sci1_40070020
#define DT_N_S_soc_S_sci1_40070020_FULL_NAME_UPPER_TOKEN SCI1_40070020

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci1_40070020_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci1_40070020_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci1_40070020_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci1_40070020_FOREACH_NODELABEL(fn) fn(sci1)
#define DT_N_S_soc_S_sci1_40070020_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci1, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci1_40070020_CHILD_NUM 2
#define DT_N_S_soc_S_sci1_40070020_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci1_40070020_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci1_40070020_S_uart) fn(DT_N_S_soc_S_sci1_40070020_S_i2c)
#define DT_N_S_soc_S_sci1_40070020_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40070020_S_uart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci1_40070020_S_i2c)
#define DT_N_S_soc_S_sci1_40070020_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40070020_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci1_40070020_S_i2c, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40070020_S_uart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci1_40070020_S_i2c, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci1_40070020_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci1_40070020_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40070020_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci1_40070020_HASH rMi581RS1jCRD4MgqZnrTrtJRBVa8eUi247HAHVmDE8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci1_40070020_ORD 109
#define DT_N_S_soc_S_sci1_40070020_ORD_STR_SORTABLE 00109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci1_40070020_REQUIRES_ORDS \
	20, /* /soc */ \
	28, /* /soc/interrupt-controller@e000e100 */ \
	45, /* /clocks/pclkblock@40047000/pclka */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci1_40070020_SUPPORTS_ORDS \
	110, /* /soc/sci1@40070020/i2c */ \
	111, /* /soc/sci1@40070020/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci1_40070020_EXISTS 1
#define DT_N_INST_2_renesas_ra_sci DT_N_S_soc_S_sci1_40070020
#define DT_N_NODELABEL_sci1        DT_N_S_soc_S_sci1_40070020

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci1_40070020_REG_NUM 1
#define DT_N_S_soc_S_sci1_40070020_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_REG_IDX_0_VAL_ADDRESS 1074200608 /* 0x40070020 */
#define DT_N_S_soc_S_sci1_40070020_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_sci1_40070020_RANGES_NUM 0
#define DT_N_S_soc_S_sci1_40070020_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci1_40070020_IRQ_NUM 4
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_0_VAL_irq 4
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_1_VAL_irq 5
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_2_VAL_irq 6
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_3_VAL_irq 7
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40070020_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci1_40070020_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci1_40070020_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci1_40070020_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci1_40070020_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci1_40070020_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci1_40070020_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci1_40070020_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci1_40070020_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci1_40070020_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci1_40070020_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci1_40070020_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci1_40070020_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci1_40070020_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci1_40070020_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci1_40070020_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci1_40070020_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci1_40070020_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci1_40070020_P_reg {1074200608 /* 0x40070020 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_sci1_40070020_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_reg_IDX_0 1074200608
#define DT_N_S_soc_S_sci1_40070020_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_reg_IDX_1 32
#define DT_N_S_soc_S_sci1_40070020_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_pclka
#define DT_N_S_soc_S_sci1_40070020_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci1_40070020_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_clocks_IDX_0_VAL_stop_bit 30
#define DT_N_S_soc_S_sci1_40070020_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sci1_40070020, clocks, 0, mstp) \
	fn(DT_N_S_soc_S_sci1_40070020, clocks, 0, stop_bit)
#define DT_N_S_soc_S_sci1_40070020_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40070020, clocks, 0, mstp) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40070020, clocks, 0, stop_bit)
#define DT_N_S_soc_S_sci1_40070020_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_sci1_40070020_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40070020, clocks, 0)
#define DT_N_S_soc_S_sci1_40070020_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40070020, clocks, 0)
#define DT_N_S_soc_S_sci1_40070020_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40070020, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40070020, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_P_clocks_LEN 1
#define DT_N_S_soc_S_sci1_40070020_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_status "disabled"
#define DT_N_S_soc_S_sci1_40070020_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci1_40070020_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci1_40070020_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci1_40070020_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci1_40070020_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci1_40070020_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40070020, status, 0)
#define DT_N_S_soc_S_sci1_40070020_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40070020, status, 0)
#define DT_N_S_soc_S_sci1_40070020_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40070020, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40070020, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_P_status_LEN 1
#define DT_N_S_soc_S_sci1_40070020_P_status_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci1_40070020_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci1_40070020_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci1_40070020_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci1_40070020_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci1_40070020_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40070020, compatible, 0)
#define DT_N_S_soc_S_sci1_40070020_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40070020, compatible, 0)
#define DT_N_S_soc_S_sci1_40070020_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40070020, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40070020, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_P_compatible_LEN 1
#define DT_N_S_soc_S_sci1_40070020_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupts {4 /* 0x4 */, 1 /* 0x1 */, 5 /* 0x5 */, 1 /* 0x1 */, 6 /* 0x6 */, 1 /* 0x1 */, 7 /* 0x7 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci1_40070020_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupts_IDX_0 4
#define DT_N_S_soc_S_sci1_40070020_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupts_IDX_2 5
#define DT_N_S_soc_S_sci1_40070020_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupts_IDX_4 6
#define DT_N_S_soc_S_sci1_40070020_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupts_IDX_6 7
#define DT_N_S_soc_S_sci1_40070020_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40070020, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci1_40070020, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci1_40070020, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci1_40070020, interrupt_names, 3)
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40070020, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40070020, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40070020, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40070020, interrupt_names, 3)
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40070020, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci1_40070020, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci1_40070020, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci1_40070020, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40070020, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40070020, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40070020, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40070020, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci1_40070020_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci1_40070020_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_wakeup_source 0
#define DT_N_S_soc_S_sci1_40070020_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci1_40070020_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci1@40070020/i2c
 *
 * Node identifier: DT_N_S_soc_S_sci1_40070020_S_i2c
 *
 * Binding (compatible = renesas,ra-i2c-sci):
 *   $ZEPHYR_BASE/dts/bindings/i2c/renesas,ra-i2c-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci1_40070020_S_i2c_PATH "/soc/sci1@40070020/i2c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci1_40070020_S_i2c_FULL_NAME "i2c"
#define DT_N_S_soc_S_sci1_40070020_S_i2c_FULL_NAME_UNQUOTED i2c
#define DT_N_S_soc_S_sci1_40070020_S_i2c_FULL_NAME_TOKEN i2c
#define DT_N_S_soc_S_sci1_40070020_S_i2c_FULL_NAME_UPPER_TOKEN I2C

/* Node parent (/soc/sci1@40070020) identifier: */
#define DT_N_S_soc_S_sci1_40070020_S_i2c_PARENT DT_N_S_soc_S_sci1_40070020

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci1_40070020_S_i2c_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci1_40070020_S_i2c_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci1_40070020_S_i2c_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci1_40070020_S_i2c_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40070020_S_i2c_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci1_40070020) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci1_40070020_S_i2c_CHILD_NUM 0
#define DT_N_S_soc_S_sci1_40070020_S_i2c_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci1_40070020_S_i2c_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci1_40070020_S_i2c_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci1_40070020_S_i2c_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40070020_S_i2c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci1_40070020_S_i2c_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci1_40070020_S_i2c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci1_40070020_S_i2c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40070020_S_i2c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci1_40070020_S_i2c_HASH GwTBxsC7zyYwAPezkPl6SXBAxhb19vHsUPqKm_QD0io

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci1_40070020_S_i2c_ORD 110
#define DT_N_S_soc_S_sci1_40070020_S_i2c_ORD_STR_SORTABLE 00110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci1_40070020_S_i2c_REQUIRES_ORDS \
	109, /* /soc/sci1@40070020 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci1_40070020_S_i2c_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci1_40070020_S_i2c_EXISTS 1
#define DT_N_INST_1_renesas_ra_i2c_sci DT_N_S_soc_S_sci1_40070020_S_i2c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci1_40070020_S_i2c_REG_NUM 0
#define DT_N_S_soc_S_sci1_40070020_S_i2c_RANGES_NUM 0
#define DT_N_S_soc_S_sci1_40070020_S_i2c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci1_40070020_S_i2c_IRQ_NUM 0
#define DT_N_S_soc_S_sci1_40070020_S_i2c_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci1_40070020_S_i2c_COMPAT_MATCHES_renesas_ra_i2c_sci 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci1_40070020_S_i2c_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_COMPAT_MODEL_IDX_0 "ra-i2c-sci"
#define DT_N_S_soc_S_sci1_40070020_S_i2c_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci1_40070020_S_i2c_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_channel 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_sda_output_delay 300
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_sda_output_delay_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_noise_filter_clock_select 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_noise_filter_clock_select_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_noise_filter_clock_select_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_noise_filter_clock_select_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_noise_filter_clock_select_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_noise_filter_clock_select_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_bit_rate_modulation 0
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_bit_rate_modulation_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_sq_size 4
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_cq_size 4
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_status "disabled"
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40070020_S_i2c, status, 0)
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40070020_S_i2c, status, 0)
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40070020_S_i2c, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40070020_S_i2c, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_status_LEN 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_status_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_compatible {"renesas,ra-i2c-sci"}
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_compatible_IDX_0 "renesas,ra-i2c-sci"
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-i2c-sci
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_compatible_IDX_0_STRING_TOKEN renesas_ra_i2c_sci
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_I2C_SCI
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40070020_S_i2c, compatible, 0)
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40070020_S_i2c, compatible, 0)
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40070020_S_i2c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40070020_S_i2c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_compatible_LEN 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_wakeup_source 0
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci1_40070020_S_i2c_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci1@40070020/uart
 *
 * Node identifier: DT_N_S_soc_S_sci1_40070020_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci1_40070020_S_uart_PATH "/soc/sci1@40070020/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci1_40070020_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci1_40070020_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci1_40070020_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci1_40070020_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci1@40070020) identifier: */
#define DT_N_S_soc_S_sci1_40070020_S_uart_PARENT DT_N_S_soc_S_sci1_40070020

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci1_40070020_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci1_40070020_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci1_40070020_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci1_40070020_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40070020_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci1_40070020) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci1_40070020_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci1_40070020_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci1_40070020_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci1_40070020_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci1_40070020_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40070020_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci1_40070020_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci1_40070020_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci1_40070020_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40070020_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci1_40070020_S_uart_HASH _kkRE4SXdi9ydbp3mln5dXdMiy3hTronZukfoxbU22s

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci1_40070020_S_uart_ORD 111
#define DT_N_S_soc_S_sci1_40070020_S_uart_ORD_STR_SORTABLE 00111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci1_40070020_S_uart_REQUIRES_ORDS \
	109, /* /soc/sci1@40070020 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci1_40070020_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci1_40070020_S_uart_EXISTS 1
#define DT_N_INST_2_renesas_ra_sci_uart DT_N_S_soc_S_sci1_40070020_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci1_40070020_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci1_40070020_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci1_40070020_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci1_40070020_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci1_40070020_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci1_40070020_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci1_40070020_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci1_40070020_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci1_40070020_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_channel 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40070020_S_uart, parity, 0)
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40070020_S_uart, parity, 0)
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40070020_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40070020_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40070020_S_uart, status, 0)
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40070020_S_uart, status, 0)
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40070020_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40070020_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40070020_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40070020_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40070020_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40070020_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci1_40070020_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci2@40070040
 *
 * Node identifier: DT_N_S_soc_S_sci2_40070040
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci2_40070040_PATH "/soc/sci2@40070040"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci2_40070040_FULL_NAME "sci2@40070040"
#define DT_N_S_soc_S_sci2_40070040_FULL_NAME_UNQUOTED sci2@40070040
#define DT_N_S_soc_S_sci2_40070040_FULL_NAME_TOKEN sci2_40070040
#define DT_N_S_soc_S_sci2_40070040_FULL_NAME_UPPER_TOKEN SCI2_40070040

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci2_40070040_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci2_40070040_CHILD_IDX 50

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci2_40070040_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci2_40070040_FOREACH_NODELABEL(fn) fn(sci2)
#define DT_N_S_soc_S_sci2_40070040_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci2, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci2_40070040_CHILD_NUM 2
#define DT_N_S_soc_S_sci2_40070040_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_sci2_40070040_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci2_40070040_S_uart) fn(DT_N_S_soc_S_sci2_40070040_S_i2c)
#define DT_N_S_soc_S_sci2_40070040_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40070040_S_uart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci2_40070040_S_i2c)
#define DT_N_S_soc_S_sci2_40070040_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40070040_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40070040_S_i2c, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40070040_S_uart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci2_40070040_S_i2c, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sci2_40070040_S_uart)
#define DT_N_S_soc_S_sci2_40070040_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40070040_S_uart)
#define DT_N_S_soc_S_sci2_40070040_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40070040_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40070040_S_uart, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_sci2_40070040_HASH Mhh3Y6PjOwL3bcHuefWq5ubwSSPksuhGbwZLWcmKflI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci2_40070040_ORD 112
#define DT_N_S_soc_S_sci2_40070040_ORD_STR_SORTABLE 00112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci2_40070040_REQUIRES_ORDS \
	20, /* /soc */ \
	28, /* /soc/interrupt-controller@e000e100 */ \
	45, /* /clocks/pclkblock@40047000/pclka */ \
	102, /* /soc/pin-controller@40040800/sci2_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci2_40070040_SUPPORTS_ORDS \
	113, /* /soc/sci2@40070040/i2c */ \
	114, /* /soc/sci2@40070040/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci2_40070040_EXISTS 1
#define DT_N_INST_0_renesas_ra_sci DT_N_S_soc_S_sci2_40070040
#define DT_N_NODELABEL_sci2        DT_N_S_soc_S_sci2_40070040

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci2_40070040_REG_NUM 1
#define DT_N_S_soc_S_sci2_40070040_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_REG_IDX_0_VAL_ADDRESS 1074200640 /* 0x40070040 */
#define DT_N_S_soc_S_sci2_40070040_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_sci2_40070040_RANGES_NUM 0
#define DT_N_S_soc_S_sci2_40070040_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci2_40070040_IRQ_NUM 4
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_0_VAL_irq 0
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_1_VAL_irq 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_2_VAL_irq 2
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_3_VAL_irq 3
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40070040_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci2_40070040_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci2_40070040_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci2_40070040_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci2_40070040_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci2_40070040_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci2_40070040_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci2_40070040_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci2_40070040_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci2_40070040_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci2_40070040_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci2_40070040_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci2_40070040_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci2_40070040_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci2_40070040_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci2_40070040_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci2_40070040_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci2_40070040_PINCTRL_NUM 1
#define DT_N_S_soc_S_sci2_40070040_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_sci2_40070040_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sci2_40070040_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_sci2_40070040_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40040800_S_sci2_default

/* Generic property macros: */
#define DT_N_S_soc_S_sci2_40070040_P_reg {1074200640 /* 0x40070040 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_sci2_40070040_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_reg_IDX_0 1074200640
#define DT_N_S_soc_S_sci2_40070040_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_reg_IDX_1 32
#define DT_N_S_soc_S_sci2_40070040_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_pclka
#define DT_N_S_soc_S_sci2_40070040_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci2_40070040_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_clocks_IDX_0_VAL_stop_bit 29
#define DT_N_S_soc_S_sci2_40070040_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sci2_40070040, clocks, 0, mstp) \
	fn(DT_N_S_soc_S_sci2_40070040, clocks, 0, stop_bit)
#define DT_N_S_soc_S_sci2_40070040_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40070040, clocks, 0, mstp) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40070040, clocks, 0, stop_bit)
#define DT_N_S_soc_S_sci2_40070040_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_sci2_40070040_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40070040, clocks, 0)
#define DT_N_S_soc_S_sci2_40070040_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40070040, clocks, 0)
#define DT_N_S_soc_S_sci2_40070040_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40070040, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40070040, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_P_clocks_LEN 1
#define DT_N_S_soc_S_sci2_40070040_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_status "okay"
#define DT_N_S_soc_S_sci2_40070040_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sci2_40070040_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sci2_40070040_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci2_40070040_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sci2_40070040_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci2_40070040_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40070040, status, 0)
#define DT_N_S_soc_S_sci2_40070040_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40070040, status, 0)
#define DT_N_S_soc_S_sci2_40070040_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40070040, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40070040, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_P_status_LEN 1
#define DT_N_S_soc_S_sci2_40070040_P_status_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci2_40070040_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci2_40070040_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci2_40070040_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci2_40070040_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci2_40070040_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40070040, compatible, 0)
#define DT_N_S_soc_S_sci2_40070040_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40070040, compatible, 0)
#define DT_N_S_soc_S_sci2_40070040_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40070040, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40070040, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_P_compatible_LEN 1
#define DT_N_S_soc_S_sci2_40070040_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupts {0 /* 0x0 */, 1 /* 0x1 */, 1 /* 0x1 */, 1 /* 0x1 */, 2 /* 0x2 */, 1 /* 0x1 */, 3 /* 0x3 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci2_40070040_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupts_IDX_0 0
#define DT_N_S_soc_S_sci2_40070040_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupts_IDX_2 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupts_IDX_4 2
#define DT_N_S_soc_S_sci2_40070040_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupts_IDX_6 3
#define DT_N_S_soc_S_sci2_40070040_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40070040, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci2_40070040, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci2_40070040, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci2_40070040, interrupt_names, 3)
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40070040, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40070040, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40070040, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40070040, interrupt_names, 3)
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40070040, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci2_40070040, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci2_40070040, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci2_40070040, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40070040, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40070040, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40070040, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40070040, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci2_40070040_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci2_40070040_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_wakeup_source 0
#define DT_N_S_soc_S_sci2_40070040_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci2_40070040_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40040800_S_sci2_default
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40040800_S_sci2_default
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40070040, pinctrl_0, 0)
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40070040, pinctrl_0, 0)
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40070040, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40070040, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40070040, pinctrl_names, 0)
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40070040, pinctrl_names, 0)
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40070040, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40070040, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_sci2_40070040_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/sci2@40070040/i2c
 *
 * Node identifier: DT_N_S_soc_S_sci2_40070040_S_i2c
 *
 * Binding (compatible = renesas,ra-i2c-sci):
 *   $ZEPHYR_BASE/dts/bindings/i2c/renesas,ra-i2c-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci2_40070040_S_i2c_PATH "/soc/sci2@40070040/i2c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci2_40070040_S_i2c_FULL_NAME "i2c"
#define DT_N_S_soc_S_sci2_40070040_S_i2c_FULL_NAME_UNQUOTED i2c
#define DT_N_S_soc_S_sci2_40070040_S_i2c_FULL_NAME_TOKEN i2c
#define DT_N_S_soc_S_sci2_40070040_S_i2c_FULL_NAME_UPPER_TOKEN I2C

/* Node parent (/soc/sci2@40070040) identifier: */
#define DT_N_S_soc_S_sci2_40070040_S_i2c_PARENT DT_N_S_soc_S_sci2_40070040

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci2_40070040_S_i2c_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci2_40070040_S_i2c_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci2_40070040_S_i2c_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci2_40070040_S_i2c_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40070040_S_i2c_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci2_40070040) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci2_40070040_S_i2c_CHILD_NUM 0
#define DT_N_S_soc_S_sci2_40070040_S_i2c_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci2_40070040_S_i2c_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci2_40070040_S_i2c_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci2_40070040_S_i2c_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40070040_S_i2c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci2_40070040_S_i2c_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci2_40070040_S_i2c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci2_40070040_S_i2c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40070040_S_i2c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci2_40070040_S_i2c_HASH zGSXyGdqx_QdkkMGn_o78PV3LUTCaZrRDYiQf9sJfsU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci2_40070040_S_i2c_ORD 113
#define DT_N_S_soc_S_sci2_40070040_S_i2c_ORD_STR_SORTABLE 00113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci2_40070040_S_i2c_REQUIRES_ORDS \
	112, /* /soc/sci2@40070040 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci2_40070040_S_i2c_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci2_40070040_S_i2c_EXISTS 1
#define DT_N_INST_3_renesas_ra_i2c_sci DT_N_S_soc_S_sci2_40070040_S_i2c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci2_40070040_S_i2c_REG_NUM 0
#define DT_N_S_soc_S_sci2_40070040_S_i2c_RANGES_NUM 0
#define DT_N_S_soc_S_sci2_40070040_S_i2c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci2_40070040_S_i2c_IRQ_NUM 0
#define DT_N_S_soc_S_sci2_40070040_S_i2c_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci2_40070040_S_i2c_COMPAT_MATCHES_renesas_ra_i2c_sci 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci2_40070040_S_i2c_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_COMPAT_MODEL_IDX_0 "ra-i2c-sci"
#define DT_N_S_soc_S_sci2_40070040_S_i2c_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci2_40070040_S_i2c_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_channel 2
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_sda_output_delay 300
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_sda_output_delay_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_noise_filter_clock_select 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_noise_filter_clock_select_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_noise_filter_clock_select_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_noise_filter_clock_select_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_noise_filter_clock_select_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_noise_filter_clock_select_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_bit_rate_modulation 0
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_bit_rate_modulation_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_sq_size 4
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_cq_size 4
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_status "disabled"
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40070040_S_i2c, status, 0)
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40070040_S_i2c, status, 0)
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40070040_S_i2c, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40070040_S_i2c, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_status_LEN 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_status_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_compatible {"renesas,ra-i2c-sci"}
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_compatible_IDX_0 "renesas,ra-i2c-sci"
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-i2c-sci
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_compatible_IDX_0_STRING_TOKEN renesas_ra_i2c_sci
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_I2C_SCI
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40070040_S_i2c, compatible, 0)
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40070040_S_i2c, compatible, 0)
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40070040_S_i2c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40070040_S_i2c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_compatible_LEN 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_wakeup_source 0
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci2_40070040_S_i2c_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci2@40070040/uart
 *
 * Node identifier: DT_N_S_soc_S_sci2_40070040_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci2_40070040_S_uart_PATH "/soc/sci2@40070040/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci2_40070040_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci2_40070040_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci2_40070040_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci2_40070040_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci2@40070040) identifier: */
#define DT_N_S_soc_S_sci2_40070040_S_uart_PARENT DT_N_S_soc_S_sci2_40070040

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci2_40070040_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci2_40070040_S_uart_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_FOREACH_NODELABEL(fn) fn(uart2)
#define DT_N_S_soc_S_sci2_40070040_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart2, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci2_40070040) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci2_40070040_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci2_40070040_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci2_40070040_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci2_40070040_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci2_40070040_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40070040_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci2_40070040_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci2_40070040_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci2_40070040_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40070040_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci2_40070040_S_uart_HASH CzP0RztDgq_6J6AFDi1pIbWOoD_Rp2LshroDUbSrxR4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci2_40070040_S_uart_ORD 114
#define DT_N_S_soc_S_sci2_40070040_S_uart_ORD_STR_SORTABLE 00114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci2_40070040_S_uart_REQUIRES_ORDS \
	112, /* /soc/sci2@40070040 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci2_40070040_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci2_40070040_S_uart_EXISTS 1
#define DT_N_INST_0_renesas_ra_sci_uart DT_N_S_soc_S_sci2_40070040_S_uart
#define DT_N_NODELABEL_uart2            DT_N_S_soc_S_sci2_40070040_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci2_40070040_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci2_40070040_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci2_40070040_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci2_40070040_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci2_40070040_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci2_40070040_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci2_40070040_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci2_40070040_S_uart_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci2_40070040_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_channel 2
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_current_speed 115200
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40070040_S_uart, parity, 0)
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40070040_S_uart, parity, 0)
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40070040_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40070040_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_status "okay"
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40070040_S_uart, status, 0)
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40070040_S_uart, status, 0)
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40070040_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40070040_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40070040_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40070040_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40070040_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40070040_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci2_40070040_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci9@40070120
 *
 * Node identifier: DT_N_S_soc_S_sci9_40070120
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci9_40070120_PATH "/soc/sci9@40070120"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci9_40070120_FULL_NAME "sci9@40070120"
#define DT_N_S_soc_S_sci9_40070120_FULL_NAME_UNQUOTED sci9@40070120
#define DT_N_S_soc_S_sci9_40070120_FULL_NAME_TOKEN sci9_40070120
#define DT_N_S_soc_S_sci9_40070120_FULL_NAME_UPPER_TOKEN SCI9_40070120

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci9_40070120_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci9_40070120_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci9_40070120_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci9_40070120_FOREACH_NODELABEL(fn) fn(sci9)
#define DT_N_S_soc_S_sci9_40070120_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci9, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci9_40070120_CHILD_NUM 2
#define DT_N_S_soc_S_sci9_40070120_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci9_40070120_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci9_40070120_S_uart) fn(DT_N_S_soc_S_sci9_40070120_S_i2c)
#define DT_N_S_soc_S_sci9_40070120_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40070120_S_uart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40070120_S_i2c)
#define DT_N_S_soc_S_sci9_40070120_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40070120_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40070120_S_i2c, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40070120_S_uart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40070120_S_i2c, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci9_40070120_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci9_40070120_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci9_40070120_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci9_40070120_HASH Kj_oYbJcCW0_5IQDTgqIHxGlv77AJl2RAmKngOawCaA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci9_40070120_ORD 115
#define DT_N_S_soc_S_sci9_40070120_ORD_STR_SORTABLE 00115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci9_40070120_REQUIRES_ORDS \
	20, /* /soc */ \
	45, /* /clocks/pclkblock@40047000/pclka */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci9_40070120_SUPPORTS_ORDS \
	116, /* /soc/sci9@40070120/i2c */ \
	117, /* /soc/sci9@40070120/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci9_40070120_EXISTS 1
#define DT_N_INST_3_renesas_ra_sci DT_N_S_soc_S_sci9_40070120
#define DT_N_NODELABEL_sci9        DT_N_S_soc_S_sci9_40070120

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci9_40070120_REG_NUM 1
#define DT_N_S_soc_S_sci9_40070120_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_REG_IDX_0_VAL_ADDRESS 1074200864 /* 0x40070120 */
#define DT_N_S_soc_S_sci9_40070120_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_sci9_40070120_RANGES_NUM 0
#define DT_N_S_soc_S_sci9_40070120_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci9_40070120_IRQ_NUM 0
#define DT_N_S_soc_S_sci9_40070120_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci9_40070120_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci9_40070120_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci9_40070120_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci9_40070120_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci9_40070120_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci9_40070120_P_reg {1074200864 /* 0x40070120 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_sci9_40070120_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_P_reg_IDX_0 1074200864
#define DT_N_S_soc_S_sci9_40070120_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_P_reg_IDX_1 32
#define DT_N_S_soc_S_sci9_40070120_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_pclka
#define DT_N_S_soc_S_sci9_40070120_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci9_40070120_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_P_clocks_IDX_0_VAL_stop_bit 22
#define DT_N_S_soc_S_sci9_40070120_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sci9_40070120, clocks, 0, mstp) \
	fn(DT_N_S_soc_S_sci9_40070120, clocks, 0, stop_bit)
#define DT_N_S_soc_S_sci9_40070120_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40070120, clocks, 0, mstp) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40070120, clocks, 0, stop_bit)
#define DT_N_S_soc_S_sci9_40070120_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_sci9_40070120_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40070120, clocks, 0)
#define DT_N_S_soc_S_sci9_40070120_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40070120, clocks, 0)
#define DT_N_S_soc_S_sci9_40070120_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40070120, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40070120, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_P_clocks_LEN 1
#define DT_N_S_soc_S_sci9_40070120_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_P_status "disabled"
#define DT_N_S_soc_S_sci9_40070120_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci9_40070120_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci9_40070120_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci9_40070120_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci9_40070120_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci9_40070120_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40070120, status, 0)
#define DT_N_S_soc_S_sci9_40070120_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40070120, status, 0)
#define DT_N_S_soc_S_sci9_40070120_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40070120, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40070120, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_P_status_LEN 1
#define DT_N_S_soc_S_sci9_40070120_P_status_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci9_40070120_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci9_40070120_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci9_40070120_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci9_40070120_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci9_40070120_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40070120, compatible, 0)
#define DT_N_S_soc_S_sci9_40070120_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40070120, compatible, 0)
#define DT_N_S_soc_S_sci9_40070120_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40070120, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40070120, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_P_compatible_LEN 1
#define DT_N_S_soc_S_sci9_40070120_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci9_40070120_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_P_wakeup_source 0
#define DT_N_S_soc_S_sci9_40070120_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci9_40070120_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci9@40070120/i2c
 *
 * Node identifier: DT_N_S_soc_S_sci9_40070120_S_i2c
 *
 * Binding (compatible = renesas,ra-i2c-sci):
 *   $ZEPHYR_BASE/dts/bindings/i2c/renesas,ra-i2c-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci9_40070120_S_i2c_PATH "/soc/sci9@40070120/i2c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci9_40070120_S_i2c_FULL_NAME "i2c"
#define DT_N_S_soc_S_sci9_40070120_S_i2c_FULL_NAME_UNQUOTED i2c
#define DT_N_S_soc_S_sci9_40070120_S_i2c_FULL_NAME_TOKEN i2c
#define DT_N_S_soc_S_sci9_40070120_S_i2c_FULL_NAME_UPPER_TOKEN I2C

/* Node parent (/soc/sci9@40070120) identifier: */
#define DT_N_S_soc_S_sci9_40070120_S_i2c_PARENT DT_N_S_soc_S_sci9_40070120

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci9_40070120_S_i2c_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci9_40070120_S_i2c_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci9_40070120_S_i2c_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci9_40070120_S_i2c_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci9_40070120_S_i2c_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci9_40070120) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci9_40070120_S_i2c_CHILD_NUM 0
#define DT_N_S_soc_S_sci9_40070120_S_i2c_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci9_40070120_S_i2c_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci9_40070120_S_i2c_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci9_40070120_S_i2c_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci9_40070120_S_i2c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci9_40070120_S_i2c_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci9_40070120_S_i2c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci9_40070120_S_i2c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci9_40070120_S_i2c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci9_40070120_S_i2c_HASH _w3f_o0Ili_CMj8Q2W2qE825NCYu2_KnIe00UkfLIek

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci9_40070120_S_i2c_ORD 116
#define DT_N_S_soc_S_sci9_40070120_S_i2c_ORD_STR_SORTABLE 00116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci9_40070120_S_i2c_REQUIRES_ORDS \
	115, /* /soc/sci9@40070120 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci9_40070120_S_i2c_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci9_40070120_S_i2c_EXISTS 1
#define DT_N_INST_2_renesas_ra_i2c_sci DT_N_S_soc_S_sci9_40070120_S_i2c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci9_40070120_S_i2c_REG_NUM 0
#define DT_N_S_soc_S_sci9_40070120_S_i2c_RANGES_NUM 0
#define DT_N_S_soc_S_sci9_40070120_S_i2c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci9_40070120_S_i2c_IRQ_NUM 0
#define DT_N_S_soc_S_sci9_40070120_S_i2c_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci9_40070120_S_i2c_COMPAT_MATCHES_renesas_ra_i2c_sci 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci9_40070120_S_i2c_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_COMPAT_MODEL_IDX_0 "ra-i2c-sci"
#define DT_N_S_soc_S_sci9_40070120_S_i2c_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci9_40070120_S_i2c_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_channel 9
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_sda_output_delay 300
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_sda_output_delay_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_noise_filter_clock_select 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_noise_filter_clock_select_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_noise_filter_clock_select_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_noise_filter_clock_select_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_noise_filter_clock_select_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_noise_filter_clock_select_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_bit_rate_modulation 0
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_bit_rate_modulation_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_sq_size 4
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_cq_size 4
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_status "disabled"
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40070120_S_i2c, status, 0)
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40070120_S_i2c, status, 0)
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40070120_S_i2c, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40070120_S_i2c, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_status_LEN 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_status_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_compatible {"renesas,ra-i2c-sci"}
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_compatible_IDX_0 "renesas,ra-i2c-sci"
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-i2c-sci
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_compatible_IDX_0_STRING_TOKEN renesas_ra_i2c_sci
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_I2C_SCI
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40070120_S_i2c, compatible, 0)
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40070120_S_i2c, compatible, 0)
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40070120_S_i2c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40070120_S_i2c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_compatible_LEN 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_wakeup_source 0
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci9_40070120_S_i2c_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci9@40070120/uart
 *
 * Node identifier: DT_N_S_soc_S_sci9_40070120_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci9_40070120_S_uart_PATH "/soc/sci9@40070120/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci9_40070120_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci9_40070120_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci9_40070120_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci9_40070120_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci9@40070120) identifier: */
#define DT_N_S_soc_S_sci9_40070120_S_uart_PARENT DT_N_S_soc_S_sci9_40070120

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci9_40070120_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci9_40070120_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci9_40070120_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci9_40070120_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci9_40070120_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci9_40070120) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci9_40070120_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci9_40070120_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci9_40070120_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci9_40070120_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci9_40070120_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci9_40070120_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci9_40070120_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci9_40070120_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci9_40070120_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci9_40070120_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci9_40070120_S_uart_HASH 8yQmoePQ27V17SRz4GC52N4vgerCiLQCt_qErJ7QODk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci9_40070120_S_uart_ORD 117
#define DT_N_S_soc_S_sci9_40070120_S_uart_ORD_STR_SORTABLE 00117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci9_40070120_S_uart_REQUIRES_ORDS \
	115, /* /soc/sci9@40070120 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci9_40070120_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci9_40070120_S_uart_EXISTS 1
#define DT_N_INST_3_renesas_ra_sci_uart DT_N_S_soc_S_sci9_40070120_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci9_40070120_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci9_40070120_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci9_40070120_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci9_40070120_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci9_40070120_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci9_40070120_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci9_40070120_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci9_40070120_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci9_40070120_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_channel 9
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40070120_S_uart, parity, 0)
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40070120_S_uart, parity, 0)
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40070120_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40070120_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40070120_S_uart, status, 0)
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40070120_S_uart, status, 0)
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40070120_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40070120_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40070120_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40070120_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40070120_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40070120_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci9_40070120_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /usbfs-phy
 *
 * Node identifier: DT_N_S_usbfs_phy
 *
 * Binding (compatible = usb-nop-xceiv):
 *   $ZEPHYR_BASE/dts/bindings/phy/usb-nop-xceiv.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_usbfs_phy_PATH "/usbfs-phy"

/* Node's name with unit-address: */
#define DT_N_S_usbfs_phy_FULL_NAME "usbfs-phy"
#define DT_N_S_usbfs_phy_FULL_NAME_UNQUOTED usbfs-phy
#define DT_N_S_usbfs_phy_FULL_NAME_TOKEN usbfs_phy
#define DT_N_S_usbfs_phy_FULL_NAME_UPPER_TOKEN USBFS_PHY

/* Node parent (/) identifier: */
#define DT_N_S_usbfs_phy_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_usbfs_phy_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_usbfs_phy_NODELABEL_NUM 1
#define DT_N_S_usbfs_phy_FOREACH_NODELABEL(fn) fn(usbfs_phy)
#define DT_N_S_usbfs_phy_FOREACH_NODELABEL_VARGS(fn, ...) fn(usbfs_phy, __VA_ARGS__)
#define DT_N_S_usbfs_phy_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_usbfs_phy_CHILD_NUM 0
#define DT_N_S_usbfs_phy_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_usbfs_phy_FOREACH_CHILD(fn) 
#define DT_N_S_usbfs_phy_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_usbfs_phy_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_usbfs_phy_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_usbfs_phy_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_usbfs_phy_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_usbfs_phy_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_usbfs_phy_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_usbfs_phy_HASH MXk_OYM01thFKHzcge7JzaSbW8PmjLul0gXu6zkIShs

/* Node's dependency ordinal: */
#define DT_N_S_usbfs_phy_ORD 118
#define DT_N_S_usbfs_phy_ORD_STR_SORTABLE 00118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_usbfs_phy_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_usbfs_phy_SUPPORTS_ORDS \
	120, /* /soc/usbfs@40090000 */

/* Existence and alternate IDs: */
#define DT_N_S_usbfs_phy_EXISTS 1
#define DT_N_INST_0_usb_nop_xceiv DT_N_S_usbfs_phy
#define DT_N_NODELABEL_usbfs_phy  DT_N_S_usbfs_phy

/* Macros for properties that are special in the specification: */
#define DT_N_S_usbfs_phy_REG_NUM 0
#define DT_N_S_usbfs_phy_RANGES_NUM 0
#define DT_N_S_usbfs_phy_FOREACH_RANGE(fn) 
#define DT_N_S_usbfs_phy_IRQ_NUM 0
#define DT_N_S_usbfs_phy_IRQ_LEVEL 0
#define DT_N_S_usbfs_phy_COMPAT_MATCHES_usb_nop_xceiv 1
#define DT_N_S_usbfs_phy_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_usbfs_phy_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_usbfs_phy_P_compatible {"usb-nop-xceiv"}
#define DT_N_S_usbfs_phy_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_usbfs_phy_P_compatible_IDX_0 "usb-nop-xceiv"
#define DT_N_S_usbfs_phy_P_compatible_IDX_0_STRING_UNQUOTED usb-nop-xceiv
#define DT_N_S_usbfs_phy_P_compatible_IDX_0_STRING_TOKEN usb_nop_xceiv
#define DT_N_S_usbfs_phy_P_compatible_IDX_0_STRING_UPPER_TOKEN USB_NOP_XCEIV
#define DT_N_S_usbfs_phy_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_usbfs_phy, compatible, 0)
#define DT_N_S_usbfs_phy_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_usbfs_phy, compatible, 0)
#define DT_N_S_usbfs_phy_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_usbfs_phy, compatible, 0, __VA_ARGS__)
#define DT_N_S_usbfs_phy_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_usbfs_phy, compatible, 0, __VA_ARGS__)
#define DT_N_S_usbfs_phy_P_compatible_LEN 1
#define DT_N_S_usbfs_phy_P_compatible_EXISTS 1
#define DT_N_S_usbfs_phy_P_zephyr_deferred_init 0
#define DT_N_S_usbfs_phy_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_usbfs_phy_P_wakeup_source 0
#define DT_N_S_usbfs_phy_P_wakeup_source_EXISTS 1
#define DT_N_S_usbfs_phy_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_usbfs_phy_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40047000/uclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40047000_S_uclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_PATH "/clocks/pclkblock@40047000/uclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_FULL_NAME "uclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_FULL_NAME_UNQUOTED uclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_FULL_NAME_TOKEN uclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_FULL_NAME_UPPER_TOKEN UCLK

/* Node parent (/clocks/pclkblock@40047000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_PARENT DT_N_S_clocks_S_pclkblock_40047000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_FOREACH_NODELABEL(fn) fn(uclk)
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(uclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40047000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_HASH nzbAdgfTvjvfE7_3nxgK_sXnN53hdiJhb_bGoX61o4k

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_ORD 119
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_ORD_STR_SORTABLE 00119

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_REQUIRES_ORDS \
	13, /* /clocks/pclkblock@40047000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_SUPPORTS_ORDS \
	120, /* /soc/usbfs@40090000 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_EXISTS 1
#define DT_N_INST_7_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40047000_S_uclk
#define DT_N_NODELABEL_uclk             DT_N_S_clocks_S_pclkblock_40047000_S_uclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_uclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_uclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_uclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_uclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_uclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40047000_S_uclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_uclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_uclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40047000_S_uclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/usbfs@40090000
 *
 * Node identifier: DT_N_S_soc_S_usbfs_40090000
 *
 * Binding (compatible = renesas,ra-usbfs):
 *   $ZEPHYR_BASE/dts/bindings/usb/renesas/renesas,ra-usbfs.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usbfs_40090000_PATH "/soc/usbfs@40090000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usbfs_40090000_FULL_NAME "usbfs@40090000"
#define DT_N_S_soc_S_usbfs_40090000_FULL_NAME_UNQUOTED usbfs@40090000
#define DT_N_S_soc_S_usbfs_40090000_FULL_NAME_TOKEN usbfs_40090000
#define DT_N_S_soc_S_usbfs_40090000_FULL_NAME_UPPER_TOKEN USBFS_40090000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_usbfs_40090000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_usbfs_40090000_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_usbfs_40090000_NODELABEL_NUM 1
#define DT_N_S_soc_S_usbfs_40090000_FOREACH_NODELABEL(fn) fn(usbfs)
#define DT_N_S_soc_S_usbfs_40090000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usbfs, __VA_ARGS__)
#define DT_N_S_soc_S_usbfs_40090000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_usbfs_40090000_CHILD_NUM 1
#define DT_N_S_soc_S_usbfs_40090000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_usbfs_40090000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_usbfs_40090000_S_udc)
#define DT_N_S_soc_S_usbfs_40090000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_usbfs_40090000_S_udc)
#define DT_N_S_soc_S_usbfs_40090000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_usbfs_40090000_S_udc, __VA_ARGS__)
#define DT_N_S_soc_S_usbfs_40090000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbfs_40090000_S_udc, __VA_ARGS__)
#define DT_N_S_soc_S_usbfs_40090000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_usbfs_40090000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_usbfs_40090000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_usbfs_40090000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_usbfs_40090000_HASH OQQ66CcTtxdm3UKcWJkhMbpJ9oC75vQ8HkY1BzA77uY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usbfs_40090000_ORD 120
#define DT_N_S_soc_S_usbfs_40090000_ORD_STR_SORTABLE 00120

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usbfs_40090000_REQUIRES_ORDS \
	20, /* /soc */ \
	28, /* /soc/interrupt-controller@e000e100 */ \
	118, /* /usbfs-phy */ \
	119, /* /clocks/pclkblock@40047000/uclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usbfs_40090000_SUPPORTS_ORDS \
	121, /* /soc/usbfs@40090000/udc */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usbfs_40090000_EXISTS 1
#define DT_N_INST_0_renesas_ra_usbfs DT_N_S_soc_S_usbfs_40090000
#define DT_N_NODELABEL_usbfs         DT_N_S_soc_S_usbfs_40090000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usbfs_40090000_REG_NUM 1
#define DT_N_S_soc_S_usbfs_40090000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_REG_IDX_0_VAL_ADDRESS 1074331648 /* 0x40090000 */
#define DT_N_S_soc_S_usbfs_40090000_REG_IDX_0_VAL_SIZE 8192 /* 0x2000 */
#define DT_N_S_soc_S_usbfs_40090000_RANGES_NUM 0
#define DT_N_S_soc_S_usbfs_40090000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usbfs_40090000_IRQ_NUM 2
#define DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_0_VAL_irq 12
#define DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_1_VAL_irq 13
#define DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_usbfs_40090000_IRQ_LEVEL 1
#define DT_N_S_soc_S_usbfs_40090000_IRQ_NAME_usbfs_i_VAL_irq DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_usbfs_40090000_IRQ_NAME_usbfs_i_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_IRQ_NAME_usbfs_i_VAL_priority DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_usbfs_40090000_IRQ_NAME_usbfs_i_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_IRQ_NAME_usbfs_i_CONTROLLER DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_usbfs_40090000_IRQ_NAME_usbfs_r_VAL_irq DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_usbfs_40090000_IRQ_NAME_usbfs_r_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_IRQ_NAME_usbfs_r_VAL_priority DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_usbfs_40090000_IRQ_NAME_usbfs_r_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_IRQ_NAME_usbfs_r_CONTROLLER DT_N_S_soc_S_usbfs_40090000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_usbfs_40090000_COMPAT_MATCHES_renesas_ra_usbfs 1
#define DT_N_S_soc_S_usbfs_40090000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_usbfs_40090000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_COMPAT_MODEL_IDX_0 "ra-usbfs"
#define DT_N_S_soc_S_usbfs_40090000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usbfs_40090000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_usbfs_40090000_P_phys_clock_IDX_0 DT_N_S_clocks_S_pclkblock_40047000_S_uclk
#define DT_N_S_soc_S_usbfs_40090000_P_phys_clock_IDX_0_PH DT_N_S_clocks_S_pclkblock_40047000_S_uclk
#define DT_N_S_soc_S_usbfs_40090000_P_phys_clock_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_phys_clock_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbfs_40090000, phys_clock, 0)
#define DT_N_S_soc_S_usbfs_40090000_P_phys_clock_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbfs_40090000, phys_clock, 0)
#define DT_N_S_soc_S_usbfs_40090000_P_phys_clock_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbfs_40090000, phys_clock, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbfs_40090000_P_phys_clock_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbfs_40090000, phys_clock, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbfs_40090000_P_phys_clock_LEN 1
#define DT_N_S_soc_S_usbfs_40090000_P_phys_clock_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_interrupts {12 /* 0xc */, 1 /* 0x1 */, 13 /* 0xd */, 1 /* 0x1 */}
#define DT_N_S_soc_S_usbfs_40090000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_interrupts_IDX_0 12
#define DT_N_S_soc_S_usbfs_40090000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_usbfs_40090000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_interrupts_IDX_2 13
#define DT_N_S_soc_S_usbfs_40090000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_usbfs_40090000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names {"usbfs-i", "usbfs-r"}
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_IDX_1_ENUM_IDX 1
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_IDX_0_ENUM_VAL_usbfs_i_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_ENUM_VAL_usbfs_i_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_IDX_1_ENUM_VAL_usbfs_r_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_ENUM_VAL_usbfs_r_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_IDX_0 "usbfs-i"
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_IDX_0_STRING_UNQUOTED usbfs-i
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_IDX_0_STRING_TOKEN usbfs_i
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN USBFS_I
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_IDX_1 "usbfs-r"
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_IDX_1_STRING_UNQUOTED usbfs-r
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_IDX_1_STRING_TOKEN usbfs_r
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN USBFS_R
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbfs_40090000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_usbfs_40090000, interrupt_names, 1)
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbfs_40090000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usbfs_40090000, interrupt_names, 1)
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbfs_40090000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbfs_40090000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbfs_40090000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usbfs_40090000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_usbfs_40090000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_reg {1074331648 /* 0x40090000 */, 8192 /* 0x2000 */}
#define DT_N_S_soc_S_usbfs_40090000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_reg_IDX_0 1074331648
#define DT_N_S_soc_S_usbfs_40090000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_usbfs_40090000_P_reg_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_phys DT_N_S_usbfs_phy
#define DT_N_S_soc_S_usbfs_40090000_P_phys_IDX_0 DT_N_S_usbfs_phy
#define DT_N_S_soc_S_usbfs_40090000_P_phys_IDX_0_PH DT_N_S_usbfs_phy
#define DT_N_S_soc_S_usbfs_40090000_P_phys_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_phys_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbfs_40090000, phys, 0)
#define DT_N_S_soc_S_usbfs_40090000_P_phys_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbfs_40090000, phys, 0)
#define DT_N_S_soc_S_usbfs_40090000_P_phys_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbfs_40090000, phys, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbfs_40090000_P_phys_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbfs_40090000, phys, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbfs_40090000_P_phys_LEN 1
#define DT_N_S_soc_S_usbfs_40090000_P_phys_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_num_bidir_endpoints 10
#define DT_N_S_soc_S_usbfs_40090000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_status "disabled"
#define DT_N_S_soc_S_usbfs_40090000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_usbfs_40090000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_usbfs_40090000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_usbfs_40090000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_usbfs_40090000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_usbfs_40090000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbfs_40090000, status, 0)
#define DT_N_S_soc_S_usbfs_40090000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbfs_40090000, status, 0)
#define DT_N_S_soc_S_usbfs_40090000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbfs_40090000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbfs_40090000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbfs_40090000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbfs_40090000_P_status_LEN 1
#define DT_N_S_soc_S_usbfs_40090000_P_status_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_compatible {"renesas,ra-usbfs"}
#define DT_N_S_soc_S_usbfs_40090000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_compatible_IDX_0 "renesas,ra-usbfs"
#define DT_N_S_soc_S_usbfs_40090000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-usbfs
#define DT_N_S_soc_S_usbfs_40090000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_usbfs
#define DT_N_S_soc_S_usbfs_40090000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_USBFS
#define DT_N_S_soc_S_usbfs_40090000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbfs_40090000, compatible, 0)
#define DT_N_S_soc_S_usbfs_40090000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbfs_40090000, compatible, 0)
#define DT_N_S_soc_S_usbfs_40090000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbfs_40090000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbfs_40090000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbfs_40090000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbfs_40090000_P_compatible_LEN 1
#define DT_N_S_soc_S_usbfs_40090000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_usbfs_40090000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_wakeup_source 0
#define DT_N_S_soc_S_usbfs_40090000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_usbfs_40090000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/usbfs@40090000/udc
 *
 * Node identifier: DT_N_S_soc_S_usbfs_40090000_S_udc
 *
 * Binding (compatible = renesas,ra-udc):
 *   $ZEPHYR_BASE/dts/bindings/usb/renesas/renesas,ra-udc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usbfs_40090000_S_udc_PATH "/soc/usbfs@40090000/udc"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usbfs_40090000_S_udc_FULL_NAME "udc"
#define DT_N_S_soc_S_usbfs_40090000_S_udc_FULL_NAME_UNQUOTED udc
#define DT_N_S_soc_S_usbfs_40090000_S_udc_FULL_NAME_TOKEN udc
#define DT_N_S_soc_S_usbfs_40090000_S_udc_FULL_NAME_UPPER_TOKEN UDC

/* Node parent (/soc/usbfs@40090000) identifier: */
#define DT_N_S_soc_S_usbfs_40090000_S_udc_PARENT DT_N_S_soc_S_usbfs_40090000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_usbfs_40090000_S_udc_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_usbfs_40090000_S_udc_NODELABEL_NUM 0
#define DT_N_S_soc_S_usbfs_40090000_S_udc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_usbfs_40090000_S_udc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_usbfs_40090000_S_udc_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_usbfs_40090000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_usbfs_40090000_S_udc_CHILD_NUM 0
#define DT_N_S_soc_S_usbfs_40090000_S_udc_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_usbfs_40090000_S_udc_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_usbfs_40090000_S_udc_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_usbfs_40090000_S_udc_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_usbfs_40090000_S_udc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_usbfs_40090000_S_udc_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_usbfs_40090000_S_udc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_usbfs_40090000_S_udc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_usbfs_40090000_S_udc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_usbfs_40090000_S_udc_HASH cwpx0KNxf8knSd9vxsM6362ZNQypqpYP3W89oGp0J7E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usbfs_40090000_S_udc_ORD 121
#define DT_N_S_soc_S_usbfs_40090000_S_udc_ORD_STR_SORTABLE 00121

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usbfs_40090000_S_udc_REQUIRES_ORDS \
	120, /* /soc/usbfs@40090000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usbfs_40090000_S_udc_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usbfs_40090000_S_udc_EXISTS 1
#define DT_N_INST_0_renesas_ra_udc DT_N_S_soc_S_usbfs_40090000_S_udc

/* Bus info (controller: '/soc/usbfs@40090000', type: '['usb']') */
#define DT_N_S_soc_S_usbfs_40090000_S_udc_BUS_usb 1
#define DT_N_S_soc_S_usbfs_40090000_S_udc_BUS DT_N_S_soc_S_usbfs_40090000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usbfs_40090000_S_udc_REG_NUM 0
#define DT_N_S_soc_S_usbfs_40090000_S_udc_RANGES_NUM 0
#define DT_N_S_soc_S_usbfs_40090000_S_udc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usbfs_40090000_S_udc_IRQ_NUM 0
#define DT_N_S_soc_S_usbfs_40090000_S_udc_IRQ_LEVEL 0
#define DT_N_S_soc_S_usbfs_40090000_S_udc_COMPAT_MATCHES_renesas_ra_udc 1
#define DT_N_S_soc_S_usbfs_40090000_S_udc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_S_udc_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_usbfs_40090000_S_udc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_S_udc_COMPAT_MODEL_IDX_0 "ra-udc"
#define DT_N_S_soc_S_usbfs_40090000_S_udc_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usbfs_40090000_S_udc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_compatible {"renesas,ra-udc"}
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_compatible_IDX_0 "renesas,ra-udc"
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-udc
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_compatible_IDX_0_STRING_TOKEN renesas_ra_udc
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_UDC
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbfs_40090000_S_udc, compatible, 0)
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbfs_40090000_S_udc, compatible, 0)
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbfs_40090000_S_udc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbfs_40090000_S_udc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_compatible_LEN 1
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_status "disabled"
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbfs_40090000_S_udc, status, 0)
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbfs_40090000_S_udc, status, 0)
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbfs_40090000_S_udc, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbfs_40090000_S_udc, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_status_LEN 1
#define DT_N_S_soc_S_usbfs_40090000_S_udc_P_status_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_console               DT_N_S_soc_S_sci2_40070040_S_uart
#define DT_CHOSEN_zephyr_console_EXISTS        1
#define DT_CHOSEN_zephyr_shell_uart            DT_N_S_soc_S_sci2_40070040_S_uart
#define DT_CHOSEN_zephyr_shell_uart_EXISTS     1
#define DT_CHOSEN_zephyr_sram                  DT_N_S_soc_S_memory_20000000
#define DT_CHOSEN_zephyr_sram_EXISTS           1
#define DT_CHOSEN_zephyr_flash                 DT_N_S_soc_S_flash_controller_407e0000_S_flash_0
#define DT_CHOSEN_zephyr_flash_EXISTS          1
#define DT_CHOSEN_zephyr_entropy               DT_N_S_soc_S_trng
#define DT_CHOSEN_zephyr_entropy_EXISTS        1
#define DT_CHOSEN_zephyr_code_partition        DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000
#define DT_CHOSEN_zephyr_code_partition_EXISTS 1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_elc_40041000) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000) fn(DT_N_S_soc_S_gpio_40040000) fn(DT_N_S_soc_S_gpio_40040020) fn(DT_N_S_soc_S_gpio_40040040) fn(DT_N_S_soc_S_gpio_40040060) fn(DT_N_S_soc_S_gpio_40040080) fn(DT_N_S_soc_S_gpio_40040120) fn(DT_N_S_soc_S_dma_40005000) fn(DT_N_S_soc_S_pin_controller_40040800) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1) fn(DT_N_S_soc_S_sci0_40070000) fn(DT_N_S_soc_S_sci0_40070000_S_uart) fn(DT_N_S_soc_S_sci0_40070000_S_i2c) fn(DT_N_S_soc_S_sci1_40070020) fn(DT_N_S_soc_S_sci1_40070020_S_uart) fn(DT_N_S_soc_S_sci1_40070020_S_i2c) fn(DT_N_S_soc_S_sci9_40070120) fn(DT_N_S_soc_S_sci9_40070120_S_uart) fn(DT_N_S_soc_S_sci9_40070120_S_i2c) fn(DT_N_S_soc_S_spi_40072000) fn(DT_N_S_soc_S_spi_40072100) fn(DT_N_S_soc_S_agt_40084000) fn(DT_N_S_soc_S_agt_40084000_S_counter) fn(DT_N_S_soc_S_agt_40084100) fn(DT_N_S_soc_S_agt_40084100_S_counter) fn(DT_N_S_soc_S_adc_4005c000) fn(DT_N_S_soc_S_dac_global_4005e000) fn(DT_N_S_soc_S_dac_global_4005e000_S_dac_0) fn(DT_N_S_soc_S_crc_40074000) fn(DT_N_S_soc_S_iic0_40053000) fn(DT_N_S_soc_S_iic1_40053100) fn(DT_N_S_soc_S_usbfs_40090000) fn(DT_N_S_soc_S_usbfs_40090000_S_udc) fn(DT_N_S_soc_S_external_interrupt_40006000) fn(DT_N_S_soc_S_external_interrupt_40006001) fn(DT_N_S_soc_S_external_interrupt_40006002) fn(DT_N_S_soc_S_external_interrupt_40006003) fn(DT_N_S_soc_S_external_interrupt_40006004) fn(DT_N_S_soc_S_external_interrupt_40006006) fn(DT_N_S_soc_S_external_interrupt_40006007) fn(DT_N_S_soc_S_external_interrupt_40006009) fn(DT_N_S_soc_S_external_interrupt_4000600b) fn(DT_N_S_soc_S_external_interrupt_4000600e) fn(DT_N_S_soc_S_external_interrupt_4000600f) fn(DT_N_S_soc_S_pwm0_40078000) fn(DT_N_S_soc_S_pwm1_40078100) fn(DT_N_S_soc_S_pwm2_40078200) fn(DT_N_S_soc_S_pwm3_40078300) fn(DT_N_S_soc_S_pwm4_40078400) fn(DT_N_S_soc_S_pwm5_40078500) fn(DT_N_S_soc_S_wdt_40044200) fn(DT_N_S_soc_S_ctsua_40081000) fn(DT_N_S_soc_S_option_setting_ofs0_400) fn(DT_N_S_soc_S_option_setting_ofs1_404) fn(DT_N_S_soc_S_option_setting_secmpu_408) fn(DT_N_S_soc_S_option_setting_osis_1010018) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_sci2_40070040) fn(DT_N_S_soc_S_sci2_40070040_S_uart) fn(DT_N_S_soc_S_sci2_40070040_S_i2c) fn(DT_N_S_soc_S_external_interrupt_40006005) fn(DT_N_S_soc_S_external_interrupt_40006008) fn(DT_N_S_soc_S_external_interrupt_4000600a) fn(DT_N_S_soc_S_external_interrupt_4000600c) fn(DT_N_S_soc_S_trng) fn(DT_N_S_soc_S_pwm6_40078600) fn(DT_N_S_soc_S_pwm7_40078700) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_usbfs_phy) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clock_main_osc) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pclkblock_40047000) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk) fn(DT_N_S_clocks_S_pclkblock_40047000_S_clkout) fn(DT_N_S_clocks_S_pclkblock_40047000_S_uclk) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led) fn(DT_N_S_leds_S_led_matrix_1) fn(DT_N_S_leds_S_led_matrix_2) fn(DT_N_S_leds_S_led_matrix_3) fn(DT_N_S_pwm_leds) fn(DT_N_S_pwm_leds_S_pwm_led) fn(DT_N_S_connector) fn(DT_N_S_analog_connector) fn(DT_N_S_connector_pwm)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000) fn(DT_N_S_soc_S_gpio_40040000) fn(DT_N_S_soc_S_gpio_40040020) fn(DT_N_S_soc_S_gpio_40040060) fn(DT_N_S_soc_S_gpio_40040080) fn(DT_N_S_soc_S_pin_controller_40040800) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1) fn(DT_N_S_soc_S_spi_40072000) fn(DT_N_S_soc_S_adc_4005c000) fn(DT_N_S_soc_S_dac_global_4005e000) fn(DT_N_S_soc_S_iic0_40053000) fn(DT_N_S_soc_S_iic1_40053100) fn(DT_N_S_soc_S_external_interrupt_40006000) fn(DT_N_S_soc_S_external_interrupt_40006001) fn(DT_N_S_soc_S_option_setting_ofs0_400) fn(DT_N_S_soc_S_option_setting_ofs1_404) fn(DT_N_S_soc_S_option_setting_secmpu_408) fn(DT_N_S_soc_S_option_setting_osis_1010018) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_sci2_40070040) fn(DT_N_S_soc_S_sci2_40070040_S_uart) fn(DT_N_S_soc_S_trng) fn(DT_N_S_soc_S_pwm7_40078700) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_usbfs_phy) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_pclkblock_40047000) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led) fn(DT_N_S_leds_S_led_matrix_1) fn(DT_N_S_leds_S_led_matrix_2) fn(DT_N_S_leds_S_led_matrix_3) fn(DT_N_S_pwm_leds_S_pwm_led) fn(DT_N_S_connector) fn(DT_N_S_analog_connector) fn(DT_N_S_connector_pwm)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_elc_40041000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040060, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040120, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40005000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40070000, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40070000_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40070000_S_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_sci1_40070020, __VA_ARGS__) fn(DT_N_S_soc_S_sci1_40070020_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci1_40070020_S_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40070120, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40070120_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40070120_S_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40072000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40072100, __VA_ARGS__) fn(DT_N_S_soc_S_agt_40084000, __VA_ARGS__) fn(DT_N_S_soc_S_agt_40084000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_agt_40084100, __VA_ARGS__) fn(DT_N_S_soc_S_agt_40084100_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_adc_4005c000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_global_4005e000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_global_4005e000_S_dac_0, __VA_ARGS__) fn(DT_N_S_soc_S_crc_40074000, __VA_ARGS__) fn(DT_N_S_soc_S_iic0_40053000, __VA_ARGS__) fn(DT_N_S_soc_S_iic1_40053100, __VA_ARGS__) fn(DT_N_S_soc_S_usbfs_40090000, __VA_ARGS__) fn(DT_N_S_soc_S_usbfs_40090000_S_udc, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006001, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006002, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006003, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006004, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006006, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006007, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006009, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600b, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600e, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600f, __VA_ARGS__) fn(DT_N_S_soc_S_pwm0_40078000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm1_40078100, __VA_ARGS__) fn(DT_N_S_soc_S_pwm2_40078200, __VA_ARGS__) fn(DT_N_S_soc_S_pwm3_40078300, __VA_ARGS__) fn(DT_N_S_soc_S_pwm4_40078400, __VA_ARGS__) fn(DT_N_S_soc_S_pwm5_40078500, __VA_ARGS__) fn(DT_N_S_soc_S_wdt_40044200, __VA_ARGS__) fn(DT_N_S_soc_S_ctsua_40081000, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs0_400, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs1_404, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_secmpu_408, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_osis_1010018, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40070040, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40070040_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40070040_S_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006005, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006008, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600a, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600c, __VA_ARGS__) fn(DT_N_S_soc_S_trng, __VA_ARGS__) fn(DT_N_S_soc_S_pwm6_40078600, __VA_ARGS__) fn(DT_N_S_soc_S_pwm7_40078700, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_usbfs_phy, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_main_osc, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_clkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_uclk, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led, __VA_ARGS__) fn(DT_N_S_leds_S_led_matrix_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_matrix_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_matrix_3, __VA_ARGS__) fn(DT_N_S_pwm_leds, __VA_ARGS__) fn(DT_N_S_pwm_leds_S_pwm_led, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_analog_connector, __VA_ARGS__) fn(DT_N_S_connector_pwm, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040060, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040080, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_sci2_default_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_adc0_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_pwm7_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_iic0_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40040800_S_spi0_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40072000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_4005c000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_global_4005e000, __VA_ARGS__) fn(DT_N_S_soc_S_iic0_40053000, __VA_ARGS__) fn(DT_N_S_soc_S_iic1_40053100, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006001, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs0_400, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs1_404, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_secmpu_408, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_osis_1010018, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40070040, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40070040_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_trng, __VA_ARGS__) fn(DT_N_S_soc_S_pwm7_40078700, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_usbfs_phy, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led, __VA_ARGS__) fn(DT_N_S_leds_S_led_matrix_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_matrix_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_matrix_3, __VA_ARGS__) fn(DT_N_S_pwm_leds_S_pwm_led, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_analog_connector, __VA_ARGS__) fn(DT_N_S_connector_pwm, __VA_ARGS__)
#define DT_COMPAT_fixed_partitions_LABEL_bootloader DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_bootloader_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_code DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_4000
#define DT_COMPAT_fixed_partitions_LABEL_code_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_renesas_ra4m1 1
#define DT_COMPAT_HAS_OKAY_renesas_ra 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v7m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_systick 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_system 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_flash_lp_controller 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_nv_code_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_nv_data_flash 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_gpio_ioport 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_pinctrl_pfs 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_spi 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_adc 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_dac_global 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_iic 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_external_interrupt 1
#define DT_COMPAT_HAS_OKAY_renesas_ofs_memory 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_sci 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_sci_uart 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_sce5_rng 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_pwm 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m4 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_mpu 1
#define DT_COMPAT_HAS_OKAY_usb_nop_xceiv 1
#define DT_COMPAT_HAS_OKAY_fixed_clock 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_pclk_block 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_pclk 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_arduino_header_r3 1
#define DT_COMPAT_HAS_OKAY_arduino_uno_adc 1
#define DT_COMPAT_HAS_OKAY_arduino_header_pwm 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_renesas_ra4m1_NUM_OKAY 1
#define DT_N_INST_renesas_ra_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v7m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_systick_NUM_OKAY 1
#define DT_N_INST_renesas_ra_system_NUM_OKAY 1
#define DT_N_INST_renesas_ra_flash_lp_controller_NUM_OKAY 1
#define DT_N_INST_renesas_ra_nv_code_flash_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 1
#define DT_N_INST_renesas_ra_nv_data_flash_NUM_OKAY 1
#define DT_N_INST_renesas_ra_gpio_ioport_NUM_OKAY 4
#define DT_N_INST_renesas_ra_pinctrl_pfs_NUM_OKAY 1
#define DT_N_INST_renesas_ra_spi_NUM_OKAY 1
#define DT_N_INST_renesas_ra_adc_NUM_OKAY 1
#define DT_N_INST_renesas_ra_dac_global_NUM_OKAY 1
#define DT_N_INST_renesas_ra_iic_NUM_OKAY 2
#define DT_N_INST_renesas_ra_external_interrupt_NUM_OKAY 2
#define DT_N_INST_renesas_ofs_memory_NUM_OKAY 3
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 1
#define DT_N_INST_renesas_ra_sci_NUM_OKAY 1
#define DT_N_INST_renesas_ra_sci_uart_NUM_OKAY 1
#define DT_N_INST_renesas_ra_sce5_rng_NUM_OKAY 1
#define DT_N_INST_renesas_ra_pwm_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m4_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_mpu_NUM_OKAY 1
#define DT_N_INST_usb_nop_xceiv_NUM_OKAY 1
#define DT_N_INST_fixed_clock_NUM_OKAY 3
#define DT_N_INST_renesas_ra_cgc_pclk_block_NUM_OKAY 1
#define DT_N_INST_renesas_ra_cgc_pclk_NUM_OKAY 6
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_arduino_header_r3_NUM_OKAY 1
#define DT_N_INST_arduino_uno_adc_NUM_OKAY 1
#define DT_N_INST_arduino_header_pwm_NUM_OKAY 1
#define DT_FOREACH_OKAY_renesas_ra4m1(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_renesas_ra4m1(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra4m1(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra4m1(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_renesas_ra(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v7m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v7m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v7m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v7m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv7m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv7m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv7m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv7m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_system(fn) fn(DT_N_S_soc_S_system_4001e000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_system(fn, ...) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_system(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_system(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_flash_lp_controller(fn) fn(DT_N_S_soc_S_flash_controller_407e0000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_flash_lp_controller(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_flash_lp_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_flash_lp_controller(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_nv_code_flash(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_nv_code_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_nv_code_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_nv_code_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_nv_data_flash(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_nv_data_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_40100000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_nv_data_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_nv_data_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_gpio_ioport(fn) fn(DT_N_S_soc_S_gpio_40040000) fn(DT_N_S_soc_S_gpio_40040020) fn(DT_N_S_soc_S_gpio_40040060) fn(DT_N_S_soc_S_gpio_40040080)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_gpio_ioport(fn, ...) fn(DT_N_S_soc_S_gpio_40040000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040060, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40040080, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_gpio_ioport(fn) fn(0) fn(1) fn(2) fn(3)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_gpio_ioport(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_pinctrl_pfs(fn) fn(DT_N_S_soc_S_pin_controller_40040800)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_pinctrl_pfs(fn, ...) fn(DT_N_S_soc_S_pin_controller_40040800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_pinctrl_pfs(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_pinctrl_pfs(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_spi(fn) fn(DT_N_S_soc_S_spi_40072000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_spi(fn, ...) fn(DT_N_S_soc_S_spi_40072000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_spi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_spi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_adc(fn) fn(DT_N_S_soc_S_adc_4005c000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_adc(fn, ...) fn(DT_N_S_soc_S_adc_4005c000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_adc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_adc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_dac_global(fn) fn(DT_N_S_soc_S_dac_global_4005e000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_dac_global(fn, ...) fn(DT_N_S_soc_S_dac_global_4005e000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_dac_global(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_dac_global(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_iic(fn) fn(DT_N_S_soc_S_iic0_40053000) fn(DT_N_S_soc_S_iic1_40053100)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_iic(fn, ...) fn(DT_N_S_soc_S_iic0_40053000, __VA_ARGS__) fn(DT_N_S_soc_S_iic1_40053100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_iic(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_iic(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_external_interrupt(fn) fn(DT_N_S_soc_S_external_interrupt_40006000) fn(DT_N_S_soc_S_external_interrupt_40006001)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_external_interrupt(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006001, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_external_interrupt(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_external_interrupt(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ofs_memory(fn) fn(DT_N_S_soc_S_option_setting_ofs0_400) fn(DT_N_S_soc_S_option_setting_ofs1_404) fn(DT_N_S_soc_S_option_setting_secmpu_408)
#define DT_FOREACH_OKAY_VARGS_renesas_ofs_memory(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs0_400, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs1_404, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_secmpu_408, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ofs_memory(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ofs_memory(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_soc_S_option_setting_osis_1010018)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_soc_S_option_setting_osis_1010018, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_soc_S_memory_20000000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_sci(fn) fn(DT_N_S_soc_S_sci2_40070040)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_sci(fn, ...) fn(DT_N_S_soc_S_sci2_40070040, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_sci(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_sci(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_sci_uart(fn) fn(DT_N_S_soc_S_sci2_40070040_S_uart)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_sci_uart(fn, ...) fn(DT_N_S_soc_S_sci2_40070040_S_uart, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_sci_uart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_sci_uart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_sce5_rng(fn) fn(DT_N_S_soc_S_trng)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_sce5_rng(fn, ...) fn(DT_N_S_soc_S_trng, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_sce5_rng(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_sce5_rng(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_pwm(fn) fn(DT_N_S_soc_S_pwm7_40078700)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_pwm(fn, ...) fn(DT_N_S_soc_S_pwm7_40078700, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_pwm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_pwm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m4(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m4(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m4(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m4(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv7m_mpu(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_FOREACH_OKAY_VARGS_arm_armv7m_mpu(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv7m_mpu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv7m_mpu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_usb_nop_xceiv(fn) fn(DT_N_S_usbfs_phy)
#define DT_FOREACH_OKAY_VARGS_usb_nop_xceiv(fn, ...) fn(DT_N_S_usbfs_phy, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_usb_nop_xceiv(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_usb_nop_xceiv(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_clock(fn) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco)
#define DT_FOREACH_OKAY_VARGS_fixed_clock(fn, ...) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_clock(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_clock(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_pclk_block(fn) fn(DT_N_S_clocks_S_pclkblock_40047000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_pclk_block(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_pclk_block(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_pclk_block(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_pclk(fn) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_pclk(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40047000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40047000_S_fclk, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_pclk(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_pclk(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arduino_header_r3(fn) fn(DT_N_S_connector)
#define DT_FOREACH_OKAY_VARGS_arduino_header_r3(fn, ...) fn(DT_N_S_connector, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arduino_header_r3(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arduino_header_r3(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arduino_uno_adc(fn) fn(DT_N_S_analog_connector)
#define DT_FOREACH_OKAY_VARGS_arduino_uno_adc(fn, ...) fn(DT_N_S_analog_connector, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arduino_uno_adc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arduino_uno_adc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arduino_header_pwm(fn) fn(DT_N_S_connector_pwm)
#define DT_FOREACH_OKAY_VARGS_arduino_header_pwm(fn, ...) fn(DT_N_S_connector_pwm, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arduino_header_pwm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arduino_header_pwm(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
