;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -8, <-20
	DJN -1, @-20
	SUB -1, <-12
	SUB -404, <-20
	ADD @0, @0
	ADD @0, @0
	SUB <0, @2
	ADD 10, 30
	ADD 10, 30
	ADD 10, 30
	ADD 10, 30
	JMN 270, 0
	SUB -7, <-25
	SUB <0, <2
	SUB -7, <-25
	SUB -72, <-325
	JMP <727, 100
	JMN 10, 30
	SUB -72, <-325
	SUB -72, <-325
	SUB #72, @10
	SUB @124, 106
	SUB @0, @2
	SUB -4, <-20
	ADD 10, 30
	CMP -72, <-325
	ADD 10, 30
	ADD 30, 9
	SUB <0, @2
	ADD 10, 30
	ADD 30, 9
	ADD 10, 30
	ADD 10, 30
	SLT 30, 9
	SUB -207, <-120
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	SUB @-127, 100
	ADD 10, 30
	ADD 10, 30
	SUB -4, <-20
	JMN 270, 0
	SUB -4, <-20
	SUB -7, <-25
	SUB -4, <-20
	SUB -7, <-25
	MOV -1, <-26
	MOV -8, <-20
