

================================================================
== Vitis HLS Report for 'commit_control_top'
================================================================
* Date:           Fri Aug 16 17:28:32 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.937 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      12|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      34|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      34|      75|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_predicate_op17_write_state1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_write_state1  |       and|   0|  0|   2|           1|           1|
    |tmp_6_nbreadreq_fu_69_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_34_p3          |       and|   0|  0|   2|           1|           0|
    |tmp_s_nbreadreq_fu_48_p3        |       and|   0|  0|   2|           1|           0|
    |ap_block_state1                 |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  12|           6|           3|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done                                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_gvt_load               |   9|          2|   32|         64|
    |gvt_stream8_blk_n                       |   9|          2|    1|          2|
    |lpcore_commit_time_stream_0_blk_n       |   9|          2|    1|          2|
    |lpcore_commit_time_stream_1_blk_n       |   9|          2|    1|          2|
    |lpcore_event_queue_full_stream_0_blk_n  |   9|          2|    1|          2|
    |lpcore_event_queue_full_stream_1_blk_n  |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   38|         76|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |gvt          |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  34|   0|   34|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+----------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|                commit_control_top|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|                commit_control_top|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|                commit_control_top|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|                commit_control_top|  return value|
|ap_continue                                      |   in|    1|  ap_ctrl_hs|                commit_control_top|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|                commit_control_top|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|                commit_control_top|  return value|
|gvt_stream8_dout                                 |   in|   32|     ap_fifo|                       gvt_stream8|       pointer|
|gvt_stream8_num_data_valid                       |   in|    2|     ap_fifo|                       gvt_stream8|       pointer|
|gvt_stream8_fifo_cap                             |   in|    2|     ap_fifo|                       gvt_stream8|       pointer|
|gvt_stream8_empty_n                              |   in|    1|     ap_fifo|                       gvt_stream8|       pointer|
|gvt_stream8_read                                 |  out|    1|     ap_fifo|                       gvt_stream8|       pointer|
|lpcore_event_queue_full_stream_0_dout            |   in|    1|     ap_fifo|  lpcore_event_queue_full_stream_0|       pointer|
|lpcore_event_queue_full_stream_0_num_data_valid  |   in|    2|     ap_fifo|  lpcore_event_queue_full_stream_0|       pointer|
|lpcore_event_queue_full_stream_0_fifo_cap        |   in|    2|     ap_fifo|  lpcore_event_queue_full_stream_0|       pointer|
|lpcore_event_queue_full_stream_0_empty_n         |   in|    1|     ap_fifo|  lpcore_event_queue_full_stream_0|       pointer|
|lpcore_event_queue_full_stream_0_read            |  out|    1|     ap_fifo|  lpcore_event_queue_full_stream_0|       pointer|
|lpcore_event_queue_full_stream_1_dout            |   in|    1|     ap_fifo|  lpcore_event_queue_full_stream_1|       pointer|
|lpcore_event_queue_full_stream_1_num_data_valid  |   in|    2|     ap_fifo|  lpcore_event_queue_full_stream_1|       pointer|
|lpcore_event_queue_full_stream_1_fifo_cap        |   in|    2|     ap_fifo|  lpcore_event_queue_full_stream_1|       pointer|
|lpcore_event_queue_full_stream_1_empty_n         |   in|    1|     ap_fifo|  lpcore_event_queue_full_stream_1|       pointer|
|lpcore_event_queue_full_stream_1_read            |  out|    1|     ap_fifo|  lpcore_event_queue_full_stream_1|       pointer|
|lpcore_commit_time_stream_0_din                  |  out|   32|     ap_fifo|       lpcore_commit_time_stream_0|       pointer|
|lpcore_commit_time_stream_0_num_data_valid       |   in|    2|     ap_fifo|       lpcore_commit_time_stream_0|       pointer|
|lpcore_commit_time_stream_0_fifo_cap             |   in|    2|     ap_fifo|       lpcore_commit_time_stream_0|       pointer|
|lpcore_commit_time_stream_0_full_n               |   in|    1|     ap_fifo|       lpcore_commit_time_stream_0|       pointer|
|lpcore_commit_time_stream_0_write                |  out|    1|     ap_fifo|       lpcore_commit_time_stream_0|       pointer|
|lpcore_commit_time_stream_1_din                  |  out|   32|     ap_fifo|       lpcore_commit_time_stream_1|       pointer|
|lpcore_commit_time_stream_1_num_data_valid       |   in|    2|     ap_fifo|       lpcore_commit_time_stream_1|       pointer|
|lpcore_commit_time_stream_1_fifo_cap             |   in|    2|     ap_fifo|       lpcore_commit_time_stream_1|       pointer|
|lpcore_commit_time_stream_1_full_n               |   in|    1|     ap_fifo|       lpcore_commit_time_stream_1|       pointer|
|lpcore_commit_time_stream_1_write                |  out|    1|     ap_fifo|       lpcore_commit_time_stream_1|       pointer|
+-------------------------------------------------+-----+-----+------------+----------------------------------+--------------+

