Running: /home/pablo/programas/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/pablo/work/sdc/tp_final/ofdm/viterbi_tb_isim_beh.exe -prj /home/pablo/work/sdc/tp_final/ofdm/viterbi_tb_beh.prj work.viterbi_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/pablo/work/sdc/tp_final/ofdm/ipcore_dir/viterbi_decoder.vhd" into library work
Parsing VHDL file "/home/pablo/work/sdc/tp_final/ofdm/viterbi_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 187644 KB
Fuse CPU Usage: 4690 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture ramb16_s36_s36_v of entity RAMB16_S36_S36 [\RAMB16_S36_S36:viterbi_tb:uut:b...]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture lut4_v of entity LUT4 [\LUT4("0101000101000000")(0,15)\]
Compiling architecture muxf5_v of entity MUXF5 [muxf5_default]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture lut3_v of entity LUT3 [\LUT3("00001001")(0,7)\]
Compiling architecture muxf6_v of entity MUXF6 [muxf6_default]
Compiling architecture lut1_v of entity LUT1 [\LUT1("0010")(0,3)\]
Compiling architecture lut2_v of entity LUT2 [\LUT2("0001")(0,3)\]
Compiling architecture fds_v of entity FDS [\FDS('0')\]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture muxf8_v of entity MUXF8 [muxf8_default]
Compiling architecture muxf7_v of entity MUXF7 [muxf7_default]
Compiling architecture ramb16_s36_s36_v of entity RAMB16_S36_S36 [\RAMB16_S36_S36:viterbi_tb:uut:b...]
Compiling architecture ram16x1d_v of entity RAM16X1D [\RAM16X1D("0000000000000000")\]
Compiling architecture buf_v of entity BUF [buf_default]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture structure of entity viterbi_decoder [\viterbi_decoder:viterbi_tb:uut:...]
Compiling architecture behavior of entity viterbi_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 119 VHDL Units
Built simulation executable /home/pablo/work/sdc/tp_final/ofdm/viterbi_tb_isim_beh.exe
Fuse Memory Usage: 779760 KB
Fuse CPU Usage: 6830 ms
GCC CPU Usage: 7080 ms
