use crate::common::setup_vm;
use rax::cpu::{VCpu, VcpuExit};

// UD - Undefined Instruction
// Opcodes:
//   0F FF /r - UD0 (with ModR/M)
//   0F B9 /r - UD1 (with ModR/M)
//   0F 0B    - UD2 (no ModR/M)
// Generates invalid opcode exception (#UD)
// Provided for software testing to explicitly generate exceptions

// Note: These tests verify that UD instructions cause exceptions
// We check for exceptions by seeing that the VM doesn't reach HLT

// Test UD2 basic (no ModR/M)
#[test]
fn test_ud2_basic() {
    let code = [
        0x0f, 0x0b, // UD2
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    // Should get an exception, not reach HLT
    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD2 should cause exception, not reach HLT"),
        Ok(VcpuExit::Shutdown) => {}, // Exception occurred
        Err(_) => {}, // Exception occurred
        _ => {}, // Other exit is acceptable (implementation specific)
    }
}

// Test UD1 with register operands (ModR/M = 11 000 000, RAX, RAX)
#[test]
fn test_ud1_rax_rax() {
    let code = [
        0x0f, 0xb9, 0xc0, // UD1 EAX, EAX
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD1 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD1 with different ModR/M (RBX, RCX)
#[test]
fn test_ud1_rbx_rcx() {
    let code = [
        0x0f, 0xb9, 0xcb, // UD1 EBX, ECX (ModRM = 11 001 011)
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD1 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD1 with memory operand (ModR/M = 00 000 000, [RAX])
#[test]
fn test_ud1_memory_rax() {
    let code = [
        0x0f, 0xb9, 0x00, // UD1 EAX, [RAX]
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD1 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD0 with register operands (ModR/M = 11 000 000)
#[test]
fn test_ud0_rax_rax() {
    let code = [
        0x0f, 0xff, 0xc0, // UD0 EAX, EAX
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD0 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD0 with different ModR/M (RDX, RSI)
#[test]
fn test_ud0_rdx_rsi() {
    let code = [
        0x0f, 0xff, 0xf2, // UD0 EDX, ESI (ModRM = 11 110 010)
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD0 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD0 with memory operand
#[test]
fn test_ud0_memory() {
    let code = [
        0x0f, 0xff, 0x03, // UD0 EAX, [RBX]
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD0 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD2 multiple times in sequence
#[test]
fn test_ud2_first_triggers() {
    let code = [
        0x0f, 0x0b, // UD2 (should trigger here)
        0x0f, 0x0b, // UD2 (should not reach)
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("First UD2 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD1 with various register combinations
#[test]
fn test_ud1_rdi_rsi() {
    let code = [
        0x0f, 0xb9, 0xf7, // UD1 EDI, ESI (ModRM = 11 110 111)
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD1 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD1 with RBP and RSP
#[test]
fn test_ud1_rbp_rsp() {
    let code = [
        0x0f, 0xb9, 0xec, // UD1 EBP, ESP (ModRM = 11 101 100)
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD1 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD0 with all register bits set
#[test]
fn test_ud0_all_bits() {
    let code = [
        0x0f, 0xff, 0xff, // UD0 EDI, EDI (ModRM = 11 111 111)
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD0 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD2 after normal instructions
#[test]
fn test_ud2_after_mov() {
    let code = [
        0xb8, 0x42, 0x00, 0x00, 0x00, // MOV EAX, 0x42
        0x0f, 0x0b, // UD2
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD2 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD1 with ModR/M indicating displacement
#[test]
fn test_ud1_with_disp8() {
    let code = [
        0x0f, 0xb9, 0x40, 0x10, // UD1 EAX, [RAX+0x10] (ModRM = 01 000 000, disp8)
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD1 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD0 with ModR/M indicating SIB
#[test]
fn test_ud0_with_sib() {
    let code = [
        0x0f, 0xff, 0x04, 0x25, 0x00, 0x20, 0x00, 0x00, // UD0 with SIB
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD0 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD1 with REX prefix (64-bit operands)
#[test]
fn test_ud1_rex_w() {
    let code = [
        0x48, 0x0f, 0xb9, 0xc0, // UD1 RAX, RAX (with REX.W)
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD1 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD0 with REX prefix
#[test]
fn test_ud0_rex_w() {
    let code = [
        0x48, 0x0f, 0xff, 0xc0, // UD0 RAX, RAX (with REX.W)
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD0 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD2 with REX prefix (though it has no operands)
#[test]
fn test_ud2_rex_prefix() {
    let code = [
        0x48, 0x0f, 0x0b, // UD2 with REX.W prefix
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD2 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD1 with extended registers (R8, R9)
#[test]
fn test_ud1_r8_r9() {
    let code = [
        0x4d, 0x0f, 0xb9, 0xc1, // UD1 R8, R9 (REX.RB, ModRM = 11 000 001)
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD1 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD0 with extended registers
#[test]
fn test_ud0_r15_r14() {
    let code = [
        0x4d, 0x0f, 0xff, 0xfe, // UD0 R15, R14 (REX.RB, ModRM = 11 111 110)
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD0 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test that UD instructions are guaranteed to be undefined
#[test]
fn test_ud2_always_undefined() {
    let code = [
        0x0f, 0x0b, // UD2
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    // UD2 is guaranteed to always raise #UD
    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD2 is guaranteed to be undefined"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD1 with ModR/M = 0x00 (special case)
#[test]
fn test_ud1_modrm_00() {
    let code = [
        0x0f, 0xb9, 0x00, // UD1 EAX, [RAX]
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD1 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD0 with ModR/M = 0x00
#[test]
fn test_ud0_modrm_00() {
    let code = [
        0x0f, 0xff, 0x00, // UD0 EAX, [RAX]
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD0 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD1 different bit patterns in ModR/M byte
#[test]
fn test_ud1_modrm_patterns() {
    let code = [
        0x0f, 0xb9, 0xaa, // UD1 with ModRM = 10 101 010
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD1 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD0 different bit patterns in ModR/M byte
#[test]
fn test_ud0_modrm_patterns() {
    let code = [
        0x0f, 0xff, 0x55, // UD0 with ModRM = 01 010 101
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD0 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}

// Test UD instruction pointer is preserved correctly
#[test]
fn test_ud2_instruction_pointer_references_ud() {
    let code = [
        0xb8, 0x42, 0x00, 0x00, 0x00, // MOV EAX, 0x42 (5 bytes)
        0x0f, 0x0b, // UD2 at offset 5 from start
        0xf4, // HLT (should not be reached)
    ];
    let (mut vcpu, _) = setup_vm(&code, None);

    let result = vcpu.run();
    match result {
        Ok(VcpuExit::Hlt) => panic!("UD2 should cause exception"),
        Ok(VcpuExit::Shutdown) => {},
        Err(_) => {},
        _ => {},
    }
}
