

================================================================
== Synthesis Summary Report of 'kernel_matmul'
================================================================
+ General Information: 
    * Date:           Thu Apr 24 21:07:38 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        kernel_matmul
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |                    Modules                   | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |          |            |            |     |
    |                    & Loops                   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |+ kernel_matmul*                              |     -|  0.00|        -|       -|         -|        -|     -|  dataflow|   8 (1%)|  13 (~0%)|  4464 (~0%)|   5341 (2%)|    -|
    | + entry_proc                                 |     -|  5.46|        0|   0.000|         -|        0|     -|        no|        -|         -|     3 (~0%)|    29 (~0%)|    -|
    | + load_vec                                   |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|         -|   372 (~0%)|   269 (~0%)|    -|
    |  o mem_rd                                    |     -|  7.30|        -|       -|        74|        1|     -|       yes|        -|         -|           -|           -|    -|
    | + load_mat                                   |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|   8 (~0%)|   554 (~0%)|  1075 (~0%)|    -|
    |  + load_mat_Pipeline_mem_rd_VITIS_LOOP_19_1  |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|         -|   100 (~0%)|   196 (~0%)|    -|
    |   o mem_rd_VITIS_LOOP_19_1                   |     -|  7.30|        -|       -|         3|        1|     -|       yes|        -|         -|           -|           -|    -|
    | + compute_matmul                             |     -|  0.28|        -|       -|         -|        -|     -|        no|  2 (~0%)|   5 (~0%)|   752 (~0%)|   806 (~0%)|    -|
    |  + compute_matmul_Pipeline_VITIS_LOOP_32_1   |     -|  4.22|        -|       -|         -|        -|     -|        no|        -|         -|    65 (~0%)|   126 (~0%)|    -|
    |   o VITIS_LOOP_32_1                          |     -|  7.30|        -|       -|         2|        1|     -|       yes|        -|         -|           -|           -|    -|
    |  o execute                                   |     -|  7.30|        -|       -|         -|        -|     -|        no|        -|         -|           -|           -|    -|
    |   o VITIS_LOOP_37_2                          |     -|  7.30|        -|       -|         9|        -|     -|        no|        -|         -|           -|           -|    -|
    | + store_result                               |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|         -|   267 (~0%)|   779 (~0%)|    -|
    |  + store_result_Pipeline_mem_wr              |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|         -|    68 (~0%)|   139 (~0%)|    -|
    |   o mem_wr                                   |     -|  7.30|        -|       -|         3|        1|     -|       yes|        -|         -|           -|           -|    -|
    +----------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | READ_WRITE | 32 -> 32   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem1 | READ_ONLY  | 32 -> 32   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=2            |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | i_vec_1  | 0x10   | 32    | W      | Data signal of i_vec             |                                                                                    |
| s_axi_control | i_vec_2  | 0x14   | 32    | W      | Data signal of i_vec             |                                                                                    |
| s_axi_control | i_mat_1  | 0x1c   | 32    | W      | Data signal of i_mat             |                                                                                    |
| s_axi_control | i_mat_2  | 0x20   | 32    | W      | Data signal of i_mat             |                                                                                    |
| s_axi_control | o_vec_1  | 0x28   | 32    | W      | Data signal of o_vec             |                                                                                    |
| s_axi_control | o_vec_2  | 0x2c   | 32    | W      | Data signal of o_vec             |                                                                                    |
| s_axi_control | vec_size | 0x34   | 32    | W      | Data signal of vec_size          |                                                                                    |
| s_axi_control | col_size | 0x3c   | 32    | W      | Data signal of col_size          |                                                                                    |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| i_vec    | inout     | float*   |
| i_mat    | in        | float*   |
| o_vec    | inout     | float*   |
| vec_size | in        | int      |
| col_size | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                            |
+----------+---------------+-----------+----------+------------------------------------+
| i_vec    | m_axi_gmem0   | interface |          | channel=0                          |
| i_vec    | s_axi_control | register  | offset   | name=i_vec_1 offset=0x10 range=32  |
| i_vec    | s_axi_control | register  | offset   | name=i_vec_2 offset=0x14 range=32  |
| i_mat    | m_axi_gmem1   | interface |          | channel=0                          |
| i_mat    | s_axi_control | register  | offset   | name=i_mat_1 offset=0x1c range=32  |
| i_mat    | s_axi_control | register  | offset   | name=i_mat_2 offset=0x20 range=32  |
| o_vec    | m_axi_gmem0   | interface |          | channel=0                          |
| o_vec    | s_axi_control | register  | offset   | name=o_vec_1 offset=0x28 range=32  |
| o_vec    | s_axi_control | register  | offset   | name=o_vec_2 offset=0x2c range=32  |
| vec_size | s_axi_control | register  |          | name=vec_size offset=0x34 range=32 |
| col_size | s_axi_control | register  |          | name=col_size offset=0x3c range=32 |
+----------+---------------+-----------+----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+--------+-------------------------------------------+
| HW Interface | Direction | Length   | Width | Loop   | Loop Location                             |
+--------------+-----------+----------+-------+--------+-------------------------------------------+
| m_axi_gmem0  | read      | variable | 32    | mem_rd | /home/yfc/swan/src/kernel_matmul.cpp:10:3 |
| m_axi_gmem0  | write     | variable | 32    | mem_wr | /home/yfc/swan/src/kernel_matmul.cpp:49:3 |
| m_axi_gmem1  | read      | variable | 32    |        |                                           |
+--------------+-----------+----------+-------+--------+-------------------------------------------+

* All M_AXI Variable Accesses
+--------------+----------+--------------------------------------------+-----------+--------------+----------+-----------------+--------------------------------------------+------------+------------------------------------------------+
| HW Interface | Variable | Access Location                            | Direction | Burst Status | Length   | Loop            | Loop Location                              | Resolution | Problem                                        |
+--------------+----------+--------------------------------------------+-----------+--------------+----------+-----------------+--------------------------------------------+------------+------------------------------------------------+
| m_axi_gmem0  | i_vec    | /home/yfc/swan/src/kernel_matmul.cpp:11:14 | read      | Widen Fail   |          | mem_rd          | /home/yfc/swan/src/kernel_matmul.cpp:10:3  | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem0  | i_vec    | /home/yfc/swan/src/kernel_matmul.cpp:11:14 | read      | Inferred     | variable | mem_rd          | /home/yfc/swan/src/kernel_matmul.cpp:10:3  |            |                                                |
| m_axi_gmem0  | out      | /home/yfc/swan/src/kernel_matmul.cpp:50:12 | write     | Widen Fail   |          | mem_wr          | /home/yfc/swan/src/kernel_matmul.cpp:49:3  | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem0  | out      | /home/yfc/swan/src/kernel_matmul.cpp:50:12 | write     | Inferred     | variable | mem_wr          | /home/yfc/swan/src/kernel_matmul.cpp:49:3  |            |                                                |
| m_axi_gmem1  | i_mat    | /home/yfc/swan/src/kernel_matmul.cpp:20:16 | read      | Widen Fail   |          | VITIS_LOOP_19_1 | /home/yfc/swan/src/kernel_matmul.cpp:19:22 | 214-235    | Start index of the access is unaligned         |
| m_axi_gmem1  | i_mat    | /home/yfc/swan/src/kernel_matmul.cpp:20:16 | read      | Widen Fail   |          | VITIS_LOOP_19_1 | /home/yfc/swan/src/kernel_matmul.cpp:19:22 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem1  | i_mat    | /home/yfc/swan/src/kernel_matmul.cpp:20:16 | read      | Inferred     | variable | mem_rd          | /home/yfc/swan/src/kernel_matmul.cpp:18:3  |            |                                                |
+--------------+----------+--------------------------------------------+-----------+--------------+----------+-----------------+--------------------------------------------+------------+------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------+-----+--------+-------------+--------+----------+---------+
| Name                                         | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+----------------------------------------------+-----+--------+-------------+--------+----------+---------+
| + kernel_matmul                              | 13  |        |             |        |          |         |
|  + load_vec                                  | 0   |        |             |        |          |         |
|    icmp_ln10_fu_106_p2                       |     |        | icmp_ln10   | setgt  | auto     | 0       |
|    empty_fu_116_p3                           |     |        | empty       | select | auto_sel | 0       |
|    icmp_ln10_1_fu_140_p2                     |     |        | icmp_ln10_1 | setlt  | auto     | 0       |
|    add_ln10_fu_146_p2                        |     |        | add_ln10    | add    | fabric   | 0       |
|  + load_mat                                  | 8   |        |             |        |          |         |
|    icmp_ln18_fu_129_p2                       |     |        | icmp_ln18   | setgt  | auto     | 0       |
|    cmp21_i_fu_135_p2                         |     |        | cmp21_i     | setgt  | auto     | 0       |
|    mul_32ns_32ns_63_1_1_U12                  | 4   |        | mul_ln18    | mul    | auto     | 0       |
|    select_ln18_fu_149_p3                     |     |        | select_ln18 | select | auto_sel | 0       |
|    empty_33_fu_156_p3                        |     |        | empty_33    | select | auto_sel | 0       |
|    smax_fu_163_p3                            |     |        | smax        | select | auto_sel | 0       |
|    smax1_fu_169_p3                           |     |        | smax1       | select | auto_sel | 0       |
|    mul_31ns_31ns_62_1_1_U11                  | 4   |        | bound       | mul    | auto     | 0       |
|   + load_mat_Pipeline_mem_rd_VITIS_LOOP_19_1 | 0   |        |             |        |          |         |
|     icmp_ln18_fu_86_p2                       |     |        | icmp_ln18   | seteq  | auto     | 0       |
|     add_ln18_fu_91_p2                        |     |        | add_ln18    | add    | fabric   | 0       |
|  + compute_matmul                            | 5   |        |             |        |          |         |
|    icmp_ln36_fu_195_p2                       |     |        | icmp_ln36   | setlt  | auto     | 0       |
|    add_ln36_fu_200_p2                        |     |        | add_ln36    | add    | fabric   | 0       |
|    icmp_ln37_fu_210_p2                       |     |        | icmp_ln37   | setlt  | auto     | 0       |
|    add_ln37_fu_215_p2                        |     |        | add_ln37    | add    | fabric   | 0       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U26         | 3   |        | mul_i       | fmul   | maxdsp   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U25        | 2   |        | sum_local_1 | fadd   | fulldsp  | 3       |
|   + compute_matmul_Pipeline_VITIS_LOOP_32_1  | 0   |        |             |        |          |         |
|     icmp_ln32_fu_75_p2                       |     |        | icmp_ln32   | setlt  | auto     | 0       |
|     add_ln32_fu_81_p2                        |     |        | add_ln32    | add    | fabric   | 0       |
|  + store_result                              | 0   |        |             |        |          |         |
|    icmp_ln49_fu_83_p2                        |     |        | icmp_ln49   | setgt  | auto     | 0       |
|    empty_fu_103_p3                           |     |        | empty       | select | auto_sel | 0       |
|   + store_result_Pipeline_mem_wr             | 0   |        |             |        |          |         |
|     icmp_ln49_fu_96_p2                       |     |        | icmp_ln49   | setlt  | auto     | 0       |
|     add_ln49_fu_102_p2                       |     |        | add_ln49    | add    | fabric   | 0       |
+----------------------------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+--------------+-------------+------+------+--------+-------------+------+---------+------------------+
| Name              | Usage        | Type        | BRAM | URAM | Pragma | Variable    | Impl | Latency | Bitwidth, Depth, |
|                   |              |             |      |      |        |             |      |         | Banks            |
+-------------------+--------------+-------------+------+------+--------+-------------+------+---------+------------------+
| + kernel_matmul   |              |             | 8    | 0    |        |             |      |         |                  |
|   control_s_axi_U | interface    | s_axilite   |      |      |        |             |      |         |                  |
|   gmem0_m_axi_U   | interface    | m_axi       | 4    |      |        |             |      |         |                  |
|   gmem1_m_axi_U   | interface    | m_axi       | 2    |      |        |             |      |         |                  |
|   o_vec_c_U       | fifo channel | scalar prop |      |      |        | o_vec_c     | srl  | 0       | 64, 4, 1         |
|   vec_stream_U    | fifo channel | stream      |      |      |        | vec_stream  | srl  | 0       | 32, 2, 1         |
|   vec_size_c_U    | fifo channel | scalar prop |      |      |        | vec_size_c  | srl  | 0       | 32, 2, 1         |
|   col_size_c1_U   | fifo channel | scalar prop |      |      |        | col_size_c1 | srl  | 0       | 32, 2, 1         |
|   mat_stream_U    | fifo channel | stream      |      |      |        | mat_stream  | srl  | 0       | 32, 2, 1         |
|   col_size_c_U    | fifo channel | scalar prop |      |      |        | col_size_c  | srl  | 0       | 32, 2, 1         |
|   out_stream_U    | fifo channel | stream      |      |      |        | out_stream  | srl  | 0       | 32, 2, 1         |
|  + compute_matmul |              |             | 2    | 0    |        |             |      |         |                  |
|    vec_local_U    | ram_1p array |             | 2    |      |        | vec_local   | auto | 1       | 32, 1024, 1      |
+-------------------+--------------+-------------+------+------+--------+-------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------+-------------------------------------------------------+
| Type      | Options                           | Location                                              |
+-----------+-----------------------------------+-------------------------------------------------------+
| unroll    |                                   | ../../swan/src/kernel_matmul.cpp:38 in compute_matmul |
| interface | m_axi port = i_vec bundle = gmem0 | ../../swan/src/kernel_matmul.cpp:57 in kernel_matmul  |
| interface | m_axi port = i_mat bundle = gmem1 | ../../swan/src/kernel_matmul.cpp:58 in kernel_matmul  |
| interface | m_axi port = o_vec bundle = gmem0 | ../../swan/src/kernel_matmul.cpp:59 in kernel_matmul  |
| dataflow  |                                   | ../../swan/src/kernel_matmul.cpp:65 in kernel_matmul  |
+-----------+-----------------------------------+-------------------------------------------------------+


