

================================================================
== Vitis HLS Report for 'fast_accel_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Fri Nov 11 19:46:09 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        FAST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16387|  16387|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_14_1  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 8 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 16384, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%img_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %img_in"   --->   Operation 10 'read' 'img_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %i_V"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i30 0, i30 %phi_mul"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %phi_urem"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_V_3 = load i15 %i_V"   --->   Operation 15 'load' 'i_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %img_in_read" [FAST/solution1/fast.cpp:14]   --->   Operation 17 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.31ns)   --->   "%icmp_ln1072 = icmp_eq  i15 %i_V_3, i15 16384"   --->   Operation 18 'icmp' 'icmp_ln1072' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.94ns)   --->   "%i_V_4 = add i15 %i_V_3, i15 1"   --->   Operation 20 'add' 'i_V_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln1072, void %.split, void %.preheader.preheader.exitStub" [FAST/solution1/fast.cpp:14]   --->   Operation 21 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln885 = store i15 %i_V_4, i15 %i_V"   --->   Operation 22 'store' 'store_ln885' <Predicate = (!icmp_ln1072)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_urem_load = load i15 %phi_urem" [FAST/solution1/fast.cpp:16]   --->   Operation 23 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i15 %phi_urem_load" [FAST/solution1/fast.cpp:16]   --->   Operation 24 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 25 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (1.42ns)   --->   "%switch_ln16 = switch i5 %trunc_ln16, void %branch26, i5 0, void %branch0, i5 1, void %branch1, i5 2, void %branch2, i5 3, void %branch3, i5 4, void %branch4, i5 5, void %branch5, i5 6, void %branch6, i5 7, void %branch7, i5 8, void %branch8, i5 9, void %branch9, i5 10, void %branch10, i5 11, void %branch11, i5 12, void %branch12, i5 13, void %branch13, i5 14, void %branch14, i5 15, void %branch15, i5 16, void %branch16, i5 17, void %branch17, i5 18, void %branch18, i5 19, void %branch19, i5 20, void %branch20, i5 21, void %branch21, i5 22, void %branch22, i5 23, void %branch23, i5 24, void %branch24, i5 25, void %branch25" [FAST/solution1/fast.cpp:16]   --->   Operation 26 'switch' 'switch_ln16' <Predicate = true> <Delay = 1.42>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_urem_load_1 = load i15 %phi_urem" [FAST/solution1/fast.cpp:14]   --->   Operation 27 'load' 'phi_urem_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.94ns)   --->   "%add_ln14 = add i15 %phi_urem_load_1, i15 1" [FAST/solution1/fast.cpp:14]   --->   Operation 28 'add' 'add_ln14' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.31ns)   --->   "%icmp_ln14 = icmp_ult  i15 %add_ln14, i15 27" [FAST/solution1/fast.cpp:14]   --->   Operation 29 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.75ns)   --->   "%select_ln14 = select i1 %icmp_ln14, i15 %add_ln14, i15 0" [FAST/solution1/fast.cpp:14]   --->   Operation 30 'select' 'select_ln14' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln14 = store i15 %select_ln14, i15 %phi_urem" [FAST/solution1/fast.cpp:14]   --->   Operation 31 'store' 'store_ln14' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.08>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul_load = load i30 %phi_mul" [FAST/solution1/fast.cpp:16]   --->   Operation 32 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [FAST/solution1/fast.cpp:14]   --->   Operation 33 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [FAST/solution1/fast.cpp:14]   --->   Operation 34 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.49ns)   --->   "%add_ln16 = add i30 %phi_mul_load, i30 38837" [FAST/solution1/fast.cpp:16]   --->   Operation 35 'add' 'add_ln16' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %phi_mul_load, i32 20, i32 29" [FAST/solution1/fast.cpp:16]   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i10 %tmp" [FAST/solution1/fast.cpp:16]   --->   Operation 37 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%IMG_V_0_addr = getelementptr i8 %IMG_V_0, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 38 'getelementptr' 'IMG_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%IMG_V_1_addr = getelementptr i8 %IMG_V_1, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 39 'getelementptr' 'IMG_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%IMG_V_2_addr = getelementptr i8 %IMG_V_2, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 40 'getelementptr' 'IMG_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%IMG_V_3_addr = getelementptr i8 %IMG_V_3, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 41 'getelementptr' 'IMG_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%IMG_V_4_addr = getelementptr i8 %IMG_V_4, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 42 'getelementptr' 'IMG_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%IMG_V_5_addr = getelementptr i8 %IMG_V_5, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 43 'getelementptr' 'IMG_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%IMG_V_6_addr = getelementptr i8 %IMG_V_6, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 44 'getelementptr' 'IMG_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%IMG_V_7_addr = getelementptr i8 %IMG_V_7, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 45 'getelementptr' 'IMG_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%IMG_V_8_addr = getelementptr i8 %IMG_V_8, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 46 'getelementptr' 'IMG_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%IMG_V_9_addr = getelementptr i8 %IMG_V_9, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 47 'getelementptr' 'IMG_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%IMG_V_10_addr = getelementptr i8 %IMG_V_10, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 48 'getelementptr' 'IMG_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%IMG_V_11_addr = getelementptr i8 %IMG_V_11, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 49 'getelementptr' 'IMG_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%IMG_V_12_addr = getelementptr i8 %IMG_V_12, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 50 'getelementptr' 'IMG_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%IMG_V_13_addr = getelementptr i8 %IMG_V_13, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 51 'getelementptr' 'IMG_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%IMG_V_14_addr = getelementptr i8 %IMG_V_14, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 52 'getelementptr' 'IMG_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%IMG_V_15_addr = getelementptr i8 %IMG_V_15, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 53 'getelementptr' 'IMG_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%IMG_V_16_addr = getelementptr i8 %IMG_V_16, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 54 'getelementptr' 'IMG_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%IMG_V_17_addr = getelementptr i8 %IMG_V_17, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 55 'getelementptr' 'IMG_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%IMG_V_18_addr = getelementptr i8 %IMG_V_18, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 56 'getelementptr' 'IMG_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%IMG_V_19_addr = getelementptr i8 %IMG_V_19, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 57 'getelementptr' 'IMG_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%IMG_V_20_addr = getelementptr i8 %IMG_V_20, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 58 'getelementptr' 'IMG_V_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%IMG_V_21_addr = getelementptr i8 %IMG_V_21, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 59 'getelementptr' 'IMG_V_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%IMG_V_22_addr = getelementptr i8 %IMG_V_22, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 60 'getelementptr' 'IMG_V_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%IMG_V_23_addr = getelementptr i8 %IMG_V_23, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 61 'getelementptr' 'IMG_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%IMG_V_24_addr = getelementptr i8 %IMG_V_24, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 62 'getelementptr' 'IMG_V_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%IMG_V_25_addr = getelementptr i8 %IMG_V_25, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 63 'getelementptr' 'IMG_V_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%IMG_V_26_addr = getelementptr i8 %IMG_V_26, i64 0, i64 %zext_ln16" [FAST/solution1/fast.cpp:16]   --->   Operation 64 'getelementptr' 'IMG_V_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_25_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 65 'store' 'store_ln16' <Predicate = (trunc_ln16 == 25)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 606> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 66 'br' 'br_ln16' <Predicate = (trunc_ln16 == 25)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_24_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 67 'store' 'store_ln16' <Predicate = (trunc_ln16 == 24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 606> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 68 'br' 'br_ln16' <Predicate = (trunc_ln16 == 24)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_23_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 69 'store' 'store_ln16' <Predicate = (trunc_ln16 == 23)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 606> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 70 'br' 'br_ln16' <Predicate = (trunc_ln16 == 23)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_22_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 71 'store' 'store_ln16' <Predicate = (trunc_ln16 == 22)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 606> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 72 'br' 'br_ln16' <Predicate = (trunc_ln16 == 22)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_21_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 73 'store' 'store_ln16' <Predicate = (trunc_ln16 == 21)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 74 'br' 'br_ln16' <Predicate = (trunc_ln16 == 21)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_20_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 75 'store' 'store_ln16' <Predicate = (trunc_ln16 == 20)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 76 'br' 'br_ln16' <Predicate = (trunc_ln16 == 20)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_19_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 77 'store' 'store_ln16' <Predicate = (trunc_ln16 == 19)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 78 'br' 'br_ln16' <Predicate = (trunc_ln16 == 19)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_18_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 79 'store' 'store_ln16' <Predicate = (trunc_ln16 == 18)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 80 'br' 'br_ln16' <Predicate = (trunc_ln16 == 18)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_17_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 81 'store' 'store_ln16' <Predicate = (trunc_ln16 == 17)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 82 'br' 'br_ln16' <Predicate = (trunc_ln16 == 17)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_16_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 83 'store' 'store_ln16' <Predicate = (trunc_ln16 == 16)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 84 'br' 'br_ln16' <Predicate = (trunc_ln16 == 16)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_15_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 85 'store' 'store_ln16' <Predicate = (trunc_ln16 == 15)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 86 'br' 'br_ln16' <Predicate = (trunc_ln16 == 15)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_14_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 87 'store' 'store_ln16' <Predicate = (trunc_ln16 == 14)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 88 'br' 'br_ln16' <Predicate = (trunc_ln16 == 14)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_13_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 89 'store' 'store_ln16' <Predicate = (trunc_ln16 == 13)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 90 'br' 'br_ln16' <Predicate = (trunc_ln16 == 13)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_12_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 91 'store' 'store_ln16' <Predicate = (trunc_ln16 == 12)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 92 'br' 'br_ln16' <Predicate = (trunc_ln16 == 12)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_11_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 93 'store' 'store_ln16' <Predicate = (trunc_ln16 == 11)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 94 'br' 'br_ln16' <Predicate = (trunc_ln16 == 11)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_10_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 95 'store' 'store_ln16' <Predicate = (trunc_ln16 == 10)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 96 'br' 'br_ln16' <Predicate = (trunc_ln16 == 10)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_9_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 97 'store' 'store_ln16' <Predicate = (trunc_ln16 == 9)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 98 'br' 'br_ln16' <Predicate = (trunc_ln16 == 9)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_8_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 99 'store' 'store_ln16' <Predicate = (trunc_ln16 == 8)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 100 'br' 'br_ln16' <Predicate = (trunc_ln16 == 8)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_7_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 101 'store' 'store_ln16' <Predicate = (trunc_ln16 == 7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 102 'br' 'br_ln16' <Predicate = (trunc_ln16 == 7)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_6_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 103 'store' 'store_ln16' <Predicate = (trunc_ln16 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 104 'br' 'br_ln16' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_5_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 105 'store' 'store_ln16' <Predicate = (trunc_ln16 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 106 'br' 'br_ln16' <Predicate = (trunc_ln16 == 5)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_4_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 107 'store' 'store_ln16' <Predicate = (trunc_ln16 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 108 'br' 'br_ln16' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_3_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 109 'store' 'store_ln16' <Predicate = (trunc_ln16 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 110 'br' 'br_ln16' <Predicate = (trunc_ln16 == 3)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_2_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 111 'store' 'store_ln16' <Predicate = (trunc_ln16 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 112 'br' 'br_ln16' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_1_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 113 'store' 'store_ln16' <Predicate = (trunc_ln16 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 114 'br' 'br_ln16' <Predicate = (trunc_ln16 == 1)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_0_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 115 'store' 'store_ln16' <Predicate = (trunc_ln16 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 607> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 116 'br' 'br_ln16' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln16 = store i8 %gmem_addr_read, i10 %IMG_V_26_addr" [FAST/solution1/fast.cpp:16]   --->   Operation 117 'store' 'store_ln16' <Predicate = (trunc_ln16 == 31) | (trunc_ln16 == 30) | (trunc_ln16 == 29) | (trunc_ln16 == 28) | (trunc_ln16 == 27) | (trunc_ln16 == 26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 606> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split28" [FAST/solution1/fast.cpp:16]   --->   Operation 118 'br' 'br_ln16' <Predicate = (trunc_ln16 == 31) | (trunc_ln16 == 30) | (trunc_ln16 == 29) | (trunc_ln16 == 28) | (trunc_ln16 == 27) | (trunc_ln16 == 26)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln16 = store i30 %add_ln16, i30 %phi_mul" [FAST/solution1/fast.cpp:16]   --->   Operation 119 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 120 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.91ns
The critical path consists of the following:
	'alloca' operation ('i.V') [32]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [40]  (0 ns)
	'add' operation ('i.V') [45]  (1.94 ns)
	'store' operation ('store_ln885') of variable 'i.V' on local variable 'i.V' [171]  (1.59 ns)
	blocking operation 0.375 ns on control path)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', FAST/solution1/fast.cpp:16) on port 'gmem' (FAST/solution1/fast.cpp:16) [83]  (7.3 ns)

 <State 3>: 4.08ns
The critical path consists of the following:
	'load' operation ('phi_mul_load', FAST/solution1/fast.cpp:16) on local variable 'phi_mul' [49]  (0 ns)
	'add' operation ('add_ln16', FAST/solution1/fast.cpp:16) [53]  (2.49 ns)
	'store' operation ('store_ln16', FAST/solution1/fast.cpp:16) of variable 'add_ln16', FAST/solution1/fast.cpp:16 on local variable 'phi_mul' [172]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
