

================================================================
== Vitis HLS Report for 'nondf_kernel_cov_x1'
================================================================
* Date:           Sat Sep 17 09:30:24 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.908 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   557342|   557342|  1.858 ms|  1.858 ms|  557342|  557342|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- nondf_kernel_cov_x1_loop_1                                                        |    12416|    12416|       194|          -|          -|      64|        no|
        | + nondf_kernel_cov_x1_loop_2                                                       |      192|      192|         3|          -|          -|      64|        no|
        |- nondf_kernel_cov_x1_loop_3_nondf_kernel_cov_x1_loop_4                             |     4099|     4099|         5|          1|          1|    4096|       yes|
        |- nondf_kernel_cov_x1_loop_5_nondf_kernel_cov_x1_loop_6                             |     4100|     4100|         6|          1|          1|    4096|       yes|
        |- nondf_kernel_cov_x1_loop_7_nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9  |   524303|   524303|        18|          2|          2|  262144|       yes|
        |- nondf_kernel_cov_x1_loop_10                                                       |    12416|    12416|       194|          -|          -|      64|        no|
        | + nondf_kernel_cov_x1_loop_11                                                      |      192|      192|         3|          -|          -|      64|        no|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 6
  * Pipeline-2: initiation interval (II) = 2, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 3
  Pipeline-0 : II = 1, D = 5, States = { 6 7 8 9 10 }
  Pipeline-1 : II = 1, D = 6, States = { 12 13 14 15 16 17 }
  Pipeline-2 : II = 2, D = 18, States = { 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 11 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 12 
12 --> 18 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 12 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 37 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 19 
37 --> 38 
38 --> 39 
39 --> 40 38 
40 --> 41 
41 --> 39 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mean_V = alloca i64 1" [./dut.cpp:63]   --->   Operation 42 'alloca' 'mean_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 502> <Depth = 64> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_V = alloca i64 1" [./dut.cpp:64]   --->   Operation 43 'alloca' 'data_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%cov_V = alloca i64 1" [./dut.cpp:65]   --->   Operation 44 'alloca' 'cov_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln67 = br void" [./dut.cpp:67]   --->   Operation 45 'br' 'br_ln67' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln67, void, i7 0, void" [./dut.cpp:67]   --->   Operation 46 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln67 = add i7 %i, i7 1" [./dut.cpp:67]   --->   Operation 47 'add' 'add_ln67' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i7 %i" [./dut.cpp:69]   --->   Operation 48 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln69, i6 0" [./dut.cpp:67]   --->   Operation 49 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.59ns)   --->   "%icmp_ln67 = icmp_eq  i7 %i, i7 64" [./dut.cpp:67]   --->   Operation 50 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %.split20, void %.preheader2.preheader.preheader" [./dut.cpp:67]   --->   Operation 52 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_246" [./dut.cpp:62]   --->   Operation 53 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%br_ln68 = br void" [./dut.cpp:68]   --->   Operation 54 'br' 'br_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.38>
ST_2 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln62 = br void %.preheader2.preheader" [./dut.cpp:62]   --->   Operation 55 'br' 'br_ln62' <Predicate = (icmp_ln67)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%j_1 = phi i7 %add_ln68, void %.split18, i7 0, void %.split20" [./dut.cpp:68]   --->   Operation 56 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln68 = add i7 %j_1, i7 1" [./dut.cpp:68]   --->   Operation 57 'add' 'add_ln68' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i7 %j_1" [./dut.cpp:69]   --->   Operation 58 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.74ns)   --->   "%add_ln69 = add i12 %tmp_cast, i12 %zext_ln69" [./dut.cpp:69]   --->   Operation 59 'add' 'add_ln69' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i12 %add_ln69" [./dut.cpp:69]   --->   Operation 60 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr i512 %data_V, i64 0, i64 %zext_ln69_1" [./dut.cpp:69]   --->   Operation 61 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.59ns)   --->   "%icmp_ln68 = icmp_eq  i7 %j_1, i7 64" [./dut.cpp:68]   --->   Operation 62 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split18, void" [./dut.cpp:68]   --->   Operation 64 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%xout_addr = getelementptr i512 %xout, i64 0, i64 %zext_ln69_1" [./dut.cpp:69]   --->   Operation 65 'getelementptr' 'xout_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr" [./dut.cpp:69]   --->   Operation 66 'load' 'xout_load' <Predicate = (!icmp_ln68)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 68 [1/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr" [./dut.cpp:69]   --->   Operation 68 'load' 'xout_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_119" [./dut.cpp:62]   --->   Operation 69 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.64ns)   --->   "%store_ln69 = store i512 %xout_load, i12 %data_V_addr" [./dut.cpp:69]   --->   Operation 70 'store' 'store_ln69' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.21>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 %add_ln73_1, void %ifFalse, i13 0, void %.preheader2.preheader.preheader" [./dut.cpp:73]   --->   Operation 72 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%j = phi i7 %select_ln73_2, void %ifFalse, i7 0, void %.preheader2.preheader.preheader" [./dut.cpp:73]   --->   Operation 73 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %add_ln76, void %ifFalse, i7 0, void %.preheader2.preheader.preheader" [./dut.cpp:76]   --->   Operation 74 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%add_i2614 = phi i512 %add_ln691, void %ifFalse, i512 0, void %.preheader2.preheader.preheader"   --->   Operation 75 'phi' 'add_i2614' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.75ns)   --->   "%add_ln73_1 = add i13 %indvar_flatten, i13 1" [./dut.cpp:73]   --->   Operation 76 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.64ns)   --->   "%icmp_ln73 = icmp_eq  i13 %indvar_flatten, i13 4096" [./dut.cpp:73]   --->   Operation 77 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %.preheader2, void %.preheader1.preheader.preheader" [./dut.cpp:73]   --->   Operation 78 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.70ns)   --->   "%add_ln73 = add i7 %j, i7 1" [./dut.cpp:73]   --->   Operation 79 'add' 'add_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.59ns)   --->   "%icmp_ln76 = icmp_eq  i7 %i_2, i7 64" [./dut.cpp:76]   --->   Operation 80 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.30ns)   --->   "%select_ln73 = select i1 %icmp_ln76, i7 0, i7 %i_2" [./dut.cpp:73]   --->   Operation 81 'select' 'select_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.30ns)   --->   "%select_ln73_2 = select i1 %icmp_ln76, i7 %add_ln73, i7 %j" [./dut.cpp:73]   --->   Operation 82 'select' 'select_ln73_2' <Predicate = (!icmp_ln73)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln691 = trunc i7 %select_ln73"   --->   Operation 83 'trunc' 'trunc_ln691' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln76 = add i7 %select_ln73, i7 1" [./dut.cpp:76]   --->   Operation 84 'add' 'add_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.59ns)   --->   "%icmp_ln76_1 = icmp_eq  i7 %add_ln76, i7 64" [./dut.cpp:76]   --->   Operation 85 'icmp' 'icmp_ln76_1' <Predicate = (!icmp_ln73)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76_1, void %ifFalse, void %ifTrue" [./dut.cpp:76]   --->   Operation 86 'br' 'br_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2.preheader"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.39>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i7 %select_ln73_2"   --->   Operation 88 'zext' 'zext_ln691' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln691, i6 0"   --->   Operation 89 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.74ns)   --->   "%add_ln691_2 = add i12 %tmp_3_cast, i12 %zext_ln691"   --->   Operation 90 'add' 'add_ln691_2' <Predicate = (!icmp_ln73)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln691_1 = zext i12 %add_ln691_2"   --->   Operation 91 'zext' 'zext_ln691_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr i512 %data_V, i64 0, i64 %zext_ln691_1"   --->   Operation 92 'getelementptr' 'data_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 93 [2/2] (1.64ns)   --->   "%data_V_load = load i12 %data_V_addr_1"   --->   Operation 93 'load' 'data_V_load' <Predicate = (!icmp_ln73)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>

State 8 <SV = 4> <Delay = 1.64>
ST_8 : Operation 94 [1/2] (1.64ns)   --->   "%data_V_load = load i12 %data_V_addr_1"   --->   Operation 94 'load' 'data_V_load' <Predicate = (!icmp_ln73)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>

State 9 <SV = 5> <Delay = 1.74>
ST_9 : Operation 95 [1/1] (0.57ns)   --->   "%select_ln73_1 = select i1 %icmp_ln76, i512 0, i512 %add_i2614" [./dut.cpp:73]   --->   Operation 95 'select' 'select_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 96 [2/2] (1.16ns)   --->   "%add_ln691 = add i512 %data_V_load, i512 %select_ln73_1"   --->   Operation 96 'add' 'add_ln691' <Predicate = (!icmp_ln73)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 2.90>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x1_loop_3_nondf_kernel_cov_x1_loop_4_str"   --->   Operation 97 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i7 %select_ln73_2" [./dut.cpp:73]   --->   Operation 99 'zext' 'zext_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_647" [./dut.cpp:62]   --->   Operation 100 'specpipeline' 'specpipeline_ln62' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_261" [./dut.cpp:62]   --->   Operation 101 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 102 [1/2] (1.16ns)   --->   "%add_ln691 = add i512 %data_V_load, i512 %select_ln73_1"   --->   Operation 102 'add' 'add_ln691' <Predicate = (!icmp_ln73)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i502 @_ssdm_op_PartSelect.i502.i512.i32.i32, i512 %add_ln691, i32 10, i32 511"   --->   Operation 103 'partselect' 'trunc_ln' <Predicate = (icmp_ln76_1)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%mean_V_addr = getelementptr i502 %mean_V, i64 0, i64 %zext_ln73" [./dut.cpp:75]   --->   Operation 104 'getelementptr' 'mean_V_addr' <Predicate = (icmp_ln76_1)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (1.20ns)   --->   "%store_ln693 = store i502 %trunc_ln, i6 %mean_V_addr"   --->   Operation 105 'store' 'store_ln693' <Predicate = (icmp_ln76_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 502> <Depth = 64> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 106 'br' 'br_ln0' <Predicate = (icmp_ln76_1)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.38>
ST_11 : Operation 107 [1/1] (0.38ns)   --->   "%br_ln62 = br void %.preheader1.preheader" [./dut.cpp:62]   --->   Operation 107 'br' 'br_ln62' <Predicate = true> <Delay = 0.38>

State 12 <SV = 4> <Delay = 1.61>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i13 %add_ln81_1, void %.preheader1, i13 0, void %.preheader1.preheader.preheader" [./dut.cpp:81]   --->   Operation 108 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %select_ln81_1, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [./dut.cpp:81]   --->   Operation 109 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%j_2 = phi i7 %add_ln82, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [./dut.cpp:82]   --->   Operation 110 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.75ns)   --->   "%add_ln81_1 = add i13 %indvar_flatten8, i13 1" [./dut.cpp:81]   --->   Operation 111 'add' 'add_ln81_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.64ns)   --->   "%icmp_ln81 = icmp_eq  i13 %indvar_flatten8, i13 4096" [./dut.cpp:81]   --->   Operation 112 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %.preheader1, void %.preheader25.preheader.preheader" [./dut.cpp:81]   --->   Operation 113 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.70ns)   --->   "%add_ln81 = add i7 %i_1, i7 1" [./dut.cpp:81]   --->   Operation 114 'add' 'add_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.59ns)   --->   "%icmp_ln82 = icmp_eq  i7 %j_2, i7 64" [./dut.cpp:82]   --->   Operation 115 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.30ns)   --->   "%select_ln81 = select i1 %icmp_ln82, i7 0, i7 %j_2" [./dut.cpp:81]   --->   Operation 116 'select' 'select_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.30ns)   --->   "%select_ln81_1 = select i1 %icmp_ln82, i7 %add_ln81, i7 %i_1" [./dut.cpp:81]   --->   Operation 117 'select' 'select_ln81_1' <Predicate = (!icmp_ln81)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln692 = trunc i7 %select_ln81_1"   --->   Operation 118 'trunc' 'trunc_ln692' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.70ns)   --->   "%add_ln82 = add i7 %select_ln81, i7 1" [./dut.cpp:82]   --->   Operation 119 'add' 'add_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 5> <Delay = 2.39>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln692, i6 0" [./dut.cpp:82]   --->   Operation 120 'bitconcatenate' 'tmp_4_cast' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i7 %select_ln81"   --->   Operation 121 'zext' 'zext_ln692' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.74ns)   --->   "%add_ln692 = add i12 %tmp_4_cast, i12 %zext_ln692"   --->   Operation 122 'add' 'add_ln692' <Predicate = (!icmp_ln81)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln692_1 = zext i12 %add_ln692"   --->   Operation 123 'zext' 'zext_ln692_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%data_V_addr_2 = getelementptr i512 %data_V, i64 0, i64 %zext_ln692_1"   --->   Operation 124 'getelementptr' 'data_V_addr_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_13 : Operation 125 [2/2] (1.64ns)   --->   "%data_V_load_1 = load i12 %data_V_addr_2"   --->   Operation 125 'load' 'data_V_load_1' <Predicate = (!icmp_ln81)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>

State 14 <SV = 6> <Delay = 1.64>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i7 %select_ln81" [./dut.cpp:82]   --->   Operation 126 'zext' 'zext_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%mean_V_addr_1 = getelementptr i502 %mean_V, i64 0, i64 %zext_ln82"   --->   Operation 127 'getelementptr' 'mean_V_addr_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_14 : Operation 128 [2/2] (1.20ns)   --->   "%mean_V_load = load i6 %mean_V_addr_1"   --->   Operation 128 'load' 'mean_V_load' <Predicate = (!icmp_ln81)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 502> <Depth = 64> <RAM>
ST_14 : Operation 129 [1/2] (1.64ns)   --->   "%data_V_load_1 = load i12 %data_V_addr_2"   --->   Operation 129 'load' 'data_V_load_1' <Predicate = (!icmp_ln81)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>

State 15 <SV = 7> <Delay = 2.36>
ST_15 : Operation 130 [1/2] (1.20ns)   --->   "%mean_V_load = load i6 %mean_V_addr_1"   --->   Operation 130 'load' 'mean_V_load' <Predicate = (!icmp_ln81)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 502> <Depth = 64> <RAM>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%mean_V_load_cast = zext i502 %mean_V_load"   --->   Operation 131 'zext' 'mean_V_load_cast' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 132 [2/2] (1.16ns)   --->   "%sub_ln692 = sub i512 %data_V_load_1, i512 %mean_V_load_cast"   --->   Operation 132 'sub' 'sub_ln692' <Predicate = (!icmp_ln81)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 1.16>
ST_16 : Operation 133 [1/2] (1.16ns)   --->   "%sub_ln692 = sub i512 %data_V_load_1, i512 %mean_V_load_cast"   --->   Operation 133 'sub' 'sub_ln692' <Predicate = (!icmp_ln81)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 1.64>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x1_loop_5_nondf_kernel_cov_x1_loop_6_str"   --->   Operation 134 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 135 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_647" [./dut.cpp:62]   --->   Operation 136 'specpipeline' 'specpipeline_ln62' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_238" [./dut.cpp:62]   --->   Operation 137 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (1.64ns)   --->   "%store_ln692 = store i512 %sub_ln692, i12 %data_V_addr_2"   --->   Operation 138 'store' 'store_ln692' <Predicate = (!icmp_ln81)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 139 'br' 'br_ln0' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 18 <SV = 5> <Delay = 0.38>
ST_18 : Operation 140 [1/1] (0.38ns)   --->   "%br_ln62 = br void %.preheader25.preheader" [./dut.cpp:62]   --->   Operation 140 'br' 'br_ln62' <Predicate = true> <Delay = 0.38>

State 19 <SV = 6> <Delay = 1.20>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%indvar_flatten36 = phi i19 %add_ln85_1, void %ifFalse13, i19 0, void %.preheader25.preheader.preheader" [./dut.cpp:85]   --->   Operation 141 'phi' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%i_3 = phi i7 %select_ln85_1, void %ifFalse13, i7 0, void %.preheader25.preheader.preheader" [./dut.cpp:85]   --->   Operation 142 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i14 %select_ln86_3, void %ifFalse13, i14 0, void %.preheader25.preheader.preheader" [./dut.cpp:86]   --->   Operation 143 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%j_3 = phi i7 %select_ln86_2, void %ifFalse13, i7 0, void %.preheader25.preheader.preheader" [./dut.cpp:86]   --->   Operation 144 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%k = phi i7 %add_ln89, void %ifFalse13, i7 0, void %.preheader25.preheader.preheader" [./dut.cpp:89]   --->   Operation 145 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.71ns)   --->   "%icmp_ln85 = icmp_eq  i19 %indvar_flatten36, i19 262144" [./dut.cpp:85]   --->   Operation 146 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %.preheader25, void %.preheader.preheader" [./dut.cpp:85]   --->   Operation 147 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 148 [1/1] (0.70ns)   --->   "%add_ln85 = add i7 %i_3, i7 1" [./dut.cpp:85]   --->   Operation 148 'add' 'add_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 149 [1/1] (0.65ns)   --->   "%icmp_ln86 = icmp_eq  i14 %indvar_flatten21, i14 4096" [./dut.cpp:86]   --->   Operation 149 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [1/1] (0.30ns)   --->   "%select_ln85 = select i1 %icmp_ln86, i7 0, i7 %j_3" [./dut.cpp:85]   --->   Operation 150 'select' 'select_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 151 [1/1] (0.30ns)   --->   "%select_ln85_1 = select i1 %icmp_ln86, i7 %add_ln85, i7 %i_3" [./dut.cpp:85]   --->   Operation 151 'select' 'select_ln85_1' <Predicate = (!icmp_ln85)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i7 %select_ln85_1" [./dut.cpp:88]   --->   Operation 152 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln85)   --->   "%xor_ln85 = xor i1 %icmp_ln86, i1 1" [./dut.cpp:85]   --->   Operation 153 'xor' 'xor_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.59ns)   --->   "%icmp_ln89 = icmp_eq  i7 %k, i7 64" [./dut.cpp:89]   --->   Operation 154 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln85)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 155 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln85 = and i1 %icmp_ln89, i1 %xor_ln85" [./dut.cpp:85]   --->   Operation 155 'and' 'and_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [1/1] (0.12ns)   --->   "%or_ln86 = or i1 %and_ln85, i1 %icmp_ln86" [./dut.cpp:86]   --->   Operation 156 'or' 'or_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [1/1] (0.30ns)   --->   "%select_ln86 = select i1 %or_ln86, i7 0, i7 %k" [./dut.cpp:86]   --->   Operation 157 'select' 'select_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i7 %select_ln86"   --->   Operation 158 'trunc' 'trunc_ln215' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.76ns)   --->   "%add_ln86_1 = add i14 %indvar_flatten21, i14 1" [./dut.cpp:86]   --->   Operation 159 'add' 'add_ln86_1' <Predicate = (!icmp_ln85)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (0.34ns)   --->   "%select_ln86_3 = select i1 %icmp_ln86, i14 1, i14 %add_ln86_1" [./dut.cpp:86]   --->   Operation 160 'select' 'select_ln86_3' <Predicate = (!icmp_ln85)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader25.preheader"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 2.39>
ST_20 : Operation 162 [1/1] (0.80ns)   --->   "%add_ln85_1 = add i19 %indvar_flatten36, i19 1" [./dut.cpp:85]   --->   Operation 162 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i7 %select_ln85_1" [./dut.cpp:88]   --->   Operation 163 'zext' 'zext_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.70ns)   --->   "%add_ln86 = add i7 %select_ln85, i7 1" [./dut.cpp:86]   --->   Operation 164 'add' 'add_ln86' <Predicate = (!icmp_ln85 & and_ln85)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [1/1] (0.30ns)   --->   "%select_ln86_2 = select i1 %and_ln85, i7 %add_ln86, i7 %select_ln85" [./dut.cpp:86]   --->   Operation 165 'select' 'select_ln86_2' <Predicate = (!icmp_ln85)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i7 %select_ln86_2" [./dut.cpp:92]   --->   Operation 166 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln92, i6 0" [./dut.cpp:92]   --->   Operation 167 'bitconcatenate' 'tmp_7_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.74ns)   --->   "%add_ln92 = add i12 %tmp_7_cast, i12 %zext_ln88" [./dut.cpp:92]   --->   Operation 168 'add' 'add_ln92' <Predicate = (!icmp_ln85)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_8_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln215, i6 0"   --->   Operation 169 'bitconcatenate' 'tmp_8_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (0.74ns)   --->   "%add_ln215 = add i12 %tmp_8_cast, i12 %zext_ln88"   --->   Operation 170 'add' 'add_ln215' <Predicate = (!icmp_ln85)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i12 %add_ln215"   --->   Operation 171 'zext' 'zext_ln215' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%data_V_addr_3 = getelementptr i512 %data_V, i64 0, i64 %zext_ln215"   --->   Operation 172 'getelementptr' 'data_V_addr_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_20 : Operation 173 [2/2] (1.64ns)   --->   "%data_V_load_2 = load i12 %data_V_addr_3"   --->   Operation 173 'load' 'data_V_load_2' <Predicate = (!icmp_ln85)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>
ST_20 : Operation 174 [1/1] (0.70ns)   --->   "%add_ln89 = add i7 %select_ln86, i7 1" [./dut.cpp:89]   --->   Operation 174 'add' 'add_ln89' <Predicate = (!icmp_ln85)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 175 [1/1] (0.59ns)   --->   "%icmp_ln89_1 = icmp_eq  i7 %add_ln89, i7 64" [./dut.cpp:89]   --->   Operation 175 'icmp' 'icmp_ln89_1' <Predicate = (!icmp_ln85)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89_1, void %ifFalse13, void %ifTrue12" [./dut.cpp:89]   --->   Operation 176 'br' 'br_ln89' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 21 <SV = 8> <Delay = 2.39>
ST_21 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln88, i6 0" [./dut.cpp:86]   --->   Operation 177 'bitconcatenate' 'tmp_5_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i7 %select_ln86_2" [./dut.cpp:92]   --->   Operation 178 'zext' 'zext_ln92' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_21 : Operation 179 [1/1] (0.74ns)   --->   "%add_ln88 = add i12 %tmp_5_cast, i12 %zext_ln92" [./dut.cpp:88]   --->   Operation 179 'add' 'add_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 180 [1/1] (0.74ns)   --->   "%add_ln215_1 = add i12 %tmp_8_cast, i12 %zext_ln92"   --->   Operation 180 'add' 'add_ln215_1' <Predicate = (!icmp_ln85)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i12 %add_ln215_1"   --->   Operation 181 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (0.00ns)   --->   "%data_V_addr_4 = getelementptr i512 %data_V, i64 0, i64 %zext_ln215_1"   --->   Operation 182 'getelementptr' 'data_V_addr_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_21 : Operation 183 [1/2] (1.64ns)   --->   "%data_V_load_2 = load i12 %data_V_addr_3"   --->   Operation 183 'load' 'data_V_load_2' <Predicate = (!icmp_ln85)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>
ST_21 : Operation 184 [2/2] (1.64ns)   --->   "%data_V_load_3 = load i12 %data_V_addr_4"   --->   Operation 184 'load' 'data_V_load_3' <Predicate = (!icmp_ln85)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>

State 22 <SV = 9> <Delay = 1.64>
ST_22 : Operation 185 [1/2] (1.64ns)   --->   "%data_V_load_3 = load i12 %data_V_addr_4"   --->   Operation 185 'load' 'data_V_load_3' <Predicate = (!icmp_ln85)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 512> <Depth = 4096> <RAM>

State 23 <SV = 10> <Delay = 2.15>
ST_23 : Operation 186 [5/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %data_V_load_3, i512 %data_V_load_2"   --->   Operation 186 'mul' 'mul_ln691' <Predicate = (!icmp_ln85)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 2.15>
ST_24 : Operation 187 [4/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %data_V_load_3, i512 %data_V_load_2"   --->   Operation 187 'mul' 'mul_ln691' <Predicate = (!icmp_ln85)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 2.15>
ST_25 : Operation 188 [3/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %data_V_load_3, i512 %data_V_load_2"   --->   Operation 188 'mul' 'mul_ln691' <Predicate = (!icmp_ln85)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 13> <Delay = 2.15>
ST_26 : Operation 189 [2/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %data_V_load_3, i512 %data_V_load_2"   --->   Operation 189 'mul' 'mul_ln691' <Predicate = (!icmp_ln85)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 2.15>
ST_27 : Operation 190 [1/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %data_V_load_3, i512 %data_V_load_2"   --->   Operation 190 'mul' 'mul_ln691' <Predicate = (!icmp_ln85)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 15> <Delay = 1.74>
ST_28 : Operation 191 [1/1] (0.00ns)   --->   "%conv3_i1613 = phi i512 %add_ln691_1, void %ifFalse13, i512 0, void %.preheader25.preheader.preheader"   --->   Operation 191 'phi' 'conv3_i1613' <Predicate = (!or_ln86)> <Delay = 0.00>
ST_28 : Operation 192 [1/1] (0.57ns)   --->   "%select_ln86_1 = select i1 %or_ln86, i512 0, i512 %conv3_i1613" [./dut.cpp:86]   --->   Operation 192 'select' 'select_ln86_1' <Predicate = (!icmp_ln85)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 193 [2/2] (1.16ns)   --->   "%add_ln691_1 = add i512 %mul_ln691, i512 %select_ln86_1"   --->   Operation 193 'add' 'add_ln691_1' <Predicate = (!icmp_ln85)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 16> <Delay = 1.16>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x1_loop_7_nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9_str"   --->   Operation 194 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_29 : Operation 195 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 195 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_29 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9_str"   --->   Operation 196 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_29 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i12 %add_ln92" [./dut.cpp:92]   --->   Operation 197 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_29 : Operation 198 [1/1] (0.00ns)   --->   "%cov_V_addr = getelementptr i503 %cov_V, i64 0, i64 %zext_ln92_1" [./dut.cpp:92]   --->   Operation 198 'getelementptr' 'cov_V_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_29 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i12 %add_ln88" [./dut.cpp:88]   --->   Operation 199 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_29 : Operation 200 [1/1] (0.00ns)   --->   "%cov_V_addr_2 = getelementptr i503 %cov_V, i64 0, i64 %zext_ln88_1" [./dut.cpp:88]   --->   Operation 200 'getelementptr' 'cov_V_addr_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_29 : Operation 201 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_647" [./dut.cpp:62]   --->   Operation 201 'specpipeline' 'specpipeline_ln62' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_29 : Operation 202 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_523" [./dut.cpp:62]   --->   Operation 202 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_29 : Operation 203 [1/2] (1.16ns)   --->   "%add_ln691_1 = add i512 %mul_ln691, i512 %select_ln86_1"   --->   Operation 203 'add' 'add_ln691_1' <Predicate = (!icmp_ln85)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 17> <Delay = 2.15>
ST_30 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln693 = zext i512 %add_ln691_1"   --->   Operation 204 'zext' 'zext_ln693' <Predicate = (icmp_ln89_1)> <Delay = 0.00>
ST_30 : Operation 205 [5/5] (2.15ns)   --->   "%mul_ln693 = mul i1025 %zext_ln693, i1025 13420914291555444213063344670735861617340049462645758376137758473481022841442142819398943579005776256065095427940334033308156379276083370112559195095044101"   --->   Operation 205 'mul' 'mul_ln693' <Predicate = (icmp_ln89_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 18> <Delay = 2.15>
ST_31 : Operation 206 [4/5] (2.15ns)   --->   "%mul_ln693 = mul i1025 %zext_ln693, i1025 13420914291555444213063344670735861617340049462645758376137758473481022841442142819398943579005776256065095427940334033308156379276083370112559195095044101"   --->   Operation 206 'mul' 'mul_ln693' <Predicate = (icmp_ln89_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 19> <Delay = 2.15>
ST_32 : Operation 207 [3/5] (2.15ns)   --->   "%mul_ln693 = mul i1025 %zext_ln693, i1025 13420914291555444213063344670735861617340049462645758376137758473481022841442142819398943579005776256065095427940334033308156379276083370112559195095044101"   --->   Operation 207 'mul' 'mul_ln693' <Predicate = (icmp_ln89_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 20> <Delay = 2.15>
ST_33 : Operation 208 [2/5] (2.15ns)   --->   "%mul_ln693 = mul i1025 %zext_ln693, i1025 13420914291555444213063344670735861617340049462645758376137758473481022841442142819398943579005776256065095427940334033308156379276083370112559195095044101"   --->   Operation 208 'mul' 'mul_ln693' <Predicate = (icmp_ln89_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 21> <Delay = 2.15>
ST_34 : Operation 209 [1/5] (2.15ns)   --->   "%mul_ln693 = mul i1025 %zext_ln693, i1025 13420914291555444213063344670735861617340049462645758376137758473481022841442142819398943579005776256065095427940334033308156379276083370112559195095044101"   --->   Operation 209 'mul' 'mul_ln693' <Predicate = (icmp_ln89_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln693_1 = partselect i503 @_ssdm_op_PartSelect.i503.i1025.i32.i32, i1025 %mul_ln693, i32 522, i32 1024"   --->   Operation 210 'partselect' 'trunc_ln693_1' <Predicate = (icmp_ln89_1)> <Delay = 0.00>

State 35 <SV = 22> <Delay = 1.64>
ST_35 : Operation 211 [1/1] (1.64ns)   --->   "%store_ln693 = store i503 %trunc_ln693_1, i12 %cov_V_addr_2"   --->   Operation 211 'store' 'store_ln693' <Predicate = (icmp_ln89_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>

State 36 <SV = 23> <Delay = 1.64>
ST_36 : Operation 212 [1/1] (1.64ns)   --->   "%store_ln92 = store i503 %trunc_ln693_1, i12 %cov_V_addr" [./dut.cpp:92]   --->   Operation 212 'store' 'store_ln92' <Predicate = (icmp_ln89_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>
ST_36 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse13"   --->   Operation 213 'br' 'br_ln0' <Predicate = (icmp_ln89_1)> <Delay = 0.00>

State 37 <SV = 16> <Delay = 0.38>
ST_37 : Operation 214 [1/1] (0.38ns)   --->   "%br_ln97 = br void %.preheader" [./dut.cpp:97]   --->   Operation 214 'br' 'br_ln97' <Predicate = true> <Delay = 0.38>

State 38 <SV = 17> <Delay = 0.70>
ST_38 : Operation 215 [1/1] (0.00ns)   --->   "%i_4 = phi i7 %add_ln95, void, i7 0, void %.preheader.preheader" [./dut.cpp:95]   --->   Operation 215 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 216 [1/1] (0.70ns)   --->   "%add_ln95 = add i7 %i_4, i7 1" [./dut.cpp:95]   --->   Operation 216 'add' 'add_ln95' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i7 %i_4" [./dut.cpp:97]   --->   Operation 217 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln97, i6 0" [./dut.cpp:95]   --->   Operation 218 'bitconcatenate' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 219 [1/1] (0.59ns)   --->   "%icmp_ln95 = icmp_eq  i7 %i_4, i7 64" [./dut.cpp:95]   --->   Operation 219 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 220 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 220 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %.split2, void" [./dut.cpp:95]   --->   Operation 221 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_230" [./dut.cpp:62]   --->   Operation 222 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_38 : Operation 223 [1/1] (0.38ns)   --->   "%br_ln96 = br void" [./dut.cpp:96]   --->   Operation 223 'br' 'br_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.38>
ST_38 : Operation 224 [1/1] (0.00ns)   --->   "%ret_ln100 = ret" [./dut.cpp:100]   --->   Operation 224 'ret' 'ret_ln100' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 39 <SV = 18> <Delay = 2.39>
ST_39 : Operation 225 [1/1] (0.00ns)   --->   "%j_4 = phi i7 %add_ln96, void %.split, i7 0, void %.split2" [./dut.cpp:96]   --->   Operation 225 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 226 [1/1] (0.70ns)   --->   "%add_ln96 = add i7 %j_4, i7 1" [./dut.cpp:96]   --->   Operation 226 'add' 'add_ln96' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i7 %j_4" [./dut.cpp:97]   --->   Operation 227 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 228 [1/1] (0.74ns)   --->   "%add_ln97 = add i12 %tmp_9_cast, i12 %zext_ln97" [./dut.cpp:97]   --->   Operation 228 'add' 'add_ln97' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i12 %add_ln97" [./dut.cpp:97]   --->   Operation 229 'zext' 'zext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 230 [1/1] (0.00ns)   --->   "%cov_V_addr_1 = getelementptr i503 %cov_V, i64 0, i64 %zext_ln97_1" [./dut.cpp:97]   --->   Operation 230 'getelementptr' 'cov_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 231 [1/1] (0.59ns)   --->   "%icmp_ln96 = icmp_eq  i7 %j_4, i7 64" [./dut.cpp:96]   --->   Operation 231 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 232 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 232 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %.split, void" [./dut.cpp:96]   --->   Operation 233 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 234 [2/2] (1.64ns)   --->   "%cov_V_load = load i12 %cov_V_addr_1" [./dut.cpp:97]   --->   Operation 234 'load' 'cov_V_load' <Predicate = (!icmp_ln96)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>
ST_39 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 235 'br' 'br_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 40 <SV = 19> <Delay = 1.64>
ST_40 : Operation 236 [1/2] (1.64ns)   --->   "%cov_V_load = load i12 %cov_V_addr_1" [./dut.cpp:97]   --->   Operation 236 'load' 'cov_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>

State 41 <SV = 20> <Delay = 1.64>
ST_41 : Operation 237 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_519" [./dut.cpp:62]   --->   Operation 237 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 238 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i503 %xin, i64 0, i64 %zext_ln97_1" [./dut.cpp:97]   --->   Operation 238 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 239 [1/1] (1.64ns)   --->   "%store_ln97 = store i503 %cov_V_load, i12 %xin_addr" [./dut.cpp:97]   --->   Operation 239 'store' 'store_ln97' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>
ST_41 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 240 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ./dut.cpp:67) with incoming values : ('add_ln67', ./dut.cpp:67) [8]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:67) with incoming values : ('add_ln67', ./dut.cpp:67) [8]  (0 ns)
	'add' operation ('add_ln67', ./dut.cpp:67) [9]  (0.706 ns)

 <State 3>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:68) with incoming values : ('add_ln68', ./dut.cpp:68) [19]  (0 ns)
	'add' operation ('add_ln69', ./dut.cpp:69) [22]  (0.745 ns)
	'getelementptr' operation ('xout_addr', ./dut.cpp:69) [30]  (0 ns)
	'load' operation ('xout_load', ./dut.cpp:69) on array 'xout' [31]  (1.65 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	'load' operation ('xout_load', ./dut.cpp:69) on array 'xout' [31]  (1.65 ns)

 <State 5>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln69', ./dut.cpp:69) of variable 'xout_load', ./dut.cpp:69 on array 'data.V', ./dut.cpp:64 [32]  (1.65 ns)

 <State 6>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:76) with incoming values : ('add_ln76', ./dut.cpp:76) [41]  (0 ns)
	'icmp' operation ('icmp_ln76', ./dut.cpp:76) [50]  (0.6 ns)
	'select' operation ('select_ln73', ./dut.cpp:73) [51]  (0.308 ns)
	'add' operation ('add_ln76', ./dut.cpp:76) [65]  (0.706 ns)
	'icmp' operation ('icmp_ln76_1', ./dut.cpp:76) [66]  (0.6 ns)

 <State 7>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln691_2') [58]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_1') [60]  (0 ns)
	'load' operation ('data_V_load') on array 'data.V', ./dut.cpp:64 [63]  (1.65 ns)

 <State 8>: 1.65ns
The critical path consists of the following:
	'load' operation ('data_V_load') on array 'data.V', ./dut.cpp:64 [63]  (1.65 ns)

 <State 9>: 1.74ns
The critical path consists of the following:
	'select' operation ('select_ln73_1', ./dut.cpp:73) [52]  (0.578 ns)
	'add' operation ('add_ln691') [64]  (1.17 ns)

 <State 10>: 2.91ns
The critical path consists of the following:
	'add' operation ('add_ln691') [64]  (1.17 ns)
	'phi' operation ('add_i2614') with incoming values : ('add_ln691') [42]  (0 ns)
	'select' operation ('select_ln73_1', ./dut.cpp:73) [52]  (0.578 ns)
	'add' operation ('add_ln691') [64]  (1.17 ns)

 <State 11>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten8', ./dut.cpp:81) with incoming values : ('add_ln81_1', ./dut.cpp:81) [78]  (0.387 ns)

 <State 12>: 1.61ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:82) with incoming values : ('add_ln82', ./dut.cpp:82) [80]  (0 ns)
	'icmp' operation ('icmp_ln82', ./dut.cpp:82) [88]  (0.6 ns)
	'select' operation ('select_ln81', ./dut.cpp:81) [89]  (0.308 ns)
	'add' operation ('add_ln82', ./dut.cpp:82) [106]  (0.706 ns)

 <State 13>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln692') [95]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_2') [97]  (0 ns)
	'load' operation ('data_V_load_1') on array 'data.V', ./dut.cpp:64 [103]  (1.65 ns)

 <State 14>: 1.65ns
The critical path consists of the following:
	'load' operation ('data_V_load_1') on array 'data.V', ./dut.cpp:64 [103]  (1.65 ns)

 <State 15>: 2.37ns
The critical path consists of the following:
	'load' operation ('mean_V_load') on array 'mean.V', ./dut.cpp:63 [101]  (1.2 ns)
	'sub' operation ('sub_ln692') [104]  (1.17 ns)

 <State 16>: 1.17ns
The critical path consists of the following:
	'sub' operation ('sub_ln692') [104]  (1.17 ns)

 <State 17>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln692') of variable 'sub_ln692' on array 'data.V', ./dut.cpp:64 [105]  (1.65 ns)

 <State 18>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten36', ./dut.cpp:85) with incoming values : ('add_ln85_1', ./dut.cpp:85) [111]  (0.387 ns)

 <State 19>: 1.2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten21', ./dut.cpp:86) with incoming values : ('select_ln86_3', ./dut.cpp:86) [113]  (0 ns)
	'icmp' operation ('icmp_ln86', ./dut.cpp:86) [124]  (0.652 ns)
	'xor' operation ('xor_ln85', ./dut.cpp:85) [130]  (0 ns)
	'and' operation ('and_ln85', ./dut.cpp:85) [132]  (0.122 ns)
	'or' operation ('or_ln86', ./dut.cpp:86) [135]  (0.122 ns)
	'select' operation ('select_ln86', ./dut.cpp:86) [136]  (0.308 ns)

 <State 20>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln215') [150]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_3') [152]  (0 ns)
	'load' operation ('data_V_load_2') on array 'data.V', ./dut.cpp:64 [158]  (1.65 ns)

 <State 21>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln215_1') [153]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_4') [155]  (0 ns)
	'load' operation ('data_V_load_3') on array 'data.V', ./dut.cpp:64 [159]  (1.65 ns)

 <State 22>: 1.65ns
The critical path consists of the following:
	'load' operation ('data_V_load_3') on array 'data.V', ./dut.cpp:64 [159]  (1.65 ns)

 <State 23>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [160]  (2.16 ns)

 <State 24>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [160]  (2.16 ns)

 <State 25>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [160]  (2.16 ns)

 <State 26>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [160]  (2.16 ns)

 <State 27>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [160]  (2.16 ns)

 <State 28>: 1.74ns
The critical path consists of the following:
	'phi' operation ('conv3_i1613') with incoming values : ('add_ln691_1') [116]  (0 ns)
	'select' operation ('select_ln86_1', ./dut.cpp:86) [137]  (0.578 ns)
	'add' operation ('add_ln691_1') [161]  (1.17 ns)

 <State 29>: 1.17ns
The critical path consists of the following:
	'add' operation ('add_ln691_1') [161]  (1.17 ns)

 <State 30>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [167]  (2.16 ns)

 <State 31>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [167]  (2.16 ns)

 <State 32>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [167]  (2.16 ns)

 <State 33>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [167]  (2.16 ns)

 <State 34>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [167]  (2.16 ns)

 <State 35>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln693') of variable 'trunc_ln693_1' on array 'cov.V', ./dut.cpp:65 [169]  (1.65 ns)

 <State 36>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln92', ./dut.cpp:92) of variable 'trunc_ln693_1' on array 'cov.V', ./dut.cpp:65 [170]  (1.65 ns)

 <State 37>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ./dut.cpp:95) with incoming values : ('add_ln95', ./dut.cpp:95) [179]  (0.387 ns)

 <State 38>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:95) with incoming values : ('add_ln95', ./dut.cpp:95) [179]  (0 ns)
	'add' operation ('add_ln95', ./dut.cpp:95) [180]  (0.706 ns)

 <State 39>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:96) with incoming values : ('add_ln96', ./dut.cpp:96) [190]  (0 ns)
	'add' operation ('add_ln97', ./dut.cpp:97) [193]  (0.745 ns)
	'getelementptr' operation ('cov_V_addr_1', ./dut.cpp:97) [195]  (0 ns)
	'load' operation ('cov_V_load', ./dut.cpp:97) on array 'cov.V', ./dut.cpp:65 [202]  (1.65 ns)

 <State 40>: 1.65ns
The critical path consists of the following:
	'load' operation ('cov_V_load', ./dut.cpp:97) on array 'cov.V', ./dut.cpp:65 [202]  (1.65 ns)

 <State 41>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('xin_addr', ./dut.cpp:97) [201]  (0 ns)
	'store' operation ('store_ln97', ./dut.cpp:97) of variable 'cov_V_load', ./dut.cpp:97 on array 'xin' [203]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
