INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_6/project_6.srcs/sources_1/new/math.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module math
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_6/project_6.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_6/project_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
