/*
 * Copyright 2025 NXP
 * Copyright (c) 2017 Intel Corporation.
 * Copyright (c) 2026 Microchip Technology Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/* To run this loopback test, connect MOSI pin to the MISO of the SPI */

/*
 ************************
 * Include dependencies *
 ************************
 */

#include <zephyr/ztest.h>
#include <zephyr/drivers/spi.h>
#include <zephyr/pm/device_runtime.h>
#include <zephyr/drivers/gpio.h>
#include <zephyr/kernel.h>
#include <stdio.h>
#include <stdarg.h>

/*
 **********************
 * SPI configurations *
 **********************
 */

#define FRAME_SIZE COND_CODE_1(CONFIG_SPI_LOOPBACK_16BITS_FRAMES, (16), (8))
#define MODE_LOOP  COND_CODE_1(CONFIG_SPI_LOOPBACK_MODE_LOOP, (SPI_MODE_LOOP), (0))

#define SPI_OP(frame_size)                                                                         \
	SPI_OP_MODE_MASTER | SPI_MODE_CPOL | MODE_LOOP | SPI_MODE_CPHA |                           \
		SPI_WORD_SET(frame_size) | SPI_LINES_SINGLE

#define SPI_FAST_DEV DT_COMPAT_GET_ANY_STATUS_OKAY(test_spi_loopback_fast)
static struct spi_dt_spec spi_fast = SPI_DT_SPEC_GET(SPI_FAST_DEV, SPI_OP(FRAME_SIZE));

#define SPI_SLOW_DEV DT_COMPAT_GET_ANY_STATUS_OKAY(test_spi_loopback_slow)
static struct spi_dt_spec spi_slow = SPI_DT_SPEC_GET(SPI_SLOW_DEV, SPI_OP(FRAME_SIZE));

static struct spi_dt_spec *loopback_specs[2] = {&spi_slow, &spi_fast};
static char *spec_names[2] = {"SLOW", "FAST"};
static int spec_idx;

/* Driver may need to reconfigure due to different spi config for the
 * some of the tests. If we use the same memory location for the spec,
 * it will be treated like the same owner of the bus as previously,
 * and many drivers will think it is the same spec and skip reconfiguring.
 * Even declaring a copy of the spec on the stack will most likely have it end up at the same
 * location on the stack every time and have the same problem.
 * It's not clear from the API if this is expected but it is a common trick that is de facto
 * standardized by the use of the private spi_context header, so for now consider it
 * expected behavior in this test, and write the test accordingly. The point of those cases is
 * not to test the specifics of bus ownership in the API, so we just deal with it.
 */
struct spi_dt_spec spec_copies[5];

const struct gpio_dt_spec miso_pin = GPIO_DT_SPEC_GET_OR(DT_PATH(zephyr_user), miso_gpios, {});
const struct gpio_dt_spec mosi_pin = GPIO_DT_SPEC_GET_OR(DT_PATH(zephyr_user), mosi_gpios, {});

/*
 ********************
 * SPI test buffers *
 ********************
 */

#ifdef CONFIG_NOCACHE_MEMORY
#define __NOCACHE	__attribute__((__section__(".nocache")))
#elif defined(CONFIG_DT_DEFINED_NOCACHE)
#define __NOCACHE	__attribute__((__section__(CONFIG_DT_DEFINED_NOCACHE_NAME)))
#else /* CONFIG_NOCACHE_MEMORY */
#define __NOCACHE
#if CONFIG_DCACHE_LINE_SIZE != 0
#define __BUF_ALIGN	__aligned(CONFIG_DCACHE_LINE_SIZE)
#endif
#endif /* CONFIG_NOCACHE_MEMORY */

#ifndef __BUF_ALIGN
#define __BUF_ALIGN	__aligned(32)
#endif

#define BUF_SIZE 18
static const char tx_data[BUF_SIZE] = "0123456789abcdef-\0";
static __BUF_ALIGN char buffer_tx[BUF_SIZE] __NOCACHE;
static __BUF_ALIGN char buffer_rx[BUF_SIZE] __NOCACHE;

#define BUF2_SIZE 36
static const char tx2_data[BUF2_SIZE] = "Thequickbrownfoxjumpsoverthelazydog\0";
static __BUF_ALIGN char buffer2_tx[BUF2_SIZE] __NOCACHE;
static __BUF_ALIGN char buffer2_rx[BUF2_SIZE] __NOCACHE;

#define BUF3_SIZE CONFIG_SPI_LARGE_BUFFER_SIZE
static const char large_tx_data[BUF3_SIZE] = "Thequickbrownfoxjumpsoverthelazydog\0";
static __BUF_ALIGN char large_buffer_tx[BUF3_SIZE] __NOCACHE;
static __BUF_ALIGN char large_buffer_rx[BUF3_SIZE] __NOCACHE;

#define BUFWIDE_SIZE 12
static const uint16_t tx_data_16[] = {0x1234, 0x5678, 0x9ABC, 0xDEF0,
				      0xFF00, 0x00FF, 0xAAAA, 0x5555,
				      0xF0F0, 0x0F0F, 0xA5A5, 0x5A5A};
static __BUF_ALIGN uint16_t buffer_tx_16[BUFWIDE_SIZE] __NOCACHE;
static __BUF_ALIGN uint16_t buffer_rx_16[BUFWIDE_SIZE] __NOCACHE;
static const uint32_t tx_data_32[] = {0x12345678, 0x56781234, 0x9ABCDEF0, 0xDEF09ABC,
				      0xFFFF0000, 0x0000FFFF, 0x00FF00FF, 0xFF00FF00,
				      0xAAAA5555, 0x5555AAAA, 0xAA55AA55, 0x55AA55AA};
static __BUF_ALIGN uint32_t buffer_tx_32[BUFWIDE_SIZE] __NOCACHE;
static __BUF_ALIGN uint32_t buffer_rx_32[BUFWIDE_SIZE] __NOCACHE;

/*
 ********************
 * Helper functions *
 ********************
 */

/*
 * We need 5x(buffer size) + 1 to print a comma-separated list of each
 * byte in hex, plus a null.
 */
#define PRINT_BUF_SIZE(size) ((size * 5) + 1)

static uint8_t buffer_print_tx[PRINT_BUF_SIZE(BUF_SIZE)];
static uint8_t buffer_print_rx[PRINT_BUF_SIZE(BUF_SIZE)];

static uint8_t buffer_print_tx2[PRINT_BUF_SIZE(BUF2_SIZE)];
static uint8_t buffer_print_rx2[PRINT_BUF_SIZE(BUF2_SIZE)];

/* function for displaying the data in the buffers */
static void to_display_format(const uint8_t *src, size_t size, char *dst)
{
	size_t i;

	for (i = 0; i < size; i++) {
		sprintf(dst + 5 * i, "0x%02x,", src[i]);
	}
}

#if DT_NODE_HAS_PROP(DT_PATH(zephyr_user), cs_loopback_gpios)

static const struct gpio_dt_spec cs_loopback_gpio =
			GPIO_DT_SPEC_GET_OR(DT_PATH(zephyr_user), cs_loopback_gpios, {0});
static struct gpio_callback cs_cb_data;
atomic_t cs_count;
int cs_start;

static void spi_loopback_gpio_cs_loopback_prepare(void)
{
	/* record start state of CS pin and reset edge counter */
	cs_start = gpio_pin_get_dt(&cs_loopback_gpio);
	atomic_set(&cs_count, 0);
}

/* valid expected triggers are 0, 1, or 2, and this function input is not validated */
static int spi_loopback_gpio_cs_loopback_check(int expected_triggers)
{
	int actual_triggers = atomic_get(&cs_count);
	/* 1 should mean CS is asserted, 0 not */
	int cs_level = gpio_pin_get_dt(&cs_loopback_gpio);

	/* putting this first simplifies a lot of the checks needed below */
	if (actual_triggers > expected_triggers) {
		goto error;
	}

	/* Case should not happen unless test is set up wrong */
	if (actual_triggers == 0 && cs_level != cs_start) {
		TC_PRINT("Got 0 triggers but CS changed, GPIO interrupt not working?");
		return -1;
	}

	/* already handled error case for this */
	if (expected_triggers == 0) {
		return 0;
	}

	/* all the other cases should get at least one gpio callback */
	if (actual_triggers == 0) {
		goto error;
	}

	/* a lot of the following code for cases of expecting 1 and 2 is for
	 * handling race conditions due to gpio interrupt latency, where two edges can happen
	 * before the first one's interrupt is processed
	 */

	/* expected case is that cs level is opposite of start */
	if ((expected_triggers == 1) && (cs_level == cs_start)) {
		/* only possibly case at this point is that the CS triggered twice */
		actual_triggers = 2;
		goto error;
	}

	/* expected case is that cs level is same as start */
	if ((expected_triggers == 2) && (cs_level != cs_start)) {
		/* only possibly case at this point is that the CS triggered once */
		actual_triggers = 1;
		goto error;
	}

	return 0;
error:
	TC_PRINT("Expected %d CS triggers, got %d", expected_triggers, actual_triggers);
	return -1;
}

static void cs_callback(const struct device *port,
		     struct gpio_callback *cb,
		     gpio_port_pins_t pins)
{
	ARG_UNUSED(port);
	ARG_UNUSED(cb);
	ARG_UNUSED(pins);

	atomic_inc(&cs_count);
}

static int spi_loopback_gpio_cs_loopback_init(void)
{
	const struct gpio_dt_spec *gpio = &cs_loopback_gpio;
	int ret;

	if (!gpio_is_ready_dt(gpio)) {
		return -ENODEV;
	}

	ret = gpio_pin_configure_dt(gpio, GPIO_INPUT);
	if (ret) {
		return ret;
	}

	ret = gpio_pin_interrupt_configure_dt(gpio, GPIO_INT_EDGE_BOTH);
	if (ret) {
		return ret;
	}

	gpio_init_callback(&cs_cb_data, cs_callback, BIT(gpio->pin));

	return gpio_add_callback(gpio->port, &cs_cb_data);
}
#else
#define spi_loopback_gpio_cs_loopback_init(...) (0)
#define spi_loopback_gpio_cs_loopback_prepare(...)
#define spi_loopback_gpio_cs_loopback_check(...) (0)
#endif

/* just a wrapper of the driver transceive call with ztest error assert */
static void spi_loopback_transceive(struct spi_dt_spec *const spec,
				    const struct spi_buf_set *const tx,
				    const struct spi_buf_set *const rx,
				    int expected_cs_count)
{
	int ret;

	zassert_ok(pm_device_runtime_get(spec->bus));
	spi_loopback_gpio_cs_loopback_prepare();
	ret = spi_transceive_dt(spec, tx, rx);
	if (ret == -EINVAL || ret == -ENOTSUP) {
		TC_PRINT("Spi config invalid for this controller\n");
		zassert_ok(pm_device_runtime_put(spec->bus));
		ztest_test_skip();
	}
	zassert_ok(ret, "SPI transceive failed, code %d", ret);
	zassert_ok(spi_loopback_gpio_cs_loopback_check(expected_cs_count));
	zassert_ok(pm_device_runtime_put(spec->bus));
}

/* The most spi buf currently used by any test case is 4, change if needed */
#define MAX_SPI_BUF_COUNT 4
struct spi_buf tx_bufs_pool[MAX_SPI_BUF_COUNT];
struct spi_buf rx_bufs_pool[MAX_SPI_BUF_COUNT];

/* A function for creating a spi_buf_set. Simply provide the spi_buf pool (either rx or tx),
 * the number of bufs that will be in the set, and then an ordered list of pairs of buf
 * pointer (void *) and buf size (size_t).
 */
static const struct spi_buf_set spi_loopback_setup_xfer(struct spi_buf *pool, size_t num_bufs, ...)
{
	struct spi_buf_set buf_set;

	zassert_true(num_bufs <= MAX_SPI_BUF_COUNT, "SPI xfer need more buf in test");
	zassert_true(pool == tx_bufs_pool || pool == rx_bufs_pool, "Invalid spi buf pool");

	va_list args;

	va_start(args, num_bufs);

	for (int i = 0; i < num_bufs; i++) {
		pool[i].buf = va_arg(args, void *);
		pool[i].len = va_arg(args, size_t);
	}

	va_end(args);

	buf_set.buffers = pool;
	buf_set.count = num_bufs;

	return buf_set;
}

/* compare two buffers and print fail if they are not the same */
static void spi_loopback_compare_bufs(const uint8_t *buf1, const uint8_t *buf2, size_t size,
				      uint8_t *printbuf1, uint8_t *printbuf2)
{
	if (memcmp(buf1, buf2, size)) {
		to_display_format(buf1, size, printbuf1);
		to_display_format(buf2, size, printbuf2);
		TC_PRINT("Buffer contents are different:\n %s\nvs:\n %s\n",
				buffer_print_tx, buffer_print_rx);
		ztest_test_fail();
	}
}

/*
 **************
 * Test cases *
 **************
 */

void spi_loopback_test_mode(struct spi_dt_spec *spec, bool cpol, bool cpha)
{
	const struct spi_buf_set tx = spi_loopback_setup_xfer(tx_bufs_pool, 1,
							      buffer_tx, BUF_SIZE);
	const struct spi_buf_set rx = spi_loopback_setup_xfer(rx_bufs_pool, 1,
							      buffer_rx, BUF_SIZE);
	uint32_t original_op = spec->config.operation;

	if (cpol) {
		spec->config.operation |= SPI_MODE_CPOL;
	} else {
		spec->config.operation &= ~SPI_MODE_CPOL;
	}

	if (cpha) {
		spec->config.operation |= SPI_MODE_CPHA;
	} else {
		spec->config.operation &= ~SPI_MODE_CPHA;
	}

	spi_loopback_transceive(spec, &tx, &rx, 2);

	spec->config.operation = original_op;

	spi_loopback_compare_bufs(buffer_tx, buffer_rx, BUF_SIZE,
		buffer_print_tx, buffer_print_rx);
}

static void spi_loopback_test_word_size(struct spi_dt_spec *spec,
					const void *tx_data,
					void *rx_buffer,
					const void *compare_data,
					size_t buffer_size,
					struct spi_dt_spec *spec_copy,
					uint8_t word_size)
{
	struct spi_config config_copy = spec->config;

	config_copy.operation &= ~SPI_WORD_SIZE_MASK;
	config_copy.operation |= SPI_WORD_SET(word_size);
	spec_copy->config = config_copy;
	spec_copy->bus = spec->bus;

	const struct spi_buf_set tx = spi_loopback_setup_xfer(tx_bufs_pool, 1,
							      tx_data, buffer_size);
	const struct spi_buf_set rx = spi_loopback_setup_xfer(rx_bufs_pool, 1,
							      rx_buffer, buffer_size);

	spi_loopback_transceive(spec_copy, &tx, &rx, 2);

	zassert_false(memcmp(compare_data, rx_buffer, buffer_size),
		      "%d-bit word buffer contents are different", word_size);
}

static K_THREAD_STACK_DEFINE(thread_stack[3], CONFIG_ZTEST_STACK_SIZE +
					      CONFIG_TEST_EXTRA_STACK_SIZE);
static struct k_thread thread[3];

static K_SEM_DEFINE(thread_sem, 0, 3);
static K_SEM_DEFINE(sync_sem, 0, 1);

static uint8_t __BUF_ALIGN tx_buffer[3][32] __NOCACHE;
static uint8_t __BUF_ALIGN rx_buffer[3][32] __NOCACHE;

atomic_t thread_test_fails;

static void spi_transfer_thread(void *p1, void *p2, void *p3)
{
	struct spi_dt_spec *spec = (struct spi_dt_spec *)p1;
	uint8_t *tx_buf_ptr = (uint8_t *)p2;
	uint8_t *rx_buf_ptr = (uint8_t *)p3;
	int ret = 0;

	/* Wait for all threads to be ready */
	k_sem_give(&thread_sem);
	/* Perform SPI transfer */
	const struct spi_buf_set tx_bufs = {
		.buffers = &(struct spi_buf) {
			.buf = tx_buf_ptr,
			.len = 32,
		},
		.count = 1,
	};
	const struct spi_buf_set rx_bufs = {
		.buffers = &(struct spi_buf) {
			.buf = rx_buf_ptr,
			.len = 32,
		},
		.count = 1,
	};

	k_sem_take(&sync_sem, K_FOREVER);

	ret = spi_transceive_dt(spec, &tx_bufs, &rx_bufs);
	if (ret) {
		TC_PRINT("SPI concurrent transfer failed, spec %p\n", spec);
		atomic_inc(&thread_test_fails);
	}

	ret = memcmp(tx_buf_ptr, rx_buf_ptr, 32);
	if (ret) {
		TC_PRINT("SPI concurrent transfer data mismatch, spec %p\n", spec);
		atomic_inc(&thread_test_fails);
	}
}

/* Test case for concurrent SPI transfers */
static void test_spi_concurrent_transfer_helper(struct spi_dt_spec **specs)
{
	/* Create three threads */
	for (int i = 0; i < 3; i++) {
		memset(tx_buffer[i], 0xaa, sizeof(tx_buffer[i]));
		memset(rx_buffer[i], 0, sizeof(rx_buffer[i]));
		k_thread_create(&thread[i], thread_stack[i],
				K_THREAD_STACK_SIZEOF(thread_stack[i]),
				spi_transfer_thread, specs[i],
				tx_buffer[i], rx_buffer[i],
				K_PRIO_PREEMPT(10), 0, K_NO_WAIT);
	}

	/* Wait for all threads to be ready */
	for (int i = 0; i < 3; i++) {
		k_sem_take(&thread_sem, K_FOREVER);
	}

	atomic_set(&thread_test_fails, 0);

	/* Start all threads simultaneously */
	for (int i = 0; i < 3; i++) {
		k_sem_give(&sync_sem);
	}

	/* Wait for threads to complete */
	for (int i = 0; i < 3; i++) {
		k_thread_join(&thread[i], K_FOREVER);
	}

	zassert_equal(atomic_get(&thread_test_fails), 0);
}

#if (CONFIG_SPI_ASYNC)
static struct k_poll_signal async_sig = K_POLL_SIGNAL_INITIALIZER(async_sig);
static struct k_poll_event async_evt =
	K_POLL_EVENT_INITIALIZER(K_POLL_TYPE_SIGNAL,
				 K_POLL_MODE_NOTIFY_ONLY,
				 &async_sig);
static K_SEM_DEFINE(caller, 0, 1);
static K_SEM_DEFINE(start_async, 0, 1);
static int result = 1;

static void spi_async_call_cb(void *p1,
			      void *p2,
			      void *p3)
{
	ARG_UNUSED(p3);

	struct k_poll_event *evt = p1;
	struct k_sem *caller_sem = p2;

	TC_PRINT("Polling...");

	while (1) {
		k_sem_take(&start_async, K_FOREVER);

		zassert_false(k_poll(evt, 1, K_MSEC(2000)), "one or more events are not ready");

		result = evt->signal->result;
		k_sem_give(caller_sem);

		/* Reinitializing for next call */
		evt->signal->signaled = 0U;
		evt->state = K_POLL_STATE_NOT_READY;
	}
}

static void spi_async_cb(const struct device *dev, int cb_result, void *userdata)
{
	struct k_sem *sem = (struct k_sem *)userdata;

	zassert_ok(cb_result, "SPI transceive_cb failed with result %d", cb_result);
	k_sem_give(sem);
}

ZTEST(spi_loopback, test_spi_transceive_cb)
{
	struct spi_dt_spec *spec = loopback_specs[spec_idx];
	static K_SEM_DEFINE(cb_sem, 0, 1);

	const struct spi_buf_set tx = spi_loopback_setup_xfer(tx_bufs_pool, 1, buffer_tx, BUF_SIZE);
	const struct spi_buf_set rx = spi_loopback_setup_xfer(rx_bufs_pool, 1, buffer_rx, BUF_SIZE);

	memset(buffer_rx, 0, BUF_SIZE);

	int ret = spi_transceive_cb(spec->bus, &spec->config, &tx, &rx, spi_async_cb, &cb_sem);

	if (ret == -ENOTSUP) {
		TC_PRINT("spi_transceive_cb not supported, skipping\n");
		ztest_test_skip();
		return;
	}

	zassert_ok(ret, "SPI transceive_cb failed, code %d", ret);

	/* Wait for callback */
	zassert_ok(k_sem_take(&cb_sem, K_MSEC(2000)), "SPI transceive_cb timeout");

	/* Verify loopback data */
	spi_loopback_compare_bufs(buffer_tx, buffer_rx, BUF_SIZE, buffer_print_tx, buffer_print_rx);
}
#endif

/* Repeated transfers so an external SPIS slave has traffic to answer, instead of
 * the single burst the remaining loopback test produces. RX is only printed, not
 * compared, because the slave sends its own pattern rather than echoing.
 */
#define SLAVE_TRAFFIC_XFERS 20

#if 0
ZTEST(spi_loopback, test_spi_slave_traffic)
{
	struct spi_dt_spec *spec = loopback_specs[spec_idx];
	const struct spi_buf_set tx = spi_loopback_setup_xfer(tx_bufs_pool, 1, buffer_tx, BUF_SIZE);
	const struct spi_buf_set rx = spi_loopback_setup_xfer(rx_bufs_pool, 1, buffer_rx, BUF_SIZE);

	zassert_ok(pm_device_runtime_get(spec->bus));

	for (int i = 0; i < SLAVE_TRAFFIC_XFERS; i++) {
		memset(buffer_rx, 0, BUF_SIZE);

		zassert_ok(spi_transceive_dt(spec, &tx, &rx), "xfer %d failed", i);

		to_display_format(buffer_rx, BUF_SIZE, buffer_print_rx);
		TC_PRINT("xfer %d rx: %s\n", i, buffer_print_rx);

		k_msleep(100);
	}

	zassert_ok(pm_device_runtime_put(spec->bus));
}
#endif

/*
 *************************
 * Test suite definition *
 *************************
 */

static void *spi_loopback_common_setup(void)
{
	memset(buffer_tx, 0, sizeof(buffer_tx));
	memcpy(buffer_tx, tx_data, sizeof(tx_data));
	memset(buffer2_tx, 0, sizeof(buffer2_tx));
	memcpy(buffer2_tx, tx2_data, sizeof(tx2_data));
	memset(large_buffer_tx, 0, sizeof(large_buffer_tx));
	memcpy(large_buffer_tx, large_tx_data, sizeof(large_tx_data));
	memset(buffer_tx_16, 0, sizeof(buffer_tx_16));
	memcpy(buffer_tx_16, tx_data_16, sizeof(tx_data_16));
	memset(buffer_tx_32, 0, sizeof(buffer_tx_32));
	memcpy(buffer_tx_32, tx_data_32, sizeof(tx_data_32));
	return NULL;
}

static void *spi_loopback_setup(void)
{
	printf("Testing loopback spec: %s\n", spec_names[spec_idx]);
	spi_loopback_common_setup();
	return NULL;
}

static void run_after_suite(void *unused)
{
	spec_idx++;
}

static void run_after_lock(void *unused)
{
	spi_release_dt(&spi_fast);
	spi_release_dt(&spi_slow);
	spi_slow.config.operation &= ~SPI_LOCK_ON;
	spi_fast.config.operation &= ~SPI_LOCK_ON;
	spi_slow.config.operation &= ~SPI_HOLD_ON_CS;
}

ZTEST_SUITE(spi_loopback, NULL, spi_loopback_setup, NULL, NULL, run_after_suite);
ZTEST_SUITE(spi_extra_api_features, NULL, spi_loopback_common_setup, NULL, NULL, run_after_lock);

struct k_thread async_thread;
k_tid_t async_thread_id;
#define STACK_SIZE (512 + CONFIG_TEST_EXTRA_STACK_SIZE)
K_THREAD_STACK_DEFINE(spi_async_stack, STACK_SIZE);

void test_main(void)
{
	printf("SPI test on buffers TX/RX %p/%p, frame size = %d"
#ifdef CONFIG_DMA
		", DMA enabled"
#ifndef CONFIG_NOCACHE_MEMORY
		" (without CONFIG_NOCACHE_MEMORY)"
#endif
#endif /* CONFIG_DMA */
			"\n",
			buffer_tx,
			buffer_rx,
			FRAME_SIZE);

#if (CONFIG_SPI_ASYNC)
	async_thread_id = k_thread_create(&async_thread,
					  spi_async_stack, STACK_SIZE,
					  spi_async_call_cb,
					  &async_evt, &caller, NULL,
					  K_PRIO_COOP(7), 0, K_NO_WAIT);
#endif

	zassert_false(spi_loopback_gpio_cs_loopback_init());

	ztest_run_all(NULL, false, ARRAY_SIZE(loopback_specs), 1);

#if (CONFIG_SPI_ASYNC)
	k_thread_abort(async_thread_id);
#endif

	ztest_verify_all_test_suites_ran();
}
