{
  "name": "core::core_arch::arm_shared::neon::generated::vaddhn_high_u64",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:2281:1: 2281:82",
  "mir": "fn core::core_arch::arm_shared::neon::generated::vaddhn_high_u64(_1: core_arch::arm_shared::neon::uint32x2_t, _2: core_arch::arm_shared::neon::uint64x2_t, _3: core_arch::arm_shared::neon::uint64x2_t) -> core_arch::arm_shared::neon::uint32x4_t {\n    let mut _0: core_arch::arm_shared::neon::uint32x4_t;\n    let  _4: core_arch::arm_shared::neon::uint32x2_t;\n    let mut _5: core_arch::arm_shared::neon::uint64x2_t;\n    let mut _6: core_arch::arm_shared::neon::uint64x2_t;\n    let mut _7: core_arch::arm_shared::neon::uint64x2_t;\n    debug r => _1;\n    debug a => _2;\n    debug b => _3;\n    debug x => _4;\n    bb0: {\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = intrinsics::simd::simd_add::<core_arch::arm_shared::neon::uint64x2_t>(_2, _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_7);\n        _7 = core_arch::arm_shared::neon::uint64x2_t::splat(32_u64) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _5 = intrinsics::simd::simd_shr::<core_arch::arm_shared::neon::uint64x2_t>(move _6, move _7) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_7);\n        StorageDead(_6);\n        _4 = intrinsics::simd::simd_cast::<core_arch::arm_shared::neon::uint64x2_t, core_arch::arm_shared::neon::uint32x2_t>(move _5) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_5);\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint32x2_t, core_arch::macros::SimdShuffleIdx<4>, core_arch::arm_shared::neon::uint32x4_t>(_1, _4, core_arch::arm_shared::neon::generated::vaddhn_high_u64::{constant#0}) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        return;\n    }\n}\n"
}