Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/hcal/Documents/TDC_Firmw_rev2/drs4eb/firmware/3s400/trest_isim_beh.exe -prj C:/Users/hcal/Documents/TDC_Firmw_rev2/drs4eb/firmware/3s400/trest_beh.prj work.trest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/hcal/Documents/TDC_Firmw_rev2/drs4eb/firmware/3s400/trest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/hcal/Documents/TDC_Firmw_rev2/drs4eb/firmware/3s400/CoarseCounter.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module trest
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity CoarseCounter [coarsecounter_default]
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Compiled 2 Verilog Units
Built simulation executable C:/Users/hcal/Documents/TDC_Firmw_rev2/drs4eb/firmware/3s400/trest_isim_beh.exe
Fuse Memory Usage: 38896 KB
Fuse CPU Usage: 545 ms
