# UART Verification using UVM

This project implements a UART (TX + RX) RTL design and a complete UVM-based verification environment.

## Features
- Parameterized UART RTL
- UVM testbench (TX active, RX passive)
- Random and directed tests
- Functional and code coverage
- Python-based regression automation

## Tools Used
- QuestaSim 2021.1
- SystemVerilog + UVM 1.1d
- Python 3.x

## How to Run
```bash
cd sim
python3 run.py
