#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcef4f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xce8f30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0xd24000 .functor NOT 1, L_0xd24ec0, C4<0>, C4<0>, C4<0>;
L_0xd24c20 .functor XOR 1, L_0xd24ac0, L_0xd24b80, C4<0>, C4<0>;
L_0xd24db0 .functor XOR 1, L_0xd24c20, L_0xd24ce0, C4<0>, C4<0>;
v0xd23330_0 .net *"_ivl_10", 0 0, L_0xd24ce0;  1 drivers
v0xd23430_0 .net *"_ivl_12", 0 0, L_0xd24db0;  1 drivers
v0xd23510_0 .net *"_ivl_2", 0 0, L_0xd24a00;  1 drivers
v0xd23600_0 .net *"_ivl_4", 0 0, L_0xd24ac0;  1 drivers
v0xd236e0_0 .net *"_ivl_6", 0 0, L_0xd24b80;  1 drivers
v0xd23810_0 .net *"_ivl_8", 0 0, L_0xd24c20;  1 drivers
v0xd238f0_0 .var "clk", 0 0;
v0xd23990_0 .var/2u "stats1", 159 0;
v0xd23a50_0 .var/2u "strobe", 0 0;
v0xd23ba0_0 .net "tb_match", 0 0, L_0xd24ec0;  1 drivers
v0xd23c60_0 .net "tb_mismatch", 0 0, L_0xd24000;  1 drivers
v0xd23d20_0 .net "x", 0 0, v0xd210a0_0;  1 drivers
v0xd23dc0_0 .net "y", 0 0, v0xd21160_0;  1 drivers
v0xd23e60_0 .net "z_dut", 0 0, L_0xd248a0;  1 drivers
v0xd23f30_0 .net "z_ref", 0 0, L_0xd24170;  1 drivers
L_0xd24a00 .concat [ 1 0 0 0], L_0xd24170;
L_0xd24ac0 .concat [ 1 0 0 0], L_0xd24170;
L_0xd24b80 .concat [ 1 0 0 0], L_0xd248a0;
L_0xd24ce0 .concat [ 1 0 0 0], L_0xd24170;
L_0xd24ec0 .cmp/eeq 1, L_0xd24a00, L_0xd24db0;
S_0xcedb30 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0xce8f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd240d0 .functor NOT 1, v0xd21160_0, C4<0>, C4<0>, C4<0>;
L_0xd24170 .functor OR 1, v0xd210a0_0, L_0xd240d0, C4<0>, C4<0>;
v0xcf09d0_0 .net *"_ivl_0", 0 0, L_0xd240d0;  1 drivers
v0xcf0a70_0 .net "x", 0 0, v0xd210a0_0;  alias, 1 drivers
v0xd20ba0_0 .net "y", 0 0, v0xd21160_0;  alias, 1 drivers
v0xd20c40_0 .net "z", 0 0, L_0xd24170;  alias, 1 drivers
S_0xd20d80 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0xce8f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0xd20fc0_0 .net "clk", 0 0, v0xd238f0_0;  1 drivers
v0xd210a0_0 .var "x", 0 0;
v0xd21160_0 .var "y", 0 0;
E_0xcce1d0 .event negedge, v0xd20fc0_0;
E_0xcd0650/0 .event negedge, v0xd20fc0_0;
E_0xcd0650/1 .event posedge, v0xd20fc0_0;
E_0xcd0650 .event/or E_0xcd0650/0, E_0xcd0650/1;
S_0xd21200 .scope module, "top_module1" "top_module" 3 76, 4 17 0, S_0xce8f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x7f8ca5fc1018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xd247a0 .functor OR 1, L_0xd243d0, L_0x7f8ca5fc1018, C4<0>, C4<0>;
L_0x7f8ca5fc1060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xd24810 .functor AND 1, L_0xd24590, L_0x7f8ca5fc1060, C4<1>, C4<1>;
L_0xd248a0 .functor XOR 1, L_0xd247a0, L_0xd24810, C4<0>, C4<0>;
v0xd22a50_0 .net "a_out1", 0 0, L_0xd243d0;  1 drivers
v0xd22b20_0 .net "a_out2", 0 0, L_0xd24590;  1 drivers
v0xd22bf0_0 .net "and_out", 0 0, L_0xd24810;  1 drivers
v0xd22cc0_0 .net "b_out1", 0 0, L_0x7f8ca5fc1018;  1 drivers
v0xd22d90_0 .net "b_out2", 0 0, L_0x7f8ca5fc1060;  1 drivers
v0xd22e30_0 .net "or_out", 0 0, L_0xd247a0;  1 drivers
v0xd22ed0_0 .net "x", 0 0, v0xd210a0_0;  alias, 1 drivers
v0xd22f70_0 .net "y", 0 0, v0xd21160_0;  alias, 1 drivers
v0xd23010_0 .net "z", 0 0, L_0xd248a0;  alias, 1 drivers
S_0xd213e0 .scope module, "a1" "A" 4 25, 4 1 0, S_0xd21200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd24340 .functor XOR 1, v0xd210a0_0, v0xd21160_0, C4<0>, C4<0>;
L_0xd243d0 .functor AND 1, L_0xd24340, v0xd210a0_0, C4<1>, C4<1>;
v0xd21650_0 .net *"_ivl_0", 0 0, L_0xd24340;  1 drivers
v0xd21750_0 .net "x", 0 0, v0xd210a0_0;  alias, 1 drivers
v0xd21860_0 .net "y", 0 0, v0xd21160_0;  alias, 1 drivers
v0xd21950_0 .net "z", 0 0, L_0xd243d0;  alias, 1 drivers
S_0xd21a50 .scope module, "a2" "A" 4 26, 4 1 0, S_0xd21200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd24500 .functor XOR 1, v0xd210a0_0, v0xd21160_0, C4<0>, C4<0>;
L_0xd24590 .functor AND 1, L_0xd24500, v0xd210a0_0, C4<1>, C4<1>;
v0xd21ca0_0 .net *"_ivl_0", 0 0, L_0xd24500;  1 drivers
v0xd21da0_0 .net "x", 0 0, v0xd210a0_0;  alias, 1 drivers
v0xd21e60_0 .net "y", 0 0, v0xd21160_0;  alias, 1 drivers
v0xd21f00_0 .net "z", 0 0, L_0xd24590;  alias, 1 drivers
S_0xd22000 .scope module, "b1" "B" 4 27, 4 9 0, S_0xd21200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0xd22280_0 .net "x", 0 0, v0xd210a0_0;  alias, 1 drivers
v0xd22320_0 .net "y", 0 0, v0xd21160_0;  alias, 1 drivers
v0xd22470_0 .net "z", 0 0, L_0x7f8ca5fc1018;  alias, 1 drivers
S_0xd225a0 .scope module, "b2" "B" 4 28, 4 9 0, S_0xd21200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0xd227a0_0 .net "x", 0 0, v0xd210a0_0;  alias, 1 drivers
v0xd22860_0 .net "y", 0 0, v0xd21160_0;  alias, 1 drivers
v0xd22920_0 .net "z", 0 0, L_0x7f8ca5fc1060;  alias, 1 drivers
S_0xd23180 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0xce8f30;
 .timescale -12 -12;
E_0xcd0790 .event anyedge, v0xd23a50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd23a50_0;
    %nor/r;
    %assign/vec4 v0xd23a50_0, 0;
    %wait E_0xcd0790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd20d80;
T_1 ;
    %wait E_0xcd0650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xd21160_0, 0;
    %assign/vec4 v0xd210a0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xd20d80;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcce1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xce8f30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd238f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd23a50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xce8f30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xd238f0_0;
    %inv;
    %store/vec4 v0xd238f0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xce8f30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd20fc0_0, v0xd23c60_0, v0xd23d20_0, v0xd23dc0_0, v0xd23f30_0, v0xd23e60_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xce8f30;
T_6 ;
    %load/vec4 v0xd23990_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xd23990_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd23990_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0xd23990_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd23990_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd23990_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd23990_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xce8f30;
T_7 ;
    %wait E_0xcd0650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd23990_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd23990_0, 4, 32;
    %load/vec4 v0xd23ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xd23990_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd23990_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd23990_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd23990_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xd23f30_0;
    %load/vec4 v0xd23f30_0;
    %load/vec4 v0xd23e60_0;
    %xor;
    %load/vec4 v0xd23f30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xd23990_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd23990_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xd23990_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd23990_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/mt2015_q4/iter0/response6/top_module.sv";
