$comment
	File created using the following command:
		vcd file carry_adder.msim.vcd -direction
$end
$date
	Tue Mar  5 14:18:49 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module carry_adder_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var wire 1 % e $end
$var wire 1 & f $end
$var wire 1 ' g $end
$var wire 1 ( h $end
$var wire 1 ) over $end
$var wire 1 * s1 $end
$var wire 1 + s2 $end
$var wire 1 , s3 $end
$var wire 1 - s4 $end

$scope module i1 $end
$var wire 1 . vcc $end
$var wire 1 / devoe $end
$var wire 1 0 ww_devoe $end
$var wire 1 1 ww_a $end
$var wire 1 2 ww_b $end
$var wire 1 3 ww_c $end
$var wire 1 4 ww_d $end
$var wire 1 5 ww_e $end
$var wire 1 6 ww_f $end
$var wire 1 7 ww_g $end
$var wire 1 8 ww_h $end
$var wire 1 9 ww_s1 $end
$var wire 1 : ww_s2 $end
$var wire 1 ; ww_s3 $end
$var wire 1 < ww_s4 $end
$var wire 1 = ww_over $end
$var wire 1 > \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 ? \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 @ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 A \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 B \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 C \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 D \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 E \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 F \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 G \s1~output_o\ $end
$var wire 1 H \s2~output_o\ $end
$var wire 1 I \s3~output_o\ $end
$var wire 1 J \s4~output_o\ $end
$var wire 1 K \over~output_o\ $end
$var wire 1 L \b~input_o\ $end
$var wire 1 M \a~input_o\ $end
$var wire 1 N \AD1|p~combout\ $end
$var wire 1 O \d~input_o\ $end
$var wire 1 P \c~input_o\ $end
$var wire 1 Q \AD2|s~0_combout\ $end
$var wire 1 R \AD2|cout~0_combout\ $end
$var wire 1 S \f~input_o\ $end
$var wire 1 T \e~input_o\ $end
$var wire 1 U \AD3|s~0_combout\ $end
$var wire 1 V \AD3|cout~0_combout\ $end
$var wire 1 W \h~input_o\ $end
$var wire 1 X \g~input_o\ $end
$var wire 1 Y \AD4|s~combout\ $end
$var wire 1 Z \AD4|cout~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
0$
0%
0&
0'
0(
0)
0*
1+
0,
0-
1.
1/
10
11
12
03
04
05
06
07
08
09
1:
0;
0<
0=
0C
zD
zE
zF
0G
1H
0I
0J
0K
1L
1M
0N
0O
0P
1Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0>
0?
0@
0A
0B
$end
#100000
1'
1(
17
18
1X
1W
1Z
1K
1=
1)
#150000
1#
1$
1%
1&
13
14
15
16
1P
1O
1T
1S
1V
1R
1U
1Y
1I
1J
1;
1<
1,
1-
#200000
0'
0(
0!
0"
07
08
01
02
0X
0W
0M
0L
0Q
0Z
0H
0K
0:
0=
0+
0)
#300000
1'
1(
0#
0$
0%
0&
17
18
03
04
05
06
1X
1W
0P
0O
0T
0S
0V
0R
1Z
1K
0U
0Y
1=
1)
0I
0J
0;
0<
0,
0-
#400000
0'
0(
1!
1"
07
08
11
12
0X
0W
1M
1L
1Q
0Z
1H
0K
1:
0=
1+
0)
#450000
1#
1$
1%
1&
13
14
15
16
1P
1O
1T
1S
1V
1R
1U
1Y
1I
1J
1;
1<
1,
1-
#500000
1'
1(
17
18
1X
1W
1Z
1K
1=
1)
#600000
0'
0(
0#
0$
0%
0&
0!
0"
07
08
03
04
05
06
01
02
0X
0W
0P
0O
0T
0S
0M
0L
0V
0Q
0R
0Z
0H
0K
0U
0Y
0:
0=
0+
0)
0I
0J
0;
0<
0,
0-
#700000
1'
1(
17
18
1X
1W
1Z
1K
1=
1)
#750000
1#
1$
1%
1&
13
14
15
16
1P
1O
1T
1S
1V
1R
1U
1Y
1I
1J
1;
1<
1,
1-
#800000
0'
0(
1!
1"
07
08
11
12
0X
0W
1M
1L
1Q
0Z
1H
0K
1:
0=
1+
0)
#900000
1'
1(
0#
0$
0%
0&
17
18
03
04
05
06
1X
1W
0P
0O
0T
0S
0V
0R
1Z
1K
0U
0Y
1=
1)
0I
0J
0;
0<
0,
0-
#1000000
