memory-map:
  bus: BUS
  name: buserr_NAME
  x-hdl:
    bus-error: True
  children:
    - reg:
        name: rw0
        type: unsigned
        width: 32
        access: rw
        preset: 0x12345678
    - reg:
        name: rw1
        type: unsigned
        width: 32
        access: rw
        preset: 0x23456789
    - reg:
        name: rw2
        type: unsigned
        width: 32
        access: rw
        preset: 0x3456789a
    - reg:
        name: ro0
        type: unsigned
        width: 32
        access: ro
    - reg:
        name: wo0
        type: unsigned
        width: 32
        access: wo
        preset: 0x56789abc
