Info: Starting: Create simulation model
Info: qsys-generate C:\Users\abdel\Desktop\BE_VHDL_23_G19\sopc_compteur\sopc.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Users\abdel\Desktop\BE_VHDL_23_G19\sopc_compteur\sopc\simulation --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading sopc_compteur/sopc.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_qsys 16.1]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding boutons [altera_avalon_pio 18.1]
Progress: Parameterizing module boutons
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: sopc.CPU: Nios II Classic cores are no longer recommended for new projects
Info: sopc.boutons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sopc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sopc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: sopc: Generating sopc "sopc" for SIM_VHDL
Info: CPU: Starting RTL generation for module 'sopc_CPU'
Info: CPU:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=sopc_CPU --dir=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0002_CPU_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --vhdl --config=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0002_CPU_gen//sopc_CPU_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0002_CPU_gen/  ]
Info: CPU: # 2023.09.21 11:13:33 (*) Starting Nios II generation
Info: CPU: # 2023.09.21 11:13:33 (*)   Checking for plaintext license.
Info: CPU: # 2023.09.21 11:13:33 (*)   Plaintext license not found.
Info: CPU: # 2023.09.21 11:13:33 (*)   No license required to generate encrypted Nios II/e.
Info: CPU: # 2023.09.21 11:13:33 (*)   Elaborating CPU configuration settings
Info: CPU: # 2023.09.21 11:13:33 (*)   Creating all objects for CPU
Info: CPU: # 2023.09.21 11:13:34 (*)   Creating 'C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0002_CPU_gen//sopc_CPU_nios2_waves.do'
Info: CPU: # 2023.09.21 11:13:34 (*)   Generating RTL from CPU objects
Info: CPU: # 2023.09.21 11:13:34 (*)   Creating plain-text RTL
Info: CPU: # 2023.09.21 11:13:37 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'sopc_CPU'
Info: CPU: "sopc" instantiated altera_nios2_qsys "CPU"
Info: RAM: Starting RTL generation for module 'sopc_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sopc_RAM --dir=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0003_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0003_RAM_gen//sopc_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0003_RAM_gen/  ]
Info: RAM: Done RTL generation for module 'sopc_RAM'
Info: RAM: "sopc" instantiated altera_avalon_onchip_memory2 "RAM"
Info: boutons: Starting RTL generation for module 'sopc_boutons'
Info: boutons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_boutons --dir=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0004_boutons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0004_boutons_gen//sopc_boutons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0004_boutons_gen/  ]
Info: boutons: Done RTL generation for module 'sopc_boutons'
Info: boutons: "sopc" instantiated altera_avalon_pio "boutons"
Info: jtag_uart_0: Starting RTL generation for module 'sopc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sopc_jtag_uart_0 --dir=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0005_jtag_uart_0_gen//sopc_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0005_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'sopc_jtag_uart_0'
Info: jtag_uart_0: "sopc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds: Starting RTL generation for module 'sopc_leds'
Info: leds:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_leds --dir=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0006_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0006_leds_gen//sopc_leds_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0006_leds_gen/  ]
Info: leds: Done RTL generation for module 'sopc_leds'
Info: leds: "sopc" instantiated altera_avalon_pio "leds"
Info: sysid_qsys_0: "sopc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "sopc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "sopc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "sopc" instantiated altera_reset_controller "rst_controller"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/abdel/Desktop/BE_VHDL_23_G19/sopc_compteur/sopc/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: sopc: Done "sopc" with 23 modules, 44 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\abdel\Desktop\BE_VHDL_23_G19\sopc_compteur\sopc\sopc.spd --output-directory=C:/Users/abdel/Desktop/BE_VHDL_23_G19/sopc_compteur/sopc/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\abdel\Desktop\BE_VHDL_23_G19\sopc_compteur\sopc\sopc.spd --output-directory=C:/Users/abdel/Desktop/BE_VHDL_23_G19/sopc_compteur/sopc/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/abdel/Desktop/BE_VHDL_23_G19/sopc_compteur/sopc/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/abdel/Desktop/BE_VHDL_23_G19/sopc_compteur/sopc/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/abdel/Desktop/BE_VHDL_23_G19/sopc_compteur/sopc/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	22 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/abdel/Desktop/BE_VHDL_23_G19/sopc_compteur/sopc/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/abdel/Desktop/BE_VHDL_23_G19/sopc_compteur/sopc/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\abdel\Desktop\BE_VHDL_23_G19\sopc_compteur\sopc.qsys --block-symbol-file --output-directory=C:\Users\abdel\Desktop\BE_VHDL_23_G19\sopc_compteur\sopc --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading sopc_compteur/sopc.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_qsys 16.1]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding boutons [altera_avalon_pio 18.1]
Progress: Parameterizing module boutons
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: sopc.CPU: Nios II Classic cores are no longer recommended for new projects
Info: sopc.boutons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sopc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sopc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\abdel\Desktop\BE_VHDL_23_G19\sopc_compteur\sopc.qsys --synthesis=VHDL --output-directory=C:\Users\abdel\Desktop\BE_VHDL_23_G19\sopc_compteur\sopc\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading sopc_compteur/sopc.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_qsys 16.1]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding boutons [altera_avalon_pio 18.1]
Progress: Parameterizing module boutons
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: sopc.CPU: Nios II Classic cores are no longer recommended for new projects
Info: sopc.boutons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sopc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sopc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: sopc: Generating sopc "sopc" for QUARTUS_SYNTH
Info: CPU: Starting RTL generation for module 'sopc_CPU'
Info: CPU:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=sopc_CPU --dir=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0023_CPU_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0023_CPU_gen//sopc_CPU_processor_configuration.pl  --do_build_sim=0  ]
Info: CPU: # 2023.09.21 11:13:52 (*) Starting Nios II generation
Info: CPU: # 2023.09.21 11:13:52 (*)   Checking for plaintext license.
Info: CPU: # 2023.09.21 11:13:53 (*)   Plaintext license not found.
Info: CPU: # 2023.09.21 11:13:53 (*)   No license required to generate encrypted Nios II/e.
Info: CPU: # 2023.09.21 11:13:53 (*)   Elaborating CPU configuration settings
Info: CPU: # 2023.09.21 11:13:53 (*)   Creating all objects for CPU
Info: CPU: # 2023.09.21 11:13:54 (*)   Generating RTL from CPU objects
Info: CPU: # 2023.09.21 11:13:54 (*)   Creating plain-text RTL
Info: CPU: # 2023.09.21 11:13:55 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'sopc_CPU'
Info: CPU: "sopc" instantiated altera_nios2_qsys "CPU"
Info: RAM: Starting RTL generation for module 'sopc_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sopc_RAM --dir=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0024_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0024_RAM_gen//sopc_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'sopc_RAM'
Info: RAM: "sopc" instantiated altera_avalon_onchip_memory2 "RAM"
Info: boutons: Starting RTL generation for module 'sopc_boutons'
Info: boutons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_boutons --dir=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0025_boutons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0025_boutons_gen//sopc_boutons_component_configuration.pl  --do_build_sim=0  ]
Info: boutons: Done RTL generation for module 'sopc_boutons'
Info: boutons: "sopc" instantiated altera_avalon_pio "boutons"
Info: jtag_uart_0: Starting RTL generation for module 'sopc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sopc_jtag_uart_0 --dir=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0026_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0026_jtag_uart_0_gen//sopc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'sopc_jtag_uart_0'
Info: jtag_uart_0: "sopc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds: Starting RTL generation for module 'sopc_leds'
Info: leds:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_leds --dir=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0027_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9621_9107659981939761331.dir/0027_leds_gen//sopc_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'sopc_leds'
Info: leds: "sopc" instantiated altera_avalon_pio "leds"
Info: sysid_qsys_0: "sopc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "sopc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "sopc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "sopc" instantiated altera_reset_controller "rst_controller"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/abdel/Desktop/BE_VHDL_23_G19/sopc_compteur/sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: sopc: Done "sopc" with 23 modules, 37 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
