// Seed: 601345107
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout tri1 id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  wire id_17;
  assign id_7 = -1;
  assign id_2[-1] = id_4 & 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd37,
    parameter id_8  = 32'd40
) (
    input uwire id_0,
    inout uwire id_1,
    output uwire id_2,
    input wire id_3,
    output logic id_4,
    input supply0 id_5,
    input wand id_6,
    output logic id_7,
    input tri _id_8,
    input wand id_9
);
  logic id_11;
  ;
  wire id_12, _id_13;
  localparam id_14 = 1;
  parameter id_15 = id_14;
  assign id_4 = id_0;
  logic [id_13 : !  -1 'd0] id_16;
  wire id_17;
  always_comb begin : LABEL_0
    id_4 <= 1;
  end
  initial id_7 = id_0;
  parameter id_18 = id_14;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_16,
      id_11,
      id_15,
      id_17,
      id_12,
      id_14,
      id_16,
      id_17,
      id_14,
      id_11,
      id_15,
      id_11,
      id_14,
      id_12
  );
  wire id_19;
  parameter id_20 = id_18[id_8];
  wire id_21;
  wire id_22;
endmodule
