verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../nnv3.gen/sources_1/bd/nn/ipshared/ec67/hdl" --include "../../../../nnv3.gen/sources_1/bd/nn/ipshared/34f8/hdl" \
"../../../bd/nn/ip/nn_xbar_0/sim/nn_xbar_0.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/27ad/hdl/verilog/conv_combined_CRTL_BUS_s_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/27ad/hdl/verilog/conv_combined_dwbuf_V.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/27ad/hdl/verilog/conv_combined_gmem_m_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/27ad/hdl/verilog/conv_combined_mac_muladd_10s_10s_10ns_10_4_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/27ad/hdl/verilog/conv_combined_mac_muladd_16s_16s_23ns_23_4_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/27ad/hdl/verilog/conv_combined_mul_10s_10s_10_1_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/27ad/hdl/verilog/conv_combined_mul_31ns_32ns_63_2_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/27ad/hdl/verilog/conv_combined_mul_31ns_64ns_95_5_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/27ad/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/27ad/hdl/verilog/conv_combined_mul_32ns_32ns_64_2_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/27ad/hdl/verilog/conv_combined_mul_32ns_64ns_96_5_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/27ad/hdl/verilog/conv_combined_mux_32_16_1_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/27ad/hdl/verilog/conv_combined_wbuf_V.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/27ad/hdl/verilog/conv_combined.v" \
"../../../bd/nn/ip/nn_conv_combined_0_0/sim/nn_conv_combined_0_0.v" \
"../../../bd/nn/ip/nn_conv_dy_0/sim/nn_conv_dy_0.v" \
"../../../bd/nn/ip/nn_conv_y_0/sim/nn_conv_y_0.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/d302/hdl/verilog/fcc_combined_bbuf_V.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/d302/hdl/verilog/fcc_combined_CRTL_BUS_s_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/d302/hdl/verilog/fcc_combined_dbbuf_V.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/d302/hdl/verilog/fcc_combined_gmem_m_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/d302/hdl/verilog/fcc_combined_mac_muladd_10ns_11ns_16ns_16_4_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/d302/hdl/verilog/fcc_combined_mac_muladd_16s_16s_23ns_23_4_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/d302/hdl/verilog/fcc_combined_mul_31ns_32ns_63_2_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/d302/hdl/verilog/fcc_combined_mul_31s_7ns_31_2_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/d302/hdl/verilog/fcc_combined_mul_31s_31s_31_2_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/d302/hdl/verilog/fcc_combined_mul_32ns_7ns_38_2_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/d302/hdl/verilog/fcc_combined_mul_32s_34ns_65_2_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/d302/hdl/verilog/fcc_combined_mul_mul_6ns_11ns_16_4_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/d302/hdl/verilog/fcc_combined_mul_mul_16s_16s_23_4_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/d302/hdl/verilog/fcc_combined_wbuf_V.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/d302/hdl/verilog/fcc_combined.v" \
"../../../bd/nn/ip/nn_fcc_combined_0_0/sim/nn_fcc_combined_0_0.v" \
"../../../bd/nn/ip/nn_fcc_dx_0/sim/nn_fcc_dx_0.v" \
"../../../bd/nn/ip/nn_fcc_dy_0/sim/nn_fcc_dy_0.v" \
"../../../bd/nn/ip/nn_fcc_x_0/sim/nn_fcc_x_0.v" \
"../../../bd/nn/ip/nn_fcc_y_0/sim/nn_fcc_y_0.v" \
"../../../bd/nn/ip/nn_processing_system7_0_0/sim/nn_processing_system7_0_0.v" \
"../../../bd/nn/ip/nn_xbar_1/sim/nn_xbar_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/a1d0/hdl/verilog/relu_combined_CTRL_s_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/a1d0/hdl/verilog/relu_combined.v" \
"../../../bd/nn/ip/nn_relu_combined_0_0/sim/nn_relu_combined_0_0.v" \
"../../../bd/nn/ip/nn_relu_dy_0/sim/nn_relu_dy_0.v" \
"../../../bd/nn/ip/nn_relu_y_0/sim/nn_relu_y_0.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/989c/hdl/verilog/OutputLayer_CTRL_s_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/989c/hdl/verilog/OutputLayer_gmem_m_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/989c/hdl/verilog/OutputLayer.v" \
"../../../bd/nn/ip/nn_OutputLayer_0_0/sim/nn_OutputLayer_0_0.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/39cd/hdl/verilog/InputLayer_CTRL_s_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/39cd/hdl/verilog/InputLayer_gmem_m_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/39cd/hdl/verilog/InputLayer.v" \
"../../../bd/nn/ip/nn_InputLayer_0_0/sim/nn_InputLayer_0_0.v" \
"../../../bd/nn/ip/nn_auto_us_0/sim/nn_auto_us_0.v" \
"../../../bd/nn/ip/nn_auto_us_1/sim/nn_auto_us_1.v" \
"../../../bd/nn/ip/nn_auto_us_2/sim/nn_auto_us_2.v" \
"../../../bd/nn/ip/nn_auto_us_3/sim/nn_auto_us_3.v" \
"../../../bd/nn/ip/nn_auto_pc_0/sim/nn_auto_pc_0.v" \
"../../../bd/nn/ip/nn_auto_pc_1/sim/nn_auto_pc_1.v" \
"../../../bd/nn/sim/nn.v" \

verilog xil_defaultlib "glbl.v"

nosort
