{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1713436418695 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab6_2 EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"Lab6_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713436418703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713436418735 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713436418735 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713436418792 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713436418804 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1713436419027 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1713436419027 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1713436419027 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713436419027 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713436419030 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713436419030 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1713436419030 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713436419030 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 20 " "No exact pin location assignment(s) for 10 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[8\] " "Pin Q_out\[8\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[8] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436419062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[7\] " "Pin Q_out\[7\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[7] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436419062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[6\] " "Pin Q_out\[6\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[6] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436419062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[5\] " "Pin Q_out\[5\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[5] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436419062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[4\] " "Pin Q_out\[4\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[4] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436419062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[3\] " "Pin Q_out\[3\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[3] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436419062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[2\] " "Pin Q_out\[2\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[2] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436419062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[1\] " "Pin Q_out\[1\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[1] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436419062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_out\[0\] " "Pin Q_out\[0\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_out[0] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 456 1008 1184 472 "Q_out" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436419062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_tact\[0\] " "Pin Q_tact\[0\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Q_tact[0] } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 496 1006 1182 512 "Q_tact" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_tact[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713436419062 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1713436419062 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab6_2.sdc " "Synopsys Design Constraints File file not found: 'Lab6_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713436419176 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713436419177 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713436419179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node C (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1713436419189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst53 " "Destination node inst53" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 464 1398 1462 512 "inst53" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst53 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436419189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst52 " "Destination node inst52" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 408 1398 1462 456 "inst52" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst52 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436419189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst51 " "Destination node inst51" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 352 1400 1464 400 "inst51" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst51 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436419189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst50 " "Destination node inst50" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 296 1398 1462 344 "inst50" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436419189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst49 " "Destination node inst49" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 240 1398 1462 288 "inst49" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436419189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst48 " "Destination node inst48" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 184 1398 1462 232 "inst48" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436419189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst47 " "Destination node inst47" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 128 1398 1462 176 "inst47" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst47 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436419189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst46 " "Destination node inst46" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 72 1398 1462 120 "inst46" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst46 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436419189 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst45 " "Destination node inst45" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 16 1400 1464 64 "inst45" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst45 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1713436419189 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1713436419189 ""}  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { C } } } { "d:/quatrus/qua/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quatrus/qua/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C" } } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 352 80 248 368 "C" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713436419189 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713436419246 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713436419247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713436419247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713436419251 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713436419253 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713436419254 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713436419255 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713436419255 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713436419256 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1713436419258 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713436419258 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 0 10 0 " "Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 0 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1713436419261 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1713436419261 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1713436419261 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 32 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713436419262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 9 26 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713436419262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 35 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713436419262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1713436419262 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1713436419262 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1713436419262 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713436419273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713436419726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713436419769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713436419776 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713436420019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713436420020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713436420081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "D:/CODING/CADWork/Lab6/Lab6_2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1713436420486 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713436420486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713436420639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1713436420642 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713436420642 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1713436420648 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713436420652 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[8\] 0 " "Pin \"Q_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[7\] 0 " "Pin \"Q_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[6\] 0 " "Pin \"Q_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[5\] 0 " "Pin \"Q_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[4\] 0 " "Pin \"Q_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[3\] 0 " "Pin \"Q_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[2\] 0 " "Pin \"Q_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[1\] 0 " "Pin \"Q_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_out\[0\] 0 " "Pin \"Q_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[8\] 0 " "Pin \"Q_tact\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[7\] 0 " "Pin \"Q_tact\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[6\] 0 " "Pin \"Q_tact\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[5\] 0 " "Pin \"Q_tact\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[4\] 0 " "Pin \"Q_tact\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[3\] 0 " "Pin \"Q_tact\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[2\] 0 " "Pin \"Q_tact\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[1\] 0 " "Pin \"Q_tact\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q_tact\[0\] 0 " "Pin \"Q_tact\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1713436420655 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1713436420655 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713436420727 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713436420736 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713436420795 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713436420934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CODING/CADWork/Lab6/Lab6_2/output_files/Lab6_2.fit.smsg " "Generated suppressed messages file D:/CODING/CADWork/Lab6/Lab6_2/output_files/Lab6_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713436421041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713436421161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 13:33:41 2024 " "Processing ended: Thu Apr 18 13:33:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713436421161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713436421161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713436421161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713436421161 ""}
