Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/s1820419/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3ca43f8b0a264e418cfc5572977c96c6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot min_tb_behav xil_defaultlib.min_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <cnu_min_8> not found while processing module instance <u0> [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/common_lib/CNU10/min_tb.v:28]
ERROR: [VRFC 10-2063] Module <cnu_min_6> not found while processing module instance <u1> [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/common_lib/CNU10/min_tb.v:43]
ERROR: [VRFC 10-3180] cannot find port 'v2' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/common_lib/CNU10/opt_cnu_min_8.v:73]
ERROR: [VRFC 10-3180] cannot find port 'v2' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/common_lib/CNU10/opt_cnu_min_8.v:81]
ERROR: [VRFC 10-3180] cannot find port 'v2' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/common_lib/CNU10/opt_cnu_min_8.v:90]
ERROR: [VRFC 10-3180] cannot find port 'min_index' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/common_lib/CNU10/min_tb.v:74]
WARNING: [VRFC 10-2861] module 'opt_cnu_min_6' does not have a parameter named alpha_2 [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/common_lib/CNU10/min_tb.v:71]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
