
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000677                       # Number of seconds simulated
sim_ticks                                   677326000                       # Number of ticks simulated
final_tick                                  677326000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  30773                       # Simulator instruction rate (inst/s)
host_op_rate                                    53576                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25717303                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646852                       # Number of bytes of host memory used
host_seconds                                    26.34                       # Real time elapsed on the host
sim_insts                                      810491                       # Number of instructions simulated
sim_ops                                       1411059                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    677326000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           30400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               56704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26304                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26304                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              411                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              475                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  886                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           38835066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           44882376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               83717442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      38835066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          38835066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          38835066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          44882376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              83717442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       411.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       475.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1794                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          886                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        886                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   56704                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    56704                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 84                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                126                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 39                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 42                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               106                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                97                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               104                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      677181500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    886                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      575                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      261                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       37                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          159                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     344.955975                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    217.946896                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    325.216176                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            44     27.67%     27.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           42     26.42%     54.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           13      8.18%     62.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           21     13.21%     75.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           10      6.29%     81.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            3      1.89%     83.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            2      1.26%     84.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            5      3.14%     88.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           19     11.95%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           159                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        26304                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        30400                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 38835066.127684451640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 44882375.695012442768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          411                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          475                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     15280000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     16634000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37177.62                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     35018.95                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      15301500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 31914000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4430000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      17270.32                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36020.32                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         83.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      83.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.65                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.65                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       718                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  81.04                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      764313.21                       # Average gap between requests
system.mem_ctrl.pageHitRate                     81.04                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    571200                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    288420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2706060                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               7364400                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                805440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         55739160                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         17779680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         120491400                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               219882480                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             324.633160                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             658985500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1506500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        5980000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     490540750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     46300250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       10752750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    122245750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    628320                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    314985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3619980                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6981360                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                327840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         29252400                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          4300800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         141147240                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               193333965                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             285.437094                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             660716500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        521000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2860000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     585812250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     11199000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       12811250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     64122500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    677326000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  125380                       # Number of BP lookups
system.cpu.branchPred.condPredicted            125380                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             14422                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                84334                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25754                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1549                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           84334                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              77341                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6993                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2226                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    677326000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      441376                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      168708                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            84                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    677326000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    677326000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      183518                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           160                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       677326000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1354653                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              56927                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1214350                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      125380                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             103095                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1230758                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   29094                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1452                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    183395                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   427                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1303794                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.609114                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.778836                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   240218     18.42%     18.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    29199      2.24%     20.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1034377     79.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1303794                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.092555                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.896429                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   137877                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                123510                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1012474                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15386                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  14547                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1983290                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 49697                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  14547                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   181796                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   35367                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2687                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    983516                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 85881                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1933453                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 25348                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    48                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   2061                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  26343                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  51012                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               11                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2019806                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               4335848                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2911430                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            111358                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1477287                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   542519                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 24                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     18712                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               498289                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              200125                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            206759                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            26879                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1883969                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  61                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1721911                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             11574                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          472970                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       551219                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             52                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1303794                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.320693                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.841365                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              319459     24.50%     24.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              246759     18.93%     43.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              737576     56.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1303794                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 32480     18.13%     18.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     18.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    248      0.14%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     53      0.03%     18.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     18.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.01%     18.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   118      0.07%     18.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  122      0.07%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 124564     69.55%     87.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21507     12.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1375      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                863187     50.13%     50.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     50.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.00%     50.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              211909     12.31%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.02%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.01%     62.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.01%     62.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.01%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23731      1.38%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               356259     20.69%     84.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              132617      7.70%     92.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           92506      5.37%     97.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          39355      2.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1721911                       # Type of FU issued
system.cpu.iq.rate                           1.271109                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      179104                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.104015                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4164589                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1876895                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1309081                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              773705                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             480153                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       354406                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1497640                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  402000                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           186319                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       125223                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          938                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        52392                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  14547                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   23234                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6476                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1884030                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3647                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                498289                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               200125                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     42                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6314                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             48                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7499                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7265                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14764                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1679296                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                441370                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             42615                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       610078                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    96307                       # Number of branches executed
system.cpu.iew.exec_stores                     168708                       # Number of stores executed
system.cpu.iew.exec_rate                     1.239650                       # Inst execution rate
system.cpu.iew.wb_sent                        1672785                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1663487                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1144334                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1512399                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.227980                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.756635                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          447376                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             14513                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1268857                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.112071                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.932361                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       488374     38.49%     38.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       149907     11.81%     50.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       630576     49.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1268857                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               810491                       # Number of instructions committed
system.cpu.commit.committedOps                1411059                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520799                       # Number of memory references committed
system.cpu.commit.loads                        373066                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      86686                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     320321                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1199148                       # Number of committed integer instructions.
system.cpu.commit.function_calls                16311                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1127      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           693719     49.16%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         170948     12.11%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.03%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.01%     61.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.02%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.01%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23498      1.67%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          287541     20.38%     83.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         108845      7.71%     91.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        85525      6.06%     97.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        38888      2.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1411059                       # Class of committed instruction
system.cpu.commit.bw_lim_events                630576                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2496716                       # The number of ROB reads
system.cpu.rob.rob_writes                     3751835                       # The number of ROB writes
system.cpu.timesIdled                             254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           50859                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      810491                       # Number of Instructions Simulated
system.cpu.committedOps                       1411059                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.671398                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.671398                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.598302                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.598302                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  2452646                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1071348                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     90101                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   293388                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    331451                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   396473                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  792496                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    677326000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.859442                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              401797                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1332                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            301.649399                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            271500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.859442                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995608                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995608                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1612176                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1612176                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    677326000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       253054                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          253054                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       147411                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147411                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       400465                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           400465                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       400465                       # number of overall hits
system.cpu.dcache.overall_hits::total          400465                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1924                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1924                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          322                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          322                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         2246                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2246                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2246                       # number of overall misses
system.cpu.dcache.overall_misses::total          2246                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    127733000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    127733000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37598000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37598000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    165331000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    165331000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    165331000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    165331000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       254978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       254978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       402711                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       402711                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       402711                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       402711                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007546                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007546                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002180                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005577                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005577                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005577                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005577                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66389.293139                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66389.293139                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 116763.975155                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 116763.975155                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73611.308994                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73611.308994                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73611.308994                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73611.308994                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          645                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   107.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1060                       # number of writebacks
system.cpu.dcache.writebacks::total              1060                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          909                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          909                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          914                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          914                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1015                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1015                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          317                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          317                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1332                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1332                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1332                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1332                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     38636000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38636000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     31011500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31011500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     69647500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     69647500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     69647500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     69647500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003981                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003981                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002146                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002146                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003308                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003308                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003308                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38065.024631                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38065.024631                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97828.075710                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97828.075710                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52287.912913                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52287.912913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52287.912913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52287.912913                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1300                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    677326000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.891541                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              183282                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               703                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            260.714083                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.891541                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996611                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996611                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            734283                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           734283                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    677326000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       182579                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          182579                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       182579                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           182579                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       182579                       # number of overall hits
system.cpu.icache.overall_hits::total          182579                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          816                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           816                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          816                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            816                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          816                       # number of overall misses
system.cpu.icache.overall_misses::total           816                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     81977000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81977000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     81977000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81977000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     81977000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81977000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       183395                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       183395                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       183395                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       183395                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       183395                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       183395                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004449                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004449                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004449                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004449                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004449                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004449                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100462.009804                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100462.009804                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100462.009804                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100462.009804                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100462.009804                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100462.009804                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          112                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          704                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          704                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          704                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          704                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          704                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          704                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55960000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55960000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55960000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55960000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55960000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55960000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003839                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003839                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003839                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003839                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003839                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003839                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79488.636364                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79488.636364                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79488.636364                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79488.636364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79488.636364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79488.636364                       # average overall mshr miss latency
system.cpu.icache.replacements                    671                       # number of replacements
system.l2bus.snoop_filter.tot_requests           4007                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    677326000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1718                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1062                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               909                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                317                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               317                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1719                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2078                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3964                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    6042                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        45120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       153088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   198208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2036                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000982                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.031334                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2034     99.90%     99.90% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      0.10%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2036                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              4127500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1758997                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3330499                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    677326000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              774.037523                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3097                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  886                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.495485                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   351.370441                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   422.667083                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.085784                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.103190                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.188974                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          886                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          827                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.216309                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                25670                       # Number of tag accesses
system.l2cache.tags.data_accesses               25670                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    677326000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         1062                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         1062                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           78                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               78                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          292                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          779                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1071                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             292                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             857                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1149                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            292                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            857                       # number of overall hits
system.l2cache.overall_hits::total               1149                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          412                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          236                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          648                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           412                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           475                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               887                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          412                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          475                       # number of overall misses
system.l2cache.overall_misses::total              887                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     29732500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     29732500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     51943500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     29278000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     81221500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     51943500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     59010500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    110954000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     51943500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     59010500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    110954000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         1062                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         1062                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          317                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          317                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          704                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         1015                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1719                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          704                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1332                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2036                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          704                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1332                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2036                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.753943                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.753943                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.585227                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.232512                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.376963                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.585227                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.356607                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.435658                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.585227                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.356607                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.435658                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 124403.765690                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 124403.765690                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 126076.456311                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 124059.322034                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 125341.820988                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 126076.456311                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 124232.631579                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 125089.064262                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 126076.456311                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 124232.631579                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 125089.064262                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          412                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          236                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          648                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          412                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          475                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          887                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          412                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          475                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          887                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     24952500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     24952500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     43723500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     24558000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     68281500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     43723500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     49510500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     93234000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     43723500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     49510500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     93234000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.753943                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.753943                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.585227                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.232512                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.376963                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.585227                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.356607                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.435658                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.585227                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.356607                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.435658                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 104403.765690                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 104403.765690                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst       106125                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104059.322034                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 105372.685185                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst       106125                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 104232.631579                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 105111.612176                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst       106125                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 104232.631579                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 105111.612176                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            886                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    677326000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 647                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                239                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               239                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            647                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1772                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        56704                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                886                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      886    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  886                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               443000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2215000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    677326000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              774.071534                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    886                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  886                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   351.386217                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   422.685316                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.021447                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.025799                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.047246                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          886                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          827                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.054077                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                15062                       # Number of tag accesses
system.l3cache.tags.data_accesses               15062                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    677326000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          411                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          236                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          647                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           411                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           475                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               886                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          411                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          475                       # number of overall misses
system.l3cache.overall_misses::total              886                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     22801500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     22801500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     40024500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     22434000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     62458500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     40024500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     45235500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     85260000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     40024500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     45235500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     85260000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          411                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          236                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          647                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          411                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          475                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             886                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          411                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          475                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            886                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 95403.765690                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 95403.765690                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 97383.211679                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 95059.322034                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 96535.548686                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 97383.211679                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 95232.631579                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 96230.248307                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 97383.211679                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 95232.631579                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 96230.248307                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          411                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          236                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          647                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          411                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          475                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          886                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          411                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          475                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          886                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     16826500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     16826500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     29749500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16534000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     46283500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     29749500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     33360500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     63110000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     29749500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     33360500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     63110000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 70403.765690                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 70403.765690                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72383.211679                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70059.322034                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 71535.548686                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72383.211679                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 70232.631579                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 71230.248307                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72383.211679                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 70232.631579                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 71230.248307                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           886                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    677326000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                647                       # Transaction distribution
system.membus.trans_dist::ReadExReq               239                       # Transaction distribution
system.membus.trans_dist::ReadExResp              239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           647                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        56704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        56704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               886                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     886    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 886                       # Request fanout histogram
system.membus.reqLayer0.occupancy              443000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2401000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
