## ddram:0.a
set_property PACKAGE_PIN M4 [get_ports {ddram_a[0]}]
set_property SLEW FAST [get_ports {ddram_a[0]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_a[0]}]
## ddram:0.a
set_property PACKAGE_PIN P4 [get_ports {ddram_a[1]}]
set_property SLEW FAST [get_ports {ddram_a[1]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_a[1]}]
## ddram:0.a
set_property PACKAGE_PIN M6 [get_ports {ddram_a[2]}]
set_property SLEW FAST [get_ports {ddram_a[2]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_a[2]}]
## ddram:0.a
set_property PACKAGE_PIN T1 [get_ports {ddram_a[3]}]
set_property SLEW FAST [get_ports {ddram_a[3]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_a[3]}]
## ddram:0.a
set_property PACKAGE_PIN L3 [get_ports {ddram_a[4]}]
set_property SLEW FAST [get_ports {ddram_a[4]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_a[4]}]
## ddram:0.a
set_property PACKAGE_PIN P5 [get_ports {ddram_a[5]}]
set_property SLEW FAST [get_ports {ddram_a[5]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_a[5]}]
## ddram:0.a
set_property PACKAGE_PIN M2 [get_ports {ddram_a[6]}]
set_property SLEW FAST [get_ports {ddram_a[6]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_a[6]}]
## ddram:0.a
set_property PACKAGE_PIN N1 [get_ports {ddram_a[7]}]
set_property SLEW FAST [get_ports {ddram_a[7]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_a[7]}]
## ddram:0.a
set_property PACKAGE_PIN L4 [get_ports {ddram_a[8]}]
set_property SLEW FAST [get_ports {ddram_a[8]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_a[8]}]
## ddram:0.a
set_property PACKAGE_PIN N5 [get_ports {ddram_a[9]}]
set_property SLEW FAST [get_ports {ddram_a[9]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_a[9]}]
## ddram:0.a
set_property PACKAGE_PIN R2 [get_ports {ddram_a[10]}]
set_property SLEW FAST [get_ports {ddram_a[10]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_a[10]}]
## ddram:0.a
set_property PACKAGE_PIN K5 [get_ports {ddram_a[11]}]
set_property SLEW FAST [get_ports {ddram_a[11]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_a[11]}]
## ddram:0.a
set_property PACKAGE_PIN N6 [get_ports {ddram_a[12]}]
set_property SLEW FAST [get_ports {ddram_a[12]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_a[12]}]
## ddram:0.ba
set_property PACKAGE_PIN P2 [get_ports {ddram_ba[0]}]
set_property SLEW FAST [get_ports {ddram_ba[0]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_ba[0]}]
## ddram:0.ba
set_property PACKAGE_PIN P3 [get_ports {ddram_ba[1]}]
set_property SLEW FAST [get_ports {ddram_ba[1]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_ba[1]}]
## ddram:0.ba
set_property PACKAGE_PIN R1 [get_ports {ddram_ba[2]}]
set_property SLEW FAST [get_ports {ddram_ba[2]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_ba[2]}]
## ddram:0.ras_n
set_property PACKAGE_PIN N4 [get_ports ddram_ras_n]
set_property SLEW FAST [get_ports ddram_ras_n]
set_property IOSTANDARD SSTL18_II [get_ports ddram_ras_n]
## ddram:0.cas_n
set_property PACKAGE_PIN L1 [get_ports ddram_cas_n]
set_property SLEW FAST [get_ports ddram_cas_n]
set_property IOSTANDARD SSTL18_II [get_ports ddram_cas_n]
## ddram:0.we_n
set_property PACKAGE_PIN N2 [get_ports ddram_we_n]
set_property SLEW FAST [get_ports ddram_we_n]
set_property IOSTANDARD SSTL18_II [get_ports ddram_we_n]
## ddram:0.dm
set_property PACKAGE_PIN T6 [get_ports {ddram_dm[0]}]
set_property SLEW FAST [get_ports {ddram_dm[0]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dm[0]}]
## ddram:0.dm
set_property PACKAGE_PIN U1 [get_ports {ddram_dm[1]}]
set_property SLEW FAST [get_ports {ddram_dm[1]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dm[1]}]
## ddram:0.dq
set_property PACKAGE_PIN R7 [get_ports {ddram_dq[0]}]
set_property SLEW FAST [get_ports {ddram_dq[0]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dq[0]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[0]}]
## ddram:0.dq
set_property PACKAGE_PIN V6 [get_ports {ddram_dq[1]}]
set_property SLEW FAST [get_ports {ddram_dq[1]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dq[1]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[1]}]
## ddram:0.dq
set_property PACKAGE_PIN R8 [get_ports {ddram_dq[2]}]
set_property SLEW FAST [get_ports {ddram_dq[2]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dq[2]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[2]}]
## ddram:0.dq
set_property PACKAGE_PIN U7 [get_ports {ddram_dq[3]}]
set_property SLEW FAST [get_ports {ddram_dq[3]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dq[3]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[3]}]
## ddram:0.dq
set_property PACKAGE_PIN V7 [get_ports {ddram_dq[4]}]
set_property SLEW FAST [get_ports {ddram_dq[4]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dq[4]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[4]}]
## ddram:0.dq
set_property PACKAGE_PIN R6 [get_ports {ddram_dq[5]}]
set_property SLEW FAST [get_ports {ddram_dq[5]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dq[5]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[5]}]
## ddram:0.dq
set_property PACKAGE_PIN U6 [get_ports {ddram_dq[6]}]
set_property SLEW FAST [get_ports {ddram_dq[6]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dq[6]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[6]}]
## ddram:0.dq
set_property PACKAGE_PIN R5 [get_ports {ddram_dq[7]}]
set_property SLEW FAST [get_ports {ddram_dq[7]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dq[7]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[7]}]
## ddram:0.dq
set_property PACKAGE_PIN T5 [get_ports {ddram_dq[8]}]
set_property SLEW FAST [get_ports {ddram_dq[8]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dq[8]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[8]}]
## ddram:0.dq
set_property PACKAGE_PIN U3 [get_ports {ddram_dq[9]}]
set_property SLEW FAST [get_ports {ddram_dq[9]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dq[9]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[9]}]
## ddram:0.dq
set_property PACKAGE_PIN V5 [get_ports {ddram_dq[10]}]
set_property SLEW FAST [get_ports {ddram_dq[10]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dq[10]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[10]}]
## ddram:0.dq
set_property PACKAGE_PIN U4 [get_ports {ddram_dq[11]}]
set_property SLEW FAST [get_ports {ddram_dq[11]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dq[11]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[11]}]
## ddram:0.dq
set_property PACKAGE_PIN V4 [get_ports {ddram_dq[12]}]
set_property SLEW FAST [get_ports {ddram_dq[12]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dq[12]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[12]}]
## ddram:0.dq
set_property PACKAGE_PIN T4 [get_ports {ddram_dq[13]}]
set_property SLEW FAST [get_ports {ddram_dq[13]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dq[13]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[13]}]
## ddram:0.dq
set_property PACKAGE_PIN V1 [get_ports {ddram_dq[14]}]
set_property SLEW FAST [get_ports {ddram_dq[14]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dq[14]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[14]}]
## ddram:0.dq
set_property PACKAGE_PIN T3 [get_ports {ddram_dq[15]}]
set_property SLEW FAST [get_ports {ddram_dq[15]}]
set_property IOSTANDARD SSTL18_II [get_ports {ddram_dq[15]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[15]}]
## ddram:0.dqs_p
set_property SLEW FAST [get_ports {ddram_dqs_p[0]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {ddram_dqs_p[0]}]
## ddram:0.dqs_p
set_property SLEW FAST [get_ports {ddram_dqs_p[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {ddram_dqs_p[1]}]
## ddram:0.dqs_n
set_property PACKAGE_PIN U9 [get_ports {ddram_dqs_p[0]}]
set_property PACKAGE_PIN V9 [get_ports {ddram_dqs_n[0]}]
set_property SLEW FAST [get_ports {ddram_dqs_n[0]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {ddram_dqs_n[0]}]
## ddram:0.dqs_n
set_property PACKAGE_PIN U2 [get_ports {ddram_dqs_p[1]}]
set_property PACKAGE_PIN V2 [get_ports {ddram_dqs_n[1]}]
set_property SLEW FAST [get_ports {ddram_dqs_n[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {ddram_dqs_n[1]}]
## ddram:0.clk_p
set_property SLEW FAST [get_ports ddram_clk_p]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports ddram_clk_p]
## ddram:0.clk_n
set_property PACKAGE_PIN L6 [get_ports ddram_clk_p]
set_property PACKAGE_PIN L5 [get_ports ddram_clk_n]
set_property SLEW FAST [get_ports ddram_clk_n]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports ddram_clk_n]
## ddram:0.cke
set_property PACKAGE_PIN M1 [get_ports ddram_cke]
set_property SLEW FAST [get_ports ddram_cke]
set_property IOSTANDARD SSTL18_II [get_ports ddram_cke]
## ddram:0.odt
set_property PACKAGE_PIN M3 [get_ports ddram_odt]
set_property SLEW FAST [get_ports ddram_odt]
set_property IOSTANDARD SSTL18_II [get_ports ddram_odt]
## ddram:0.cs_n
set_property PACKAGE_PIN K6 [get_ports ddram_cs_n]
set_property SLEW FAST [get_ports ddram_cs_n]
set_property IOSTANDARD SSTL18_II [get_ports ddram_cs_n]

set_property INTERNAL_VREF 0.75 [get_iobanks 34]

#create_clock -name clk100 -period 10.0 [get_nets clk100]




