
can_testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000065c0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000298  080066d0  080066d0  000166d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006968  08006968  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08006968  08006968  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006968  08006968  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006968  08006968  00016968  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800696c  0800696c  0001696c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006970  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000364  20000070  080069e0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003d4  080069e0  000203d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016dbc  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034d9  00000000  00000000  00036e55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010d8  00000000  00000000  0003a330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f70  00000000  00000000  0003b408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b1fd  00000000  00000000  0003c378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013af5  00000000  00000000  00057575  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094629  00000000  00000000  0006b06a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ff693  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fdc  00000000  00000000  000ff6e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	080066b8 	.word	0x080066b8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	080066b8 	.word	0x080066b8

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_drsub>:
 80003a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003a8:	e002      	b.n	80003b0 <__adddf3>
 80003aa:	bf00      	nop

080003ac <__aeabi_dsub>:
 80003ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003b0 <__adddf3>:
 80003b0:	b530      	push	{r4, r5, lr}
 80003b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ba:	ea94 0f05 	teq	r4, r5
 80003be:	bf08      	it	eq
 80003c0:	ea90 0f02 	teqeq	r0, r2
 80003c4:	bf1f      	itttt	ne
 80003c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d6:	f000 80e2 	beq.w	800059e <__adddf3+0x1ee>
 80003da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003e2:	bfb8      	it	lt
 80003e4:	426d      	neglt	r5, r5
 80003e6:	dd0c      	ble.n	8000402 <__adddf3+0x52>
 80003e8:	442c      	add	r4, r5
 80003ea:	ea80 0202 	eor.w	r2, r0, r2
 80003ee:	ea81 0303 	eor.w	r3, r1, r3
 80003f2:	ea82 0000 	eor.w	r0, r2, r0
 80003f6:	ea83 0101 	eor.w	r1, r3, r1
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	2d36      	cmp	r5, #54	; 0x36
 8000404:	bf88      	it	hi
 8000406:	bd30      	pophi	{r4, r5, pc}
 8000408:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800040c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000410:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000414:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x70>
 800041a:	4240      	negs	r0, r0
 800041c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000420:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000424:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000428:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800042c:	d002      	beq.n	8000434 <__adddf3+0x84>
 800042e:	4252      	negs	r2, r2
 8000430:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000434:	ea94 0f05 	teq	r4, r5
 8000438:	f000 80a7 	beq.w	800058a <__adddf3+0x1da>
 800043c:	f1a4 0401 	sub.w	r4, r4, #1
 8000440:	f1d5 0e20 	rsbs	lr, r5, #32
 8000444:	db0d      	blt.n	8000462 <__adddf3+0xb2>
 8000446:	fa02 fc0e 	lsl.w	ip, r2, lr
 800044a:	fa22 f205 	lsr.w	r2, r2, r5
 800044e:	1880      	adds	r0, r0, r2
 8000450:	f141 0100 	adc.w	r1, r1, #0
 8000454:	fa03 f20e 	lsl.w	r2, r3, lr
 8000458:	1880      	adds	r0, r0, r2
 800045a:	fa43 f305 	asr.w	r3, r3, r5
 800045e:	4159      	adcs	r1, r3
 8000460:	e00e      	b.n	8000480 <__adddf3+0xd0>
 8000462:	f1a5 0520 	sub.w	r5, r5, #32
 8000466:	f10e 0e20 	add.w	lr, lr, #32
 800046a:	2a01      	cmp	r2, #1
 800046c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000470:	bf28      	it	cs
 8000472:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	18c0      	adds	r0, r0, r3
 800047c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	d507      	bpl.n	8000496 <__adddf3+0xe6>
 8000486:	f04f 0e00 	mov.w	lr, #0
 800048a:	f1dc 0c00 	rsbs	ip, ip, #0
 800048e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000492:	eb6e 0101 	sbc.w	r1, lr, r1
 8000496:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800049a:	d31b      	bcc.n	80004d4 <__adddf3+0x124>
 800049c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004a0:	d30c      	bcc.n	80004bc <__adddf3+0x10c>
 80004a2:	0849      	lsrs	r1, r1, #1
 80004a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ac:	f104 0401 	add.w	r4, r4, #1
 80004b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004b8:	f080 809a 	bcs.w	80005f0 <__adddf3+0x240>
 80004bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004c0:	bf08      	it	eq
 80004c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c6:	f150 0000 	adcs.w	r0, r0, #0
 80004ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ce:	ea41 0105 	orr.w	r1, r1, r5
 80004d2:	bd30      	pop	{r4, r5, pc}
 80004d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d8:	4140      	adcs	r0, r0
 80004da:	eb41 0101 	adc.w	r1, r1, r1
 80004de:	3c01      	subs	r4, #1
 80004e0:	bf28      	it	cs
 80004e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004e6:	d2e9      	bcs.n	80004bc <__adddf3+0x10c>
 80004e8:	f091 0f00 	teq	r1, #0
 80004ec:	bf04      	itt	eq
 80004ee:	4601      	moveq	r1, r0
 80004f0:	2000      	moveq	r0, #0
 80004f2:	fab1 f381 	clz	r3, r1
 80004f6:	bf08      	it	eq
 80004f8:	3320      	addeq	r3, #32
 80004fa:	f1a3 030b 	sub.w	r3, r3, #11
 80004fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000502:	da0c      	bge.n	800051e <__adddf3+0x16e>
 8000504:	320c      	adds	r2, #12
 8000506:	dd08      	ble.n	800051a <__adddf3+0x16a>
 8000508:	f102 0c14 	add.w	ip, r2, #20
 800050c:	f1c2 020c 	rsb	r2, r2, #12
 8000510:	fa01 f00c 	lsl.w	r0, r1, ip
 8000514:	fa21 f102 	lsr.w	r1, r1, r2
 8000518:	e00c      	b.n	8000534 <__adddf3+0x184>
 800051a:	f102 0214 	add.w	r2, r2, #20
 800051e:	bfd8      	it	le
 8000520:	f1c2 0c20 	rsble	ip, r2, #32
 8000524:	fa01 f102 	lsl.w	r1, r1, r2
 8000528:	fa20 fc0c 	lsr.w	ip, r0, ip
 800052c:	bfdc      	itt	le
 800052e:	ea41 010c 	orrle.w	r1, r1, ip
 8000532:	4090      	lslle	r0, r2
 8000534:	1ae4      	subs	r4, r4, r3
 8000536:	bfa2      	ittt	ge
 8000538:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800053c:	4329      	orrge	r1, r5
 800053e:	bd30      	popge	{r4, r5, pc}
 8000540:	ea6f 0404 	mvn.w	r4, r4
 8000544:	3c1f      	subs	r4, #31
 8000546:	da1c      	bge.n	8000582 <__adddf3+0x1d2>
 8000548:	340c      	adds	r4, #12
 800054a:	dc0e      	bgt.n	800056a <__adddf3+0x1ba>
 800054c:	f104 0414 	add.w	r4, r4, #20
 8000550:	f1c4 0220 	rsb	r2, r4, #32
 8000554:	fa20 f004 	lsr.w	r0, r0, r4
 8000558:	fa01 f302 	lsl.w	r3, r1, r2
 800055c:	ea40 0003 	orr.w	r0, r0, r3
 8000560:	fa21 f304 	lsr.w	r3, r1, r4
 8000564:	ea45 0103 	orr.w	r1, r5, r3
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	f1c4 040c 	rsb	r4, r4, #12
 800056e:	f1c4 0220 	rsb	r2, r4, #32
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 f304 	lsl.w	r3, r1, r4
 800057a:	ea40 0003 	orr.w	r0, r0, r3
 800057e:	4629      	mov	r1, r5
 8000580:	bd30      	pop	{r4, r5, pc}
 8000582:	fa21 f004 	lsr.w	r0, r1, r4
 8000586:	4629      	mov	r1, r5
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f094 0f00 	teq	r4, #0
 800058e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000592:	bf06      	itte	eq
 8000594:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000598:	3401      	addeq	r4, #1
 800059a:	3d01      	subne	r5, #1
 800059c:	e74e      	b.n	800043c <__adddf3+0x8c>
 800059e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005a2:	bf18      	it	ne
 80005a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a8:	d029      	beq.n	80005fe <__adddf3+0x24e>
 80005aa:	ea94 0f05 	teq	r4, r5
 80005ae:	bf08      	it	eq
 80005b0:	ea90 0f02 	teqeq	r0, r2
 80005b4:	d005      	beq.n	80005c2 <__adddf3+0x212>
 80005b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ba:	bf04      	itt	eq
 80005bc:	4619      	moveq	r1, r3
 80005be:	4610      	moveq	r0, r2
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	ea91 0f03 	teq	r1, r3
 80005c6:	bf1e      	ittt	ne
 80005c8:	2100      	movne	r1, #0
 80005ca:	2000      	movne	r0, #0
 80005cc:	bd30      	popne	{r4, r5, pc}
 80005ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005d2:	d105      	bne.n	80005e0 <__adddf3+0x230>
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	4149      	adcs	r1, r1
 80005d8:	bf28      	it	cs
 80005da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e4:	bf3c      	itt	cc
 80005e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005ea:	bd30      	popcc	{r4, r5, pc}
 80005ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005f8:	f04f 0000 	mov.w	r0, #0
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000602:	bf1a      	itte	ne
 8000604:	4619      	movne	r1, r3
 8000606:	4610      	movne	r0, r2
 8000608:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800060c:	bf1c      	itt	ne
 800060e:	460b      	movne	r3, r1
 8000610:	4602      	movne	r2, r0
 8000612:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000616:	bf06      	itte	eq
 8000618:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800061c:	ea91 0f03 	teqeq	r1, r3
 8000620:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	bf00      	nop

08000628 <__aeabi_ui2d>:
 8000628:	f090 0f00 	teq	r0, #0
 800062c:	bf04      	itt	eq
 800062e:	2100      	moveq	r1, #0
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000638:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800063c:	f04f 0500 	mov.w	r5, #0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e750      	b.n	80004e8 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_i2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800065c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000660:	bf48      	it	mi
 8000662:	4240      	negmi	r0, r0
 8000664:	f04f 0100 	mov.w	r1, #0
 8000668:	e73e      	b.n	80004e8 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_f2d>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000672:	ea4f 0131 	mov.w	r1, r1, rrx
 8000676:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800067a:	bf1f      	itttt	ne
 800067c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000680:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000684:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000688:	4770      	bxne	lr
 800068a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800068e:	bf08      	it	eq
 8000690:	4770      	bxeq	lr
 8000692:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000696:	bf04      	itt	eq
 8000698:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800069c:	4770      	bxeq	lr
 800069e:	b530      	push	{r4, r5, lr}
 80006a0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	e71c      	b.n	80004e8 <__adddf3+0x138>
 80006ae:	bf00      	nop

080006b0 <__aeabi_ul2d>:
 80006b0:	ea50 0201 	orrs.w	r2, r0, r1
 80006b4:	bf08      	it	eq
 80006b6:	4770      	bxeq	lr
 80006b8:	b530      	push	{r4, r5, lr}
 80006ba:	f04f 0500 	mov.w	r5, #0
 80006be:	e00a      	b.n	80006d6 <__aeabi_l2d+0x16>

080006c0 <__aeabi_l2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ce:	d502      	bpl.n	80006d6 <__aeabi_l2d+0x16>
 80006d0:	4240      	negs	r0, r0
 80006d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006da:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006e2:	f43f aed8 	beq.w	8000496 <__adddf3+0xe6>
 80006e6:	f04f 0203 	mov.w	r2, #3
 80006ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ee:	bf18      	it	ne
 80006f0:	3203      	addne	r2, #3
 80006f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f6:	bf18      	it	ne
 80006f8:	3203      	addne	r2, #3
 80006fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fe:	f1c2 0320 	rsb	r3, r2, #32
 8000702:	fa00 fc03 	lsl.w	ip, r0, r3
 8000706:	fa20 f002 	lsr.w	r0, r0, r2
 800070a:	fa01 fe03 	lsl.w	lr, r1, r3
 800070e:	ea40 000e 	orr.w	r0, r0, lr
 8000712:	fa21 f102 	lsr.w	r1, r1, r2
 8000716:	4414      	add	r4, r2
 8000718:	e6bd      	b.n	8000496 <__adddf3+0xe6>
 800071a:	bf00      	nop

0800071c <__aeabi_d2uiz>:
 800071c:	004a      	lsls	r2, r1, #1
 800071e:	d211      	bcs.n	8000744 <__aeabi_d2uiz+0x28>
 8000720:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000724:	d211      	bcs.n	800074a <__aeabi_d2uiz+0x2e>
 8000726:	d50d      	bpl.n	8000744 <__aeabi_d2uiz+0x28>
 8000728:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800072c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000730:	d40e      	bmi.n	8000750 <__aeabi_d2uiz+0x34>
 8000732:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000736:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800073a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800073e:	fa23 f002 	lsr.w	r0, r3, r2
 8000742:	4770      	bx	lr
 8000744:	f04f 0000 	mov.w	r0, #0
 8000748:	4770      	bx	lr
 800074a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800074e:	d102      	bne.n	8000756 <__aeabi_d2uiz+0x3a>
 8000750:	f04f 30ff 	mov.w	r0, #4294967295
 8000754:	4770      	bx	lr
 8000756:	f04f 0000 	mov.w	r0, #0
 800075a:	4770      	bx	lr

0800075c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b084      	sub	sp, #16
 8000760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000762:	1d3b      	adds	r3, r7, #4
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]
 8000768:	605a      	str	r2, [r3, #4]
 800076a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800076c:	4b18      	ldr	r3, [pc, #96]	; (80007d0 <MX_ADC1_Init+0x74>)
 800076e:	4a19      	ldr	r2, [pc, #100]	; (80007d4 <MX_ADC1_Init+0x78>)
 8000770:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000772:	4b17      	ldr	r3, [pc, #92]	; (80007d0 <MX_ADC1_Init+0x74>)
 8000774:	2200      	movs	r2, #0
 8000776:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000778:	4b15      	ldr	r3, [pc, #84]	; (80007d0 <MX_ADC1_Init+0x74>)
 800077a:	2200      	movs	r2, #0
 800077c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800077e:	4b14      	ldr	r3, [pc, #80]	; (80007d0 <MX_ADC1_Init+0x74>)
 8000780:	2200      	movs	r2, #0
 8000782:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000784:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <MX_ADC1_Init+0x74>)
 8000786:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800078a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800078c:	4b10      	ldr	r3, [pc, #64]	; (80007d0 <MX_ADC1_Init+0x74>)
 800078e:	2200      	movs	r2, #0
 8000790:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000792:	4b0f      	ldr	r3, [pc, #60]	; (80007d0 <MX_ADC1_Init+0x74>)
 8000794:	2201      	movs	r2, #1
 8000796:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000798:	480d      	ldr	r0, [pc, #52]	; (80007d0 <MX_ADC1_Init+0x74>)
 800079a:	f001 fa5d 	bl	8001c58 <HAL_ADC_Init>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80007a4:	f000 fe7d 	bl	80014a2 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80007a8:	2300      	movs	r3, #0
 80007aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007ac:	2301      	movs	r3, #1
 80007ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80007b0:	2300      	movs	r3, #0
 80007b2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007b4:	1d3b      	adds	r3, r7, #4
 80007b6:	4619      	mov	r1, r3
 80007b8:	4805      	ldr	r0, [pc, #20]	; (80007d0 <MX_ADC1_Init+0x74>)
 80007ba:	f001 fce5 	bl	8002188 <HAL_ADC_ConfigChannel>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80007c4:	f000 fe6d 	bl	80014a2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007c8:	bf00      	nop
 80007ca:	3710      	adds	r7, #16
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	20000118 	.word	0x20000118
 80007d4:	40012400 	.word	0x40012400

080007d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b088      	sub	sp, #32
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e0:	f107 0310 	add.w	r3, r7, #16
 80007e4:	2200      	movs	r2, #0
 80007e6:	601a      	str	r2, [r3, #0]
 80007e8:	605a      	str	r2, [r3, #4]
 80007ea:	609a      	str	r2, [r3, #8]
 80007ec:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	4a14      	ldr	r2, [pc, #80]	; (8000844 <HAL_ADC_MspInit+0x6c>)
 80007f4:	4293      	cmp	r3, r2
 80007f6:	d121      	bne.n	800083c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007f8:	4b13      	ldr	r3, [pc, #76]	; (8000848 <HAL_ADC_MspInit+0x70>)
 80007fa:	699b      	ldr	r3, [r3, #24]
 80007fc:	4a12      	ldr	r2, [pc, #72]	; (8000848 <HAL_ADC_MspInit+0x70>)
 80007fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000802:	6193      	str	r3, [r2, #24]
 8000804:	4b10      	ldr	r3, [pc, #64]	; (8000848 <HAL_ADC_MspInit+0x70>)
 8000806:	699b      	ldr	r3, [r3, #24]
 8000808:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800080c:	60fb      	str	r3, [r7, #12]
 800080e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000810:	4b0d      	ldr	r3, [pc, #52]	; (8000848 <HAL_ADC_MspInit+0x70>)
 8000812:	699b      	ldr	r3, [r3, #24]
 8000814:	4a0c      	ldr	r2, [pc, #48]	; (8000848 <HAL_ADC_MspInit+0x70>)
 8000816:	f043 0304 	orr.w	r3, r3, #4
 800081a:	6193      	str	r3, [r2, #24]
 800081c:	4b0a      	ldr	r3, [pc, #40]	; (8000848 <HAL_ADC_MspInit+0x70>)
 800081e:	699b      	ldr	r3, [r3, #24]
 8000820:	f003 0304 	and.w	r3, r3, #4
 8000824:	60bb      	str	r3, [r7, #8]
 8000826:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000828:	2301      	movs	r3, #1
 800082a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800082c:	2303      	movs	r3, #3
 800082e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000830:	f107 0310 	add.w	r3, r7, #16
 8000834:	4619      	mov	r1, r3
 8000836:	4805      	ldr	r0, [pc, #20]	; (800084c <HAL_ADC_MspInit+0x74>)
 8000838:	f002 fe70 	bl	800351c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800083c:	bf00      	nop
 800083e:	3720      	adds	r7, #32
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	40012400 	.word	0x40012400
 8000848:	40021000 	.word	0x40021000
 800084c:	40010800 	.word	0x40010800

08000850 <BqPack_StructInit>:
/* Global variables */
queue_t Fifo_Queue;
uint8_t error_flag;

void BqPack_StructInit(bq_pack *pack)
{
 8000850:	b480      	push	{r7}
 8000852:	b083      	sub	sp, #12
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
	pack -> voltage = 0;
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
	pack -> temperature1 = 0;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	2200      	movs	r2, #0
 8000862:	809a      	strh	r2, [r3, #4]
	pack -> temperature2 = 0;
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	2200      	movs	r2, #0
 8000868:	80da      	strh	r2, [r3, #6]
	pack -> lowest_cell_volts = 0;
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	2200      	movs	r2, #0
 800086e:	811a      	strh	r2, [r3, #8]
	pack -> highest_cell_volts = 0;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	2200      	movs	r2, #0
 8000874:	815a      	strh	r2, [r3, #10]
	pack -> op_mode = 0;
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	2200      	movs	r2, #0
 800087a:	731a      	strb	r2, [r3, #12]
}
 800087c:	bf00      	nop
 800087e:	370c      	adds	r7, #12
 8000880:	46bd      	mov	sp, r7
 8000882:	bc80      	pop	{r7}
 8000884:	4770      	bx	lr

08000886 <BqPack_StructUpdate_CurrSensor>:

void BqPack_StructUpdate_CurrSensor(bq_pack *pack, CurrentData *control)
{
 8000886:	b480      	push	{r7}
 8000888:	b083      	sub	sp, #12
 800088a:	af00      	add	r7, sp, #0
 800088c:	6078      	str	r0, [r7, #4]
 800088e:	6039      	str	r1, [r7, #0]
	pack->current = control->current;
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	69da      	ldr	r2, [r3, #28]
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8000898:	bf00      	nop
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	bc80      	pop	{r7}
 80008a0:	4770      	bx	lr

080008a2 <BqPack_RecalculateData>:


void BqPack_RecalculateData(bq_pack *pack)
{
 80008a2:	b480      	push	{r7}
 80008a4:	b083      	sub	sp, #12
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	6078      	str	r0, [r7, #4]
	pack->power = pack->current * pack->voltage;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ae:	687a      	ldr	r2, [r7, #4]
 80008b0:	6812      	ldr	r2, [r2, #0]
 80008b2:	fb02 f203 	mul.w	r2, r2, r3
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	651a      	str	r2, [r3, #80]	; 0x50
	pack->charge_level = 0;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	2200      	movs	r2, #0
 80008be:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	pack->avg_temperature = (pack->temperature1 + pack->temperature2)/2;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	889b      	ldrh	r3, [r3, #4]
 80008c6:	461a      	mov	r2, r3
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	88db      	ldrh	r3, [r3, #6]
 80008cc:	4413      	add	r3, r2
 80008ce:	0fda      	lsrs	r2, r3, #31
 80008d0:	4413      	add	r3, r2
 80008d2:	105b      	asrs	r3, r3, #1
 80008d4:	b29a      	uxth	r2, r3
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
}
 80008dc:	bf00      	nop
 80008de:	370c      	adds	r7, #12
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bc80      	pop	{r7}
 80008e4:	4770      	bx	lr
	...

080008e8 <BqPack_StructUpdate_MSP430>:


void BqPack_StructUpdate_MSP430(bq_pack *pack, char *control)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b088      	sub	sp, #32
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	6039      	str	r1, [r7, #0]
	char *data;

	data = strtok(control, ";");
 80008f2:	4941      	ldr	r1, [pc, #260]	; (80009f8 <BqPack_StructUpdate_MSP430+0x110>)
 80008f4:	6838      	ldr	r0, [r7, #0]
 80008f6:	f004 fee5 	bl	80056c4 <strtok>
 80008fa:	61f8      	str	r0, [r7, #28]
	if(data != NULL)
 80008fc:	69fb      	ldr	r3, [r7, #28]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d00c      	beq.n	800091c <BqPack_StructUpdate_MSP430+0x34>
	{
		uint32_t temp = (uint32_t)strtol(data, NULL, 0);
 8000902:	2200      	movs	r2, #0
 8000904:	2100      	movs	r1, #0
 8000906:	69f8      	ldr	r0, [r7, #28]
 8000908:	f004 ffbe 	bl	8005888 <strtol>
 800090c:	4603      	mov	r3, r0
 800090e:	61bb      	str	r3, [r7, #24]
		if(temp)
 8000910:	69bb      	ldr	r3, [r7, #24]
 8000912:	2b00      	cmp	r3, #0
 8000914:	d002      	beq.n	800091c <BqPack_StructUpdate_MSP430+0x34>
		{
			pack -> voltage = temp;
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	69ba      	ldr	r2, [r7, #24]
 800091a:	601a      	str	r2, [r3, #0]
		}
	}

	data = strtok(NULL, ";");
 800091c:	4936      	ldr	r1, [pc, #216]	; (80009f8 <BqPack_StructUpdate_MSP430+0x110>)
 800091e:	2000      	movs	r0, #0
 8000920:	f004 fed0 	bl	80056c4 <strtok>
 8000924:	61f8      	str	r0, [r7, #28]
	if(data != NULL)
 8000926:	69fb      	ldr	r3, [r7, #28]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d00c      	beq.n	8000946 <BqPack_StructUpdate_MSP430+0x5e>
	{
		uint16_t temp = (uint16_t)strtol(data, NULL, 0);
 800092c:	2200      	movs	r2, #0
 800092e:	2100      	movs	r1, #0
 8000930:	69f8      	ldr	r0, [r7, #28]
 8000932:	f004 ffa9 	bl	8005888 <strtol>
 8000936:	4603      	mov	r3, r0
 8000938:	82fb      	strh	r3, [r7, #22]
		if(temp)
 800093a:	8afb      	ldrh	r3, [r7, #22]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d002      	beq.n	8000946 <BqPack_StructUpdate_MSP430+0x5e>
		{
			pack -> temperature1 = temp;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	8afa      	ldrh	r2, [r7, #22]
 8000944:	809a      	strh	r2, [r3, #4]
		}
	}

	data = strtok(NULL, ";");
 8000946:	492c      	ldr	r1, [pc, #176]	; (80009f8 <BqPack_StructUpdate_MSP430+0x110>)
 8000948:	2000      	movs	r0, #0
 800094a:	f004 febb 	bl	80056c4 <strtok>
 800094e:	61f8      	str	r0, [r7, #28]
	if(data != NULL)
 8000950:	69fb      	ldr	r3, [r7, #28]
 8000952:	2b00      	cmp	r3, #0
 8000954:	d00c      	beq.n	8000970 <BqPack_StructUpdate_MSP430+0x88>
	{
		uint16_t temp = (uint16_t)strtol(data, NULL, 0);
 8000956:	2200      	movs	r2, #0
 8000958:	2100      	movs	r1, #0
 800095a:	69f8      	ldr	r0, [r7, #28]
 800095c:	f004 ff94 	bl	8005888 <strtol>
 8000960:	4603      	mov	r3, r0
 8000962:	82bb      	strh	r3, [r7, #20]
		if(temp)
 8000964:	8abb      	ldrh	r3, [r7, #20]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d002      	beq.n	8000970 <BqPack_StructUpdate_MSP430+0x88>
		{
			pack -> temperature2 = temp;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	8aba      	ldrh	r2, [r7, #20]
 800096e:	80da      	strh	r2, [r3, #6]
		}
	}

	data = strtok(NULL, ";");
 8000970:	4921      	ldr	r1, [pc, #132]	; (80009f8 <BqPack_StructUpdate_MSP430+0x110>)
 8000972:	2000      	movs	r0, #0
 8000974:	f004 fea6 	bl	80056c4 <strtok>
 8000978:	61f8      	str	r0, [r7, #28]
	if(data != NULL)
 800097a:	69fb      	ldr	r3, [r7, #28]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d00c      	beq.n	800099a <BqPack_StructUpdate_MSP430+0xb2>
	{
		uint16_t temp = (uint16_t)strtol(data, NULL, 0);
 8000980:	2200      	movs	r2, #0
 8000982:	2100      	movs	r1, #0
 8000984:	69f8      	ldr	r0, [r7, #28]
 8000986:	f004 ff7f 	bl	8005888 <strtol>
 800098a:	4603      	mov	r3, r0
 800098c:	827b      	strh	r3, [r7, #18]
		if(temp)
 800098e:	8a7b      	ldrh	r3, [r7, #18]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d002      	beq.n	800099a <BqPack_StructUpdate_MSP430+0xb2>
		{
			pack -> lowest_cell_volts = temp;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	8a7a      	ldrh	r2, [r7, #18]
 8000998:	811a      	strh	r2, [r3, #8]
		}
	}

	data = strtok(NULL, ";");
 800099a:	4917      	ldr	r1, [pc, #92]	; (80009f8 <BqPack_StructUpdate_MSP430+0x110>)
 800099c:	2000      	movs	r0, #0
 800099e:	f004 fe91 	bl	80056c4 <strtok>
 80009a2:	61f8      	str	r0, [r7, #28]
	if(data != NULL)
 80009a4:	69fb      	ldr	r3, [r7, #28]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d00c      	beq.n	80009c4 <BqPack_StructUpdate_MSP430+0xdc>
	{
		uint16_t temp = (uint16_t)strtol(data, NULL, 0);
 80009aa:	2200      	movs	r2, #0
 80009ac:	2100      	movs	r1, #0
 80009ae:	69f8      	ldr	r0, [r7, #28]
 80009b0:	f004 ff6a 	bl	8005888 <strtol>
 80009b4:	4603      	mov	r3, r0
 80009b6:	823b      	strh	r3, [r7, #16]
		if(temp)
 80009b8:	8a3b      	ldrh	r3, [r7, #16]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d002      	beq.n	80009c4 <BqPack_StructUpdate_MSP430+0xdc>
		{
			pack -> highest_cell_volts = temp;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	8a3a      	ldrh	r2, [r7, #16]
 80009c2:	815a      	strh	r2, [r3, #10]
		}
	}

	data = strtok(NULL, ";");
 80009c4:	490c      	ldr	r1, [pc, #48]	; (80009f8 <BqPack_StructUpdate_MSP430+0x110>)
 80009c6:	2000      	movs	r0, #0
 80009c8:	f004 fe7c 	bl	80056c4 <strtok>
 80009cc:	61f8      	str	r0, [r7, #28]
	if(data != NULL)
 80009ce:	69fb      	ldr	r3, [r7, #28]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d00d      	beq.n	80009f0 <BqPack_StructUpdate_MSP430+0x108>
	{
		uint16_t temp = (uint16_t)strtol(data, NULL, 0);
 80009d4:	2200      	movs	r2, #0
 80009d6:	2100      	movs	r1, #0
 80009d8:	69f8      	ldr	r0, [r7, #28]
 80009da:	f004 ff55 	bl	8005888 <strtol>
 80009de:	4603      	mov	r3, r0
 80009e0:	81fb      	strh	r3, [r7, #14]
		if(temp)
 80009e2:	89fb      	ldrh	r3, [r7, #14]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d003      	beq.n	80009f0 <BqPack_StructUpdate_MSP430+0x108>
		{
			pack -> op_mode = temp;
 80009e8:	89fb      	ldrh	r3, [r7, #14]
 80009ea:	b2da      	uxtb	r2, r3
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	731a      	strb	r2, [r3, #12]
		}
	}
}
 80009f0:	bf00      	nop
 80009f2:	3720      	adds	r7, #32
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	080066d0 	.word	0x080066d0

080009fc <BqPack_CheckForErrors>:

uint8_t BqPack_CheckForErrors(bq_pack *pack)
{
 80009fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009fe:	b097      	sub	sp, #92	; 0x5c
 8000a00:	af12      	add	r7, sp, #72	; 0x48
 8000a02:	6078      	str	r0, [r7, #4]
	error_flag = VoltageErrorCheck(&(pack->voltage));
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	4618      	mov	r0, r3
 8000a08:	f000 f8ca 	bl	8000ba0 <VoltageErrorCheck>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	461a      	mov	r2, r3
 8000a10:	4b5f      	ldr	r3, [pc, #380]	; (8000b90 <BqPack_CheckForErrors+0x194>)
 8000a12:	701a      	strb	r2, [r3, #0]
	if(error_flag != BqPack_OK)
 8000a14:	4b5e      	ldr	r3, [pc, #376]	; (8000b90 <BqPack_CheckForErrors+0x194>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d02d      	beq.n	8000a78 <BqPack_CheckForErrors+0x7c>
	{
		CanSendPdo(hcan, 0x85, 8, &can_frame_template, error_flag, (uint8_t)((pack->voltage)/1000), 0, 0, 0, 0, 0, 0);
 8000a1c:	4b5c      	ldr	r3, [pc, #368]	; (8000b90 <BqPack_CheckForErrors+0x194>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	687a      	ldr	r2, [r7, #4]
 8000a22:	6812      	ldr	r2, [r2, #0]
 8000a24:	495b      	ldr	r1, [pc, #364]	; (8000b94 <BqPack_CheckForErrors+0x198>)
 8000a26:	fba1 1202 	umull	r1, r2, r1, r2
 8000a2a:	0992      	lsrs	r2, r2, #6
 8000a2c:	b2d2      	uxtb	r2, r2
 8000a2e:	4e5a      	ldr	r6, [pc, #360]	; (8000b98 <BqPack_CheckForErrors+0x19c>)
 8000a30:	2100      	movs	r1, #0
 8000a32:	9110      	str	r1, [sp, #64]	; 0x40
 8000a34:	2100      	movs	r1, #0
 8000a36:	910f      	str	r1, [sp, #60]	; 0x3c
 8000a38:	2100      	movs	r1, #0
 8000a3a:	910e      	str	r1, [sp, #56]	; 0x38
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	910d      	str	r1, [sp, #52]	; 0x34
 8000a40:	2100      	movs	r1, #0
 8000a42:	910c      	str	r1, [sp, #48]	; 0x30
 8000a44:	2100      	movs	r1, #0
 8000a46:	910b      	str	r1, [sp, #44]	; 0x2c
 8000a48:	920a      	str	r2, [sp, #40]	; 0x28
 8000a4a:	9309      	str	r3, [sp, #36]	; 0x24
 8000a4c:	4b53      	ldr	r3, [pc, #332]	; (8000b9c <BqPack_CheckForErrors+0x1a0>)
 8000a4e:	9308      	str	r3, [sp, #32]
 8000a50:	2308      	movs	r3, #8
 8000a52:	9307      	str	r3, [sp, #28]
 8000a54:	2385      	movs	r3, #133	; 0x85
 8000a56:	9306      	str	r3, [sp, #24]
 8000a58:	466d      	mov	r5, sp
 8000a5a:	f106 0410 	add.w	r4, r6, #16
 8000a5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a60:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a62:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000a66:	e885 0003 	stmia.w	r5, {r0, r1}
 8000a6a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000a6e:	f000 faa9 	bl	8000fc4 <CanSendPdo>
		return error_flag;
 8000a72:	4b47      	ldr	r3, [pc, #284]	; (8000b90 <BqPack_CheckForErrors+0x194>)
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	e087      	b.n	8000b88 <BqPack_CheckForErrors+0x18c>
	}

	error_flag = TemperatureErrorCheck(&pack->temperature1, &pack->temperature2);
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	1d1a      	adds	r2, r3, #4
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	3306      	adds	r3, #6
 8000a80:	4619      	mov	r1, r3
 8000a82:	4610      	mov	r0, r2
 8000a84:	f000 f8a2 	bl	8000bcc <TemperatureErrorCheck>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	4b40      	ldr	r3, [pc, #256]	; (8000b90 <BqPack_CheckForErrors+0x194>)
 8000a8e:	701a      	strb	r2, [r3, #0]
	if(error_flag != BqPack_OK)
 8000a90:	4b3f      	ldr	r3, [pc, #252]	; (8000b90 <BqPack_CheckForErrors+0x194>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d032      	beq.n	8000afe <BqPack_CheckForErrors+0x102>
	{
		uint8_t htemp = (pack->temperature1 > pack->temperature2) ? pack->temperature1 : pack->temperature2;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	88da      	ldrh	r2, [r3, #6]
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	889b      	ldrh	r3, [r3, #4]
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	bf38      	it	cc
 8000aa4:	4613      	movcc	r3, r2
 8000aa6:	b29b      	uxth	r3, r3
 8000aa8:	73bb      	strb	r3, [r7, #14]
		CanSendPdo(hcan, 0x85, 8, &can_frame_template, error_flag, (uint8_t)htemp + 30, 0, 0, 0, 0, 0, 0);
 8000aaa:	4b39      	ldr	r3, [pc, #228]	; (8000b90 <BqPack_CheckForErrors+0x194>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	7bba      	ldrb	r2, [r7, #14]
 8000ab0:	321e      	adds	r2, #30
 8000ab2:	b2d2      	uxtb	r2, r2
 8000ab4:	4e38      	ldr	r6, [pc, #224]	; (8000b98 <BqPack_CheckForErrors+0x19c>)
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	9110      	str	r1, [sp, #64]	; 0x40
 8000aba:	2100      	movs	r1, #0
 8000abc:	910f      	str	r1, [sp, #60]	; 0x3c
 8000abe:	2100      	movs	r1, #0
 8000ac0:	910e      	str	r1, [sp, #56]	; 0x38
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	910d      	str	r1, [sp, #52]	; 0x34
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	910c      	str	r1, [sp, #48]	; 0x30
 8000aca:	2100      	movs	r1, #0
 8000acc:	910b      	str	r1, [sp, #44]	; 0x2c
 8000ace:	920a      	str	r2, [sp, #40]	; 0x28
 8000ad0:	9309      	str	r3, [sp, #36]	; 0x24
 8000ad2:	4b32      	ldr	r3, [pc, #200]	; (8000b9c <BqPack_CheckForErrors+0x1a0>)
 8000ad4:	9308      	str	r3, [sp, #32]
 8000ad6:	2308      	movs	r3, #8
 8000ad8:	9307      	str	r3, [sp, #28]
 8000ada:	2385      	movs	r3, #133	; 0x85
 8000adc:	9306      	str	r3, [sp, #24]
 8000ade:	466d      	mov	r5, sp
 8000ae0:	f106 0410 	add.w	r4, r6, #16
 8000ae4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ae6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ae8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000aec:	e885 0003 	stmia.w	r5, {r0, r1}
 8000af0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000af4:	f000 fa66 	bl	8000fc4 <CanSendPdo>
		return error_flag;
 8000af8:	4b25      	ldr	r3, [pc, #148]	; (8000b90 <BqPack_CheckForErrors+0x194>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	e044      	b.n	8000b88 <BqPack_CheckForErrors+0x18c>
	}

	error_flag = VoltageDiffErrorCheck(&pack->highest_cell_volts, &pack->lowest_cell_volts);
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	f103 020a 	add.w	r2, r3, #10
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	3308      	adds	r3, #8
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	f000 f873 	bl	8000bf6 <VoltageDiffErrorCheck>
 8000b10:	4603      	mov	r3, r0
 8000b12:	461a      	mov	r2, r3
 8000b14:	4b1e      	ldr	r3, [pc, #120]	; (8000b90 <BqPack_CheckForErrors+0x194>)
 8000b16:	701a      	strb	r2, [r3, #0]
	if(error_flag != BqPack_OK)
 8000b18:	4b1d      	ldr	r3, [pc, #116]	; (8000b90 <BqPack_CheckForErrors+0x194>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d031      	beq.n	8000b84 <BqPack_CheckForErrors+0x188>
	{
		uint8_t volt_diff = abs(pack->highest_cell_volts - pack->lowest_cell_volts);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	895b      	ldrh	r3, [r3, #10]
 8000b24:	461a      	mov	r2, r3
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	891b      	ldrh	r3, [r3, #8]
 8000b2a:	1ad3      	subs	r3, r2, r3
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	bfb8      	it	lt
 8000b30:	425b      	neglt	r3, r3
 8000b32:	73fb      	strb	r3, [r7, #15]
		CanSendPdo(hcan, 0x85, 8, &can_frame_template, error_flag, volt_diff, 0, 0, 0, 0, 0, 0);
 8000b34:	4b16      	ldr	r3, [pc, #88]	; (8000b90 <BqPack_CheckForErrors+0x194>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	4e17      	ldr	r6, [pc, #92]	; (8000b98 <BqPack_CheckForErrors+0x19c>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	9210      	str	r2, [sp, #64]	; 0x40
 8000b3e:	2200      	movs	r2, #0
 8000b40:	920f      	str	r2, [sp, #60]	; 0x3c
 8000b42:	2200      	movs	r2, #0
 8000b44:	920e      	str	r2, [sp, #56]	; 0x38
 8000b46:	2200      	movs	r2, #0
 8000b48:	920d      	str	r2, [sp, #52]	; 0x34
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	920c      	str	r2, [sp, #48]	; 0x30
 8000b4e:	2200      	movs	r2, #0
 8000b50:	920b      	str	r2, [sp, #44]	; 0x2c
 8000b52:	7bfa      	ldrb	r2, [r7, #15]
 8000b54:	920a      	str	r2, [sp, #40]	; 0x28
 8000b56:	9309      	str	r3, [sp, #36]	; 0x24
 8000b58:	4b10      	ldr	r3, [pc, #64]	; (8000b9c <BqPack_CheckForErrors+0x1a0>)
 8000b5a:	9308      	str	r3, [sp, #32]
 8000b5c:	2308      	movs	r3, #8
 8000b5e:	9307      	str	r3, [sp, #28]
 8000b60:	2385      	movs	r3, #133	; 0x85
 8000b62:	9306      	str	r3, [sp, #24]
 8000b64:	466d      	mov	r5, sp
 8000b66:	f106 0410 	add.w	r4, r6, #16
 8000b6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b6e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000b72:	e885 0003 	stmia.w	r5, {r0, r1}
 8000b76:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000b7a:	f000 fa23 	bl	8000fc4 <CanSendPdo>
		return error_flag;
 8000b7e:	4b04      	ldr	r3, [pc, #16]	; (8000b90 <BqPack_CheckForErrors+0x194>)
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	e001      	b.n	8000b88 <BqPack_CheckForErrors+0x18c>
	}
	return error_flag;
 8000b84:	4b02      	ldr	r3, [pc, #8]	; (8000b90 <BqPack_CheckForErrors+0x194>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3714      	adds	r7, #20
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b90:	2000018c 	.word	0x2000018c
 8000b94:	10624dd3 	.word	0x10624dd3
 8000b98:	200001c0 	.word	0x200001c0
 8000b9c:	20000148 	.word	0x20000148

08000ba0 <VoltageErrorCheck>:

BqPack_Error_Status VoltageErrorCheck(uint32_t *voltage)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
	if(*voltage > OVERVOLTAGE_ERR) 		return BqPack_ErrOV;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2b78      	cmp	r3, #120	; 0x78
 8000bae:	d901      	bls.n	8000bb4 <VoltageErrorCheck+0x14>
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	e006      	b.n	8000bc2 <VoltageErrorCheck+0x22>
	if(*voltage < UNDERVOLTAGE_ERR) 	return BqPack_ErrUV;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	2b51      	cmp	r3, #81	; 0x51
 8000bba:	d801      	bhi.n	8000bc0 <VoltageErrorCheck+0x20>
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	e000      	b.n	8000bc2 <VoltageErrorCheck+0x22>

	return BqPack_OK;
 8000bc0:	2300      	movs	r3, #0
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	370c      	adds	r7, #12
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bc80      	pop	{r7}
 8000bca:	4770      	bx	lr

08000bcc <TemperatureErrorCheck>:

BqPack_Error_Status TemperatureErrorCheck(uint16_t *t1, uint16_t *t2)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
 8000bd4:	6039      	str	r1, [r7, #0]
	if(*t1 > HIGHTEMP_ERR || *t2 > HIGHTEMP_ERR) 	return BqPack_ErrHT;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	881b      	ldrh	r3, [r3, #0]
 8000bda:	2b37      	cmp	r3, #55	; 0x37
 8000bdc:	d803      	bhi.n	8000be6 <TemperatureErrorCheck+0x1a>
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	881b      	ldrh	r3, [r3, #0]
 8000be2:	2b37      	cmp	r3, #55	; 0x37
 8000be4:	d901      	bls.n	8000bea <TemperatureErrorCheck+0x1e>
 8000be6:	2303      	movs	r3, #3
 8000be8:	e000      	b.n	8000bec <TemperatureErrorCheck+0x20>
	if(*t1 < LOWTEMP_ERR || *t2 < LOWTEMP_ERR) 		return BqPack_ErrLT;

	return BqPack_OK;
 8000bea:	2300      	movs	r3, #0
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	370c      	adds	r7, #12
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bc80      	pop	{r7}
 8000bf4:	4770      	bx	lr

08000bf6 <VoltageDiffErrorCheck>:

BqPack_Error_Status VoltageDiffErrorCheck(uint16_t *voltage1, uint16_t *voltage2)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	b083      	sub	sp, #12
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
 8000bfe:	6039      	str	r1, [r7, #0]
	if(abs(*voltage1 - *voltage2) > BAL_ERR) 	return BqPack_ErrBal;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	881b      	ldrh	r3, [r3, #0]
 8000c04:	461a      	mov	r2, r3
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	881b      	ldrh	r3, [r3, #0]
 8000c0a:	1ad3      	subs	r3, r2, r3
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	bfb8      	it	lt
 8000c10:	425b      	neglt	r3, r3
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	dd01      	ble.n	8000c1a <VoltageDiffErrorCheck+0x24>
 8000c16:	2309      	movs	r3, #9
 8000c18:	e000      	b.n	8000c1c <VoltageDiffErrorCheck+0x26>

	return BqPack_OK;
 8000c1a:	2300      	movs	r3, #0
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	370c      	adds	r7, #12
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bc80      	pop	{r7}
 8000c24:	4770      	bx	lr
	...

08000c28 <BqPack_CheckForWarnings>:
/*************************************************************************************/
void BqPack_CheckForWarnings(bq_pack *pack)
{
 8000c28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c2a:	b097      	sub	sp, #92	; 0x5c
 8000c2c:	af12      	add	r7, sp, #72	; 0x48
 8000c2e:	6078      	str	r0, [r7, #4]
	pack->warnings += VoltageWarningCheck(&pack->voltage);
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	4618      	mov	r0, r3
 8000c34:	f000 f882 	bl	8000d3c <VoltageWarningCheck>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8000c42:	b28b      	uxth	r3, r1
 8000c44:	4413      	add	r3, r2
 8000c46:	b29a      	uxth	r2, r3
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	pack->warnings += TemperatureWarningCheck(&pack->temperature1, &pack->temperature2);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	1d1a      	adds	r2, r3, #4
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	3306      	adds	r3, #6
 8000c56:	4619      	mov	r1, r3
 8000c58:	4610      	mov	r0, r2
 8000c5a:	f000 f885 	bl	8000d68 <TemperatureWarningCheck>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	4619      	mov	r1, r3
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8000c68:	b28b      	uxth	r3, r1
 8000c6a:	4413      	add	r3, r2
 8000c6c:	b29a      	uxth	r2, r3
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	pack->warnings += VoltageDiffErrorCheck(&pack->highest_cell_volts, &pack->lowest_cell_volts);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	f103 020a 	add.w	r2, r3, #10
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	3308      	adds	r3, #8
 8000c7e:	4619      	mov	r1, r3
 8000c80:	4610      	mov	r0, r2
 8000c82:	f7ff ffb8 	bl	8000bf6 <VoltageDiffErrorCheck>
 8000c86:	4603      	mov	r3, r0
 8000c88:	4619      	mov	r1, r3
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8000c90:	b28b      	uxth	r3, r1
 8000c92:	4413      	add	r3, r2
 8000c94:	b29a      	uxth	r2, r3
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

	if(pack->warnings != 0)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d03f      	beq.n	8000d26 <BqPack_CheckForWarnings+0xfe>
	{
		uint8_t htemp = (pack->temperature1 > pack->temperature2) ? pack->temperature1 : pack->temperature2;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	88da      	ldrh	r2, [r3, #6]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	889b      	ldrh	r3, [r3, #4]
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	bf38      	it	cc
 8000cb2:	4613      	movcc	r3, r2
 8000cb4:	b29b      	uxth	r3, r3
 8000cb6:	73fb      	strb	r3, [r7, #15]
		uint8_t volt_diff = abs(pack->highest_cell_volts - pack->lowest_cell_volts);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	895b      	ldrh	r3, [r3, #10]
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	891b      	ldrh	r3, [r3, #8]
 8000cc2:	1ad3      	subs	r3, r2, r3
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	bfb8      	it	lt
 8000cc8:	425b      	neglt	r3, r3
 8000cca:	73bb      	strb	r3, [r7, #14]
		CanSendPdo(hcan, 0x86, 8, &can_frame_template, pack->warnings, (uint8_t)(pack->voltage/1000), htemp, volt_diff, 0, 0, 0, 0);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	687a      	ldr	r2, [r7, #4]
 8000cd6:	6812      	ldr	r2, [r2, #0]
 8000cd8:	4915      	ldr	r1, [pc, #84]	; (8000d30 <BqPack_CheckForWarnings+0x108>)
 8000cda:	fba1 1202 	umull	r1, r2, r1, r2
 8000cde:	0992      	lsrs	r2, r2, #6
 8000ce0:	b2d2      	uxtb	r2, r2
 8000ce2:	4e14      	ldr	r6, [pc, #80]	; (8000d34 <BqPack_CheckForWarnings+0x10c>)
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	9110      	str	r1, [sp, #64]	; 0x40
 8000ce8:	2100      	movs	r1, #0
 8000cea:	910f      	str	r1, [sp, #60]	; 0x3c
 8000cec:	2100      	movs	r1, #0
 8000cee:	910e      	str	r1, [sp, #56]	; 0x38
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	910d      	str	r1, [sp, #52]	; 0x34
 8000cf4:	7bb9      	ldrb	r1, [r7, #14]
 8000cf6:	910c      	str	r1, [sp, #48]	; 0x30
 8000cf8:	7bf9      	ldrb	r1, [r7, #15]
 8000cfa:	910b      	str	r1, [sp, #44]	; 0x2c
 8000cfc:	920a      	str	r2, [sp, #40]	; 0x28
 8000cfe:	9309      	str	r3, [sp, #36]	; 0x24
 8000d00:	4b0d      	ldr	r3, [pc, #52]	; (8000d38 <BqPack_CheckForWarnings+0x110>)
 8000d02:	9308      	str	r3, [sp, #32]
 8000d04:	2308      	movs	r3, #8
 8000d06:	9307      	str	r3, [sp, #28]
 8000d08:	2386      	movs	r3, #134	; 0x86
 8000d0a:	9306      	str	r3, [sp, #24]
 8000d0c:	466d      	mov	r5, sp
 8000d0e:	f106 0410 	add.w	r4, r6, #16
 8000d12:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d14:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d16:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000d1a:	e885 0003 	stmia.w	r5, {r0, r1}
 8000d1e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000d22:	f000 f94f 	bl	8000fc4 <CanSendPdo>
	}

}
 8000d26:	bf00      	nop
 8000d28:	3714      	adds	r7, #20
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	10624dd3 	.word	0x10624dd3
 8000d34:	200001c0 	.word	0x200001c0
 8000d38:	20000148 	.word	0x20000148

08000d3c <VoltageWarningCheck>:

uint8_t VoltageWarningCheck(uint32_t *voltage)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
	if(*voltage > OVERVOLTAGE_WARN)		return pow(2, 0);
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	2b75      	cmp	r3, #117	; 0x75
 8000d4a:	d901      	bls.n	8000d50 <VoltageWarningCheck+0x14>
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	e006      	b.n	8000d5e <VoltageWarningCheck+0x22>
	if(*voltage < UNDERVOLTAGE_WARN)	return pow(2, 1);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2b52      	cmp	r3, #82	; 0x52
 8000d56:	d801      	bhi.n	8000d5c <VoltageWarningCheck+0x20>
 8000d58:	2302      	movs	r3, #2
 8000d5a:	e000      	b.n	8000d5e <VoltageWarningCheck+0x22>
	return 0;
 8000d5c:	2300      	movs	r3, #0
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bc80      	pop	{r7}
 8000d66:	4770      	bx	lr

08000d68 <TemperatureWarningCheck>:

uint8_t TemperatureWarningCheck(uint16_t *t1, uint16_t *t2)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]
	if(*t1 > HIGHTEMP_WARN || *t2 > HIGHTEMP_WARN) 	return pow(2, 2);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	881b      	ldrh	r3, [r3, #0]
 8000d76:	2b2d      	cmp	r3, #45	; 0x2d
 8000d78:	d803      	bhi.n	8000d82 <TemperatureWarningCheck+0x1a>
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	881b      	ldrh	r3, [r3, #0]
 8000d7e:	2b2d      	cmp	r3, #45	; 0x2d
 8000d80:	d901      	bls.n	8000d86 <TemperatureWarningCheck+0x1e>
 8000d82:	2304      	movs	r3, #4
 8000d84:	e00a      	b.n	8000d9c <TemperatureWarningCheck+0x34>
	if(*t1 < LOWTEMP_WARN || *t2 < LOWTEMP_WARN) 	return pow(2, 3);
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	881b      	ldrh	r3, [r3, #0]
 8000d8a:	2b04      	cmp	r3, #4
 8000d8c:	d903      	bls.n	8000d96 <TemperatureWarningCheck+0x2e>
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	881b      	ldrh	r3, [r3, #0]
 8000d92:	2b04      	cmp	r3, #4
 8000d94:	d801      	bhi.n	8000d9a <TemperatureWarningCheck+0x32>
 8000d96:	2308      	movs	r3, #8
 8000d98:	e000      	b.n	8000d9c <TemperatureWarningCheck+0x34>
	return 0;
 8000d9a:	2300      	movs	r3, #0
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bc80      	pop	{r7}
 8000da4:	4770      	bx	lr
	...

08000da8 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000dac:	4b17      	ldr	r3, [pc, #92]	; (8000e0c <MX_CAN_Init+0x64>)
 8000dae:	4a18      	ldr	r2, [pc, #96]	; (8000e10 <MX_CAN_Init+0x68>)
 8000db0:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 8000db2:	4b16      	ldr	r3, [pc, #88]	; (8000e0c <MX_CAN_Init+0x64>)
 8000db4:	2208      	movs	r2, #8
 8000db6:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000db8:	4b14      	ldr	r3, [pc, #80]	; (8000e0c <MX_CAN_Init+0x64>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000dbe:	4b13      	ldr	r3, [pc, #76]	; (8000e0c <MX_CAN_Init+0x64>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000dc4:	4b11      	ldr	r3, [pc, #68]	; (8000e0c <MX_CAN_Init+0x64>)
 8000dc6:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000dca:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000dcc:	4b0f      	ldr	r3, [pc, #60]	; (8000e0c <MX_CAN_Init+0x64>)
 8000dce:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000dd2:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000dd4:	4b0d      	ldr	r3, [pc, #52]	; (8000e0c <MX_CAN_Init+0x64>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000dda:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <MX_CAN_Init+0x64>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000de0:	4b0a      	ldr	r3, [pc, #40]	; (8000e0c <MX_CAN_Init+0x64>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000de6:	4b09      	ldr	r3, [pc, #36]	; (8000e0c <MX_CAN_Init+0x64>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000dec:	4b07      	ldr	r3, [pc, #28]	; (8000e0c <MX_CAN_Init+0x64>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000df2:	4b06      	ldr	r3, [pc, #24]	; (8000e0c <MX_CAN_Init+0x64>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000df8:	4804      	ldr	r0, [pc, #16]	; (8000e0c <MX_CAN_Init+0x64>)
 8000dfa:	f001 fb58 	bl	80024ae <HAL_CAN_Init>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000e04:	f000 fb4d 	bl	80014a2 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000e08:	bf00      	nop
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	200001c0 	.word	0x200001c0
 8000e10:	40006400 	.word	0x40006400

08000e14 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b088      	sub	sp, #32
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1c:	f107 0310 	add.w	r3, r7, #16
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
 8000e24:	605a      	str	r2, [r3, #4]
 8000e26:	609a      	str	r2, [r3, #8]
 8000e28:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a28      	ldr	r2, [pc, #160]	; (8000ed0 <HAL_CAN_MspInit+0xbc>)
 8000e30:	4293      	cmp	r3, r2
 8000e32:	d149      	bne.n	8000ec8 <HAL_CAN_MspInit+0xb4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000e34:	4b27      	ldr	r3, [pc, #156]	; (8000ed4 <HAL_CAN_MspInit+0xc0>)
 8000e36:	69db      	ldr	r3, [r3, #28]
 8000e38:	4a26      	ldr	r2, [pc, #152]	; (8000ed4 <HAL_CAN_MspInit+0xc0>)
 8000e3a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e3e:	61d3      	str	r3, [r2, #28]
 8000e40:	4b24      	ldr	r3, [pc, #144]	; (8000ed4 <HAL_CAN_MspInit+0xc0>)
 8000e42:	69db      	ldr	r3, [r3, #28]
 8000e44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e48:	60fb      	str	r3, [r7, #12]
 8000e4a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e4c:	4b21      	ldr	r3, [pc, #132]	; (8000ed4 <HAL_CAN_MspInit+0xc0>)
 8000e4e:	699b      	ldr	r3, [r3, #24]
 8000e50:	4a20      	ldr	r2, [pc, #128]	; (8000ed4 <HAL_CAN_MspInit+0xc0>)
 8000e52:	f043 0304 	orr.w	r3, r3, #4
 8000e56:	6193      	str	r3, [r2, #24]
 8000e58:	4b1e      	ldr	r3, [pc, #120]	; (8000ed4 <HAL_CAN_MspInit+0xc0>)
 8000e5a:	699b      	ldr	r3, [r3, #24]
 8000e5c:	f003 0304 	and.w	r3, r3, #4
 8000e60:	60bb      	str	r3, [r7, #8]
 8000e62:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000e64:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000e68:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e72:	f107 0310 	add.w	r3, r7, #16
 8000e76:	4619      	mov	r1, r3
 8000e78:	4817      	ldr	r0, [pc, #92]	; (8000ed8 <HAL_CAN_MspInit+0xc4>)
 8000e7a:	f002 fb4f 	bl	800351c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000e7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e84:	2302      	movs	r3, #2
 8000e86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e88:	2303      	movs	r3, #3
 8000e8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e8c:	f107 0310 	add.w	r3, r7, #16
 8000e90:	4619      	mov	r1, r3
 8000e92:	4811      	ldr	r0, [pc, #68]	; (8000ed8 <HAL_CAN_MspInit+0xc4>)
 8000e94:	f002 fb42 	bl	800351c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 3, 0);
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2103      	movs	r1, #3
 8000e9c:	2013      	movs	r0, #19
 8000e9e:	f002 fa56 	bl	800334e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8000ea2:	2013      	movs	r0, #19
 8000ea4:	f002 fa6f 	bl	8003386 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 3, 0);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2103      	movs	r1, #3
 8000eac:	2014      	movs	r0, #20
 8000eae:	f002 fa4e 	bl	800334e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8000eb2:	2014      	movs	r0, #20
 8000eb4:	f002 fa67 	bl	8003386 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 3, 0);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	2103      	movs	r1, #3
 8000ebc:	2015      	movs	r0, #21
 8000ebe:	f002 fa46 	bl	800334e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000ec2:	2015      	movs	r0, #21
 8000ec4:	f002 fa5f 	bl	8003386 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000ec8:	bf00      	nop
 8000eca:	3720      	adds	r7, #32
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40006400 	.word	0x40006400
 8000ed4:	40021000 	.word	0x40021000
 8000ed8:	40010800 	.word	0x40010800

08000edc <CanInit>:
/**
 * @brief: Initialize CAN network
 * @param chosen_network
 *
 **/
void CanInit(CAN_HandleTypeDef chosen_network) {
 8000edc:	b084      	sub	sp, #16
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	f107 0c08 	add.w	ip, r7, #8
 8000ee6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if (HAL_CAN_Start(&chosen_network) != HAL_OK) {
 8000eea:	f107 0008 	add.w	r0, r7, #8
 8000eee:	f001 fca2 	bl	8002836 <HAL_CAN_Start>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <CanInit+0x20>
		Error_Handler();
 8000ef8:	f000 fad3 	bl	80014a2 <Error_Handler>
	}

	if (HAL_CAN_ActivateNotification(&chosen_network,
 8000efc:	2103      	movs	r1, #3
 8000efe:	f107 0008 	add.w	r0, r7, #8
 8000f02:	f001 fefb 	bl	8002cfc <HAL_CAN_ActivateNotification>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <CanInit+0x34>
	CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK) {
		Error_Handler();
 8000f0c:	f000 fac9 	bl	80014a2 <Error_Handler>
	}
}
 8000f10:	bf00      	nop
 8000f12:	46bd      	mov	sp, r7
 8000f14:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f18:	b004      	add	sp, #16
 8000f1a:	4770      	bx	lr

08000f1c <CanSaveReceivedData>:
/**
 * @brief: store received data from chosen network
 * @param chosen_network
 *
 **/
void CanSaveReceivedData(CAN_HandleTypeDef chosen_network, CanDataFrameInit *ptr_can_rx_frame_template) {
 8000f1c:	b084      	sub	sp, #16
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	f107 0c08 	add.w	ip, r7, #8
 8000f26:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if (HAL_CAN_GetRxMessage(&chosen_network, CAN_RX_FIFO0, &ptr_can_rx_frame_template->rx_header,
 8000f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f2c:	f103 0220 	add.w	r2, r3, #32
			ptr_can_rx_frame_template->rx_data) != HAL_OK) {
 8000f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f32:	333c      	adds	r3, #60	; 0x3c
	if (HAL_CAN_GetRxMessage(&chosen_network, CAN_RX_FIFO0, &ptr_can_rx_frame_template->rx_header,
 8000f34:	2100      	movs	r1, #0
 8000f36:	f107 0008 	add.w	r0, r7, #8
 8000f3a:	f001 fdce 	bl	8002ada <HAL_CAN_GetRxMessage>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <CanSaveReceivedData+0x2c>
		/* Reception Error */
		Error_Handler();
 8000f44:	f000 faad 	bl	80014a2 <Error_Handler>
	}
//	CanClearRxDataFrame(ptr_can_rx_frame_template);
}
 8000f48:	bf00      	nop
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f50:	b004      	add	sp, #16
 8000f52:	4770      	bx	lr

08000f54 <CanConfigFilter>:
 * @param can_filter_mask_id_low: Low byte of CAN ID mask - IDs to be received
 *
 **/
void CanConfigFilter(CAN_HandleTypeDef chosen_network, uint8_t can_filter_bank,
		uint32_t can_filter_id_high, uint32_t can_filter_id_low,
		uint32_t can_filter_mask_id_high, uint32_t can_filter_mask_id_low) {
 8000f54:	b084      	sub	sp, #16
 8000f56:	b580      	push	{r7, lr}
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	f107 0c08 	add.w	ip, r7, #8
 8000f5e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	can_filter_template.FilterBank = can_filter_bank;
 8000f62:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000f66:	4a16      	ldr	r2, [pc, #88]	; (8000fc0 <CanConfigFilter+0x6c>)
 8000f68:	6153      	str	r3, [r2, #20]
	can_filter_template.FilterMode = CAN_FILTERMODE_IDMASK;
 8000f6a:	4b15      	ldr	r3, [pc, #84]	; (8000fc0 <CanConfigFilter+0x6c>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	619a      	str	r2, [r3, #24]
	can_filter_template.FilterScale = CAN_FILTERSCALE_32BIT;
 8000f70:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <CanConfigFilter+0x6c>)
 8000f72:	2201      	movs	r2, #1
 8000f74:	61da      	str	r2, [r3, #28]
//	can_filter_template.FilterIdHigh = 0x290 << 5; //can_filter_id_high; //18FF;			//0x321 << 5;
//	can_filter_template.FilterIdLow = 0x00000000; //can_filter_id_low; //50E5;				//0x00000000;
	can_filter_template.FilterIdHigh = 0x0000;
 8000f76:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <CanConfigFilter+0x6c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
	can_filter_template.FilterIdLow = 0x0000;
 8000f7c:	4b10      	ldr	r3, [pc, #64]	; (8000fc0 <CanConfigFilter+0x6c>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	605a      	str	r2, [r3, #4]
	can_filter_template.FilterMaskIdHigh = 0x0000;
 8000f82:	4b0f      	ldr	r3, [pc, #60]	; (8000fc0 <CanConfigFilter+0x6c>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	609a      	str	r2, [r3, #8]
	can_filter_template.FilterMaskIdLow = 0x0000;
 8000f88:	4b0d      	ldr	r3, [pc, #52]	; (8000fc0 <CanConfigFilter+0x6c>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	60da      	str	r2, [r3, #12]
//	can_filter_template.FilterMaskIdHigh = 0x290 << 5;	//0x111 << 5;
//	can_filter_template.FilterMaskIdLow = 0x00000000;
	can_filter_template.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000f8e:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <CanConfigFilter+0x6c>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	611a      	str	r2, [r3, #16]
	can_filter_template.FilterActivation = ENABLE;
 8000f94:	4b0a      	ldr	r3, [pc, #40]	; (8000fc0 <CanConfigFilter+0x6c>)
 8000f96:	2201      	movs	r2, #1
 8000f98:	621a      	str	r2, [r3, #32]
	can_filter_template.SlaveStartFilterBank = 14;
 8000f9a:	4b09      	ldr	r3, [pc, #36]	; (8000fc0 <CanConfigFilter+0x6c>)
 8000f9c:	220e      	movs	r2, #14
 8000f9e:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&chosen_network, &can_filter_template) != HAL_OK) {
 8000fa0:	4907      	ldr	r1, [pc, #28]	; (8000fc0 <CanConfigFilter+0x6c>)
 8000fa2:	f107 0008 	add.w	r0, r7, #8
 8000fa6:	f001 fb7d 	bl	80026a4 <HAL_CAN_ConfigFilter>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <CanConfigFilter+0x60>
		Error_Handler();
 8000fb0:	f000 fa77 	bl	80014a2 <Error_Handler>
	}

}
 8000fb4:	bf00      	nop
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000fbc:	b004      	add	sp, #16
 8000fbe:	4770      	bx	lr
 8000fc0:	20000200 	.word	0x20000200

08000fc4 <CanSendPdo>:
 *
 **/
void CanSendPdo(CAN_HandleTypeDef chosen_network, uint32_t frame_pdo_id,
		uint8_t number_of_bytes, CanDataFrameInit *ptr_can_frame_template,
		uint8_t byte0, uint8_t byte1, uint8_t byte2, uint8_t byte3,
		uint8_t byte4, uint8_t byte5, uint8_t byte6, uint8_t byte7) {
 8000fc4:	b084      	sub	sp, #16
 8000fc6:	b580      	push	{r7, lr}
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	f107 0c08 	add.w	ip, r7, #8
 8000fce:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	ptr_can_frame_template->tx_header.StdId = frame_pdo_id;
 8000fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000fd6:	609a      	str	r2, [r3, #8]
	ptr_can_frame_template->tx_header.RTR = CAN_RTR_DATA;
 8000fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fda:	2200      	movs	r2, #0
 8000fdc:	615a      	str	r2, [r3, #20]
	ptr_can_frame_template->tx_header.IDE = CAN_ID_STD;
 8000fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	611a      	str	r2, [r3, #16]
	ptr_can_frame_template->tx_header.DLC = number_of_bytes;
 8000fe4:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8000fe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fea:	619a      	str	r2, [r3, #24]
	ptr_can_frame_template->tx_header.TransmitGlobalTime = DISABLE;
 8000fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fee:	2200      	movs	r2, #0
 8000ff0:	771a      	strb	r2, [r3, #28]
	ptr_can_frame_template->tx_data[0] = byte0;
 8000ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000ff4:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8000ff8:	701a      	strb	r2, [r3, #0]
	ptr_can_frame_template->tx_data[1] = byte1;
 8000ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000ffc:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 8001000:	705a      	strb	r2, [r3, #1]
	ptr_can_frame_template->tx_data[2] = byte2;
 8001002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001004:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8001008:	709a      	strb	r2, [r3, #2]
	ptr_can_frame_template->tx_data[3] = byte3;
 800100a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800100c:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
 8001010:	70da      	strb	r2, [r3, #3]
	ptr_can_frame_template->tx_data[4] = byte4;
 8001012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001014:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8001018:	711a      	strb	r2, [r3, #4]
	ptr_can_frame_template->tx_data[5] = byte5;
 800101a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800101c:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8001020:	715a      	strb	r2, [r3, #5]
	ptr_can_frame_template->tx_data[6] = byte6;
 8001022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001024:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 8001028:	719a      	strb	r2, [r3, #6]
	ptr_can_frame_template->tx_data[7] = byte7;
 800102a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800102c:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8001030:	71da      	strb	r2, [r3, #7]

	if (HAL_CAN_AddTxMessage(&chosen_network,
 8001032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001034:	f103 0108 	add.w	r1, r3, #8
			&ptr_can_frame_template->tx_header, ptr_can_frame_template->tx_data,
 8001038:	6bba      	ldr	r2, [r7, #56]	; 0x38
	if (HAL_CAN_AddTxMessage(&chosen_network,
 800103a:	4b0d      	ldr	r3, [pc, #52]	; (8001070 <CanSendPdo+0xac>)
 800103c:	f107 0008 	add.w	r0, r7, #8
 8001040:	f001 fc3d 	bl	80028be <HAL_CAN_AddTxMessage>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <CanSendPdo+0x8a>
			&can_tx_mailbox) != HAL_OK) {
		Error_Handler();
 800104a:	f000 fa2a 	bl	80014a2 <Error_Handler>
	}

	while (HAL_CAN_GetTxMailboxesFreeLevel(&chosen_network) != 3) {
 800104e:	bf00      	nop
 8001050:	f107 0008 	add.w	r0, r7, #8
 8001054:	f001 fd0d 	bl	8002a72 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001058:	4603      	mov	r3, r0
 800105a:	2b03      	cmp	r3, #3
 800105c:	d1f8      	bne.n	8001050 <CanSendPdo+0x8c>
	}

	CanClearTxDataFrame(ptr_can_frame_template);
 800105e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001060:	f000 f808 	bl	8001074 <CanClearTxDataFrame>

}
 8001064:	bf00      	nop
 8001066:	46bd      	mov	sp, r7
 8001068:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800106c:	b004      	add	sp, #16
 800106e:	4770      	bx	lr
 8001070:	200001a0 	.word	0x200001a0

08001074 <CanClearTxDataFrame>:
 * @brief: data sent over usb is not correctly shown when structure is not cleared
 *         after every message sent. Assigning zeros has no influence on the network
 * @param ptr_can_frame_template: chosen structure which helds all the data
 *
 **/
void CanClearTxDataFrame(CanDataFrameInit *ptr_can_frame_template) {
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
	ptr_can_frame_template->tx_header.StdId = 0x00;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
	ptr_can_frame_template->tx_header.RTR = CAN_RTR_DATA;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2200      	movs	r2, #0
 8001086:	615a      	str	r2, [r3, #20]
	ptr_can_frame_template->tx_header.IDE = CAN_ID_STD;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2200      	movs	r2, #0
 800108c:	611a      	str	r2, [r3, #16]
	ptr_can_frame_template->tx_header.DLC = 0;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2200      	movs	r2, #0
 8001092:	619a      	str	r2, [r3, #24]
	ptr_can_frame_template->tx_header.TransmitGlobalTime = DISABLE;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2200      	movs	r2, #0
 8001098:	771a      	strb	r2, [r3, #28]

	ptr_can_frame_template->tx_data[0] = 0x0;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2200      	movs	r2, #0
 800109e:	701a      	strb	r2, [r3, #0]
	ptr_can_frame_template->tx_data[1] = 0x0;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2200      	movs	r2, #0
 80010a4:	705a      	strb	r2, [r3, #1]
	ptr_can_frame_template->tx_data[2] = 0x0;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2200      	movs	r2, #0
 80010aa:	709a      	strb	r2, [r3, #2]
	ptr_can_frame_template->tx_data[3] = 0x0;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2200      	movs	r2, #0
 80010b0:	70da      	strb	r2, [r3, #3]
	ptr_can_frame_template->tx_data[4] = 0x0;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2200      	movs	r2, #0
 80010b6:	711a      	strb	r2, [r3, #4]
	ptr_can_frame_template->tx_data[5] = 0x0;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2200      	movs	r2, #0
 80010bc:	715a      	strb	r2, [r3, #5]
	ptr_can_frame_template->tx_data[6] = 0x0;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2200      	movs	r2, #0
 80010c2:	719a      	strb	r2, [r3, #6]
	ptr_can_frame_template->tx_data[7] = 0x0;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2200      	movs	r2, #0
 80010c8:	71da      	strb	r2, [r3, #7]
}
 80010ca:	bf00      	nop
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bc80      	pop	{r7}
 80010d2:	4770      	bx	lr

080010d4 <CanClearRxDataFrame>:


void CanClearRxDataFrame(CanDataFrameInit *ptr_can_frame_template) {
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
	ptr_can_frame_template->rx_header.StdId = 0x00;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2200      	movs	r2, #0
 80010e0:	621a      	str	r2, [r3, #32]
	ptr_can_frame_template->rx_header.RTR = CAN_RTR_DATA;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2200      	movs	r2, #0
 80010e6:	62da      	str	r2, [r3, #44]	; 0x2c
	ptr_can_frame_template->rx_header.IDE = CAN_ID_STD;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2200      	movs	r2, #0
 80010ec:	629a      	str	r2, [r3, #40]	; 0x28
	ptr_can_frame_template->rx_header.DLC = 0;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2200      	movs	r2, #0
 80010f2:	631a      	str	r2, [r3, #48]	; 0x30

	ptr_can_frame_template->rx_data[0] = 0x0;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2200      	movs	r2, #0
 80010f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	ptr_can_frame_template->rx_data[1] = 0x0;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2200      	movs	r2, #0
 8001100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	ptr_can_frame_template->rx_data[2] = 0x0;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2200      	movs	r2, #0
 8001108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	ptr_can_frame_template->rx_data[3] = 0x0;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2200      	movs	r2, #0
 8001110:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
	ptr_can_frame_template->rx_data[4] = 0x0;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2200      	movs	r2, #0
 8001118:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	ptr_can_frame_template->rx_data[5] = 0x0;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2200      	movs	r2, #0
 8001120:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	ptr_can_frame_template->rx_data[6] = 0x0;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2200      	movs	r2, #0
 8001128:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	ptr_can_frame_template->rx_data[7] = 0x0;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2200      	movs	r2, #0
 8001130:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
}
 8001134:	bf00      	nop
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	bc80      	pop	{r7}
 800113c:	4770      	bx	lr

0800113e <GetRawData>:
 */

#include "current_sensor.h"
#include "can.h"

void GetRawData(CurrentData *current_data, CanDataFrameInit *can_rx_frame){
 800113e:	b4b0      	push	{r4, r5, r7}
 8001140:	b085      	sub	sp, #20
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
 8001146:	6039      	str	r1, [r7, #0]
	current_data->rx_header = can_rx_frame->rx_header;
 8001148:	687a      	ldr	r2, [r7, #4]
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	4615      	mov	r5, r2
 800114e:	f103 0420 	add.w	r4, r3, #32
 8001152:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001154:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001156:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800115a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	current_data->current = 0;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2200      	movs	r2, #0
 8001162:	61da      	str	r2, [r3, #28]
	uint32_t buffer;
	buffer = (uint32_t)(can_rx_frame->rx_data[3]) << 0;
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800116a:	60fb      	str	r3, [r7, #12]
	current_data->current += buffer;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	69da      	ldr	r2, [r3, #28]
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	441a      	add	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	61da      	str	r2, [r3, #28]

	buffer = (uint32_t)(can_rx_frame->rx_data[2]) << 8;
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800117e:	021b      	lsls	r3, r3, #8
 8001180:	60fb      	str	r3, [r7, #12]
	current_data->current += buffer;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	69da      	ldr	r2, [r3, #28]
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	441a      	add	r2, r3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	61da      	str	r2, [r3, #28]

	buffer = (uint32_t)(can_rx_frame->rx_data[1]) << 16;
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001194:	041b      	lsls	r3, r3, #16
 8001196:	60fb      	str	r3, [r7, #12]
	current_data->current += buffer;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	69da      	ldr	r2, [r3, #28]
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	441a      	add	r2, r3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	61da      	str	r2, [r3, #28]

	buffer = (uint32_t)(can_rx_frame->rx_data[0]) << 24;
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80011aa:	061b      	lsls	r3, r3, #24
 80011ac:	60fb      	str	r3, [r7, #12]
	current_data->current += buffer;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	69da      	ldr	r2, [r3, #28]
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	441a      	add	r2, r3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	61da      	str	r2, [r3, #28]

}
 80011ba:	bf00      	nop
 80011bc:	3714      	adds	r7, #20
 80011be:	46bd      	mov	sp, r7
 80011c0:	bcb0      	pop	{r4, r5, r7}
 80011c2:	4770      	bx	lr

080011c4 <Queue_Init>:
#include <assert.h>

queue_t Fifo_Queue;

void Queue_Init()
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
	Fifo_Queue.head = 0;
 80011c8:	4b08      	ldr	r3, [pc, #32]	; (80011ec <Queue_Init+0x28>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
	Fifo_Queue.tail = 0;
 80011ce:	4b07      	ldr	r3, [pc, #28]	; (80011ec <Queue_Init+0x28>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	605a      	str	r2, [r3, #4]
	Fifo_Queue.size = 5;
 80011d4:	4b05      	ldr	r3, [pc, #20]	; (80011ec <Queue_Init+0x28>)
 80011d6:	2205      	movs	r2, #5
 80011d8:	609a      	str	r2, [r3, #8]
	Fifo_Queue.data = malloc(sizeof(frame_to_send*) * 5);
 80011da:	2014      	movs	r0, #20
 80011dc:	f004 f9ac 	bl	8005538 <malloc>
 80011e0:	4603      	mov	r3, r0
 80011e2:	461a      	mov	r2, r3
 80011e4:	4b01      	ldr	r3, [pc, #4]	; (80011ec <Queue_Init+0x28>)
 80011e6:	60da      	str	r2, [r3, #12]
}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20000190 	.word	0x20000190

080011f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b088      	sub	sp, #32
 80011f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f6:	f107 0310 	add.w	r3, r7, #16
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	605a      	str	r2, [r3, #4]
 8001200:	609a      	str	r2, [r3, #8]
 8001202:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001204:	4b28      	ldr	r3, [pc, #160]	; (80012a8 <MX_GPIO_Init+0xb8>)
 8001206:	699b      	ldr	r3, [r3, #24]
 8001208:	4a27      	ldr	r2, [pc, #156]	; (80012a8 <MX_GPIO_Init+0xb8>)
 800120a:	f043 0310 	orr.w	r3, r3, #16
 800120e:	6193      	str	r3, [r2, #24]
 8001210:	4b25      	ldr	r3, [pc, #148]	; (80012a8 <MX_GPIO_Init+0xb8>)
 8001212:	699b      	ldr	r3, [r3, #24]
 8001214:	f003 0310 	and.w	r3, r3, #16
 8001218:	60fb      	str	r3, [r7, #12]
 800121a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800121c:	4b22      	ldr	r3, [pc, #136]	; (80012a8 <MX_GPIO_Init+0xb8>)
 800121e:	699b      	ldr	r3, [r3, #24]
 8001220:	4a21      	ldr	r2, [pc, #132]	; (80012a8 <MX_GPIO_Init+0xb8>)
 8001222:	f043 0320 	orr.w	r3, r3, #32
 8001226:	6193      	str	r3, [r2, #24]
 8001228:	4b1f      	ldr	r3, [pc, #124]	; (80012a8 <MX_GPIO_Init+0xb8>)
 800122a:	699b      	ldr	r3, [r3, #24]
 800122c:	f003 0320 	and.w	r3, r3, #32
 8001230:	60bb      	str	r3, [r7, #8]
 8001232:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001234:	4b1c      	ldr	r3, [pc, #112]	; (80012a8 <MX_GPIO_Init+0xb8>)
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	4a1b      	ldr	r2, [pc, #108]	; (80012a8 <MX_GPIO_Init+0xb8>)
 800123a:	f043 0304 	orr.w	r3, r3, #4
 800123e:	6193      	str	r3, [r2, #24]
 8001240:	4b19      	ldr	r3, [pc, #100]	; (80012a8 <MX_GPIO_Init+0xb8>)
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	f003 0304 	and.w	r3, r3, #4
 8001248:	607b      	str	r3, [r7, #4]
 800124a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_PIN_GPIO_Port, LED_PIN_Pin, GPIO_PIN_RESET);
 800124c:	2200      	movs	r2, #0
 800124e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001252:	4816      	ldr	r0, [pc, #88]	; (80012ac <MX_GPIO_Init+0xbc>)
 8001254:	f002 fae6 	bl	8003824 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001258:	2200      	movs	r2, #0
 800125a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800125e:	4814      	ldr	r0, [pc, #80]	; (80012b0 <MX_GPIO_Init+0xc0>)
 8001260:	f002 fae0 	bl	8003824 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_PIN_Pin;
 8001264:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001268:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126a:	2301      	movs	r3, #1
 800126c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2300      	movs	r3, #0
 8001270:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001272:	2302      	movs	r3, #2
 8001274:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_PIN_GPIO_Port, &GPIO_InitStruct);
 8001276:	f107 0310 	add.w	r3, r7, #16
 800127a:	4619      	mov	r1, r3
 800127c:	480b      	ldr	r0, [pc, #44]	; (80012ac <MX_GPIO_Init+0xbc>)
 800127e:	f002 f94d 	bl	800351c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001282:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001286:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001288:	2301      	movs	r3, #1
 800128a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800128c:	2302      	movs	r3, #2
 800128e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001290:	2302      	movs	r3, #2
 8001292:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001294:	f107 0310 	add.w	r3, r7, #16
 8001298:	4619      	mov	r1, r3
 800129a:	4805      	ldr	r0, [pc, #20]	; (80012b0 <MX_GPIO_Init+0xc0>)
 800129c:	f002 f93e 	bl	800351c <HAL_GPIO_Init>

}
 80012a0:	bf00      	nop
 80012a2:	3720      	adds	r7, #32
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40021000 	.word	0x40021000
 80012ac:	40011000 	.word	0x40011000
 80012b0:	40010800 	.word	0x40010800
 80012b4:	00000000 	.word	0x00000000

080012b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012ba:	b093      	sub	sp, #76	; 0x4c
 80012bc:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012be:	f000 fc45 	bl	8001b4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012c2:	f000 f893 	bl	80013ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012c6:	f7ff ff93 	bl	80011f0 <MX_GPIO_Init>
  MX_CAN_Init();
 80012ca:	f7ff fd6d 	bl	8000da8 <MX_CAN_Init>
  MX_USART1_UART_Init();
 80012ce:	f000 fb6b 	bl	80019a8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80012d2:	f000 fab7 	bl	8001844 <MX_TIM2_Init>
  MX_TIM1_Init();
 80012d6:	f000 fa63 	bl	80017a0 <MX_TIM1_Init>
  MX_ADC1_Init();
 80012da:	f7ff fa3f 	bl	800075c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  CanConfigFilter(hcan, 0, 0x0000, 0x0000, 0x0000, 0x0000);
 80012de:	4e3c      	ldr	r6, [pc, #240]	; (80013d0 <main+0x118>)
 80012e0:	2300      	movs	r3, #0
 80012e2:	930a      	str	r3, [sp, #40]	; 0x28
 80012e4:	2300      	movs	r3, #0
 80012e6:	9309      	str	r3, [sp, #36]	; 0x24
 80012e8:	2300      	movs	r3, #0
 80012ea:	9308      	str	r3, [sp, #32]
 80012ec:	2300      	movs	r3, #0
 80012ee:	9307      	str	r3, [sp, #28]
 80012f0:	2300      	movs	r3, #0
 80012f2:	9306      	str	r3, [sp, #24]
 80012f4:	466d      	mov	r5, sp
 80012f6:	f106 0410 	add.w	r4, r6, #16
 80012fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012fe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001302:	e885 0003 	stmia.w	r5, {r0, r1}
 8001306:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800130a:	f7ff fe23 	bl	8000f54 <CanConfigFilter>
  CanInit(hcan);
 800130e:	4e30      	ldr	r6, [pc, #192]	; (80013d0 <main+0x118>)
 8001310:	466d      	mov	r5, sp
 8001312:	f106 0410 	add.w	r4, r6, #16
 8001316:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001318:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800131a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800131e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001322:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001326:	f7ff fdd9 	bl	8000edc <CanInit>

  BqPack_StructInit(&battery_pack);
 800132a:	482a      	ldr	r0, [pc, #168]	; (80013d4 <main+0x11c>)
 800132c:	f7ff fa90 	bl	8000850 <BqPack_StructInit>
  /* Start the timer */
  HAL_TIM_Base_Start_IT(&htim1);
 8001330:	4829      	ldr	r0, [pc, #164]	; (80013d8 <main+0x120>)
 8001332:	f003 f88d 	bl	8004450 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8001336:	4829      	ldr	r0, [pc, #164]	; (80013dc <main+0x124>)
 8001338:	f003 f88a 	bl	8004450 <HAL_TIM_Base_Start_IT>

  Queue_Init();
 800133c:	f7ff ff42 	bl	80011c4 <Queue_Init>

  /* Start receiving data from MSP430 */
  uint8_t data[8] = {1, 1, 1, 1, 1, 1, 1, 1};
 8001340:	4a27      	ldr	r2, [pc, #156]	; (80013e0 <main+0x128>)
 8001342:	f107 030c 	add.w	r3, r7, #12
 8001346:	e892 0003 	ldmia.w	r2, {r0, r1}
 800134a:	e883 0003 	stmia.w	r3, {r0, r1}
  	frame_to_send tx_frame;
  	tx_frame.tx_data[0] = data[0];
 800134e:	7b3b      	ldrb	r3, [r7, #12]
 8001350:	713b      	strb	r3, [r7, #4]
  	tx_frame.tx_data[1] = data[1];
 8001352:	7b7b      	ldrb	r3, [r7, #13]
 8001354:	717b      	strb	r3, [r7, #5]
  	tx_frame.tx_data[2] = data[2];
 8001356:	7bbb      	ldrb	r3, [r7, #14]
 8001358:	71bb      	strb	r3, [r7, #6]
  	tx_frame.tx_data[3] = data[3];
 800135a:	7bfb      	ldrb	r3, [r7, #15]
 800135c:	71fb      	strb	r3, [r7, #7]
  	tx_frame.tx_data[4] = data[4];
 800135e:	7c3b      	ldrb	r3, [r7, #16]
 8001360:	723b      	strb	r3, [r7, #8]
  	tx_frame.tx_data[5] = data[5];
 8001362:	7c7b      	ldrb	r3, [r7, #17]
 8001364:	727b      	strb	r3, [r7, #9]
  	tx_frame.tx_data[6] = data[6];
 8001366:	7cbb      	ldrb	r3, [r7, #18]
 8001368:	72bb      	strb	r3, [r7, #10]
  	tx_frame.tx_data[7] = data[7];
 800136a:	7cfb      	ldrb	r3, [r7, #19]
 800136c:	72fb      	strb	r3, [r7, #11]
  	tx_frame.tx_header = 0x127;
 800136e:	f240 1327 	movw	r3, #295	; 0x127
 8001372:	603b      	str	r3, [r7, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	/* ADC conversion */
	HAL_ADC_Start(&hadc1);
 8001374:	481b      	ldr	r0, [pc, #108]	; (80013e4 <main+0x12c>)
 8001376:	f000 fd47 	bl	8001e08 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 10);
 800137a:	210a      	movs	r1, #10
 800137c:	4819      	ldr	r0, [pc, #100]	; (80013e4 <main+0x12c>)
 800137e:	f000 fdf1 	bl	8001f64 <HAL_ADC_PollForConversion>
	raw = HAL_ADC_GetValue(&hadc1);
 8001382:	4818      	ldr	r0, [pc, #96]	; (80013e4 <main+0x12c>)
 8001384:	f000 fef4 	bl	8002170 <HAL_ADC_GetValue>
 8001388:	4603      	mov	r3, r0
 800138a:	82fb      	strh	r3, [r7, #22]
	calculated = (uint16_t)((3300.0 / 4095.0) * raw);
 800138c:	8afb      	ldrh	r3, [r7, #22]
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff f95a 	bl	8000648 <__aeabi_i2d>
 8001394:	a30c      	add	r3, pc, #48	; (adr r3, 80013c8 <main+0x110>)
 8001396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800139a:	f7fe fed9 	bl	8000150 <__aeabi_dmul>
 800139e:	4602      	mov	r2, r0
 80013a0:	460b      	mov	r3, r1
 80013a2:	4610      	mov	r0, r2
 80013a4:	4619      	mov	r1, r3
 80013a6:	f7ff f9b9 	bl	800071c <__aeabi_d2uiz>
 80013aa:	4603      	mov	r3, r0
 80013ac:	82bb      	strh	r3, [r7, #20]
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80013ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013b2:	480d      	ldr	r0, [pc, #52]	; (80013e8 <main+0x130>)
 80013b4:	f002 fa4e 	bl	8003854 <HAL_GPIO_TogglePin>
	HAL_Delay(500);
 80013b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013bc:	f000 fc28 	bl	8001c10 <HAL_Delay>
	HAL_ADC_Start(&hadc1);
 80013c0:	e7d8      	b.n	8001374 <main+0xbc>
 80013c2:	bf00      	nop
 80013c4:	f3af 8000 	nop.w
 80013c8:	99c99c9a 	.word	0x99c99c9a
 80013cc:	3fe9c99c 	.word	0x3fe9c99c
 80013d0:	200001c0 	.word	0x200001c0
 80013d4:	20000274 	.word	0x20000274
 80013d8:	200002ec 	.word	0x200002ec
 80013dc:	20000334 	.word	0x20000334
 80013e0:	080066d4 	.word	0x080066d4
 80013e4:	20000118 	.word	0x20000118
 80013e8:	40011000 	.word	0x40011000

080013ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b094      	sub	sp, #80	; 0x50
 80013f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013f6:	2228      	movs	r2, #40	; 0x28
 80013f8:	2100      	movs	r1, #0
 80013fa:	4618      	mov	r0, r3
 80013fc:	f004 f8a4 	bl	8005548 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001400:	f107 0314 	add.w	r3, r7, #20
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]
 800140e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001410:	1d3b      	adds	r3, r7, #4
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	605a      	str	r2, [r3, #4]
 8001418:	609a      	str	r2, [r3, #8]
 800141a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800141c:	2301      	movs	r3, #1
 800141e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001420:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001424:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001426:	2300      	movs	r3, #0
 8001428:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800142a:	2301      	movs	r3, #1
 800142c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800142e:	2302      	movs	r3, #2
 8001430:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001432:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001436:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8001438:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 800143c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800143e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001442:	4618      	mov	r0, r3
 8001444:	f002 fa20 	bl	8003888 <HAL_RCC_OscConfig>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800144e:	f000 f828 	bl	80014a2 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001452:	230f      	movs	r3, #15
 8001454:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001456:	2302      	movs	r3, #2
 8001458:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800145a:	2300      	movs	r3, #0
 800145c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800145e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001462:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001464:	2300      	movs	r3, #0
 8001466:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	2102      	movs	r1, #2
 800146e:	4618      	mov	r0, r3
 8001470:	f002 fc8a 	bl	8003d88 <HAL_RCC_ClockConfig>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800147a:	f000 f812 	bl	80014a2 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800147e:	2302      	movs	r3, #2
 8001480:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8001482:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001486:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001488:	1d3b      	adds	r3, r7, #4
 800148a:	4618      	mov	r0, r3
 800148c:	f002 fe16 	bl	80040bc <HAL_RCCEx_PeriphCLKConfig>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001496:	f000 f804 	bl	80014a2 <Error_Handler>
  }
}
 800149a:	bf00      	nop
 800149c:	3750      	adds	r7, #80	; 0x50
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}

080014a2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014a2:	b480      	push	{r7}
 80014a4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014a6:	b672      	cpsid	i
}
 80014a8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014aa:	e7fe      	b.n	80014aa <Error_Handler+0x8>

080014ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b085      	sub	sp, #20
 80014b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80014b2:	4b15      	ldr	r3, [pc, #84]	; (8001508 <HAL_MspInit+0x5c>)
 80014b4:	699b      	ldr	r3, [r3, #24]
 80014b6:	4a14      	ldr	r2, [pc, #80]	; (8001508 <HAL_MspInit+0x5c>)
 80014b8:	f043 0301 	orr.w	r3, r3, #1
 80014bc:	6193      	str	r3, [r2, #24]
 80014be:	4b12      	ldr	r3, [pc, #72]	; (8001508 <HAL_MspInit+0x5c>)
 80014c0:	699b      	ldr	r3, [r3, #24]
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	60bb      	str	r3, [r7, #8]
 80014c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ca:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <HAL_MspInit+0x5c>)
 80014cc:	69db      	ldr	r3, [r3, #28]
 80014ce:	4a0e      	ldr	r2, [pc, #56]	; (8001508 <HAL_MspInit+0x5c>)
 80014d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014d4:	61d3      	str	r3, [r2, #28]
 80014d6:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <HAL_MspInit+0x5c>)
 80014d8:	69db      	ldr	r3, [r3, #28]
 80014da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014de:	607b      	str	r3, [r7, #4]
 80014e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80014e2:	4b0a      	ldr	r3, [pc, #40]	; (800150c <HAL_MspInit+0x60>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	60fb      	str	r3, [r7, #12]
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80014f6:	60fb      	str	r3, [r7, #12]
 80014f8:	4a04      	ldr	r2, [pc, #16]	; (800150c <HAL_MspInit+0x60>)
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014fe:	bf00      	nop
 8001500:	3714      	adds	r7, #20
 8001502:	46bd      	mov	sp, r7
 8001504:	bc80      	pop	{r7}
 8001506:	4770      	bx	lr
 8001508:	40021000 	.word	0x40021000
 800150c:	40010000 	.word	0x40010000

08001510 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001514:	e7fe      	b.n	8001514 <NMI_Handler+0x4>

08001516 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001516:	b480      	push	{r7}
 8001518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800151a:	e7fe      	b.n	800151a <HardFault_Handler+0x4>

0800151c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001520:	e7fe      	b.n	8001520 <MemManage_Handler+0x4>

08001522 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001522:	b480      	push	{r7}
 8001524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001526:	e7fe      	b.n	8001526 <BusFault_Handler+0x4>

08001528 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800152c:	e7fe      	b.n	800152c <UsageFault_Handler+0x4>

0800152e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800152e:	b480      	push	{r7}
 8001530:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001532:	bf00      	nop
 8001534:	46bd      	mov	sp, r7
 8001536:	bc80      	pop	{r7}
 8001538:	4770      	bx	lr

0800153a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800153a:	b480      	push	{r7}
 800153c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800153e:	bf00      	nop
 8001540:	46bd      	mov	sp, r7
 8001542:	bc80      	pop	{r7}
 8001544:	4770      	bx	lr

08001546 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001546:	b480      	push	{r7}
 8001548:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	46bd      	mov	sp, r7
 800154e:	bc80      	pop	{r7}
 8001550:	4770      	bx	lr

08001552 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001552:	b580      	push	{r7, lr}
 8001554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001556:	f000 fb3f 	bl	8001bd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
	...

08001560 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001564:	4802      	ldr	r0, [pc, #8]	; (8001570 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 8001566:	f001 fbee 	bl	8002d46 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	200001c0 	.word	0x200001c0

08001574 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001576:	b089      	sub	sp, #36	; 0x24
 8001578:	af08      	add	r7, sp, #32
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800157a:	480f      	ldr	r0, [pc, #60]	; (80015b8 <USB_LP_CAN1_RX0_IRQHandler+0x44>)
 800157c:	f001 fbe3 	bl	8002d46 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* Receive CAN frame procedure */
  CanClearRxDataFrame(&can_rx_frame_template);
 8001580:	480e      	ldr	r0, [pc, #56]	; (80015bc <USB_LP_CAN1_RX0_IRQHandler+0x48>)
 8001582:	f7ff fda7 	bl	80010d4 <CanClearRxDataFrame>
  CanSaveReceivedData(hcan, &can_rx_frame_template);
 8001586:	4e0c      	ldr	r6, [pc, #48]	; (80015b8 <USB_LP_CAN1_RX0_IRQHandler+0x44>)
 8001588:	4b0c      	ldr	r3, [pc, #48]	; (80015bc <USB_LP_CAN1_RX0_IRQHandler+0x48>)
 800158a:	9306      	str	r3, [sp, #24]
 800158c:	466d      	mov	r5, sp
 800158e:	f106 0410 	add.w	r4, r6, #16
 8001592:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001594:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001596:	e894 0003 	ldmia.w	r4, {r0, r1}
 800159a:	e885 0003 	stmia.w	r5, {r0, r1}
 800159e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80015a2:	f7ff fcbb 	bl	8000f1c <CanSaveReceivedData>
  GetRawData(&current_data, &can_rx_frame_template);
 80015a6:	4905      	ldr	r1, [pc, #20]	; (80015bc <USB_LP_CAN1_RX0_IRQHandler+0x48>)
 80015a8:	4805      	ldr	r0, [pc, #20]	; (80015c0 <USB_LP_CAN1_RX0_IRQHandler+0x4c>)
 80015aa:	f7ff fdc8 	bl	800113e <GetRawData>

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	3704      	adds	r7, #4
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015b6:	bf00      	nop
 80015b8:	200001c0 	.word	0x200001c0
 80015bc:	20000228 	.word	0x20000228
 80015c0:	200002cc 	.word	0x200002cc

080015c4 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80015c8:	4802      	ldr	r0, [pc, #8]	; (80015d4 <CAN1_RX1_IRQHandler+0x10>)
 80015ca:	f001 fbbc 	bl	8002d46 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */


  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	200001c0 	.word	0x200001c0

080015d8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80015dc:	4802      	ldr	r0, [pc, #8]	; (80015e8 <TIM1_UP_IRQHandler+0x10>)
 80015de:	f002 ff89 	bl	80044f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	200002ec 	.word	0x200002ec

080015ec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80015f0:	4802      	ldr	r0, [pc, #8]	; (80015fc <TIM2_IRQHandler+0x10>)
 80015f2:	f002 ff7f 	bl	80044f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000334 	.word	0x20000334

08001600 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001604:	4802      	ldr	r0, [pc, #8]	; (8001610 <USART1_IRQHandler+0x10>)
 8001606:	f003 fb8f 	bl	8004d28 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800160a:	bf00      	nop
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	2000037c 	.word	0x2000037c

08001614 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
	return 1;
 8001618:	2301      	movs	r3, #1
}
 800161a:	4618      	mov	r0, r3
 800161c:	46bd      	mov	sp, r7
 800161e:	bc80      	pop	{r7}
 8001620:	4770      	bx	lr

08001622 <_kill>:

int _kill(int pid, int sig)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	b082      	sub	sp, #8
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
 800162a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800162c:	f003 ff5a 	bl	80054e4 <__errno>
 8001630:	4603      	mov	r3, r0
 8001632:	2216      	movs	r2, #22
 8001634:	601a      	str	r2, [r3, #0]
	return -1;
 8001636:	f04f 33ff 	mov.w	r3, #4294967295
}
 800163a:	4618      	mov	r0, r3
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <_exit>:

void _exit (int status)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	b082      	sub	sp, #8
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800164a:	f04f 31ff 	mov.w	r1, #4294967295
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f7ff ffe7 	bl	8001622 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001654:	e7fe      	b.n	8001654 <_exit+0x12>

08001656 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b086      	sub	sp, #24
 800165a:	af00      	add	r7, sp, #0
 800165c:	60f8      	str	r0, [r7, #12]
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001662:	2300      	movs	r3, #0
 8001664:	617b      	str	r3, [r7, #20]
 8001666:	e00a      	b.n	800167e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001668:	f3af 8000 	nop.w
 800166c:	4601      	mov	r1, r0
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	1c5a      	adds	r2, r3, #1
 8001672:	60ba      	str	r2, [r7, #8]
 8001674:	b2ca      	uxtb	r2, r1
 8001676:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	3301      	adds	r3, #1
 800167c:	617b      	str	r3, [r7, #20]
 800167e:	697a      	ldr	r2, [r7, #20]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	429a      	cmp	r2, r3
 8001684:	dbf0      	blt.n	8001668 <_read+0x12>
	}

return len;
 8001686:	687b      	ldr	r3, [r7, #4]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3718      	adds	r7, #24
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af00      	add	r7, sp, #0
 8001696:	60f8      	str	r0, [r7, #12]
 8001698:	60b9      	str	r1, [r7, #8]
 800169a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800169c:	2300      	movs	r3, #0
 800169e:	617b      	str	r3, [r7, #20]
 80016a0:	e009      	b.n	80016b6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80016a2:	68bb      	ldr	r3, [r7, #8]
 80016a4:	1c5a      	adds	r2, r3, #1
 80016a6:	60ba      	str	r2, [r7, #8]
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	3301      	adds	r3, #1
 80016b4:	617b      	str	r3, [r7, #20]
 80016b6:	697a      	ldr	r2, [r7, #20]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	429a      	cmp	r2, r3
 80016bc:	dbf1      	blt.n	80016a2 <_write+0x12>
	}
	return len;
 80016be:	687b      	ldr	r3, [r7, #4]
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3718      	adds	r7, #24
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <_close>:

int _close(int file)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
	return -1;
 80016d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	bc80      	pop	{r7}
 80016dc:	4770      	bx	lr

080016de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016de:	b480      	push	{r7}
 80016e0:	b083      	sub	sp, #12
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
 80016e6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016ee:	605a      	str	r2, [r3, #4]
	return 0;
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr

080016fc <_isatty>:

int _isatty(int file)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
	return 1;
 8001704:	2301      	movs	r3, #1
}
 8001706:	4618      	mov	r0, r3
 8001708:	370c      	adds	r7, #12
 800170a:	46bd      	mov	sp, r7
 800170c:	bc80      	pop	{r7}
 800170e:	4770      	bx	lr

08001710 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001710:	b480      	push	{r7}
 8001712:	b085      	sub	sp, #20
 8001714:	af00      	add	r7, sp, #0
 8001716:	60f8      	str	r0, [r7, #12]
 8001718:	60b9      	str	r1, [r7, #8]
 800171a:	607a      	str	r2, [r7, #4]
	return 0;
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3714      	adds	r7, #20
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr

08001728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001730:	4a14      	ldr	r2, [pc, #80]	; (8001784 <_sbrk+0x5c>)
 8001732:	4b15      	ldr	r3, [pc, #84]	; (8001788 <_sbrk+0x60>)
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800173c:	4b13      	ldr	r3, [pc, #76]	; (800178c <_sbrk+0x64>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d102      	bne.n	800174a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001744:	4b11      	ldr	r3, [pc, #68]	; (800178c <_sbrk+0x64>)
 8001746:	4a12      	ldr	r2, [pc, #72]	; (8001790 <_sbrk+0x68>)
 8001748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800174a:	4b10      	ldr	r3, [pc, #64]	; (800178c <_sbrk+0x64>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4413      	add	r3, r2
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	429a      	cmp	r2, r3
 8001756:	d207      	bcs.n	8001768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001758:	f003 fec4 	bl	80054e4 <__errno>
 800175c:	4603      	mov	r3, r0
 800175e:	220c      	movs	r2, #12
 8001760:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001762:	f04f 33ff 	mov.w	r3, #4294967295
 8001766:	e009      	b.n	800177c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001768:	4b08      	ldr	r3, [pc, #32]	; (800178c <_sbrk+0x64>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800176e:	4b07      	ldr	r3, [pc, #28]	; (800178c <_sbrk+0x64>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4413      	add	r3, r2
 8001776:	4a05      	ldr	r2, [pc, #20]	; (800178c <_sbrk+0x64>)
 8001778:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800177a:	68fb      	ldr	r3, [r7, #12]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3718      	adds	r7, #24
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20005000 	.word	0x20005000
 8001788:	00000400 	.word	0x00000400
 800178c:	2000008c 	.word	0x2000008c
 8001790:	200003d8 	.word	0x200003d8

08001794 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001798:	bf00      	nop
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr

080017a0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b086      	sub	sp, #24
 80017a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017a6:	f107 0308 	add.w	r3, r7, #8
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	605a      	str	r2, [r3, #4]
 80017b0:	609a      	str	r2, [r3, #8]
 80017b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017b4:	463b      	mov	r3, r7
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
 80017ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017bc:	4b1f      	ldr	r3, [pc, #124]	; (800183c <MX_TIM1_Init+0x9c>)
 80017be:	4a20      	ldr	r2, [pc, #128]	; (8001840 <MX_TIM1_Init+0xa0>)
 80017c0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 999;
 80017c2:	4b1e      	ldr	r3, [pc, #120]	; (800183c <MX_TIM1_Init+0x9c>)
 80017c4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80017c8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ca:	4b1c      	ldr	r3, [pc, #112]	; (800183c <MX_TIM1_Init+0x9c>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80017d0:	4b1a      	ldr	r3, [pc, #104]	; (800183c <MX_TIM1_Init+0x9c>)
 80017d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017d6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017d8:	4b18      	ldr	r3, [pc, #96]	; (800183c <MX_TIM1_Init+0x9c>)
 80017da:	2200      	movs	r2, #0
 80017dc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017de:	4b17      	ldr	r3, [pc, #92]	; (800183c <MX_TIM1_Init+0x9c>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017e4:	4b15      	ldr	r3, [pc, #84]	; (800183c <MX_TIM1_Init+0x9c>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80017ea:	4814      	ldr	r0, [pc, #80]	; (800183c <MX_TIM1_Init+0x9c>)
 80017ec:	f002 fde0 	bl	80043b0 <HAL_TIM_Base_Init>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80017f6:	f7ff fe54 	bl	80014a2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017fe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001800:	f107 0308 	add.w	r3, r7, #8
 8001804:	4619      	mov	r1, r3
 8001806:	480d      	ldr	r0, [pc, #52]	; (800183c <MX_TIM1_Init+0x9c>)
 8001808:	f002 ff7c 	bl	8004704 <HAL_TIM_ConfigClockSource>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001812:	f7ff fe46 	bl	80014a2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001816:	2300      	movs	r3, #0
 8001818:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800181a:	2300      	movs	r3, #0
 800181c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800181e:	463b      	mov	r3, r7
 8001820:	4619      	mov	r1, r3
 8001822:	4806      	ldr	r0, [pc, #24]	; (800183c <MX_TIM1_Init+0x9c>)
 8001824:	f003 f94e 	bl	8004ac4 <HAL_TIMEx_MasterConfigSynchronization>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800182e:	f7ff fe38 	bl	80014a2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001832:	bf00      	nop
 8001834:	3718      	adds	r7, #24
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	200002ec 	.word	0x200002ec
 8001840:	40012c00 	.word	0x40012c00

08001844 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b086      	sub	sp, #24
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800184a:	f107 0308 	add.w	r3, r7, #8
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	605a      	str	r2, [r3, #4]
 8001854:	609a      	str	r2, [r3, #8]
 8001856:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001858:	463b      	mov	r3, r7
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001860:	4b1e      	ldr	r3, [pc, #120]	; (80018dc <MX_TIM2_Init+0x98>)
 8001862:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001866:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 999;
 8001868:	4b1c      	ldr	r3, [pc, #112]	; (80018dc <MX_TIM2_Init+0x98>)
 800186a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800186e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001870:	4b1a      	ldr	r3, [pc, #104]	; (80018dc <MX_TIM2_Init+0x98>)
 8001872:	2200      	movs	r2, #0
 8001874:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001876:	4b19      	ldr	r3, [pc, #100]	; (80018dc <MX_TIM2_Init+0x98>)
 8001878:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800187c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800187e:	4b17      	ldr	r3, [pc, #92]	; (80018dc <MX_TIM2_Init+0x98>)
 8001880:	2200      	movs	r2, #0
 8001882:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001884:	4b15      	ldr	r3, [pc, #84]	; (80018dc <MX_TIM2_Init+0x98>)
 8001886:	2200      	movs	r2, #0
 8001888:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800188a:	4814      	ldr	r0, [pc, #80]	; (80018dc <MX_TIM2_Init+0x98>)
 800188c:	f002 fd90 	bl	80043b0 <HAL_TIM_Base_Init>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001896:	f7ff fe04 	bl	80014a2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800189a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800189e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018a0:	f107 0308 	add.w	r3, r7, #8
 80018a4:	4619      	mov	r1, r3
 80018a6:	480d      	ldr	r0, [pc, #52]	; (80018dc <MX_TIM2_Init+0x98>)
 80018a8:	f002 ff2c 	bl	8004704 <HAL_TIM_ConfigClockSource>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80018b2:	f7ff fdf6 	bl	80014a2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018b6:	2300      	movs	r3, #0
 80018b8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018ba:	2300      	movs	r3, #0
 80018bc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018be:	463b      	mov	r3, r7
 80018c0:	4619      	mov	r1, r3
 80018c2:	4806      	ldr	r0, [pc, #24]	; (80018dc <MX_TIM2_Init+0x98>)
 80018c4:	f003 f8fe 	bl	8004ac4 <HAL_TIMEx_MasterConfigSynchronization>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80018ce:	f7ff fde8 	bl	80014a2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018d2:	bf00      	nop
 80018d4:	3718      	adds	r7, #24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	20000334 	.word	0x20000334

080018e0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b084      	sub	sp, #16
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a1a      	ldr	r2, [pc, #104]	; (8001958 <HAL_TIM_Base_MspInit+0x78>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d114      	bne.n	800191c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018f2:	4b1a      	ldr	r3, [pc, #104]	; (800195c <HAL_TIM_Base_MspInit+0x7c>)
 80018f4:	699b      	ldr	r3, [r3, #24]
 80018f6:	4a19      	ldr	r2, [pc, #100]	; (800195c <HAL_TIM_Base_MspInit+0x7c>)
 80018f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018fc:	6193      	str	r3, [r2, #24]
 80018fe:	4b17      	ldr	r3, [pc, #92]	; (800195c <HAL_TIM_Base_MspInit+0x7c>)
 8001900:	699b      	ldr	r3, [r3, #24]
 8001902:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001906:	60fb      	str	r3, [r7, #12]
 8001908:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800190a:	2200      	movs	r2, #0
 800190c:	2100      	movs	r1, #0
 800190e:	2019      	movs	r0, #25
 8001910:	f001 fd1d 	bl	800334e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001914:	2019      	movs	r0, #25
 8001916:	f001 fd36 	bl	8003386 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800191a:	e018      	b.n	800194e <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM2)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001924:	d113      	bne.n	800194e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001926:	4b0d      	ldr	r3, [pc, #52]	; (800195c <HAL_TIM_Base_MspInit+0x7c>)
 8001928:	69db      	ldr	r3, [r3, #28]
 800192a:	4a0c      	ldr	r2, [pc, #48]	; (800195c <HAL_TIM_Base_MspInit+0x7c>)
 800192c:	f043 0301 	orr.w	r3, r3, #1
 8001930:	61d3      	str	r3, [r2, #28]
 8001932:	4b0a      	ldr	r3, [pc, #40]	; (800195c <HAL_TIM_Base_MspInit+0x7c>)
 8001934:	69db      	ldr	r3, [r3, #28]
 8001936:	f003 0301 	and.w	r3, r3, #1
 800193a:	60bb      	str	r3, [r7, #8]
 800193c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800193e:	2200      	movs	r2, #0
 8001940:	2100      	movs	r1, #0
 8001942:	201c      	movs	r0, #28
 8001944:	f001 fd03 	bl	800334e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001948:	201c      	movs	r0, #28
 800194a:	f001 fd1c 	bl	8003386 <HAL_NVIC_EnableIRQ>
}
 800194e:	bf00      	nop
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40012c00 	.word	0x40012c00
 800195c:	40021000 	.word	0x40021000

08001960 <HAL_TIM_PeriodElapsedCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a0a      	ldr	r2, [pc, #40]	; (8001998 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d104      	bne.n	800197c <HAL_TIM_PeriodElapsedCallback+0x1c>
	{
		//Queue_TxCanMessage();
		// Send can frames to ECM
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001972:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001976:	4809      	ldr	r0, [pc, #36]	; (800199c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001978:	f001 ff6c 	bl	8003854 <HAL_GPIO_TogglePin>
	}
	if(htim->Instance == TIM2)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001984:	d104      	bne.n	8001990 <HAL_TIM_PeriodElapsedCallback+0x30>
	{
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)"rqst\r", 5);
 8001986:	2205      	movs	r2, #5
 8001988:	4905      	ldr	r1, [pc, #20]	; (80019a0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800198a:	4806      	ldr	r0, [pc, #24]	; (80019a4 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800198c:	f003 f957 	bl	8004c3e <HAL_UART_Transmit_IT>
	}
}
 8001990:	bf00      	nop
 8001992:	3708      	adds	r7, #8
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	40012c00 	.word	0x40012c00
 800199c:	40011000 	.word	0x40011000
 80019a0:	080066dc 	.word	0x080066dc
 80019a4:	2000037c 	.word	0x2000037c

080019a8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019ac:	4b11      	ldr	r3, [pc, #68]	; (80019f4 <MX_USART1_UART_Init+0x4c>)
 80019ae:	4a12      	ldr	r2, [pc, #72]	; (80019f8 <MX_USART1_UART_Init+0x50>)
 80019b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019b2:	4b10      	ldr	r3, [pc, #64]	; (80019f4 <MX_USART1_UART_Init+0x4c>)
 80019b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019ba:	4b0e      	ldr	r3, [pc, #56]	; (80019f4 <MX_USART1_UART_Init+0x4c>)
 80019bc:	2200      	movs	r2, #0
 80019be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019c0:	4b0c      	ldr	r3, [pc, #48]	; (80019f4 <MX_USART1_UART_Init+0x4c>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019c6:	4b0b      	ldr	r3, [pc, #44]	; (80019f4 <MX_USART1_UART_Init+0x4c>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019cc:	4b09      	ldr	r3, [pc, #36]	; (80019f4 <MX_USART1_UART_Init+0x4c>)
 80019ce:	220c      	movs	r2, #12
 80019d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019d2:	4b08      	ldr	r3, [pc, #32]	; (80019f4 <MX_USART1_UART_Init+0x4c>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019d8:	4b06      	ldr	r3, [pc, #24]	; (80019f4 <MX_USART1_UART_Init+0x4c>)
 80019da:	2200      	movs	r2, #0
 80019dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019de:	4805      	ldr	r0, [pc, #20]	; (80019f4 <MX_USART1_UART_Init+0x4c>)
 80019e0:	f003 f8e0 	bl	8004ba4 <HAL_UART_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80019ea:	f7ff fd5a 	bl	80014a2 <Error_Handler>
  /* USER CODE BEGIN USART1_Init 2 */
  // Immediately start receiving
  //HAL_UART_Receive_IT(&huart1, (uint8_t*)rx_buffer, sizeof(rx_buffer));
  /* USER CODE END USART1_Init 2 */

}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	2000037c 	.word	0x2000037c
 80019f8:	40013800 	.word	0x40013800

080019fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b088      	sub	sp, #32
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a04:	f107 0310 	add.w	r3, r7, #16
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a20      	ldr	r2, [pc, #128]	; (8001a98 <HAL_UART_MspInit+0x9c>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d139      	bne.n	8001a90 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a1c:	4b1f      	ldr	r3, [pc, #124]	; (8001a9c <HAL_UART_MspInit+0xa0>)
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	4a1e      	ldr	r2, [pc, #120]	; (8001a9c <HAL_UART_MspInit+0xa0>)
 8001a22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a26:	6193      	str	r3, [r2, #24]
 8001a28:	4b1c      	ldr	r3, [pc, #112]	; (8001a9c <HAL_UART_MspInit+0xa0>)
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a30:	60fb      	str	r3, [r7, #12]
 8001a32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a34:	4b19      	ldr	r3, [pc, #100]	; (8001a9c <HAL_UART_MspInit+0xa0>)
 8001a36:	699b      	ldr	r3, [r3, #24]
 8001a38:	4a18      	ldr	r2, [pc, #96]	; (8001a9c <HAL_UART_MspInit+0xa0>)
 8001a3a:	f043 0304 	orr.w	r3, r3, #4
 8001a3e:	6193      	str	r3, [r2, #24]
 8001a40:	4b16      	ldr	r3, [pc, #88]	; (8001a9c <HAL_UART_MspInit+0xa0>)
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	f003 0304 	and.w	r3, r3, #4
 8001a48:	60bb      	str	r3, [r7, #8]
 8001a4a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a50:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a52:	2302      	movs	r3, #2
 8001a54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a56:	2303      	movs	r3, #3
 8001a58:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a5a:	f107 0310 	add.w	r3, r7, #16
 8001a5e:	4619      	mov	r1, r3
 8001a60:	480f      	ldr	r0, [pc, #60]	; (8001aa0 <HAL_UART_MspInit+0xa4>)
 8001a62:	f001 fd5b 	bl	800351c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a70:	2300      	movs	r3, #0
 8001a72:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a74:	f107 0310 	add.w	r3, r7, #16
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4809      	ldr	r0, [pc, #36]	; (8001aa0 <HAL_UART_MspInit+0xa4>)
 8001a7c:	f001 fd4e 	bl	800351c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 8001a80:	2200      	movs	r2, #0
 8001a82:	2106      	movs	r1, #6
 8001a84:	2025      	movs	r0, #37	; 0x25
 8001a86:	f001 fc62 	bl	800334e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a8a:	2025      	movs	r0, #37	; 0x25
 8001a8c:	f001 fc7b 	bl	8003386 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001a90:	bf00      	nop
 8001a92:	3720      	adds	r7, #32
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	40013800 	.word	0x40013800
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	40010800 	.word	0x40010800

08001aa4 <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a0e      	ldr	r2, [pc, #56]	; (8001aec <HAL_UART_RxCpltCallback+0x48>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d115      	bne.n	8001ae2 <HAL_UART_RxCpltCallback+0x3e>
	{
		/* Manage battery pack */
		BqPack_StructUpdate_MSP430(&battery_pack, rx_buffer);
 8001ab6:	490e      	ldr	r1, [pc, #56]	; (8001af0 <HAL_UART_RxCpltCallback+0x4c>)
 8001ab8:	480e      	ldr	r0, [pc, #56]	; (8001af4 <HAL_UART_RxCpltCallback+0x50>)
 8001aba:	f7fe ff15 	bl	80008e8 <BqPack_StructUpdate_MSP430>
		BqPack_StructUpdate_CurrSensor(&battery_pack, &current_data);
 8001abe:	490e      	ldr	r1, [pc, #56]	; (8001af8 <HAL_UART_RxCpltCallback+0x54>)
 8001ac0:	480c      	ldr	r0, [pc, #48]	; (8001af4 <HAL_UART_RxCpltCallback+0x50>)
 8001ac2:	f7fe fee0 	bl	8000886 <BqPack_StructUpdate_CurrSensor>
		BqPack_RecalculateData(&battery_pack);
 8001ac6:	480b      	ldr	r0, [pc, #44]	; (8001af4 <HAL_UART_RxCpltCallback+0x50>)
 8001ac8:	f7fe feeb 	bl	80008a2 <BqPack_RecalculateData>

		/* Errors */
		BqPack_CheckForErrors(&battery_pack);
 8001acc:	4809      	ldr	r0, [pc, #36]	; (8001af4 <HAL_UART_RxCpltCallback+0x50>)
 8001ace:	f7fe ff95 	bl	80009fc <BqPack_CheckForErrors>
		BqPack_CheckForWarnings(&battery_pack);
 8001ad2:	4808      	ldr	r0, [pc, #32]	; (8001af4 <HAL_UART_RxCpltCallback+0x50>)
 8001ad4:	f7ff f8a8 	bl	8000c28 <BqPack_CheckForWarnings>

		/* Regular messages */


		/* Restart Uart */
		HAL_UART_Receive_IT(&huart1, (uint8_t*)rx_buffer, sizeof(rx_buffer));
 8001ad8:	2280      	movs	r2, #128	; 0x80
 8001ada:	4905      	ldr	r1, [pc, #20]	; (8001af0 <HAL_UART_RxCpltCallback+0x4c>)
 8001adc:	4807      	ldr	r0, [pc, #28]	; (8001afc <HAL_UART_RxCpltCallback+0x58>)
 8001ade:	f003 f8f2 	bl	8004cc6 <HAL_UART_Receive_IT>
	}
}
 8001ae2:	bf00      	nop
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40013800 	.word	0x40013800
 8001af0:	20000090 	.word	0x20000090
 8001af4:	20000274 	.word	0x20000274
 8001af8:	200002cc 	.word	0x200002cc
 8001afc:	2000037c 	.word	0x2000037c

08001b00 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b00:	480c      	ldr	r0, [pc, #48]	; (8001b34 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b02:	490d      	ldr	r1, [pc, #52]	; (8001b38 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b04:	4a0d      	ldr	r2, [pc, #52]	; (8001b3c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b08:	e002      	b.n	8001b10 <LoopCopyDataInit>

08001b0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b0e:	3304      	adds	r3, #4

08001b10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b14:	d3f9      	bcc.n	8001b0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b16:	4a0a      	ldr	r2, [pc, #40]	; (8001b40 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b18:	4c0a      	ldr	r4, [pc, #40]	; (8001b44 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b1c:	e001      	b.n	8001b22 <LoopFillZerobss>

08001b1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b20:	3204      	adds	r2, #4

08001b22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b24:	d3fb      	bcc.n	8001b1e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b26:	f7ff fe35 	bl	8001794 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b2a:	f003 fce1 	bl	80054f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b2e:	f7ff fbc3 	bl	80012b8 <main>
  bx lr
 8001b32:	4770      	bx	lr
  ldr r0, =_sdata
 8001b34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b38:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001b3c:	08006970 	.word	0x08006970
  ldr r2, =_sbss
 8001b40:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001b44:	200003d4 	.word	0x200003d4

08001b48 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b48:	e7fe      	b.n	8001b48 <ADC1_2_IRQHandler>
	...

08001b4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b50:	4b08      	ldr	r3, [pc, #32]	; (8001b74 <HAL_Init+0x28>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a07      	ldr	r2, [pc, #28]	; (8001b74 <HAL_Init+0x28>)
 8001b56:	f043 0310 	orr.w	r3, r3, #16
 8001b5a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b5c:	2003      	movs	r0, #3
 8001b5e:	f001 fbeb 	bl	8003338 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b62:	2000      	movs	r0, #0
 8001b64:	f000 f808 	bl	8001b78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b68:	f7ff fca0 	bl	80014ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	40022000 	.word	0x40022000

08001b78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b80:	4b12      	ldr	r3, [pc, #72]	; (8001bcc <HAL_InitTick+0x54>)
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	4b12      	ldr	r3, [pc, #72]	; (8001bd0 <HAL_InitTick+0x58>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	4619      	mov	r1, r3
 8001b8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b96:	4618      	mov	r0, r3
 8001b98:	f001 fc03 	bl	80033a2 <HAL_SYSTICK_Config>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e00e      	b.n	8001bc4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2b0f      	cmp	r3, #15
 8001baa:	d80a      	bhi.n	8001bc2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bac:	2200      	movs	r2, #0
 8001bae:	6879      	ldr	r1, [r7, #4]
 8001bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8001bb4:	f001 fbcb 	bl	800334e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bb8:	4a06      	ldr	r2, [pc, #24]	; (8001bd4 <HAL_InitTick+0x5c>)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	e000      	b.n	8001bc4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3708      	adds	r7, #8
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	20000000 	.word	0x20000000
 8001bd0:	20000008 	.word	0x20000008
 8001bd4:	20000004 	.word	0x20000004

08001bd8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bdc:	4b05      	ldr	r3, [pc, #20]	; (8001bf4 <HAL_IncTick+0x1c>)
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	461a      	mov	r2, r3
 8001be2:	4b05      	ldr	r3, [pc, #20]	; (8001bf8 <HAL_IncTick+0x20>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4413      	add	r3, r2
 8001be8:	4a03      	ldr	r2, [pc, #12]	; (8001bf8 <HAL_IncTick+0x20>)
 8001bea:	6013      	str	r3, [r2, #0]
}
 8001bec:	bf00      	nop
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bc80      	pop	{r7}
 8001bf2:	4770      	bx	lr
 8001bf4:	20000008 	.word	0x20000008
 8001bf8:	200003c0 	.word	0x200003c0

08001bfc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  return uwTick;
 8001c00:	4b02      	ldr	r3, [pc, #8]	; (8001c0c <HAL_GetTick+0x10>)
 8001c02:	681b      	ldr	r3, [r3, #0]
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bc80      	pop	{r7}
 8001c0a:	4770      	bx	lr
 8001c0c:	200003c0 	.word	0x200003c0

08001c10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c18:	f7ff fff0 	bl	8001bfc <HAL_GetTick>
 8001c1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c28:	d005      	beq.n	8001c36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c2a:	4b0a      	ldr	r3, [pc, #40]	; (8001c54 <HAL_Delay+0x44>)
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	461a      	mov	r2, r3
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	4413      	add	r3, r2
 8001c34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c36:	bf00      	nop
 8001c38:	f7ff ffe0 	bl	8001bfc <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	68fa      	ldr	r2, [r7, #12]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d8f7      	bhi.n	8001c38 <HAL_Delay+0x28>
  {
  }
}
 8001c48:	bf00      	nop
 8001c4a:	bf00      	nop
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20000008 	.word	0x20000008

08001c58 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b086      	sub	sp, #24
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c60:	2300      	movs	r3, #0
 8001c62:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001c64:	2300      	movs	r3, #0
 8001c66:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d101      	bne.n	8001c7a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e0be      	b.n	8001df8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d109      	bne.n	8001c9c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2200      	movs	r2, #0
 8001c92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f7fe fd9e 	bl	80007d8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f000 fbc5 	bl	800242c <ADC_ConversionStop_Disable>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001caa:	f003 0310 	and.w	r3, r3, #16
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	f040 8099 	bne.w	8001de6 <HAL_ADC_Init+0x18e>
 8001cb4:	7dfb      	ldrb	r3, [r7, #23]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	f040 8095 	bne.w	8001de6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001cc4:	f023 0302 	bic.w	r3, r3, #2
 8001cc8:	f043 0202 	orr.w	r2, r3, #2
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001cd8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	7b1b      	ldrb	r3, [r3, #12]
 8001cde:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ce0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ce2:	68ba      	ldr	r2, [r7, #8]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cf0:	d003      	beq.n	8001cfa <HAL_ADC_Init+0xa2>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d102      	bne.n	8001d00 <HAL_ADC_Init+0xa8>
 8001cfa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cfe:	e000      	b.n	8001d02 <HAL_ADC_Init+0xaa>
 8001d00:	2300      	movs	r3, #0
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	7d1b      	ldrb	r3, [r3, #20]
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d119      	bne.n	8001d44 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	7b1b      	ldrb	r3, [r3, #12]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d109      	bne.n	8001d2c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	699b      	ldr	r3, [r3, #24]
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	035a      	lsls	r2, r3, #13
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d28:	613b      	str	r3, [r7, #16]
 8001d2a:	e00b      	b.n	8001d44 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d30:	f043 0220 	orr.w	r2, r3, #32
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d3c:	f043 0201 	orr.w	r2, r3, #1
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	693a      	ldr	r2, [r7, #16]
 8001d54:	430a      	orrs	r2, r1
 8001d56:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	689a      	ldr	r2, [r3, #8]
 8001d5e:	4b28      	ldr	r3, [pc, #160]	; (8001e00 <HAL_ADC_Init+0x1a8>)
 8001d60:	4013      	ands	r3, r2
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	6812      	ldr	r2, [r2, #0]
 8001d66:	68b9      	ldr	r1, [r7, #8]
 8001d68:	430b      	orrs	r3, r1
 8001d6a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d74:	d003      	beq.n	8001d7e <HAL_ADC_Init+0x126>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d104      	bne.n	8001d88 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	691b      	ldr	r3, [r3, #16]
 8001d82:	3b01      	subs	r3, #1
 8001d84:	051b      	lsls	r3, r3, #20
 8001d86:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d8e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	68fa      	ldr	r2, [r7, #12]
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	689a      	ldr	r2, [r3, #8]
 8001da2:	4b18      	ldr	r3, [pc, #96]	; (8001e04 <HAL_ADC_Init+0x1ac>)
 8001da4:	4013      	ands	r3, r2
 8001da6:	68ba      	ldr	r2, [r7, #8]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d10b      	bne.n	8001dc4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2200      	movs	r2, #0
 8001db0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001db6:	f023 0303 	bic.w	r3, r3, #3
 8001dba:	f043 0201 	orr.w	r2, r3, #1
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001dc2:	e018      	b.n	8001df6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dc8:	f023 0312 	bic.w	r3, r3, #18
 8001dcc:	f043 0210 	orr.w	r2, r3, #16
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd8:	f043 0201 	orr.w	r2, r3, #1
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001de4:	e007      	b.n	8001df6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dea:	f043 0210 	orr.w	r2, r3, #16
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001df6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3718      	adds	r7, #24
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	ffe1f7fd 	.word	0xffe1f7fd
 8001e04:	ff1f0efe 	.word	0xff1f0efe

08001e08 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e10:	2300      	movs	r3, #0
 8001e12:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d101      	bne.n	8001e22 <HAL_ADC_Start+0x1a>
 8001e1e:	2302      	movs	r3, #2
 8001e20:	e098      	b.n	8001f54 <HAL_ADC_Start+0x14c>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2201      	movs	r2, #1
 8001e26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001e2a:	6878      	ldr	r0, [r7, #4]
 8001e2c:	f000 faa4 	bl	8002378 <ADC_Enable>
 8001e30:	4603      	mov	r3, r0
 8001e32:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001e34:	7bfb      	ldrb	r3, [r7, #15]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	f040 8087 	bne.w	8001f4a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e44:	f023 0301 	bic.w	r3, r3, #1
 8001e48:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a41      	ldr	r2, [pc, #260]	; (8001f5c <HAL_ADC_Start+0x154>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d105      	bne.n	8001e66 <HAL_ADC_Start+0x5e>
 8001e5a:	4b41      	ldr	r3, [pc, #260]	; (8001f60 <HAL_ADC_Start+0x158>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d115      	bne.n	8001e92 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e6a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d026      	beq.n	8001ece <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e84:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e88:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e90:	e01d      	b.n	8001ece <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e96:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a2f      	ldr	r2, [pc, #188]	; (8001f60 <HAL_ADC_Start+0x158>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d004      	beq.n	8001eb2 <HAL_ADC_Start+0xaa>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a2b      	ldr	r2, [pc, #172]	; (8001f5c <HAL_ADC_Start+0x154>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d10d      	bne.n	8001ece <HAL_ADC_Start+0xc6>
 8001eb2:	4b2b      	ldr	r3, [pc, #172]	; (8001f60 <HAL_ADC_Start+0x158>)
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d007      	beq.n	8001ece <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ec6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d006      	beq.n	8001ee8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ede:	f023 0206 	bic.w	r2, r3, #6
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	62da      	str	r2, [r3, #44]	; 0x2c
 8001ee6:	e002      	b.n	8001eee <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f06f 0202 	mvn.w	r2, #2
 8001efe:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001f0a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001f0e:	d113      	bne.n	8001f38 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f14:	4a11      	ldr	r2, [pc, #68]	; (8001f5c <HAL_ADC_Start+0x154>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d105      	bne.n	8001f26 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001f1a:	4b11      	ldr	r3, [pc, #68]	; (8001f60 <HAL_ADC_Start+0x158>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d108      	bne.n	8001f38 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	689a      	ldr	r2, [r3, #8]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001f34:	609a      	str	r2, [r3, #8]
 8001f36:	e00c      	b.n	8001f52 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	689a      	ldr	r2, [r3, #8]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001f46:	609a      	str	r2, [r3, #8]
 8001f48:	e003      	b.n	8001f52 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3710      	adds	r7, #16
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	40012800 	.word	0x40012800
 8001f60:	40012400 	.word	0x40012400

08001f64 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001f64:	b590      	push	{r4, r7, lr}
 8001f66:	b087      	sub	sp, #28
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001f72:	2300      	movs	r3, #0
 8001f74:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001f76:	2300      	movs	r3, #0
 8001f78:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001f7a:	f7ff fe3f 	bl	8001bfc <HAL_GetTick>
 8001f7e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d00b      	beq.n	8001fa6 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f92:	f043 0220 	orr.w	r2, r3, #32
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e0d3      	b.n	800214e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d131      	bne.n	8002018 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fba:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d12a      	bne.n	8002018 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001fc2:	e021      	b.n	8002008 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fca:	d01d      	beq.n	8002008 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d007      	beq.n	8001fe2 <HAL_ADC_PollForConversion+0x7e>
 8001fd2:	f7ff fe13 	bl	8001bfc <HAL_GetTick>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	683a      	ldr	r2, [r7, #0]
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d212      	bcs.n	8002008 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 0302 	and.w	r3, r3, #2
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d10b      	bne.n	8002008 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ff4:	f043 0204 	orr.w	r2, r3, #4
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2200      	movs	r2, #0
 8002000:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e0a2      	b.n	800214e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	2b00      	cmp	r3, #0
 8002014:	d0d6      	beq.n	8001fc4 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002016:	e070      	b.n	80020fa <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002018:	4b4f      	ldr	r3, [pc, #316]	; (8002158 <HAL_ADC_PollForConversion+0x1f4>)
 800201a:	681c      	ldr	r4, [r3, #0]
 800201c:	2002      	movs	r0, #2
 800201e:	f002 f903 	bl	8004228 <HAL_RCCEx_GetPeriphCLKFreq>
 8002022:	4603      	mov	r3, r0
 8002024:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	6919      	ldr	r1, [r3, #16]
 800202e:	4b4b      	ldr	r3, [pc, #300]	; (800215c <HAL_ADC_PollForConversion+0x1f8>)
 8002030:	400b      	ands	r3, r1
 8002032:	2b00      	cmp	r3, #0
 8002034:	d118      	bne.n	8002068 <HAL_ADC_PollForConversion+0x104>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	68d9      	ldr	r1, [r3, #12]
 800203c:	4b48      	ldr	r3, [pc, #288]	; (8002160 <HAL_ADC_PollForConversion+0x1fc>)
 800203e:	400b      	ands	r3, r1
 8002040:	2b00      	cmp	r3, #0
 8002042:	d111      	bne.n	8002068 <HAL_ADC_PollForConversion+0x104>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	6919      	ldr	r1, [r3, #16]
 800204a:	4b46      	ldr	r3, [pc, #280]	; (8002164 <HAL_ADC_PollForConversion+0x200>)
 800204c:	400b      	ands	r3, r1
 800204e:	2b00      	cmp	r3, #0
 8002050:	d108      	bne.n	8002064 <HAL_ADC_PollForConversion+0x100>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	68d9      	ldr	r1, [r3, #12]
 8002058:	4b43      	ldr	r3, [pc, #268]	; (8002168 <HAL_ADC_PollForConversion+0x204>)
 800205a:	400b      	ands	r3, r1
 800205c:	2b00      	cmp	r3, #0
 800205e:	d101      	bne.n	8002064 <HAL_ADC_PollForConversion+0x100>
 8002060:	2314      	movs	r3, #20
 8002062:	e020      	b.n	80020a6 <HAL_ADC_PollForConversion+0x142>
 8002064:	2329      	movs	r3, #41	; 0x29
 8002066:	e01e      	b.n	80020a6 <HAL_ADC_PollForConversion+0x142>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	6919      	ldr	r1, [r3, #16]
 800206e:	4b3d      	ldr	r3, [pc, #244]	; (8002164 <HAL_ADC_PollForConversion+0x200>)
 8002070:	400b      	ands	r3, r1
 8002072:	2b00      	cmp	r3, #0
 8002074:	d106      	bne.n	8002084 <HAL_ADC_PollForConversion+0x120>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	68d9      	ldr	r1, [r3, #12]
 800207c:	4b3a      	ldr	r3, [pc, #232]	; (8002168 <HAL_ADC_PollForConversion+0x204>)
 800207e:	400b      	ands	r3, r1
 8002080:	2b00      	cmp	r3, #0
 8002082:	d00d      	beq.n	80020a0 <HAL_ADC_PollForConversion+0x13c>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	6919      	ldr	r1, [r3, #16]
 800208a:	4b38      	ldr	r3, [pc, #224]	; (800216c <HAL_ADC_PollForConversion+0x208>)
 800208c:	400b      	ands	r3, r1
 800208e:	2b00      	cmp	r3, #0
 8002090:	d108      	bne.n	80020a4 <HAL_ADC_PollForConversion+0x140>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	68d9      	ldr	r1, [r3, #12]
 8002098:	4b34      	ldr	r3, [pc, #208]	; (800216c <HAL_ADC_PollForConversion+0x208>)
 800209a:	400b      	ands	r3, r1
 800209c:	2b00      	cmp	r3, #0
 800209e:	d101      	bne.n	80020a4 <HAL_ADC_PollForConversion+0x140>
 80020a0:	2354      	movs	r3, #84	; 0x54
 80020a2:	e000      	b.n	80020a6 <HAL_ADC_PollForConversion+0x142>
 80020a4:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80020a6:	fb02 f303 	mul.w	r3, r2, r3
 80020aa:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80020ac:	e021      	b.n	80020f2 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020b4:	d01a      	beq.n	80020ec <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d007      	beq.n	80020cc <HAL_ADC_PollForConversion+0x168>
 80020bc:	f7ff fd9e 	bl	8001bfc <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	683a      	ldr	r2, [r7, #0]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d20f      	bcs.n	80020ec <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d90b      	bls.n	80020ec <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d8:	f043 0204 	orr.w	r2, r3, #4
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80020e8:	2303      	movs	r3, #3
 80020ea:	e030      	b.n	800214e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	3301      	adds	r3, #1
 80020f0:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	693a      	ldr	r2, [r7, #16]
 80020f6:	429a      	cmp	r2, r3
 80020f8:	d8d9      	bhi.n	80020ae <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f06f 0212 	mvn.w	r2, #18
 8002102:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002108:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800211a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800211e:	d115      	bne.n	800214c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002124:	2b00      	cmp	r3, #0
 8002126:	d111      	bne.n	800214c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800212c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002138:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d105      	bne.n	800214c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002144:	f043 0201 	orr.w	r2, r3, #1
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800214c:	2300      	movs	r3, #0
}
 800214e:	4618      	mov	r0, r3
 8002150:	371c      	adds	r7, #28
 8002152:	46bd      	mov	sp, r7
 8002154:	bd90      	pop	{r4, r7, pc}
 8002156:	bf00      	nop
 8002158:	20000000 	.word	0x20000000
 800215c:	24924924 	.word	0x24924924
 8002160:	00924924 	.word	0x00924924
 8002164:	12492492 	.word	0x12492492
 8002168:	00492492 	.word	0x00492492
 800216c:	00249249 	.word	0x00249249

08002170 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800217e:	4618      	mov	r0, r3
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	bc80      	pop	{r7}
 8002186:	4770      	bx	lr

08002188 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002188:	b480      	push	{r7}
 800218a:	b085      	sub	sp, #20
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002192:	2300      	movs	r3, #0
 8002194:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002196:	2300      	movs	r3, #0
 8002198:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d101      	bne.n	80021a8 <HAL_ADC_ConfigChannel+0x20>
 80021a4:	2302      	movs	r3, #2
 80021a6:	e0dc      	b.n	8002362 <HAL_ADC_ConfigChannel+0x1da>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2201      	movs	r2, #1
 80021ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	2b06      	cmp	r3, #6
 80021b6:	d81c      	bhi.n	80021f2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	685a      	ldr	r2, [r3, #4]
 80021c2:	4613      	mov	r3, r2
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	4413      	add	r3, r2
 80021c8:	3b05      	subs	r3, #5
 80021ca:	221f      	movs	r2, #31
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	43db      	mvns	r3, r3
 80021d2:	4019      	ands	r1, r3
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	6818      	ldr	r0, [r3, #0]
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685a      	ldr	r2, [r3, #4]
 80021dc:	4613      	mov	r3, r2
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	4413      	add	r3, r2
 80021e2:	3b05      	subs	r3, #5
 80021e4:	fa00 f203 	lsl.w	r2, r0, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	430a      	orrs	r2, r1
 80021ee:	635a      	str	r2, [r3, #52]	; 0x34
 80021f0:	e03c      	b.n	800226c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	2b0c      	cmp	r3, #12
 80021f8:	d81c      	bhi.n	8002234 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685a      	ldr	r2, [r3, #4]
 8002204:	4613      	mov	r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	4413      	add	r3, r2
 800220a:	3b23      	subs	r3, #35	; 0x23
 800220c:	221f      	movs	r2, #31
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	43db      	mvns	r3, r3
 8002214:	4019      	ands	r1, r3
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	6818      	ldr	r0, [r3, #0]
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685a      	ldr	r2, [r3, #4]
 800221e:	4613      	mov	r3, r2
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	4413      	add	r3, r2
 8002224:	3b23      	subs	r3, #35	; 0x23
 8002226:	fa00 f203 	lsl.w	r2, r0, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	430a      	orrs	r2, r1
 8002230:	631a      	str	r2, [r3, #48]	; 0x30
 8002232:	e01b      	b.n	800226c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685a      	ldr	r2, [r3, #4]
 800223e:	4613      	mov	r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	4413      	add	r3, r2
 8002244:	3b41      	subs	r3, #65	; 0x41
 8002246:	221f      	movs	r2, #31
 8002248:	fa02 f303 	lsl.w	r3, r2, r3
 800224c:	43db      	mvns	r3, r3
 800224e:	4019      	ands	r1, r3
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	6818      	ldr	r0, [r3, #0]
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685a      	ldr	r2, [r3, #4]
 8002258:	4613      	mov	r3, r2
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	4413      	add	r3, r2
 800225e:	3b41      	subs	r3, #65	; 0x41
 8002260:	fa00 f203 	lsl.w	r2, r0, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	430a      	orrs	r2, r1
 800226a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2b09      	cmp	r3, #9
 8002272:	d91c      	bls.n	80022ae <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	68d9      	ldr	r1, [r3, #12]
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	4613      	mov	r3, r2
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	4413      	add	r3, r2
 8002284:	3b1e      	subs	r3, #30
 8002286:	2207      	movs	r2, #7
 8002288:	fa02 f303 	lsl.w	r3, r2, r3
 800228c:	43db      	mvns	r3, r3
 800228e:	4019      	ands	r1, r3
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	6898      	ldr	r0, [r3, #8]
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	4613      	mov	r3, r2
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	4413      	add	r3, r2
 800229e:	3b1e      	subs	r3, #30
 80022a0:	fa00 f203 	lsl.w	r2, r0, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	430a      	orrs	r2, r1
 80022aa:	60da      	str	r2, [r3, #12]
 80022ac:	e019      	b.n	80022e2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	6919      	ldr	r1, [r3, #16]
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	4613      	mov	r3, r2
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	4413      	add	r3, r2
 80022be:	2207      	movs	r2, #7
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	43db      	mvns	r3, r3
 80022c6:	4019      	ands	r1, r3
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	6898      	ldr	r0, [r3, #8]
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	4613      	mov	r3, r2
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	4413      	add	r3, r2
 80022d6:	fa00 f203 	lsl.w	r2, r0, r3
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	430a      	orrs	r2, r1
 80022e0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	2b10      	cmp	r3, #16
 80022e8:	d003      	beq.n	80022f2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80022ee:	2b11      	cmp	r3, #17
 80022f0:	d132      	bne.n	8002358 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a1d      	ldr	r2, [pc, #116]	; (800236c <HAL_ADC_ConfigChannel+0x1e4>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d125      	bne.n	8002348 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d126      	bne.n	8002358 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002318:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	2b10      	cmp	r3, #16
 8002320:	d11a      	bne.n	8002358 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002322:	4b13      	ldr	r3, [pc, #76]	; (8002370 <HAL_ADC_ConfigChannel+0x1e8>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a13      	ldr	r2, [pc, #76]	; (8002374 <HAL_ADC_ConfigChannel+0x1ec>)
 8002328:	fba2 2303 	umull	r2, r3, r2, r3
 800232c:	0c9a      	lsrs	r2, r3, #18
 800232e:	4613      	mov	r3, r2
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	4413      	add	r3, r2
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002338:	e002      	b.n	8002340 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	3b01      	subs	r3, #1
 800233e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d1f9      	bne.n	800233a <HAL_ADC_ConfigChannel+0x1b2>
 8002346:	e007      	b.n	8002358 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800234c:	f043 0220 	orr.w	r2, r3, #32
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2200      	movs	r2, #0
 800235c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002360:	7bfb      	ldrb	r3, [r7, #15]
}
 8002362:	4618      	mov	r0, r3
 8002364:	3714      	adds	r7, #20
 8002366:	46bd      	mov	sp, r7
 8002368:	bc80      	pop	{r7}
 800236a:	4770      	bx	lr
 800236c:	40012400 	.word	0x40012400
 8002370:	20000000 	.word	0x20000000
 8002374:	431bde83 	.word	0x431bde83

08002378 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002380:	2300      	movs	r3, #0
 8002382:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002384:	2300      	movs	r3, #0
 8002386:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	f003 0301 	and.w	r3, r3, #1
 8002392:	2b01      	cmp	r3, #1
 8002394:	d040      	beq.n	8002418 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f042 0201 	orr.w	r2, r2, #1
 80023a4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80023a6:	4b1f      	ldr	r3, [pc, #124]	; (8002424 <ADC_Enable+0xac>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a1f      	ldr	r2, [pc, #124]	; (8002428 <ADC_Enable+0xb0>)
 80023ac:	fba2 2303 	umull	r2, r3, r2, r3
 80023b0:	0c9b      	lsrs	r3, r3, #18
 80023b2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80023b4:	e002      	b.n	80023bc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	3b01      	subs	r3, #1
 80023ba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d1f9      	bne.n	80023b6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80023c2:	f7ff fc1b 	bl	8001bfc <HAL_GetTick>
 80023c6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80023c8:	e01f      	b.n	800240a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80023ca:	f7ff fc17 	bl	8001bfc <HAL_GetTick>
 80023ce:	4602      	mov	r2, r0
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d918      	bls.n	800240a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f003 0301 	and.w	r3, r3, #1
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d011      	beq.n	800240a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ea:	f043 0210 	orr.w	r2, r3, #16
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023f6:	f043 0201 	orr.w	r2, r3, #1
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e007      	b.n	800241a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	f003 0301 	and.w	r3, r3, #1
 8002414:	2b01      	cmp	r3, #1
 8002416:	d1d8      	bne.n	80023ca <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002418:	2300      	movs	r3, #0
}
 800241a:	4618      	mov	r0, r3
 800241c:	3710      	adds	r7, #16
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	20000000 	.word	0x20000000
 8002428:	431bde83 	.word	0x431bde83

0800242c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002434:	2300      	movs	r3, #0
 8002436:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	f003 0301 	and.w	r3, r3, #1
 8002442:	2b01      	cmp	r3, #1
 8002444:	d12e      	bne.n	80024a4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	689a      	ldr	r2, [r3, #8]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f022 0201 	bic.w	r2, r2, #1
 8002454:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002456:	f7ff fbd1 	bl	8001bfc <HAL_GetTick>
 800245a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800245c:	e01b      	b.n	8002496 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800245e:	f7ff fbcd 	bl	8001bfc <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	2b02      	cmp	r3, #2
 800246a:	d914      	bls.n	8002496 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f003 0301 	and.w	r3, r3, #1
 8002476:	2b01      	cmp	r3, #1
 8002478:	d10d      	bne.n	8002496 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800247e:	f043 0210 	orr.w	r2, r3, #16
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800248a:	f043 0201 	orr.w	r2, r3, #1
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e007      	b.n	80024a6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f003 0301 	and.w	r3, r3, #1
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d0dc      	beq.n	800245e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80024a4:	2300      	movs	r3, #0
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3710      	adds	r7, #16
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}

080024ae <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80024ae:	b580      	push	{r7, lr}
 80024b0:	b084      	sub	sp, #16
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d101      	bne.n	80024c0 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e0ed      	b.n	800269c <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d102      	bne.n	80024d2 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	f7fe fca1 	bl	8000e14 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f042 0201 	orr.w	r2, r2, #1
 80024e0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024e2:	f7ff fb8b 	bl	8001bfc <HAL_GetTick>
 80024e6:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80024e8:	e012      	b.n	8002510 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80024ea:	f7ff fb87 	bl	8001bfc <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	2b0a      	cmp	r3, #10
 80024f6:	d90b      	bls.n	8002510 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024fc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2205      	movs	r2, #5
 8002508:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e0c5      	b.n	800269c <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	2b00      	cmp	r3, #0
 800251c:	d0e5      	beq.n	80024ea <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f022 0202 	bic.w	r2, r2, #2
 800252c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800252e:	f7ff fb65 	bl	8001bfc <HAL_GetTick>
 8002532:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002534:	e012      	b.n	800255c <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002536:	f7ff fb61 	bl	8001bfc <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	2b0a      	cmp	r3, #10
 8002542:	d90b      	bls.n	800255c <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002548:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2205      	movs	r2, #5
 8002554:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e09f      	b.n	800269c <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	2b00      	cmp	r3, #0
 8002568:	d1e5      	bne.n	8002536 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	7e1b      	ldrb	r3, [r3, #24]
 800256e:	2b01      	cmp	r3, #1
 8002570:	d108      	bne.n	8002584 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002580:	601a      	str	r2, [r3, #0]
 8002582:	e007      	b.n	8002594 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002592:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	7e5b      	ldrb	r3, [r3, #25]
 8002598:	2b01      	cmp	r3, #1
 800259a:	d108      	bne.n	80025ae <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	e007      	b.n	80025be <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	7e9b      	ldrb	r3, [r3, #26]
 80025c2:	2b01      	cmp	r3, #1
 80025c4:	d108      	bne.n	80025d8 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f042 0220 	orr.w	r2, r2, #32
 80025d4:	601a      	str	r2, [r3, #0]
 80025d6:	e007      	b.n	80025e8 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 0220 	bic.w	r2, r2, #32
 80025e6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	7edb      	ldrb	r3, [r3, #27]
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d108      	bne.n	8002602 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f022 0210 	bic.w	r2, r2, #16
 80025fe:	601a      	str	r2, [r3, #0]
 8002600:	e007      	b.n	8002612 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f042 0210 	orr.w	r2, r2, #16
 8002610:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	7f1b      	ldrb	r3, [r3, #28]
 8002616:	2b01      	cmp	r3, #1
 8002618:	d108      	bne.n	800262c <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f042 0208 	orr.w	r2, r2, #8
 8002628:	601a      	str	r2, [r3, #0]
 800262a:	e007      	b.n	800263c <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f022 0208 	bic.w	r2, r2, #8
 800263a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	7f5b      	ldrb	r3, [r3, #29]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d108      	bne.n	8002656 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f042 0204 	orr.w	r2, r2, #4
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	e007      	b.n	8002666 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 0204 	bic.w	r2, r2, #4
 8002664:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	689a      	ldr	r2, [r3, #8]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	431a      	orrs	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	691b      	ldr	r3, [r3, #16]
 8002674:	431a      	orrs	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	695b      	ldr	r3, [r3, #20]
 800267a:	ea42 0103 	orr.w	r1, r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	1e5a      	subs	r2, r3, #1
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	430a      	orrs	r2, r1
 800268a:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2201      	movs	r2, #1
 8002696:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	3710      	adds	r7, #16
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b087      	sub	sp, #28
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026ba:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80026bc:	7cfb      	ldrb	r3, [r7, #19]
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d003      	beq.n	80026ca <HAL_CAN_ConfigFilter+0x26>
 80026c2:	7cfb      	ldrb	r3, [r7, #19]
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	f040 80aa 	bne.w	800281e <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80026d0:	f043 0201 	orr.w	r2, r3, #1
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	695b      	ldr	r3, [r3, #20]
 80026de:	f003 031f 	and.w	r3, r3, #31
 80026e2:	2201      	movs	r2, #1
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	43db      	mvns	r3, r3
 80026f4:	401a      	ands	r2, r3
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	69db      	ldr	r3, [r3, #28]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d123      	bne.n	800274c <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	43db      	mvns	r3, r3
 800270e:	401a      	ands	r2, r3
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002722:	683a      	ldr	r2, [r7, #0]
 8002724:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002726:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	3248      	adds	r2, #72	; 0x48
 800272c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002740:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002742:	6979      	ldr	r1, [r7, #20]
 8002744:	3348      	adds	r3, #72	; 0x48
 8002746:	00db      	lsls	r3, r3, #3
 8002748:	440b      	add	r3, r1
 800274a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	69db      	ldr	r3, [r3, #28]
 8002750:	2b01      	cmp	r3, #1
 8002752:	d122      	bne.n	800279a <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	431a      	orrs	r2, r3
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002770:	683a      	ldr	r2, [r7, #0]
 8002772:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002774:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	3248      	adds	r2, #72	; 0x48
 800277a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800278e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002790:	6979      	ldr	r1, [r7, #20]
 8002792:	3348      	adds	r3, #72	; 0x48
 8002794:	00db      	lsls	r3, r3, #3
 8002796:	440b      	add	r3, r1
 8002798:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d109      	bne.n	80027b6 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	43db      	mvns	r3, r3
 80027ac:	401a      	ands	r2, r3
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80027b4:	e007      	b.n	80027c6 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	431a      	orrs	r2, r3
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	691b      	ldr	r3, [r3, #16]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d109      	bne.n	80027e2 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	43db      	mvns	r3, r3
 80027d8:	401a      	ands	r2, r3
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80027e0:	e007      	b.n	80027f2 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	431a      	orrs	r2, r3
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	6a1b      	ldr	r3, [r3, #32]
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d107      	bne.n	800280a <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	431a      	orrs	r2, r3
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002810:	f023 0201 	bic.w	r2, r3, #1
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800281a:	2300      	movs	r3, #0
 800281c:	e006      	b.n	800282c <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002822:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
  }
}
 800282c:	4618      	mov	r0, r3
 800282e:	371c      	adds	r7, #28
 8002830:	46bd      	mov	sp, r7
 8002832:	bc80      	pop	{r7}
 8002834:	4770      	bx	lr

08002836 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b084      	sub	sp, #16
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b01      	cmp	r3, #1
 8002848:	d12e      	bne.n	80028a8 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2202      	movs	r2, #2
 800284e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f022 0201 	bic.w	r2, r2, #1
 8002860:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002862:	f7ff f9cb 	bl	8001bfc <HAL_GetTick>
 8002866:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002868:	e012      	b.n	8002890 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800286a:	f7ff f9c7 	bl	8001bfc <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	2b0a      	cmp	r3, #10
 8002876:	d90b      	bls.n	8002890 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2205      	movs	r2, #5
 8002888:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e012      	b.n	80028b6 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f003 0301 	and.w	r3, r3, #1
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1e5      	bne.n	800286a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80028a4:	2300      	movs	r3, #0
 80028a6:	e006      	b.n	80028b6 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ac:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
  }
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3710      	adds	r7, #16
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80028be:	b480      	push	{r7}
 80028c0:	b089      	sub	sp, #36	; 0x24
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	60f8      	str	r0, [r7, #12]
 80028c6:	60b9      	str	r1, [r7, #8]
 80028c8:	607a      	str	r2, [r7, #4]
 80028ca:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028d2:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80028dc:	7ffb      	ldrb	r3, [r7, #31]
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d003      	beq.n	80028ea <HAL_CAN_AddTxMessage+0x2c>
 80028e2:	7ffb      	ldrb	r3, [r7, #31]
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	f040 80b8 	bne.w	8002a5a <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d10a      	bne.n	800290a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d105      	bne.n	800290a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80028fe:	69bb      	ldr	r3, [r7, #24]
 8002900:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002904:	2b00      	cmp	r3, #0
 8002906:	f000 80a0 	beq.w	8002a4a <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800290a:	69bb      	ldr	r3, [r7, #24]
 800290c:	0e1b      	lsrs	r3, r3, #24
 800290e:	f003 0303 	and.w	r3, r3, #3
 8002912:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	2b02      	cmp	r3, #2
 8002918:	d907      	bls.n	800292a <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e09e      	b.n	8002a68 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800292a:	2201      	movs	r2, #1
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	409a      	lsls	r2, r3
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d10d      	bne.n	8002958 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002946:	68f9      	ldr	r1, [r7, #12]
 8002948:	6809      	ldr	r1, [r1, #0]
 800294a:	431a      	orrs	r2, r3
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	3318      	adds	r3, #24
 8002950:	011b      	lsls	r3, r3, #4
 8002952:	440b      	add	r3, r1
 8002954:	601a      	str	r2, [r3, #0]
 8002956:	e00f      	b.n	8002978 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002962:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002968:	68f9      	ldr	r1, [r7, #12]
 800296a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800296c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	3318      	adds	r3, #24
 8002972:	011b      	lsls	r3, r3, #4
 8002974:	440b      	add	r3, r1
 8002976:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6819      	ldr	r1, [r3, #0]
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	691a      	ldr	r2, [r3, #16]
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	3318      	adds	r3, #24
 8002984:	011b      	lsls	r3, r3, #4
 8002986:	440b      	add	r3, r1
 8002988:	3304      	adds	r3, #4
 800298a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	7d1b      	ldrb	r3, [r3, #20]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d111      	bne.n	80029b8 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	3318      	adds	r3, #24
 800299c:	011b      	lsls	r3, r3, #4
 800299e:	4413      	add	r3, r2
 80029a0:	3304      	adds	r3, #4
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68fa      	ldr	r2, [r7, #12]
 80029a6:	6811      	ldr	r1, [r2, #0]
 80029a8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	3318      	adds	r3, #24
 80029b0:	011b      	lsls	r3, r3, #4
 80029b2:	440b      	add	r3, r1
 80029b4:	3304      	adds	r3, #4
 80029b6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	3307      	adds	r3, #7
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	061a      	lsls	r2, r3, #24
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	3306      	adds	r3, #6
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	041b      	lsls	r3, r3, #16
 80029c8:	431a      	orrs	r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	3305      	adds	r3, #5
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	021b      	lsls	r3, r3, #8
 80029d2:	4313      	orrs	r3, r2
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	3204      	adds	r2, #4
 80029d8:	7812      	ldrb	r2, [r2, #0]
 80029da:	4610      	mov	r0, r2
 80029dc:	68fa      	ldr	r2, [r7, #12]
 80029de:	6811      	ldr	r1, [r2, #0]
 80029e0:	ea43 0200 	orr.w	r2, r3, r0
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	011b      	lsls	r3, r3, #4
 80029e8:	440b      	add	r3, r1
 80029ea:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80029ee:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3303      	adds	r3, #3
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	061a      	lsls	r2, r3, #24
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	3302      	adds	r3, #2
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	041b      	lsls	r3, r3, #16
 8002a00:	431a      	orrs	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	3301      	adds	r3, #1
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	021b      	lsls	r3, r3, #8
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	7812      	ldrb	r2, [r2, #0]
 8002a10:	4610      	mov	r0, r2
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	6811      	ldr	r1, [r2, #0]
 8002a16:	ea43 0200 	orr.w	r2, r3, r0
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	011b      	lsls	r3, r3, #4
 8002a1e:	440b      	add	r3, r1
 8002a20:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002a24:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	3318      	adds	r3, #24
 8002a2e:	011b      	lsls	r3, r3, #4
 8002a30:	4413      	add	r3, r2
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	68fa      	ldr	r2, [r7, #12]
 8002a36:	6811      	ldr	r1, [r2, #0]
 8002a38:	f043 0201 	orr.w	r2, r3, #1
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	3318      	adds	r3, #24
 8002a40:	011b      	lsls	r3, r3, #4
 8002a42:	440b      	add	r3, r1
 8002a44:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002a46:	2300      	movs	r3, #0
 8002a48:	e00e      	b.n	8002a68 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a4e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e006      	b.n	8002a68 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
  }
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3724      	adds	r7, #36	; 0x24
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bc80      	pop	{r7}
 8002a70:	4770      	bx	lr

08002a72 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8002a72:	b480      	push	{r7}
 8002a74:	b085      	sub	sp, #20
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a84:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002a86:	7afb      	ldrb	r3, [r7, #11]
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d002      	beq.n	8002a92 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002a8c:	7afb      	ldrb	r3, [r7, #11]
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d11d      	bne.n	8002ace <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d002      	beq.n	8002aa6 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d002      	beq.n	8002aba <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d002      	beq.n	8002ace <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	3301      	adds	r3, #1
 8002acc:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002ace:	68fb      	ldr	r3, [r7, #12]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3714      	adds	r7, #20
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bc80      	pop	{r7}
 8002ad8:	4770      	bx	lr

08002ada <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002ada:	b480      	push	{r7}
 8002adc:	b087      	sub	sp, #28
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	60f8      	str	r0, [r7, #12]
 8002ae2:	60b9      	str	r1, [r7, #8]
 8002ae4:	607a      	str	r2, [r7, #4]
 8002ae6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002aee:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002af0:	7dfb      	ldrb	r3, [r7, #23]
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d003      	beq.n	8002afe <HAL_CAN_GetRxMessage+0x24>
 8002af6:	7dfb      	ldrb	r3, [r7, #23]
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	f040 80f3 	bne.w	8002ce4 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d10e      	bne.n	8002b22 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	68db      	ldr	r3, [r3, #12]
 8002b0a:	f003 0303 	and.w	r3, r3, #3
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d116      	bne.n	8002b40 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b16:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e0e7      	b.n	8002cf2 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	691b      	ldr	r3, [r3, #16]
 8002b28:	f003 0303 	and.w	r3, r3, #3
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d107      	bne.n	8002b40 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b34:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e0d8      	b.n	8002cf2 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	331b      	adds	r3, #27
 8002b48:	011b      	lsls	r3, r3, #4
 8002b4a:	4413      	add	r3, r2
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0204 	and.w	r2, r3, #4
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d10c      	bne.n	8002b78 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	331b      	adds	r3, #27
 8002b66:	011b      	lsls	r3, r3, #4
 8002b68:	4413      	add	r3, r2
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	0d5b      	lsrs	r3, r3, #21
 8002b6e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	601a      	str	r2, [r3, #0]
 8002b76:	e00b      	b.n	8002b90 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	331b      	adds	r3, #27
 8002b80:	011b      	lsls	r3, r3, #4
 8002b82:	4413      	add	r3, r2
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	08db      	lsrs	r3, r3, #3
 8002b88:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	331b      	adds	r3, #27
 8002b98:	011b      	lsls	r3, r3, #4
 8002b9a:	4413      	add	r3, r2
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0202 	and.w	r2, r3, #2
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	331b      	adds	r3, #27
 8002bae:	011b      	lsls	r3, r3, #4
 8002bb0:	4413      	add	r3, r2
 8002bb2:	3304      	adds	r3, #4
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 020f 	and.w	r2, r3, #15
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	331b      	adds	r3, #27
 8002bc6:	011b      	lsls	r3, r3, #4
 8002bc8:	4413      	add	r3, r2
 8002bca:	3304      	adds	r3, #4
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	0a1b      	lsrs	r3, r3, #8
 8002bd0:	b2da      	uxtb	r2, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	331b      	adds	r3, #27
 8002bde:	011b      	lsls	r3, r3, #4
 8002be0:	4413      	add	r3, r2
 8002be2:	3304      	adds	r3, #4
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	0c1b      	lsrs	r3, r3, #16
 8002be8:	b29a      	uxth	r2, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	011b      	lsls	r3, r3, #4
 8002bf6:	4413      	add	r3, r2
 8002bf8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	b2da      	uxtb	r2, r3
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	011b      	lsls	r3, r3, #4
 8002c0c:	4413      	add	r3, r2
 8002c0e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	0a1a      	lsrs	r2, r3, #8
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	3301      	adds	r3, #1
 8002c1a:	b2d2      	uxtb	r2, r2
 8002c1c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	011b      	lsls	r3, r3, #4
 8002c26:	4413      	add	r3, r2
 8002c28:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	0c1a      	lsrs	r2, r3, #16
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	3302      	adds	r3, #2
 8002c34:	b2d2      	uxtb	r2, r2
 8002c36:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	011b      	lsls	r3, r3, #4
 8002c40:	4413      	add	r3, r2
 8002c42:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	0e1a      	lsrs	r2, r3, #24
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	3303      	adds	r3, #3
 8002c4e:	b2d2      	uxtb	r2, r2
 8002c50:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	011b      	lsls	r3, r3, #4
 8002c5a:	4413      	add	r3, r2
 8002c5c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	3304      	adds	r3, #4
 8002c66:	b2d2      	uxtb	r2, r2
 8002c68:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	011b      	lsls	r3, r3, #4
 8002c72:	4413      	add	r3, r2
 8002c74:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	0a1a      	lsrs	r2, r3, #8
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	3305      	adds	r3, #5
 8002c80:	b2d2      	uxtb	r2, r2
 8002c82:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	011b      	lsls	r3, r3, #4
 8002c8c:	4413      	add	r3, r2
 8002c8e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	0c1a      	lsrs	r2, r3, #16
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	3306      	adds	r3, #6
 8002c9a:	b2d2      	uxtb	r2, r2
 8002c9c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	011b      	lsls	r3, r3, #4
 8002ca6:	4413      	add	r3, r2
 8002ca8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	0e1a      	lsrs	r2, r3, #24
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	3307      	adds	r3, #7
 8002cb4:	b2d2      	uxtb	r2, r2
 8002cb6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d108      	bne.n	8002cd0 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	68da      	ldr	r2, [r3, #12]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f042 0220 	orr.w	r2, r2, #32
 8002ccc:	60da      	str	r2, [r3, #12]
 8002cce:	e007      	b.n	8002ce0 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	691a      	ldr	r2, [r3, #16]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f042 0220 	orr.w	r2, r2, #32
 8002cde:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	e006      	b.n	8002cf2 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
  }
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	371c      	adds	r7, #28
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bc80      	pop	{r7}
 8002cfa:	4770      	bx	lr

08002cfc <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d0c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d0e:	7bfb      	ldrb	r3, [r7, #15]
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d002      	beq.n	8002d1a <HAL_CAN_ActivateNotification+0x1e>
 8002d14:	7bfb      	ldrb	r3, [r7, #15]
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d109      	bne.n	8002d2e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	6959      	ldr	r1, [r3, #20]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	683a      	ldr	r2, [r7, #0]
 8002d26:	430a      	orrs	r2, r1
 8002d28:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	e006      	b.n	8002d3c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d32:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
  }
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3714      	adds	r7, #20
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bc80      	pop	{r7}
 8002d44:	4770      	bx	lr

08002d46 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002d46:	b580      	push	{r7, lr}
 8002d48:	b08a      	sub	sp, #40	; 0x28
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	691b      	ldr	r3, [r3, #16]
 8002d78:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	699b      	ldr	r3, [r3, #24]
 8002d80:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002d82:	6a3b      	ldr	r3, [r7, #32]
 8002d84:	f003 0301 	and.w	r3, r3, #1
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d07c      	beq.n	8002e86 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d023      	beq.n	8002dde <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	f003 0302 	and.w	r3, r3, #2
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d003      	beq.n	8002db0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f000 f983 	bl	80030b4 <HAL_CAN_TxMailbox0CompleteCallback>
 8002dae:	e016      	b.n	8002dde <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002db0:	69bb      	ldr	r3, [r7, #24]
 8002db2:	f003 0304 	and.w	r3, r3, #4
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d004      	beq.n	8002dc4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dbc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002dc0:	627b      	str	r3, [r7, #36]	; 0x24
 8002dc2:	e00c      	b.n	8002dde <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002dc4:	69bb      	ldr	r3, [r7, #24]
 8002dc6:	f003 0308 	and.w	r3, r3, #8
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d004      	beq.n	8002dd8 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002dd4:	627b      	str	r3, [r7, #36]	; 0x24
 8002dd6:	e002      	b.n	8002dde <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f000 f986 	bl	80030ea <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d024      	beq.n	8002e32 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002df0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002df2:	69bb      	ldr	r3, [r7, #24]
 8002df4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d003      	beq.n	8002e04 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	f000 f962 	bl	80030c6 <HAL_CAN_TxMailbox1CompleteCallback>
 8002e02:	e016      	b.n	8002e32 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d004      	beq.n	8002e18 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e10:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002e14:	627b      	str	r3, [r7, #36]	; 0x24
 8002e16:	e00c      	b.n	8002e32 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d004      	beq.n	8002e2c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e28:	627b      	str	r3, [r7, #36]	; 0x24
 8002e2a:	e002      	b.n	8002e32 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f000 f965 	bl	80030fc <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002e32:	69bb      	ldr	r3, [r7, #24]
 8002e34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d024      	beq.n	8002e86 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002e44:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d003      	beq.n	8002e58 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f000 f941 	bl	80030d8 <HAL_CAN_TxMailbox2CompleteCallback>
 8002e56:	e016      	b.n	8002e86 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d004      	beq.n	8002e6c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e68:	627b      	str	r3, [r7, #36]	; 0x24
 8002e6a:	e00c      	b.n	8002e86 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002e6c:	69bb      	ldr	r3, [r7, #24]
 8002e6e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d004      	beq.n	8002e80 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e7c:	627b      	str	r3, [r7, #36]	; 0x24
 8002e7e:	e002      	b.n	8002e86 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f000 f944 	bl	800310e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002e86:	6a3b      	ldr	r3, [r7, #32]
 8002e88:	f003 0308 	and.w	r3, r3, #8
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d00c      	beq.n	8002eaa <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	f003 0310 	and.w	r3, r3, #16
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d007      	beq.n	8002eaa <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ea0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	2210      	movs	r2, #16
 8002ea8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002eaa:	6a3b      	ldr	r3, [r7, #32]
 8002eac:	f003 0304 	and.w	r3, r3, #4
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00b      	beq.n	8002ecc <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	f003 0308 	and.w	r3, r3, #8
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d006      	beq.n	8002ecc <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2208      	movs	r2, #8
 8002ec4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f000 f933 	bl	8003132 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002ecc:	6a3b      	ldr	r3, [r7, #32]
 8002ece:	f003 0302 	and.w	r3, r3, #2
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d009      	beq.n	8002eea <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	f003 0303 	and.w	r3, r3, #3
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d002      	beq.n	8002eea <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f000 f91b 	bl	8003120 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002eea:	6a3b      	ldr	r3, [r7, #32]
 8002eec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d00c      	beq.n	8002f0e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	f003 0310 	and.w	r3, r3, #16
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d007      	beq.n	8002f0e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f00:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f04:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	2210      	movs	r2, #16
 8002f0c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002f0e:	6a3b      	ldr	r3, [r7, #32]
 8002f10:	f003 0320 	and.w	r3, r3, #32
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d00b      	beq.n	8002f30 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	f003 0308 	and.w	r3, r3, #8
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d006      	beq.n	8002f30 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2208      	movs	r2, #8
 8002f28:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 f913 	bl	8003156 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002f30:	6a3b      	ldr	r3, [r7, #32]
 8002f32:	f003 0310 	and.w	r3, r3, #16
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d009      	beq.n	8002f4e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	f003 0303 	and.w	r3, r3, #3
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d002      	beq.n	8002f4e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002f48:	6878      	ldr	r0, [r7, #4]
 8002f4a:	f000 f8fb 	bl	8003144 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002f4e:	6a3b      	ldr	r3, [r7, #32]
 8002f50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d00b      	beq.n	8002f70 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	f003 0310 	and.w	r3, r3, #16
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d006      	beq.n	8002f70 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2210      	movs	r2, #16
 8002f68:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f000 f8fc 	bl	8003168 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002f70:	6a3b      	ldr	r3, [r7, #32]
 8002f72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d00b      	beq.n	8002f92 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	f003 0308 	and.w	r3, r3, #8
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d006      	beq.n	8002f92 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2208      	movs	r2, #8
 8002f8a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f000 f8f4 	bl	800317a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002f92:	6a3b      	ldr	r3, [r7, #32]
 8002f94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d07b      	beq.n	8003094 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	f003 0304 	and.w	r3, r3, #4
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d072      	beq.n	800308c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002fa6:	6a3b      	ldr	r3, [r7, #32]
 8002fa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d008      	beq.n	8002fc2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d003      	beq.n	8002fc2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fbc:	f043 0301 	orr.w	r3, r3, #1
 8002fc0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002fc2:	6a3b      	ldr	r3, [r7, #32]
 8002fc4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d008      	beq.n	8002fde <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d003      	beq.n	8002fde <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd8:	f043 0302 	orr.w	r3, r3, #2
 8002fdc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002fde:	6a3b      	ldr	r3, [r7, #32]
 8002fe0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d008      	beq.n	8002ffa <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d003      	beq.n	8002ffa <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff4:	f043 0304 	orr.w	r3, r3, #4
 8002ff8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002ffa:	6a3b      	ldr	r3, [r7, #32]
 8002ffc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003000:	2b00      	cmp	r3, #0
 8003002:	d043      	beq.n	800308c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800300a:	2b00      	cmp	r3, #0
 800300c:	d03e      	beq.n	800308c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003014:	2b60      	cmp	r3, #96	; 0x60
 8003016:	d02b      	beq.n	8003070 <HAL_CAN_IRQHandler+0x32a>
 8003018:	2b60      	cmp	r3, #96	; 0x60
 800301a:	d82e      	bhi.n	800307a <HAL_CAN_IRQHandler+0x334>
 800301c:	2b50      	cmp	r3, #80	; 0x50
 800301e:	d022      	beq.n	8003066 <HAL_CAN_IRQHandler+0x320>
 8003020:	2b50      	cmp	r3, #80	; 0x50
 8003022:	d82a      	bhi.n	800307a <HAL_CAN_IRQHandler+0x334>
 8003024:	2b40      	cmp	r3, #64	; 0x40
 8003026:	d019      	beq.n	800305c <HAL_CAN_IRQHandler+0x316>
 8003028:	2b40      	cmp	r3, #64	; 0x40
 800302a:	d826      	bhi.n	800307a <HAL_CAN_IRQHandler+0x334>
 800302c:	2b30      	cmp	r3, #48	; 0x30
 800302e:	d010      	beq.n	8003052 <HAL_CAN_IRQHandler+0x30c>
 8003030:	2b30      	cmp	r3, #48	; 0x30
 8003032:	d822      	bhi.n	800307a <HAL_CAN_IRQHandler+0x334>
 8003034:	2b10      	cmp	r3, #16
 8003036:	d002      	beq.n	800303e <HAL_CAN_IRQHandler+0x2f8>
 8003038:	2b20      	cmp	r3, #32
 800303a:	d005      	beq.n	8003048 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800303c:	e01d      	b.n	800307a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800303e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003040:	f043 0308 	orr.w	r3, r3, #8
 8003044:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003046:	e019      	b.n	800307c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800304a:	f043 0310 	orr.w	r3, r3, #16
 800304e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003050:	e014      	b.n	800307c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003054:	f043 0320 	orr.w	r3, r3, #32
 8003058:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800305a:	e00f      	b.n	800307c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800305c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003062:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003064:	e00a      	b.n	800307c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003068:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800306c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800306e:	e005      	b.n	800307c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003072:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003076:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003078:	e000      	b.n	800307c <HAL_CAN_IRQHandler+0x336>
            break;
 800307a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	699a      	ldr	r2, [r3, #24]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800308a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2204      	movs	r2, #4
 8003092:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003096:	2b00      	cmp	r3, #0
 8003098:	d008      	beq.n	80030ac <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800309e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a0:	431a      	orrs	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f000 f870 	bl	800318c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80030ac:	bf00      	nop
 80030ae:	3728      	adds	r7, #40	; 0x28
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80030bc:	bf00      	nop
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bc80      	pop	{r7}
 80030c4:	4770      	bx	lr

080030c6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80030c6:	b480      	push	{r7}
 80030c8:	b083      	sub	sp, #12
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80030ce:	bf00      	nop
 80030d0:	370c      	adds	r7, #12
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bc80      	pop	{r7}
 80030d6:	4770      	bx	lr

080030d8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bc80      	pop	{r7}
 80030e8:	4770      	bx	lr

080030ea <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80030ea:	b480      	push	{r7}
 80030ec:	b083      	sub	sp, #12
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80030f2:	bf00      	nop
 80030f4:	370c      	adds	r7, #12
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bc80      	pop	{r7}
 80030fa:	4770      	bx	lr

080030fc <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003104:	bf00      	nop
 8003106:	370c      	adds	r7, #12
 8003108:	46bd      	mov	sp, r7
 800310a:	bc80      	pop	{r7}
 800310c:	4770      	bx	lr

0800310e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800310e:	b480      	push	{r7}
 8003110:	b083      	sub	sp, #12
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003116:	bf00      	nop
 8003118:	370c      	adds	r7, #12
 800311a:	46bd      	mov	sp, r7
 800311c:	bc80      	pop	{r7}
 800311e:	4770      	bx	lr

08003120 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003128:	bf00      	nop
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	bc80      	pop	{r7}
 8003130:	4770      	bx	lr

08003132 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003132:	b480      	push	{r7}
 8003134:	b083      	sub	sp, #12
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800313a:	bf00      	nop
 800313c:	370c      	adds	r7, #12
 800313e:	46bd      	mov	sp, r7
 8003140:	bc80      	pop	{r7}
 8003142:	4770      	bx	lr

08003144 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800314c:	bf00      	nop
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	bc80      	pop	{r7}
 8003154:	4770      	bx	lr

08003156 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003156:	b480      	push	{r7}
 8003158:	b083      	sub	sp, #12
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800315e:	bf00      	nop
 8003160:	370c      	adds	r7, #12
 8003162:	46bd      	mov	sp, r7
 8003164:	bc80      	pop	{r7}
 8003166:	4770      	bx	lr

08003168 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003170:	bf00      	nop
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	bc80      	pop	{r7}
 8003178:	4770      	bx	lr

0800317a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800317a:	b480      	push	{r7}
 800317c:	b083      	sub	sp, #12
 800317e:	af00      	add	r7, sp, #0
 8003180:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003182:	bf00      	nop
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	bc80      	pop	{r7}
 800318a:	4770      	bx	lr

0800318c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003194:	bf00      	nop
 8003196:	370c      	adds	r7, #12
 8003198:	46bd      	mov	sp, r7
 800319a:	bc80      	pop	{r7}
 800319c:	4770      	bx	lr
	...

080031a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f003 0307 	and.w	r3, r3, #7
 80031ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031b0:	4b0c      	ldr	r3, [pc, #48]	; (80031e4 <__NVIC_SetPriorityGrouping+0x44>)
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031b6:	68ba      	ldr	r2, [r7, #8]
 80031b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031bc:	4013      	ands	r3, r2
 80031be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031d2:	4a04      	ldr	r2, [pc, #16]	; (80031e4 <__NVIC_SetPriorityGrouping+0x44>)
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	60d3      	str	r3, [r2, #12]
}
 80031d8:	bf00      	nop
 80031da:	3714      	adds	r7, #20
 80031dc:	46bd      	mov	sp, r7
 80031de:	bc80      	pop	{r7}
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	e000ed00 	.word	0xe000ed00

080031e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031ec:	4b04      	ldr	r3, [pc, #16]	; (8003200 <__NVIC_GetPriorityGrouping+0x18>)
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	0a1b      	lsrs	r3, r3, #8
 80031f2:	f003 0307 	and.w	r3, r3, #7
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bc80      	pop	{r7}
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	e000ed00 	.word	0xe000ed00

08003204 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	4603      	mov	r3, r0
 800320c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800320e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003212:	2b00      	cmp	r3, #0
 8003214:	db0b      	blt.n	800322e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003216:	79fb      	ldrb	r3, [r7, #7]
 8003218:	f003 021f 	and.w	r2, r3, #31
 800321c:	4906      	ldr	r1, [pc, #24]	; (8003238 <__NVIC_EnableIRQ+0x34>)
 800321e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003222:	095b      	lsrs	r3, r3, #5
 8003224:	2001      	movs	r0, #1
 8003226:	fa00 f202 	lsl.w	r2, r0, r2
 800322a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800322e:	bf00      	nop
 8003230:	370c      	adds	r7, #12
 8003232:	46bd      	mov	sp, r7
 8003234:	bc80      	pop	{r7}
 8003236:	4770      	bx	lr
 8003238:	e000e100 	.word	0xe000e100

0800323c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	4603      	mov	r3, r0
 8003244:	6039      	str	r1, [r7, #0]
 8003246:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003248:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324c:	2b00      	cmp	r3, #0
 800324e:	db0a      	blt.n	8003266 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	b2da      	uxtb	r2, r3
 8003254:	490c      	ldr	r1, [pc, #48]	; (8003288 <__NVIC_SetPriority+0x4c>)
 8003256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800325a:	0112      	lsls	r2, r2, #4
 800325c:	b2d2      	uxtb	r2, r2
 800325e:	440b      	add	r3, r1
 8003260:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003264:	e00a      	b.n	800327c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	b2da      	uxtb	r2, r3
 800326a:	4908      	ldr	r1, [pc, #32]	; (800328c <__NVIC_SetPriority+0x50>)
 800326c:	79fb      	ldrb	r3, [r7, #7]
 800326e:	f003 030f 	and.w	r3, r3, #15
 8003272:	3b04      	subs	r3, #4
 8003274:	0112      	lsls	r2, r2, #4
 8003276:	b2d2      	uxtb	r2, r2
 8003278:	440b      	add	r3, r1
 800327a:	761a      	strb	r2, [r3, #24]
}
 800327c:	bf00      	nop
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	bc80      	pop	{r7}
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	e000e100 	.word	0xe000e100
 800328c:	e000ed00 	.word	0xe000ed00

08003290 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003290:	b480      	push	{r7}
 8003292:	b089      	sub	sp, #36	; 0x24
 8003294:	af00      	add	r7, sp, #0
 8003296:	60f8      	str	r0, [r7, #12]
 8003298:	60b9      	str	r1, [r7, #8]
 800329a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f003 0307 	and.w	r3, r3, #7
 80032a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	f1c3 0307 	rsb	r3, r3, #7
 80032aa:	2b04      	cmp	r3, #4
 80032ac:	bf28      	it	cs
 80032ae:	2304      	movcs	r3, #4
 80032b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	3304      	adds	r3, #4
 80032b6:	2b06      	cmp	r3, #6
 80032b8:	d902      	bls.n	80032c0 <NVIC_EncodePriority+0x30>
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	3b03      	subs	r3, #3
 80032be:	e000      	b.n	80032c2 <NVIC_EncodePriority+0x32>
 80032c0:	2300      	movs	r3, #0
 80032c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032c4:	f04f 32ff 	mov.w	r2, #4294967295
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	fa02 f303 	lsl.w	r3, r2, r3
 80032ce:	43da      	mvns	r2, r3
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	401a      	ands	r2, r3
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032d8:	f04f 31ff 	mov.w	r1, #4294967295
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	fa01 f303 	lsl.w	r3, r1, r3
 80032e2:	43d9      	mvns	r1, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032e8:	4313      	orrs	r3, r2
         );
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3724      	adds	r7, #36	; 0x24
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bc80      	pop	{r7}
 80032f2:	4770      	bx	lr

080032f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	3b01      	subs	r3, #1
 8003300:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003304:	d301      	bcc.n	800330a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003306:	2301      	movs	r3, #1
 8003308:	e00f      	b.n	800332a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800330a:	4a0a      	ldr	r2, [pc, #40]	; (8003334 <SysTick_Config+0x40>)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	3b01      	subs	r3, #1
 8003310:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003312:	210f      	movs	r1, #15
 8003314:	f04f 30ff 	mov.w	r0, #4294967295
 8003318:	f7ff ff90 	bl	800323c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800331c:	4b05      	ldr	r3, [pc, #20]	; (8003334 <SysTick_Config+0x40>)
 800331e:	2200      	movs	r2, #0
 8003320:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003322:	4b04      	ldr	r3, [pc, #16]	; (8003334 <SysTick_Config+0x40>)
 8003324:	2207      	movs	r2, #7
 8003326:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003328:	2300      	movs	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	3708      	adds	r7, #8
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	e000e010 	.word	0xe000e010

08003338 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	f7ff ff2d 	bl	80031a0 <__NVIC_SetPriorityGrouping>
}
 8003346:	bf00      	nop
 8003348:	3708      	adds	r7, #8
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}

0800334e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800334e:	b580      	push	{r7, lr}
 8003350:	b086      	sub	sp, #24
 8003352:	af00      	add	r7, sp, #0
 8003354:	4603      	mov	r3, r0
 8003356:	60b9      	str	r1, [r7, #8]
 8003358:	607a      	str	r2, [r7, #4]
 800335a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800335c:	2300      	movs	r3, #0
 800335e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003360:	f7ff ff42 	bl	80031e8 <__NVIC_GetPriorityGrouping>
 8003364:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	68b9      	ldr	r1, [r7, #8]
 800336a:	6978      	ldr	r0, [r7, #20]
 800336c:	f7ff ff90 	bl	8003290 <NVIC_EncodePriority>
 8003370:	4602      	mov	r2, r0
 8003372:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003376:	4611      	mov	r1, r2
 8003378:	4618      	mov	r0, r3
 800337a:	f7ff ff5f 	bl	800323c <__NVIC_SetPriority>
}
 800337e:	bf00      	nop
 8003380:	3718      	adds	r7, #24
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b082      	sub	sp, #8
 800338a:	af00      	add	r7, sp, #0
 800338c:	4603      	mov	r3, r0
 800338e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003390:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003394:	4618      	mov	r0, r3
 8003396:	f7ff ff35 	bl	8003204 <__NVIC_EnableIRQ>
}
 800339a:	bf00      	nop
 800339c:	3708      	adds	r7, #8
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}

080033a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033a2:	b580      	push	{r7, lr}
 80033a4:	b082      	sub	sp, #8
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f7ff ffa2 	bl	80032f4 <SysTick_Config>
 80033b0:	4603      	mov	r3, r0
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033ba:	b480      	push	{r7}
 80033bc:	b085      	sub	sp, #20
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033c2:	2300      	movs	r3, #0
 80033c4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d008      	beq.n	80033e2 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2204      	movs	r2, #4
 80033d4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e020      	b.n	8003424 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f022 020e 	bic.w	r2, r2, #14
 80033f0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 0201 	bic.w	r2, r2, #1
 8003400:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800340a:	2101      	movs	r1, #1
 800340c:	fa01 f202 	lsl.w	r2, r1, r2
 8003410:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2201      	movs	r2, #1
 8003416:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003422:	7bfb      	ldrb	r3, [r7, #15]
}
 8003424:	4618      	mov	r0, r3
 8003426:	3714      	adds	r7, #20
 8003428:	46bd      	mov	sp, r7
 800342a:	bc80      	pop	{r7}
 800342c:	4770      	bx	lr
	...

08003430 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003438:	2300      	movs	r3, #0
 800343a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003442:	2b02      	cmp	r3, #2
 8003444:	d005      	beq.n	8003452 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2204      	movs	r2, #4
 800344a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	73fb      	strb	r3, [r7, #15]
 8003450:	e051      	b.n	80034f6 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f022 020e 	bic.w	r2, r2, #14
 8003460:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f022 0201 	bic.w	r2, r2, #1
 8003470:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a22      	ldr	r2, [pc, #136]	; (8003500 <HAL_DMA_Abort_IT+0xd0>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d029      	beq.n	80034d0 <HAL_DMA_Abort_IT+0xa0>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a20      	ldr	r2, [pc, #128]	; (8003504 <HAL_DMA_Abort_IT+0xd4>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d022      	beq.n	80034cc <HAL_DMA_Abort_IT+0x9c>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a1f      	ldr	r2, [pc, #124]	; (8003508 <HAL_DMA_Abort_IT+0xd8>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d01a      	beq.n	80034c6 <HAL_DMA_Abort_IT+0x96>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a1d      	ldr	r2, [pc, #116]	; (800350c <HAL_DMA_Abort_IT+0xdc>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d012      	beq.n	80034c0 <HAL_DMA_Abort_IT+0x90>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a1c      	ldr	r2, [pc, #112]	; (8003510 <HAL_DMA_Abort_IT+0xe0>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d00a      	beq.n	80034ba <HAL_DMA_Abort_IT+0x8a>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a1a      	ldr	r2, [pc, #104]	; (8003514 <HAL_DMA_Abort_IT+0xe4>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d102      	bne.n	80034b4 <HAL_DMA_Abort_IT+0x84>
 80034ae:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80034b2:	e00e      	b.n	80034d2 <HAL_DMA_Abort_IT+0xa2>
 80034b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034b8:	e00b      	b.n	80034d2 <HAL_DMA_Abort_IT+0xa2>
 80034ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034be:	e008      	b.n	80034d2 <HAL_DMA_Abort_IT+0xa2>
 80034c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034c4:	e005      	b.n	80034d2 <HAL_DMA_Abort_IT+0xa2>
 80034c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80034ca:	e002      	b.n	80034d2 <HAL_DMA_Abort_IT+0xa2>
 80034cc:	2310      	movs	r3, #16
 80034ce:	e000      	b.n	80034d2 <HAL_DMA_Abort_IT+0xa2>
 80034d0:	2301      	movs	r3, #1
 80034d2:	4a11      	ldr	r2, [pc, #68]	; (8003518 <HAL_DMA_Abort_IT+0xe8>)
 80034d4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2201      	movs	r2, #1
 80034da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d003      	beq.n	80034f6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	4798      	blx	r3
    } 
  }
  return status;
 80034f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	40020008 	.word	0x40020008
 8003504:	4002001c 	.word	0x4002001c
 8003508:	40020030 	.word	0x40020030
 800350c:	40020044 	.word	0x40020044
 8003510:	40020058 	.word	0x40020058
 8003514:	4002006c 	.word	0x4002006c
 8003518:	40020000 	.word	0x40020000

0800351c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800351c:	b480      	push	{r7}
 800351e:	b08b      	sub	sp, #44	; 0x2c
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003526:	2300      	movs	r3, #0
 8003528:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800352a:	2300      	movs	r3, #0
 800352c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800352e:	e169      	b.n	8003804 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003530:	2201      	movs	r2, #1
 8003532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003534:	fa02 f303 	lsl.w	r3, r2, r3
 8003538:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	69fa      	ldr	r2, [r7, #28]
 8003540:	4013      	ands	r3, r2
 8003542:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	429a      	cmp	r2, r3
 800354a:	f040 8158 	bne.w	80037fe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	4a9a      	ldr	r2, [pc, #616]	; (80037bc <HAL_GPIO_Init+0x2a0>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d05e      	beq.n	8003616 <HAL_GPIO_Init+0xfa>
 8003558:	4a98      	ldr	r2, [pc, #608]	; (80037bc <HAL_GPIO_Init+0x2a0>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d875      	bhi.n	800364a <HAL_GPIO_Init+0x12e>
 800355e:	4a98      	ldr	r2, [pc, #608]	; (80037c0 <HAL_GPIO_Init+0x2a4>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d058      	beq.n	8003616 <HAL_GPIO_Init+0xfa>
 8003564:	4a96      	ldr	r2, [pc, #600]	; (80037c0 <HAL_GPIO_Init+0x2a4>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d86f      	bhi.n	800364a <HAL_GPIO_Init+0x12e>
 800356a:	4a96      	ldr	r2, [pc, #600]	; (80037c4 <HAL_GPIO_Init+0x2a8>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d052      	beq.n	8003616 <HAL_GPIO_Init+0xfa>
 8003570:	4a94      	ldr	r2, [pc, #592]	; (80037c4 <HAL_GPIO_Init+0x2a8>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d869      	bhi.n	800364a <HAL_GPIO_Init+0x12e>
 8003576:	4a94      	ldr	r2, [pc, #592]	; (80037c8 <HAL_GPIO_Init+0x2ac>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d04c      	beq.n	8003616 <HAL_GPIO_Init+0xfa>
 800357c:	4a92      	ldr	r2, [pc, #584]	; (80037c8 <HAL_GPIO_Init+0x2ac>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d863      	bhi.n	800364a <HAL_GPIO_Init+0x12e>
 8003582:	4a92      	ldr	r2, [pc, #584]	; (80037cc <HAL_GPIO_Init+0x2b0>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d046      	beq.n	8003616 <HAL_GPIO_Init+0xfa>
 8003588:	4a90      	ldr	r2, [pc, #576]	; (80037cc <HAL_GPIO_Init+0x2b0>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d85d      	bhi.n	800364a <HAL_GPIO_Init+0x12e>
 800358e:	2b12      	cmp	r3, #18
 8003590:	d82a      	bhi.n	80035e8 <HAL_GPIO_Init+0xcc>
 8003592:	2b12      	cmp	r3, #18
 8003594:	d859      	bhi.n	800364a <HAL_GPIO_Init+0x12e>
 8003596:	a201      	add	r2, pc, #4	; (adr r2, 800359c <HAL_GPIO_Init+0x80>)
 8003598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800359c:	08003617 	.word	0x08003617
 80035a0:	080035f1 	.word	0x080035f1
 80035a4:	08003603 	.word	0x08003603
 80035a8:	08003645 	.word	0x08003645
 80035ac:	0800364b 	.word	0x0800364b
 80035b0:	0800364b 	.word	0x0800364b
 80035b4:	0800364b 	.word	0x0800364b
 80035b8:	0800364b 	.word	0x0800364b
 80035bc:	0800364b 	.word	0x0800364b
 80035c0:	0800364b 	.word	0x0800364b
 80035c4:	0800364b 	.word	0x0800364b
 80035c8:	0800364b 	.word	0x0800364b
 80035cc:	0800364b 	.word	0x0800364b
 80035d0:	0800364b 	.word	0x0800364b
 80035d4:	0800364b 	.word	0x0800364b
 80035d8:	0800364b 	.word	0x0800364b
 80035dc:	0800364b 	.word	0x0800364b
 80035e0:	080035f9 	.word	0x080035f9
 80035e4:	0800360d 	.word	0x0800360d
 80035e8:	4a79      	ldr	r2, [pc, #484]	; (80037d0 <HAL_GPIO_Init+0x2b4>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d013      	beq.n	8003616 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80035ee:	e02c      	b.n	800364a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	623b      	str	r3, [r7, #32]
          break;
 80035f6:	e029      	b.n	800364c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	3304      	adds	r3, #4
 80035fe:	623b      	str	r3, [r7, #32]
          break;
 8003600:	e024      	b.n	800364c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	3308      	adds	r3, #8
 8003608:	623b      	str	r3, [r7, #32]
          break;
 800360a:	e01f      	b.n	800364c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	330c      	adds	r3, #12
 8003612:	623b      	str	r3, [r7, #32]
          break;
 8003614:	e01a      	b.n	800364c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d102      	bne.n	8003624 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800361e:	2304      	movs	r3, #4
 8003620:	623b      	str	r3, [r7, #32]
          break;
 8003622:	e013      	b.n	800364c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	2b01      	cmp	r3, #1
 800362a:	d105      	bne.n	8003638 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800362c:	2308      	movs	r3, #8
 800362e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	69fa      	ldr	r2, [r7, #28]
 8003634:	611a      	str	r2, [r3, #16]
          break;
 8003636:	e009      	b.n	800364c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003638:	2308      	movs	r3, #8
 800363a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	69fa      	ldr	r2, [r7, #28]
 8003640:	615a      	str	r2, [r3, #20]
          break;
 8003642:	e003      	b.n	800364c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003644:	2300      	movs	r3, #0
 8003646:	623b      	str	r3, [r7, #32]
          break;
 8003648:	e000      	b.n	800364c <HAL_GPIO_Init+0x130>
          break;
 800364a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800364c:	69bb      	ldr	r3, [r7, #24]
 800364e:	2bff      	cmp	r3, #255	; 0xff
 8003650:	d801      	bhi.n	8003656 <HAL_GPIO_Init+0x13a>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	e001      	b.n	800365a <HAL_GPIO_Init+0x13e>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	3304      	adds	r3, #4
 800365a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	2bff      	cmp	r3, #255	; 0xff
 8003660:	d802      	bhi.n	8003668 <HAL_GPIO_Init+0x14c>
 8003662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003664:	009b      	lsls	r3, r3, #2
 8003666:	e002      	b.n	800366e <HAL_GPIO_Init+0x152>
 8003668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366a:	3b08      	subs	r3, #8
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	210f      	movs	r1, #15
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	fa01 f303 	lsl.w	r3, r1, r3
 800367c:	43db      	mvns	r3, r3
 800367e:	401a      	ands	r2, r3
 8003680:	6a39      	ldr	r1, [r7, #32]
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	fa01 f303 	lsl.w	r3, r1, r3
 8003688:	431a      	orrs	r2, r3
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003696:	2b00      	cmp	r3, #0
 8003698:	f000 80b1 	beq.w	80037fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800369c:	4b4d      	ldr	r3, [pc, #308]	; (80037d4 <HAL_GPIO_Init+0x2b8>)
 800369e:	699b      	ldr	r3, [r3, #24]
 80036a0:	4a4c      	ldr	r2, [pc, #304]	; (80037d4 <HAL_GPIO_Init+0x2b8>)
 80036a2:	f043 0301 	orr.w	r3, r3, #1
 80036a6:	6193      	str	r3, [r2, #24]
 80036a8:	4b4a      	ldr	r3, [pc, #296]	; (80037d4 <HAL_GPIO_Init+0x2b8>)
 80036aa:	699b      	ldr	r3, [r3, #24]
 80036ac:	f003 0301 	and.w	r3, r3, #1
 80036b0:	60bb      	str	r3, [r7, #8]
 80036b2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80036b4:	4a48      	ldr	r2, [pc, #288]	; (80037d8 <HAL_GPIO_Init+0x2bc>)
 80036b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b8:	089b      	lsrs	r3, r3, #2
 80036ba:	3302      	adds	r3, #2
 80036bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036c0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80036c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c4:	f003 0303 	and.w	r3, r3, #3
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	220f      	movs	r2, #15
 80036cc:	fa02 f303 	lsl.w	r3, r2, r3
 80036d0:	43db      	mvns	r3, r3
 80036d2:	68fa      	ldr	r2, [r7, #12]
 80036d4:	4013      	ands	r3, r2
 80036d6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	4a40      	ldr	r2, [pc, #256]	; (80037dc <HAL_GPIO_Init+0x2c0>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d013      	beq.n	8003708 <HAL_GPIO_Init+0x1ec>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	4a3f      	ldr	r2, [pc, #252]	; (80037e0 <HAL_GPIO_Init+0x2c4>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d00d      	beq.n	8003704 <HAL_GPIO_Init+0x1e8>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	4a3e      	ldr	r2, [pc, #248]	; (80037e4 <HAL_GPIO_Init+0x2c8>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d007      	beq.n	8003700 <HAL_GPIO_Init+0x1e4>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	4a3d      	ldr	r2, [pc, #244]	; (80037e8 <HAL_GPIO_Init+0x2cc>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d101      	bne.n	80036fc <HAL_GPIO_Init+0x1e0>
 80036f8:	2303      	movs	r3, #3
 80036fa:	e006      	b.n	800370a <HAL_GPIO_Init+0x1ee>
 80036fc:	2304      	movs	r3, #4
 80036fe:	e004      	b.n	800370a <HAL_GPIO_Init+0x1ee>
 8003700:	2302      	movs	r3, #2
 8003702:	e002      	b.n	800370a <HAL_GPIO_Init+0x1ee>
 8003704:	2301      	movs	r3, #1
 8003706:	e000      	b.n	800370a <HAL_GPIO_Init+0x1ee>
 8003708:	2300      	movs	r3, #0
 800370a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800370c:	f002 0203 	and.w	r2, r2, #3
 8003710:	0092      	lsls	r2, r2, #2
 8003712:	4093      	lsls	r3, r2
 8003714:	68fa      	ldr	r2, [r7, #12]
 8003716:	4313      	orrs	r3, r2
 8003718:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800371a:	492f      	ldr	r1, [pc, #188]	; (80037d8 <HAL_GPIO_Init+0x2bc>)
 800371c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800371e:	089b      	lsrs	r3, r3, #2
 8003720:	3302      	adds	r3, #2
 8003722:	68fa      	ldr	r2, [r7, #12]
 8003724:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d006      	beq.n	8003742 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003734:	4b2d      	ldr	r3, [pc, #180]	; (80037ec <HAL_GPIO_Init+0x2d0>)
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	492c      	ldr	r1, [pc, #176]	; (80037ec <HAL_GPIO_Init+0x2d0>)
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	4313      	orrs	r3, r2
 800373e:	600b      	str	r3, [r1, #0]
 8003740:	e006      	b.n	8003750 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003742:	4b2a      	ldr	r3, [pc, #168]	; (80037ec <HAL_GPIO_Init+0x2d0>)
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	43db      	mvns	r3, r3
 800374a:	4928      	ldr	r1, [pc, #160]	; (80037ec <HAL_GPIO_Init+0x2d0>)
 800374c:	4013      	ands	r3, r2
 800374e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d006      	beq.n	800376a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800375c:	4b23      	ldr	r3, [pc, #140]	; (80037ec <HAL_GPIO_Init+0x2d0>)
 800375e:	685a      	ldr	r2, [r3, #4]
 8003760:	4922      	ldr	r1, [pc, #136]	; (80037ec <HAL_GPIO_Init+0x2d0>)
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	4313      	orrs	r3, r2
 8003766:	604b      	str	r3, [r1, #4]
 8003768:	e006      	b.n	8003778 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800376a:	4b20      	ldr	r3, [pc, #128]	; (80037ec <HAL_GPIO_Init+0x2d0>)
 800376c:	685a      	ldr	r2, [r3, #4]
 800376e:	69bb      	ldr	r3, [r7, #24]
 8003770:	43db      	mvns	r3, r3
 8003772:	491e      	ldr	r1, [pc, #120]	; (80037ec <HAL_GPIO_Init+0x2d0>)
 8003774:	4013      	ands	r3, r2
 8003776:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d006      	beq.n	8003792 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003784:	4b19      	ldr	r3, [pc, #100]	; (80037ec <HAL_GPIO_Init+0x2d0>)
 8003786:	689a      	ldr	r2, [r3, #8]
 8003788:	4918      	ldr	r1, [pc, #96]	; (80037ec <HAL_GPIO_Init+0x2d0>)
 800378a:	69bb      	ldr	r3, [r7, #24]
 800378c:	4313      	orrs	r3, r2
 800378e:	608b      	str	r3, [r1, #8]
 8003790:	e006      	b.n	80037a0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003792:	4b16      	ldr	r3, [pc, #88]	; (80037ec <HAL_GPIO_Init+0x2d0>)
 8003794:	689a      	ldr	r2, [r3, #8]
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	43db      	mvns	r3, r3
 800379a:	4914      	ldr	r1, [pc, #80]	; (80037ec <HAL_GPIO_Init+0x2d0>)
 800379c:	4013      	ands	r3, r2
 800379e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d021      	beq.n	80037f0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80037ac:	4b0f      	ldr	r3, [pc, #60]	; (80037ec <HAL_GPIO_Init+0x2d0>)
 80037ae:	68da      	ldr	r2, [r3, #12]
 80037b0:	490e      	ldr	r1, [pc, #56]	; (80037ec <HAL_GPIO_Init+0x2d0>)
 80037b2:	69bb      	ldr	r3, [r7, #24]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	60cb      	str	r3, [r1, #12]
 80037b8:	e021      	b.n	80037fe <HAL_GPIO_Init+0x2e2>
 80037ba:	bf00      	nop
 80037bc:	10320000 	.word	0x10320000
 80037c0:	10310000 	.word	0x10310000
 80037c4:	10220000 	.word	0x10220000
 80037c8:	10210000 	.word	0x10210000
 80037cc:	10120000 	.word	0x10120000
 80037d0:	10110000 	.word	0x10110000
 80037d4:	40021000 	.word	0x40021000
 80037d8:	40010000 	.word	0x40010000
 80037dc:	40010800 	.word	0x40010800
 80037e0:	40010c00 	.word	0x40010c00
 80037e4:	40011000 	.word	0x40011000
 80037e8:	40011400 	.word	0x40011400
 80037ec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80037f0:	4b0b      	ldr	r3, [pc, #44]	; (8003820 <HAL_GPIO_Init+0x304>)
 80037f2:	68da      	ldr	r2, [r3, #12]
 80037f4:	69bb      	ldr	r3, [r7, #24]
 80037f6:	43db      	mvns	r3, r3
 80037f8:	4909      	ldr	r1, [pc, #36]	; (8003820 <HAL_GPIO_Init+0x304>)
 80037fa:	4013      	ands	r3, r2
 80037fc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80037fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003800:	3301      	adds	r3, #1
 8003802:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380a:	fa22 f303 	lsr.w	r3, r2, r3
 800380e:	2b00      	cmp	r3, #0
 8003810:	f47f ae8e 	bne.w	8003530 <HAL_GPIO_Init+0x14>
  }
}
 8003814:	bf00      	nop
 8003816:	bf00      	nop
 8003818:	372c      	adds	r7, #44	; 0x2c
 800381a:	46bd      	mov	sp, r7
 800381c:	bc80      	pop	{r7}
 800381e:	4770      	bx	lr
 8003820:	40010400 	.word	0x40010400

08003824 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	460b      	mov	r3, r1
 800382e:	807b      	strh	r3, [r7, #2]
 8003830:	4613      	mov	r3, r2
 8003832:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003834:	787b      	ldrb	r3, [r7, #1]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d003      	beq.n	8003842 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800383a:	887a      	ldrh	r2, [r7, #2]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003840:	e003      	b.n	800384a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003842:	887b      	ldrh	r3, [r7, #2]
 8003844:	041a      	lsls	r2, r3, #16
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	611a      	str	r2, [r3, #16]
}
 800384a:	bf00      	nop
 800384c:	370c      	adds	r7, #12
 800384e:	46bd      	mov	sp, r7
 8003850:	bc80      	pop	{r7}
 8003852:	4770      	bx	lr

08003854 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003854:	b480      	push	{r7}
 8003856:	b085      	sub	sp, #20
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	460b      	mov	r3, r1
 800385e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003866:	887a      	ldrh	r2, [r7, #2]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	4013      	ands	r3, r2
 800386c:	041a      	lsls	r2, r3, #16
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	43d9      	mvns	r1, r3
 8003872:	887b      	ldrh	r3, [r7, #2]
 8003874:	400b      	ands	r3, r1
 8003876:	431a      	orrs	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	611a      	str	r2, [r3, #16]
}
 800387c:	bf00      	nop
 800387e:	3714      	adds	r7, #20
 8003880:	46bd      	mov	sp, r7
 8003882:	bc80      	pop	{r7}
 8003884:	4770      	bx	lr
	...

08003888 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b086      	sub	sp, #24
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d101      	bne.n	800389a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e26c      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	f000 8087 	beq.w	80039b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80038a8:	4b92      	ldr	r3, [pc, #584]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f003 030c 	and.w	r3, r3, #12
 80038b0:	2b04      	cmp	r3, #4
 80038b2:	d00c      	beq.n	80038ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80038b4:	4b8f      	ldr	r3, [pc, #572]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f003 030c 	and.w	r3, r3, #12
 80038bc:	2b08      	cmp	r3, #8
 80038be:	d112      	bne.n	80038e6 <HAL_RCC_OscConfig+0x5e>
 80038c0:	4b8c      	ldr	r3, [pc, #560]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038cc:	d10b      	bne.n	80038e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038ce:	4b89      	ldr	r3, [pc, #548]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d06c      	beq.n	80039b4 <HAL_RCC_OscConfig+0x12c>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d168      	bne.n	80039b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e246      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038ee:	d106      	bne.n	80038fe <HAL_RCC_OscConfig+0x76>
 80038f0:	4b80      	ldr	r3, [pc, #512]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a7f      	ldr	r2, [pc, #508]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80038f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038fa:	6013      	str	r3, [r2, #0]
 80038fc:	e02e      	b.n	800395c <HAL_RCC_OscConfig+0xd4>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d10c      	bne.n	8003920 <HAL_RCC_OscConfig+0x98>
 8003906:	4b7b      	ldr	r3, [pc, #492]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a7a      	ldr	r2, [pc, #488]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 800390c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003910:	6013      	str	r3, [r2, #0]
 8003912:	4b78      	ldr	r3, [pc, #480]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a77      	ldr	r2, [pc, #476]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003918:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800391c:	6013      	str	r3, [r2, #0]
 800391e:	e01d      	b.n	800395c <HAL_RCC_OscConfig+0xd4>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003928:	d10c      	bne.n	8003944 <HAL_RCC_OscConfig+0xbc>
 800392a:	4b72      	ldr	r3, [pc, #456]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a71      	ldr	r2, [pc, #452]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003930:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003934:	6013      	str	r3, [r2, #0]
 8003936:	4b6f      	ldr	r3, [pc, #444]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a6e      	ldr	r2, [pc, #440]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 800393c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003940:	6013      	str	r3, [r2, #0]
 8003942:	e00b      	b.n	800395c <HAL_RCC_OscConfig+0xd4>
 8003944:	4b6b      	ldr	r3, [pc, #428]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a6a      	ldr	r2, [pc, #424]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 800394a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800394e:	6013      	str	r3, [r2, #0]
 8003950:	4b68      	ldr	r3, [pc, #416]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a67      	ldr	r2, [pc, #412]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003956:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800395a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d013      	beq.n	800398c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003964:	f7fe f94a 	bl	8001bfc <HAL_GetTick>
 8003968:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800396a:	e008      	b.n	800397e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800396c:	f7fe f946 	bl	8001bfc <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	2b64      	cmp	r3, #100	; 0x64
 8003978:	d901      	bls.n	800397e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e1fa      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800397e:	4b5d      	ldr	r3, [pc, #372]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d0f0      	beq.n	800396c <HAL_RCC_OscConfig+0xe4>
 800398a:	e014      	b.n	80039b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800398c:	f7fe f936 	bl	8001bfc <HAL_GetTick>
 8003990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003992:	e008      	b.n	80039a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003994:	f7fe f932 	bl	8001bfc <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	2b64      	cmp	r3, #100	; 0x64
 80039a0:	d901      	bls.n	80039a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e1e6      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039a6:	4b53      	ldr	r3, [pc, #332]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d1f0      	bne.n	8003994 <HAL_RCC_OscConfig+0x10c>
 80039b2:	e000      	b.n	80039b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0302 	and.w	r3, r3, #2
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d063      	beq.n	8003a8a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039c2:	4b4c      	ldr	r3, [pc, #304]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f003 030c 	and.w	r3, r3, #12
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d00b      	beq.n	80039e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80039ce:	4b49      	ldr	r3, [pc, #292]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	f003 030c 	and.w	r3, r3, #12
 80039d6:	2b08      	cmp	r3, #8
 80039d8:	d11c      	bne.n	8003a14 <HAL_RCC_OscConfig+0x18c>
 80039da:	4b46      	ldr	r3, [pc, #280]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d116      	bne.n	8003a14 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039e6:	4b43      	ldr	r3, [pc, #268]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d005      	beq.n	80039fe <HAL_RCC_OscConfig+0x176>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d001      	beq.n	80039fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e1ba      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039fe:	4b3d      	ldr	r3, [pc, #244]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	695b      	ldr	r3, [r3, #20]
 8003a0a:	00db      	lsls	r3, r3, #3
 8003a0c:	4939      	ldr	r1, [pc, #228]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a12:	e03a      	b.n	8003a8a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d020      	beq.n	8003a5e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a1c:	4b36      	ldr	r3, [pc, #216]	; (8003af8 <HAL_RCC_OscConfig+0x270>)
 8003a1e:	2201      	movs	r2, #1
 8003a20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a22:	f7fe f8eb 	bl	8001bfc <HAL_GetTick>
 8003a26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a28:	e008      	b.n	8003a3c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a2a:	f7fe f8e7 	bl	8001bfc <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d901      	bls.n	8003a3c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e19b      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a3c:	4b2d      	ldr	r3, [pc, #180]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0302 	and.w	r3, r3, #2
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d0f0      	beq.n	8003a2a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a48:	4b2a      	ldr	r3, [pc, #168]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	695b      	ldr	r3, [r3, #20]
 8003a54:	00db      	lsls	r3, r3, #3
 8003a56:	4927      	ldr	r1, [pc, #156]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	600b      	str	r3, [r1, #0]
 8003a5c:	e015      	b.n	8003a8a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a5e:	4b26      	ldr	r3, [pc, #152]	; (8003af8 <HAL_RCC_OscConfig+0x270>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a64:	f7fe f8ca 	bl	8001bfc <HAL_GetTick>
 8003a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a6a:	e008      	b.n	8003a7e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a6c:	f7fe f8c6 	bl	8001bfc <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e17a      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a7e:	4b1d      	ldr	r3, [pc, #116]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d1f0      	bne.n	8003a6c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0308 	and.w	r3, r3, #8
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d03a      	beq.n	8003b0c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	699b      	ldr	r3, [r3, #24]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d019      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a9e:	4b17      	ldr	r3, [pc, #92]	; (8003afc <HAL_RCC_OscConfig+0x274>)
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aa4:	f7fe f8aa 	bl	8001bfc <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aac:	f7fe f8a6 	bl	8001bfc <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e15a      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003abe:	4b0d      	ldr	r3, [pc, #52]	; (8003af4 <HAL_RCC_OscConfig+0x26c>)
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d0f0      	beq.n	8003aac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003aca:	2001      	movs	r0, #1
 8003acc:	f000 fad8 	bl	8004080 <RCC_Delay>
 8003ad0:	e01c      	b.n	8003b0c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ad2:	4b0a      	ldr	r3, [pc, #40]	; (8003afc <HAL_RCC_OscConfig+0x274>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ad8:	f7fe f890 	bl	8001bfc <HAL_GetTick>
 8003adc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ade:	e00f      	b.n	8003b00 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ae0:	f7fe f88c 	bl	8001bfc <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d908      	bls.n	8003b00 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e140      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
 8003af2:	bf00      	nop
 8003af4:	40021000 	.word	0x40021000
 8003af8:	42420000 	.word	0x42420000
 8003afc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b00:	4b9e      	ldr	r3, [pc, #632]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b04:	f003 0302 	and.w	r3, r3, #2
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d1e9      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0304 	and.w	r3, r3, #4
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	f000 80a6 	beq.w	8003c66 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b1e:	4b97      	ldr	r3, [pc, #604]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003b20:	69db      	ldr	r3, [r3, #28]
 8003b22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d10d      	bne.n	8003b46 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b2a:	4b94      	ldr	r3, [pc, #592]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003b2c:	69db      	ldr	r3, [r3, #28]
 8003b2e:	4a93      	ldr	r2, [pc, #588]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003b30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b34:	61d3      	str	r3, [r2, #28]
 8003b36:	4b91      	ldr	r3, [pc, #580]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003b38:	69db      	ldr	r3, [r3, #28]
 8003b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b3e:	60bb      	str	r3, [r7, #8]
 8003b40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b42:	2301      	movs	r3, #1
 8003b44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b46:	4b8e      	ldr	r3, [pc, #568]	; (8003d80 <HAL_RCC_OscConfig+0x4f8>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d118      	bne.n	8003b84 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b52:	4b8b      	ldr	r3, [pc, #556]	; (8003d80 <HAL_RCC_OscConfig+0x4f8>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a8a      	ldr	r2, [pc, #552]	; (8003d80 <HAL_RCC_OscConfig+0x4f8>)
 8003b58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b5e:	f7fe f84d 	bl	8001bfc <HAL_GetTick>
 8003b62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b64:	e008      	b.n	8003b78 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b66:	f7fe f849 	bl	8001bfc <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	2b64      	cmp	r3, #100	; 0x64
 8003b72:	d901      	bls.n	8003b78 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e0fd      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b78:	4b81      	ldr	r3, [pc, #516]	; (8003d80 <HAL_RCC_OscConfig+0x4f8>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d0f0      	beq.n	8003b66 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d106      	bne.n	8003b9a <HAL_RCC_OscConfig+0x312>
 8003b8c:	4b7b      	ldr	r3, [pc, #492]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003b8e:	6a1b      	ldr	r3, [r3, #32]
 8003b90:	4a7a      	ldr	r2, [pc, #488]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003b92:	f043 0301 	orr.w	r3, r3, #1
 8003b96:	6213      	str	r3, [r2, #32]
 8003b98:	e02d      	b.n	8003bf6 <HAL_RCC_OscConfig+0x36e>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d10c      	bne.n	8003bbc <HAL_RCC_OscConfig+0x334>
 8003ba2:	4b76      	ldr	r3, [pc, #472]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003ba4:	6a1b      	ldr	r3, [r3, #32]
 8003ba6:	4a75      	ldr	r2, [pc, #468]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003ba8:	f023 0301 	bic.w	r3, r3, #1
 8003bac:	6213      	str	r3, [r2, #32]
 8003bae:	4b73      	ldr	r3, [pc, #460]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	4a72      	ldr	r2, [pc, #456]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003bb4:	f023 0304 	bic.w	r3, r3, #4
 8003bb8:	6213      	str	r3, [r2, #32]
 8003bba:	e01c      	b.n	8003bf6 <HAL_RCC_OscConfig+0x36e>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	2b05      	cmp	r3, #5
 8003bc2:	d10c      	bne.n	8003bde <HAL_RCC_OscConfig+0x356>
 8003bc4:	4b6d      	ldr	r3, [pc, #436]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003bc6:	6a1b      	ldr	r3, [r3, #32]
 8003bc8:	4a6c      	ldr	r2, [pc, #432]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003bca:	f043 0304 	orr.w	r3, r3, #4
 8003bce:	6213      	str	r3, [r2, #32]
 8003bd0:	4b6a      	ldr	r3, [pc, #424]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003bd2:	6a1b      	ldr	r3, [r3, #32]
 8003bd4:	4a69      	ldr	r2, [pc, #420]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003bd6:	f043 0301 	orr.w	r3, r3, #1
 8003bda:	6213      	str	r3, [r2, #32]
 8003bdc:	e00b      	b.n	8003bf6 <HAL_RCC_OscConfig+0x36e>
 8003bde:	4b67      	ldr	r3, [pc, #412]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003be0:	6a1b      	ldr	r3, [r3, #32]
 8003be2:	4a66      	ldr	r2, [pc, #408]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003be4:	f023 0301 	bic.w	r3, r3, #1
 8003be8:	6213      	str	r3, [r2, #32]
 8003bea:	4b64      	ldr	r3, [pc, #400]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003bec:	6a1b      	ldr	r3, [r3, #32]
 8003bee:	4a63      	ldr	r2, [pc, #396]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003bf0:	f023 0304 	bic.w	r3, r3, #4
 8003bf4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d015      	beq.n	8003c2a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bfe:	f7fd fffd 	bl	8001bfc <HAL_GetTick>
 8003c02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c04:	e00a      	b.n	8003c1c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c06:	f7fd fff9 	bl	8001bfc <HAL_GetTick>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	1ad3      	subs	r3, r2, r3
 8003c10:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d901      	bls.n	8003c1c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	e0ab      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c1c:	4b57      	ldr	r3, [pc, #348]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003c1e:	6a1b      	ldr	r3, [r3, #32]
 8003c20:	f003 0302 	and.w	r3, r3, #2
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d0ee      	beq.n	8003c06 <HAL_RCC_OscConfig+0x37e>
 8003c28:	e014      	b.n	8003c54 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c2a:	f7fd ffe7 	bl	8001bfc <HAL_GetTick>
 8003c2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c30:	e00a      	b.n	8003c48 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c32:	f7fd ffe3 	bl	8001bfc <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d901      	bls.n	8003c48 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e095      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c48:	4b4c      	ldr	r3, [pc, #304]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003c4a:	6a1b      	ldr	r3, [r3, #32]
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d1ee      	bne.n	8003c32 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c54:	7dfb      	ldrb	r3, [r7, #23]
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d105      	bne.n	8003c66 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c5a:	4b48      	ldr	r3, [pc, #288]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003c5c:	69db      	ldr	r3, [r3, #28]
 8003c5e:	4a47      	ldr	r2, [pc, #284]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003c60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c64:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	69db      	ldr	r3, [r3, #28]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	f000 8081 	beq.w	8003d72 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c70:	4b42      	ldr	r3, [pc, #264]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f003 030c 	and.w	r3, r3, #12
 8003c78:	2b08      	cmp	r3, #8
 8003c7a:	d061      	beq.n	8003d40 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	69db      	ldr	r3, [r3, #28]
 8003c80:	2b02      	cmp	r3, #2
 8003c82:	d146      	bne.n	8003d12 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c84:	4b3f      	ldr	r3, [pc, #252]	; (8003d84 <HAL_RCC_OscConfig+0x4fc>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c8a:	f7fd ffb7 	bl	8001bfc <HAL_GetTick>
 8003c8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c90:	e008      	b.n	8003ca4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c92:	f7fd ffb3 	bl	8001bfc <HAL_GetTick>
 8003c96:	4602      	mov	r2, r0
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d901      	bls.n	8003ca4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ca0:	2303      	movs	r3, #3
 8003ca2:	e067      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ca4:	4b35      	ldr	r3, [pc, #212]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d1f0      	bne.n	8003c92 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a1b      	ldr	r3, [r3, #32]
 8003cb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cb8:	d108      	bne.n	8003ccc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003cba:	4b30      	ldr	r3, [pc, #192]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	492d      	ldr	r1, [pc, #180]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ccc:	4b2b      	ldr	r3, [pc, #172]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a19      	ldr	r1, [r3, #32]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cdc:	430b      	orrs	r3, r1
 8003cde:	4927      	ldr	r1, [pc, #156]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ce4:	4b27      	ldr	r3, [pc, #156]	; (8003d84 <HAL_RCC_OscConfig+0x4fc>)
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cea:	f7fd ff87 	bl	8001bfc <HAL_GetTick>
 8003cee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cf0:	e008      	b.n	8003d04 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cf2:	f7fd ff83 	bl	8001bfc <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d901      	bls.n	8003d04 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e037      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d04:	4b1d      	ldr	r3, [pc, #116]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d0f0      	beq.n	8003cf2 <HAL_RCC_OscConfig+0x46a>
 8003d10:	e02f      	b.n	8003d72 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d12:	4b1c      	ldr	r3, [pc, #112]	; (8003d84 <HAL_RCC_OscConfig+0x4fc>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d18:	f7fd ff70 	bl	8001bfc <HAL_GetTick>
 8003d1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d1e:	e008      	b.n	8003d32 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d20:	f7fd ff6c 	bl	8001bfc <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d901      	bls.n	8003d32 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003d2e:	2303      	movs	r3, #3
 8003d30:	e020      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d32:	4b12      	ldr	r3, [pc, #72]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1f0      	bne.n	8003d20 <HAL_RCC_OscConfig+0x498>
 8003d3e:	e018      	b.n	8003d72 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	69db      	ldr	r3, [r3, #28]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d101      	bne.n	8003d4c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e013      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d4c:	4b0b      	ldr	r3, [pc, #44]	; (8003d7c <HAL_RCC_OscConfig+0x4f4>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6a1b      	ldr	r3, [r3, #32]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d106      	bne.n	8003d6e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d001      	beq.n	8003d72 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e000      	b.n	8003d74 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3718      	adds	r7, #24
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	40021000 	.word	0x40021000
 8003d80:	40007000 	.word	0x40007000
 8003d84:	42420060 	.word	0x42420060

08003d88 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d101      	bne.n	8003d9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e0d0      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d9c:	4b6a      	ldr	r3, [pc, #424]	; (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0307 	and.w	r3, r3, #7
 8003da4:	683a      	ldr	r2, [r7, #0]
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d910      	bls.n	8003dcc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003daa:	4b67      	ldr	r3, [pc, #412]	; (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f023 0207 	bic.w	r2, r3, #7
 8003db2:	4965      	ldr	r1, [pc, #404]	; (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dba:	4b63      	ldr	r3, [pc, #396]	; (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0307 	and.w	r3, r3, #7
 8003dc2:	683a      	ldr	r2, [r7, #0]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d001      	beq.n	8003dcc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e0b8      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d020      	beq.n	8003e1a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0304 	and.w	r3, r3, #4
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d005      	beq.n	8003df0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003de4:	4b59      	ldr	r3, [pc, #356]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	4a58      	ldr	r2, [pc, #352]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003dea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003dee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0308 	and.w	r3, r3, #8
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d005      	beq.n	8003e08 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dfc:	4b53      	ldr	r3, [pc, #332]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	4a52      	ldr	r2, [pc, #328]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e02:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003e06:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e08:	4b50      	ldr	r3, [pc, #320]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	494d      	ldr	r1, [pc, #308]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e16:	4313      	orrs	r3, r2
 8003e18:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d040      	beq.n	8003ea8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d107      	bne.n	8003e3e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e2e:	4b47      	ldr	r3, [pc, #284]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d115      	bne.n	8003e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e07f      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d107      	bne.n	8003e56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e46:	4b41      	ldr	r3, [pc, #260]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d109      	bne.n	8003e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e073      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e56:	4b3d      	ldr	r3, [pc, #244]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e06b      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e66:	4b39      	ldr	r3, [pc, #228]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f023 0203 	bic.w	r2, r3, #3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	4936      	ldr	r1, [pc, #216]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e74:	4313      	orrs	r3, r2
 8003e76:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e78:	f7fd fec0 	bl	8001bfc <HAL_GetTick>
 8003e7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e7e:	e00a      	b.n	8003e96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e80:	f7fd febc 	bl	8001bfc <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e053      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e96:	4b2d      	ldr	r3, [pc, #180]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	f003 020c 	and.w	r2, r3, #12
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d1eb      	bne.n	8003e80 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ea8:	4b27      	ldr	r3, [pc, #156]	; (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0307 	and.w	r3, r3, #7
 8003eb0:	683a      	ldr	r2, [r7, #0]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d210      	bcs.n	8003ed8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eb6:	4b24      	ldr	r3, [pc, #144]	; (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f023 0207 	bic.w	r2, r3, #7
 8003ebe:	4922      	ldr	r1, [pc, #136]	; (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ec6:	4b20      	ldr	r3, [pc, #128]	; (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0307 	and.w	r3, r3, #7
 8003ece:	683a      	ldr	r2, [r7, #0]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d001      	beq.n	8003ed8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e032      	b.n	8003f3e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0304 	and.w	r3, r3, #4
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d008      	beq.n	8003ef6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ee4:	4b19      	ldr	r3, [pc, #100]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	4916      	ldr	r1, [pc, #88]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0308 	and.w	r3, r3, #8
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d009      	beq.n	8003f16 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f02:	4b12      	ldr	r3, [pc, #72]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	691b      	ldr	r3, [r3, #16]
 8003f0e:	00db      	lsls	r3, r3, #3
 8003f10:	490e      	ldr	r1, [pc, #56]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003f12:	4313      	orrs	r3, r2
 8003f14:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f16:	f000 f821 	bl	8003f5c <HAL_RCC_GetSysClockFreq>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	4b0b      	ldr	r3, [pc, #44]	; (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	091b      	lsrs	r3, r3, #4
 8003f22:	f003 030f 	and.w	r3, r3, #15
 8003f26:	490a      	ldr	r1, [pc, #40]	; (8003f50 <HAL_RCC_ClockConfig+0x1c8>)
 8003f28:	5ccb      	ldrb	r3, [r1, r3]
 8003f2a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f2e:	4a09      	ldr	r2, [pc, #36]	; (8003f54 <HAL_RCC_ClockConfig+0x1cc>)
 8003f30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f32:	4b09      	ldr	r3, [pc, #36]	; (8003f58 <HAL_RCC_ClockConfig+0x1d0>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4618      	mov	r0, r3
 8003f38:	f7fd fe1e 	bl	8001b78 <HAL_InitTick>

  return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3710      	adds	r7, #16
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	40022000 	.word	0x40022000
 8003f4c:	40021000 	.word	0x40021000
 8003f50:	08006704 	.word	0x08006704
 8003f54:	20000000 	.word	0x20000000
 8003f58:	20000004 	.word	0x20000004

08003f5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f5c:	b490      	push	{r4, r7}
 8003f5e:	b08a      	sub	sp, #40	; 0x28
 8003f60:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003f62:	4b2a      	ldr	r3, [pc, #168]	; (800400c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003f64:	1d3c      	adds	r4, r7, #4
 8003f66:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003f6c:	f240 2301 	movw	r3, #513	; 0x201
 8003f70:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003f72:	2300      	movs	r3, #0
 8003f74:	61fb      	str	r3, [r7, #28]
 8003f76:	2300      	movs	r3, #0
 8003f78:	61bb      	str	r3, [r7, #24]
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	627b      	str	r3, [r7, #36]	; 0x24
 8003f7e:	2300      	movs	r3, #0
 8003f80:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003f82:	2300      	movs	r3, #0
 8003f84:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003f86:	4b22      	ldr	r3, [pc, #136]	; (8004010 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f8c:	69fb      	ldr	r3, [r7, #28]
 8003f8e:	f003 030c 	and.w	r3, r3, #12
 8003f92:	2b04      	cmp	r3, #4
 8003f94:	d002      	beq.n	8003f9c <HAL_RCC_GetSysClockFreq+0x40>
 8003f96:	2b08      	cmp	r3, #8
 8003f98:	d003      	beq.n	8003fa2 <HAL_RCC_GetSysClockFreq+0x46>
 8003f9a:	e02d      	b.n	8003ff8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f9c:	4b1d      	ldr	r3, [pc, #116]	; (8004014 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f9e:	623b      	str	r3, [r7, #32]
      break;
 8003fa0:	e02d      	b.n	8003ffe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	0c9b      	lsrs	r3, r3, #18
 8003fa6:	f003 030f 	and.w	r3, r3, #15
 8003faa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003fae:	4413      	add	r3, r2
 8003fb0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003fb4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d013      	beq.n	8003fe8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003fc0:	4b13      	ldr	r3, [pc, #76]	; (8004010 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	0c5b      	lsrs	r3, r3, #17
 8003fc6:	f003 0301 	and.w	r3, r3, #1
 8003fca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003fce:	4413      	add	r3, r2
 8003fd0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003fd4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	4a0e      	ldr	r2, [pc, #56]	; (8004014 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fda:	fb02 f203 	mul.w	r2, r2, r3
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fe4:	627b      	str	r3, [r7, #36]	; 0x24
 8003fe6:	e004      	b.n	8003ff2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	4a0b      	ldr	r2, [pc, #44]	; (8004018 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003fec:	fb02 f303 	mul.w	r3, r2, r3
 8003ff0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff4:	623b      	str	r3, [r7, #32]
      break;
 8003ff6:	e002      	b.n	8003ffe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ff8:	4b06      	ldr	r3, [pc, #24]	; (8004014 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ffa:	623b      	str	r3, [r7, #32]
      break;
 8003ffc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ffe:	6a3b      	ldr	r3, [r7, #32]
}
 8004000:	4618      	mov	r0, r3
 8004002:	3728      	adds	r7, #40	; 0x28
 8004004:	46bd      	mov	sp, r7
 8004006:	bc90      	pop	{r4, r7}
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	080066e4 	.word	0x080066e4
 8004010:	40021000 	.word	0x40021000
 8004014:	007a1200 	.word	0x007a1200
 8004018:	003d0900 	.word	0x003d0900

0800401c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800401c:	b480      	push	{r7}
 800401e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004020:	4b02      	ldr	r3, [pc, #8]	; (800402c <HAL_RCC_GetHCLKFreq+0x10>)
 8004022:	681b      	ldr	r3, [r3, #0]
}
 8004024:	4618      	mov	r0, r3
 8004026:	46bd      	mov	sp, r7
 8004028:	bc80      	pop	{r7}
 800402a:	4770      	bx	lr
 800402c:	20000000 	.word	0x20000000

08004030 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004034:	f7ff fff2 	bl	800401c <HAL_RCC_GetHCLKFreq>
 8004038:	4602      	mov	r2, r0
 800403a:	4b05      	ldr	r3, [pc, #20]	; (8004050 <HAL_RCC_GetPCLK1Freq+0x20>)
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	0a1b      	lsrs	r3, r3, #8
 8004040:	f003 0307 	and.w	r3, r3, #7
 8004044:	4903      	ldr	r1, [pc, #12]	; (8004054 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004046:	5ccb      	ldrb	r3, [r1, r3]
 8004048:	fa22 f303 	lsr.w	r3, r2, r3
}
 800404c:	4618      	mov	r0, r3
 800404e:	bd80      	pop	{r7, pc}
 8004050:	40021000 	.word	0x40021000
 8004054:	08006714 	.word	0x08006714

08004058 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800405c:	f7ff ffde 	bl	800401c <HAL_RCC_GetHCLKFreq>
 8004060:	4602      	mov	r2, r0
 8004062:	4b05      	ldr	r3, [pc, #20]	; (8004078 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	0adb      	lsrs	r3, r3, #11
 8004068:	f003 0307 	and.w	r3, r3, #7
 800406c:	4903      	ldr	r1, [pc, #12]	; (800407c <HAL_RCC_GetPCLK2Freq+0x24>)
 800406e:	5ccb      	ldrb	r3, [r1, r3]
 8004070:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004074:	4618      	mov	r0, r3
 8004076:	bd80      	pop	{r7, pc}
 8004078:	40021000 	.word	0x40021000
 800407c:	08006714 	.word	0x08006714

08004080 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004080:	b480      	push	{r7}
 8004082:	b085      	sub	sp, #20
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004088:	4b0a      	ldr	r3, [pc, #40]	; (80040b4 <RCC_Delay+0x34>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a0a      	ldr	r2, [pc, #40]	; (80040b8 <RCC_Delay+0x38>)
 800408e:	fba2 2303 	umull	r2, r3, r2, r3
 8004092:	0a5b      	lsrs	r3, r3, #9
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	fb02 f303 	mul.w	r3, r2, r3
 800409a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800409c:	bf00      	nop
  }
  while (Delay --);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	1e5a      	subs	r2, r3, #1
 80040a2:	60fa      	str	r2, [r7, #12]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1f9      	bne.n	800409c <RCC_Delay+0x1c>
}
 80040a8:	bf00      	nop
 80040aa:	bf00      	nop
 80040ac:	3714      	adds	r7, #20
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bc80      	pop	{r7}
 80040b2:	4770      	bx	lr
 80040b4:	20000000 	.word	0x20000000
 80040b8:	10624dd3 	.word	0x10624dd3

080040bc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b086      	sub	sp, #24
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80040c4:	2300      	movs	r3, #0
 80040c6:	613b      	str	r3, [r7, #16]
 80040c8:	2300      	movs	r3, #0
 80040ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0301 	and.w	r3, r3, #1
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d07d      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80040d8:	2300      	movs	r3, #0
 80040da:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040dc:	4b4f      	ldr	r3, [pc, #316]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040de:	69db      	ldr	r3, [r3, #28]
 80040e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d10d      	bne.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040e8:	4b4c      	ldr	r3, [pc, #304]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040ea:	69db      	ldr	r3, [r3, #28]
 80040ec:	4a4b      	ldr	r2, [pc, #300]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040f2:	61d3      	str	r3, [r2, #28]
 80040f4:	4b49      	ldr	r3, [pc, #292]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040f6:	69db      	ldr	r3, [r3, #28]
 80040f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040fc:	60bb      	str	r3, [r7, #8]
 80040fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004100:	2301      	movs	r3, #1
 8004102:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004104:	4b46      	ldr	r3, [pc, #280]	; (8004220 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800410c:	2b00      	cmp	r3, #0
 800410e:	d118      	bne.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004110:	4b43      	ldr	r3, [pc, #268]	; (8004220 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a42      	ldr	r2, [pc, #264]	; (8004220 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004116:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800411a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800411c:	f7fd fd6e 	bl	8001bfc <HAL_GetTick>
 8004120:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004122:	e008      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004124:	f7fd fd6a 	bl	8001bfc <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	2b64      	cmp	r3, #100	; 0x64
 8004130:	d901      	bls.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e06d      	b.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004136:	4b3a      	ldr	r3, [pc, #232]	; (8004220 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800413e:	2b00      	cmp	r3, #0
 8004140:	d0f0      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004142:	4b36      	ldr	r3, [pc, #216]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004144:	6a1b      	ldr	r3, [r3, #32]
 8004146:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800414a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d02e      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	429a      	cmp	r2, r3
 800415e:	d027      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004160:	4b2e      	ldr	r3, [pc, #184]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004162:	6a1b      	ldr	r3, [r3, #32]
 8004164:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004168:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800416a:	4b2e      	ldr	r3, [pc, #184]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800416c:	2201      	movs	r2, #1
 800416e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004170:	4b2c      	ldr	r3, [pc, #176]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004172:	2200      	movs	r2, #0
 8004174:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004176:	4a29      	ldr	r2, [pc, #164]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b00      	cmp	r3, #0
 8004184:	d014      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004186:	f7fd fd39 	bl	8001bfc <HAL_GetTick>
 800418a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800418c:	e00a      	b.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800418e:	f7fd fd35 	bl	8001bfc <HAL_GetTick>
 8004192:	4602      	mov	r2, r0
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	1ad3      	subs	r3, r2, r3
 8004198:	f241 3288 	movw	r2, #5000	; 0x1388
 800419c:	4293      	cmp	r3, r2
 800419e:	d901      	bls.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	e036      	b.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041a4:	4b1d      	ldr	r3, [pc, #116]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041a6:	6a1b      	ldr	r3, [r3, #32]
 80041a8:	f003 0302 	and.w	r3, r3, #2
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d0ee      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041b0:	4b1a      	ldr	r3, [pc, #104]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	4917      	ldr	r1, [pc, #92]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041be:	4313      	orrs	r3, r2
 80041c0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80041c2:	7dfb      	ldrb	r3, [r7, #23]
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d105      	bne.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041c8:	4b14      	ldr	r3, [pc, #80]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ca:	69db      	ldr	r3, [r3, #28]
 80041cc:	4a13      	ldr	r2, [pc, #76]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041d2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0302 	and.w	r3, r3, #2
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d008      	beq.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041e0:	4b0e      	ldr	r3, [pc, #56]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	490b      	ldr	r1, [pc, #44]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ee:	4313      	orrs	r3, r2
 80041f0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0310 	and.w	r3, r3, #16
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d008      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80041fe:	4b07      	ldr	r3, [pc, #28]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	4904      	ldr	r1, [pc, #16]	; (800421c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800420c:	4313      	orrs	r3, r2
 800420e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3718      	adds	r7, #24
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	40021000 	.word	0x40021000
 8004220:	40007000 	.word	0x40007000
 8004224:	42420440 	.word	0x42420440

08004228 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004228:	b590      	push	{r4, r7, lr}
 800422a:	b08d      	sub	sp, #52	; 0x34
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004230:	4b5a      	ldr	r3, [pc, #360]	; (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8004232:	f107 040c 	add.w	r4, r7, #12
 8004236:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004238:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800423c:	f240 2301 	movw	r3, #513	; 0x201
 8004240:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004242:	2300      	movs	r3, #0
 8004244:	627b      	str	r3, [r7, #36]	; 0x24
 8004246:	2300      	movs	r3, #0
 8004248:	62fb      	str	r3, [r7, #44]	; 0x2c
 800424a:	2300      	movs	r3, #0
 800424c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800424e:	2300      	movs	r3, #0
 8004250:	61fb      	str	r3, [r7, #28]
 8004252:	2300      	movs	r3, #0
 8004254:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2b10      	cmp	r3, #16
 800425a:	d00a      	beq.n	8004272 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2b10      	cmp	r3, #16
 8004260:	f200 8091 	bhi.w	8004386 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2b01      	cmp	r3, #1
 8004268:	d04c      	beq.n	8004304 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2b02      	cmp	r3, #2
 800426e:	d07c      	beq.n	800436a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004270:	e089      	b.n	8004386 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 8004272:	4b4b      	ldr	r3, [pc, #300]	; (80043a0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004278:	4b49      	ldr	r3, [pc, #292]	; (80043a0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004280:	2b00      	cmp	r3, #0
 8004282:	f000 8082 	beq.w	800438a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	0c9b      	lsrs	r3, r3, #18
 800428a:	f003 030f 	and.w	r3, r3, #15
 800428e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004292:	4413      	add	r3, r2
 8004294:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004298:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d018      	beq.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042a4:	4b3e      	ldr	r3, [pc, #248]	; (80043a0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	0c5b      	lsrs	r3, r3, #17
 80042aa:	f003 0301 	and.w	r3, r3, #1
 80042ae:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80042b2:	4413      	add	r3, r2
 80042b4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80042b8:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d00d      	beq.n	80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80042c4:	4a37      	ldr	r2, [pc, #220]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80042c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80042cc:	6a3b      	ldr	r3, [r7, #32]
 80042ce:	fb02 f303 	mul.w	r3, r2, r3
 80042d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042d4:	e004      	b.n	80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042d6:	6a3b      	ldr	r3, [r7, #32]
 80042d8:	4a33      	ldr	r2, [pc, #204]	; (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 80042da:	fb02 f303 	mul.w	r3, r2, r3
 80042de:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80042e0:	4b2f      	ldr	r3, [pc, #188]	; (80043a0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042ec:	d102      	bne.n	80042f4 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 80042ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042f0:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80042f2:	e04a      	b.n	800438a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 80042f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042f6:	005b      	lsls	r3, r3, #1
 80042f8:	4a2c      	ldr	r2, [pc, #176]	; (80043ac <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 80042fa:	fba2 2303 	umull	r2, r3, r2, r3
 80042fe:	085b      	lsrs	r3, r3, #1
 8004300:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004302:	e042      	b.n	800438a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8004304:	4b26      	ldr	r3, [pc, #152]	; (80043a0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004306:	6a1b      	ldr	r3, [r3, #32]
 8004308:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004310:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004314:	d108      	bne.n	8004328 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	f003 0302 	and.w	r3, r3, #2
 800431c:	2b00      	cmp	r3, #0
 800431e:	d003      	beq.n	8004328 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8004320:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004324:	62bb      	str	r3, [r7, #40]	; 0x28
 8004326:	e01f      	b.n	8004368 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800432e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004332:	d109      	bne.n	8004348 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8004334:	4b1a      	ldr	r3, [pc, #104]	; (80043a0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004338:	f003 0302 	and.w	r3, r3, #2
 800433c:	2b00      	cmp	r3, #0
 800433e:	d003      	beq.n	8004348 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8004340:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004344:	62bb      	str	r3, [r7, #40]	; 0x28
 8004346:	e00f      	b.n	8004368 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004348:	69fb      	ldr	r3, [r7, #28]
 800434a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800434e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004352:	d11c      	bne.n	800438e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8004354:	4b12      	ldr	r3, [pc, #72]	; (80043a0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800435c:	2b00      	cmp	r3, #0
 800435e:	d016      	beq.n	800438e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8004360:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004364:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004366:	e012      	b.n	800438e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8004368:	e011      	b.n	800438e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800436a:	f7ff fe75 	bl	8004058 <HAL_RCC_GetPCLK2Freq>
 800436e:	4602      	mov	r2, r0
 8004370:	4b0b      	ldr	r3, [pc, #44]	; (80043a0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	0b9b      	lsrs	r3, r3, #14
 8004376:	f003 0303 	and.w	r3, r3, #3
 800437a:	3301      	adds	r3, #1
 800437c:	005b      	lsls	r3, r3, #1
 800437e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004382:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004384:	e004      	b.n	8004390 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8004386:	bf00      	nop
 8004388:	e002      	b.n	8004390 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 800438a:	bf00      	nop
 800438c:	e000      	b.n	8004390 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 800438e:	bf00      	nop
    }
  }
  return (frequency);
 8004390:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8004392:	4618      	mov	r0, r3
 8004394:	3734      	adds	r7, #52	; 0x34
 8004396:	46bd      	mov	sp, r7
 8004398:	bd90      	pop	{r4, r7, pc}
 800439a:	bf00      	nop
 800439c:	080066f4 	.word	0x080066f4
 80043a0:	40021000 	.word	0x40021000
 80043a4:	007a1200 	.word	0x007a1200
 80043a8:	003d0900 	.word	0x003d0900
 80043ac:	aaaaaaab 	.word	0xaaaaaaab

080043b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d101      	bne.n	80043c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e041      	b.n	8004446 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d106      	bne.n	80043dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f7fd fa82 	bl	80018e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2202      	movs	r2, #2
 80043e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	3304      	adds	r3, #4
 80043ec:	4619      	mov	r1, r3
 80043ee:	4610      	mov	r0, r2
 80043f0:	f000 fa70 	bl	80048d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004444:	2300      	movs	r3, #0
}
 8004446:	4618      	mov	r0, r3
 8004448:	3708      	adds	r7, #8
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
	...

08004450 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004450:	b480      	push	{r7}
 8004452:	b085      	sub	sp, #20
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800445e:	b2db      	uxtb	r3, r3
 8004460:	2b01      	cmp	r3, #1
 8004462:	d001      	beq.n	8004468 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e03a      	b.n	80044de <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2202      	movs	r2, #2
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	68da      	ldr	r2, [r3, #12]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f042 0201 	orr.w	r2, r2, #1
 800447e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a18      	ldr	r2, [pc, #96]	; (80044e8 <HAL_TIM_Base_Start_IT+0x98>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d00e      	beq.n	80044a8 <HAL_TIM_Base_Start_IT+0x58>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004492:	d009      	beq.n	80044a8 <HAL_TIM_Base_Start_IT+0x58>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a14      	ldr	r2, [pc, #80]	; (80044ec <HAL_TIM_Base_Start_IT+0x9c>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d004      	beq.n	80044a8 <HAL_TIM_Base_Start_IT+0x58>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a13      	ldr	r2, [pc, #76]	; (80044f0 <HAL_TIM_Base_Start_IT+0xa0>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d111      	bne.n	80044cc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	f003 0307 	and.w	r3, r3, #7
 80044b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2b06      	cmp	r3, #6
 80044b8:	d010      	beq.n	80044dc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f042 0201 	orr.w	r2, r2, #1
 80044c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ca:	e007      	b.n	80044dc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f042 0201 	orr.w	r2, r2, #1
 80044da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044dc:	2300      	movs	r3, #0
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3714      	adds	r7, #20
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bc80      	pop	{r7}
 80044e6:	4770      	bx	lr
 80044e8:	40012c00 	.word	0x40012c00
 80044ec:	40000400 	.word	0x40000400
 80044f0:	40000800 	.word	0x40000800

080044f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b082      	sub	sp, #8
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	f003 0302 	and.w	r3, r3, #2
 8004506:	2b02      	cmp	r3, #2
 8004508:	d122      	bne.n	8004550 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	f003 0302 	and.w	r3, r3, #2
 8004514:	2b02      	cmp	r3, #2
 8004516:	d11b      	bne.n	8004550 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f06f 0202 	mvn.w	r2, #2
 8004520:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2201      	movs	r2, #1
 8004526:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	699b      	ldr	r3, [r3, #24]
 800452e:	f003 0303 	and.w	r3, r3, #3
 8004532:	2b00      	cmp	r3, #0
 8004534:	d003      	beq.n	800453e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 f9b1 	bl	800489e <HAL_TIM_IC_CaptureCallback>
 800453c:	e005      	b.n	800454a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f000 f9a4 	bl	800488c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 f9b3 	bl	80048b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	691b      	ldr	r3, [r3, #16]
 8004556:	f003 0304 	and.w	r3, r3, #4
 800455a:	2b04      	cmp	r3, #4
 800455c:	d122      	bne.n	80045a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	f003 0304 	and.w	r3, r3, #4
 8004568:	2b04      	cmp	r3, #4
 800456a:	d11b      	bne.n	80045a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f06f 0204 	mvn.w	r2, #4
 8004574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2202      	movs	r2, #2
 800457a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004586:	2b00      	cmp	r3, #0
 8004588:	d003      	beq.n	8004592 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 f987 	bl	800489e <HAL_TIM_IC_CaptureCallback>
 8004590:	e005      	b.n	800459e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 f97a 	bl	800488c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f000 f989 	bl	80048b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	f003 0308 	and.w	r3, r3, #8
 80045ae:	2b08      	cmp	r3, #8
 80045b0:	d122      	bne.n	80045f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	f003 0308 	and.w	r3, r3, #8
 80045bc:	2b08      	cmp	r3, #8
 80045be:	d11b      	bne.n	80045f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f06f 0208 	mvn.w	r2, #8
 80045c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2204      	movs	r2, #4
 80045ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	69db      	ldr	r3, [r3, #28]
 80045d6:	f003 0303 	and.w	r3, r3, #3
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d003      	beq.n	80045e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 f95d 	bl	800489e <HAL_TIM_IC_CaptureCallback>
 80045e4:	e005      	b.n	80045f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 f950 	bl	800488c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f000 f95f 	bl	80048b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	691b      	ldr	r3, [r3, #16]
 80045fe:	f003 0310 	and.w	r3, r3, #16
 8004602:	2b10      	cmp	r3, #16
 8004604:	d122      	bne.n	800464c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	68db      	ldr	r3, [r3, #12]
 800460c:	f003 0310 	and.w	r3, r3, #16
 8004610:	2b10      	cmp	r3, #16
 8004612:	d11b      	bne.n	800464c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f06f 0210 	mvn.w	r2, #16
 800461c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2208      	movs	r2, #8
 8004622:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	69db      	ldr	r3, [r3, #28]
 800462a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800462e:	2b00      	cmp	r3, #0
 8004630:	d003      	beq.n	800463a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 f933 	bl	800489e <HAL_TIM_IC_CaptureCallback>
 8004638:	e005      	b.n	8004646 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 f926 	bl	800488c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f000 f935 	bl	80048b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	691b      	ldr	r3, [r3, #16]
 8004652:	f003 0301 	and.w	r3, r3, #1
 8004656:	2b01      	cmp	r3, #1
 8004658:	d10e      	bne.n	8004678 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	f003 0301 	and.w	r3, r3, #1
 8004664:	2b01      	cmp	r3, #1
 8004666:	d107      	bne.n	8004678 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f06f 0201 	mvn.w	r2, #1
 8004670:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f7fd f974 	bl	8001960 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004682:	2b80      	cmp	r3, #128	; 0x80
 8004684:	d10e      	bne.n	80046a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	68db      	ldr	r3, [r3, #12]
 800468c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004690:	2b80      	cmp	r3, #128	; 0x80
 8004692:	d107      	bne.n	80046a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800469c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 fa77 	bl	8004b92 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046ae:	2b40      	cmp	r3, #64	; 0x40
 80046b0:	d10e      	bne.n	80046d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	68db      	ldr	r3, [r3, #12]
 80046b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046bc:	2b40      	cmp	r3, #64	; 0x40
 80046be:	d107      	bne.n	80046d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80046c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 f8f9 	bl	80048c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	691b      	ldr	r3, [r3, #16]
 80046d6:	f003 0320 	and.w	r3, r3, #32
 80046da:	2b20      	cmp	r3, #32
 80046dc:	d10e      	bne.n	80046fc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	f003 0320 	and.w	r3, r3, #32
 80046e8:	2b20      	cmp	r3, #32
 80046ea:	d107      	bne.n	80046fc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f06f 0220 	mvn.w	r2, #32
 80046f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f000 fa42 	bl	8004b80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046fc:	bf00      	nop
 80046fe:	3708      	adds	r7, #8
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}

08004704 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b084      	sub	sp, #16
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004714:	2b01      	cmp	r3, #1
 8004716:	d101      	bne.n	800471c <HAL_TIM_ConfigClockSource+0x18>
 8004718:	2302      	movs	r3, #2
 800471a:	e0b3      	b.n	8004884 <HAL_TIM_ConfigClockSource+0x180>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2202      	movs	r2, #2
 8004728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800473a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004742:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	68fa      	ldr	r2, [r7, #12]
 800474a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004754:	d03e      	beq.n	80047d4 <HAL_TIM_ConfigClockSource+0xd0>
 8004756:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800475a:	f200 8087 	bhi.w	800486c <HAL_TIM_ConfigClockSource+0x168>
 800475e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004762:	f000 8085 	beq.w	8004870 <HAL_TIM_ConfigClockSource+0x16c>
 8004766:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800476a:	d87f      	bhi.n	800486c <HAL_TIM_ConfigClockSource+0x168>
 800476c:	2b70      	cmp	r3, #112	; 0x70
 800476e:	d01a      	beq.n	80047a6 <HAL_TIM_ConfigClockSource+0xa2>
 8004770:	2b70      	cmp	r3, #112	; 0x70
 8004772:	d87b      	bhi.n	800486c <HAL_TIM_ConfigClockSource+0x168>
 8004774:	2b60      	cmp	r3, #96	; 0x60
 8004776:	d050      	beq.n	800481a <HAL_TIM_ConfigClockSource+0x116>
 8004778:	2b60      	cmp	r3, #96	; 0x60
 800477a:	d877      	bhi.n	800486c <HAL_TIM_ConfigClockSource+0x168>
 800477c:	2b50      	cmp	r3, #80	; 0x50
 800477e:	d03c      	beq.n	80047fa <HAL_TIM_ConfigClockSource+0xf6>
 8004780:	2b50      	cmp	r3, #80	; 0x50
 8004782:	d873      	bhi.n	800486c <HAL_TIM_ConfigClockSource+0x168>
 8004784:	2b40      	cmp	r3, #64	; 0x40
 8004786:	d058      	beq.n	800483a <HAL_TIM_ConfigClockSource+0x136>
 8004788:	2b40      	cmp	r3, #64	; 0x40
 800478a:	d86f      	bhi.n	800486c <HAL_TIM_ConfigClockSource+0x168>
 800478c:	2b30      	cmp	r3, #48	; 0x30
 800478e:	d064      	beq.n	800485a <HAL_TIM_ConfigClockSource+0x156>
 8004790:	2b30      	cmp	r3, #48	; 0x30
 8004792:	d86b      	bhi.n	800486c <HAL_TIM_ConfigClockSource+0x168>
 8004794:	2b20      	cmp	r3, #32
 8004796:	d060      	beq.n	800485a <HAL_TIM_ConfigClockSource+0x156>
 8004798:	2b20      	cmp	r3, #32
 800479a:	d867      	bhi.n	800486c <HAL_TIM_ConfigClockSource+0x168>
 800479c:	2b00      	cmp	r3, #0
 800479e:	d05c      	beq.n	800485a <HAL_TIM_ConfigClockSource+0x156>
 80047a0:	2b10      	cmp	r3, #16
 80047a2:	d05a      	beq.n	800485a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80047a4:	e062      	b.n	800486c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6818      	ldr	r0, [r3, #0]
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	6899      	ldr	r1, [r3, #8]
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	685a      	ldr	r2, [r3, #4]
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	f000 f966 	bl	8004a86 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80047c8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	68fa      	ldr	r2, [r7, #12]
 80047d0:	609a      	str	r2, [r3, #8]
      break;
 80047d2:	e04e      	b.n	8004872 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6818      	ldr	r0, [r3, #0]
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	6899      	ldr	r1, [r3, #8]
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	685a      	ldr	r2, [r3, #4]
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	f000 f94f 	bl	8004a86 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	689a      	ldr	r2, [r3, #8]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80047f6:	609a      	str	r2, [r3, #8]
      break;
 80047f8:	e03b      	b.n	8004872 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6818      	ldr	r0, [r3, #0]
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	6859      	ldr	r1, [r3, #4]
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	461a      	mov	r2, r3
 8004808:	f000 f8c6 	bl	8004998 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2150      	movs	r1, #80	; 0x50
 8004812:	4618      	mov	r0, r3
 8004814:	f000 f91d 	bl	8004a52 <TIM_ITRx_SetConfig>
      break;
 8004818:	e02b      	b.n	8004872 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6818      	ldr	r0, [r3, #0]
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	6859      	ldr	r1, [r3, #4]
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	461a      	mov	r2, r3
 8004828:	f000 f8e4 	bl	80049f4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2160      	movs	r1, #96	; 0x60
 8004832:	4618      	mov	r0, r3
 8004834:	f000 f90d 	bl	8004a52 <TIM_ITRx_SetConfig>
      break;
 8004838:	e01b      	b.n	8004872 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6818      	ldr	r0, [r3, #0]
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	6859      	ldr	r1, [r3, #4]
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	461a      	mov	r2, r3
 8004848:	f000 f8a6 	bl	8004998 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2140      	movs	r1, #64	; 0x40
 8004852:	4618      	mov	r0, r3
 8004854:	f000 f8fd 	bl	8004a52 <TIM_ITRx_SetConfig>
      break;
 8004858:	e00b      	b.n	8004872 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4619      	mov	r1, r3
 8004864:	4610      	mov	r0, r2
 8004866:	f000 f8f4 	bl	8004a52 <TIM_ITRx_SetConfig>
        break;
 800486a:	e002      	b.n	8004872 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800486c:	bf00      	nop
 800486e:	e000      	b.n	8004872 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004870:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	3710      	adds	r7, #16
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}

0800488c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004894:	bf00      	nop
 8004896:	370c      	adds	r7, #12
 8004898:	46bd      	mov	sp, r7
 800489a:	bc80      	pop	{r7}
 800489c:	4770      	bx	lr

0800489e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800489e:	b480      	push	{r7}
 80048a0:	b083      	sub	sp, #12
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048a6:	bf00      	nop
 80048a8:	370c      	adds	r7, #12
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bc80      	pop	{r7}
 80048ae:	4770      	bx	lr

080048b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	bc80      	pop	{r7}
 80048c0:	4770      	bx	lr

080048c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048c2:	b480      	push	{r7}
 80048c4:	b083      	sub	sp, #12
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048ca:	bf00      	nop
 80048cc:	370c      	adds	r7, #12
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bc80      	pop	{r7}
 80048d2:	4770      	bx	lr

080048d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b085      	sub	sp, #20
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	4a29      	ldr	r2, [pc, #164]	; (800498c <TIM_Base_SetConfig+0xb8>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d00b      	beq.n	8004904 <TIM_Base_SetConfig+0x30>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048f2:	d007      	beq.n	8004904 <TIM_Base_SetConfig+0x30>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a26      	ldr	r2, [pc, #152]	; (8004990 <TIM_Base_SetConfig+0xbc>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d003      	beq.n	8004904 <TIM_Base_SetConfig+0x30>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a25      	ldr	r2, [pc, #148]	; (8004994 <TIM_Base_SetConfig+0xc0>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d108      	bne.n	8004916 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800490a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	4313      	orrs	r3, r2
 8004914:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a1c      	ldr	r2, [pc, #112]	; (800498c <TIM_Base_SetConfig+0xb8>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d00b      	beq.n	8004936 <TIM_Base_SetConfig+0x62>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004924:	d007      	beq.n	8004936 <TIM_Base_SetConfig+0x62>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a19      	ldr	r2, [pc, #100]	; (8004990 <TIM_Base_SetConfig+0xbc>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d003      	beq.n	8004936 <TIM_Base_SetConfig+0x62>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a18      	ldr	r2, [pc, #96]	; (8004994 <TIM_Base_SetConfig+0xc0>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d108      	bne.n	8004948 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800493c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	68fa      	ldr	r2, [r7, #12]
 8004944:	4313      	orrs	r3, r2
 8004946:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	695b      	ldr	r3, [r3, #20]
 8004952:	4313      	orrs	r3, r2
 8004954:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	68fa      	ldr	r2, [r7, #12]
 800495a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	689a      	ldr	r2, [r3, #8]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a07      	ldr	r2, [pc, #28]	; (800498c <TIM_Base_SetConfig+0xb8>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d103      	bne.n	800497c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	691a      	ldr	r2, [r3, #16]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	615a      	str	r2, [r3, #20]
}
 8004982:	bf00      	nop
 8004984:	3714      	adds	r7, #20
 8004986:	46bd      	mov	sp, r7
 8004988:	bc80      	pop	{r7}
 800498a:	4770      	bx	lr
 800498c:	40012c00 	.word	0x40012c00
 8004990:	40000400 	.word	0x40000400
 8004994:	40000800 	.word	0x40000800

08004998 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004998:	b480      	push	{r7}
 800499a:	b087      	sub	sp, #28
 800499c:	af00      	add	r7, sp, #0
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	60b9      	str	r1, [r7, #8]
 80049a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6a1b      	ldr	r3, [r3, #32]
 80049a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6a1b      	ldr	r3, [r3, #32]
 80049ae:	f023 0201 	bic.w	r2, r3, #1
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	699b      	ldr	r3, [r3, #24]
 80049ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	011b      	lsls	r3, r3, #4
 80049c8:	693a      	ldr	r2, [r7, #16]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	f023 030a 	bic.w	r3, r3, #10
 80049d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80049d6:	697a      	ldr	r2, [r7, #20]
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	4313      	orrs	r3, r2
 80049dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	693a      	ldr	r2, [r7, #16]
 80049e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	697a      	ldr	r2, [r7, #20]
 80049e8:	621a      	str	r2, [r3, #32]
}
 80049ea:	bf00      	nop
 80049ec:	371c      	adds	r7, #28
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bc80      	pop	{r7}
 80049f2:	4770      	bx	lr

080049f4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b087      	sub	sp, #28
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6a1b      	ldr	r3, [r3, #32]
 8004a04:	f023 0210 	bic.w	r2, r3, #16
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	699b      	ldr	r3, [r3, #24]
 8004a10:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6a1b      	ldr	r3, [r3, #32]
 8004a16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a1e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	031b      	lsls	r3, r3, #12
 8004a24:	697a      	ldr	r2, [r7, #20]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004a30:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	011b      	lsls	r3, r3, #4
 8004a36:	693a      	ldr	r2, [r7, #16]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	697a      	ldr	r2, [r7, #20]
 8004a40:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	693a      	ldr	r2, [r7, #16]
 8004a46:	621a      	str	r2, [r3, #32]
}
 8004a48:	bf00      	nop
 8004a4a:	371c      	adds	r7, #28
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bc80      	pop	{r7}
 8004a50:	4770      	bx	lr

08004a52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a52:	b480      	push	{r7}
 8004a54:	b085      	sub	sp, #20
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
 8004a5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a6a:	683a      	ldr	r2, [r7, #0]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	f043 0307 	orr.w	r3, r3, #7
 8004a74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	68fa      	ldr	r2, [r7, #12]
 8004a7a:	609a      	str	r2, [r3, #8]
}
 8004a7c:	bf00      	nop
 8004a7e:	3714      	adds	r7, #20
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bc80      	pop	{r7}
 8004a84:	4770      	bx	lr

08004a86 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a86:	b480      	push	{r7}
 8004a88:	b087      	sub	sp, #28
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	60f8      	str	r0, [r7, #12]
 8004a8e:	60b9      	str	r1, [r7, #8]
 8004a90:	607a      	str	r2, [r7, #4]
 8004a92:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004aa0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	021a      	lsls	r2, r3, #8
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	431a      	orrs	r2, r3
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	697a      	ldr	r2, [r7, #20]
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	697a      	ldr	r2, [r7, #20]
 8004ab8:	609a      	str	r2, [r3, #8]
}
 8004aba:	bf00      	nop
 8004abc:	371c      	adds	r7, #28
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bc80      	pop	{r7}
 8004ac2:	4770      	bx	lr

08004ac4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b085      	sub	sp, #20
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d101      	bne.n	8004adc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ad8:	2302      	movs	r3, #2
 8004ada:	e046      	b.n	8004b6a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2202      	movs	r2, #2
 8004ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68fa      	ldr	r2, [r7, #12]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a16      	ldr	r2, [pc, #88]	; (8004b74 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d00e      	beq.n	8004b3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b28:	d009      	beq.n	8004b3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a12      	ldr	r2, [pc, #72]	; (8004b78 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d004      	beq.n	8004b3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a10      	ldr	r2, [pc, #64]	; (8004b7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d10c      	bne.n	8004b58 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	68ba      	ldr	r2, [r7, #8]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68ba      	ldr	r2, [r7, #8]
 8004b56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3714      	adds	r7, #20
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bc80      	pop	{r7}
 8004b72:	4770      	bx	lr
 8004b74:	40012c00 	.word	0x40012c00
 8004b78:	40000400 	.word	0x40000400
 8004b7c:	40000800 	.word	0x40000800

08004b80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b083      	sub	sp, #12
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b88:	bf00      	nop
 8004b8a:	370c      	adds	r7, #12
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bc80      	pop	{r7}
 8004b90:	4770      	bx	lr

08004b92 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b92:	b480      	push	{r7}
 8004b94:	b083      	sub	sp, #12
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b9a:	bf00      	nop
 8004b9c:	370c      	adds	r7, #12
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bc80      	pop	{r7}
 8004ba2:	4770      	bx	lr

08004ba4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d101      	bne.n	8004bb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e03f      	b.n	8004c36 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d106      	bne.n	8004bd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f7fc ff16 	bl	80019fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2224      	movs	r2, #36	; 0x24
 8004bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	68da      	ldr	r2, [r3, #12]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004be6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f000 fbed 	bl	80053c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	691a      	ldr	r2, [r3, #16]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004bfc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	695a      	ldr	r2, [r3, #20]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	68da      	ldr	r2, [r3, #12]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2220      	movs	r2, #32
 8004c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2220      	movs	r2, #32
 8004c30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3708      	adds	r7, #8
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}

08004c3e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c3e:	b480      	push	{r7}
 8004c40:	b085      	sub	sp, #20
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	60f8      	str	r0, [r7, #12]
 8004c46:	60b9      	str	r1, [r7, #8]
 8004c48:	4613      	mov	r3, r2
 8004c4a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	2b20      	cmp	r3, #32
 8004c56:	d130      	bne.n	8004cba <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d002      	beq.n	8004c64 <HAL_UART_Transmit_IT+0x26>
 8004c5e:	88fb      	ldrh	r3, [r7, #6]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d101      	bne.n	8004c68 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	e029      	b.n	8004cbc <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d101      	bne.n	8004c76 <HAL_UART_Transmit_IT+0x38>
 8004c72:	2302      	movs	r3, #2
 8004c74:	e022      	b.n	8004cbc <HAL_UART_Transmit_IT+0x7e>
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	68ba      	ldr	r2, [r7, #8]
 8004c82:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	88fa      	ldrh	r2, [r7, #6]
 8004c88:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	88fa      	ldrh	r2, [r7, #6]
 8004c8e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2200      	movs	r2, #0
 8004c94:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2221      	movs	r2, #33	; 0x21
 8004c9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	68da      	ldr	r2, [r3, #12]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004cb4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	e000      	b.n	8004cbc <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8004cba:	2302      	movs	r3, #2
  }
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3714      	adds	r7, #20
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bc80      	pop	{r7}
 8004cc4:	4770      	bx	lr

08004cc6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004cc6:	b580      	push	{r7, lr}
 8004cc8:	b084      	sub	sp, #16
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	60f8      	str	r0, [r7, #12]
 8004cce:	60b9      	str	r1, [r7, #8]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	2b20      	cmp	r3, #32
 8004cde:	d11d      	bne.n	8004d1c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d002      	beq.n	8004cec <HAL_UART_Receive_IT+0x26>
 8004ce6:	88fb      	ldrh	r3, [r7, #6]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d101      	bne.n	8004cf0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004cec:	2301      	movs	r3, #1
 8004cee:	e016      	b.n	8004d1e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d101      	bne.n	8004cfe <HAL_UART_Receive_IT+0x38>
 8004cfa:	2302      	movs	r3, #2
 8004cfc:	e00f      	b.n	8004d1e <HAL_UART_Receive_IT+0x58>
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2201      	movs	r2, #1
 8004d02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004d0c:	88fb      	ldrh	r3, [r7, #6]
 8004d0e:	461a      	mov	r2, r3
 8004d10:	68b9      	ldr	r1, [r7, #8]
 8004d12:	68f8      	ldr	r0, [r7, #12]
 8004d14:	f000 f9cf 	bl	80050b6 <UART_Start_Receive_IT>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	e000      	b.n	8004d1e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004d1c:	2302      	movs	r3, #2
  }
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3710      	adds	r7, #16
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
	...

08004d28 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b08a      	sub	sp, #40	; 0x28
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d52:	f003 030f 	and.w	r3, r3, #15
 8004d56:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004d58:	69bb      	ldr	r3, [r7, #24]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d10d      	bne.n	8004d7a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d60:	f003 0320 	and.w	r3, r3, #32
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d008      	beq.n	8004d7a <HAL_UART_IRQHandler+0x52>
 8004d68:	6a3b      	ldr	r3, [r7, #32]
 8004d6a:	f003 0320 	and.w	r3, r3, #32
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d003      	beq.n	8004d7a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 fa7f 	bl	8005276 <UART_Receive_IT>
      return;
 8004d78:	e17b      	b.n	8005072 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004d7a:	69bb      	ldr	r3, [r7, #24]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	f000 80b1 	beq.w	8004ee4 <HAL_UART_IRQHandler+0x1bc>
 8004d82:	69fb      	ldr	r3, [r7, #28]
 8004d84:	f003 0301 	and.w	r3, r3, #1
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d105      	bne.n	8004d98 <HAL_UART_IRQHandler+0x70>
 8004d8c:	6a3b      	ldr	r3, [r7, #32]
 8004d8e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	f000 80a6 	beq.w	8004ee4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d9a:	f003 0301 	and.w	r3, r3, #1
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d00a      	beq.n	8004db8 <HAL_UART_IRQHandler+0x90>
 8004da2:	6a3b      	ldr	r3, [r7, #32]
 8004da4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d005      	beq.n	8004db8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db0:	f043 0201 	orr.w	r2, r3, #1
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dba:	f003 0304 	and.w	r3, r3, #4
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00a      	beq.n	8004dd8 <HAL_UART_IRQHandler+0xb0>
 8004dc2:	69fb      	ldr	r3, [r7, #28]
 8004dc4:	f003 0301 	and.w	r3, r3, #1
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d005      	beq.n	8004dd8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd0:	f043 0202 	orr.w	r2, r3, #2
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dda:	f003 0302 	and.w	r3, r3, #2
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00a      	beq.n	8004df8 <HAL_UART_IRQHandler+0xd0>
 8004de2:	69fb      	ldr	r3, [r7, #28]
 8004de4:	f003 0301 	and.w	r3, r3, #1
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d005      	beq.n	8004df8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df0:	f043 0204 	orr.w	r2, r3, #4
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfa:	f003 0308 	and.w	r3, r3, #8
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d00f      	beq.n	8004e22 <HAL_UART_IRQHandler+0xfa>
 8004e02:	6a3b      	ldr	r3, [r7, #32]
 8004e04:	f003 0320 	and.w	r3, r3, #32
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d104      	bne.n	8004e16 <HAL_UART_IRQHandler+0xee>
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d005      	beq.n	8004e22 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1a:	f043 0208 	orr.w	r2, r3, #8
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	f000 811e 	beq.w	8005068 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e2e:	f003 0320 	and.w	r3, r3, #32
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d007      	beq.n	8004e46 <HAL_UART_IRQHandler+0x11e>
 8004e36:	6a3b      	ldr	r3, [r7, #32]
 8004e38:	f003 0320 	and.w	r3, r3, #32
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d002      	beq.n	8004e46 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f000 fa18 	bl	8005276 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	bf14      	ite	ne
 8004e54:	2301      	movne	r3, #1
 8004e56:	2300      	moveq	r3, #0
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e60:	f003 0308 	and.w	r3, r3, #8
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d102      	bne.n	8004e6e <HAL_UART_IRQHandler+0x146>
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d031      	beq.n	8004ed2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f000 f95a 	bl	8005128 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	695b      	ldr	r3, [r3, #20]
 8004e7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d023      	beq.n	8004eca <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	695a      	ldr	r2, [r3, #20]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e90:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d013      	beq.n	8004ec2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e9e:	4a76      	ldr	r2, [pc, #472]	; (8005078 <HAL_UART_IRQHandler+0x350>)
 8004ea0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f7fe fac2 	bl	8003430 <HAL_DMA_Abort_IT>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d016      	beq.n	8004ee0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004ebc:	4610      	mov	r0, r2
 8004ebe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ec0:	e00e      	b.n	8004ee0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f000 f8e3 	bl	800508e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ec8:	e00a      	b.n	8004ee0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 f8df 	bl	800508e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ed0:	e006      	b.n	8004ee0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f000 f8db 	bl	800508e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2200      	movs	r2, #0
 8004edc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004ede:	e0c3      	b.n	8005068 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ee0:	bf00      	nop
    return;
 8004ee2:	e0c1      	b.n	8005068 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	f040 80a1 	bne.w	8005030 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef0:	f003 0310 	and.w	r3, r3, #16
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	f000 809b 	beq.w	8005030 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004efa:	6a3b      	ldr	r3, [r7, #32]
 8004efc:	f003 0310 	and.w	r3, r3, #16
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	f000 8095 	beq.w	8005030 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f06:	2300      	movs	r3, #0
 8004f08:	60fb      	str	r3, [r7, #12]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	60fb      	str	r3, [r7, #12]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	60fb      	str	r3, [r7, #12]
 8004f1a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	695b      	ldr	r3, [r3, #20]
 8004f22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d04e      	beq.n	8004fc8 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004f34:	8a3b      	ldrh	r3, [r7, #16]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	f000 8098 	beq.w	800506c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f40:	8a3a      	ldrh	r2, [r7, #16]
 8004f42:	429a      	cmp	r2, r3
 8004f44:	f080 8092 	bcs.w	800506c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	8a3a      	ldrh	r2, [r7, #16]
 8004f4c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f52:	699b      	ldr	r3, [r3, #24]
 8004f54:	2b20      	cmp	r3, #32
 8004f56:	d02b      	beq.n	8004fb0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68da      	ldr	r2, [r3, #12]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f66:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	695a      	ldr	r2, [r3, #20]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f022 0201 	bic.w	r2, r2, #1
 8004f76:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	695a      	ldr	r2, [r3, #20]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f86:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2220      	movs	r2, #32
 8004f8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68da      	ldr	r2, [r3, #12]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f022 0210 	bic.w	r2, r2, #16
 8004fa4:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004faa:	4618      	mov	r0, r3
 8004fac:	f7fe fa05 	bl	80033ba <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	4619      	mov	r1, r3
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f000 f86d 	bl	80050a0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004fc6:	e051      	b.n	800506c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	1ad3      	subs	r3, r2, r3
 8004fd4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d047      	beq.n	8005070 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004fe0:	8a7b      	ldrh	r3, [r7, #18]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d044      	beq.n	8005070 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	68da      	ldr	r2, [r3, #12]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004ff4:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	695a      	ldr	r2, [r3, #20]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f022 0201 	bic.w	r2, r2, #1
 8005004:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2220      	movs	r2, #32
 800500a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2200      	movs	r2, #0
 8005012:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	68da      	ldr	r2, [r3, #12]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f022 0210 	bic.w	r2, r2, #16
 8005022:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005024:	8a7b      	ldrh	r3, [r7, #18]
 8005026:	4619      	mov	r1, r3
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f000 f839 	bl	80050a0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800502e:	e01f      	b.n	8005070 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005032:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005036:	2b00      	cmp	r3, #0
 8005038:	d008      	beq.n	800504c <HAL_UART_IRQHandler+0x324>
 800503a:	6a3b      	ldr	r3, [r7, #32]
 800503c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005040:	2b00      	cmp	r3, #0
 8005042:	d003      	beq.n	800504c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	f000 f8af 	bl	80051a8 <UART_Transmit_IT>
    return;
 800504a:	e012      	b.n	8005072 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800504c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800504e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005052:	2b00      	cmp	r3, #0
 8005054:	d00d      	beq.n	8005072 <HAL_UART_IRQHandler+0x34a>
 8005056:	6a3b      	ldr	r3, [r7, #32]
 8005058:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800505c:	2b00      	cmp	r3, #0
 800505e:	d008      	beq.n	8005072 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f000 f8f0 	bl	8005246 <UART_EndTransmit_IT>
    return;
 8005066:	e004      	b.n	8005072 <HAL_UART_IRQHandler+0x34a>
    return;
 8005068:	bf00      	nop
 800506a:	e002      	b.n	8005072 <HAL_UART_IRQHandler+0x34a>
      return;
 800506c:	bf00      	nop
 800506e:	e000      	b.n	8005072 <HAL_UART_IRQHandler+0x34a>
      return;
 8005070:	bf00      	nop
  }
}
 8005072:	3728      	adds	r7, #40	; 0x28
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}
 8005078:	08005181 	.word	0x08005181

0800507c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005084:	bf00      	nop
 8005086:	370c      	adds	r7, #12
 8005088:	46bd      	mov	sp, r7
 800508a:	bc80      	pop	{r7}
 800508c:	4770      	bx	lr

0800508e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800508e:	b480      	push	{r7}
 8005090:	b083      	sub	sp, #12
 8005092:	af00      	add	r7, sp, #0
 8005094:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005096:	bf00      	nop
 8005098:	370c      	adds	r7, #12
 800509a:	46bd      	mov	sp, r7
 800509c:	bc80      	pop	{r7}
 800509e:	4770      	bx	lr

080050a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
 80050a8:	460b      	mov	r3, r1
 80050aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80050ac:	bf00      	nop
 80050ae:	370c      	adds	r7, #12
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bc80      	pop	{r7}
 80050b4:	4770      	bx	lr

080050b6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050b6:	b480      	push	{r7}
 80050b8:	b085      	sub	sp, #20
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	60f8      	str	r0, [r7, #12]
 80050be:	60b9      	str	r1, [r7, #8]
 80050c0:	4613      	mov	r3, r2
 80050c2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	68ba      	ldr	r2, [r7, #8]
 80050c8:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	88fa      	ldrh	r2, [r7, #6]
 80050ce:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	88fa      	ldrh	r2, [r7, #6]
 80050d4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2200      	movs	r2, #0
 80050da:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2222      	movs	r2, #34	; 0x22
 80050e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	68da      	ldr	r2, [r3, #12]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050fa:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	695a      	ldr	r2, [r3, #20]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f042 0201 	orr.w	r2, r2, #1
 800510a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	68da      	ldr	r2, [r3, #12]
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f042 0220 	orr.w	r2, r2, #32
 800511a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800511c:	2300      	movs	r3, #0
}
 800511e:	4618      	mov	r0, r3
 8005120:	3714      	adds	r7, #20
 8005122:	46bd      	mov	sp, r7
 8005124:	bc80      	pop	{r7}
 8005126:	4770      	bx	lr

08005128 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005128:	b480      	push	{r7}
 800512a:	b083      	sub	sp, #12
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	68da      	ldr	r2, [r3, #12]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800513e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	695a      	ldr	r2, [r3, #20]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f022 0201 	bic.w	r2, r2, #1
 800514e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005154:	2b01      	cmp	r3, #1
 8005156:	d107      	bne.n	8005168 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	68da      	ldr	r2, [r3, #12]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f022 0210 	bic.w	r2, r2, #16
 8005166:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2220      	movs	r2, #32
 800516c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2200      	movs	r2, #0
 8005174:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005176:	bf00      	nop
 8005178:	370c      	adds	r7, #12
 800517a:	46bd      	mov	sp, r7
 800517c:	bc80      	pop	{r7}
 800517e:	4770      	bx	lr

08005180 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2200      	movs	r2, #0
 8005192:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800519a:	68f8      	ldr	r0, [r7, #12]
 800519c:	f7ff ff77 	bl	800508e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80051a0:	bf00      	nop
 80051a2:	3710      	adds	r7, #16
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}

080051a8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b085      	sub	sp, #20
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	2b21      	cmp	r3, #33	; 0x21
 80051ba:	d13e      	bne.n	800523a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051c4:	d114      	bne.n	80051f0 <UART_Transmit_IT+0x48>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	691b      	ldr	r3, [r3, #16]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d110      	bne.n	80051f0 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6a1b      	ldr	r3, [r3, #32]
 80051d2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	881b      	ldrh	r3, [r3, #0]
 80051d8:	461a      	mov	r2, r3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051e2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6a1b      	ldr	r3, [r3, #32]
 80051e8:	1c9a      	adds	r2, r3, #2
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	621a      	str	r2, [r3, #32]
 80051ee:	e008      	b.n	8005202 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6a1b      	ldr	r3, [r3, #32]
 80051f4:	1c59      	adds	r1, r3, #1
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	6211      	str	r1, [r2, #32]
 80051fa:	781a      	ldrb	r2, [r3, #0]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005206:	b29b      	uxth	r3, r3
 8005208:	3b01      	subs	r3, #1
 800520a:	b29b      	uxth	r3, r3
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	4619      	mov	r1, r3
 8005210:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005212:	2b00      	cmp	r3, #0
 8005214:	d10f      	bne.n	8005236 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	68da      	ldr	r2, [r3, #12]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005224:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	68da      	ldr	r2, [r3, #12]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005234:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005236:	2300      	movs	r3, #0
 8005238:	e000      	b.n	800523c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800523a:	2302      	movs	r3, #2
  }
}
 800523c:	4618      	mov	r0, r3
 800523e:	3714      	adds	r7, #20
 8005240:	46bd      	mov	sp, r7
 8005242:	bc80      	pop	{r7}
 8005244:	4770      	bx	lr

08005246 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005246:	b580      	push	{r7, lr}
 8005248:	b082      	sub	sp, #8
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68da      	ldr	r2, [r3, #12]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800525c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2220      	movs	r2, #32
 8005262:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f7ff ff08 	bl	800507c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800526c:	2300      	movs	r3, #0
}
 800526e:	4618      	mov	r0, r3
 8005270:	3708      	adds	r7, #8
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}

08005276 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005276:	b580      	push	{r7, lr}
 8005278:	b086      	sub	sp, #24
 800527a:	af00      	add	r7, sp, #0
 800527c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005284:	b2db      	uxtb	r3, r3
 8005286:	2b22      	cmp	r3, #34	; 0x22
 8005288:	f040 8099 	bne.w	80053be <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005294:	d117      	bne.n	80052c6 <UART_Receive_IT+0x50>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	691b      	ldr	r3, [r3, #16]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d113      	bne.n	80052c6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800529e:	2300      	movs	r3, #0
 80052a0:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a6:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052b4:	b29a      	uxth	r2, r3
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052be:	1c9a      	adds	r2, r3, #2
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	629a      	str	r2, [r3, #40]	; 0x28
 80052c4:	e026      	b.n	8005314 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052ca:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80052cc:	2300      	movs	r3, #0
 80052ce:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052d8:	d007      	beq.n	80052ea <UART_Receive_IT+0x74>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d10a      	bne.n	80052f8 <UART_Receive_IT+0x82>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	691b      	ldr	r3, [r3, #16]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d106      	bne.n	80052f8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	b2da      	uxtb	r2, r3
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	701a      	strb	r2, [r3, #0]
 80052f6:	e008      	b.n	800530a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005304:	b2da      	uxtb	r2, r3
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800530e:	1c5a      	adds	r2, r3, #1
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005318:	b29b      	uxth	r3, r3
 800531a:	3b01      	subs	r3, #1
 800531c:	b29b      	uxth	r3, r3
 800531e:	687a      	ldr	r2, [r7, #4]
 8005320:	4619      	mov	r1, r3
 8005322:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005324:	2b00      	cmp	r3, #0
 8005326:	d148      	bne.n	80053ba <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68da      	ldr	r2, [r3, #12]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f022 0220 	bic.w	r2, r2, #32
 8005336:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	68da      	ldr	r2, [r3, #12]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005346:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	695a      	ldr	r2, [r3, #20]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f022 0201 	bic.w	r2, r2, #1
 8005356:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2220      	movs	r2, #32
 800535c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005364:	2b01      	cmp	r3, #1
 8005366:	d123      	bne.n	80053b0 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	68da      	ldr	r2, [r3, #12]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f022 0210 	bic.w	r2, r2, #16
 800537c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0310 	and.w	r3, r3, #16
 8005388:	2b10      	cmp	r3, #16
 800538a:	d10a      	bne.n	80053a2 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800538c:	2300      	movs	r3, #0
 800538e:	60fb      	str	r3, [r7, #12]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	60fb      	str	r3, [r7, #12]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	60fb      	str	r3, [r7, #12]
 80053a0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80053a6:	4619      	mov	r1, r3
 80053a8:	6878      	ldr	r0, [r7, #4]
 80053aa:	f7ff fe79 	bl	80050a0 <HAL_UARTEx_RxEventCallback>
 80053ae:	e002      	b.n	80053b6 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f7fc fb77 	bl	8001aa4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80053b6:	2300      	movs	r3, #0
 80053b8:	e002      	b.n	80053c0 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80053ba:	2300      	movs	r3, #0
 80053bc:	e000      	b.n	80053c0 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80053be:	2302      	movs	r3, #2
  }
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3718      	adds	r7, #24
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	68da      	ldr	r2, [r3, #12]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	430a      	orrs	r2, r1
 80053e4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	689a      	ldr	r2, [r3, #8]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	431a      	orrs	r2, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	695b      	ldr	r3, [r3, #20]
 80053f4:	4313      	orrs	r3, r2
 80053f6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005402:	f023 030c 	bic.w	r3, r3, #12
 8005406:	687a      	ldr	r2, [r7, #4]
 8005408:	6812      	ldr	r2, [r2, #0]
 800540a:	68b9      	ldr	r1, [r7, #8]
 800540c:	430b      	orrs	r3, r1
 800540e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	695b      	ldr	r3, [r3, #20]
 8005416:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	699a      	ldr	r2, [r3, #24]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	430a      	orrs	r2, r1
 8005424:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a2c      	ldr	r2, [pc, #176]	; (80054dc <UART_SetConfig+0x114>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d103      	bne.n	8005438 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005430:	f7fe fe12 	bl	8004058 <HAL_RCC_GetPCLK2Freq>
 8005434:	60f8      	str	r0, [r7, #12]
 8005436:	e002      	b.n	800543e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005438:	f7fe fdfa 	bl	8004030 <HAL_RCC_GetPCLK1Freq>
 800543c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800543e:	68fa      	ldr	r2, [r7, #12]
 8005440:	4613      	mov	r3, r2
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	4413      	add	r3, r2
 8005446:	009a      	lsls	r2, r3, #2
 8005448:	441a      	add	r2, r3
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	fbb2 f3f3 	udiv	r3, r2, r3
 8005454:	4a22      	ldr	r2, [pc, #136]	; (80054e0 <UART_SetConfig+0x118>)
 8005456:	fba2 2303 	umull	r2, r3, r2, r3
 800545a:	095b      	lsrs	r3, r3, #5
 800545c:	0119      	lsls	r1, r3, #4
 800545e:	68fa      	ldr	r2, [r7, #12]
 8005460:	4613      	mov	r3, r2
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	4413      	add	r3, r2
 8005466:	009a      	lsls	r2, r3, #2
 8005468:	441a      	add	r2, r3
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	009b      	lsls	r3, r3, #2
 8005470:	fbb2 f2f3 	udiv	r2, r2, r3
 8005474:	4b1a      	ldr	r3, [pc, #104]	; (80054e0 <UART_SetConfig+0x118>)
 8005476:	fba3 0302 	umull	r0, r3, r3, r2
 800547a:	095b      	lsrs	r3, r3, #5
 800547c:	2064      	movs	r0, #100	; 0x64
 800547e:	fb00 f303 	mul.w	r3, r0, r3
 8005482:	1ad3      	subs	r3, r2, r3
 8005484:	011b      	lsls	r3, r3, #4
 8005486:	3332      	adds	r3, #50	; 0x32
 8005488:	4a15      	ldr	r2, [pc, #84]	; (80054e0 <UART_SetConfig+0x118>)
 800548a:	fba2 2303 	umull	r2, r3, r2, r3
 800548e:	095b      	lsrs	r3, r3, #5
 8005490:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005494:	4419      	add	r1, r3
 8005496:	68fa      	ldr	r2, [r7, #12]
 8005498:	4613      	mov	r3, r2
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	4413      	add	r3, r2
 800549e:	009a      	lsls	r2, r3, #2
 80054a0:	441a      	add	r2, r3
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80054ac:	4b0c      	ldr	r3, [pc, #48]	; (80054e0 <UART_SetConfig+0x118>)
 80054ae:	fba3 0302 	umull	r0, r3, r3, r2
 80054b2:	095b      	lsrs	r3, r3, #5
 80054b4:	2064      	movs	r0, #100	; 0x64
 80054b6:	fb00 f303 	mul.w	r3, r0, r3
 80054ba:	1ad3      	subs	r3, r2, r3
 80054bc:	011b      	lsls	r3, r3, #4
 80054be:	3332      	adds	r3, #50	; 0x32
 80054c0:	4a07      	ldr	r2, [pc, #28]	; (80054e0 <UART_SetConfig+0x118>)
 80054c2:	fba2 2303 	umull	r2, r3, r2, r3
 80054c6:	095b      	lsrs	r3, r3, #5
 80054c8:	f003 020f 	and.w	r2, r3, #15
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	440a      	add	r2, r1
 80054d2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80054d4:	bf00      	nop
 80054d6:	3710      	adds	r7, #16
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	40013800 	.word	0x40013800
 80054e0:	51eb851f 	.word	0x51eb851f

080054e4 <__errno>:
 80054e4:	4b01      	ldr	r3, [pc, #4]	; (80054ec <__errno+0x8>)
 80054e6:	6818      	ldr	r0, [r3, #0]
 80054e8:	4770      	bx	lr
 80054ea:	bf00      	nop
 80054ec:	2000000c 	.word	0x2000000c

080054f0 <__libc_init_array>:
 80054f0:	b570      	push	{r4, r5, r6, lr}
 80054f2:	2600      	movs	r6, #0
 80054f4:	4d0c      	ldr	r5, [pc, #48]	; (8005528 <__libc_init_array+0x38>)
 80054f6:	4c0d      	ldr	r4, [pc, #52]	; (800552c <__libc_init_array+0x3c>)
 80054f8:	1b64      	subs	r4, r4, r5
 80054fa:	10a4      	asrs	r4, r4, #2
 80054fc:	42a6      	cmp	r6, r4
 80054fe:	d109      	bne.n	8005514 <__libc_init_array+0x24>
 8005500:	f001 f8da 	bl	80066b8 <_init>
 8005504:	2600      	movs	r6, #0
 8005506:	4d0a      	ldr	r5, [pc, #40]	; (8005530 <__libc_init_array+0x40>)
 8005508:	4c0a      	ldr	r4, [pc, #40]	; (8005534 <__libc_init_array+0x44>)
 800550a:	1b64      	subs	r4, r4, r5
 800550c:	10a4      	asrs	r4, r4, #2
 800550e:	42a6      	cmp	r6, r4
 8005510:	d105      	bne.n	800551e <__libc_init_array+0x2e>
 8005512:	bd70      	pop	{r4, r5, r6, pc}
 8005514:	f855 3b04 	ldr.w	r3, [r5], #4
 8005518:	4798      	blx	r3
 800551a:	3601      	adds	r6, #1
 800551c:	e7ee      	b.n	80054fc <__libc_init_array+0xc>
 800551e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005522:	4798      	blx	r3
 8005524:	3601      	adds	r6, #1
 8005526:	e7f2      	b.n	800550e <__libc_init_array+0x1e>
 8005528:	08006968 	.word	0x08006968
 800552c:	08006968 	.word	0x08006968
 8005530:	08006968 	.word	0x08006968
 8005534:	0800696c 	.word	0x0800696c

08005538 <malloc>:
 8005538:	4b02      	ldr	r3, [pc, #8]	; (8005544 <malloc+0xc>)
 800553a:	4601      	mov	r1, r0
 800553c:	6818      	ldr	r0, [r3, #0]
 800553e:	f000 b857 	b.w	80055f0 <_malloc_r>
 8005542:	bf00      	nop
 8005544:	2000000c 	.word	0x2000000c

08005548 <memset>:
 8005548:	4603      	mov	r3, r0
 800554a:	4402      	add	r2, r0
 800554c:	4293      	cmp	r3, r2
 800554e:	d100      	bne.n	8005552 <memset+0xa>
 8005550:	4770      	bx	lr
 8005552:	f803 1b01 	strb.w	r1, [r3], #1
 8005556:	e7f9      	b.n	800554c <memset+0x4>

08005558 <_free_r>:
 8005558:	b538      	push	{r3, r4, r5, lr}
 800555a:	4605      	mov	r5, r0
 800555c:	2900      	cmp	r1, #0
 800555e:	d043      	beq.n	80055e8 <_free_r+0x90>
 8005560:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005564:	1f0c      	subs	r4, r1, #4
 8005566:	2b00      	cmp	r3, #0
 8005568:	bfb8      	it	lt
 800556a:	18e4      	addlt	r4, r4, r3
 800556c:	f000 f9c6 	bl	80058fc <__malloc_lock>
 8005570:	4a1e      	ldr	r2, [pc, #120]	; (80055ec <_free_r+0x94>)
 8005572:	6813      	ldr	r3, [r2, #0]
 8005574:	4610      	mov	r0, r2
 8005576:	b933      	cbnz	r3, 8005586 <_free_r+0x2e>
 8005578:	6063      	str	r3, [r4, #4]
 800557a:	6014      	str	r4, [r2, #0]
 800557c:	4628      	mov	r0, r5
 800557e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005582:	f000 b9c1 	b.w	8005908 <__malloc_unlock>
 8005586:	42a3      	cmp	r3, r4
 8005588:	d90a      	bls.n	80055a0 <_free_r+0x48>
 800558a:	6821      	ldr	r1, [r4, #0]
 800558c:	1862      	adds	r2, r4, r1
 800558e:	4293      	cmp	r3, r2
 8005590:	bf01      	itttt	eq
 8005592:	681a      	ldreq	r2, [r3, #0]
 8005594:	685b      	ldreq	r3, [r3, #4]
 8005596:	1852      	addeq	r2, r2, r1
 8005598:	6022      	streq	r2, [r4, #0]
 800559a:	6063      	str	r3, [r4, #4]
 800559c:	6004      	str	r4, [r0, #0]
 800559e:	e7ed      	b.n	800557c <_free_r+0x24>
 80055a0:	461a      	mov	r2, r3
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	b10b      	cbz	r3, 80055aa <_free_r+0x52>
 80055a6:	42a3      	cmp	r3, r4
 80055a8:	d9fa      	bls.n	80055a0 <_free_r+0x48>
 80055aa:	6811      	ldr	r1, [r2, #0]
 80055ac:	1850      	adds	r0, r2, r1
 80055ae:	42a0      	cmp	r0, r4
 80055b0:	d10b      	bne.n	80055ca <_free_r+0x72>
 80055b2:	6820      	ldr	r0, [r4, #0]
 80055b4:	4401      	add	r1, r0
 80055b6:	1850      	adds	r0, r2, r1
 80055b8:	4283      	cmp	r3, r0
 80055ba:	6011      	str	r1, [r2, #0]
 80055bc:	d1de      	bne.n	800557c <_free_r+0x24>
 80055be:	6818      	ldr	r0, [r3, #0]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	4401      	add	r1, r0
 80055c4:	6011      	str	r1, [r2, #0]
 80055c6:	6053      	str	r3, [r2, #4]
 80055c8:	e7d8      	b.n	800557c <_free_r+0x24>
 80055ca:	d902      	bls.n	80055d2 <_free_r+0x7a>
 80055cc:	230c      	movs	r3, #12
 80055ce:	602b      	str	r3, [r5, #0]
 80055d0:	e7d4      	b.n	800557c <_free_r+0x24>
 80055d2:	6820      	ldr	r0, [r4, #0]
 80055d4:	1821      	adds	r1, r4, r0
 80055d6:	428b      	cmp	r3, r1
 80055d8:	bf01      	itttt	eq
 80055da:	6819      	ldreq	r1, [r3, #0]
 80055dc:	685b      	ldreq	r3, [r3, #4]
 80055de:	1809      	addeq	r1, r1, r0
 80055e0:	6021      	streq	r1, [r4, #0]
 80055e2:	6063      	str	r3, [r4, #4]
 80055e4:	6054      	str	r4, [r2, #4]
 80055e6:	e7c9      	b.n	800557c <_free_r+0x24>
 80055e8:	bd38      	pop	{r3, r4, r5, pc}
 80055ea:	bf00      	nop
 80055ec:	20000110 	.word	0x20000110

080055f0 <_malloc_r>:
 80055f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055f2:	1ccd      	adds	r5, r1, #3
 80055f4:	f025 0503 	bic.w	r5, r5, #3
 80055f8:	3508      	adds	r5, #8
 80055fa:	2d0c      	cmp	r5, #12
 80055fc:	bf38      	it	cc
 80055fe:	250c      	movcc	r5, #12
 8005600:	2d00      	cmp	r5, #0
 8005602:	4606      	mov	r6, r0
 8005604:	db01      	blt.n	800560a <_malloc_r+0x1a>
 8005606:	42a9      	cmp	r1, r5
 8005608:	d903      	bls.n	8005612 <_malloc_r+0x22>
 800560a:	230c      	movs	r3, #12
 800560c:	6033      	str	r3, [r6, #0]
 800560e:	2000      	movs	r0, #0
 8005610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005612:	f000 f973 	bl	80058fc <__malloc_lock>
 8005616:	4921      	ldr	r1, [pc, #132]	; (800569c <_malloc_r+0xac>)
 8005618:	680a      	ldr	r2, [r1, #0]
 800561a:	4614      	mov	r4, r2
 800561c:	b99c      	cbnz	r4, 8005646 <_malloc_r+0x56>
 800561e:	4f20      	ldr	r7, [pc, #128]	; (80056a0 <_malloc_r+0xb0>)
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	b923      	cbnz	r3, 800562e <_malloc_r+0x3e>
 8005624:	4621      	mov	r1, r4
 8005626:	4630      	mov	r0, r6
 8005628:	f000 f83c 	bl	80056a4 <_sbrk_r>
 800562c:	6038      	str	r0, [r7, #0]
 800562e:	4629      	mov	r1, r5
 8005630:	4630      	mov	r0, r6
 8005632:	f000 f837 	bl	80056a4 <_sbrk_r>
 8005636:	1c43      	adds	r3, r0, #1
 8005638:	d123      	bne.n	8005682 <_malloc_r+0x92>
 800563a:	230c      	movs	r3, #12
 800563c:	4630      	mov	r0, r6
 800563e:	6033      	str	r3, [r6, #0]
 8005640:	f000 f962 	bl	8005908 <__malloc_unlock>
 8005644:	e7e3      	b.n	800560e <_malloc_r+0x1e>
 8005646:	6823      	ldr	r3, [r4, #0]
 8005648:	1b5b      	subs	r3, r3, r5
 800564a:	d417      	bmi.n	800567c <_malloc_r+0x8c>
 800564c:	2b0b      	cmp	r3, #11
 800564e:	d903      	bls.n	8005658 <_malloc_r+0x68>
 8005650:	6023      	str	r3, [r4, #0]
 8005652:	441c      	add	r4, r3
 8005654:	6025      	str	r5, [r4, #0]
 8005656:	e004      	b.n	8005662 <_malloc_r+0x72>
 8005658:	6863      	ldr	r3, [r4, #4]
 800565a:	42a2      	cmp	r2, r4
 800565c:	bf0c      	ite	eq
 800565e:	600b      	streq	r3, [r1, #0]
 8005660:	6053      	strne	r3, [r2, #4]
 8005662:	4630      	mov	r0, r6
 8005664:	f000 f950 	bl	8005908 <__malloc_unlock>
 8005668:	f104 000b 	add.w	r0, r4, #11
 800566c:	1d23      	adds	r3, r4, #4
 800566e:	f020 0007 	bic.w	r0, r0, #7
 8005672:	1ac2      	subs	r2, r0, r3
 8005674:	d0cc      	beq.n	8005610 <_malloc_r+0x20>
 8005676:	1a1b      	subs	r3, r3, r0
 8005678:	50a3      	str	r3, [r4, r2]
 800567a:	e7c9      	b.n	8005610 <_malloc_r+0x20>
 800567c:	4622      	mov	r2, r4
 800567e:	6864      	ldr	r4, [r4, #4]
 8005680:	e7cc      	b.n	800561c <_malloc_r+0x2c>
 8005682:	1cc4      	adds	r4, r0, #3
 8005684:	f024 0403 	bic.w	r4, r4, #3
 8005688:	42a0      	cmp	r0, r4
 800568a:	d0e3      	beq.n	8005654 <_malloc_r+0x64>
 800568c:	1a21      	subs	r1, r4, r0
 800568e:	4630      	mov	r0, r6
 8005690:	f000 f808 	bl	80056a4 <_sbrk_r>
 8005694:	3001      	adds	r0, #1
 8005696:	d1dd      	bne.n	8005654 <_malloc_r+0x64>
 8005698:	e7cf      	b.n	800563a <_malloc_r+0x4a>
 800569a:	bf00      	nop
 800569c:	20000110 	.word	0x20000110
 80056a0:	20000114 	.word	0x20000114

080056a4 <_sbrk_r>:
 80056a4:	b538      	push	{r3, r4, r5, lr}
 80056a6:	2300      	movs	r3, #0
 80056a8:	4d05      	ldr	r5, [pc, #20]	; (80056c0 <_sbrk_r+0x1c>)
 80056aa:	4604      	mov	r4, r0
 80056ac:	4608      	mov	r0, r1
 80056ae:	602b      	str	r3, [r5, #0]
 80056b0:	f7fc f83a 	bl	8001728 <_sbrk>
 80056b4:	1c43      	adds	r3, r0, #1
 80056b6:	d102      	bne.n	80056be <_sbrk_r+0x1a>
 80056b8:	682b      	ldr	r3, [r5, #0]
 80056ba:	b103      	cbz	r3, 80056be <_sbrk_r+0x1a>
 80056bc:	6023      	str	r3, [r4, #0]
 80056be:	bd38      	pop	{r3, r4, r5, pc}
 80056c0:	200003c4 	.word	0x200003c4

080056c4 <strtok>:
 80056c4:	4b16      	ldr	r3, [pc, #88]	; (8005720 <strtok+0x5c>)
 80056c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056ca:	681f      	ldr	r7, [r3, #0]
 80056cc:	4605      	mov	r5, r0
 80056ce:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 80056d0:	460e      	mov	r6, r1
 80056d2:	b9ec      	cbnz	r4, 8005710 <strtok+0x4c>
 80056d4:	2050      	movs	r0, #80	; 0x50
 80056d6:	f7ff ff2f 	bl	8005538 <malloc>
 80056da:	4602      	mov	r2, r0
 80056dc:	65b8      	str	r0, [r7, #88]	; 0x58
 80056de:	b920      	cbnz	r0, 80056ea <strtok+0x26>
 80056e0:	2157      	movs	r1, #87	; 0x57
 80056e2:	4b10      	ldr	r3, [pc, #64]	; (8005724 <strtok+0x60>)
 80056e4:	4810      	ldr	r0, [pc, #64]	; (8005728 <strtok+0x64>)
 80056e6:	f000 f8d9 	bl	800589c <__assert_func>
 80056ea:	e9c0 4400 	strd	r4, r4, [r0]
 80056ee:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80056f2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80056f6:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80056fa:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80056fe:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8005702:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8005706:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800570a:	6184      	str	r4, [r0, #24]
 800570c:	7704      	strb	r4, [r0, #28]
 800570e:	6244      	str	r4, [r0, #36]	; 0x24
 8005710:	4631      	mov	r1, r6
 8005712:	4628      	mov	r0, r5
 8005714:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005716:	2301      	movs	r3, #1
 8005718:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800571c:	f000 b806 	b.w	800572c <__strtok_r>
 8005720:	2000000c 	.word	0x2000000c
 8005724:	08006720 	.word	0x08006720
 8005728:	08006737 	.word	0x08006737

0800572c <__strtok_r>:
 800572c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800572e:	b908      	cbnz	r0, 8005734 <__strtok_r+0x8>
 8005730:	6810      	ldr	r0, [r2, #0]
 8005732:	b188      	cbz	r0, 8005758 <__strtok_r+0x2c>
 8005734:	4604      	mov	r4, r0
 8005736:	460f      	mov	r7, r1
 8005738:	4620      	mov	r0, r4
 800573a:	f814 5b01 	ldrb.w	r5, [r4], #1
 800573e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005742:	b91e      	cbnz	r6, 800574c <__strtok_r+0x20>
 8005744:	b965      	cbnz	r5, 8005760 <__strtok_r+0x34>
 8005746:	4628      	mov	r0, r5
 8005748:	6015      	str	r5, [r2, #0]
 800574a:	e005      	b.n	8005758 <__strtok_r+0x2c>
 800574c:	42b5      	cmp	r5, r6
 800574e:	d1f6      	bne.n	800573e <__strtok_r+0x12>
 8005750:	2b00      	cmp	r3, #0
 8005752:	d1f0      	bne.n	8005736 <__strtok_r+0xa>
 8005754:	6014      	str	r4, [r2, #0]
 8005756:	7003      	strb	r3, [r0, #0]
 8005758:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800575a:	461c      	mov	r4, r3
 800575c:	e00c      	b.n	8005778 <__strtok_r+0x4c>
 800575e:	b915      	cbnz	r5, 8005766 <__strtok_r+0x3a>
 8005760:	460e      	mov	r6, r1
 8005762:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005766:	f816 5b01 	ldrb.w	r5, [r6], #1
 800576a:	42ab      	cmp	r3, r5
 800576c:	d1f7      	bne.n	800575e <__strtok_r+0x32>
 800576e:	2b00      	cmp	r3, #0
 8005770:	d0f3      	beq.n	800575a <__strtok_r+0x2e>
 8005772:	2300      	movs	r3, #0
 8005774:	f804 3c01 	strb.w	r3, [r4, #-1]
 8005778:	6014      	str	r4, [r2, #0]
 800577a:	e7ed      	b.n	8005758 <__strtok_r+0x2c>

0800577c <_strtol_l.isra.0>:
 800577c:	2b01      	cmp	r3, #1
 800577e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005782:	4686      	mov	lr, r0
 8005784:	d001      	beq.n	800578a <_strtol_l.isra.0+0xe>
 8005786:	2b24      	cmp	r3, #36	; 0x24
 8005788:	d906      	bls.n	8005798 <_strtol_l.isra.0+0x1c>
 800578a:	f7ff feab 	bl	80054e4 <__errno>
 800578e:	2316      	movs	r3, #22
 8005790:	6003      	str	r3, [r0, #0]
 8005792:	2000      	movs	r0, #0
 8005794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005798:	468c      	mov	ip, r1
 800579a:	4e3a      	ldr	r6, [pc, #232]	; (8005884 <_strtol_l.isra.0+0x108>)
 800579c:	4660      	mov	r0, ip
 800579e:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80057a2:	5da5      	ldrb	r5, [r4, r6]
 80057a4:	f015 0508 	ands.w	r5, r5, #8
 80057a8:	d1f8      	bne.n	800579c <_strtol_l.isra.0+0x20>
 80057aa:	2c2d      	cmp	r4, #45	; 0x2d
 80057ac:	d133      	bne.n	8005816 <_strtol_l.isra.0+0x9a>
 80057ae:	f04f 0801 	mov.w	r8, #1
 80057b2:	f89c 4000 	ldrb.w	r4, [ip]
 80057b6:	f100 0c02 	add.w	ip, r0, #2
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d05d      	beq.n	800587a <_strtol_l.isra.0+0xfe>
 80057be:	2b10      	cmp	r3, #16
 80057c0:	d10c      	bne.n	80057dc <_strtol_l.isra.0+0x60>
 80057c2:	2c30      	cmp	r4, #48	; 0x30
 80057c4:	d10a      	bne.n	80057dc <_strtol_l.isra.0+0x60>
 80057c6:	f89c 0000 	ldrb.w	r0, [ip]
 80057ca:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80057ce:	2858      	cmp	r0, #88	; 0x58
 80057d0:	d14e      	bne.n	8005870 <_strtol_l.isra.0+0xf4>
 80057d2:	2310      	movs	r3, #16
 80057d4:	f89c 4001 	ldrb.w	r4, [ip, #1]
 80057d8:	f10c 0c02 	add.w	ip, ip, #2
 80057dc:	2500      	movs	r5, #0
 80057de:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 80057e2:	3f01      	subs	r7, #1
 80057e4:	fbb7 f9f3 	udiv	r9, r7, r3
 80057e8:	4628      	mov	r0, r5
 80057ea:	fb03 7a19 	mls	sl, r3, r9, r7
 80057ee:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 80057f2:	2e09      	cmp	r6, #9
 80057f4:	d818      	bhi.n	8005828 <_strtol_l.isra.0+0xac>
 80057f6:	4634      	mov	r4, r6
 80057f8:	42a3      	cmp	r3, r4
 80057fa:	dd24      	ble.n	8005846 <_strtol_l.isra.0+0xca>
 80057fc:	2d00      	cmp	r5, #0
 80057fe:	db1f      	blt.n	8005840 <_strtol_l.isra.0+0xc4>
 8005800:	4581      	cmp	r9, r0
 8005802:	d31d      	bcc.n	8005840 <_strtol_l.isra.0+0xc4>
 8005804:	d101      	bne.n	800580a <_strtol_l.isra.0+0x8e>
 8005806:	45a2      	cmp	sl, r4
 8005808:	db1a      	blt.n	8005840 <_strtol_l.isra.0+0xc4>
 800580a:	2501      	movs	r5, #1
 800580c:	fb00 4003 	mla	r0, r0, r3, r4
 8005810:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8005814:	e7eb      	b.n	80057ee <_strtol_l.isra.0+0x72>
 8005816:	2c2b      	cmp	r4, #43	; 0x2b
 8005818:	bf08      	it	eq
 800581a:	f89c 4000 	ldrbeq.w	r4, [ip]
 800581e:	46a8      	mov	r8, r5
 8005820:	bf08      	it	eq
 8005822:	f100 0c02 	addeq.w	ip, r0, #2
 8005826:	e7c8      	b.n	80057ba <_strtol_l.isra.0+0x3e>
 8005828:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800582c:	2e19      	cmp	r6, #25
 800582e:	d801      	bhi.n	8005834 <_strtol_l.isra.0+0xb8>
 8005830:	3c37      	subs	r4, #55	; 0x37
 8005832:	e7e1      	b.n	80057f8 <_strtol_l.isra.0+0x7c>
 8005834:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8005838:	2e19      	cmp	r6, #25
 800583a:	d804      	bhi.n	8005846 <_strtol_l.isra.0+0xca>
 800583c:	3c57      	subs	r4, #87	; 0x57
 800583e:	e7db      	b.n	80057f8 <_strtol_l.isra.0+0x7c>
 8005840:	f04f 35ff 	mov.w	r5, #4294967295
 8005844:	e7e4      	b.n	8005810 <_strtol_l.isra.0+0x94>
 8005846:	2d00      	cmp	r5, #0
 8005848:	da08      	bge.n	800585c <_strtol_l.isra.0+0xe0>
 800584a:	2322      	movs	r3, #34	; 0x22
 800584c:	4638      	mov	r0, r7
 800584e:	f8ce 3000 	str.w	r3, [lr]
 8005852:	2a00      	cmp	r2, #0
 8005854:	d09e      	beq.n	8005794 <_strtol_l.isra.0+0x18>
 8005856:	f10c 31ff 	add.w	r1, ip, #4294967295
 800585a:	e007      	b.n	800586c <_strtol_l.isra.0+0xf0>
 800585c:	f1b8 0f00 	cmp.w	r8, #0
 8005860:	d000      	beq.n	8005864 <_strtol_l.isra.0+0xe8>
 8005862:	4240      	negs	r0, r0
 8005864:	2a00      	cmp	r2, #0
 8005866:	d095      	beq.n	8005794 <_strtol_l.isra.0+0x18>
 8005868:	2d00      	cmp	r5, #0
 800586a:	d1f4      	bne.n	8005856 <_strtol_l.isra.0+0xda>
 800586c:	6011      	str	r1, [r2, #0]
 800586e:	e791      	b.n	8005794 <_strtol_l.isra.0+0x18>
 8005870:	2430      	movs	r4, #48	; 0x30
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1b2      	bne.n	80057dc <_strtol_l.isra.0+0x60>
 8005876:	2308      	movs	r3, #8
 8005878:	e7b0      	b.n	80057dc <_strtol_l.isra.0+0x60>
 800587a:	2c30      	cmp	r4, #48	; 0x30
 800587c:	d0a3      	beq.n	80057c6 <_strtol_l.isra.0+0x4a>
 800587e:	230a      	movs	r3, #10
 8005880:	e7ac      	b.n	80057dc <_strtol_l.isra.0+0x60>
 8005882:	bf00      	nop
 8005884:	080067d5 	.word	0x080067d5

08005888 <strtol>:
 8005888:	4613      	mov	r3, r2
 800588a:	460a      	mov	r2, r1
 800588c:	4601      	mov	r1, r0
 800588e:	4802      	ldr	r0, [pc, #8]	; (8005898 <strtol+0x10>)
 8005890:	6800      	ldr	r0, [r0, #0]
 8005892:	f7ff bf73 	b.w	800577c <_strtol_l.isra.0>
 8005896:	bf00      	nop
 8005898:	2000000c 	.word	0x2000000c

0800589c <__assert_func>:
 800589c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800589e:	4614      	mov	r4, r2
 80058a0:	461a      	mov	r2, r3
 80058a2:	4b09      	ldr	r3, [pc, #36]	; (80058c8 <__assert_func+0x2c>)
 80058a4:	4605      	mov	r5, r0
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	68d8      	ldr	r0, [r3, #12]
 80058aa:	b14c      	cbz	r4, 80058c0 <__assert_func+0x24>
 80058ac:	4b07      	ldr	r3, [pc, #28]	; (80058cc <__assert_func+0x30>)
 80058ae:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80058b2:	9100      	str	r1, [sp, #0]
 80058b4:	462b      	mov	r3, r5
 80058b6:	4906      	ldr	r1, [pc, #24]	; (80058d0 <__assert_func+0x34>)
 80058b8:	f000 f80e 	bl	80058d8 <fiprintf>
 80058bc:	f000 fbd8 	bl	8006070 <abort>
 80058c0:	4b04      	ldr	r3, [pc, #16]	; (80058d4 <__assert_func+0x38>)
 80058c2:	461c      	mov	r4, r3
 80058c4:	e7f3      	b.n	80058ae <__assert_func+0x12>
 80058c6:	bf00      	nop
 80058c8:	2000000c 	.word	0x2000000c
 80058cc:	08006798 	.word	0x08006798
 80058d0:	080067a5 	.word	0x080067a5
 80058d4:	080067d3 	.word	0x080067d3

080058d8 <fiprintf>:
 80058d8:	b40e      	push	{r1, r2, r3}
 80058da:	b503      	push	{r0, r1, lr}
 80058dc:	4601      	mov	r1, r0
 80058de:	ab03      	add	r3, sp, #12
 80058e0:	4805      	ldr	r0, [pc, #20]	; (80058f8 <fiprintf+0x20>)
 80058e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80058e6:	6800      	ldr	r0, [r0, #0]
 80058e8:	9301      	str	r3, [sp, #4]
 80058ea:	f000 f83b 	bl	8005964 <_vfiprintf_r>
 80058ee:	b002      	add	sp, #8
 80058f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80058f4:	b003      	add	sp, #12
 80058f6:	4770      	bx	lr
 80058f8:	2000000c 	.word	0x2000000c

080058fc <__malloc_lock>:
 80058fc:	4801      	ldr	r0, [pc, #4]	; (8005904 <__malloc_lock+0x8>)
 80058fe:	f000 bd77 	b.w	80063f0 <__retarget_lock_acquire_recursive>
 8005902:	bf00      	nop
 8005904:	200003cc 	.word	0x200003cc

08005908 <__malloc_unlock>:
 8005908:	4801      	ldr	r0, [pc, #4]	; (8005910 <__malloc_unlock+0x8>)
 800590a:	f000 bd72 	b.w	80063f2 <__retarget_lock_release_recursive>
 800590e:	bf00      	nop
 8005910:	200003cc 	.word	0x200003cc

08005914 <__sfputc_r>:
 8005914:	6893      	ldr	r3, [r2, #8]
 8005916:	b410      	push	{r4}
 8005918:	3b01      	subs	r3, #1
 800591a:	2b00      	cmp	r3, #0
 800591c:	6093      	str	r3, [r2, #8]
 800591e:	da07      	bge.n	8005930 <__sfputc_r+0x1c>
 8005920:	6994      	ldr	r4, [r2, #24]
 8005922:	42a3      	cmp	r3, r4
 8005924:	db01      	blt.n	800592a <__sfputc_r+0x16>
 8005926:	290a      	cmp	r1, #10
 8005928:	d102      	bne.n	8005930 <__sfputc_r+0x1c>
 800592a:	bc10      	pop	{r4}
 800592c:	f000 bae0 	b.w	8005ef0 <__swbuf_r>
 8005930:	6813      	ldr	r3, [r2, #0]
 8005932:	1c58      	adds	r0, r3, #1
 8005934:	6010      	str	r0, [r2, #0]
 8005936:	7019      	strb	r1, [r3, #0]
 8005938:	4608      	mov	r0, r1
 800593a:	bc10      	pop	{r4}
 800593c:	4770      	bx	lr

0800593e <__sfputs_r>:
 800593e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005940:	4606      	mov	r6, r0
 8005942:	460f      	mov	r7, r1
 8005944:	4614      	mov	r4, r2
 8005946:	18d5      	adds	r5, r2, r3
 8005948:	42ac      	cmp	r4, r5
 800594a:	d101      	bne.n	8005950 <__sfputs_r+0x12>
 800594c:	2000      	movs	r0, #0
 800594e:	e007      	b.n	8005960 <__sfputs_r+0x22>
 8005950:	463a      	mov	r2, r7
 8005952:	4630      	mov	r0, r6
 8005954:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005958:	f7ff ffdc 	bl	8005914 <__sfputc_r>
 800595c:	1c43      	adds	r3, r0, #1
 800595e:	d1f3      	bne.n	8005948 <__sfputs_r+0xa>
 8005960:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005964 <_vfiprintf_r>:
 8005964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005968:	460d      	mov	r5, r1
 800596a:	4614      	mov	r4, r2
 800596c:	4698      	mov	r8, r3
 800596e:	4606      	mov	r6, r0
 8005970:	b09d      	sub	sp, #116	; 0x74
 8005972:	b118      	cbz	r0, 800597c <_vfiprintf_r+0x18>
 8005974:	6983      	ldr	r3, [r0, #24]
 8005976:	b90b      	cbnz	r3, 800597c <_vfiprintf_r+0x18>
 8005978:	f000 fc9c 	bl	80062b4 <__sinit>
 800597c:	4b89      	ldr	r3, [pc, #548]	; (8005ba4 <_vfiprintf_r+0x240>)
 800597e:	429d      	cmp	r5, r3
 8005980:	d11b      	bne.n	80059ba <_vfiprintf_r+0x56>
 8005982:	6875      	ldr	r5, [r6, #4]
 8005984:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005986:	07d9      	lsls	r1, r3, #31
 8005988:	d405      	bmi.n	8005996 <_vfiprintf_r+0x32>
 800598a:	89ab      	ldrh	r3, [r5, #12]
 800598c:	059a      	lsls	r2, r3, #22
 800598e:	d402      	bmi.n	8005996 <_vfiprintf_r+0x32>
 8005990:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005992:	f000 fd2d 	bl	80063f0 <__retarget_lock_acquire_recursive>
 8005996:	89ab      	ldrh	r3, [r5, #12]
 8005998:	071b      	lsls	r3, r3, #28
 800599a:	d501      	bpl.n	80059a0 <_vfiprintf_r+0x3c>
 800599c:	692b      	ldr	r3, [r5, #16]
 800599e:	b9eb      	cbnz	r3, 80059dc <_vfiprintf_r+0x78>
 80059a0:	4629      	mov	r1, r5
 80059a2:	4630      	mov	r0, r6
 80059a4:	f000 faf6 	bl	8005f94 <__swsetup_r>
 80059a8:	b1c0      	cbz	r0, 80059dc <_vfiprintf_r+0x78>
 80059aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80059ac:	07dc      	lsls	r4, r3, #31
 80059ae:	d50e      	bpl.n	80059ce <_vfiprintf_r+0x6a>
 80059b0:	f04f 30ff 	mov.w	r0, #4294967295
 80059b4:	b01d      	add	sp, #116	; 0x74
 80059b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059ba:	4b7b      	ldr	r3, [pc, #492]	; (8005ba8 <_vfiprintf_r+0x244>)
 80059bc:	429d      	cmp	r5, r3
 80059be:	d101      	bne.n	80059c4 <_vfiprintf_r+0x60>
 80059c0:	68b5      	ldr	r5, [r6, #8]
 80059c2:	e7df      	b.n	8005984 <_vfiprintf_r+0x20>
 80059c4:	4b79      	ldr	r3, [pc, #484]	; (8005bac <_vfiprintf_r+0x248>)
 80059c6:	429d      	cmp	r5, r3
 80059c8:	bf08      	it	eq
 80059ca:	68f5      	ldreq	r5, [r6, #12]
 80059cc:	e7da      	b.n	8005984 <_vfiprintf_r+0x20>
 80059ce:	89ab      	ldrh	r3, [r5, #12]
 80059d0:	0598      	lsls	r0, r3, #22
 80059d2:	d4ed      	bmi.n	80059b0 <_vfiprintf_r+0x4c>
 80059d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80059d6:	f000 fd0c 	bl	80063f2 <__retarget_lock_release_recursive>
 80059da:	e7e9      	b.n	80059b0 <_vfiprintf_r+0x4c>
 80059dc:	2300      	movs	r3, #0
 80059de:	9309      	str	r3, [sp, #36]	; 0x24
 80059e0:	2320      	movs	r3, #32
 80059e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80059e6:	2330      	movs	r3, #48	; 0x30
 80059e8:	f04f 0901 	mov.w	r9, #1
 80059ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80059f0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005bb0 <_vfiprintf_r+0x24c>
 80059f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80059f8:	4623      	mov	r3, r4
 80059fa:	469a      	mov	sl, r3
 80059fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a00:	b10a      	cbz	r2, 8005a06 <_vfiprintf_r+0xa2>
 8005a02:	2a25      	cmp	r2, #37	; 0x25
 8005a04:	d1f9      	bne.n	80059fa <_vfiprintf_r+0x96>
 8005a06:	ebba 0b04 	subs.w	fp, sl, r4
 8005a0a:	d00b      	beq.n	8005a24 <_vfiprintf_r+0xc0>
 8005a0c:	465b      	mov	r3, fp
 8005a0e:	4622      	mov	r2, r4
 8005a10:	4629      	mov	r1, r5
 8005a12:	4630      	mov	r0, r6
 8005a14:	f7ff ff93 	bl	800593e <__sfputs_r>
 8005a18:	3001      	adds	r0, #1
 8005a1a:	f000 80aa 	beq.w	8005b72 <_vfiprintf_r+0x20e>
 8005a1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a20:	445a      	add	r2, fp
 8005a22:	9209      	str	r2, [sp, #36]	; 0x24
 8005a24:	f89a 3000 	ldrb.w	r3, [sl]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	f000 80a2 	beq.w	8005b72 <_vfiprintf_r+0x20e>
 8005a2e:	2300      	movs	r3, #0
 8005a30:	f04f 32ff 	mov.w	r2, #4294967295
 8005a34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a38:	f10a 0a01 	add.w	sl, sl, #1
 8005a3c:	9304      	str	r3, [sp, #16]
 8005a3e:	9307      	str	r3, [sp, #28]
 8005a40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a44:	931a      	str	r3, [sp, #104]	; 0x68
 8005a46:	4654      	mov	r4, sl
 8005a48:	2205      	movs	r2, #5
 8005a4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a4e:	4858      	ldr	r0, [pc, #352]	; (8005bb0 <_vfiprintf_r+0x24c>)
 8005a50:	f000 fd34 	bl	80064bc <memchr>
 8005a54:	9a04      	ldr	r2, [sp, #16]
 8005a56:	b9d8      	cbnz	r0, 8005a90 <_vfiprintf_r+0x12c>
 8005a58:	06d1      	lsls	r1, r2, #27
 8005a5a:	bf44      	itt	mi
 8005a5c:	2320      	movmi	r3, #32
 8005a5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a62:	0713      	lsls	r3, r2, #28
 8005a64:	bf44      	itt	mi
 8005a66:	232b      	movmi	r3, #43	; 0x2b
 8005a68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a6c:	f89a 3000 	ldrb.w	r3, [sl]
 8005a70:	2b2a      	cmp	r3, #42	; 0x2a
 8005a72:	d015      	beq.n	8005aa0 <_vfiprintf_r+0x13c>
 8005a74:	4654      	mov	r4, sl
 8005a76:	2000      	movs	r0, #0
 8005a78:	f04f 0c0a 	mov.w	ip, #10
 8005a7c:	9a07      	ldr	r2, [sp, #28]
 8005a7e:	4621      	mov	r1, r4
 8005a80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a84:	3b30      	subs	r3, #48	; 0x30
 8005a86:	2b09      	cmp	r3, #9
 8005a88:	d94e      	bls.n	8005b28 <_vfiprintf_r+0x1c4>
 8005a8a:	b1b0      	cbz	r0, 8005aba <_vfiprintf_r+0x156>
 8005a8c:	9207      	str	r2, [sp, #28]
 8005a8e:	e014      	b.n	8005aba <_vfiprintf_r+0x156>
 8005a90:	eba0 0308 	sub.w	r3, r0, r8
 8005a94:	fa09 f303 	lsl.w	r3, r9, r3
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	46a2      	mov	sl, r4
 8005a9c:	9304      	str	r3, [sp, #16]
 8005a9e:	e7d2      	b.n	8005a46 <_vfiprintf_r+0xe2>
 8005aa0:	9b03      	ldr	r3, [sp, #12]
 8005aa2:	1d19      	adds	r1, r3, #4
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	9103      	str	r1, [sp, #12]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	bfbb      	ittet	lt
 8005aac:	425b      	neglt	r3, r3
 8005aae:	f042 0202 	orrlt.w	r2, r2, #2
 8005ab2:	9307      	strge	r3, [sp, #28]
 8005ab4:	9307      	strlt	r3, [sp, #28]
 8005ab6:	bfb8      	it	lt
 8005ab8:	9204      	strlt	r2, [sp, #16]
 8005aba:	7823      	ldrb	r3, [r4, #0]
 8005abc:	2b2e      	cmp	r3, #46	; 0x2e
 8005abe:	d10c      	bne.n	8005ada <_vfiprintf_r+0x176>
 8005ac0:	7863      	ldrb	r3, [r4, #1]
 8005ac2:	2b2a      	cmp	r3, #42	; 0x2a
 8005ac4:	d135      	bne.n	8005b32 <_vfiprintf_r+0x1ce>
 8005ac6:	9b03      	ldr	r3, [sp, #12]
 8005ac8:	3402      	adds	r4, #2
 8005aca:	1d1a      	adds	r2, r3, #4
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	9203      	str	r2, [sp, #12]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	bfb8      	it	lt
 8005ad4:	f04f 33ff 	movlt.w	r3, #4294967295
 8005ad8:	9305      	str	r3, [sp, #20]
 8005ada:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005bc0 <_vfiprintf_r+0x25c>
 8005ade:	2203      	movs	r2, #3
 8005ae0:	4650      	mov	r0, sl
 8005ae2:	7821      	ldrb	r1, [r4, #0]
 8005ae4:	f000 fcea 	bl	80064bc <memchr>
 8005ae8:	b140      	cbz	r0, 8005afc <_vfiprintf_r+0x198>
 8005aea:	2340      	movs	r3, #64	; 0x40
 8005aec:	eba0 000a 	sub.w	r0, r0, sl
 8005af0:	fa03 f000 	lsl.w	r0, r3, r0
 8005af4:	9b04      	ldr	r3, [sp, #16]
 8005af6:	3401      	adds	r4, #1
 8005af8:	4303      	orrs	r3, r0
 8005afa:	9304      	str	r3, [sp, #16]
 8005afc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b00:	2206      	movs	r2, #6
 8005b02:	482c      	ldr	r0, [pc, #176]	; (8005bb4 <_vfiprintf_r+0x250>)
 8005b04:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b08:	f000 fcd8 	bl	80064bc <memchr>
 8005b0c:	2800      	cmp	r0, #0
 8005b0e:	d03f      	beq.n	8005b90 <_vfiprintf_r+0x22c>
 8005b10:	4b29      	ldr	r3, [pc, #164]	; (8005bb8 <_vfiprintf_r+0x254>)
 8005b12:	bb1b      	cbnz	r3, 8005b5c <_vfiprintf_r+0x1f8>
 8005b14:	9b03      	ldr	r3, [sp, #12]
 8005b16:	3307      	adds	r3, #7
 8005b18:	f023 0307 	bic.w	r3, r3, #7
 8005b1c:	3308      	adds	r3, #8
 8005b1e:	9303      	str	r3, [sp, #12]
 8005b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b22:	443b      	add	r3, r7
 8005b24:	9309      	str	r3, [sp, #36]	; 0x24
 8005b26:	e767      	b.n	80059f8 <_vfiprintf_r+0x94>
 8005b28:	460c      	mov	r4, r1
 8005b2a:	2001      	movs	r0, #1
 8005b2c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b30:	e7a5      	b.n	8005a7e <_vfiprintf_r+0x11a>
 8005b32:	2300      	movs	r3, #0
 8005b34:	f04f 0c0a 	mov.w	ip, #10
 8005b38:	4619      	mov	r1, r3
 8005b3a:	3401      	adds	r4, #1
 8005b3c:	9305      	str	r3, [sp, #20]
 8005b3e:	4620      	mov	r0, r4
 8005b40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b44:	3a30      	subs	r2, #48	; 0x30
 8005b46:	2a09      	cmp	r2, #9
 8005b48:	d903      	bls.n	8005b52 <_vfiprintf_r+0x1ee>
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d0c5      	beq.n	8005ada <_vfiprintf_r+0x176>
 8005b4e:	9105      	str	r1, [sp, #20]
 8005b50:	e7c3      	b.n	8005ada <_vfiprintf_r+0x176>
 8005b52:	4604      	mov	r4, r0
 8005b54:	2301      	movs	r3, #1
 8005b56:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b5a:	e7f0      	b.n	8005b3e <_vfiprintf_r+0x1da>
 8005b5c:	ab03      	add	r3, sp, #12
 8005b5e:	9300      	str	r3, [sp, #0]
 8005b60:	462a      	mov	r2, r5
 8005b62:	4630      	mov	r0, r6
 8005b64:	4b15      	ldr	r3, [pc, #84]	; (8005bbc <_vfiprintf_r+0x258>)
 8005b66:	a904      	add	r1, sp, #16
 8005b68:	f3af 8000 	nop.w
 8005b6c:	4607      	mov	r7, r0
 8005b6e:	1c78      	adds	r0, r7, #1
 8005b70:	d1d6      	bne.n	8005b20 <_vfiprintf_r+0x1bc>
 8005b72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b74:	07d9      	lsls	r1, r3, #31
 8005b76:	d405      	bmi.n	8005b84 <_vfiprintf_r+0x220>
 8005b78:	89ab      	ldrh	r3, [r5, #12]
 8005b7a:	059a      	lsls	r2, r3, #22
 8005b7c:	d402      	bmi.n	8005b84 <_vfiprintf_r+0x220>
 8005b7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b80:	f000 fc37 	bl	80063f2 <__retarget_lock_release_recursive>
 8005b84:	89ab      	ldrh	r3, [r5, #12]
 8005b86:	065b      	lsls	r3, r3, #25
 8005b88:	f53f af12 	bmi.w	80059b0 <_vfiprintf_r+0x4c>
 8005b8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b8e:	e711      	b.n	80059b4 <_vfiprintf_r+0x50>
 8005b90:	ab03      	add	r3, sp, #12
 8005b92:	9300      	str	r3, [sp, #0]
 8005b94:	462a      	mov	r2, r5
 8005b96:	4630      	mov	r0, r6
 8005b98:	4b08      	ldr	r3, [pc, #32]	; (8005bbc <_vfiprintf_r+0x258>)
 8005b9a:	a904      	add	r1, sp, #16
 8005b9c:	f000 f882 	bl	8005ca4 <_printf_i>
 8005ba0:	e7e4      	b.n	8005b6c <_vfiprintf_r+0x208>
 8005ba2:	bf00      	nop
 8005ba4:	08006928 	.word	0x08006928
 8005ba8:	08006948 	.word	0x08006948
 8005bac:	08006908 	.word	0x08006908
 8005bb0:	080068d5 	.word	0x080068d5
 8005bb4:	080068df 	.word	0x080068df
 8005bb8:	00000000 	.word	0x00000000
 8005bbc:	0800593f 	.word	0x0800593f
 8005bc0:	080068db 	.word	0x080068db

08005bc4 <_printf_common>:
 8005bc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bc8:	4616      	mov	r6, r2
 8005bca:	4699      	mov	r9, r3
 8005bcc:	688a      	ldr	r2, [r1, #8]
 8005bce:	690b      	ldr	r3, [r1, #16]
 8005bd0:	4607      	mov	r7, r0
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	bfb8      	it	lt
 8005bd6:	4613      	movlt	r3, r2
 8005bd8:	6033      	str	r3, [r6, #0]
 8005bda:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005bde:	460c      	mov	r4, r1
 8005be0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005be4:	b10a      	cbz	r2, 8005bea <_printf_common+0x26>
 8005be6:	3301      	adds	r3, #1
 8005be8:	6033      	str	r3, [r6, #0]
 8005bea:	6823      	ldr	r3, [r4, #0]
 8005bec:	0699      	lsls	r1, r3, #26
 8005bee:	bf42      	ittt	mi
 8005bf0:	6833      	ldrmi	r3, [r6, #0]
 8005bf2:	3302      	addmi	r3, #2
 8005bf4:	6033      	strmi	r3, [r6, #0]
 8005bf6:	6825      	ldr	r5, [r4, #0]
 8005bf8:	f015 0506 	ands.w	r5, r5, #6
 8005bfc:	d106      	bne.n	8005c0c <_printf_common+0x48>
 8005bfe:	f104 0a19 	add.w	sl, r4, #25
 8005c02:	68e3      	ldr	r3, [r4, #12]
 8005c04:	6832      	ldr	r2, [r6, #0]
 8005c06:	1a9b      	subs	r3, r3, r2
 8005c08:	42ab      	cmp	r3, r5
 8005c0a:	dc28      	bgt.n	8005c5e <_printf_common+0x9a>
 8005c0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005c10:	1e13      	subs	r3, r2, #0
 8005c12:	6822      	ldr	r2, [r4, #0]
 8005c14:	bf18      	it	ne
 8005c16:	2301      	movne	r3, #1
 8005c18:	0692      	lsls	r2, r2, #26
 8005c1a:	d42d      	bmi.n	8005c78 <_printf_common+0xb4>
 8005c1c:	4649      	mov	r1, r9
 8005c1e:	4638      	mov	r0, r7
 8005c20:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c24:	47c0      	blx	r8
 8005c26:	3001      	adds	r0, #1
 8005c28:	d020      	beq.n	8005c6c <_printf_common+0xa8>
 8005c2a:	6823      	ldr	r3, [r4, #0]
 8005c2c:	68e5      	ldr	r5, [r4, #12]
 8005c2e:	f003 0306 	and.w	r3, r3, #6
 8005c32:	2b04      	cmp	r3, #4
 8005c34:	bf18      	it	ne
 8005c36:	2500      	movne	r5, #0
 8005c38:	6832      	ldr	r2, [r6, #0]
 8005c3a:	f04f 0600 	mov.w	r6, #0
 8005c3e:	68a3      	ldr	r3, [r4, #8]
 8005c40:	bf08      	it	eq
 8005c42:	1aad      	subeq	r5, r5, r2
 8005c44:	6922      	ldr	r2, [r4, #16]
 8005c46:	bf08      	it	eq
 8005c48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	bfc4      	itt	gt
 8005c50:	1a9b      	subgt	r3, r3, r2
 8005c52:	18ed      	addgt	r5, r5, r3
 8005c54:	341a      	adds	r4, #26
 8005c56:	42b5      	cmp	r5, r6
 8005c58:	d11a      	bne.n	8005c90 <_printf_common+0xcc>
 8005c5a:	2000      	movs	r0, #0
 8005c5c:	e008      	b.n	8005c70 <_printf_common+0xac>
 8005c5e:	2301      	movs	r3, #1
 8005c60:	4652      	mov	r2, sl
 8005c62:	4649      	mov	r1, r9
 8005c64:	4638      	mov	r0, r7
 8005c66:	47c0      	blx	r8
 8005c68:	3001      	adds	r0, #1
 8005c6a:	d103      	bne.n	8005c74 <_printf_common+0xb0>
 8005c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c74:	3501      	adds	r5, #1
 8005c76:	e7c4      	b.n	8005c02 <_printf_common+0x3e>
 8005c78:	2030      	movs	r0, #48	; 0x30
 8005c7a:	18e1      	adds	r1, r4, r3
 8005c7c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c80:	1c5a      	adds	r2, r3, #1
 8005c82:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c86:	4422      	add	r2, r4
 8005c88:	3302      	adds	r3, #2
 8005c8a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c8e:	e7c5      	b.n	8005c1c <_printf_common+0x58>
 8005c90:	2301      	movs	r3, #1
 8005c92:	4622      	mov	r2, r4
 8005c94:	4649      	mov	r1, r9
 8005c96:	4638      	mov	r0, r7
 8005c98:	47c0      	blx	r8
 8005c9a:	3001      	adds	r0, #1
 8005c9c:	d0e6      	beq.n	8005c6c <_printf_common+0xa8>
 8005c9e:	3601      	adds	r6, #1
 8005ca0:	e7d9      	b.n	8005c56 <_printf_common+0x92>
	...

08005ca4 <_printf_i>:
 8005ca4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ca8:	460c      	mov	r4, r1
 8005caa:	7e27      	ldrb	r7, [r4, #24]
 8005cac:	4691      	mov	r9, r2
 8005cae:	2f78      	cmp	r7, #120	; 0x78
 8005cb0:	4680      	mov	r8, r0
 8005cb2:	469a      	mov	sl, r3
 8005cb4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005cb6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005cba:	d807      	bhi.n	8005ccc <_printf_i+0x28>
 8005cbc:	2f62      	cmp	r7, #98	; 0x62
 8005cbe:	d80a      	bhi.n	8005cd6 <_printf_i+0x32>
 8005cc0:	2f00      	cmp	r7, #0
 8005cc2:	f000 80d9 	beq.w	8005e78 <_printf_i+0x1d4>
 8005cc6:	2f58      	cmp	r7, #88	; 0x58
 8005cc8:	f000 80a4 	beq.w	8005e14 <_printf_i+0x170>
 8005ccc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005cd0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005cd4:	e03a      	b.n	8005d4c <_printf_i+0xa8>
 8005cd6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005cda:	2b15      	cmp	r3, #21
 8005cdc:	d8f6      	bhi.n	8005ccc <_printf_i+0x28>
 8005cde:	a001      	add	r0, pc, #4	; (adr r0, 8005ce4 <_printf_i+0x40>)
 8005ce0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005ce4:	08005d3d 	.word	0x08005d3d
 8005ce8:	08005d51 	.word	0x08005d51
 8005cec:	08005ccd 	.word	0x08005ccd
 8005cf0:	08005ccd 	.word	0x08005ccd
 8005cf4:	08005ccd 	.word	0x08005ccd
 8005cf8:	08005ccd 	.word	0x08005ccd
 8005cfc:	08005d51 	.word	0x08005d51
 8005d00:	08005ccd 	.word	0x08005ccd
 8005d04:	08005ccd 	.word	0x08005ccd
 8005d08:	08005ccd 	.word	0x08005ccd
 8005d0c:	08005ccd 	.word	0x08005ccd
 8005d10:	08005e5f 	.word	0x08005e5f
 8005d14:	08005d81 	.word	0x08005d81
 8005d18:	08005e41 	.word	0x08005e41
 8005d1c:	08005ccd 	.word	0x08005ccd
 8005d20:	08005ccd 	.word	0x08005ccd
 8005d24:	08005e81 	.word	0x08005e81
 8005d28:	08005ccd 	.word	0x08005ccd
 8005d2c:	08005d81 	.word	0x08005d81
 8005d30:	08005ccd 	.word	0x08005ccd
 8005d34:	08005ccd 	.word	0x08005ccd
 8005d38:	08005e49 	.word	0x08005e49
 8005d3c:	680b      	ldr	r3, [r1, #0]
 8005d3e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005d42:	1d1a      	adds	r2, r3, #4
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	600a      	str	r2, [r1, #0]
 8005d48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	e0a4      	b.n	8005e9a <_printf_i+0x1f6>
 8005d50:	6825      	ldr	r5, [r4, #0]
 8005d52:	6808      	ldr	r0, [r1, #0]
 8005d54:	062e      	lsls	r6, r5, #24
 8005d56:	f100 0304 	add.w	r3, r0, #4
 8005d5a:	d50a      	bpl.n	8005d72 <_printf_i+0xce>
 8005d5c:	6805      	ldr	r5, [r0, #0]
 8005d5e:	600b      	str	r3, [r1, #0]
 8005d60:	2d00      	cmp	r5, #0
 8005d62:	da03      	bge.n	8005d6c <_printf_i+0xc8>
 8005d64:	232d      	movs	r3, #45	; 0x2d
 8005d66:	426d      	negs	r5, r5
 8005d68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d6c:	230a      	movs	r3, #10
 8005d6e:	485e      	ldr	r0, [pc, #376]	; (8005ee8 <_printf_i+0x244>)
 8005d70:	e019      	b.n	8005da6 <_printf_i+0x102>
 8005d72:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005d76:	6805      	ldr	r5, [r0, #0]
 8005d78:	600b      	str	r3, [r1, #0]
 8005d7a:	bf18      	it	ne
 8005d7c:	b22d      	sxthne	r5, r5
 8005d7e:	e7ef      	b.n	8005d60 <_printf_i+0xbc>
 8005d80:	680b      	ldr	r3, [r1, #0]
 8005d82:	6825      	ldr	r5, [r4, #0]
 8005d84:	1d18      	adds	r0, r3, #4
 8005d86:	6008      	str	r0, [r1, #0]
 8005d88:	0628      	lsls	r0, r5, #24
 8005d8a:	d501      	bpl.n	8005d90 <_printf_i+0xec>
 8005d8c:	681d      	ldr	r5, [r3, #0]
 8005d8e:	e002      	b.n	8005d96 <_printf_i+0xf2>
 8005d90:	0669      	lsls	r1, r5, #25
 8005d92:	d5fb      	bpl.n	8005d8c <_printf_i+0xe8>
 8005d94:	881d      	ldrh	r5, [r3, #0]
 8005d96:	2f6f      	cmp	r7, #111	; 0x6f
 8005d98:	bf0c      	ite	eq
 8005d9a:	2308      	moveq	r3, #8
 8005d9c:	230a      	movne	r3, #10
 8005d9e:	4852      	ldr	r0, [pc, #328]	; (8005ee8 <_printf_i+0x244>)
 8005da0:	2100      	movs	r1, #0
 8005da2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005da6:	6866      	ldr	r6, [r4, #4]
 8005da8:	2e00      	cmp	r6, #0
 8005daa:	bfa8      	it	ge
 8005dac:	6821      	ldrge	r1, [r4, #0]
 8005dae:	60a6      	str	r6, [r4, #8]
 8005db0:	bfa4      	itt	ge
 8005db2:	f021 0104 	bicge.w	r1, r1, #4
 8005db6:	6021      	strge	r1, [r4, #0]
 8005db8:	b90d      	cbnz	r5, 8005dbe <_printf_i+0x11a>
 8005dba:	2e00      	cmp	r6, #0
 8005dbc:	d04d      	beq.n	8005e5a <_printf_i+0x1b6>
 8005dbe:	4616      	mov	r6, r2
 8005dc0:	fbb5 f1f3 	udiv	r1, r5, r3
 8005dc4:	fb03 5711 	mls	r7, r3, r1, r5
 8005dc8:	5dc7      	ldrb	r7, [r0, r7]
 8005dca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005dce:	462f      	mov	r7, r5
 8005dd0:	42bb      	cmp	r3, r7
 8005dd2:	460d      	mov	r5, r1
 8005dd4:	d9f4      	bls.n	8005dc0 <_printf_i+0x11c>
 8005dd6:	2b08      	cmp	r3, #8
 8005dd8:	d10b      	bne.n	8005df2 <_printf_i+0x14e>
 8005dda:	6823      	ldr	r3, [r4, #0]
 8005ddc:	07df      	lsls	r7, r3, #31
 8005dde:	d508      	bpl.n	8005df2 <_printf_i+0x14e>
 8005de0:	6923      	ldr	r3, [r4, #16]
 8005de2:	6861      	ldr	r1, [r4, #4]
 8005de4:	4299      	cmp	r1, r3
 8005de6:	bfde      	ittt	le
 8005de8:	2330      	movle	r3, #48	; 0x30
 8005dea:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005dee:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005df2:	1b92      	subs	r2, r2, r6
 8005df4:	6122      	str	r2, [r4, #16]
 8005df6:	464b      	mov	r3, r9
 8005df8:	4621      	mov	r1, r4
 8005dfa:	4640      	mov	r0, r8
 8005dfc:	f8cd a000 	str.w	sl, [sp]
 8005e00:	aa03      	add	r2, sp, #12
 8005e02:	f7ff fedf 	bl	8005bc4 <_printf_common>
 8005e06:	3001      	adds	r0, #1
 8005e08:	d14c      	bne.n	8005ea4 <_printf_i+0x200>
 8005e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8005e0e:	b004      	add	sp, #16
 8005e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e14:	4834      	ldr	r0, [pc, #208]	; (8005ee8 <_printf_i+0x244>)
 8005e16:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005e1a:	680e      	ldr	r6, [r1, #0]
 8005e1c:	6823      	ldr	r3, [r4, #0]
 8005e1e:	f856 5b04 	ldr.w	r5, [r6], #4
 8005e22:	061f      	lsls	r7, r3, #24
 8005e24:	600e      	str	r6, [r1, #0]
 8005e26:	d514      	bpl.n	8005e52 <_printf_i+0x1ae>
 8005e28:	07d9      	lsls	r1, r3, #31
 8005e2a:	bf44      	itt	mi
 8005e2c:	f043 0320 	orrmi.w	r3, r3, #32
 8005e30:	6023      	strmi	r3, [r4, #0]
 8005e32:	b91d      	cbnz	r5, 8005e3c <_printf_i+0x198>
 8005e34:	6823      	ldr	r3, [r4, #0]
 8005e36:	f023 0320 	bic.w	r3, r3, #32
 8005e3a:	6023      	str	r3, [r4, #0]
 8005e3c:	2310      	movs	r3, #16
 8005e3e:	e7af      	b.n	8005da0 <_printf_i+0xfc>
 8005e40:	6823      	ldr	r3, [r4, #0]
 8005e42:	f043 0320 	orr.w	r3, r3, #32
 8005e46:	6023      	str	r3, [r4, #0]
 8005e48:	2378      	movs	r3, #120	; 0x78
 8005e4a:	4828      	ldr	r0, [pc, #160]	; (8005eec <_printf_i+0x248>)
 8005e4c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005e50:	e7e3      	b.n	8005e1a <_printf_i+0x176>
 8005e52:	065e      	lsls	r6, r3, #25
 8005e54:	bf48      	it	mi
 8005e56:	b2ad      	uxthmi	r5, r5
 8005e58:	e7e6      	b.n	8005e28 <_printf_i+0x184>
 8005e5a:	4616      	mov	r6, r2
 8005e5c:	e7bb      	b.n	8005dd6 <_printf_i+0x132>
 8005e5e:	680b      	ldr	r3, [r1, #0]
 8005e60:	6826      	ldr	r6, [r4, #0]
 8005e62:	1d1d      	adds	r5, r3, #4
 8005e64:	6960      	ldr	r0, [r4, #20]
 8005e66:	600d      	str	r5, [r1, #0]
 8005e68:	0635      	lsls	r5, r6, #24
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	d501      	bpl.n	8005e72 <_printf_i+0x1ce>
 8005e6e:	6018      	str	r0, [r3, #0]
 8005e70:	e002      	b.n	8005e78 <_printf_i+0x1d4>
 8005e72:	0671      	lsls	r1, r6, #25
 8005e74:	d5fb      	bpl.n	8005e6e <_printf_i+0x1ca>
 8005e76:	8018      	strh	r0, [r3, #0]
 8005e78:	2300      	movs	r3, #0
 8005e7a:	4616      	mov	r6, r2
 8005e7c:	6123      	str	r3, [r4, #16]
 8005e7e:	e7ba      	b.n	8005df6 <_printf_i+0x152>
 8005e80:	680b      	ldr	r3, [r1, #0]
 8005e82:	1d1a      	adds	r2, r3, #4
 8005e84:	600a      	str	r2, [r1, #0]
 8005e86:	681e      	ldr	r6, [r3, #0]
 8005e88:	2100      	movs	r1, #0
 8005e8a:	4630      	mov	r0, r6
 8005e8c:	6862      	ldr	r2, [r4, #4]
 8005e8e:	f000 fb15 	bl	80064bc <memchr>
 8005e92:	b108      	cbz	r0, 8005e98 <_printf_i+0x1f4>
 8005e94:	1b80      	subs	r0, r0, r6
 8005e96:	6060      	str	r0, [r4, #4]
 8005e98:	6863      	ldr	r3, [r4, #4]
 8005e9a:	6123      	str	r3, [r4, #16]
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ea2:	e7a8      	b.n	8005df6 <_printf_i+0x152>
 8005ea4:	4632      	mov	r2, r6
 8005ea6:	4649      	mov	r1, r9
 8005ea8:	4640      	mov	r0, r8
 8005eaa:	6923      	ldr	r3, [r4, #16]
 8005eac:	47d0      	blx	sl
 8005eae:	3001      	adds	r0, #1
 8005eb0:	d0ab      	beq.n	8005e0a <_printf_i+0x166>
 8005eb2:	6823      	ldr	r3, [r4, #0]
 8005eb4:	079b      	lsls	r3, r3, #30
 8005eb6:	d413      	bmi.n	8005ee0 <_printf_i+0x23c>
 8005eb8:	68e0      	ldr	r0, [r4, #12]
 8005eba:	9b03      	ldr	r3, [sp, #12]
 8005ebc:	4298      	cmp	r0, r3
 8005ebe:	bfb8      	it	lt
 8005ec0:	4618      	movlt	r0, r3
 8005ec2:	e7a4      	b.n	8005e0e <_printf_i+0x16a>
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	4632      	mov	r2, r6
 8005ec8:	4649      	mov	r1, r9
 8005eca:	4640      	mov	r0, r8
 8005ecc:	47d0      	blx	sl
 8005ece:	3001      	adds	r0, #1
 8005ed0:	d09b      	beq.n	8005e0a <_printf_i+0x166>
 8005ed2:	3501      	adds	r5, #1
 8005ed4:	68e3      	ldr	r3, [r4, #12]
 8005ed6:	9903      	ldr	r1, [sp, #12]
 8005ed8:	1a5b      	subs	r3, r3, r1
 8005eda:	42ab      	cmp	r3, r5
 8005edc:	dcf2      	bgt.n	8005ec4 <_printf_i+0x220>
 8005ede:	e7eb      	b.n	8005eb8 <_printf_i+0x214>
 8005ee0:	2500      	movs	r5, #0
 8005ee2:	f104 0619 	add.w	r6, r4, #25
 8005ee6:	e7f5      	b.n	8005ed4 <_printf_i+0x230>
 8005ee8:	080068e6 	.word	0x080068e6
 8005eec:	080068f7 	.word	0x080068f7

08005ef0 <__swbuf_r>:
 8005ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ef2:	460e      	mov	r6, r1
 8005ef4:	4614      	mov	r4, r2
 8005ef6:	4605      	mov	r5, r0
 8005ef8:	b118      	cbz	r0, 8005f02 <__swbuf_r+0x12>
 8005efa:	6983      	ldr	r3, [r0, #24]
 8005efc:	b90b      	cbnz	r3, 8005f02 <__swbuf_r+0x12>
 8005efe:	f000 f9d9 	bl	80062b4 <__sinit>
 8005f02:	4b21      	ldr	r3, [pc, #132]	; (8005f88 <__swbuf_r+0x98>)
 8005f04:	429c      	cmp	r4, r3
 8005f06:	d12b      	bne.n	8005f60 <__swbuf_r+0x70>
 8005f08:	686c      	ldr	r4, [r5, #4]
 8005f0a:	69a3      	ldr	r3, [r4, #24]
 8005f0c:	60a3      	str	r3, [r4, #8]
 8005f0e:	89a3      	ldrh	r3, [r4, #12]
 8005f10:	071a      	lsls	r2, r3, #28
 8005f12:	d52f      	bpl.n	8005f74 <__swbuf_r+0x84>
 8005f14:	6923      	ldr	r3, [r4, #16]
 8005f16:	b36b      	cbz	r3, 8005f74 <__swbuf_r+0x84>
 8005f18:	6923      	ldr	r3, [r4, #16]
 8005f1a:	6820      	ldr	r0, [r4, #0]
 8005f1c:	b2f6      	uxtb	r6, r6
 8005f1e:	1ac0      	subs	r0, r0, r3
 8005f20:	6963      	ldr	r3, [r4, #20]
 8005f22:	4637      	mov	r7, r6
 8005f24:	4283      	cmp	r3, r0
 8005f26:	dc04      	bgt.n	8005f32 <__swbuf_r+0x42>
 8005f28:	4621      	mov	r1, r4
 8005f2a:	4628      	mov	r0, r5
 8005f2c:	f000 f92e 	bl	800618c <_fflush_r>
 8005f30:	bb30      	cbnz	r0, 8005f80 <__swbuf_r+0x90>
 8005f32:	68a3      	ldr	r3, [r4, #8]
 8005f34:	3001      	adds	r0, #1
 8005f36:	3b01      	subs	r3, #1
 8005f38:	60a3      	str	r3, [r4, #8]
 8005f3a:	6823      	ldr	r3, [r4, #0]
 8005f3c:	1c5a      	adds	r2, r3, #1
 8005f3e:	6022      	str	r2, [r4, #0]
 8005f40:	701e      	strb	r6, [r3, #0]
 8005f42:	6963      	ldr	r3, [r4, #20]
 8005f44:	4283      	cmp	r3, r0
 8005f46:	d004      	beq.n	8005f52 <__swbuf_r+0x62>
 8005f48:	89a3      	ldrh	r3, [r4, #12]
 8005f4a:	07db      	lsls	r3, r3, #31
 8005f4c:	d506      	bpl.n	8005f5c <__swbuf_r+0x6c>
 8005f4e:	2e0a      	cmp	r6, #10
 8005f50:	d104      	bne.n	8005f5c <__swbuf_r+0x6c>
 8005f52:	4621      	mov	r1, r4
 8005f54:	4628      	mov	r0, r5
 8005f56:	f000 f919 	bl	800618c <_fflush_r>
 8005f5a:	b988      	cbnz	r0, 8005f80 <__swbuf_r+0x90>
 8005f5c:	4638      	mov	r0, r7
 8005f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f60:	4b0a      	ldr	r3, [pc, #40]	; (8005f8c <__swbuf_r+0x9c>)
 8005f62:	429c      	cmp	r4, r3
 8005f64:	d101      	bne.n	8005f6a <__swbuf_r+0x7a>
 8005f66:	68ac      	ldr	r4, [r5, #8]
 8005f68:	e7cf      	b.n	8005f0a <__swbuf_r+0x1a>
 8005f6a:	4b09      	ldr	r3, [pc, #36]	; (8005f90 <__swbuf_r+0xa0>)
 8005f6c:	429c      	cmp	r4, r3
 8005f6e:	bf08      	it	eq
 8005f70:	68ec      	ldreq	r4, [r5, #12]
 8005f72:	e7ca      	b.n	8005f0a <__swbuf_r+0x1a>
 8005f74:	4621      	mov	r1, r4
 8005f76:	4628      	mov	r0, r5
 8005f78:	f000 f80c 	bl	8005f94 <__swsetup_r>
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	d0cb      	beq.n	8005f18 <__swbuf_r+0x28>
 8005f80:	f04f 37ff 	mov.w	r7, #4294967295
 8005f84:	e7ea      	b.n	8005f5c <__swbuf_r+0x6c>
 8005f86:	bf00      	nop
 8005f88:	08006928 	.word	0x08006928
 8005f8c:	08006948 	.word	0x08006948
 8005f90:	08006908 	.word	0x08006908

08005f94 <__swsetup_r>:
 8005f94:	4b32      	ldr	r3, [pc, #200]	; (8006060 <__swsetup_r+0xcc>)
 8005f96:	b570      	push	{r4, r5, r6, lr}
 8005f98:	681d      	ldr	r5, [r3, #0]
 8005f9a:	4606      	mov	r6, r0
 8005f9c:	460c      	mov	r4, r1
 8005f9e:	b125      	cbz	r5, 8005faa <__swsetup_r+0x16>
 8005fa0:	69ab      	ldr	r3, [r5, #24]
 8005fa2:	b913      	cbnz	r3, 8005faa <__swsetup_r+0x16>
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	f000 f985 	bl	80062b4 <__sinit>
 8005faa:	4b2e      	ldr	r3, [pc, #184]	; (8006064 <__swsetup_r+0xd0>)
 8005fac:	429c      	cmp	r4, r3
 8005fae:	d10f      	bne.n	8005fd0 <__swsetup_r+0x3c>
 8005fb0:	686c      	ldr	r4, [r5, #4]
 8005fb2:	89a3      	ldrh	r3, [r4, #12]
 8005fb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005fb8:	0719      	lsls	r1, r3, #28
 8005fba:	d42c      	bmi.n	8006016 <__swsetup_r+0x82>
 8005fbc:	06dd      	lsls	r5, r3, #27
 8005fbe:	d411      	bmi.n	8005fe4 <__swsetup_r+0x50>
 8005fc0:	2309      	movs	r3, #9
 8005fc2:	6033      	str	r3, [r6, #0]
 8005fc4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fcc:	81a3      	strh	r3, [r4, #12]
 8005fce:	e03e      	b.n	800604e <__swsetup_r+0xba>
 8005fd0:	4b25      	ldr	r3, [pc, #148]	; (8006068 <__swsetup_r+0xd4>)
 8005fd2:	429c      	cmp	r4, r3
 8005fd4:	d101      	bne.n	8005fda <__swsetup_r+0x46>
 8005fd6:	68ac      	ldr	r4, [r5, #8]
 8005fd8:	e7eb      	b.n	8005fb2 <__swsetup_r+0x1e>
 8005fda:	4b24      	ldr	r3, [pc, #144]	; (800606c <__swsetup_r+0xd8>)
 8005fdc:	429c      	cmp	r4, r3
 8005fde:	bf08      	it	eq
 8005fe0:	68ec      	ldreq	r4, [r5, #12]
 8005fe2:	e7e6      	b.n	8005fb2 <__swsetup_r+0x1e>
 8005fe4:	0758      	lsls	r0, r3, #29
 8005fe6:	d512      	bpl.n	800600e <__swsetup_r+0x7a>
 8005fe8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005fea:	b141      	cbz	r1, 8005ffe <__swsetup_r+0x6a>
 8005fec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ff0:	4299      	cmp	r1, r3
 8005ff2:	d002      	beq.n	8005ffa <__swsetup_r+0x66>
 8005ff4:	4630      	mov	r0, r6
 8005ff6:	f7ff faaf 	bl	8005558 <_free_r>
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	6363      	str	r3, [r4, #52]	; 0x34
 8005ffe:	89a3      	ldrh	r3, [r4, #12]
 8006000:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006004:	81a3      	strh	r3, [r4, #12]
 8006006:	2300      	movs	r3, #0
 8006008:	6063      	str	r3, [r4, #4]
 800600a:	6923      	ldr	r3, [r4, #16]
 800600c:	6023      	str	r3, [r4, #0]
 800600e:	89a3      	ldrh	r3, [r4, #12]
 8006010:	f043 0308 	orr.w	r3, r3, #8
 8006014:	81a3      	strh	r3, [r4, #12]
 8006016:	6923      	ldr	r3, [r4, #16]
 8006018:	b94b      	cbnz	r3, 800602e <__swsetup_r+0x9a>
 800601a:	89a3      	ldrh	r3, [r4, #12]
 800601c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006020:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006024:	d003      	beq.n	800602e <__swsetup_r+0x9a>
 8006026:	4621      	mov	r1, r4
 8006028:	4630      	mov	r0, r6
 800602a:	f000 fa07 	bl	800643c <__smakebuf_r>
 800602e:	89a0      	ldrh	r0, [r4, #12]
 8006030:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006034:	f010 0301 	ands.w	r3, r0, #1
 8006038:	d00a      	beq.n	8006050 <__swsetup_r+0xbc>
 800603a:	2300      	movs	r3, #0
 800603c:	60a3      	str	r3, [r4, #8]
 800603e:	6963      	ldr	r3, [r4, #20]
 8006040:	425b      	negs	r3, r3
 8006042:	61a3      	str	r3, [r4, #24]
 8006044:	6923      	ldr	r3, [r4, #16]
 8006046:	b943      	cbnz	r3, 800605a <__swsetup_r+0xc6>
 8006048:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800604c:	d1ba      	bne.n	8005fc4 <__swsetup_r+0x30>
 800604e:	bd70      	pop	{r4, r5, r6, pc}
 8006050:	0781      	lsls	r1, r0, #30
 8006052:	bf58      	it	pl
 8006054:	6963      	ldrpl	r3, [r4, #20]
 8006056:	60a3      	str	r3, [r4, #8]
 8006058:	e7f4      	b.n	8006044 <__swsetup_r+0xb0>
 800605a:	2000      	movs	r0, #0
 800605c:	e7f7      	b.n	800604e <__swsetup_r+0xba>
 800605e:	bf00      	nop
 8006060:	2000000c 	.word	0x2000000c
 8006064:	08006928 	.word	0x08006928
 8006068:	08006948 	.word	0x08006948
 800606c:	08006908 	.word	0x08006908

08006070 <abort>:
 8006070:	2006      	movs	r0, #6
 8006072:	b508      	push	{r3, lr}
 8006074:	f000 fa58 	bl	8006528 <raise>
 8006078:	2001      	movs	r0, #1
 800607a:	f7fb fae2 	bl	8001642 <_exit>
	...

08006080 <__sflush_r>:
 8006080:	898a      	ldrh	r2, [r1, #12]
 8006082:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006086:	4605      	mov	r5, r0
 8006088:	0710      	lsls	r0, r2, #28
 800608a:	460c      	mov	r4, r1
 800608c:	d458      	bmi.n	8006140 <__sflush_r+0xc0>
 800608e:	684b      	ldr	r3, [r1, #4]
 8006090:	2b00      	cmp	r3, #0
 8006092:	dc05      	bgt.n	80060a0 <__sflush_r+0x20>
 8006094:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006096:	2b00      	cmp	r3, #0
 8006098:	dc02      	bgt.n	80060a0 <__sflush_r+0x20>
 800609a:	2000      	movs	r0, #0
 800609c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060a2:	2e00      	cmp	r6, #0
 80060a4:	d0f9      	beq.n	800609a <__sflush_r+0x1a>
 80060a6:	2300      	movs	r3, #0
 80060a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80060ac:	682f      	ldr	r7, [r5, #0]
 80060ae:	602b      	str	r3, [r5, #0]
 80060b0:	d032      	beq.n	8006118 <__sflush_r+0x98>
 80060b2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80060b4:	89a3      	ldrh	r3, [r4, #12]
 80060b6:	075a      	lsls	r2, r3, #29
 80060b8:	d505      	bpl.n	80060c6 <__sflush_r+0x46>
 80060ba:	6863      	ldr	r3, [r4, #4]
 80060bc:	1ac0      	subs	r0, r0, r3
 80060be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80060c0:	b10b      	cbz	r3, 80060c6 <__sflush_r+0x46>
 80060c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80060c4:	1ac0      	subs	r0, r0, r3
 80060c6:	2300      	movs	r3, #0
 80060c8:	4602      	mov	r2, r0
 80060ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060cc:	4628      	mov	r0, r5
 80060ce:	6a21      	ldr	r1, [r4, #32]
 80060d0:	47b0      	blx	r6
 80060d2:	1c43      	adds	r3, r0, #1
 80060d4:	89a3      	ldrh	r3, [r4, #12]
 80060d6:	d106      	bne.n	80060e6 <__sflush_r+0x66>
 80060d8:	6829      	ldr	r1, [r5, #0]
 80060da:	291d      	cmp	r1, #29
 80060dc:	d82c      	bhi.n	8006138 <__sflush_r+0xb8>
 80060de:	4a2a      	ldr	r2, [pc, #168]	; (8006188 <__sflush_r+0x108>)
 80060e0:	40ca      	lsrs	r2, r1
 80060e2:	07d6      	lsls	r6, r2, #31
 80060e4:	d528      	bpl.n	8006138 <__sflush_r+0xb8>
 80060e6:	2200      	movs	r2, #0
 80060e8:	6062      	str	r2, [r4, #4]
 80060ea:	6922      	ldr	r2, [r4, #16]
 80060ec:	04d9      	lsls	r1, r3, #19
 80060ee:	6022      	str	r2, [r4, #0]
 80060f0:	d504      	bpl.n	80060fc <__sflush_r+0x7c>
 80060f2:	1c42      	adds	r2, r0, #1
 80060f4:	d101      	bne.n	80060fa <__sflush_r+0x7a>
 80060f6:	682b      	ldr	r3, [r5, #0]
 80060f8:	b903      	cbnz	r3, 80060fc <__sflush_r+0x7c>
 80060fa:	6560      	str	r0, [r4, #84]	; 0x54
 80060fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80060fe:	602f      	str	r7, [r5, #0]
 8006100:	2900      	cmp	r1, #0
 8006102:	d0ca      	beq.n	800609a <__sflush_r+0x1a>
 8006104:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006108:	4299      	cmp	r1, r3
 800610a:	d002      	beq.n	8006112 <__sflush_r+0x92>
 800610c:	4628      	mov	r0, r5
 800610e:	f7ff fa23 	bl	8005558 <_free_r>
 8006112:	2000      	movs	r0, #0
 8006114:	6360      	str	r0, [r4, #52]	; 0x34
 8006116:	e7c1      	b.n	800609c <__sflush_r+0x1c>
 8006118:	6a21      	ldr	r1, [r4, #32]
 800611a:	2301      	movs	r3, #1
 800611c:	4628      	mov	r0, r5
 800611e:	47b0      	blx	r6
 8006120:	1c41      	adds	r1, r0, #1
 8006122:	d1c7      	bne.n	80060b4 <__sflush_r+0x34>
 8006124:	682b      	ldr	r3, [r5, #0]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d0c4      	beq.n	80060b4 <__sflush_r+0x34>
 800612a:	2b1d      	cmp	r3, #29
 800612c:	d001      	beq.n	8006132 <__sflush_r+0xb2>
 800612e:	2b16      	cmp	r3, #22
 8006130:	d101      	bne.n	8006136 <__sflush_r+0xb6>
 8006132:	602f      	str	r7, [r5, #0]
 8006134:	e7b1      	b.n	800609a <__sflush_r+0x1a>
 8006136:	89a3      	ldrh	r3, [r4, #12]
 8006138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800613c:	81a3      	strh	r3, [r4, #12]
 800613e:	e7ad      	b.n	800609c <__sflush_r+0x1c>
 8006140:	690f      	ldr	r7, [r1, #16]
 8006142:	2f00      	cmp	r7, #0
 8006144:	d0a9      	beq.n	800609a <__sflush_r+0x1a>
 8006146:	0793      	lsls	r3, r2, #30
 8006148:	bf18      	it	ne
 800614a:	2300      	movne	r3, #0
 800614c:	680e      	ldr	r6, [r1, #0]
 800614e:	bf08      	it	eq
 8006150:	694b      	ldreq	r3, [r1, #20]
 8006152:	eba6 0807 	sub.w	r8, r6, r7
 8006156:	600f      	str	r7, [r1, #0]
 8006158:	608b      	str	r3, [r1, #8]
 800615a:	f1b8 0f00 	cmp.w	r8, #0
 800615e:	dd9c      	ble.n	800609a <__sflush_r+0x1a>
 8006160:	4643      	mov	r3, r8
 8006162:	463a      	mov	r2, r7
 8006164:	4628      	mov	r0, r5
 8006166:	6a21      	ldr	r1, [r4, #32]
 8006168:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800616a:	47b0      	blx	r6
 800616c:	2800      	cmp	r0, #0
 800616e:	dc06      	bgt.n	800617e <__sflush_r+0xfe>
 8006170:	89a3      	ldrh	r3, [r4, #12]
 8006172:	f04f 30ff 	mov.w	r0, #4294967295
 8006176:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800617a:	81a3      	strh	r3, [r4, #12]
 800617c:	e78e      	b.n	800609c <__sflush_r+0x1c>
 800617e:	4407      	add	r7, r0
 8006180:	eba8 0800 	sub.w	r8, r8, r0
 8006184:	e7e9      	b.n	800615a <__sflush_r+0xda>
 8006186:	bf00      	nop
 8006188:	20400001 	.word	0x20400001

0800618c <_fflush_r>:
 800618c:	b538      	push	{r3, r4, r5, lr}
 800618e:	690b      	ldr	r3, [r1, #16]
 8006190:	4605      	mov	r5, r0
 8006192:	460c      	mov	r4, r1
 8006194:	b913      	cbnz	r3, 800619c <_fflush_r+0x10>
 8006196:	2500      	movs	r5, #0
 8006198:	4628      	mov	r0, r5
 800619a:	bd38      	pop	{r3, r4, r5, pc}
 800619c:	b118      	cbz	r0, 80061a6 <_fflush_r+0x1a>
 800619e:	6983      	ldr	r3, [r0, #24]
 80061a0:	b90b      	cbnz	r3, 80061a6 <_fflush_r+0x1a>
 80061a2:	f000 f887 	bl	80062b4 <__sinit>
 80061a6:	4b14      	ldr	r3, [pc, #80]	; (80061f8 <_fflush_r+0x6c>)
 80061a8:	429c      	cmp	r4, r3
 80061aa:	d11b      	bne.n	80061e4 <_fflush_r+0x58>
 80061ac:	686c      	ldr	r4, [r5, #4]
 80061ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d0ef      	beq.n	8006196 <_fflush_r+0xa>
 80061b6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80061b8:	07d0      	lsls	r0, r2, #31
 80061ba:	d404      	bmi.n	80061c6 <_fflush_r+0x3a>
 80061bc:	0599      	lsls	r1, r3, #22
 80061be:	d402      	bmi.n	80061c6 <_fflush_r+0x3a>
 80061c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061c2:	f000 f915 	bl	80063f0 <__retarget_lock_acquire_recursive>
 80061c6:	4628      	mov	r0, r5
 80061c8:	4621      	mov	r1, r4
 80061ca:	f7ff ff59 	bl	8006080 <__sflush_r>
 80061ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80061d0:	4605      	mov	r5, r0
 80061d2:	07da      	lsls	r2, r3, #31
 80061d4:	d4e0      	bmi.n	8006198 <_fflush_r+0xc>
 80061d6:	89a3      	ldrh	r3, [r4, #12]
 80061d8:	059b      	lsls	r3, r3, #22
 80061da:	d4dd      	bmi.n	8006198 <_fflush_r+0xc>
 80061dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061de:	f000 f908 	bl	80063f2 <__retarget_lock_release_recursive>
 80061e2:	e7d9      	b.n	8006198 <_fflush_r+0xc>
 80061e4:	4b05      	ldr	r3, [pc, #20]	; (80061fc <_fflush_r+0x70>)
 80061e6:	429c      	cmp	r4, r3
 80061e8:	d101      	bne.n	80061ee <_fflush_r+0x62>
 80061ea:	68ac      	ldr	r4, [r5, #8]
 80061ec:	e7df      	b.n	80061ae <_fflush_r+0x22>
 80061ee:	4b04      	ldr	r3, [pc, #16]	; (8006200 <_fflush_r+0x74>)
 80061f0:	429c      	cmp	r4, r3
 80061f2:	bf08      	it	eq
 80061f4:	68ec      	ldreq	r4, [r5, #12]
 80061f6:	e7da      	b.n	80061ae <_fflush_r+0x22>
 80061f8:	08006928 	.word	0x08006928
 80061fc:	08006948 	.word	0x08006948
 8006200:	08006908 	.word	0x08006908

08006204 <std>:
 8006204:	2300      	movs	r3, #0
 8006206:	b510      	push	{r4, lr}
 8006208:	4604      	mov	r4, r0
 800620a:	e9c0 3300 	strd	r3, r3, [r0]
 800620e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006212:	6083      	str	r3, [r0, #8]
 8006214:	8181      	strh	r1, [r0, #12]
 8006216:	6643      	str	r3, [r0, #100]	; 0x64
 8006218:	81c2      	strh	r2, [r0, #14]
 800621a:	6183      	str	r3, [r0, #24]
 800621c:	4619      	mov	r1, r3
 800621e:	2208      	movs	r2, #8
 8006220:	305c      	adds	r0, #92	; 0x5c
 8006222:	f7ff f991 	bl	8005548 <memset>
 8006226:	4b05      	ldr	r3, [pc, #20]	; (800623c <std+0x38>)
 8006228:	6224      	str	r4, [r4, #32]
 800622a:	6263      	str	r3, [r4, #36]	; 0x24
 800622c:	4b04      	ldr	r3, [pc, #16]	; (8006240 <std+0x3c>)
 800622e:	62a3      	str	r3, [r4, #40]	; 0x28
 8006230:	4b04      	ldr	r3, [pc, #16]	; (8006244 <std+0x40>)
 8006232:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006234:	4b04      	ldr	r3, [pc, #16]	; (8006248 <std+0x44>)
 8006236:	6323      	str	r3, [r4, #48]	; 0x30
 8006238:	bd10      	pop	{r4, pc}
 800623a:	bf00      	nop
 800623c:	08006561 	.word	0x08006561
 8006240:	08006583 	.word	0x08006583
 8006244:	080065bb 	.word	0x080065bb
 8006248:	080065df 	.word	0x080065df

0800624c <_cleanup_r>:
 800624c:	4901      	ldr	r1, [pc, #4]	; (8006254 <_cleanup_r+0x8>)
 800624e:	f000 b8af 	b.w	80063b0 <_fwalk_reent>
 8006252:	bf00      	nop
 8006254:	0800618d 	.word	0x0800618d

08006258 <__sfmoreglue>:
 8006258:	b570      	push	{r4, r5, r6, lr}
 800625a:	2568      	movs	r5, #104	; 0x68
 800625c:	1e4a      	subs	r2, r1, #1
 800625e:	4355      	muls	r5, r2
 8006260:	460e      	mov	r6, r1
 8006262:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006266:	f7ff f9c3 	bl	80055f0 <_malloc_r>
 800626a:	4604      	mov	r4, r0
 800626c:	b140      	cbz	r0, 8006280 <__sfmoreglue+0x28>
 800626e:	2100      	movs	r1, #0
 8006270:	e9c0 1600 	strd	r1, r6, [r0]
 8006274:	300c      	adds	r0, #12
 8006276:	60a0      	str	r0, [r4, #8]
 8006278:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800627c:	f7ff f964 	bl	8005548 <memset>
 8006280:	4620      	mov	r0, r4
 8006282:	bd70      	pop	{r4, r5, r6, pc}

08006284 <__sfp_lock_acquire>:
 8006284:	4801      	ldr	r0, [pc, #4]	; (800628c <__sfp_lock_acquire+0x8>)
 8006286:	f000 b8b3 	b.w	80063f0 <__retarget_lock_acquire_recursive>
 800628a:	bf00      	nop
 800628c:	200003d0 	.word	0x200003d0

08006290 <__sfp_lock_release>:
 8006290:	4801      	ldr	r0, [pc, #4]	; (8006298 <__sfp_lock_release+0x8>)
 8006292:	f000 b8ae 	b.w	80063f2 <__retarget_lock_release_recursive>
 8006296:	bf00      	nop
 8006298:	200003d0 	.word	0x200003d0

0800629c <__sinit_lock_acquire>:
 800629c:	4801      	ldr	r0, [pc, #4]	; (80062a4 <__sinit_lock_acquire+0x8>)
 800629e:	f000 b8a7 	b.w	80063f0 <__retarget_lock_acquire_recursive>
 80062a2:	bf00      	nop
 80062a4:	200003cb 	.word	0x200003cb

080062a8 <__sinit_lock_release>:
 80062a8:	4801      	ldr	r0, [pc, #4]	; (80062b0 <__sinit_lock_release+0x8>)
 80062aa:	f000 b8a2 	b.w	80063f2 <__retarget_lock_release_recursive>
 80062ae:	bf00      	nop
 80062b0:	200003cb 	.word	0x200003cb

080062b4 <__sinit>:
 80062b4:	b510      	push	{r4, lr}
 80062b6:	4604      	mov	r4, r0
 80062b8:	f7ff fff0 	bl	800629c <__sinit_lock_acquire>
 80062bc:	69a3      	ldr	r3, [r4, #24]
 80062be:	b11b      	cbz	r3, 80062c8 <__sinit+0x14>
 80062c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062c4:	f7ff bff0 	b.w	80062a8 <__sinit_lock_release>
 80062c8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80062cc:	6523      	str	r3, [r4, #80]	; 0x50
 80062ce:	4b13      	ldr	r3, [pc, #76]	; (800631c <__sinit+0x68>)
 80062d0:	4a13      	ldr	r2, [pc, #76]	; (8006320 <__sinit+0x6c>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	62a2      	str	r2, [r4, #40]	; 0x28
 80062d6:	42a3      	cmp	r3, r4
 80062d8:	bf08      	it	eq
 80062da:	2301      	moveq	r3, #1
 80062dc:	4620      	mov	r0, r4
 80062de:	bf08      	it	eq
 80062e0:	61a3      	streq	r3, [r4, #24]
 80062e2:	f000 f81f 	bl	8006324 <__sfp>
 80062e6:	6060      	str	r0, [r4, #4]
 80062e8:	4620      	mov	r0, r4
 80062ea:	f000 f81b 	bl	8006324 <__sfp>
 80062ee:	60a0      	str	r0, [r4, #8]
 80062f0:	4620      	mov	r0, r4
 80062f2:	f000 f817 	bl	8006324 <__sfp>
 80062f6:	2200      	movs	r2, #0
 80062f8:	2104      	movs	r1, #4
 80062fa:	60e0      	str	r0, [r4, #12]
 80062fc:	6860      	ldr	r0, [r4, #4]
 80062fe:	f7ff ff81 	bl	8006204 <std>
 8006302:	2201      	movs	r2, #1
 8006304:	2109      	movs	r1, #9
 8006306:	68a0      	ldr	r0, [r4, #8]
 8006308:	f7ff ff7c 	bl	8006204 <std>
 800630c:	2202      	movs	r2, #2
 800630e:	2112      	movs	r1, #18
 8006310:	68e0      	ldr	r0, [r4, #12]
 8006312:	f7ff ff77 	bl	8006204 <std>
 8006316:	2301      	movs	r3, #1
 8006318:	61a3      	str	r3, [r4, #24]
 800631a:	e7d1      	b.n	80062c0 <__sinit+0xc>
 800631c:	0800671c 	.word	0x0800671c
 8006320:	0800624d 	.word	0x0800624d

08006324 <__sfp>:
 8006324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006326:	4607      	mov	r7, r0
 8006328:	f7ff ffac 	bl	8006284 <__sfp_lock_acquire>
 800632c:	4b1e      	ldr	r3, [pc, #120]	; (80063a8 <__sfp+0x84>)
 800632e:	681e      	ldr	r6, [r3, #0]
 8006330:	69b3      	ldr	r3, [r6, #24]
 8006332:	b913      	cbnz	r3, 800633a <__sfp+0x16>
 8006334:	4630      	mov	r0, r6
 8006336:	f7ff ffbd 	bl	80062b4 <__sinit>
 800633a:	3648      	adds	r6, #72	; 0x48
 800633c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006340:	3b01      	subs	r3, #1
 8006342:	d503      	bpl.n	800634c <__sfp+0x28>
 8006344:	6833      	ldr	r3, [r6, #0]
 8006346:	b30b      	cbz	r3, 800638c <__sfp+0x68>
 8006348:	6836      	ldr	r6, [r6, #0]
 800634a:	e7f7      	b.n	800633c <__sfp+0x18>
 800634c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006350:	b9d5      	cbnz	r5, 8006388 <__sfp+0x64>
 8006352:	4b16      	ldr	r3, [pc, #88]	; (80063ac <__sfp+0x88>)
 8006354:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006358:	60e3      	str	r3, [r4, #12]
 800635a:	6665      	str	r5, [r4, #100]	; 0x64
 800635c:	f000 f847 	bl	80063ee <__retarget_lock_init_recursive>
 8006360:	f7ff ff96 	bl	8006290 <__sfp_lock_release>
 8006364:	2208      	movs	r2, #8
 8006366:	4629      	mov	r1, r5
 8006368:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800636c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006370:	6025      	str	r5, [r4, #0]
 8006372:	61a5      	str	r5, [r4, #24]
 8006374:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006378:	f7ff f8e6 	bl	8005548 <memset>
 800637c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006380:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006384:	4620      	mov	r0, r4
 8006386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006388:	3468      	adds	r4, #104	; 0x68
 800638a:	e7d9      	b.n	8006340 <__sfp+0x1c>
 800638c:	2104      	movs	r1, #4
 800638e:	4638      	mov	r0, r7
 8006390:	f7ff ff62 	bl	8006258 <__sfmoreglue>
 8006394:	4604      	mov	r4, r0
 8006396:	6030      	str	r0, [r6, #0]
 8006398:	2800      	cmp	r0, #0
 800639a:	d1d5      	bne.n	8006348 <__sfp+0x24>
 800639c:	f7ff ff78 	bl	8006290 <__sfp_lock_release>
 80063a0:	230c      	movs	r3, #12
 80063a2:	603b      	str	r3, [r7, #0]
 80063a4:	e7ee      	b.n	8006384 <__sfp+0x60>
 80063a6:	bf00      	nop
 80063a8:	0800671c 	.word	0x0800671c
 80063ac:	ffff0001 	.word	0xffff0001

080063b0 <_fwalk_reent>:
 80063b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063b4:	4606      	mov	r6, r0
 80063b6:	4688      	mov	r8, r1
 80063b8:	2700      	movs	r7, #0
 80063ba:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80063be:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80063c2:	f1b9 0901 	subs.w	r9, r9, #1
 80063c6:	d505      	bpl.n	80063d4 <_fwalk_reent+0x24>
 80063c8:	6824      	ldr	r4, [r4, #0]
 80063ca:	2c00      	cmp	r4, #0
 80063cc:	d1f7      	bne.n	80063be <_fwalk_reent+0xe>
 80063ce:	4638      	mov	r0, r7
 80063d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063d4:	89ab      	ldrh	r3, [r5, #12]
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d907      	bls.n	80063ea <_fwalk_reent+0x3a>
 80063da:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063de:	3301      	adds	r3, #1
 80063e0:	d003      	beq.n	80063ea <_fwalk_reent+0x3a>
 80063e2:	4629      	mov	r1, r5
 80063e4:	4630      	mov	r0, r6
 80063e6:	47c0      	blx	r8
 80063e8:	4307      	orrs	r7, r0
 80063ea:	3568      	adds	r5, #104	; 0x68
 80063ec:	e7e9      	b.n	80063c2 <_fwalk_reent+0x12>

080063ee <__retarget_lock_init_recursive>:
 80063ee:	4770      	bx	lr

080063f0 <__retarget_lock_acquire_recursive>:
 80063f0:	4770      	bx	lr

080063f2 <__retarget_lock_release_recursive>:
 80063f2:	4770      	bx	lr

080063f4 <__swhatbuf_r>:
 80063f4:	b570      	push	{r4, r5, r6, lr}
 80063f6:	460e      	mov	r6, r1
 80063f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063fc:	4614      	mov	r4, r2
 80063fe:	2900      	cmp	r1, #0
 8006400:	461d      	mov	r5, r3
 8006402:	b096      	sub	sp, #88	; 0x58
 8006404:	da07      	bge.n	8006416 <__swhatbuf_r+0x22>
 8006406:	2300      	movs	r3, #0
 8006408:	602b      	str	r3, [r5, #0]
 800640a:	89b3      	ldrh	r3, [r6, #12]
 800640c:	061a      	lsls	r2, r3, #24
 800640e:	d410      	bmi.n	8006432 <__swhatbuf_r+0x3e>
 8006410:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006414:	e00e      	b.n	8006434 <__swhatbuf_r+0x40>
 8006416:	466a      	mov	r2, sp
 8006418:	f000 f908 	bl	800662c <_fstat_r>
 800641c:	2800      	cmp	r0, #0
 800641e:	dbf2      	blt.n	8006406 <__swhatbuf_r+0x12>
 8006420:	9a01      	ldr	r2, [sp, #4]
 8006422:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006426:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800642a:	425a      	negs	r2, r3
 800642c:	415a      	adcs	r2, r3
 800642e:	602a      	str	r2, [r5, #0]
 8006430:	e7ee      	b.n	8006410 <__swhatbuf_r+0x1c>
 8006432:	2340      	movs	r3, #64	; 0x40
 8006434:	2000      	movs	r0, #0
 8006436:	6023      	str	r3, [r4, #0]
 8006438:	b016      	add	sp, #88	; 0x58
 800643a:	bd70      	pop	{r4, r5, r6, pc}

0800643c <__smakebuf_r>:
 800643c:	898b      	ldrh	r3, [r1, #12]
 800643e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006440:	079d      	lsls	r5, r3, #30
 8006442:	4606      	mov	r6, r0
 8006444:	460c      	mov	r4, r1
 8006446:	d507      	bpl.n	8006458 <__smakebuf_r+0x1c>
 8006448:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800644c:	6023      	str	r3, [r4, #0]
 800644e:	6123      	str	r3, [r4, #16]
 8006450:	2301      	movs	r3, #1
 8006452:	6163      	str	r3, [r4, #20]
 8006454:	b002      	add	sp, #8
 8006456:	bd70      	pop	{r4, r5, r6, pc}
 8006458:	466a      	mov	r2, sp
 800645a:	ab01      	add	r3, sp, #4
 800645c:	f7ff ffca 	bl	80063f4 <__swhatbuf_r>
 8006460:	9900      	ldr	r1, [sp, #0]
 8006462:	4605      	mov	r5, r0
 8006464:	4630      	mov	r0, r6
 8006466:	f7ff f8c3 	bl	80055f0 <_malloc_r>
 800646a:	b948      	cbnz	r0, 8006480 <__smakebuf_r+0x44>
 800646c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006470:	059a      	lsls	r2, r3, #22
 8006472:	d4ef      	bmi.n	8006454 <__smakebuf_r+0x18>
 8006474:	f023 0303 	bic.w	r3, r3, #3
 8006478:	f043 0302 	orr.w	r3, r3, #2
 800647c:	81a3      	strh	r3, [r4, #12]
 800647e:	e7e3      	b.n	8006448 <__smakebuf_r+0xc>
 8006480:	4b0d      	ldr	r3, [pc, #52]	; (80064b8 <__smakebuf_r+0x7c>)
 8006482:	62b3      	str	r3, [r6, #40]	; 0x28
 8006484:	89a3      	ldrh	r3, [r4, #12]
 8006486:	6020      	str	r0, [r4, #0]
 8006488:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800648c:	81a3      	strh	r3, [r4, #12]
 800648e:	9b00      	ldr	r3, [sp, #0]
 8006490:	6120      	str	r0, [r4, #16]
 8006492:	6163      	str	r3, [r4, #20]
 8006494:	9b01      	ldr	r3, [sp, #4]
 8006496:	b15b      	cbz	r3, 80064b0 <__smakebuf_r+0x74>
 8006498:	4630      	mov	r0, r6
 800649a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800649e:	f000 f8d7 	bl	8006650 <_isatty_r>
 80064a2:	b128      	cbz	r0, 80064b0 <__smakebuf_r+0x74>
 80064a4:	89a3      	ldrh	r3, [r4, #12]
 80064a6:	f023 0303 	bic.w	r3, r3, #3
 80064aa:	f043 0301 	orr.w	r3, r3, #1
 80064ae:	81a3      	strh	r3, [r4, #12]
 80064b0:	89a0      	ldrh	r0, [r4, #12]
 80064b2:	4305      	orrs	r5, r0
 80064b4:	81a5      	strh	r5, [r4, #12]
 80064b6:	e7cd      	b.n	8006454 <__smakebuf_r+0x18>
 80064b8:	0800624d 	.word	0x0800624d

080064bc <memchr>:
 80064bc:	4603      	mov	r3, r0
 80064be:	b510      	push	{r4, lr}
 80064c0:	b2c9      	uxtb	r1, r1
 80064c2:	4402      	add	r2, r0
 80064c4:	4293      	cmp	r3, r2
 80064c6:	4618      	mov	r0, r3
 80064c8:	d101      	bne.n	80064ce <memchr+0x12>
 80064ca:	2000      	movs	r0, #0
 80064cc:	e003      	b.n	80064d6 <memchr+0x1a>
 80064ce:	7804      	ldrb	r4, [r0, #0]
 80064d0:	3301      	adds	r3, #1
 80064d2:	428c      	cmp	r4, r1
 80064d4:	d1f6      	bne.n	80064c4 <memchr+0x8>
 80064d6:	bd10      	pop	{r4, pc}

080064d8 <_raise_r>:
 80064d8:	291f      	cmp	r1, #31
 80064da:	b538      	push	{r3, r4, r5, lr}
 80064dc:	4604      	mov	r4, r0
 80064de:	460d      	mov	r5, r1
 80064e0:	d904      	bls.n	80064ec <_raise_r+0x14>
 80064e2:	2316      	movs	r3, #22
 80064e4:	6003      	str	r3, [r0, #0]
 80064e6:	f04f 30ff 	mov.w	r0, #4294967295
 80064ea:	bd38      	pop	{r3, r4, r5, pc}
 80064ec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80064ee:	b112      	cbz	r2, 80064f6 <_raise_r+0x1e>
 80064f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80064f4:	b94b      	cbnz	r3, 800650a <_raise_r+0x32>
 80064f6:	4620      	mov	r0, r4
 80064f8:	f000 f830 	bl	800655c <_getpid_r>
 80064fc:	462a      	mov	r2, r5
 80064fe:	4601      	mov	r1, r0
 8006500:	4620      	mov	r0, r4
 8006502:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006506:	f000 b817 	b.w	8006538 <_kill_r>
 800650a:	2b01      	cmp	r3, #1
 800650c:	d00a      	beq.n	8006524 <_raise_r+0x4c>
 800650e:	1c59      	adds	r1, r3, #1
 8006510:	d103      	bne.n	800651a <_raise_r+0x42>
 8006512:	2316      	movs	r3, #22
 8006514:	6003      	str	r3, [r0, #0]
 8006516:	2001      	movs	r0, #1
 8006518:	e7e7      	b.n	80064ea <_raise_r+0x12>
 800651a:	2400      	movs	r4, #0
 800651c:	4628      	mov	r0, r5
 800651e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006522:	4798      	blx	r3
 8006524:	2000      	movs	r0, #0
 8006526:	e7e0      	b.n	80064ea <_raise_r+0x12>

08006528 <raise>:
 8006528:	4b02      	ldr	r3, [pc, #8]	; (8006534 <raise+0xc>)
 800652a:	4601      	mov	r1, r0
 800652c:	6818      	ldr	r0, [r3, #0]
 800652e:	f7ff bfd3 	b.w	80064d8 <_raise_r>
 8006532:	bf00      	nop
 8006534:	2000000c 	.word	0x2000000c

08006538 <_kill_r>:
 8006538:	b538      	push	{r3, r4, r5, lr}
 800653a:	2300      	movs	r3, #0
 800653c:	4d06      	ldr	r5, [pc, #24]	; (8006558 <_kill_r+0x20>)
 800653e:	4604      	mov	r4, r0
 8006540:	4608      	mov	r0, r1
 8006542:	4611      	mov	r1, r2
 8006544:	602b      	str	r3, [r5, #0]
 8006546:	f7fb f86c 	bl	8001622 <_kill>
 800654a:	1c43      	adds	r3, r0, #1
 800654c:	d102      	bne.n	8006554 <_kill_r+0x1c>
 800654e:	682b      	ldr	r3, [r5, #0]
 8006550:	b103      	cbz	r3, 8006554 <_kill_r+0x1c>
 8006552:	6023      	str	r3, [r4, #0]
 8006554:	bd38      	pop	{r3, r4, r5, pc}
 8006556:	bf00      	nop
 8006558:	200003c4 	.word	0x200003c4

0800655c <_getpid_r>:
 800655c:	f7fb b85a 	b.w	8001614 <_getpid>

08006560 <__sread>:
 8006560:	b510      	push	{r4, lr}
 8006562:	460c      	mov	r4, r1
 8006564:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006568:	f000 f894 	bl	8006694 <_read_r>
 800656c:	2800      	cmp	r0, #0
 800656e:	bfab      	itete	ge
 8006570:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006572:	89a3      	ldrhlt	r3, [r4, #12]
 8006574:	181b      	addge	r3, r3, r0
 8006576:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800657a:	bfac      	ite	ge
 800657c:	6563      	strge	r3, [r4, #84]	; 0x54
 800657e:	81a3      	strhlt	r3, [r4, #12]
 8006580:	bd10      	pop	{r4, pc}

08006582 <__swrite>:
 8006582:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006586:	461f      	mov	r7, r3
 8006588:	898b      	ldrh	r3, [r1, #12]
 800658a:	4605      	mov	r5, r0
 800658c:	05db      	lsls	r3, r3, #23
 800658e:	460c      	mov	r4, r1
 8006590:	4616      	mov	r6, r2
 8006592:	d505      	bpl.n	80065a0 <__swrite+0x1e>
 8006594:	2302      	movs	r3, #2
 8006596:	2200      	movs	r2, #0
 8006598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800659c:	f000 f868 	bl	8006670 <_lseek_r>
 80065a0:	89a3      	ldrh	r3, [r4, #12]
 80065a2:	4632      	mov	r2, r6
 80065a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80065a8:	81a3      	strh	r3, [r4, #12]
 80065aa:	4628      	mov	r0, r5
 80065ac:	463b      	mov	r3, r7
 80065ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065b6:	f000 b817 	b.w	80065e8 <_write_r>

080065ba <__sseek>:
 80065ba:	b510      	push	{r4, lr}
 80065bc:	460c      	mov	r4, r1
 80065be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065c2:	f000 f855 	bl	8006670 <_lseek_r>
 80065c6:	1c43      	adds	r3, r0, #1
 80065c8:	89a3      	ldrh	r3, [r4, #12]
 80065ca:	bf15      	itete	ne
 80065cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80065ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80065d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80065d6:	81a3      	strheq	r3, [r4, #12]
 80065d8:	bf18      	it	ne
 80065da:	81a3      	strhne	r3, [r4, #12]
 80065dc:	bd10      	pop	{r4, pc}

080065de <__sclose>:
 80065de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065e2:	f000 b813 	b.w	800660c <_close_r>
	...

080065e8 <_write_r>:
 80065e8:	b538      	push	{r3, r4, r5, lr}
 80065ea:	4604      	mov	r4, r0
 80065ec:	4608      	mov	r0, r1
 80065ee:	4611      	mov	r1, r2
 80065f0:	2200      	movs	r2, #0
 80065f2:	4d05      	ldr	r5, [pc, #20]	; (8006608 <_write_r+0x20>)
 80065f4:	602a      	str	r2, [r5, #0]
 80065f6:	461a      	mov	r2, r3
 80065f8:	f7fb f84a 	bl	8001690 <_write>
 80065fc:	1c43      	adds	r3, r0, #1
 80065fe:	d102      	bne.n	8006606 <_write_r+0x1e>
 8006600:	682b      	ldr	r3, [r5, #0]
 8006602:	b103      	cbz	r3, 8006606 <_write_r+0x1e>
 8006604:	6023      	str	r3, [r4, #0]
 8006606:	bd38      	pop	{r3, r4, r5, pc}
 8006608:	200003c4 	.word	0x200003c4

0800660c <_close_r>:
 800660c:	b538      	push	{r3, r4, r5, lr}
 800660e:	2300      	movs	r3, #0
 8006610:	4d05      	ldr	r5, [pc, #20]	; (8006628 <_close_r+0x1c>)
 8006612:	4604      	mov	r4, r0
 8006614:	4608      	mov	r0, r1
 8006616:	602b      	str	r3, [r5, #0]
 8006618:	f7fb f856 	bl	80016c8 <_close>
 800661c:	1c43      	adds	r3, r0, #1
 800661e:	d102      	bne.n	8006626 <_close_r+0x1a>
 8006620:	682b      	ldr	r3, [r5, #0]
 8006622:	b103      	cbz	r3, 8006626 <_close_r+0x1a>
 8006624:	6023      	str	r3, [r4, #0]
 8006626:	bd38      	pop	{r3, r4, r5, pc}
 8006628:	200003c4 	.word	0x200003c4

0800662c <_fstat_r>:
 800662c:	b538      	push	{r3, r4, r5, lr}
 800662e:	2300      	movs	r3, #0
 8006630:	4d06      	ldr	r5, [pc, #24]	; (800664c <_fstat_r+0x20>)
 8006632:	4604      	mov	r4, r0
 8006634:	4608      	mov	r0, r1
 8006636:	4611      	mov	r1, r2
 8006638:	602b      	str	r3, [r5, #0]
 800663a:	f7fb f850 	bl	80016de <_fstat>
 800663e:	1c43      	adds	r3, r0, #1
 8006640:	d102      	bne.n	8006648 <_fstat_r+0x1c>
 8006642:	682b      	ldr	r3, [r5, #0]
 8006644:	b103      	cbz	r3, 8006648 <_fstat_r+0x1c>
 8006646:	6023      	str	r3, [r4, #0]
 8006648:	bd38      	pop	{r3, r4, r5, pc}
 800664a:	bf00      	nop
 800664c:	200003c4 	.word	0x200003c4

08006650 <_isatty_r>:
 8006650:	b538      	push	{r3, r4, r5, lr}
 8006652:	2300      	movs	r3, #0
 8006654:	4d05      	ldr	r5, [pc, #20]	; (800666c <_isatty_r+0x1c>)
 8006656:	4604      	mov	r4, r0
 8006658:	4608      	mov	r0, r1
 800665a:	602b      	str	r3, [r5, #0]
 800665c:	f7fb f84e 	bl	80016fc <_isatty>
 8006660:	1c43      	adds	r3, r0, #1
 8006662:	d102      	bne.n	800666a <_isatty_r+0x1a>
 8006664:	682b      	ldr	r3, [r5, #0]
 8006666:	b103      	cbz	r3, 800666a <_isatty_r+0x1a>
 8006668:	6023      	str	r3, [r4, #0]
 800666a:	bd38      	pop	{r3, r4, r5, pc}
 800666c:	200003c4 	.word	0x200003c4

08006670 <_lseek_r>:
 8006670:	b538      	push	{r3, r4, r5, lr}
 8006672:	4604      	mov	r4, r0
 8006674:	4608      	mov	r0, r1
 8006676:	4611      	mov	r1, r2
 8006678:	2200      	movs	r2, #0
 800667a:	4d05      	ldr	r5, [pc, #20]	; (8006690 <_lseek_r+0x20>)
 800667c:	602a      	str	r2, [r5, #0]
 800667e:	461a      	mov	r2, r3
 8006680:	f7fb f846 	bl	8001710 <_lseek>
 8006684:	1c43      	adds	r3, r0, #1
 8006686:	d102      	bne.n	800668e <_lseek_r+0x1e>
 8006688:	682b      	ldr	r3, [r5, #0]
 800668a:	b103      	cbz	r3, 800668e <_lseek_r+0x1e>
 800668c:	6023      	str	r3, [r4, #0]
 800668e:	bd38      	pop	{r3, r4, r5, pc}
 8006690:	200003c4 	.word	0x200003c4

08006694 <_read_r>:
 8006694:	b538      	push	{r3, r4, r5, lr}
 8006696:	4604      	mov	r4, r0
 8006698:	4608      	mov	r0, r1
 800669a:	4611      	mov	r1, r2
 800669c:	2200      	movs	r2, #0
 800669e:	4d05      	ldr	r5, [pc, #20]	; (80066b4 <_read_r+0x20>)
 80066a0:	602a      	str	r2, [r5, #0]
 80066a2:	461a      	mov	r2, r3
 80066a4:	f7fa ffd7 	bl	8001656 <_read>
 80066a8:	1c43      	adds	r3, r0, #1
 80066aa:	d102      	bne.n	80066b2 <_read_r+0x1e>
 80066ac:	682b      	ldr	r3, [r5, #0]
 80066ae:	b103      	cbz	r3, 80066b2 <_read_r+0x1e>
 80066b0:	6023      	str	r3, [r4, #0]
 80066b2:	bd38      	pop	{r3, r4, r5, pc}
 80066b4:	200003c4 	.word	0x200003c4

080066b8 <_init>:
 80066b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066ba:	bf00      	nop
 80066bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066be:	bc08      	pop	{r3}
 80066c0:	469e      	mov	lr, r3
 80066c2:	4770      	bx	lr

080066c4 <_fini>:
 80066c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066c6:	bf00      	nop
 80066c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066ca:	bc08      	pop	{r3}
 80066cc:	469e      	mov	lr, r3
 80066ce:	4770      	bx	lr
