###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID 24p105-03)
#  Generated on:      Fri Nov 29 11:09:40 2024
#  Design:            VGA
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_23/C 
Endpoint:   u2/color_proc/DataBuffer_reg_23/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_23/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.482
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.482
  Arrival Time                  1.911
  Slack Time                    0.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I            |         |       |   0.000 |   -0.429 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I            | CLKIN15 | 0.063 |   0.063 |   -0.366 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0     | CLKIN15 | 0.133 |   0.196 |   -0.233 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0     | CLKBU15 | 0.050 |   0.246 |   -0.183 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8     | CLKBU15 | 0.276 |   0.522 |    0.093 | 
     | CLK_I__L3_I11/A                   |   v   | CLK_I__L2_N8     | CLKIN12 | 0.042 |   0.564 |    0.135 | 
     | CLK_I__L3_I11/Q                   |   ^   | CLK_I__L3_N11    | CLKIN12 | 0.106 |   0.670 |    0.241 | 
     | CLK_I__L4_I14/A                   |   ^   | CLK_I__L3_N11    | CLKIN12 | 0.000 |   0.670 |    0.241 | 
     | CLK_I__L4_I14/Q                   |   v   | CLK_I__L4_N14    | CLKIN12 | 0.089 |   0.759 |    0.330 | 
     | CLK_I__L5_I29/A                   |   v   | CLK_I__L4_N14    | CLKIN12 | 0.005 |   0.765 |    0.336 | 
     | CLK_I__L5_I29/Q                   |   ^   | CLK_I__L5_N29    | CLKIN12 | 0.115 |   0.879 |    0.450 | 
     | CLK_I__L6_I53/A                   |   ^   | CLK_I__L5_N29    | CLKIN15 | 0.003 |   0.882 |    0.453 | 
     | CLK_I__L6_I53/Q                   |   v   | CLK_I__L6_N53    | CLKIN15 | 0.170 |   1.052 |    0.623 | 
     | CLK_I__L7_I538/A                  |   v   | CLK_I__L6_N53    | CLKIN6  | 0.083 |   1.136 |    0.707 | 
     | CLK_I__L7_I538/Q                  |   ^   | CLK_I__L7_N538   | CLKIN6  | 0.254 |   1.389 |    0.960 | 
     | u2/pixel_buf/Q_reg_23/C           |   ^   | CLK_I__L7_N538   | DF3     | 0.001 |   1.390 |    0.961 | 
     | u2/pixel_buf/Q_reg_23/Q           |   ^   | u2/pixelbuf_q_23 | DF3     | 0.521 |   1.911 |    1.482 | 
     | u2/color_proc/DataBuffer_reg_23/D |   ^   | u2/pixelbuf_q_23 | DFE1    | 0.000 |   1.911 |    1.482 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I          |         |       |   0.000 |    0.429 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.492 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.625 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.675 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    0.951 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    0.993 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.090 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.090 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.188 | 
     | CLK_I__L5_I26/A                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.195 | 
     | CLK_I__L5_I26/Q                   |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.440 | 
     | CLK_I__L6_I50/A                   |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.483 | 
     | CLK_I__L6_I50/Q                   |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.247 |    1.677 | 
     | CLK_I__L7_I502/A                  |   v   | CLK_I__L6_N50  | CLKIN6  | 0.004 |   1.251 |    1.680 | 
     | CLK_I__L7_I502/Q                  |   ^   | CLK_I__L7_N502 | CLKIN6  | 0.225 |   1.476 |    1.905 | 
     | u2/color_proc/DataBuffer_reg_23/C |   ^   | CLK_I__L7_N502 | DFE1    | 0.006 |   1.482 |    1.911 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_19/C 
Endpoint:   u2/color_proc/DataBuffer_reg_19/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_19/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.459
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.459
  Arrival Time                  1.924
  Slack Time                    0.465
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I            |         |       |   0.000 |   -0.465 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I            | CLKIN15 | 0.063 |   0.063 |   -0.402 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0     | CLKIN15 | 0.133 |   0.196 |   -0.269 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0     | CLKBU15 | 0.050 |   0.246 |   -0.219 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8     | CLKBU15 | 0.276 |   0.522 |    0.057 | 
     | CLK_I__L3_I11/A                   |   v   | CLK_I__L2_N8     | CLKIN12 | 0.042 |   0.564 |    0.099 | 
     | CLK_I__L3_I11/Q                   |   ^   | CLK_I__L3_N11    | CLKIN12 | 0.106 |   0.670 |    0.205 | 
     | CLK_I__L4_I14/A                   |   ^   | CLK_I__L3_N11    | CLKIN12 | 0.000 |   0.670 |    0.205 | 
     | CLK_I__L4_I14/Q                   |   v   | CLK_I__L4_N14    | CLKIN12 | 0.089 |   0.759 |    0.294 | 
     | CLK_I__L5_I28/A                   |   v   | CLK_I__L4_N14    | CLKIN12 | 0.005 |   0.765 |    0.300 | 
     | CLK_I__L5_I28/Q                   |   ^   | CLK_I__L5_N28    | CLKIN12 | 0.122 |   0.887 |    0.422 | 
     | CLK_I__L6_I52/A                   |   ^   | CLK_I__L5_N28    | CLKIN15 | 0.004 |   0.890 |    0.425 | 
     | CLK_I__L6_I52/Q                   |   v   | CLK_I__L6_N52    | CLKIN15 | 0.174 |   1.064 |    0.599 | 
     | CLK_I__L7_I529/A                  |   v   | CLK_I__L6_N52    | CLKIN6  | 0.095 |   1.158 |    0.694 | 
     | CLK_I__L7_I529/Q                  |   ^   | CLK_I__L7_N529   | CLKIN6  | 0.225 |   1.383 |    0.918 | 
     | u2/pixel_buf/Q_reg_19/C           |   ^   | CLK_I__L7_N529   | DF3     | 0.002 |   1.385 |    0.920 | 
     | u2/pixel_buf/Q_reg_19/Q           |   ^   | u2/pixelbuf_q_19 | DF3     | 0.539 |   1.924 |    1.459 | 
     | u2/color_proc/DataBuffer_reg_19/D |   ^   | u2/pixelbuf_q_19 | DFE1    | 0.000 |   1.924 |    1.459 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I          |         |       |   0.000 |    0.465 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.528 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.661 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.711 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    0.987 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.029 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.126 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.126 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.224 | 
     | CLK_I__L5_I26/A                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.231 | 
     | CLK_I__L5_I26/Q                   |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.476 | 
     | CLK_I__L6_I50/A                   |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.519 | 
     | CLK_I__L6_I50/Q                   |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.247 |    1.712 | 
     | CLK_I__L7_I510/A                  |   v   | CLK_I__L6_N50  | CLKIN6  | 0.009 |   1.256 |    1.721 | 
     | CLK_I__L7_I510/Q                  |   ^   | CLK_I__L7_N510 | CLKIN6  | 0.203 |   1.459 |    1.924 | 
     | u2/color_proc/DataBuffer_reg_19/C |   ^   | CLK_I__L7_N510 | DFE1    | 0.000 |   1.459 |    1.924 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u4/wr_full_reg/C 
Endpoint:   u4/wr_full_reg/D (^) checked with  leading edge of 'my_clock'
Beginpoint: u4/wfull_reg/Q   (^) triggered by  leading edge of 'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.250
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.255
  Arrival Time                  1.740
  Slack Time                    0.485
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                  |       |                |         |       |  Time   |   Time   | 
     |------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I          |         |       |   0.000 |   -0.485 | 
     | CLK_I__L1_I0/A   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.422 | 
     | CLK_I__L1_I0/Q   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.289 | 
     | CLK_I__L2_I3/A   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.049 |   0.245 |   -0.239 | 
     | CLK_I__L2_I3/Q   |   v   | CLK_I__L2_N3   | CLKBU15 | 0.209 |   0.455 |   -0.030 | 
     | CLK_I__L3_I5/A   |   v   | CLK_I__L2_N3   | CLKIN12 | 0.002 |   0.457 |   -0.028 | 
     | CLK_I__L3_I5/Q   |   ^   | CLK_I__L3_N5   | CLKIN12 | 0.124 |   0.581 |    0.096 | 
     | CLK_I__L4_I5/A   |   ^   | CLK_I__L3_N5   | CLKIN15 | 0.005 |   0.586 |    0.101 | 
     | CLK_I__L4_I5/Q   |   v   | CLK_I__L4_N5   | CLKIN15 | 0.091 |   0.676 |    0.192 | 
     | CLK_I__L5_I10/A  |   v   | CLK_I__L4_N5   | CLKIN15 | 0.002 |   0.678 |    0.193 | 
     | CLK_I__L5_I10/Q  |   ^   | CLK_I__L5_N10  | CLKIN15 | 0.182 |   0.860 |    0.375 | 
     | CLK_I__L6_I20/A  |   ^   | CLK_I__L5_N10  | CLKIN15 | 0.004 |   0.864 |    0.379 | 
     | CLK_I__L6_I20/Q  |   v   | CLK_I__L6_N20  | CLKIN15 | 0.165 |   1.028 |    0.544 | 
     | CLK_I__L7_I206/A |   v   | CLK_I__L6_N20  | CLKIN6  | 0.007 |   1.036 |    0.551 | 
     | CLK_I__L7_I206/Q |   ^   | CLK_I__L7_N206 | CLKIN6  | 0.211 |   1.246 |    0.762 | 
     | u4/wfull_reg/C   |   ^   | CLK_I__L7_N206 | DFC1    | 0.004 |   1.250 |    0.765 | 
     | u4/wfull_reg/Q   |   ^   | u4/wfull       | DFC1    | 0.490 |   1.740 |    1.255 | 
     | u4/wr_full_reg/D |   ^   | u4/wfull       | DFC1    | 0.000 |   1.740 |    1.255 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                  |       |                |         |       |  Time   |   Time   | 
     |------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I          |         |       |   0.000 |    0.485 | 
     | CLK_I__L1_I0/A   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.547 | 
     | CLK_I__L1_I0/Q   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.681 | 
     | CLK_I__L2_I3/A   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.049 |   0.246 |    0.730 | 
     | CLK_I__L2_I3/Q   |   v   | CLK_I__L2_N3   | CLKBU15 | 0.209 |   0.455 |    0.940 | 
     | CLK_I__L3_I5/A   |   v   | CLK_I__L2_N3   | CLKIN12 | 0.002 |   0.457 |    0.941 | 
     | CLK_I__L3_I5/Q   |   ^   | CLK_I__L3_N5   | CLKIN12 | 0.124 |   0.581 |    1.065 | 
     | CLK_I__L4_I5/A   |   ^   | CLK_I__L3_N5   | CLKIN15 | 0.005 |   0.586 |    1.070 | 
     | CLK_I__L4_I5/Q   |   v   | CLK_I__L4_N5   | CLKIN15 | 0.091 |   0.676 |    1.161 | 
     | CLK_I__L5_I10/A  |   v   | CLK_I__L4_N5   | CLKIN15 | 0.002 |   0.678 |    1.163 | 
     | CLK_I__L5_I10/Q  |   ^   | CLK_I__L5_N10  | CLKIN15 | 0.182 |   0.860 |    1.345 | 
     | CLK_I__L6_I20/A  |   ^   | CLK_I__L5_N10  | CLKIN15 | 0.004 |   0.864 |    1.348 | 
     | CLK_I__L6_I20/Q  |   v   | CLK_I__L6_N20  | CLKIN15 | 0.165 |   1.028 |    1.513 | 
     | CLK_I__L7_I206/A |   v   | CLK_I__L6_N20  | CLKIN6  | 0.007 |   1.036 |    1.521 | 
     | CLK_I__L7_I206/Q |   ^   | CLK_I__L7_N206 | CLKIN6  | 0.211 |   1.246 |    1.731 | 
     | u4/wr_full_reg/C |   ^   | CLK_I__L7_N206 | DFC1    | 0.004 |   1.250 |    1.735 | 
     +----------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u3/dseol_reg/C 
Endpoint:   u3/dseol_reg/D (^) checked with  leading edge of 'my_clock'
Beginpoint: u3/seol_reg/Q  (^) triggered by  leading edge of 'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.448
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.458
  Arrival Time                  1.949
  Slack Time                    0.491
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                  |       |                |         |       |  Time   |   Time   | 
     |------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I          |         |       |   0.000 |   -0.491 | 
     | CLK_I__L1_I0/A   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.428 | 
     | CLK_I__L1_I0/Q   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.295 | 
     | CLK_I__L2_I6/A   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.245 | 
     | CLK_I__L2_I6/Q   |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    0.024 | 
     | CLK_I__L3_I9/A   |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    0.057 | 
     | CLK_I__L3_I9/Q   |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    0.166 | 
     | CLK_I__L4_I10/A  |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    0.166 | 
     | CLK_I__L4_I10/Q  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    0.288 | 
     | CLK_I__L5_I19/A  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    0.318 | 
     | CLK_I__L5_I19/Q  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    0.478 | 
     | CLK_I__L6_I39/A  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    0.489 | 
     | CLK_I__L6_I39/Q  |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    0.682 | 
     | CLK_I__L7_I396/A |   v   | CLK_I__L6_N39  | CLKIN6  | 0.007 |   1.180 |    0.689 | 
     | CLK_I__L7_I396/Q |   ^   | CLK_I__L7_N396 | CLKIN6  | 0.267 |   1.447 |    0.956 | 
     | u3/seol_reg/C    |   ^   | CLK_I__L7_N396 | DF3     | 0.001 |   1.448 |    0.957 | 
     | u3/seol_reg/Q    |   ^   | u3/seol        | DF3     | 0.501 |   1.949 |    1.458 | 
     | u3/dseol_reg/D   |   ^   | u3/seol        | DF3     | 0.000 |   1.949 |    1.458 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                  |       |                |         |       |  Time   |   Time   | 
     |------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I          |         |       |   0.000 |    0.491 | 
     | CLK_I__L1_I0/A   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.554 | 
     | CLK_I__L1_I0/Q   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.687 | 
     | CLK_I__L2_I6/A   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.737 | 
     | CLK_I__L2_I6/Q   |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    1.006 | 
     | CLK_I__L3_I9/A   |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    1.039 | 
     | CLK_I__L3_I9/Q   |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    1.148 | 
     | CLK_I__L4_I10/A  |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    1.148 | 
     | CLK_I__L4_I10/Q  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    1.270 | 
     | CLK_I__L5_I19/A  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    1.301 | 
     | CLK_I__L5_I19/Q  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    1.460 | 
     | CLK_I__L6_I39/A  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    1.471 | 
     | CLK_I__L6_I39/Q  |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    1.664 | 
     | CLK_I__L7_I396/A |   v   | CLK_I__L6_N39  | CLKIN6  | 0.007 |   1.180 |    1.671 | 
     | CLK_I__L7_I396/Q |   ^   | CLK_I__L7_N396 | CLKIN6  | 0.267 |   1.447 |    1.938 | 
     | u3/dseol_reg/C   |   ^   | CLK_I__L7_N396 | DF3     | 0.001 |   1.448 |    1.939 | 
     +----------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_11/C 
Endpoint:   u2/color_proc/DataBuffer_reg_11/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_11/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.459
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.459
  Arrival Time                  1.952
  Slack Time                    0.493
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I            |         |       |   0.000 |   -0.493 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I            | CLKIN15 | 0.063 |   0.063 |   -0.430 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0     | CLKIN15 | 0.133 |   0.196 |   -0.296 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0     | CLKBU15 | 0.050 |   0.246 |   -0.246 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8     | CLKBU15 | 0.276 |   0.522 |    0.030 | 
     | CLK_I__L3_I11/A                   |   v   | CLK_I__L2_N8     | CLKIN12 | 0.042 |   0.564 |    0.071 | 
     | CLK_I__L3_I11/Q                   |   ^   | CLK_I__L3_N11    | CLKIN12 | 0.106 |   0.670 |    0.178 | 
     | CLK_I__L4_I14/A                   |   ^   | CLK_I__L3_N11    | CLKIN12 | 0.000 |   0.670 |    0.178 | 
     | CLK_I__L4_I14/Q                   |   v   | CLK_I__L4_N14    | CLKIN12 | 0.089 |   0.759 |    0.267 | 
     | CLK_I__L5_I29/A                   |   v   | CLK_I__L4_N14    | CLKIN12 | 0.005 |   0.765 |    0.272 | 
     | CLK_I__L5_I29/Q                   |   ^   | CLK_I__L5_N29    | CLKIN12 | 0.115 |   0.879 |    0.387 | 
     | CLK_I__L6_I53/A                   |   ^   | CLK_I__L5_N29    | CLKIN15 | 0.003 |   0.882 |    0.390 | 
     | CLK_I__L6_I53/Q                   |   v   | CLK_I__L6_N53    | CLKIN15 | 0.170 |   1.052 |    0.560 | 
     | CLK_I__L7_I534/A                  |   v   | CLK_I__L6_N53    | CLKIN6  | 0.095 |   1.148 |    0.655 | 
     | CLK_I__L7_I534/Q                  |   ^   | CLK_I__L7_N534   | CLKIN6  | 0.266 |   1.413 |    0.921 | 
     | u2/pixel_buf/Q_reg_11/C           |   ^   | CLK_I__L7_N534   | DF3     | 0.001 |   1.414 |    0.922 | 
     | u2/pixel_buf/Q_reg_11/Q           |   ^   | u2/pixelbuf_q_11 | DF3     | 0.538 |   1.952 |    1.459 | 
     | u2/color_proc/DataBuffer_reg_11/D |   ^   | u2/pixelbuf_q_11 | DFE1    | 0.000 |   1.952 |    1.459 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I          |         |       |   0.000 |    0.493 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.555 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.689 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.739 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.015 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.057 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.153 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.153 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.252 | 
     | CLK_I__L5_I26/A                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.259 | 
     | CLK_I__L5_I26/Q                   |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.504 | 
     | CLK_I__L6_I50/A                   |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.547 | 
     | CLK_I__L6_I50/Q                   |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.247 |    1.740 | 
     | CLK_I__L7_I510/A                  |   v   | CLK_I__L6_N50  | CLKIN6  | 0.009 |   1.256 |    1.749 | 
     | CLK_I__L7_I510/Q                  |   ^   | CLK_I__L7_N510 | CLKIN6  | 0.203 |   1.459 |    1.952 | 
     | u2/color_proc/DataBuffer_reg_11/C |   ^   | CLK_I__L7_N510 | DFE1    | 0.000 |   1.459 |    1.952 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin luint_reg/C 
Endpoint:   luint_reg/D  (^) checked with  leading edge of 'my_clock'
Beginpoint: sluint_reg/Q (^) triggered by  leading edge of 'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.418
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.426
  Arrival Time                  1.924
  Slack Time                    0.498
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                  |       |                |         |       |  Time   |   Time   | 
     |------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I          |         |       |   0.000 |   -0.498 | 
     | CLK_I__L1_I0/A   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.435 | 
     | CLK_I__L1_I0/Q   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.301 | 
     | CLK_I__L2_I6/A   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.251 | 
     | CLK_I__L2_I6/Q   |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    0.017 | 
     | CLK_I__L3_I9/A   |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    0.050 | 
     | CLK_I__L3_I9/Q   |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    0.159 | 
     | CLK_I__L4_I10/A  |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    0.159 | 
     | CLK_I__L4_I10/Q  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    0.281 | 
     | CLK_I__L5_I19/A  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    0.312 | 
     | CLK_I__L5_I19/Q  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    0.472 | 
     | CLK_I__L6_I39/A  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    0.483 | 
     | CLK_I__L6_I39/Q  |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    0.675 | 
     | CLK_I__L7_I398/A |   v   | CLK_I__L6_N39  | CLKIN6  | 0.022 |   1.195 |    0.697 | 
     | CLK_I__L7_I398/Q |   ^   | CLK_I__L7_N398 | CLKIN6  | 0.222 |   1.417 |    0.919 | 
     | sluint_reg/C     |   ^   | CLK_I__L7_N398 | DF3     | 0.001 |   1.418 |    0.921 | 
     | sluint_reg/Q     |   ^   | sluint         | DF3     | 0.506 |   1.924 |    1.426 | 
     | luint_reg/D      |   ^   | sluint         | DF3     | 0.000 |   1.924 |    1.426 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                  |       |                |         |       |  Time   |   Time   | 
     |------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I          |         |       |   0.000 |    0.498 | 
     | CLK_I__L1_I0/A   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.560 | 
     | CLK_I__L1_I0/Q   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.694 | 
     | CLK_I__L2_I6/A   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.744 | 
     | CLK_I__L2_I6/Q   |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    1.012 | 
     | CLK_I__L3_I9/A   |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    1.046 | 
     | CLK_I__L3_I9/Q   |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    1.155 | 
     | CLK_I__L4_I10/A  |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    1.155 | 
     | CLK_I__L4_I10/Q  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    1.277 | 
     | CLK_I__L5_I19/A  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    1.307 | 
     | CLK_I__L5_I19/Q  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    1.467 | 
     | CLK_I__L6_I39/A  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    1.478 | 
     | CLK_I__L6_I39/Q  |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    1.671 | 
     | CLK_I__L7_I398/A |   v   | CLK_I__L6_N39  | CLKIN6  | 0.022 |   1.195 |    1.693 | 
     | CLK_I__L7_I398/Q |   ^   | CLK_I__L7_N398 | CLKIN6  | 0.222 |   1.417 |    1.915 | 
     | luint_reg/C      |   ^   | CLK_I__L7_N398 | DF3     | 0.002 |   1.418 |    1.916 | 
     +----------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_21/C 
Endpoint:   u2/color_proc/DataBuffer_reg_21/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_21/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.396
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.396
  Arrival Time                  1.898
  Slack Time                    0.502
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I            |         |       |   0.000 |   -0.502 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I            | CLKIN15 | 0.063 |   0.063 |   -0.439 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0     | CLKIN15 | 0.133 |   0.196 |   -0.306 | 
     | CLK_I__L2_I7/A                    |   v   | CLK_I__L1_N0     | CLKBU15 | 0.050 |   0.246 |   -0.256 | 
     | CLK_I__L2_I7/Q                    |   v   | CLK_I__L2_N7     | CLKBU15 | 0.266 |   0.513 |    0.011 | 
     | CLK_I__L3_I10/A                   |   v   | CLK_I__L2_N7     | CLKIN10 | 0.031 |   0.544 |    0.042 | 
     | CLK_I__L3_I10/Q                   |   ^   | CLK_I__L3_N10    | CLKIN10 | 0.130 |   0.673 |    0.171 | 
     | CLK_I__L4_I12/A                   |   ^   | CLK_I__L3_N10    | CLKIN15 | 0.000 |   0.673 |    0.171 | 
     | CLK_I__L4_I12/Q                   |   v   | CLK_I__L4_N12    | CLKIN15 | 0.106 |   0.779 |    0.278 | 
     | CLK_I__L5_I23/A                   |   v   | CLK_I__L4_N12    | CLKIN15 | 0.021 |   0.801 |    0.299 | 
     | CLK_I__L5_I23/Q                   |   ^   | CLK_I__L5_N23    | CLKIN15 | 0.186 |   0.986 |    0.485 | 
     | CLK_I__L6_I47/A                   |   ^   | CLK_I__L5_N23    | CLKIN15 | 0.004 |   0.991 |    0.489 | 
     | CLK_I__L6_I47/Q                   |   v   | CLK_I__L6_N47    | CLKIN15 | 0.164 |   1.155 |    0.653 | 
     | CLK_I__L7_I473/A                  |   v   | CLK_I__L6_N47    | CLKIN6  | 0.007 |   1.162 |    0.660 | 
     | CLK_I__L7_I473/Q                  |   ^   | CLK_I__L7_N473   | CLKIN6  | 0.215 |   1.377 |    0.875 | 
     | u2/pixel_buf/Q_reg_21/C           |   ^   | CLK_I__L7_N473   | DF3     | 0.005 |   1.382 |    0.881 | 
     | u2/pixel_buf/Q_reg_21/Q           |   ^   | u2/pixelbuf_q_21 | DF3     | 0.515 |   1.898 |    1.396 | 
     | u2/color_proc/DataBuffer_reg_21/D |   ^   | u2/pixelbuf_q_21 | DFE1    | 0.000 |   1.898 |    1.396 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I          |         |       |   0.000 |    0.502 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.564 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.698 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.748 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.024 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.066 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.162 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.162 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.261 | 
     | CLK_I__L5_I24/A                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    1.267 | 
     | CLK_I__L5_I24/Q                   |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    1.457 | 
     | CLK_I__L6_I48/A                   |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    1.475 | 
     | CLK_I__L6_I48/Q                   |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    1.648 | 
     | CLK_I__L7_I487/A                  |   v   | CLK_I__L6_N48  | CLKIN6  | 0.008 |   1.153 |    1.655 | 
     | CLK_I__L7_I487/Q                  |   ^   | CLK_I__L7_N487 | CLKIN6  | 0.241 |   1.395 |    1.896 | 
     | u2/color_proc/DataBuffer_reg_21/C |   ^   | CLK_I__L7_N487 | DFE1    | 0.001 |   1.396 |    1.898 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_30/C 
Endpoint:   u2/color_proc/DataBuffer_reg_30/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_30/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.459
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.459
  Arrival Time                  1.962
  Slack Time                    0.503
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I            |         |       |   0.000 |   -0.503 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I            | CLKIN15 | 0.063 |   0.063 |   -0.440 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0     | CLKIN15 | 0.133 |   0.196 |   -0.307 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0     | CLKBU15 | 0.050 |   0.246 |   -0.257 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8     | CLKBU15 | 0.276 |   0.522 |    0.019 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8     | CLKIN12 | 0.042 |   0.564 |    0.061 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0        | CLKIN12 | 0.097 |   0.661 |    0.158 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0        | CLKIN12 | 0.000 |   0.661 |    0.158 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13    | CLKIN12 | 0.099 |   0.759 |    0.257 | 
     | CLK_I__L5_I26/A                   |   v   | CLK_I__L4_N13    | CLKIN12 | 0.007 |   0.766 |    0.263 | 
     | CLK_I__L5_I26/Q                   |   ^   | CLK_I__L5_N26    | CLKIN12 | 0.245 |   1.011 |    0.509 | 
     | CLK_I__L6_I50/A                   |   ^   | CLK_I__L5_N26    | CLKIN15 | 0.043 |   1.054 |    0.551 | 
     | CLK_I__L6_I50/Q                   |   v   | CLK_I__L6_N50    | CLKIN15 | 0.193 |   1.247 |    0.745 | 
     | CLK_I__L7_I510/A                  |   v   | CLK_I__L6_N50    | CLKIN6  | 0.009 |   1.256 |    0.754 | 
     | CLK_I__L7_I510/Q                  |   ^   | CLK_I__L7_N510   | CLKIN6  | 0.203 |   1.459 |    0.956 | 
     | u2/pixel_buf/Q_reg_30/C           |   ^   | CLK_I__L7_N510   | DF3     | 0.000 |   1.459 |    0.956 | 
     | u2/pixel_buf/Q_reg_30/Q           |   ^   | u2/pixelbuf_q_30 | DF3     | 0.503 |   1.962 |    1.459 | 
     | u2/color_proc/DataBuffer_reg_30/D |   ^   | u2/pixelbuf_q_30 | DFE1    | 0.000 |   1.962 |    1.459 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I          |         |       |   0.000 |    0.503 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.566 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.699 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.749 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.025 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.067 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.164 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.164 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.262 | 
     | CLK_I__L5_I26/A                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.269 | 
     | CLK_I__L5_I26/Q                   |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.514 | 
     | CLK_I__L6_I50/A                   |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.557 | 
     | CLK_I__L6_I50/Q                   |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.247 |    1.750 | 
     | CLK_I__L7_I510/A                  |   v   | CLK_I__L6_N50  | CLKIN6  | 0.009 |   1.256 |    1.759 | 
     | CLK_I__L7_I510/Q                  |   ^   | CLK_I__L7_N510 | CLKIN6  | 0.203 |   1.459 |    1.962 | 
     | u2/color_proc/DataBuffer_reg_30/C |   ^   | CLK_I__L7_N510 | DFE1    | 0.001 |   1.459 |    1.962 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_20/C 
Endpoint:   u2/color_proc/DataBuffer_reg_20/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_20/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.471
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.471
  Arrival Time                  1.978
  Slack Time                    0.506
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I            |         |       |   0.000 |   -0.506 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I            | CLKIN15 | 0.063 |   0.063 |   -0.444 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0     | CLKIN15 | 0.133 |   0.196 |   -0.310 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0     | CLKBU15 | 0.050 |   0.246 |   -0.260 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8     | CLKBU15 | 0.276 |   0.522 |    0.016 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8     | CLKIN12 | 0.042 |   0.564 |    0.057 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0        | CLKIN12 | 0.097 |   0.661 |    0.154 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0        | CLKIN12 | 0.000 |   0.661 |    0.154 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13    | CLKIN12 | 0.099 |   0.759 |    0.253 | 
     | CLK_I__L5_I25/A                   |   v   | CLK_I__L4_N13    | CLKIN15 | 0.006 |   0.766 |    0.259 | 
     | CLK_I__L5_I25/Q                   |   ^   | CLK_I__L5_N25    | CLKIN15 | 0.240 |   1.006 |    0.499 | 
     | CLK_I__L6_I49/A                   |   ^   | CLK_I__L5_N25    | CLKIN15 | 0.068 |   1.074 |    0.567 | 
     | CLK_I__L6_I49/Q                   |   v   | CLK_I__L6_N49    | CLKIN15 | 0.181 |   1.255 |    0.749 | 
     | CLK_I__L7_I501/A                  |   v   | CLK_I__L6_N49    | CLKIN6  | 0.003 |   1.258 |    0.751 | 
     | CLK_I__L7_I501/Q                  |   ^   | CLK_I__L7_N501   | CLKIN6  | 0.212 |   1.470 |    0.964 | 
     | u2/pixel_buf/Q_reg_20/C           |   ^   | CLK_I__L7_N501   | DF3     | 0.001 |   1.471 |    0.964 | 
     | u2/pixel_buf/Q_reg_20/Q           |   ^   | u2/pixelbuf_q_20 | DF3     | 0.507 |   1.978 |    1.471 | 
     | u2/color_proc/DataBuffer_reg_20/D |   ^   | u2/pixelbuf_q_20 | DFE1    | 0.000 |   1.978 |    1.471 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I          |         |       |   0.000 |    0.506 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.569 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.703 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.753 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.029 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.070 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.167 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.167 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.266 | 
     | CLK_I__L5_I25/A                   |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |    1.272 | 
     | CLK_I__L5_I25/Q                   |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |    1.512 | 
     | CLK_I__L6_I49/A                   |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |    1.580 | 
     | CLK_I__L6_I49/Q                   |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |    1.762 | 
     | CLK_I__L7_I501/A                  |   v   | CLK_I__L6_N49  | CLKIN6  | 0.003 |   1.258 |    1.764 | 
     | CLK_I__L7_I501/Q                  |   ^   | CLK_I__L7_N501 | CLKIN6  | 0.212 |   1.470 |    1.977 | 
     | u2/color_proc/DataBuffer_reg_20/C |   ^   | CLK_I__L7_N501 | DFE1    | 0.001 |   1.471 |    1.978 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u3/dseof_reg/C 
Endpoint:   u3/dseof_reg/D (^) checked with  leading edge of 'my_clock'
Beginpoint: u3/seof_reg/Q  (^) triggered by  leading edge of 'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.430
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.440
  Arrival Time                  1.949
  Slack Time                    0.509
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                  |       |                |         |       |  Time   |   Time   | 
     |------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I          |         |       |   0.000 |   -0.509 | 
     | CLK_I__L1_I0/A   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.447 | 
     | CLK_I__L1_I0/Q   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.313 | 
     | CLK_I__L2_I6/A   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.263 | 
     | CLK_I__L2_I6/Q   |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    0.005 | 
     | CLK_I__L3_I9/A   |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    0.039 | 
     | CLK_I__L3_I9/Q   |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    0.148 | 
     | CLK_I__L4_I10/A  |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    0.148 | 
     | CLK_I__L4_I10/Q  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    0.270 | 
     | CLK_I__L5_I19/A  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    0.300 | 
     | CLK_I__L5_I19/Q  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    0.460 | 
     | CLK_I__L6_I39/A  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    0.471 | 
     | CLK_I__L6_I39/Q  |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    0.664 | 
     | CLK_I__L7_I399/A |   v   | CLK_I__L6_N39  | CLKIN6  | 0.005 |   1.178 |    0.668 | 
     | CLK_I__L7_I399/Q |   ^   | CLK_I__L7_N399 | CLKIN6  | 0.250 |   1.428 |    0.918 | 
     | u3/seof_reg/C    |   ^   | CLK_I__L7_N399 | DF3     | 0.003 |   1.430 |    0.921 | 
     | u3/seof_reg/Q    |   ^   | u3/seof        | DF3     | 0.519 |   1.949 |    1.440 | 
     | u3/dseof_reg/D   |   ^   | u3/seof        | DF3     | 0.000 |   1.949 |    1.440 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                  |       |                |         |       |  Time   |   Time   | 
     |------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I          |         |       |   0.000 |    0.509 | 
     | CLK_I__L1_I0/A   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.572 | 
     | CLK_I__L1_I0/Q   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.706 | 
     | CLK_I__L2_I6/A   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.756 | 
     | CLK_I__L2_I6/Q   |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    1.024 | 
     | CLK_I__L3_I9/A   |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    1.057 | 
     | CLK_I__L3_I9/Q   |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    1.167 | 
     | CLK_I__L4_I10/A  |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    1.167 | 
     | CLK_I__L4_I10/Q  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    1.289 | 
     | CLK_I__L5_I19/A  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    1.319 | 
     | CLK_I__L5_I19/Q  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    1.479 | 
     | CLK_I__L6_I39/A  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    1.490 | 
     | CLK_I__L6_I39/Q  |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    1.683 | 
     | CLK_I__L7_I399/A |   v   | CLK_I__L6_N39  | CLKIN6  | 0.005 |   1.178 |    1.687 | 
     | CLK_I__L7_I399/Q |   ^   | CLK_I__L7_N399 | CLKIN6  | 0.250 |   1.428 |    1.937 | 
     | u3/dseof_reg/C   |   ^   | CLK_I__L7_N399 | DF3     | 0.003 |   1.430 |    1.940 | 
     +----------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_1/C 
Endpoint:   u2/color_proc/DataBuffer_reg_1/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_1/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.396
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.396
  Arrival Time                  1.908
  Slack Time                    0.512
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                 |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+---------+-------+---------+----------| 
     | CLK_I                            |   ^   | CLK_I           |         |       |   0.000 |   -0.512 | 
     | CLK_I__L1_I0/A                   |   ^   | CLK_I           | CLKIN15 | 0.063 |   0.063 |   -0.449 | 
     | CLK_I__L1_I0/Q                   |   v   | CLK_I__L1_N0    | CLKIN15 | 0.133 |   0.196 |   -0.316 | 
     | CLK_I__L2_I8/A                   |   v   | CLK_I__L1_N0    | CLKBU15 | 0.050 |   0.246 |   -0.266 | 
     | CLK_I__L2_I8/Q                   |   v   | CLK_I__L2_N8    | CLKBU15 | 0.276 |   0.522 |    0.010 | 
     | CLK_I__L3_I11/A                  |   v   | CLK_I__L2_N8    | CLKIN12 | 0.042 |   0.564 |    0.052 | 
     | CLK_I__L3_I11/Q                  |   ^   | CLK_I__L3_N11   | CLKIN12 | 0.106 |   0.670 |    0.158 | 
     | CLK_I__L4_I14/A                  |   ^   | CLK_I__L3_N11   | CLKIN12 | 0.000 |   0.670 |    0.158 | 
     | CLK_I__L4_I14/Q                  |   v   | CLK_I__L4_N14   | CLKIN12 | 0.089 |   0.759 |    0.247 | 
     | CLK_I__L5_I29/A                  |   v   | CLK_I__L4_N14   | CLKIN12 | 0.005 |   0.765 |    0.253 | 
     | CLK_I__L5_I29/Q                  |   ^   | CLK_I__L5_N29   | CLKIN12 | 0.115 |   0.879 |    0.367 | 
     | CLK_I__L6_I53/A                  |   ^   | CLK_I__L5_N29   | CLKIN15 | 0.003 |   0.882 |    0.370 | 
     | CLK_I__L6_I53/Q                  |   v   | CLK_I__L6_N53   | CLKIN15 | 0.170 |   1.052 |    0.540 | 
     | CLK_I__L7_I542/A                 |   v   | CLK_I__L6_N53   | CLKIN6  | 0.076 |   1.128 |    0.616 | 
     | CLK_I__L7_I542/Q                 |   ^   | CLK_I__L7_N542  | CLKIN6  | 0.255 |   1.383 |    0.871 | 
     | u2/pixel_buf/Q_reg_1/C           |   ^   | CLK_I__L7_N542  | DF3     | 0.001 |   1.384 |    0.872 | 
     | u2/pixel_buf/Q_reg_1/Q           |   ^   | u2/pixelbuf_q_1 | DF3     | 0.524 |   1.908 |    1.396 | 
     | u2/color_proc/DataBuffer_reg_1/D |   ^   | u2/pixelbuf_q_1 | DFE1    | 0.000 |   1.908 |    1.396 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                            |   ^   | CLK_I          |         |       |   0.000 |    0.512 | 
     | CLK_I__L1_I0/A                   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.575 | 
     | CLK_I__L1_I0/Q                   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.708 | 
     | CLK_I__L2_I8/A                   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.758 | 
     | CLK_I__L2_I8/Q                   |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.034 | 
     | CLK_I__I0/A                      |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.076 | 
     | CLK_I__I0/Q                      |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.173 | 
     | CLK_I__L4_I13/A                  |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.173 | 
     | CLK_I__L4_I13/Q                  |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.271 | 
     | CLK_I__L5_I24/A                  |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    1.278 | 
     | CLK_I__L5_I24/Q                  |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    1.467 | 
     | CLK_I__L6_I48/A                  |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    1.485 | 
     | CLK_I__L6_I48/Q                  |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    1.658 | 
     | CLK_I__L7_I487/A                 |   v   | CLK_I__L6_N48  | CLKIN6  | 0.008 |   1.153 |    1.666 | 
     | CLK_I__L7_I487/Q                 |   ^   | CLK_I__L7_N487 | CLKIN6  | 0.241 |   1.395 |    1.907 | 
     | u2/color_proc/DataBuffer_reg_1/C |   ^   | CLK_I__L7_N487 | DFE1    | 0.001 |   1.396 |    1.908 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_16/C 
Endpoint:   u2/color_proc/DataBuffer_reg_16/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_16/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.471
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.471
  Arrival Time                  1.985
  Slack Time                    0.514
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I            |         |       |   0.000 |   -0.514 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I            | CLKIN15 | 0.063 |   0.063 |   -0.451 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0     | CLKIN15 | 0.133 |   0.196 |   -0.318 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0     | CLKBU15 | 0.050 |   0.246 |   -0.268 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8     | CLKBU15 | 0.276 |   0.522 |    0.008 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8     | CLKIN12 | 0.042 |   0.564 |    0.050 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0        | CLKIN12 | 0.097 |   0.661 |    0.147 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0        | CLKIN12 | 0.000 |   0.661 |    0.147 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13    | CLKIN12 | 0.099 |   0.759 |    0.245 | 
     | CLK_I__L5_I25/A                   |   v   | CLK_I__L4_N13    | CLKIN15 | 0.006 |   0.766 |    0.252 | 
     | CLK_I__L5_I25/Q                   |   ^   | CLK_I__L5_N25    | CLKIN15 | 0.240 |   1.006 |    0.492 | 
     | CLK_I__L6_I49/A                   |   ^   | CLK_I__L5_N25    | CLKIN15 | 0.068 |   1.074 |    0.560 | 
     | CLK_I__L6_I49/Q                   |   v   | CLK_I__L6_N49    | CLKIN15 | 0.181 |   1.255 |    0.741 | 
     | CLK_I__L7_I497/A                  |   v   | CLK_I__L6_N49    | CLKIN6  | 0.002 |   1.257 |    0.743 | 
     | CLK_I__L7_I497/Q                  |   ^   | CLK_I__L7_N497   | CLKIN6  | 0.210 |   1.467 |    0.953 | 
     | u2/pixel_buf/Q_reg_16/C           |   ^   | CLK_I__L7_N497   | DF3     | 0.001 |   1.468 |    0.954 | 
     | u2/pixel_buf/Q_reg_16/Q           |   ^   | u2/pixelbuf_q_16 | DF3     | 0.517 |   1.985 |    1.471 | 
     | u2/color_proc/DataBuffer_reg_16/D |   ^   | u2/pixelbuf_q_16 | DFE1    | 0.000 |   1.985 |    1.471 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I          |         |       |   0.000 |    0.514 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.577 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.710 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.760 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.036 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.078 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.175 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.175 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.273 | 
     | CLK_I__L5_I25/A                   |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |    1.280 | 
     | CLK_I__L5_I25/Q                   |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |    1.520 | 
     | CLK_I__L6_I49/A                   |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |    1.588 | 
     | CLK_I__L6_I49/Q                   |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |    1.769 | 
     | CLK_I__L7_I501/A                  |   v   | CLK_I__L6_N49  | CLKIN6  | 0.003 |   1.258 |    1.772 | 
     | CLK_I__L7_I501/Q                  |   ^   | CLK_I__L7_N501 | CLKIN6  | 0.212 |   1.470 |    1.984 | 
     | u2/color_proc/DataBuffer_reg_16/C |   ^   | CLK_I__L7_N501 | DFE1    | 0.001 |   1.471 |    1.985 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_8/C 
Endpoint:   u2/color_proc/DataBuffer_reg_8/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_8/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.471
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.471
  Arrival Time                  1.986
  Slack Time                    0.514
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                 |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+---------+-------+---------+----------| 
     | CLK_I                            |   ^   | CLK_I           |         |       |   0.000 |   -0.514 | 
     | CLK_I__L1_I0/A                   |   ^   | CLK_I           | CLKIN15 | 0.063 |   0.063 |   -0.451 | 
     | CLK_I__L1_I0/Q                   |   v   | CLK_I__L1_N0    | CLKIN15 | 0.133 |   0.196 |   -0.318 | 
     | CLK_I__L2_I8/A                   |   v   | CLK_I__L1_N0    | CLKBU15 | 0.050 |   0.246 |   -0.268 | 
     | CLK_I__L2_I8/Q                   |   v   | CLK_I__L2_N8    | CLKBU15 | 0.276 |   0.522 |    0.008 | 
     | CLK_I__I0/A                      |   v   | CLK_I__L2_N8    | CLKIN12 | 0.042 |   0.564 |    0.050 | 
     | CLK_I__I0/Q                      |   ^   | CLK_I__N0       | CLKIN12 | 0.097 |   0.661 |    0.147 | 
     | CLK_I__L4_I13/A                  |   ^   | CLK_I__N0       | CLKIN12 | 0.000 |   0.661 |    0.147 | 
     | CLK_I__L4_I13/Q                  |   v   | CLK_I__L4_N13   | CLKIN12 | 0.099 |   0.759 |    0.245 | 
     | CLK_I__L5_I25/A                  |   v   | CLK_I__L4_N13   | CLKIN15 | 0.006 |   0.766 |    0.252 | 
     | CLK_I__L5_I25/Q                  |   ^   | CLK_I__L5_N25   | CLKIN15 | 0.240 |   1.006 |    0.492 | 
     | CLK_I__L6_I49/A                  |   ^   | CLK_I__L5_N25   | CLKIN15 | 0.068 |   1.074 |    0.560 | 
     | CLK_I__L6_I49/Q                  |   v   | CLK_I__L6_N49   | CLKIN15 | 0.181 |   1.255 |    0.741 | 
     | CLK_I__L7_I497/A                 |   v   | CLK_I__L6_N49   | CLKIN6  | 0.002 |   1.257 |    0.743 | 
     | CLK_I__L7_I497/Q                 |   ^   | CLK_I__L7_N497  | CLKIN6  | 0.210 |   1.467 |    0.953 | 
     | u2/pixel_buf/Q_reg_8/C           |   ^   | CLK_I__L7_N497  | DF3     | 0.002 |   1.468 |    0.954 | 
     | u2/pixel_buf/Q_reg_8/Q           |   ^   | u2/pixelbuf_q_8 | DF3     | 0.517 |   1.986 |    1.471 | 
     | u2/color_proc/DataBuffer_reg_8/D |   ^   | u2/pixelbuf_q_8 | DFE1    | 0.000 |   1.986 |    1.471 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                            |   ^   | CLK_I          |         |       |   0.000 |    0.514 | 
     | CLK_I__L1_I0/A                   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.577 | 
     | CLK_I__L1_I0/Q                   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.710 | 
     | CLK_I__L2_I8/A                   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.760 | 
     | CLK_I__L2_I8/Q                   |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.036 | 
     | CLK_I__I0/A                      |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.078 | 
     | CLK_I__I0/Q                      |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.175 | 
     | CLK_I__L4_I13/A                  |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.175 | 
     | CLK_I__L4_I13/Q                  |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.274 | 
     | CLK_I__L5_I25/A                  |   v   | CLK_I__L4_N13  | CLKIN15 | 0.006 |   0.766 |    1.280 | 
     | CLK_I__L5_I25/Q                  |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.240 |   1.006 |    1.520 | 
     | CLK_I__L6_I49/A                  |   ^   | CLK_I__L5_N25  | CLKIN15 | 0.068 |   1.074 |    1.588 | 
     | CLK_I__L6_I49/Q                  |   v   | CLK_I__L6_N49  | CLKIN15 | 0.181 |   1.255 |    1.769 | 
     | CLK_I__L7_I501/A                 |   v   | CLK_I__L6_N49  | CLKIN6  | 0.003 |   1.258 |    1.772 | 
     | CLK_I__L7_I501/Q                 |   ^   | CLK_I__L7_N501 | CLKIN6  | 0.212 |   1.470 |    1.984 | 
     | u2/color_proc/DataBuffer_reg_8/C |   ^   | CLK_I__L7_N501 | DFE1    | 0.001 |   1.471 |    1.986 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_10/C 
Endpoint:   u2/color_proc/DataBuffer_reg_10/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_10/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.396
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.396
  Arrival Time                  1.912
  Slack Time                    0.516
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I            |         |       |   0.000 |   -0.516 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I            | CLKIN15 | 0.063 |   0.063 |   -0.453 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0     | CLKIN15 | 0.133 |   0.196 |   -0.320 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0     | CLKBU15 | 0.050 |   0.246 |   -0.270 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8     | CLKBU15 | 0.276 |   0.522 |    0.006 | 
     | CLK_I__L3_I11/A                   |   v   | CLK_I__L2_N8     | CLKIN12 | 0.042 |   0.564 |    0.048 | 
     | CLK_I__L3_I11/Q                   |   ^   | CLK_I__L3_N11    | CLKIN12 | 0.106 |   0.670 |    0.154 | 
     | CLK_I__L4_I14/A                   |   ^   | CLK_I__L3_N11    | CLKIN12 | 0.000 |   0.670 |    0.154 | 
     | CLK_I__L4_I14/Q                   |   v   | CLK_I__L4_N14    | CLKIN12 | 0.089 |   0.759 |    0.243 | 
     | CLK_I__L5_I29/A                   |   v   | CLK_I__L4_N14    | CLKIN12 | 0.005 |   0.765 |    0.249 | 
     | CLK_I__L5_I29/Q                   |   ^   | CLK_I__L5_N29    | CLKIN12 | 0.115 |   0.879 |    0.363 | 
     | CLK_I__L6_I53/A                   |   ^   | CLK_I__L5_N29    | CLKIN15 | 0.003 |   0.882 |    0.366 | 
     | CLK_I__L6_I53/Q                   |   v   | CLK_I__L6_N53    | CLKIN15 | 0.170 |   1.052 |    0.536 | 
     | CLK_I__L7_I542/A                  |   v   | CLK_I__L6_N53    | CLKIN6  | 0.076 |   1.128 |    0.612 | 
     | CLK_I__L7_I542/Q                  |   ^   | CLK_I__L7_N542   | CLKIN6  | 0.255 |   1.383 |    0.867 | 
     | u2/pixel_buf/Q_reg_10/C           |   ^   | CLK_I__L7_N542   | DF3     | 0.001 |   1.384 |    0.868 | 
     | u2/pixel_buf/Q_reg_10/Q           |   ^   | u2/pixelbuf_q_10 | DF3     | 0.528 |   1.912 |    1.396 | 
     | u2/color_proc/DataBuffer_reg_10/D |   ^   | u2/pixelbuf_q_10 | DFE1    | 0.000 |   1.912 |    1.396 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I          |         |       |   0.000 |    0.516 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.579 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.712 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.762 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.038 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.080 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.177 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.177 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.275 | 
     | CLK_I__L5_I24/A                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    1.282 | 
     | CLK_I__L5_I24/Q                   |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    1.471 | 
     | CLK_I__L6_I48/A                   |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    1.489 | 
     | CLK_I__L6_I48/Q                   |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    1.662 | 
     | CLK_I__L7_I487/A                  |   v   | CLK_I__L6_N48  | CLKIN6  | 0.008 |   1.153 |    1.669 | 
     | CLK_I__L7_I487/Q                  |   ^   | CLK_I__L7_N487 | CLKIN6  | 0.241 |   1.395 |    1.911 | 
     | u2/color_proc/DataBuffer_reg_10/C |   ^   | CLK_I__L7_N487 | DFE1    | 0.001 |   1.396 |    1.912 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_6/C 
Endpoint:   u2/color_proc/DataBuffer_reg_6/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_6/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.455
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.455
  Arrival Time                  1.972
  Slack Time                    0.517
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                 |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+---------+-------+---------+----------| 
     | CLK_I                            |   ^   | CLK_I           |         |       |   0.000 |   -0.517 | 
     | CLK_I__L1_I0/A                   |   ^   | CLK_I           | CLKIN15 | 0.063 |   0.063 |   -0.454 | 
     | CLK_I__L1_I0/Q                   |   v   | CLK_I__L1_N0    | CLKIN15 | 0.133 |   0.196 |   -0.321 | 
     | CLK_I__L2_I8/A                   |   v   | CLK_I__L1_N0    | CLKBU15 | 0.050 |   0.246 |   -0.270 | 
     | CLK_I__L2_I8/Q                   |   v   | CLK_I__L2_N8    | CLKBU15 | 0.276 |   0.522 |    0.006 | 
     | CLK_I__L3_I11/A                  |   v   | CLK_I__L2_N8    | CLKIN12 | 0.042 |   0.564 |    0.047 | 
     | CLK_I__L3_I11/Q                  |   ^   | CLK_I__L3_N11   | CLKIN12 | 0.106 |   0.670 |    0.153 | 
     | CLK_I__L4_I14/A                  |   ^   | CLK_I__L3_N11   | CLKIN12 | 0.000 |   0.670 |    0.153 | 
     | CLK_I__L4_I14/Q                  |   v   | CLK_I__L4_N14   | CLKIN12 | 0.089 |   0.759 |    0.243 | 
     | CLK_I__L5_I28/A                  |   v   | CLK_I__L4_N14   | CLKIN12 | 0.005 |   0.765 |    0.248 | 
     | CLK_I__L5_I28/Q                  |   ^   | CLK_I__L5_N28   | CLKIN12 | 0.122 |   0.887 |    0.370 | 
     | CLK_I__L6_I52/A                  |   ^   | CLK_I__L5_N28   | CLKIN15 | 0.004 |   0.890 |    0.373 | 
     | CLK_I__L6_I52/Q                  |   v   | CLK_I__L6_N52   | CLKIN15 | 0.174 |   1.064 |    0.547 | 
     | CLK_I__L7_I529/A                 |   v   | CLK_I__L6_N52   | CLKIN6  | 0.095 |   1.158 |    0.642 | 
     | CLK_I__L7_I529/Q                 |   ^   | CLK_I__L7_N529  | CLKIN6  | 0.225 |   1.383 |    0.867 | 
     | u2/pixel_buf/Q_reg_6/C           |   ^   | CLK_I__L7_N529  | DF3     | 0.002 |   1.385 |    0.868 | 
     | u2/pixel_buf/Q_reg_6/Q           |   ^   | u2/pixelbuf_q_6 | DF3     | 0.585 |   1.970 |    1.454 | 
     | u2/color_proc/DataBuffer_reg_6/D |   ^   | u2/pixelbuf_q_6 | DFE1    | 0.001 |   1.972 |    1.455 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                            |   ^   | CLK_I          |         |       |   0.000 |    0.517 | 
     | CLK_I__L1_I0/A                   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.579 | 
     | CLK_I__L1_I0/Q                   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.713 | 
     | CLK_I__L2_I8/A                   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.763 | 
     | CLK_I__L2_I8/Q                   |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.039 | 
     | CLK_I__I0/A                      |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.081 | 
     | CLK_I__I0/Q                      |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.177 | 
     | CLK_I__L4_I13/A                  |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.177 | 
     | CLK_I__L4_I13/Q                  |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.276 | 
     | CLK_I__L5_I26/A                  |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.283 | 
     | CLK_I__L5_I26/Q                  |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.528 | 
     | CLK_I__L6_I50/A                  |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.571 | 
     | CLK_I__L6_I50/Q                  |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.247 |    1.764 | 
     | CLK_I__L7_I504/A                 |   v   | CLK_I__L6_N50  | CLKIN6  | 0.007 |   1.254 |    1.771 | 
     | CLK_I__L7_I504/Q                 |   ^   | CLK_I__L7_N504 | CLKIN6  | 0.200 |   1.455 |    1.971 | 
     | u2/color_proc/DataBuffer_reg_6/C |   ^   | CLK_I__L7_N504 | DFE1    | 0.000 |   1.455 |    1.972 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_12/C 
Endpoint:   u2/color_proc/DataBuffer_reg_12/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_12/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.459
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.459
  Arrival Time                  1.979
  Slack Time                    0.519
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I            |         |       |   0.000 |   -0.519 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I            | CLKIN15 | 0.063 |   0.063 |   -0.457 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0     | CLKIN15 | 0.133 |   0.196 |   -0.323 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0     | CLKBU15 | 0.050 |   0.246 |   -0.273 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8     | CLKBU15 | 0.276 |   0.522 |    0.003 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8     | CLKIN12 | 0.042 |   0.564 |    0.045 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0        | CLKIN12 | 0.097 |   0.661 |    0.141 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0        | CLKIN12 | 0.000 |   0.661 |    0.141 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13    | CLKIN12 | 0.099 |   0.759 |    0.240 | 
     | CLK_I__L5_I26/A                   |   v   | CLK_I__L4_N13    | CLKIN12 | 0.007 |   0.766 |    0.247 | 
     | CLK_I__L5_I26/Q                   |   ^   | CLK_I__L5_N26    | CLKIN12 | 0.245 |   1.011 |    0.492 | 
     | CLK_I__L6_I50/A                   |   ^   | CLK_I__L5_N26    | CLKIN15 | 0.043 |   1.054 |    0.535 | 
     | CLK_I__L6_I50/Q                   |   v   | CLK_I__L6_N50    | CLKIN15 | 0.193 |   1.247 |    0.728 | 
     | CLK_I__L7_I510/A                  |   v   | CLK_I__L6_N50    | CLKIN6  | 0.009 |   1.256 |    0.737 | 
     | CLK_I__L7_I510/Q                  |   ^   | CLK_I__L7_N510   | CLKIN6  | 0.203 |   1.459 |    0.940 | 
     | u2/pixel_buf/Q_reg_12/C           |   ^   | CLK_I__L7_N510   | DF3     | 0.000 |   1.459 |    0.940 | 
     | u2/pixel_buf/Q_reg_12/Q           |   ^   | u2/pixelbuf_q_12 | DF3     | 0.520 |   1.979 |    1.459 | 
     | u2/color_proc/DataBuffer_reg_12/D |   ^   | u2/pixelbuf_q_12 | DFE1    | 0.000 |   1.979 |    1.459 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I          |         |       |   0.000 |    0.519 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.582 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.715 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.766 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.042 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.083 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.180 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.180 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.279 | 
     | CLK_I__L5_I26/A                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.285 | 
     | CLK_I__L5_I26/Q                   |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.531 | 
     | CLK_I__L6_I50/A                   |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.573 | 
     | CLK_I__L6_I50/Q                   |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.247 |    1.767 | 
     | CLK_I__L7_I510/A                  |   v   | CLK_I__L6_N50  | CLKIN6  | 0.009 |   1.256 |    1.776 | 
     | CLK_I__L7_I510/Q                  |   ^   | CLK_I__L7_N510 | CLKIN6  | 0.203 |   1.459 |    1.978 | 
     | u2/color_proc/DataBuffer_reg_12/C |   ^   | CLK_I__L7_N510 | DFE1    | 0.001 |   1.459 |    1.979 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_2/C 
Endpoint:   u2/color_proc/DataBuffer_reg_2/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_2/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.381
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.381
  Arrival Time                  1.901
  Slack Time                    0.521
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                 |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+---------+-------+---------+----------| 
     | CLK_I                            |   ^   | CLK_I           |         |       |   0.000 |   -0.521 | 
     | CLK_I__L1_I0/A                   |   ^   | CLK_I           | CLKIN15 | 0.063 |   0.063 |   -0.458 | 
     | CLK_I__L1_I0/Q                   |   v   | CLK_I__L1_N0    | CLKIN15 | 0.133 |   0.196 |   -0.324 | 
     | CLK_I__L2_I8/A                   |   v   | CLK_I__L1_N0    | CLKBU15 | 0.050 |   0.246 |   -0.274 | 
     | CLK_I__L2_I8/Q                   |   v   | CLK_I__L2_N8    | CLKBU15 | 0.276 |   0.522 |    0.002 | 
     | CLK_I__I0/A                      |   v   | CLK_I__L2_N8    | CLKIN12 | 0.042 |   0.564 |    0.043 | 
     | CLK_I__I0/Q                      |   ^   | CLK_I__N0       | CLKIN12 | 0.097 |   0.661 |    0.140 | 
     | CLK_I__L4_I13/A                  |   ^   | CLK_I__N0       | CLKIN12 | 0.000 |   0.661 |    0.140 | 
     | CLK_I__L4_I13/Q                  |   v   | CLK_I__L4_N13   | CLKIN12 | 0.099 |   0.759 |    0.239 | 
     | CLK_I__L5_I24/A                  |   v   | CLK_I__L4_N13   | CLKIN12 | 0.006 |   0.766 |    0.245 | 
     | CLK_I__L5_I24/Q                  |   ^   | CLK_I__L5_N24   | CLKIN12 | 0.190 |   0.955 |    0.435 | 
     | CLK_I__L6_I48/A                  |   ^   | CLK_I__L5_N24   | CLKIN15 | 0.018 |   0.973 |    0.453 | 
     | CLK_I__L6_I48/Q                  |   v   | CLK_I__L6_N48   | CLKIN15 | 0.172 |   1.146 |    0.625 | 
     | CLK_I__L7_I482/A                 |   v   | CLK_I__L6_N48   | CLKIN6  | 0.009 |   1.155 |    0.635 | 
     | CLK_I__L7_I482/Q                 |   ^   | CLK_I__L7_N482  | CLKIN6  | 0.225 |   1.380 |    0.859 | 
     | u2/pixel_buf/Q_reg_2/C           |   ^   | CLK_I__L7_N482  | DF3     | 0.001 |   1.381 |    0.860 | 
     | u2/pixel_buf/Q_reg_2/Q           |   ^   | u2/pixelbuf_q_2 | DF3     | 0.521 |   1.901 |    1.381 | 
     | u2/color_proc/DataBuffer_reg_2/D |   ^   | u2/pixelbuf_q_2 | DFE1    | 0.000 |   1.901 |    1.381 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                            |   ^   | CLK_I          |         |       |   0.000 |    0.521 | 
     | CLK_I__L1_I0/A                   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.583 | 
     | CLK_I__L1_I0/Q                   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.717 | 
     | CLK_I__L2_I8/A                   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.767 | 
     | CLK_I__L2_I8/Q                   |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.043 | 
     | CLK_I__I0/A                      |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.085 | 
     | CLK_I__I0/Q                      |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.181 | 
     | CLK_I__L4_I13/A                  |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.181 | 
     | CLK_I__L4_I13/Q                  |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.280 | 
     | CLK_I__L5_I24/A                  |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    1.286 | 
     | CLK_I__L5_I24/Q                  |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    1.476 | 
     | CLK_I__L6_I48/A                  |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    1.494 | 
     | CLK_I__L6_I48/Q                  |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    1.666 | 
     | CLK_I__L7_I482/A                 |   v   | CLK_I__L6_N48  | CLKIN6  | 0.009 |   1.155 |    1.676 | 
     | CLK_I__L7_I482/Q                 |   ^   | CLK_I__L7_N482 | CLKIN6  | 0.225 |   1.380 |    1.901 | 
     | u2/color_proc/DataBuffer_reg_2/C |   ^   | CLK_I__L7_N482 | DFE1    | 0.001 |   1.381 |    1.901 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_9/C 
Endpoint:   u2/color_proc/DataBuffer_reg_9/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_9/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.381
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.381
  Arrival Time                  1.902
  Slack Time                    0.521
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                 |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+---------+-------+---------+----------| 
     | CLK_I                            |   ^   | CLK_I           |         |       |   0.000 |   -0.521 | 
     | CLK_I__L1_I0/A                   |   ^   | CLK_I           | CLKIN15 | 0.063 |   0.063 |   -0.458 | 
     | CLK_I__L1_I0/Q                   |   v   | CLK_I__L1_N0    | CLKIN15 | 0.133 |   0.196 |   -0.325 | 
     | CLK_I__L2_I8/A                   |   v   | CLK_I__L1_N0    | CLKBU15 | 0.050 |   0.246 |   -0.275 | 
     | CLK_I__L2_I8/Q                   |   v   | CLK_I__L2_N8    | CLKBU15 | 0.276 |   0.522 |    0.001 | 
     | CLK_I__L3_I11/A                  |   v   | CLK_I__L2_N8    | CLKIN12 | 0.042 |   0.564 |    0.043 | 
     | CLK_I__L3_I11/Q                  |   ^   | CLK_I__L3_N11   | CLKIN12 | 0.106 |   0.670 |    0.149 | 
     | CLK_I__L4_I14/A                  |   ^   | CLK_I__L3_N11   | CLKIN12 | 0.000 |   0.670 |    0.149 | 
     | CLK_I__L4_I14/Q                  |   v   | CLK_I__L4_N14   | CLKIN12 | 0.089 |   0.759 |    0.238 | 
     | CLK_I__L5_I29/A                  |   v   | CLK_I__L4_N14   | CLKIN12 | 0.005 |   0.765 |    0.244 | 
     | CLK_I__L5_I29/Q                  |   ^   | CLK_I__L5_N29   | CLKIN12 | 0.115 |   0.879 |    0.359 | 
     | CLK_I__L6_I53/A                  |   ^   | CLK_I__L5_N29   | CLKIN15 | 0.003 |   0.882 |    0.362 | 
     | CLK_I__L6_I53/Q                  |   v   | CLK_I__L6_N53   | CLKIN15 | 0.170 |   1.052 |    0.532 | 
     | CLK_I__L7_I538/A                 |   v   | CLK_I__L6_N53   | CLKIN6  | 0.083 |   1.136 |    0.615 | 
     | CLK_I__L7_I538/Q                 |   ^   | CLK_I__L7_N538  | CLKIN6  | 0.254 |   1.389 |    0.869 | 
     | u2/pixel_buf/Q_reg_9/C           |   ^   | CLK_I__L7_N538  | DF3     | 0.001 |   1.390 |    0.870 | 
     | u2/pixel_buf/Q_reg_9/Q           |   ^   | u2/pixelbuf_q_9 | DF3     | 0.511 |   1.902 |    1.381 | 
     | u2/color_proc/DataBuffer_reg_9/D |   ^   | u2/pixelbuf_q_9 | DFE1    | 0.000 |   1.902 |    1.381 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                            |   ^   | CLK_I          |         |       |   0.000 |    0.521 | 
     | CLK_I__L1_I0/A                   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.584 | 
     | CLK_I__L1_I0/Q                   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.717 | 
     | CLK_I__L2_I8/A                   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.767 | 
     | CLK_I__L2_I8/Q                   |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.043 | 
     | CLK_I__I0/A                      |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.085 | 
     | CLK_I__I0/Q                      |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.182 | 
     | CLK_I__L4_I13/A                  |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.182 | 
     | CLK_I__L4_I13/Q                  |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.280 | 
     | CLK_I__L5_I24/A                  |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    1.286 | 
     | CLK_I__L5_I24/Q                  |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    1.476 | 
     | CLK_I__L6_I48/A                  |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    1.494 | 
     | CLK_I__L6_I48/Q                  |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    1.667 | 
     | CLK_I__L7_I482/A                 |   v   | CLK_I__L6_N48  | CLKIN6  | 0.009 |   1.155 |    1.676 | 
     | CLK_I__L7_I482/Q                 |   ^   | CLK_I__L7_N482 | CLKIN6  | 0.225 |   1.380 |    1.901 | 
     | u2/color_proc/DataBuffer_reg_9/C |   ^   | CLK_I__L7_N482 | DFE1    | 0.001 |   1.381 |    1.902 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_24/C 
Endpoint:   u2/color_proc/DataBuffer_reg_24/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_24/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.396
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.396
  Arrival Time                  1.917
  Slack Time                    0.522
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I            |         |       |   0.000 |   -0.522 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I            | CLKIN15 | 0.063 |   0.063 |   -0.459 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0     | CLKIN15 | 0.133 |   0.196 |   -0.326 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0     | CLKBU15 | 0.050 |   0.246 |   -0.276 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8     | CLKBU15 | 0.276 |   0.522 |    0.000 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8     | CLKIN12 | 0.042 |   0.564 |    0.042 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0        | CLKIN12 | 0.097 |   0.661 |    0.139 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0        | CLKIN12 | 0.000 |   0.661 |    0.139 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13    | CLKIN12 | 0.099 |   0.759 |    0.238 | 
     | CLK_I__L5_I24/A                   |   v   | CLK_I__L4_N13    | CLKIN12 | 0.006 |   0.766 |    0.244 | 
     | CLK_I__L5_I24/Q                   |   ^   | CLK_I__L5_N24    | CLKIN12 | 0.190 |   0.955 |    0.433 | 
     | CLK_I__L6_I48/A                   |   ^   | CLK_I__L5_N24    | CLKIN15 | 0.018 |   0.973 |    0.452 | 
     | CLK_I__L6_I48/Q                   |   v   | CLK_I__L6_N48    | CLKIN15 | 0.172 |   1.146 |    0.624 | 
     | CLK_I__L7_I487/A                  |   v   | CLK_I__L6_N48    | CLKIN6  | 0.008 |   1.153 |    0.632 | 
     | CLK_I__L7_I487/Q                  |   ^   | CLK_I__L7_N487   | CLKIN6  | 0.241 |   1.395 |    0.873 | 
     | u2/pixel_buf/Q_reg_24/C           |   ^   | CLK_I__L7_N487   | DF3     | 0.001 |   1.396 |    0.874 | 
     | u2/pixel_buf/Q_reg_24/Q           |   ^   | u2/pixelbuf_q_24 | DF3     | 0.522 |   1.917 |    1.396 | 
     | u2/color_proc/DataBuffer_reg_24/D |   ^   | u2/pixelbuf_q_24 | DFE1    | 0.000 |   1.917 |    1.396 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I          |         |       |   0.000 |    0.522 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.585 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.718 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.768 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.044 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.086 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.183 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.183 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.281 | 
     | CLK_I__L5_I24/A                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    1.287 | 
     | CLK_I__L5_I24/Q                   |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    1.477 | 
     | CLK_I__L6_I48/A                   |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    1.495 | 
     | CLK_I__L6_I48/Q                   |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    1.668 | 
     | CLK_I__L7_I487/A                  |   v   | CLK_I__L6_N48  | CLKIN6  | 0.008 |   1.153 |    1.675 | 
     | CLK_I__L7_I487/Q                  |   ^   | CLK_I__L7_N487 | CLKIN6  | 0.241 |   1.395 |    1.916 | 
     | u2/color_proc/DataBuffer_reg_24/C |   ^   | CLK_I__L7_N487 | DFE1    | 0.001 |   1.396 |    1.917 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_0/C 
Endpoint:   u2/color_proc/DataBuffer_reg_0/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_0/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.461
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.461
  Arrival Time                  1.989
  Slack Time                    0.528
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                 |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+---------+-------+---------+----------| 
     | CLK_I                            |   ^   | CLK_I           |         |       |   0.000 |   -0.528 | 
     | CLK_I__L1_I0/A                   |   ^   | CLK_I           | CLKIN15 | 0.063 |   0.063 |   -0.465 | 
     | CLK_I__L1_I0/Q                   |   v   | CLK_I__L1_N0    | CLKIN15 | 0.133 |   0.196 |   -0.332 | 
     | CLK_I__L2_I8/A                   |   v   | CLK_I__L1_N0    | CLKBU15 | 0.050 |   0.246 |   -0.281 | 
     | CLK_I__L2_I8/Q                   |   v   | CLK_I__L2_N8    | CLKBU15 | 0.276 |   0.522 |   -0.005 | 
     | CLK_I__I0/A                      |   v   | CLK_I__L2_N8    | CLKIN12 | 0.042 |   0.564 |    0.036 | 
     | CLK_I__I0/Q                      |   ^   | CLK_I__N0       | CLKIN12 | 0.097 |   0.661 |    0.133 | 
     | CLK_I__L4_I13/A                  |   ^   | CLK_I__N0       | CLKIN12 | 0.000 |   0.661 |    0.133 | 
     | CLK_I__L4_I13/Q                  |   v   | CLK_I__L4_N13   | CLKIN12 | 0.099 |   0.759 |    0.232 | 
     | CLK_I__L5_I25/A                  |   v   | CLK_I__L4_N13   | CLKIN15 | 0.006 |   0.766 |    0.238 | 
     | CLK_I__L5_I25/Q                  |   ^   | CLK_I__L5_N25   | CLKIN15 | 0.240 |   1.006 |    0.478 | 
     | CLK_I__L6_I49/A                  |   ^   | CLK_I__L5_N25   | CLKIN15 | 0.068 |   1.074 |    0.546 | 
     | CLK_I__L6_I49/Q                  |   v   | CLK_I__L6_N49   | CLKIN15 | 0.181 |   1.255 |    0.727 | 
     | CLK_I__L7_I501/A                 |   v   | CLK_I__L6_N49   | CLKIN6  | 0.003 |   1.258 |    0.730 | 
     | CLK_I__L7_I501/Q                 |   ^   | CLK_I__L7_N501  | CLKIN6  | 0.212 |   1.470 |    0.942 | 
     | u2/pixel_buf/Q_reg_0/C           |   ^   | CLK_I__L7_N501  | DF3     | 0.001 |   1.472 |    0.944 | 
     | u2/pixel_buf/Q_reg_0/Q           |   ^   | u2/pixelbuf_q_0 | DF3     | 0.517 |   1.989 |    1.461 | 
     | u2/color_proc/DataBuffer_reg_0/D |   ^   | u2/pixelbuf_q_0 | DFE1    | 0.000 |   1.989 |    1.461 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                            |   ^   | CLK_I          |         |       |   0.000 |    0.528 | 
     | CLK_I__L1_I0/A                   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.590 | 
     | CLK_I__L1_I0/Q                   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.724 | 
     | CLK_I__L2_I8/A                   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.774 | 
     | CLK_I__L2_I8/Q                   |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.050 | 
     | CLK_I__I0/A                      |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.092 | 
     | CLK_I__I0/Q                      |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.188 | 
     | CLK_I__L4_I13/A                  |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.188 | 
     | CLK_I__L4_I13/Q                  |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.287 | 
     | CLK_I__L5_I26/A                  |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.294 | 
     | CLK_I__L5_I26/Q                  |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.539 | 
     | CLK_I__L6_I50/A                  |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.582 | 
     | CLK_I__L6_I50/Q                  |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.247 |    1.775 | 
     | CLK_I__L7_I509/A                 |   v   | CLK_I__L6_N50  | CLKIN6  | 0.009 |   1.256 |    1.784 | 
     | CLK_I__L7_I509/Q                 |   ^   | CLK_I__L7_N509 | CLKIN6  | 0.202 |   1.458 |    1.986 | 
     | u2/color_proc/DataBuffer_reg_0/C |   ^   | CLK_I__L7_N509 | DFE1    | 0.003 |   1.461 |    1.989 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_25/C 
Endpoint:   u2/color_proc/DataBuffer_reg_25/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_25/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.381
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.381
  Arrival Time                  1.917
  Slack Time                    0.537
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I            |         |       |   0.000 |   -0.537 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I            | CLKIN15 | 0.063 |   0.063 |   -0.474 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0     | CLKIN15 | 0.133 |   0.196 |   -0.341 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0     | CLKBU15 | 0.050 |   0.246 |   -0.291 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8     | CLKBU15 | 0.276 |   0.522 |   -0.015 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8     | CLKIN12 | 0.042 |   0.564 |    0.027 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0        | CLKIN12 | 0.097 |   0.661 |    0.124 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0        | CLKIN12 | 0.000 |   0.661 |    0.124 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13    | CLKIN12 | 0.099 |   0.759 |    0.223 | 
     | CLK_I__L5_I24/A                   |   v   | CLK_I__L4_N13    | CLKIN12 | 0.006 |   0.766 |    0.229 | 
     | CLK_I__L5_I24/Q                   |   ^   | CLK_I__L5_N24    | CLKIN12 | 0.190 |   0.955 |    0.418 | 
     | CLK_I__L6_I48/A                   |   ^   | CLK_I__L5_N24    | CLKIN15 | 0.018 |   0.973 |    0.437 | 
     | CLK_I__L6_I48/Q                   |   v   | CLK_I__L6_N48    | CLKIN15 | 0.172 |   1.146 |    0.609 | 
     | CLK_I__L7_I482/A                  |   v   | CLK_I__L6_N48    | CLKIN6  | 0.009 |   1.155 |    0.618 | 
     | CLK_I__L7_I482/Q                  |   ^   | CLK_I__L7_N482   | CLKIN6  | 0.225 |   1.380 |    0.843 | 
     | u2/pixel_buf/Q_reg_25/C           |   ^   | CLK_I__L7_N482   | DF3     | 0.001 |   1.381 |    0.844 | 
     | u2/pixel_buf/Q_reg_25/Q           |   ^   | u2/pixelbuf_q_25 | DF3     | 0.537 |   1.917 |    1.381 | 
     | u2/color_proc/DataBuffer_reg_25/D |   ^   | u2/pixelbuf_q_25 | DFE1    | 0.000 |   1.917 |    1.381 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I          |         |       |   0.000 |    0.537 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.600 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.733 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.783 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.059 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.101 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.197 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.197 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.296 | 
     | CLK_I__L5_I24/A                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    1.302 | 
     | CLK_I__L5_I24/Q                   |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    1.492 | 
     | CLK_I__L6_I48/A                   |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    1.510 | 
     | CLK_I__L6_I48/Q                   |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    1.683 | 
     | CLK_I__L7_I482/A                  |   v   | CLK_I__L6_N48  | CLKIN6  | 0.009 |   1.155 |    1.692 | 
     | CLK_I__L7_I482/Q                  |   ^   | CLK_I__L7_N482 | CLKIN6  | 0.225 |   1.380 |    1.917 | 
     | u2/color_proc/DataBuffer_reg_25/C |   ^   | CLK_I__L7_N482 | DFE1    | 0.001 |   1.381 |    1.917 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_13/C 
Endpoint:   u2/color_proc/DataBuffer_reg_13/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_13/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.396
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.396
  Arrival Time                  1.934
  Slack Time                    0.538
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I            |         |       |   0.000 |   -0.538 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I            | CLKIN15 | 0.063 |   0.063 |   -0.475 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0     | CLKIN15 | 0.133 |   0.196 |   -0.342 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0     | CLKBU15 | 0.050 |   0.246 |   -0.292 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8     | CLKBU15 | 0.276 |   0.522 |   -0.016 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8     | CLKIN12 | 0.042 |   0.564 |    0.026 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0        | CLKIN12 | 0.097 |   0.661 |    0.123 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0        | CLKIN12 | 0.000 |   0.661 |    0.123 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13    | CLKIN12 | 0.099 |   0.759 |    0.221 | 
     | CLK_I__L5_I24/A                   |   v   | CLK_I__L4_N13    | CLKIN12 | 0.006 |   0.766 |    0.227 | 
     | CLK_I__L5_I24/Q                   |   ^   | CLK_I__L5_N24    | CLKIN12 | 0.190 |   0.955 |    0.417 | 
     | CLK_I__L6_I48/A                   |   ^   | CLK_I__L5_N24    | CLKIN15 | 0.018 |   0.973 |    0.435 | 
     | CLK_I__L6_I48/Q                   |   v   | CLK_I__L6_N48    | CLKIN15 | 0.172 |   1.146 |    0.608 | 
     | CLK_I__L7_I487/A                  |   v   | CLK_I__L6_N48    | CLKIN6  | 0.008 |   1.153 |    0.615 | 
     | CLK_I__L7_I487/Q                  |   ^   | CLK_I__L7_N487   | CLKIN6  | 0.241 |   1.395 |    0.856 | 
     | u2/pixel_buf/Q_reg_13/C           |   ^   | CLK_I__L7_N487   | DF3     | 0.001 |   1.396 |    0.858 | 
     | u2/pixel_buf/Q_reg_13/Q           |   ^   | u2/pixelbuf_q_13 | DF3     | 0.538 |   1.934 |    1.396 | 
     | u2/color_proc/DataBuffer_reg_13/D |   ^   | u2/pixelbuf_q_13 | DFE1    | 0.000 |   1.934 |    1.396 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I          |         |       |   0.000 |    0.538 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.601 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.734 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.784 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.060 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.102 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.199 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.199 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.297 | 
     | CLK_I__L5_I24/A                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    1.304 | 
     | CLK_I__L5_I24/Q                   |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    1.493 | 
     | CLK_I__L6_I48/A                   |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    1.512 | 
     | CLK_I__L6_I48/Q                   |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    1.684 | 
     | CLK_I__L7_I487/A                  |   v   | CLK_I__L6_N48  | CLKIN6  | 0.008 |   1.153 |    1.692 | 
     | CLK_I__L7_I487/Q                  |   ^   | CLK_I__L7_N487 | CLKIN6  | 0.241 |   1.395 |    1.933 | 
     | u2/color_proc/DataBuffer_reg_13/C |   ^   | CLK_I__L7_N487 | DFE1    | 0.001 |   1.396 |    1.934 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u3/eov_reg/C 
Endpoint:   u3/eov_reg/D   (v) checked with  leading edge of 'my_clock'
Beginpoint: u3/dseof_reg/Q (^) triggered by  leading edge of 'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.430
+ Hold                          0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.490
  Arrival Time                  2.029
  Slack Time                    0.539
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                  |       |                |         |       |  Time   |   Time   | 
     |------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I          |         |       |   0.000 |   -0.539 | 
     | CLK_I__L1_I0/A   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.476 | 
     | CLK_I__L1_I0/Q   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.343 | 
     | CLK_I__L2_I6/A   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.293 | 
     | CLK_I__L2_I6/Q   |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |   -0.024 | 
     | CLK_I__L3_I9/A   |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    0.009 | 
     | CLK_I__L3_I9/Q   |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    0.118 | 
     | CLK_I__L4_I10/A  |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    0.118 | 
     | CLK_I__L4_I10/Q  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    0.240 | 
     | CLK_I__L5_I19/A  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    0.271 | 
     | CLK_I__L5_I19/Q  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    0.430 | 
     | CLK_I__L6_I39/A  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    0.442 | 
     | CLK_I__L6_I39/Q  |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    0.634 | 
     | CLK_I__L7_I399/A |   v   | CLK_I__L6_N39  | CLKIN6  | 0.005 |   1.178 |    0.639 | 
     | CLK_I__L7_I399/Q |   ^   | CLK_I__L7_N399 | CLKIN6  | 0.250 |   1.428 |    0.889 | 
     | u3/dseof_reg/C   |   ^   | CLK_I__L7_N399 | DF3     | 0.003 |   1.430 |    0.892 | 
     | u3/dseof_reg/Q   |   ^   | u3/dseof       | DF3     | 0.498 |   1.929 |    1.390 | 
     | u3/U4/A          |   ^   | u3/dseof       | NOR21   | 0.000 |   1.929 |    1.390 | 
     | u3/U4/Q          |   v   | u3/N2          | NOR21   | 0.101 |   2.029 |    1.490 | 
     | u3/eov_reg/D     |   v   | u3/N2          | DF3     | 0.000 |   2.029 |    1.490 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                  |       |                |         |       |  Time   |   Time   | 
     |------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I          |         |       |   0.000 |    0.539 | 
     | CLK_I__L1_I0/A   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.601 | 
     | CLK_I__L1_I0/Q   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.735 | 
     | CLK_I__L2_I6/A   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.785 | 
     | CLK_I__L2_I6/Q   |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    1.053 | 
     | CLK_I__L3_I9/A   |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    1.087 | 
     | CLK_I__L3_I9/Q   |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    1.196 | 
     | CLK_I__L4_I10/A  |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    1.196 | 
     | CLK_I__L4_I10/Q  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    1.318 | 
     | CLK_I__L5_I19/A  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    1.348 | 
     | CLK_I__L5_I19/Q  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    1.508 | 
     | CLK_I__L6_I39/A  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    1.519 | 
     | CLK_I__L6_I39/Q  |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    1.712 | 
     | CLK_I__L7_I399/A |   v   | CLK_I__L6_N39  | CLKIN6  | 0.005 |   1.178 |    1.717 | 
     | CLK_I__L7_I399/Q |   ^   | CLK_I__L7_N399 | CLKIN6  | 0.250 |   1.428 |    1.966 | 
     | u3/eov_reg/C     |   ^   | CLK_I__L7_N399 | DF3     | 0.003 |   1.430 |    1.969 | 
     +----------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_18/C 
Endpoint:   u2/color_proc/DataBuffer_reg_18/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_18/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.381
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.381
  Arrival Time                  1.924
  Slack Time                    0.544
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I            |         |       |   0.000 |   -0.544 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I            | CLKIN15 | 0.063 |   0.063 |   -0.481 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0     | CLKIN15 | 0.133 |   0.196 |   -0.347 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0     | CLKBU15 | 0.050 |   0.246 |   -0.297 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8     | CLKBU15 | 0.276 |   0.522 |   -0.021 | 
     | CLK_I__L3_I11/A                   |   v   | CLK_I__L2_N8     | CLKIN12 | 0.042 |   0.564 |    0.020 | 
     | CLK_I__L3_I11/Q                   |   ^   | CLK_I__L3_N11    | CLKIN12 | 0.106 |   0.670 |    0.127 | 
     | CLK_I__L4_I14/A                   |   ^   | CLK_I__L3_N11    | CLKIN12 | 0.000 |   0.670 |    0.127 | 
     | CLK_I__L4_I14/Q                   |   v   | CLK_I__L4_N14    | CLKIN12 | 0.089 |   0.759 |    0.216 | 
     | CLK_I__L5_I29/A                   |   v   | CLK_I__L4_N14    | CLKIN12 | 0.005 |   0.765 |    0.221 | 
     | CLK_I__L5_I29/Q                   |   ^   | CLK_I__L5_N29    | CLKIN12 | 0.115 |   0.879 |    0.336 | 
     | CLK_I__L6_I53/A                   |   ^   | CLK_I__L5_N29    | CLKIN15 | 0.003 |   0.882 |    0.339 | 
     | CLK_I__L6_I53/Q                   |   v   | CLK_I__L6_N53    | CLKIN15 | 0.170 |   1.052 |    0.509 | 
     | CLK_I__L7_I538/A                  |   v   | CLK_I__L6_N53    | CLKIN6  | 0.083 |   1.136 |    0.592 | 
     | CLK_I__L7_I538/Q                  |   ^   | CLK_I__L7_N538   | CLKIN6  | 0.254 |   1.389 |    0.846 | 
     | u2/pixel_buf/Q_reg_18/C           |   ^   | CLK_I__L7_N538   | DF3     | 0.001 |   1.390 |    0.846 | 
     | u2/pixel_buf/Q_reg_18/Q           |   ^   | u2/pixelbuf_q_18 | DF3     | 0.534 |   1.924 |    1.381 | 
     | u2/color_proc/DataBuffer_reg_18/D |   ^   | u2/pixelbuf_q_18 | DFE1    | 0.000 |   1.924 |    1.381 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I          |         |       |   0.000 |    0.544 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.606 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.740 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.790 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.066 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.108 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.204 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.204 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.303 | 
     | CLK_I__L5_I24/A                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    1.309 | 
     | CLK_I__L5_I24/Q                   |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    1.499 | 
     | CLK_I__L6_I48/A                   |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    1.517 | 
     | CLK_I__L6_I48/Q                   |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    1.689 | 
     | CLK_I__L7_I482/A                  |   v   | CLK_I__L6_N48  | CLKIN6  | 0.009 |   1.155 |    1.699 | 
     | CLK_I__L7_I482/Q                  |   ^   | CLK_I__L7_N482 | CLKIN6  | 0.225 |   1.380 |    1.924 | 
     | u2/color_proc/DataBuffer_reg_18/C |   ^   | CLK_I__L7_N482 | DFE1    | 0.001 |   1.381 |    1.924 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_5/C 
Endpoint:   u2/color_proc/DataBuffer_reg_5/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_5/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.380
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.380
  Arrival Time                  1.941
  Slack Time                    0.560
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                 |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+---------+-------+---------+----------| 
     | CLK_I                            |   ^   | CLK_I           |         |       |   0.000 |   -0.560 | 
     | CLK_I__L1_I0/A                   |   ^   | CLK_I           | CLKIN15 | 0.063 |   0.063 |   -0.498 | 
     | CLK_I__L1_I0/Q                   |   v   | CLK_I__L1_N0    | CLKIN15 | 0.133 |   0.196 |   -0.364 | 
     | CLK_I__L2_I8/A                   |   v   | CLK_I__L1_N0    | CLKBU15 | 0.050 |   0.246 |   -0.314 | 
     | CLK_I__L2_I8/Q                   |   v   | CLK_I__L2_N8    | CLKBU15 | 0.276 |   0.522 |   -0.038 | 
     | CLK_I__I0/A                      |   v   | CLK_I__L2_N8    | CLKIN12 | 0.042 |   0.564 |    0.004 | 
     | CLK_I__I0/Q                      |   ^   | CLK_I__N0       | CLKIN12 | 0.097 |   0.661 |    0.100 | 
     | CLK_I__L4_I13/A                  |   ^   | CLK_I__N0       | CLKIN12 | 0.000 |   0.661 |    0.100 | 
     | CLK_I__L4_I13/Q                  |   v   | CLK_I__L4_N13   | CLKIN12 | 0.099 |   0.759 |    0.199 | 
     | CLK_I__L5_I24/A                  |   v   | CLK_I__L4_N13   | CLKIN12 | 0.006 |   0.766 |    0.205 | 
     | CLK_I__L5_I24/Q                  |   ^   | CLK_I__L5_N24   | CLKIN12 | 0.190 |   0.955 |    0.395 | 
     | CLK_I__L6_I48/A                  |   ^   | CLK_I__L5_N24   | CLKIN15 | 0.018 |   0.973 |    0.413 | 
     | CLK_I__L6_I48/Q                  |   v   | CLK_I__L6_N48   | CLKIN15 | 0.172 |   1.146 |    0.585 | 
     | CLK_I__L7_I482/A                 |   v   | CLK_I__L6_N48   | CLKIN6  | 0.009 |   1.155 |    0.595 | 
     | CLK_I__L7_I482/Q                 |   ^   | CLK_I__L7_N482  | CLKIN6  | 0.225 |   1.380 |    0.820 | 
     | u2/pixel_buf/Q_reg_5/C           |   ^   | CLK_I__L7_N482  | DF3     | 0.001 |   1.381 |    0.820 | 
     | u2/pixel_buf/Q_reg_5/Q           |   ^   | u2/pixelbuf_q_5 | DF3     | 0.560 |   1.941 |    1.380 | 
     | u2/color_proc/DataBuffer_reg_5/D |   ^   | u2/pixelbuf_q_5 | DFE1    | 0.000 |   1.941 |    1.380 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                            |   ^   | CLK_I          |         |       |   0.000 |    0.560 | 
     | CLK_I__L1_I0/A                   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.623 | 
     | CLK_I__L1_I0/Q                   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.756 | 
     | CLK_I__L2_I8/A                   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.807 | 
     | CLK_I__L2_I8/Q                   |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.083 | 
     | CLK_I__I0/A                      |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.124 | 
     | CLK_I__I0/Q                      |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.221 | 
     | CLK_I__L4_I13/A                  |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.221 | 
     | CLK_I__L4_I13/Q                  |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.320 | 
     | CLK_I__L5_I24/A                  |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    1.326 | 
     | CLK_I__L5_I24/Q                  |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    1.516 | 
     | CLK_I__L6_I48/A                  |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    1.534 | 
     | CLK_I__L6_I48/Q                  |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    1.706 | 
     | CLK_I__L7_I482/A                 |   v   | CLK_I__L6_N48  | CLKIN6  | 0.009 |   1.155 |    1.715 | 
     | CLK_I__L7_I482/Q                 |   ^   | CLK_I__L7_N482 | CLKIN6  | 0.225 |   1.380 |    1.940 | 
     | u2/color_proc/DataBuffer_reg_5/C |   ^   | CLK_I__L7_N482 | DFE1    | 0.001 |   1.380 |    1.941 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_15/C 
Endpoint:   u2/color_proc/DataBuffer_reg_15/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_15/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.482
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.482
  Arrival Time                  2.051
  Slack Time                    0.569
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I            |         |       |   0.000 |   -0.569 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I            | CLKIN15 | 0.063 |   0.063 |   -0.506 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0     | CLKIN15 | 0.133 |   0.196 |   -0.373 | 
     | CLK_I__L2_I7/A                    |   v   | CLK_I__L1_N0     | CLKBU15 | 0.050 |   0.246 |   -0.323 | 
     | CLK_I__L2_I7/Q                    |   v   | CLK_I__L2_N7     | CLKBU15 | 0.266 |   0.513 |   -0.056 | 
     | CLK_I__L3_I10/A                   |   v   | CLK_I__L2_N7     | CLKIN10 | 0.031 |   0.544 |   -0.025 | 
     | CLK_I__L3_I10/Q                   |   ^   | CLK_I__L3_N10    | CLKIN10 | 0.130 |   0.673 |    0.104 | 
     | CLK_I__L4_I12/A                   |   ^   | CLK_I__L3_N10    | CLKIN15 | 0.000 |   0.673 |    0.104 | 
     | CLK_I__L4_I12/Q                   |   v   | CLK_I__L4_N12    | CLKIN15 | 0.106 |   0.779 |    0.211 | 
     | CLK_I__L5_I23/A                   |   v   | CLK_I__L4_N12    | CLKIN15 | 0.021 |   0.801 |    0.232 | 
     | CLK_I__L5_I23/Q                   |   ^   | CLK_I__L5_N23    | CLKIN15 | 0.186 |   0.986 |    0.418 | 
     | CLK_I__L6_I47/A                   |   ^   | CLK_I__L5_N23    | CLKIN15 | 0.004 |   0.991 |    0.422 | 
     | CLK_I__L6_I47/Q                   |   v   | CLK_I__L6_N47    | CLKIN15 | 0.164 |   1.155 |    0.586 | 
     | CLK_I__L7_I473/A                  |   v   | CLK_I__L6_N47    | CLKIN6  | 0.007 |   1.162 |    0.593 | 
     | CLK_I__L7_I473/Q                  |   ^   | CLK_I__L7_N473   | CLKIN6  | 0.215 |   1.377 |    0.808 | 
     | u2/pixel_buf/Q_reg_15/C           |   ^   | CLK_I__L7_N473   | DF3     | 0.005 |   1.382 |    0.814 | 
     | u2/pixel_buf/Q_reg_15/Q           |   ^   | u2/pixelbuf_q_15 | DF3     | 0.666 |   2.048 |    1.479 | 
     | u2/color_proc/DataBuffer_reg_15/D |   ^   | u2/pixelbuf_q_15 | DFE1    | 0.003 |   2.051 |    1.482 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I          |         |       |   0.000 |    0.569 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.632 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.765 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.815 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.091 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.133 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.230 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.230 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.328 | 
     | CLK_I__L5_I26/A                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.335 | 
     | CLK_I__L5_I26/Q                   |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.580 | 
     | CLK_I__L6_I50/A                   |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.623 | 
     | CLK_I__L6_I50/Q                   |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.248 |    1.816 | 
     | CLK_I__L7_I502/A                  |   v   | CLK_I__L6_N50  | CLKIN6  | 0.004 |   1.251 |    1.820 | 
     | CLK_I__L7_I502/Q                  |   ^   | CLK_I__L7_N502 | CLKIN6  | 0.225 |   1.476 |    2.045 | 
     | u2/color_proc/DataBuffer_reg_15/C |   ^   | CLK_I__L7_N502 | DFE1    | 0.006 |   1.482 |    2.051 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_14/C 
Endpoint:   u2/color_proc/DataBuffer_reg_14/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_14/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.455
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.455
  Arrival Time                  2.028
  Slack Time                    0.573
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I            |         |       |   0.000 |   -0.573 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I            | CLKIN15 | 0.063 |   0.063 |   -0.511 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0     | CLKIN15 | 0.133 |   0.196 |   -0.377 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0     | CLKBU15 | 0.050 |   0.246 |   -0.327 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8     | CLKBU15 | 0.276 |   0.522 |   -0.051 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8     | CLKIN12 | 0.042 |   0.564 |   -0.009 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0        | CLKIN12 | 0.097 |   0.661 |    0.087 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0        | CLKIN12 | 0.000 |   0.661 |    0.087 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13    | CLKIN12 | 0.099 |   0.759 |    0.186 | 
     | CLK_I__L5_I25/A                   |   v   | CLK_I__L4_N13    | CLKIN15 | 0.006 |   0.766 |    0.192 | 
     | CLK_I__L5_I25/Q                   |   ^   | CLK_I__L5_N25    | CLKIN15 | 0.240 |   1.006 |    0.433 | 
     | CLK_I__L6_I49/A                   |   ^   | CLK_I__L5_N25    | CLKIN15 | 0.068 |   1.074 |    0.500 | 
     | CLK_I__L6_I49/Q                   |   v   | CLK_I__L6_N49    | CLKIN15 | 0.181 |   1.255 |    0.682 | 
     | CLK_I__L7_I499/A                  |   v   | CLK_I__L6_N49    | CLKIN6  | 0.006 |   1.261 |    0.688 | 
     | CLK_I__L7_I499/Q                  |   ^   | CLK_I__L7_N499   | CLKIN6  | 0.224 |   1.485 |    0.912 | 
     | u2/pixel_buf/Q_reg_14/C           |   ^   | CLK_I__L7_N499   | DF3     | 0.000 |   1.485 |    0.912 | 
     | u2/pixel_buf/Q_reg_14/Q           |   ^   | u2/pixelbuf_q_14 | DF3     | 0.543 |   2.028 |    1.455 | 
     | u2/color_proc/DataBuffer_reg_14/D |   ^   | u2/pixelbuf_q_14 | DFE1    | 0.000 |   2.028 |    1.455 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I          |         |       |   0.000 |    0.573 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.636 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.770 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.820 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.096 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.137 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.234 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.234 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.333 | 
     | CLK_I__L5_I26/A                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.339 | 
     | CLK_I__L5_I26/Q                   |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.585 | 
     | CLK_I__L6_I50/A                   |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.628 | 
     | CLK_I__L6_I50/Q                   |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.247 |    1.821 | 
     | CLK_I__L7_I504/A                  |   v   | CLK_I__L6_N50  | CLKIN6  | 0.007 |   1.254 |    1.828 | 
     | CLK_I__L7_I504/Q                  |   ^   | CLK_I__L7_N504 | CLKIN6  | 0.200 |   1.455 |    2.028 | 
     | u2/color_proc/DataBuffer_reg_14/C |   ^   | CLK_I__L7_N504 | DFE1    | 0.000 |   1.455 |    2.028 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u2/RGB_buf/mem_reg_4][18/C 
Endpoint:   u2/RGB_buf/mem_reg_4][18/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/R_reg_2/Q    (v) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.482
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.482
  Arrival Time                  2.055
  Slack Time                    0.574
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |   -0.574 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.511 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.377 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.327 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.051 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.010 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.087 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.087 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.186 | 
     | CLK_I__L5_I24/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.192 | 
     | CLK_I__L5_I24/Q            |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.382 | 
     | CLK_I__L6_I48/A            |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.400 | 
     | CLK_I__L6_I48/Q            |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.572 | 
     | CLK_I__L7_I483/A           |   v   | CLK_I__L6_N48  | CLKIN6  | 0.004 |   1.150 |    0.576 | 
     | CLK_I__L7_I483/Q           |   ^   | CLK_I__L7_N483 | CLKIN6  | 0.204 |   1.354 |    0.780 | 
     | u2/color_proc/R_reg_2/C    |   ^   | CLK_I__L7_N483 | DF3     | 0.000 |   1.354 |    0.780 | 
     | u2/color_proc/R_reg_2/Q    |   v   | u2/RGBbuf_d_18 | DF3     | 0.699 |   2.053 |    1.479 | 
     | u2/RGB_buf/mem_reg_4][18/D |   v   | u2/RGBbuf_d_18 | DFE1    | 0.003 |   2.055 |    1.482 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |    0.574 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.636 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.770 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.820 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.096 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.138 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.234 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.234 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.333 | 
     | CLK_I__L5_I26/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.340 | 
     | CLK_I__L5_I26/Q            |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.585 | 
     | CLK_I__L6_I50/A            |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.628 | 
     | CLK_I__L6_I50/Q            |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.247 |    1.821 | 
     | CLK_I__L7_I506/A           |   v   | CLK_I__L6_N50  | CLKIN6  | 0.010 |   1.257 |    1.831 | 
     | CLK_I__L7_I506/Q           |   ^   | CLK_I__L7_N506 | CLKIN6  | 0.221 |   1.478 |    2.052 | 
     | u2/RGB_buf/mem_reg_4][18/C |   ^   | CLK_I__L7_N506 | DFE1    | 0.004 |   1.482 |    2.055 | 
     +--------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u2/RGB_buf/mem_reg_5][18/C 
Endpoint:   u2/RGB_buf/mem_reg_5][18/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/R_reg_2/Q    (v) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.482
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.482
  Arrival Time                  2.056
  Slack Time                    0.575
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |   -0.575 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.512 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.378 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.328 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.052 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.011 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.086 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.086 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.185 | 
     | CLK_I__L5_I24/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.191 | 
     | CLK_I__L5_I24/Q            |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.381 | 
     | CLK_I__L6_I48/A            |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.399 | 
     | CLK_I__L6_I48/Q            |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.571 | 
     | CLK_I__L7_I483/A           |   v   | CLK_I__L6_N48  | CLKIN6  | 0.004 |   1.150 |    0.575 | 
     | CLK_I__L7_I483/Q           |   ^   | CLK_I__L7_N483 | CLKIN6  | 0.204 |   1.354 |    0.779 | 
     | u2/color_proc/R_reg_2/C    |   ^   | CLK_I__L7_N483 | DF3     | 0.000 |   1.354 |    0.780 | 
     | u2/color_proc/R_reg_2/Q    |   v   | u2/RGBbuf_d_18 | DF3     | 0.699 |   2.053 |    1.478 | 
     | u2/RGB_buf/mem_reg_5][18/D |   v   | u2/RGBbuf_d_18 | DFE1    | 0.003 |   2.056 |    1.482 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |    0.575 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.637 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.771 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.821 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.097 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.138 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.235 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.235 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.334 | 
     | CLK_I__L5_I26/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.341 | 
     | CLK_I__L5_I26/Q            |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.586 | 
     | CLK_I__L6_I50/A            |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.629 | 
     | CLK_I__L6_I50/Q            |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.247 |    1.822 | 
     | CLK_I__L7_I506/A           |   v   | CLK_I__L6_N50  | CLKIN6  | 0.010 |   1.257 |    1.832 | 
     | CLK_I__L7_I506/Q           |   ^   | CLK_I__L7_N506 | CLKIN6  | 0.221 |   1.478 |    2.053 | 
     | u2/RGB_buf/mem_reg_5][18/C |   ^   | CLK_I__L7_N506 | DFE1    | 0.004 |   1.482 |    2.056 | 
     +--------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u2/RGB_buf/mem_reg_1][18/C 
Endpoint:   u2/RGB_buf/mem_reg_1][18/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/R_reg_2/Q    (v) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.482
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.482
  Arrival Time                  2.056
  Slack Time                    0.575
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |   -0.575 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.512 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.379 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.328 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.052 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.011 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.086 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.086 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.185 | 
     | CLK_I__L5_I24/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.191 | 
     | CLK_I__L5_I24/Q            |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.381 | 
     | CLK_I__L6_I48/A            |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.399 | 
     | CLK_I__L6_I48/Q            |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.571 | 
     | CLK_I__L7_I483/A           |   v   | CLK_I__L6_N48  | CLKIN6  | 0.004 |   1.150 |    0.575 | 
     | CLK_I__L7_I483/Q           |   ^   | CLK_I__L7_N483 | CLKIN6  | 0.204 |   1.354 |    0.779 | 
     | u2/color_proc/R_reg_2/C    |   ^   | CLK_I__L7_N483 | DF3     | 0.000 |   1.354 |    0.779 | 
     | u2/color_proc/R_reg_2/Q    |   v   | u2/RGBbuf_d_18 | DF3     | 0.699 |   2.053 |    1.478 | 
     | u2/RGB_buf/mem_reg_1][18/D |   v   | u2/RGBbuf_d_18 | DFE1    | 0.004 |   2.056 |    1.482 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |    0.575 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.637 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.771 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.821 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.097 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.139 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.235 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.235 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.334 | 
     | CLK_I__L5_I26/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.341 | 
     | CLK_I__L5_I26/Q            |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.586 | 
     | CLK_I__L6_I50/A            |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.629 | 
     | CLK_I__L6_I50/Q            |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.248 |    1.822 | 
     | CLK_I__L7_I506/A           |   v   | CLK_I__L6_N50  | CLKIN6  | 0.010 |   1.257 |    1.832 | 
     | CLK_I__L7_I506/Q           |   ^   | CLK_I__L7_N506 | CLKIN6  | 0.221 |   1.478 |    2.053 | 
     | u2/RGB_buf/mem_reg_1][18/C |   ^   | CLK_I__L7_N506 | DFE1    | 0.004 |   1.482 |    2.056 | 
     +--------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u2/RGB_buf/mem_reg_2][18/C 
Endpoint:   u2/RGB_buf/mem_reg_2][18/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/R_reg_2/Q    (v) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.482
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.482
  Arrival Time                  2.056
  Slack Time                    0.575
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |   -0.575 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.512 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.379 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.328 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.052 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.011 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.086 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.086 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.185 | 
     | CLK_I__L5_I24/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.191 | 
     | CLK_I__L5_I24/Q            |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.381 | 
     | CLK_I__L6_I48/A            |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.399 | 
     | CLK_I__L6_I48/Q            |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.571 | 
     | CLK_I__L7_I483/A           |   v   | CLK_I__L6_N48  | CLKIN6  | 0.004 |   1.150 |    0.575 | 
     | CLK_I__L7_I483/Q           |   ^   | CLK_I__L7_N483 | CLKIN6  | 0.204 |   1.354 |    0.779 | 
     | u2/color_proc/R_reg_2/C    |   ^   | CLK_I__L7_N483 | DF3     | 0.000 |   1.354 |    0.779 | 
     | u2/color_proc/R_reg_2/Q    |   v   | u2/RGBbuf_d_18 | DF3     | 0.699 |   2.053 |    1.478 | 
     | u2/RGB_buf/mem_reg_2][18/D |   v   | u2/RGBbuf_d_18 | DFE1    | 0.004 |   2.056 |    1.482 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |    0.575 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.637 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.771 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.821 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.097 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.139 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.235 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.235 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.334 | 
     | CLK_I__L5_I26/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.341 | 
     | CLK_I__L5_I26/Q            |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.586 | 
     | CLK_I__L6_I50/A            |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.629 | 
     | CLK_I__L6_I50/Q            |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.247 |    1.822 | 
     | CLK_I__L7_I506/A           |   v   | CLK_I__L6_N50  | CLKIN6  | 0.010 |   1.257 |    1.832 | 
     | CLK_I__L7_I506/Q           |   ^   | CLK_I__L7_N506 | CLKIN6  | 0.221 |   1.478 |    2.053 | 
     | u2/RGB_buf/mem_reg_2][18/C |   ^   | CLK_I__L7_N506 | DFE1    | 0.004 |   1.482 |    2.056 | 
     +--------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin u2/RGB_buf/mem_reg_6][18/C 
Endpoint:   u2/RGB_buf/mem_reg_6][18/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/R_reg_2/Q    (v) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.481
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.481
  Arrival Time                  2.056
  Slack Time                    0.575
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |   -0.575 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.512 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.379 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.329 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.053 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.011 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.086 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.086 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.185 | 
     | CLK_I__L5_I24/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.191 | 
     | CLK_I__L5_I24/Q            |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.380 | 
     | CLK_I__L6_I48/A            |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.399 | 
     | CLK_I__L6_I48/Q            |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.571 | 
     | CLK_I__L7_I483/A           |   v   | CLK_I__L6_N48  | CLKIN6  | 0.004 |   1.150 |    0.575 | 
     | CLK_I__L7_I483/Q           |   ^   | CLK_I__L7_N483 | CLKIN6  | 0.204 |   1.354 |    0.779 | 
     | u2/color_proc/R_reg_2/C    |   ^   | CLK_I__L7_N483 | DF3     | 0.000 |   1.354 |    0.779 | 
     | u2/color_proc/R_reg_2/Q    |   v   | u2/RGBbuf_d_18 | DF3     | 0.699 |   2.053 |    1.478 | 
     | u2/RGB_buf/mem_reg_6][18/D |   v   | u2/RGBbuf_d_18 | DFE1    | 0.003 |   2.056 |    1.481 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |    0.575 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.638 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.771 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.821 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.097 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.139 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.236 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.236 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.334 | 
     | CLK_I__L5_I26/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.341 | 
     | CLK_I__L5_I26/Q            |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.586 | 
     | CLK_I__L6_I50/A            |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.629 | 
     | CLK_I__L6_I50/Q            |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.247 |    1.822 | 
     | CLK_I__L7_I506/A           |   v   | CLK_I__L6_N50  | CLKIN6  | 0.010 |   1.257 |    1.832 | 
     | CLK_I__L7_I506/Q           |   ^   | CLK_I__L7_N506 | CLKIN6  | 0.221 |   1.478 |    2.053 | 
     | u2/RGB_buf/mem_reg_6][18/C |   ^   | CLK_I__L7_N506 | DFE1    | 0.003 |   1.481 |    2.056 | 
     +--------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin u2/RGB_buf/mem_reg_7][18/C 
Endpoint:   u2/RGB_buf/mem_reg_7][18/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/R_reg_2/Q    (v) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.482
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.482
  Arrival Time                  2.057
  Slack Time                    0.575
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |   -0.575 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.512 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.379 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.329 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.053 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.011 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.086 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.086 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.184 | 
     | CLK_I__L5_I24/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.191 | 
     | CLK_I__L5_I24/Q            |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.380 | 
     | CLK_I__L6_I48/A            |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.398 | 
     | CLK_I__L6_I48/Q            |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.571 | 
     | CLK_I__L7_I483/A           |   v   | CLK_I__L6_N48  | CLKIN6  | 0.004 |   1.150 |    0.574 | 
     | CLK_I__L7_I483/Q           |   ^   | CLK_I__L7_N483 | CLKIN6  | 0.204 |   1.354 |    0.779 | 
     | u2/color_proc/R_reg_2/C    |   ^   | CLK_I__L7_N483 | DF3     | 0.000 |   1.354 |    0.779 | 
     | u2/color_proc/R_reg_2/Q    |   v   | u2/RGBbuf_d_18 | DF3     | 0.699 |   2.053 |    1.478 | 
     | u2/RGB_buf/mem_reg_7][18/D |   v   | u2/RGBbuf_d_18 | DFE1    | 0.004 |   2.057 |    1.482 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |    0.575 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.638 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.771 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.821 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.097 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.139 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.236 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.236 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.334 | 
     | CLK_I__L5_I26/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.341 | 
     | CLK_I__L5_I26/Q            |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.586 | 
     | CLK_I__L6_I50/A            |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.629 | 
     | CLK_I__L6_I50/Q            |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.247 |    1.822 | 
     | CLK_I__L7_I506/A           |   v   | CLK_I__L6_N50  | CLKIN6  | 0.010 |   1.257 |    1.832 | 
     | CLK_I__L7_I506/Q           |   ^   | CLK_I__L7_N506 | CLKIN6  | 0.221 |   1.478 |    2.053 | 
     | u2/RGB_buf/mem_reg_7][18/C |   ^   | CLK_I__L7_N506 | DFE1    | 0.004 |   1.482 |    2.057 | 
     +--------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_3/C 
Endpoint:   u2/color_proc/DataBuffer_reg_3/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_3/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.469
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.469
  Arrival Time                  2.062
  Slack Time                    0.593
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                 |         |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+---------+-------+---------+----------| 
     | CLK_I                            |   ^   | CLK_I           |         |       |   0.000 |   -0.593 | 
     | CLK_I__L1_I0/A                   |   ^   | CLK_I           | CLKIN15 | 0.063 |   0.063 |   -0.530 | 
     | CLK_I__L1_I0/Q                   |   v   | CLK_I__L1_N0    | CLKIN15 | 0.133 |   0.196 |   -0.397 | 
     | CLK_I__L2_I8/A                   |   v   | CLK_I__L1_N0    | CLKBU15 | 0.050 |   0.246 |   -0.347 | 
     | CLK_I__L2_I8/Q                   |   v   | CLK_I__L2_N8    | CLKBU15 | 0.276 |   0.522 |   -0.071 | 
     | CLK_I__I0/A                      |   v   | CLK_I__L2_N8    | CLKIN12 | 0.042 |   0.564 |   -0.029 | 
     | CLK_I__I0/Q                      |   ^   | CLK_I__N0       | CLKIN12 | 0.097 |   0.661 |    0.068 | 
     | CLK_I__L4_I13/A                  |   ^   | CLK_I__N0       | CLKIN12 | 0.000 |   0.661 |    0.068 | 
     | CLK_I__L4_I13/Q                  |   v   | CLK_I__L4_N13   | CLKIN12 | 0.099 |   0.759 |    0.166 | 
     | CLK_I__L5_I25/A                  |   v   | CLK_I__L4_N13   | CLKIN15 | 0.006 |   0.766 |    0.173 | 
     | CLK_I__L5_I25/Q                  |   ^   | CLK_I__L5_N25   | CLKIN15 | 0.240 |   1.006 |    0.413 | 
     | CLK_I__L6_I49/A                  |   ^   | CLK_I__L5_N25   | CLKIN15 | 0.068 |   1.074 |    0.481 | 
     | CLK_I__L6_I49/Q                  |   v   | CLK_I__L6_N49   | CLKIN15 | 0.181 |   1.255 |    0.662 | 
     | CLK_I__L7_I497/A                 |   v   | CLK_I__L6_N49   | CLKIN6  | 0.002 |   1.257 |    0.664 | 
     | CLK_I__L7_I497/Q                 |   ^   | CLK_I__L7_N497  | CLKIN6  | 0.210 |   1.467 |    0.874 | 
     | u2/pixel_buf/Q_reg_3/C           |   ^   | CLK_I__L7_N497  | DF3     | 0.002 |   1.469 |    0.876 | 
     | u2/pixel_buf/Q_reg_3/Q           |   ^   | u2/pixelbuf_q_3 | DF3     | 0.592 |   2.061 |    1.468 | 
     | u2/color_proc/DataBuffer_reg_3/D |   ^   | u2/pixelbuf_q_3 | DFE3    | 0.001 |   2.062 |    1.469 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                            |   ^   | CLK_I          |         |       |   0.000 |    0.593 | 
     | CLK_I__L1_I0/A                   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.656 | 
     | CLK_I__L1_I0/Q                   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.789 | 
     | CLK_I__L2_I8/A                   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.839 | 
     | CLK_I__L2_I8/Q                   |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.115 | 
     | CLK_I__I0/A                      |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.157 | 
     | CLK_I__I0/Q                      |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.254 | 
     | CLK_I__L4_I13/A                  |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.254 | 
     | CLK_I__L4_I13/Q                  |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.352 | 
     | CLK_I__L5_I26/A                  |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.359 | 
     | CLK_I__L5_I26/Q                  |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.604 | 
     | CLK_I__L6_I50/A                  |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.647 | 
     | CLK_I__L6_I50/Q                  |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.247 |    1.840 | 
     | CLK_I__L7_I507/A                 |   v   | CLK_I__L6_N50  | CLKIN6  | 0.009 |   1.257 |    1.850 | 
     | CLK_I__L7_I507/Q                 |   ^   | CLK_I__L7_N507 | CLKIN6  | 0.209 |   1.466 |    2.059 | 
     | u2/color_proc/DataBuffer_reg_3/C |   ^   | CLK_I__L7_N507 | DFE3    | 0.003 |   1.469 |    2.062 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin u3/eoh_reg/C 
Endpoint:   u3/eoh_reg/D   (v) checked with  leading edge of 'my_clock'
Beginpoint: u3/dseol_reg/Q (^) triggered by  leading edge of 'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.399
+ Hold                          0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.459
  Arrival Time                  2.053
  Slack Time                    0.594
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                  |       |                |         |       |  Time   |   Time   | 
     |------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I          |         |       |   0.000 |   -0.594 | 
     | CLK_I__L1_I0/A   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.531 | 
     | CLK_I__L1_I0/Q   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.398 | 
     | CLK_I__L2_I6/A   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.348 | 
     | CLK_I__L2_I6/Q   |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |   -0.079 | 
     | CLK_I__L3_I9/A   |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |   -0.046 | 
     | CLK_I__L3_I9/Q   |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    0.063 | 
     | CLK_I__L4_I10/A  |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    0.063 | 
     | CLK_I__L4_I10/Q  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    0.185 | 
     | CLK_I__L5_I19/A  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    0.216 | 
     | CLK_I__L5_I19/Q  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    0.375 | 
     | CLK_I__L6_I39/A  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    0.386 | 
     | CLK_I__L6_I39/Q  |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    0.579 | 
     | CLK_I__L7_I396/A |   v   | CLK_I__L6_N39  | CLKIN6  | 0.007 |   1.180 |    0.586 | 
     | CLK_I__L7_I396/Q |   ^   | CLK_I__L7_N396 | CLKIN6  | 0.267 |   1.447 |    0.853 | 
     | u3/dseol_reg/C   |   ^   | CLK_I__L7_N396 | DF3     | 0.001 |   1.448 |    0.854 | 
     | u3/dseol_reg/Q   |   ^   | u3/dseol       | DF3     | 0.509 |   1.956 |    1.363 | 
     | u3/U5/A          |   ^   | u3/dseol       | NOR21   | 0.000 |   1.956 |    1.363 | 
     | u3/U5/Q          |   v   | u3/N1          | NOR21   | 0.096 |   2.053 |    1.459 | 
     | u3/eoh_reg/D     |   v   | u3/N1          | DF3     | 0.000 |   2.053 |    1.459 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                  |       |                |         |       |  Time   |   Time   | 
     |------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I            |   ^   | CLK_I          |         |       |   0.000 |    0.594 | 
     | CLK_I__L1_I0/A   |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.657 | 
     | CLK_I__L1_I0/Q   |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.790 | 
     | CLK_I__L2_I6/A   |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.840 | 
     | CLK_I__L2_I6/Q   |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    1.109 | 
     | CLK_I__L3_I9/A   |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    1.142 | 
     | CLK_I__L3_I9/Q   |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    1.251 | 
     | CLK_I__L4_I10/A  |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    1.251 | 
     | CLK_I__L4_I10/Q  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    1.373 | 
     | CLK_I__L5_I19/A  |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    1.404 | 
     | CLK_I__L5_I19/Q  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    1.563 | 
     | CLK_I__L6_I39/A  |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    1.574 | 
     | CLK_I__L6_I39/Q  |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    1.767 | 
     | CLK_I__L7_I391/A |   v   | CLK_I__L6_N39  | CLKIN6  | 0.007 |   1.180 |    1.774 | 
     | CLK_I__L7_I391/Q |   ^   | CLK_I__L7_N391 | CLKIN6  | 0.219 |   1.398 |    1.992 | 
     | u3/eoh_reg/C     |   ^   | CLK_I__L7_N391 | DF3     | 0.001 |   1.399 |    1.993 | 
     +----------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin u2/RGB_buf/mem_reg_7][2/C 
Endpoint:   u2/RGB_buf/mem_reg_7][2/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/B_reg_2/Q   (v) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.441
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.441
  Arrival Time                  2.042
  Slack Time                    0.601
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                           |       |                |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                     |   ^   | CLK_I          |         |       |   0.000 |   -0.601 | 
     | CLK_I__L1_I0/A            |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.538 | 
     | CLK_I__L1_I0/Q            |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.405 | 
     | CLK_I__L2_I8/A            |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.355 | 
     | CLK_I__L2_I8/Q            |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.079 | 
     | CLK_I__I0/A               |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.037 | 
     | CLK_I__I0/Q               |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.060 | 
     | CLK_I__L4_I13/A           |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.060 | 
     | CLK_I__L4_I13/Q           |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.158 | 
     | CLK_I__L5_I24/A           |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.164 | 
     | CLK_I__L5_I24/Q           |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.354 | 
     | CLK_I__L6_I48/A           |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.372 | 
     | CLK_I__L6_I48/Q           |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.545 | 
     | CLK_I__L7_I485/A          |   v   | CLK_I__L6_N48  | CLKIN6  | 0.009 |   1.155 |    0.553 | 
     | CLK_I__L7_I485/Q          |   ^   | CLK_I__L7_N485 | CLKIN6  | 0.186 |   1.341 |    0.740 | 
     | u2/color_proc/B_reg_2/C   |   ^   | CLK_I__L7_N485 | DF3     | 0.001 |   1.342 |    0.740 | 
     | u2/color_proc/B_reg_2/Q   |   v   | u2/RGBbuf_d_2  | DF3     | 0.700 |   2.041 |    1.440 | 
     | u2/RGB_buf/mem_reg_7][2/D |   v   | u2/RGBbuf_d_2  | DFE1    | 0.001 |   2.042 |    1.441 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                           |       |                |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                     |   ^   | CLK_I          |         |       |   0.000 |    0.601 | 
     | CLK_I__L1_I0/A            |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.664 | 
     | CLK_I__L1_I0/Q            |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.797 | 
     | CLK_I__L2_I6/A            |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.847 | 
     | CLK_I__L2_I6/Q            |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    1.116 | 
     | CLK_I__L3_I9/A            |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    1.149 | 
     | CLK_I__L3_I9/Q            |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    1.258 | 
     | CLK_I__L4_I10/A           |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    1.258 | 
     | CLK_I__L4_I10/Q           |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    1.380 | 
     | CLK_I__L5_I19/A           |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    1.411 | 
     | CLK_I__L5_I19/Q           |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    1.570 | 
     | CLK_I__L6_I39/A           |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    1.581 | 
     | CLK_I__L6_I39/Q           |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    1.774 | 
     | CLK_I__L7_I392/A          |   v   | CLK_I__L6_N39  | CLKIN6  | 0.019 |   1.192 |    1.793 | 
     | CLK_I__L7_I392/Q          |   ^   | CLK_I__L7_N392 | CLKIN6  | 0.248 |   1.440 |    2.041 | 
     | u2/RGB_buf/mem_reg_7][2/C |   ^   | CLK_I__L7_N392 | DFE1    | 0.001 |   1.441 |    2.042 | 
     +-------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u2/RGB_buf/mem_reg_6][2/C 
Endpoint:   u2/RGB_buf/mem_reg_6][2/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/B_reg_2/Q   (v) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.441
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.441
  Arrival Time                  2.043
  Slack Time                    0.602
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                           |       |                |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                     |   ^   | CLK_I          |         |       |   0.000 |   -0.602 | 
     | CLK_I__L1_I0/A            |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.539 | 
     | CLK_I__L1_I0/Q            |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.406 | 
     | CLK_I__L2_I8/A            |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.356 | 
     | CLK_I__L2_I8/Q            |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.080 | 
     | CLK_I__I0/A               |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.038 | 
     | CLK_I__I0/Q               |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.059 | 
     | CLK_I__L4_I13/A           |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.059 | 
     | CLK_I__L4_I13/Q           |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.158 | 
     | CLK_I__L5_I24/A           |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.164 | 
     | CLK_I__L5_I24/Q           |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.353 | 
     | CLK_I__L6_I48/A           |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.372 | 
     | CLK_I__L6_I48/Q           |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.544 | 
     | CLK_I__L7_I485/A          |   v   | CLK_I__L6_N48  | CLKIN6  | 0.009 |   1.155 |    0.553 | 
     | CLK_I__L7_I485/Q          |   ^   | CLK_I__L7_N485 | CLKIN6  | 0.186 |   1.341 |    0.739 | 
     | u2/color_proc/B_reg_2/C   |   ^   | CLK_I__L7_N485 | DF3     | 0.001 |   1.342 |    0.740 | 
     | u2/color_proc/B_reg_2/Q   |   v   | u2/RGBbuf_d_2  | DF3     | 0.700 |   2.041 |    1.439 | 
     | u2/RGB_buf/mem_reg_6][2/D |   v   | u2/RGBbuf_d_2  | DFE1    | 0.002 |   2.043 |    1.441 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                           |       |                |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                     |   ^   | CLK_I          |         |       |   0.000 |    0.602 | 
     | CLK_I__L1_I0/A            |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.664 | 
     | CLK_I__L1_I0/Q            |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.798 | 
     | CLK_I__L2_I6/A            |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.848 | 
     | CLK_I__L2_I6/Q            |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    1.116 | 
     | CLK_I__L3_I9/A            |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    1.150 | 
     | CLK_I__L3_I9/Q            |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    1.259 | 
     | CLK_I__L4_I10/A           |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    1.259 | 
     | CLK_I__L4_I10/Q           |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    1.381 | 
     | CLK_I__L5_I19/A           |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    1.411 | 
     | CLK_I__L5_I19/Q           |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    1.571 | 
     | CLK_I__L6_I39/A           |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    1.582 | 
     | CLK_I__L6_I39/Q           |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    1.775 | 
     | CLK_I__L7_I392/A          |   v   | CLK_I__L6_N39  | CLKIN6  | 0.019 |   1.192 |    1.794 | 
     | CLK_I__L7_I392/Q          |   ^   | CLK_I__L7_N392 | CLKIN6  | 0.248 |   1.440 |    2.042 | 
     | u2/RGB_buf/mem_reg_6][2/C |   ^   | CLK_I__L7_N392 | DFE1    | 0.001 |   1.441 |    2.043 | 
     +-------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u2/RGB_buf/mem_reg_5][16/C 
Endpoint:   u2/RGB_buf/mem_reg_5][16/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/R_reg_0/Q    (v) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.481
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.481
  Arrival Time                  2.083
  Slack Time                    0.602
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |   -0.602 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.539 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.406 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.356 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.080 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.038 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.059 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.059 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.157 | 
     | CLK_I__L5_I24/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.163 | 
     | CLK_I__L5_I24/Q            |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.353 | 
     | CLK_I__L6_I48/A            |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.371 | 
     | CLK_I__L6_I48/Q            |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.544 | 
     | CLK_I__L7_I484/A           |   v   | CLK_I__L6_N48  | CLKIN6  | 0.009 |   1.155 |    0.552 | 
     | CLK_I__L7_I484/Q           |   ^   | CLK_I__L7_N484 | CLKIN6  | 0.226 |   1.381 |    0.779 | 
     | u2/color_proc/R_reg_0/C    |   ^   | CLK_I__L7_N484 | DF3     | 0.005 |   1.386 |    0.784 | 
     | u2/color_proc/R_reg_0/Q    |   v   | u2/RGBbuf_d_16 | DF3     | 0.695 |   2.081 |    1.479 | 
     | u2/RGB_buf/mem_reg_5][16/D |   v   | u2/RGBbuf_d_16 | DFE1    | 0.002 |   2.083 |    1.481 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |    0.602 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.665 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.798 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.848 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.124 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.166 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.263 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.263 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.362 | 
     | CLK_I__L5_I26/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.368 | 
     | CLK_I__L5_I26/Q            |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.614 | 
     | CLK_I__L6_I50/A            |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.656 | 
     | CLK_I__L6_I50/Q            |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.247 |    1.850 | 
     | CLK_I__L7_I506/A           |   v   | CLK_I__L6_N50  | CLKIN6  | 0.010 |   1.257 |    1.859 | 
     | CLK_I__L7_I506/Q           |   ^   | CLK_I__L7_N506 | CLKIN6  | 0.221 |   1.478 |    2.080 | 
     | u2/RGB_buf/mem_reg_5][16/C |   ^   | CLK_I__L7_N506 | DFE1    | 0.003 |   1.481 |    2.083 | 
     +--------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin u2/RGB_buf/mem_reg_0][2/C 
Endpoint:   u2/RGB_buf/mem_reg_0][2/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/B_reg_2/Q   (v) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.441
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.441
  Arrival Time                  2.044
  Slack Time                    0.603
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                           |       |                |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                     |   ^   | CLK_I          |         |       |   0.000 |   -0.603 | 
     | CLK_I__L1_I0/A            |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.540 | 
     | CLK_I__L1_I0/Q            |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.407 | 
     | CLK_I__L2_I8/A            |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.356 | 
     | CLK_I__L2_I8/Q            |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.080 | 
     | CLK_I__I0/A               |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.039 | 
     | CLK_I__I0/Q               |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.058 | 
     | CLK_I__L4_I13/A           |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.058 | 
     | CLK_I__L4_I13/Q           |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.157 | 
     | CLK_I__L5_I24/A           |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.163 | 
     | CLK_I__L5_I24/Q           |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.353 | 
     | CLK_I__L6_I48/A           |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.371 | 
     | CLK_I__L6_I48/Q           |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.543 | 
     | CLK_I__L7_I485/A          |   v   | CLK_I__L6_N48  | CLKIN6  | 0.009 |   1.155 |    0.552 | 
     | CLK_I__L7_I485/Q          |   ^   | CLK_I__L7_N485 | CLKIN6  | 0.186 |   1.341 |    0.738 | 
     | u2/color_proc/B_reg_2/C   |   ^   | CLK_I__L7_N485 | DF3     | 0.001 |   1.342 |    0.739 | 
     | u2/color_proc/B_reg_2/Q   |   v   | u2/RGBbuf_d_2  | DF3     | 0.700 |   2.041 |    1.439 | 
     | u2/RGB_buf/mem_reg_0][2/D |   v   | u2/RGBbuf_d_2  | DFE1    | 0.003 |   2.044 |    1.441 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                           |       |                |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                     |   ^   | CLK_I          |         |       |   0.000 |    0.603 | 
     | CLK_I__L1_I0/A            |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.665 | 
     | CLK_I__L1_I0/Q            |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.799 | 
     | CLK_I__L2_I6/A            |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.849 | 
     | CLK_I__L2_I6/Q            |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    1.117 | 
     | CLK_I__L3_I9/A            |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    1.151 | 
     | CLK_I__L3_I9/Q            |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    1.260 | 
     | CLK_I__L4_I10/A           |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    1.260 | 
     | CLK_I__L4_I10/Q           |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    1.382 | 
     | CLK_I__L5_I19/A           |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    1.412 | 
     | CLK_I__L5_I19/Q           |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    1.572 | 
     | CLK_I__L6_I39/A           |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    1.583 | 
     | CLK_I__L6_I39/Q           |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    1.776 | 
     | CLK_I__L7_I392/A          |   v   | CLK_I__L6_N39  | CLKIN6  | 0.019 |   1.192 |    1.795 | 
     | CLK_I__L7_I392/Q          |   ^   | CLK_I__L7_N392 | CLKIN6  | 0.248 |   1.440 |    2.043 | 
     | u2/RGB_buf/mem_reg_0][2/C |   ^   | CLK_I__L7_N392 | DFE1    | 0.001 |   1.441 |    2.044 | 
     +-------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u2/RGB_buf/mem_reg_4][13/C 
Endpoint:   u2/RGB_buf/mem_reg_4][13/D (^) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/G_reg_5/Q    (^) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.442
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.442
  Arrival Time                  2.051
  Slack Time                    0.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |   -0.609 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.547 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.413 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.363 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.087 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.045 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.051 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.051 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.150 | 
     | CLK_I__L5_I24/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.156 | 
     | CLK_I__L5_I24/Q            |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.346 | 
     | CLK_I__L6_I48/A            |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.364 | 
     | CLK_I__L6_I48/Q            |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.536 | 
     | CLK_I__L7_I489/A           |   v   | CLK_I__L6_N48  | CLKIN6  | 0.008 |   1.154 |    0.545 | 
     | CLK_I__L7_I489/Q           |   ^   | CLK_I__L7_N489 | CLKIN6  | 0.215 |   1.369 |    0.760 | 
     | u2/color_proc/G_reg_5/C    |   ^   | CLK_I__L7_N489 | DF3     | 0.001 |   1.370 |    0.761 | 
     | u2/color_proc/G_reg_5/Q    |   ^   | u2/RGBbuf_d_13 | DF3     | 0.681 |   2.051 |    1.441 | 
     | u2/RGB_buf/mem_reg_4][13/D |   ^   | u2/RGBbuf_d_13 | DFE1    | 0.001 |   2.051 |    1.442 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |    0.609 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.672 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.806 | 
     | CLK_I__L2_I6/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.856 | 
     | CLK_I__L2_I6/Q             |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    1.124 | 
     | CLK_I__L3_I9/A             |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    1.157 | 
     | CLK_I__L3_I9/Q             |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    1.266 | 
     | CLK_I__L4_I10/A            |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    1.266 | 
     | CLK_I__L4_I10/Q            |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    1.388 | 
     | CLK_I__L5_I19/A            |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    1.419 | 
     | CLK_I__L5_I19/Q            |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    1.579 | 
     | CLK_I__L6_I39/A            |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    1.590 | 
     | CLK_I__L6_I39/Q            |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    1.782 | 
     | CLK_I__L7_I392/A           |   v   | CLK_I__L6_N39  | CLKIN6  | 0.019 |   1.192 |    1.802 | 
     | CLK_I__L7_I392/Q           |   ^   | CLK_I__L7_N392 | CLKIN6  | 0.248 |   1.440 |    2.050 | 
     | u2/RGB_buf/mem_reg_4][13/C |   ^   | CLK_I__L7_N392 | DFE1    | 0.002 |   1.442 |    2.051 | 
     +--------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u2/RGB_buf/mem_reg_1][13/C 
Endpoint:   u2/RGB_buf/mem_reg_1][13/D (^) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/G_reg_5/Q    (^) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.442
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.442
  Arrival Time                  2.052
  Slack Time                    0.610
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |   -0.610 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.547 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.413 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.363 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.087 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.046 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.051 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.051 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.150 | 
     | CLK_I__L5_I24/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.156 | 
     | CLK_I__L5_I24/Q            |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.346 | 
     | CLK_I__L6_I48/A            |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.364 | 
     | CLK_I__L6_I48/Q            |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.536 | 
     | CLK_I__L7_I489/A           |   v   | CLK_I__L6_N48  | CLKIN6  | 0.008 |   1.154 |    0.544 | 
     | CLK_I__L7_I489/Q           |   ^   | CLK_I__L7_N489 | CLKIN6  | 0.215 |   1.369 |    0.759 | 
     | u2/color_proc/G_reg_5/C    |   ^   | CLK_I__L7_N489 | DF3     | 0.001 |   1.370 |    0.760 | 
     | u2/color_proc/G_reg_5/Q    |   ^   | u2/RGBbuf_d_13 | DF3     | 0.681 |   2.051 |    1.441 | 
     | u2/RGB_buf/mem_reg_1][13/D |   ^   | u2/RGBbuf_d_13 | DFE1    | 0.001 |   2.052 |    1.442 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |    0.610 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.672 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.806 | 
     | CLK_I__L2_I6/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.856 | 
     | CLK_I__L2_I6/Q             |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    1.124 | 
     | CLK_I__L3_I9/A             |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    1.158 | 
     | CLK_I__L3_I9/Q             |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    1.267 | 
     | CLK_I__L4_I10/A            |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    1.267 | 
     | CLK_I__L4_I10/Q            |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    1.389 | 
     | CLK_I__L5_I19/A            |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    1.419 | 
     | CLK_I__L5_I19/Q            |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    1.579 | 
     | CLK_I__L6_I39/A            |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    1.590 | 
     | CLK_I__L6_I39/Q            |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    1.783 | 
     | CLK_I__L7_I392/A           |   v   | CLK_I__L6_N39  | CLKIN6  | 0.019 |   1.192 |    1.802 | 
     | CLK_I__L7_I392/Q           |   ^   | CLK_I__L7_N392 | CLKIN6  | 0.248 |   1.440 |    2.050 | 
     | u2/RGB_buf/mem_reg_1][13/C |   ^   | CLK_I__L7_N392 | DFE1    | 0.002 |   1.442 |    2.052 | 
     +--------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u2/RGB_buf/mem_reg_2][13/C 
Endpoint:   u2/RGB_buf/mem_reg_2][13/D (^) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/G_reg_5/Q    (^) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.442
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.442
  Arrival Time                  2.052
  Slack Time                    0.610
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |   -0.610 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.548 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.414 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.364 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.088 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.047 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.050 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.050 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.149 | 
     | CLK_I__L5_I24/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.155 | 
     | CLK_I__L5_I24/Q            |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.345 | 
     | CLK_I__L6_I48/A            |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.363 | 
     | CLK_I__L6_I48/Q            |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.535 | 
     | CLK_I__L7_I489/A           |   v   | CLK_I__L6_N48  | CLKIN6  | 0.008 |   1.154 |    0.543 | 
     | CLK_I__L7_I489/Q           |   ^   | CLK_I__L7_N489 | CLKIN6  | 0.215 |   1.369 |    0.758 | 
     | u2/color_proc/G_reg_5/C    |   ^   | CLK_I__L7_N489 | DF3     | 0.001 |   1.370 |    0.759 | 
     | u2/color_proc/G_reg_5/Q    |   ^   | u2/RGBbuf_d_13 | DF3     | 0.681 |   2.051 |    1.440 | 
     | u2/RGB_buf/mem_reg_2][13/D |   ^   | u2/RGBbuf_d_13 | DFE1    | 0.002 |   2.052 |    1.442 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |    0.610 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.673 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.807 | 
     | CLK_I__L2_I6/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.857 | 
     | CLK_I__L2_I6/Q             |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    1.125 | 
     | CLK_I__L3_I9/A             |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    1.158 | 
     | CLK_I__L3_I9/Q             |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    1.268 | 
     | CLK_I__L4_I10/A            |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    1.268 | 
     | CLK_I__L4_I10/Q            |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    1.390 | 
     | CLK_I__L5_I19/A            |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    1.420 | 
     | CLK_I__L5_I19/Q            |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    1.580 | 
     | CLK_I__L6_I39/A            |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    1.591 | 
     | CLK_I__L6_I39/Q            |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    1.784 | 
     | CLK_I__L7_I392/A           |   v   | CLK_I__L6_N39  | CLKIN6  | 0.019 |   1.192 |    1.803 | 
     | CLK_I__L7_I392/Q           |   ^   | CLK_I__L7_N392 | CLKIN6  | 0.248 |   1.440 |    2.051 | 
     | u2/RGB_buf/mem_reg_2][13/C |   ^   | CLK_I__L7_N392 | DFE1    | 0.002 |   1.442 |    2.052 | 
     +--------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin u2/RGB_buf/mem_reg_0][13/C 
Endpoint:   u2/RGB_buf/mem_reg_0][13/D (^) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/G_reg_5/Q    (^) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.441
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.441
  Arrival Time                  2.052
  Slack Time                    0.611
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |   -0.611 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.548 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.414 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.364 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.088 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.047 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.050 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.050 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.149 | 
     | CLK_I__L5_I24/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.155 | 
     | CLK_I__L5_I24/Q            |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.345 | 
     | CLK_I__L6_I48/A            |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.363 | 
     | CLK_I__L6_I48/Q            |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.535 | 
     | CLK_I__L7_I489/A           |   v   | CLK_I__L6_N48  | CLKIN6  | 0.008 |   1.154 |    0.543 | 
     | CLK_I__L7_I489/Q           |   ^   | CLK_I__L7_N489 | CLKIN6  | 0.215 |   1.369 |    0.758 | 
     | u2/color_proc/G_reg_5/C    |   ^   | CLK_I__L7_N489 | DF3     | 0.001 |   1.370 |    0.759 | 
     | u2/color_proc/G_reg_5/Q    |   ^   | u2/RGBbuf_d_13 | DF3     | 0.681 |   2.051 |    1.440 | 
     | u2/RGB_buf/mem_reg_0][13/D |   ^   | u2/RGBbuf_d_13 | DFE1    | 0.001 |   2.052 |    1.441 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |    0.611 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.673 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.807 | 
     | CLK_I__L2_I6/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.857 | 
     | CLK_I__L2_I6/Q             |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    1.125 | 
     | CLK_I__L3_I9/A             |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    1.158 | 
     | CLK_I__L3_I9/Q             |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    1.268 | 
     | CLK_I__L4_I10/A            |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    1.268 | 
     | CLK_I__L4_I10/Q            |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    1.390 | 
     | CLK_I__L5_I19/A            |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    1.420 | 
     | CLK_I__L5_I19/Q            |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    1.580 | 
     | CLK_I__L6_I39/A            |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    1.591 | 
     | CLK_I__L6_I39/Q            |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    1.784 | 
     | CLK_I__L7_I392/A           |   v   | CLK_I__L6_N39  | CLKIN6  | 0.019 |   1.192 |    1.803 | 
     | CLK_I__L7_I392/Q           |   ^   | CLK_I__L7_N392 | CLKIN6  | 0.248 |   1.440 |    2.051 | 
     | u2/RGB_buf/mem_reg_0][13/C |   ^   | CLK_I__L7_N392 | DFE1    | 0.001 |   1.441 |    2.052 | 
     +--------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u2/RGB_buf/mem_reg_3][13/C 
Endpoint:   u2/RGB_buf/mem_reg_3][13/D (^) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/G_reg_5/Q    (^) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.442
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.442
  Arrival Time                  2.052
  Slack Time                    0.611
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |   -0.611 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.548 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.414 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.364 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.088 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.047 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.050 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.050 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.149 | 
     | CLK_I__L5_I24/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.155 | 
     | CLK_I__L5_I24/Q            |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.345 | 
     | CLK_I__L6_I48/A            |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.363 | 
     | CLK_I__L6_I48/Q            |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.535 | 
     | CLK_I__L7_I489/A           |   v   | CLK_I__L6_N48  | CLKIN6  | 0.008 |   1.154 |    0.543 | 
     | CLK_I__L7_I489/Q           |   ^   | CLK_I__L7_N489 | CLKIN6  | 0.215 |   1.369 |    0.758 | 
     | u2/color_proc/G_reg_5/C    |   ^   | CLK_I__L7_N489 | DF3     | 0.001 |   1.370 |    0.759 | 
     | u2/color_proc/G_reg_5/Q    |   ^   | u2/RGBbuf_d_13 | DF3     | 0.681 |   2.051 |    1.440 | 
     | u2/RGB_buf/mem_reg_3][13/D |   ^   | u2/RGBbuf_d_13 | DFE1    | 0.002 |   2.052 |    1.442 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |    0.611 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.673 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.807 | 
     | CLK_I__L2_I6/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.857 | 
     | CLK_I__L2_I6/Q             |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    1.125 | 
     | CLK_I__L3_I9/A             |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    1.158 | 
     | CLK_I__L3_I9/Q             |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    1.268 | 
     | CLK_I__L4_I10/A            |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    1.268 | 
     | CLK_I__L4_I10/Q            |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    1.390 | 
     | CLK_I__L5_I19/A            |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    1.420 | 
     | CLK_I__L5_I19/Q            |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    1.580 | 
     | CLK_I__L6_I39/A            |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    1.591 | 
     | CLK_I__L6_I39/Q            |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    1.784 | 
     | CLK_I__L7_I392/A           |   v   | CLK_I__L6_N39  | CLKIN6  | 0.019 |   1.192 |    1.803 | 
     | CLK_I__L7_I392/Q           |   ^   | CLK_I__L7_N392 | CLKIN6  | 0.248 |   1.440 |    2.051 | 
     | u2/RGB_buf/mem_reg_3][13/C |   ^   | CLK_I__L7_N392 | DFE1    | 0.002 |   1.442 |    2.052 | 
     +--------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u2/RGB_buf/mem_reg_6][13/C 
Endpoint:   u2/RGB_buf/mem_reg_6][13/D (^) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/G_reg_5/Q    (^) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.441
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.441
  Arrival Time                  2.052
  Slack Time                    0.611
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |   -0.611 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.548 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.415 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.365 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.089 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.047 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.050 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.050 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.148 | 
     | CLK_I__L5_I24/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.155 | 
     | CLK_I__L5_I24/Q            |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.344 | 
     | CLK_I__L6_I48/A            |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.362 | 
     | CLK_I__L6_I48/Q            |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.535 | 
     | CLK_I__L7_I489/A           |   v   | CLK_I__L6_N48  | CLKIN6  | 0.008 |   1.154 |    0.543 | 
     | CLK_I__L7_I489/Q           |   ^   | CLK_I__L7_N489 | CLKIN6  | 0.215 |   1.369 |    0.758 | 
     | u2/color_proc/G_reg_5/C    |   ^   | CLK_I__L7_N489 | DF3     | 0.001 |   1.370 |    0.759 | 
     | u2/color_proc/G_reg_5/Q    |   ^   | u2/RGBbuf_d_13 | DF3     | 0.681 |   2.051 |    1.440 | 
     | u2/RGB_buf/mem_reg_6][13/D |   ^   | u2/RGBbuf_d_13 | DFE1    | 0.002 |   2.052 |    1.441 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |    0.611 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.674 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.807 | 
     | CLK_I__L2_I6/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.857 | 
     | CLK_I__L2_I6/Q             |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    1.126 | 
     | CLK_I__L3_I9/A             |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    1.159 | 
     | CLK_I__L3_I9/Q             |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    1.268 | 
     | CLK_I__L4_I10/A            |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    1.268 | 
     | CLK_I__L4_I10/Q            |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    1.390 | 
     | CLK_I__L5_I19/A            |   v   | CLK_I__L4_N10  | CLKIN15 | 0.031 |   0.810 |    1.420 | 
     | CLK_I__L5_I19/Q            |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.160 |   0.969 |    1.580 | 
     | CLK_I__L6_I39/A            |   ^   | CLK_I__L5_N19  | CLKIN15 | 0.011 |   0.980 |    1.591 | 
     | CLK_I__L6_I39/Q            |   v   | CLK_I__L6_N39  | CLKIN15 | 0.193 |   1.173 |    1.784 | 
     | CLK_I__L7_I392/A           |   v   | CLK_I__L6_N39  | CLKIN6  | 0.019 |   1.192 |    1.803 | 
     | CLK_I__L7_I392/Q           |   ^   | CLK_I__L7_N392 | CLKIN6  | 0.248 |   1.440 |    2.051 | 
     | u2/RGB_buf/mem_reg_6][13/C |   ^   | CLK_I__L7_N392 | DFE1    | 0.001 |   1.441 |    2.052 | 
     +--------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u2/RGB_buf/mem_reg_6][17/C 
Endpoint:   u2/RGB_buf/mem_reg_6][17/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/R_reg_1/Q    (v) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.448
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.448
  Arrival Time                  2.061
  Slack Time                    0.612
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |   -0.612 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.550 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.416 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.366 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.090 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.048 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.048 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.048 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.147 | 
     | CLK_I__L5_I24/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.153 | 
     | CLK_I__L5_I24/Q            |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.343 | 
     | CLK_I__L6_I48/A            |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.361 | 
     | CLK_I__L6_I48/Q            |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.533 | 
     | CLK_I__L7_I483/A           |   v   | CLK_I__L6_N48  | CLKIN6  | 0.004 |   1.150 |    0.537 | 
     | CLK_I__L7_I483/Q           |   ^   | CLK_I__L7_N483 | CLKIN6  | 0.204 |   1.354 |    0.742 | 
     | u2/color_proc/R_reg_1/C    |   ^   | CLK_I__L7_N483 | DF3     | 0.000 |   1.354 |    0.742 | 
     | u2/color_proc/R_reg_1/Q    |   v   | u2/RGBbuf_d_17 | DF3     | 0.705 |   2.059 |    1.447 | 
     | u2/RGB_buf/mem_reg_6][17/D |   v   | u2/RGBbuf_d_17 | DFE1    | 0.001 |   2.061 |    1.448 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                            |       |                |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                      |   ^   | CLK_I          |         |       |   0.000 |    0.612 | 
     | CLK_I__L1_I0/A             |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.675 | 
     | CLK_I__L1_I0/Q             |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.808 | 
     | CLK_I__L2_I8/A             |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.859 | 
     | CLK_I__L2_I8/Q             |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.135 | 
     | CLK_I__I0/A                |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.176 | 
     | CLK_I__I0/Q                |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.273 | 
     | CLK_I__L4_I13/A            |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.273 | 
     | CLK_I__L4_I13/Q            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.372 | 
     | CLK_I__L5_I26/A            |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.378 | 
     | CLK_I__L5_I26/Q            |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.624 | 
     | CLK_I__L6_I50/A            |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.666 | 
     | CLK_I__L6_I50/Q            |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.247 |    1.860 | 
     | CLK_I__L7_I511/A           |   v   | CLK_I__L6_N50  | CLKIN6  | 0.010 |   1.257 |    1.869 | 
     | CLK_I__L7_I511/Q           |   ^   | CLK_I__L7_N511 | CLKIN6  | 0.191 |   1.448 |    2.060 | 
     | u2/RGB_buf/mem_reg_6][17/C |   ^   | CLK_I__L7_N511 | DFE1    | 0.000 |   1.448 |    2.061 | 
     +--------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u2/color_proc/DataBuffer_reg_22/C 
Endpoint:   u2/color_proc/DataBuffer_reg_22/D (^) checked with  leading edge of 
'my_clock'
Beginpoint: u2/pixel_buf/Q_reg_22/Q           (^) triggered by  leading edge of 
'my_clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.455
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.455
  Arrival Time                  2.077
  Slack Time                    0.622
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I            |         |       |   0.000 |   -0.622 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I            | CLKIN15 | 0.063 |   0.063 |   -0.560 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0     | CLKIN15 | 0.133 |   0.196 |   -0.426 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0     | CLKBU15 | 0.050 |   0.246 |   -0.376 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8     | CLKBU15 | 0.276 |   0.522 |   -0.100 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8     | CLKIN12 | 0.042 |   0.564 |   -0.058 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0        | CLKIN12 | 0.097 |   0.661 |    0.038 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0        | CLKIN12 | 0.000 |   0.661 |    0.038 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13    | CLKIN12 | 0.099 |   0.759 |    0.137 | 
     | CLK_I__L5_I25/A                   |   v   | CLK_I__L4_N13    | CLKIN15 | 0.006 |   0.766 |    0.143 | 
     | CLK_I__L5_I25/Q                   |   ^   | CLK_I__L5_N25    | CLKIN15 | 0.240 |   1.006 |    0.383 | 
     | CLK_I__L6_I49/A                   |   ^   | CLK_I__L5_N25    | CLKIN15 | 0.068 |   1.074 |    0.451 | 
     | CLK_I__L6_I49/Q                   |   v   | CLK_I__L6_N49    | CLKIN15 | 0.181 |   1.255 |    0.633 | 
     | CLK_I__L7_I495/A                  |   v   | CLK_I__L6_N49    | CLKIN6  | 0.005 |   1.260 |    0.637 | 
     | CLK_I__L7_I495/Q                  |   ^   | CLK_I__L7_N495   | CLKIN6  | 0.228 |   1.488 |    0.865 | 
     | u2/pixel_buf/Q_reg_22/C           |   ^   | CLK_I__L7_N495   | DF3     | 0.000 |   1.488 |    0.865 | 
     | u2/pixel_buf/Q_reg_22/Q           |   ^   | u2/pixelbuf_q_22 | DF3     | 0.588 |   2.076 |    1.454 | 
     | u2/color_proc/DataBuffer_reg_22/D |   ^   | u2/pixelbuf_q_22 | DFE1    | 0.001 |   2.077 |    1.455 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                             |   ^   | CLK_I          |         |       |   0.000 |    0.622 | 
     | CLK_I__L1_I0/A                    |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.685 | 
     | CLK_I__L1_I0/Q                    |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.819 | 
     | CLK_I__L2_I8/A                    |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.869 | 
     | CLK_I__L2_I8/Q                    |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |    1.145 | 
     | CLK_I__I0/A                       |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |    1.186 | 
     | CLK_I__I0/Q                       |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    1.283 | 
     | CLK_I__L4_I13/A                   |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    1.283 | 
     | CLK_I__L4_I13/Q                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    1.382 | 
     | CLK_I__L5_I26/A                   |   v   | CLK_I__L4_N13  | CLKIN12 | 0.007 |   0.766 |    1.388 | 
     | CLK_I__L5_I26/Q                   |   ^   | CLK_I__L5_N26  | CLKIN12 | 0.245 |   1.011 |    1.634 | 
     | CLK_I__L6_I50/A                   |   ^   | CLK_I__L5_N26  | CLKIN15 | 0.043 |   1.054 |    1.677 | 
     | CLK_I__L6_I50/Q                   |   v   | CLK_I__L6_N50  | CLKIN15 | 0.193 |   1.247 |    1.870 | 
     | CLK_I__L7_I504/A                  |   v   | CLK_I__L6_N50  | CLKIN6  | 0.007 |   1.254 |    1.877 | 
     | CLK_I__L7_I504/Q                  |   ^   | CLK_I__L7_N504 | CLKIN6  | 0.200 |   1.455 |    2.077 | 
     | u2/color_proc/DataBuffer_reg_22/C |   ^   | CLK_I__L7_N504 | DFE1    | 0.000 |   1.455 |    2.077 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u2/RGB_buf/mem_reg_3][2/C 
Endpoint:   u2/RGB_buf/mem_reg_3][2/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/B_reg_2/Q   (v) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.420
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.420
  Arrival Time                  2.044
  Slack Time                    0.624
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                           |       |                |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                     |   ^   | CLK_I          |         |       |   0.000 |   -0.624 | 
     | CLK_I__L1_I0/A            |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.561 | 
     | CLK_I__L1_I0/Q            |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.428 | 
     | CLK_I__L2_I8/A            |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.377 | 
     | CLK_I__L2_I8/Q            |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.101 | 
     | CLK_I__I0/A               |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.060 | 
     | CLK_I__I0/Q               |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.037 | 
     | CLK_I__L4_I13/A           |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.037 | 
     | CLK_I__L4_I13/Q           |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.136 | 
     | CLK_I__L5_I24/A           |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.142 | 
     | CLK_I__L5_I24/Q           |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.332 | 
     | CLK_I__L6_I48/A           |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.350 | 
     | CLK_I__L6_I48/Q           |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.522 | 
     | CLK_I__L7_I485/A          |   v   | CLK_I__L6_N48  | CLKIN6  | 0.009 |   1.155 |    0.531 | 
     | CLK_I__L7_I485/Q          |   ^   | CLK_I__L7_N485 | CLKIN6  | 0.186 |   1.341 |    0.717 | 
     | u2/color_proc/B_reg_2/C   |   ^   | CLK_I__L7_N485 | DF3     | 0.001 |   1.342 |    0.718 | 
     | u2/color_proc/B_reg_2/Q   |   v   | u2/RGBbuf_d_2  | DF3     | 0.700 |   2.041 |    1.418 | 
     | u2/RGB_buf/mem_reg_3][2/D |   v   | u2/RGBbuf_d_2  | DFE1    | 0.002 |   2.044 |    1.420 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                           |       |                |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                     |   ^   | CLK_I          |         |       |   0.000 |    0.624 | 
     | CLK_I__L1_I0/A            |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.686 | 
     | CLK_I__L1_I0/Q            |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.820 | 
     | CLK_I__L2_I6/A            |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.870 | 
     | CLK_I__L2_I6/Q            |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    1.138 | 
     | CLK_I__L3_I9/A            |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    1.172 | 
     | CLK_I__L3_I9/Q            |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    1.281 | 
     | CLK_I__L4_I10/A           |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    1.281 | 
     | CLK_I__L4_I10/Q           |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    1.403 | 
     | CLK_I__L5_I21/A           |   v   | CLK_I__L4_N10  | CLKIN12 | 0.030 |   0.809 |    1.433 | 
     | CLK_I__L5_I21/Q           |   ^   | CLK_I__L5_N21  | CLKIN12 | 0.206 |   1.015 |    1.638 | 
     | CLK_I__L6_I41/A           |   ^   | CLK_I__L5_N21  | CLKIN15 | 0.018 |   1.033 |    1.657 | 
     | CLK_I__L6_I41/Q           |   v   | CLK_I__L6_N41  | CLKIN15 | 0.173 |   1.206 |    1.830 | 
     | CLK_I__L7_I419/A          |   v   | CLK_I__L6_N41  | CLKIN6  | 0.003 |   1.209 |    1.833 | 
     | CLK_I__L7_I419/Q          |   ^   | CLK_I__L7_N419 | CLKIN6  | 0.206 |   1.415 |    2.039 | 
     | u2/RGB_buf/mem_reg_3][2/C |   ^   | CLK_I__L7_N419 | DFE1    | 0.005 |   1.420 |    2.044 | 
     +-------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u2/RGB_buf/mem_reg_4][2/C 
Endpoint:   u2/RGB_buf/mem_reg_4][2/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/B_reg_2/Q   (v) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.420
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.420
  Arrival Time                  2.044
  Slack Time                    0.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                           |       |                |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                     |   ^   | CLK_I          |         |       |   0.000 |   -0.625 | 
     | CLK_I__L1_I0/A            |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.562 | 
     | CLK_I__L1_I0/Q            |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.428 | 
     | CLK_I__L2_I8/A            |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.378 | 
     | CLK_I__L2_I8/Q            |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.102 | 
     | CLK_I__I0/A               |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.061 | 
     | CLK_I__I0/Q               |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.036 | 
     | CLK_I__L4_I13/A           |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.036 | 
     | CLK_I__L4_I13/Q           |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.135 | 
     | CLK_I__L5_I24/A           |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.141 | 
     | CLK_I__L5_I24/Q           |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.331 | 
     | CLK_I__L6_I48/A           |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.349 | 
     | CLK_I__L6_I48/Q           |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.521 | 
     | CLK_I__L7_I485/A          |   v   | CLK_I__L6_N48  | CLKIN6  | 0.009 |   1.155 |    0.530 | 
     | CLK_I__L7_I485/Q          |   ^   | CLK_I__L7_N485 | CLKIN6  | 0.186 |   1.341 |    0.717 | 
     | u2/color_proc/B_reg_2/C   |   ^   | CLK_I__L7_N485 | DF3     | 0.001 |   1.342 |    0.717 | 
     | u2/color_proc/B_reg_2/Q   |   v   | u2/RGBbuf_d_2  | DF3     | 0.700 |   2.041 |    1.417 | 
     | u2/RGB_buf/mem_reg_4][2/D |   v   | u2/RGBbuf_d_2  | DFE1    | 0.003 |   2.044 |    1.420 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                           |       |                |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                     |   ^   | CLK_I          |         |       |   0.000 |    0.625 | 
     | CLK_I__L1_I0/A            |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.687 | 
     | CLK_I__L1_I0/Q            |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.821 | 
     | CLK_I__L2_I6/A            |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.871 | 
     | CLK_I__L2_I6/Q            |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    1.139 | 
     | CLK_I__L3_I9/A            |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    1.172 | 
     | CLK_I__L3_I9/Q            |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    1.282 | 
     | CLK_I__L4_I10/A           |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    1.282 | 
     | CLK_I__L4_I10/Q           |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    1.404 | 
     | CLK_I__L5_I21/A           |   v   | CLK_I__L4_N10  | CLKIN12 | 0.030 |   0.809 |    1.434 | 
     | CLK_I__L5_I21/Q           |   ^   | CLK_I__L5_N21  | CLKIN12 | 0.206 |   1.015 |    1.639 | 
     | CLK_I__L6_I41/A           |   ^   | CLK_I__L5_N21  | CLKIN15 | 0.018 |   1.033 |    1.658 | 
     | CLK_I__L6_I41/Q           |   v   | CLK_I__L6_N41  | CLKIN15 | 0.173 |   1.206 |    1.830 | 
     | CLK_I__L7_I419/A          |   v   | CLK_I__L6_N41  | CLKIN6  | 0.003 |   1.209 |    1.833 | 
     | CLK_I__L7_I419/Q          |   ^   | CLK_I__L7_N419 | CLKIN6  | 0.206 |   1.415 |    2.039 | 
     | u2/RGB_buf/mem_reg_4][2/C |   ^   | CLK_I__L7_N419 | DFE1    | 0.005 |   1.420 |    2.044 | 
     +-------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin u2/RGB_buf/mem_reg_1][2/C 
Endpoint:   u2/RGB_buf/mem_reg_1][2/D (v) checked with  leading edge of 'my_
clock'
Beginpoint: u2/color_proc/B_reg_2/Q   (v) triggered by  leading edge of 'my_
clock'
Path Groups: {reg2reg}
Analysis View: analysis_view_hold
Other End Arrival Time          1.419
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 1.419
  Arrival Time                  2.044
  Slack Time                    0.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                           |       |                |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                     |   ^   | CLK_I          |         |       |   0.000 |   -0.625 | 
     | CLK_I__L1_I0/A            |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |   -0.562 | 
     | CLK_I__L1_I0/Q            |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |   -0.429 | 
     | CLK_I__L2_I8/A            |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |   -0.378 | 
     | CLK_I__L2_I8/Q            |   v   | CLK_I__L2_N8   | CLKBU15 | 0.276 |   0.522 |   -0.102 | 
     | CLK_I__I0/A               |   v   | CLK_I__L2_N8   | CLKIN12 | 0.042 |   0.564 |   -0.061 | 
     | CLK_I__I0/Q               |   ^   | CLK_I__N0      | CLKIN12 | 0.097 |   0.661 |    0.036 | 
     | CLK_I__L4_I13/A           |   ^   | CLK_I__N0      | CLKIN12 | 0.000 |   0.661 |    0.036 | 
     | CLK_I__L4_I13/Q           |   v   | CLK_I__L4_N13  | CLKIN12 | 0.099 |   0.759 |    0.135 | 
     | CLK_I__L5_I24/A           |   v   | CLK_I__L4_N13  | CLKIN12 | 0.006 |   0.766 |    0.141 | 
     | CLK_I__L5_I24/Q           |   ^   | CLK_I__L5_N24  | CLKIN12 | 0.190 |   0.955 |    0.331 | 
     | CLK_I__L6_I48/A           |   ^   | CLK_I__L5_N24  | CLKIN15 | 0.018 |   0.973 |    0.349 | 
     | CLK_I__L6_I48/Q           |   v   | CLK_I__L6_N48  | CLKIN15 | 0.172 |   1.146 |    0.521 | 
     | CLK_I__L7_I485/A          |   v   | CLK_I__L6_N48  | CLKIN6  | 0.009 |   1.155 |    0.530 | 
     | CLK_I__L7_I485/Q          |   ^   | CLK_I__L7_N485 | CLKIN6  | 0.186 |   1.341 |    0.716 | 
     | u2/color_proc/B_reg_2/C   |   ^   | CLK_I__L7_N485 | DF3     | 0.001 |   1.342 |    0.717 | 
     | u2/color_proc/B_reg_2/Q   |   v   | u2/RGBbuf_d_2  | DF3     | 0.700 |   2.041 |    1.417 | 
     | u2/RGB_buf/mem_reg_1][2/D |   v   | u2/RGBbuf_d_2  | DFE1    | 0.003 |   2.044 |    1.419 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                           |       |                |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+---------+-------+---------+----------| 
     | CLK_I                     |   ^   | CLK_I          |         |       |   0.000 |    0.625 | 
     | CLK_I__L1_I0/A            |   ^   | CLK_I          | CLKIN15 | 0.063 |   0.063 |    0.687 | 
     | CLK_I__L1_I0/Q            |   v   | CLK_I__L1_N0   | CLKIN15 | 0.133 |   0.196 |    0.821 | 
     | CLK_I__L2_I6/A            |   v   | CLK_I__L1_N0   | CLKBU15 | 0.050 |   0.246 |    0.871 | 
     | CLK_I__L2_I6/Q            |   v   | CLK_I__L2_N6   | CLKBU15 | 0.269 |   0.515 |    1.139 | 
     | CLK_I__L3_I9/A            |   v   | CLK_I__L2_N6   | CLKIN10 | 0.033 |   0.548 |    1.173 | 
     | CLK_I__L3_I9/Q            |   ^   | CLK_I__L3_N9   | CLKIN10 | 0.109 |   0.657 |    1.282 | 
     | CLK_I__L4_I10/A           |   ^   | CLK_I__L3_N9   | CLKIN15 | 0.000 |   0.657 |    1.282 | 
     | CLK_I__L4_I10/Q           |   v   | CLK_I__L4_N10  | CLKIN15 | 0.122 |   0.779 |    1.404 | 
     | CLK_I__L5_I21/A           |   v   | CLK_I__L4_N10  | CLKIN12 | 0.030 |   0.809 |    1.434 | 
     | CLK_I__L5_I21/Q           |   ^   | CLK_I__L5_N21  | CLKIN12 | 0.206 |   1.015 |    1.639 | 
     | CLK_I__L6_I41/A           |   ^   | CLK_I__L5_N21  | CLKIN15 | 0.018 |   1.033 |    1.658 | 
     | CLK_I__L6_I41/Q           |   v   | CLK_I__L6_N41  | CLKIN15 | 0.173 |   1.206 |    1.831 | 
     | CLK_I__L7_I419/A          |   v   | CLK_I__L6_N41  | CLKIN6  | 0.003 |   1.209 |    1.834 | 
     | CLK_I__L7_I419/Q          |   ^   | CLK_I__L7_N419 | CLKIN6  | 0.206 |   1.415 |    2.039 | 
     | u2/RGB_buf/mem_reg_1][2/C |   ^   | CLK_I__L7_N419 | DFE1    | 0.005 |   1.419 |    2.044 | 
     +-------------------------------------------------------------------------------------------+ 

