# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2024, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2024-01-02 16:09+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../SpinalHDL/Legacy/riscv.rst:3
msgid "RiscV"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:6
msgid "This page only documents the first generation of RISC-V CPU created in SpinalHDL. This page does not document the VexRiscV CPU, which is the second generation of this CPU and is available `here <https://github.com/SpinalHDL/VexRiscv>`_ and offers better performance/area/features."
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:11
msgid "Features"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:13
msgid "RISC-V CPU"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:16
msgid "Pipelined on 5 stages (Fetch Decode Execute0 Execute1 WriteBack)"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:17
msgid "Multiple branch prediction modes : (disable, static or dynamic)"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:18
msgid "Data path parameterizable between fully bypassed to fully interlocked"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:20
msgid "Extensions"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:23
msgid "One cycle multiplication"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:24
msgid "34 cycle division"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:25
msgid "Iterative shifter (N shift -> N cycles)"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:26
msgid "Single cycle shifter"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:27
msgid "Interruption controller"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:28
msgid "Debugging module (with JTAG bridge, openOCD port and GDB)"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:29
msgid "Instruction cache with wrapped burst memory interface, one way"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:30
msgid "Data cache with instructions to evict/flush the whole cache or a given address, one way"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:32
msgid "Performance/Area (on cyclone II)"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:35
msgid "small core -> 846 LE, 0.6 DMIPS/Mhz"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:36
msgid "debug module (without JTAG) -> 240 LE"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:37
msgid "JTAG Avalon master -> 238 LE"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:38
msgid "big core with MUL/DIV/Full shifter/I$/Interrupt/Debug -> 2200 LE, 1.15 DMIPS/Mhz, at least 100 Mhz (with default synthesis option)"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:41
msgid "Base FPGA project"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:43
msgid "You can find a DE1-SOC project which integrate two instance of the CPU with MUL/DIV/Full shifter/I$/Interrupt/Debug there :"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:45
msgid "https://drive.google.com/drive/folders/0B-CqLXDTaMbKNkktb2k3T3lzcUk?usp=sharing"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:47
msgid "CPU/JTAG/VGA IP are pre-generated. Quartus Prime : 15.1."
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:51
msgid "How to generate the CPU VHDL"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:54
msgid "This avalon version of the CPU isn't present in recent releases of SpinalHDL. Please consider the `VexRiscv <https://github.com/SpinalHDL/VexRiscv>`_ instead."
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:63
msgid "How to debug"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:65
msgid "You can find the openOCD fork here :"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:67
msgid "https://github.com/Dolu1990/openocd_riscv"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:69
msgid "An example target configuration file could be find here :"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:71
msgid "https://github.com/Dolu1990/openocd_riscv/blob/riscv_spinal/tcl/target/riscv_spinal.cfg"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:73
msgid "Then you can use the RISCV GDB."
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:76
msgid "Todo"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:79
msgid "Documentation"
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:80
msgid "Optimise instruction/data caches FMax by moving line hit condition forward into combinatorial paths."
msgstr ""

#: ../../SpinalHDL/Legacy/riscv.rst:82
msgid "Contact spinalhdl@gmail.com for more information"
msgstr ""
