Info: Starting: Create simulation model
Info: qsys-generate C:\C10LP_design\C10_LP_TSE_Single_Port_RGMII_17_1_std\src\qsys_top\qsys_top.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\C10LP_design\C10_LP_TSE_Single_Port_RGMII_17_1_std\src\qsys_top\qsys_top\simulation --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading qsys_top/qsys_top.qsys
Progress: Reading input file
Progress: Adding aso_splitter_0 [aso_splitter 1.0]
Progress: Parameterizing module aso_splitter_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding error_adapter2_0 [error_adapter2 1.0]
Progress: Parameterizing module error_adapter2_0
Progress: Adding eth_gen_0 [eth_gen 1.0]
Progress: Parameterizing module eth_gen_0
Progress: Adding eth_mon_0 [eth_mon 1.0]
Progress: Parameterizing module eth_mon_0
Progress: Adding eth_tse_0 [altera_eth_tse 18.0]
Progress: Parameterizing module eth_tse_0
Progress: Adding master_0 [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module master_0
Progress: Adding st_mux_2_to_1_0 [st_mux_2_to_1 1.0]
Progress: Parameterizing module st_mux_2_to_1_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qsys_top.aso_splitter: The sim_verilog fileset must specify the top-level module name.
Warning: qsys_top.error_adapter2: The sim_verilog fileset must specify the top-level module name.
Warning: qsys_top.eth_gen: The sim_verilog fileset must specify the top-level module name.
Warning: qsys_top.eth_gen_0.avalon_streaming_source: Interface must have an associated reset
Warning: qsys_top.eth_gen_0.clock_st: Interface has no signals
Warning: qsys_top.eth_mon: The sim_verilog fileset must specify the top-level module name.
Warning: qsys_top.eth_mon_0.avalon_streaming_sink: Interface must have an associated reset
Warning: qsys_top.eth_mon_0.clock_st: Interface has no signals
Warning: qsys_top.st_mux_2_to_1: The sim_verilog fileset must specify the top-level module name.
Warning: qsys_top.st_mux_2_to_1_0.sink0: Interface must have an associated reset
Warning: qsys_top.st_mux_2_to_1_0.sink1: Interface must have an associated reset
Warning: qsys_top.st_mux_2_to_1_0.source: Interface must have an associated reset
Warning: qsys_top.st_mux_2_to_1_0.clock_st: Interface has no signals
Info: qsys_top.eth_tse_0.receive/aso_splitter_0.sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Warning: qsys_top.eth_gen_0.avalon_streaming_source: eth_gen_0.avalon_streaming_source does not have an associated reset
Warning: qsys_top.eth_mon_0.avalon_streaming_sink: eth_mon_0.avalon_streaming_sink does not have an associated reset
Warning: qsys_top.st_mux_2_to_1_0.sink0: st_mux_2_to_1_0.sink0 does not have an associated reset
Warning: qsys_top.st_mux_2_to_1_0.sink1: st_mux_2_to_1_0.sink1 does not have an associated reset
Warning: qsys_top.st_mux_2_to_1_0.source: st_mux_2_to_1_0.source does not have an associated reset
Info: qsys_top: Generating qsys_top "qsys_top" for SIM_VERILOG
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Warning: qsys_top: "No matching role found for clk_0:clk:clk_out (clk)"
Warning: qsys_top: "No matching role found for clk_0:clk:clk_out (clk)"
Warning: qsys_top: "No matching role found for clk_0:clk:clk_out (clk)"
Info: aso_splitter_0: "qsys_top" instantiated aso_splitter "aso_splitter_0"
Info: error_adapter2_0: "qsys_top" instantiated error_adapter2 "error_adapter2_0"
Info: eth_gen_0: "qsys_top" instantiated eth_gen "eth_gen_0"
Info: eth_mon_0: "qsys_top" instantiated eth_mon "eth_mon_0"
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc32_gen.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc32_chk.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc32_calculator.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc32.sdc
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/avalon_st_to_crc_if_bridge.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/bit_endian_converter.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/byte_endian_converter.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc_checksum_aligner.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc_comparator.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc_ethernet.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc_register.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc32_dat8.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc32_dat16.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc32_dat24.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc32_dat32.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc32_dat32_any_byte.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc32_dat40.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc32_dat48.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc32_dat56.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc32_dat64.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/crc32_dat64_any_byte.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/xor6.v
Info: eth_tse_0: "qsys_top" instantiated altera_eth_tse "eth_tse_0"
Info: master_0: "qsys_top" instantiated altera_jtag_avalon_master "master_0"
Info: st_mux_2_to_1_0: "qsys_top" instantiated st_mux_2_to_1 "st_mux_2_to_1_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "qsys_top" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: "qsys_top" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "qsys_top" instantiated altera_reset_controller "rst_controller"
Info: i_tse_mac: "eth_tse_0" instantiated altera_eth_tse_mac "i_tse_mac"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/altera_std_synchronizer_nocut.v
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: eth_mon_0_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "eth_mon_0_avalon_slave_translator"
Info: master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: eth_mon_0_avalon_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "eth_mon_0_avalon_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: master_0_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "master_0_master_limiter"
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: qsys_top: Done "qsys_top" with 34 modules, 301 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\C10LP_design\C10_LP_TSE_Single_Port_RGMII_17_1_std\src\qsys_top\qsys_top\qsys_top.spd --output-directory=C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\C10LP_design\C10_LP_TSE_Single_Port_RGMII_17_1_std\src\qsys_top\qsys_top\qsys_top.spd --output-directory=C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	32 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\C10LP_design\C10_LP_TSE_Single_Port_RGMII_17_1_std\src\qsys_top\qsys_top.qsys --synthesis=VERILOG --output-directory=C:\C10LP_design\C10_LP_TSE_Single_Port_RGMII_17_1_std\src\qsys_top\qsys_top\synthesis --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading qsys_top/qsys_top.qsys
Progress: Reading input file
Progress: Adding aso_splitter_0 [aso_splitter 1.0]
Progress: Parameterizing module aso_splitter_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding error_adapter2_0 [error_adapter2 1.0]
Progress: Parameterizing module error_adapter2_0
Progress: Adding eth_gen_0 [eth_gen 1.0]
Progress: Parameterizing module eth_gen_0
Progress: Adding eth_mon_0 [eth_mon 1.0]
Progress: Parameterizing module eth_mon_0
Progress: Adding eth_tse_0 [altera_eth_tse 18.0]
Progress: Parameterizing module eth_tse_0
Progress: Adding master_0 [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module master_0
Progress: Adding st_mux_2_to_1_0 [st_mux_2_to_1 1.0]
Progress: Parameterizing module st_mux_2_to_1_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qsys_top.aso_splitter: The sim_verilog fileset must specify the top-level module name.
Warning: qsys_top.error_adapter2: The sim_verilog fileset must specify the top-level module name.
Warning: qsys_top.eth_gen: The sim_verilog fileset must specify the top-level module name.
Warning: qsys_top.eth_gen_0.avalon_streaming_source: Interface must have an associated reset
Warning: qsys_top.eth_gen_0.clock_st: Interface has no signals
Warning: qsys_top.eth_mon: The sim_verilog fileset must specify the top-level module name.
Warning: qsys_top.eth_mon_0.avalon_streaming_sink: Interface must have an associated reset
Warning: qsys_top.eth_mon_0.clock_st: Interface has no signals
Warning: qsys_top.st_mux_2_to_1: The sim_verilog fileset must specify the top-level module name.
Warning: qsys_top.st_mux_2_to_1_0.sink0: Interface must have an associated reset
Warning: qsys_top.st_mux_2_to_1_0.sink1: Interface must have an associated reset
Warning: qsys_top.st_mux_2_to_1_0.source: Interface must have an associated reset
Warning: qsys_top.st_mux_2_to_1_0.clock_st: Interface has no signals
Info: qsys_top.eth_tse_0.receive/aso_splitter_0.sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Warning: qsys_top.eth_gen_0.avalon_streaming_source: eth_gen_0.avalon_streaming_source does not have an associated reset
Warning: qsys_top.eth_mon_0.avalon_streaming_sink: eth_mon_0.avalon_streaming_sink does not have an associated reset
Warning: qsys_top.st_mux_2_to_1_0.sink0: st_mux_2_to_1_0.sink0 does not have an associated reset
Warning: qsys_top.st_mux_2_to_1_0.sink1: st_mux_2_to_1_0.sink1 does not have an associated reset
Warning: qsys_top.st_mux_2_to_1_0.source: st_mux_2_to_1_0.source does not have an associated reset
Info: qsys_top: Generating qsys_top "qsys_top" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Warning: qsys_top: "No matching role found for clk_0:clk:clk_out (clk)"
Warning: qsys_top: "No matching role found for clk_0:clk:clk_out (clk)"
Warning: qsys_top: "No matching role found for clk_0:clk:clk_out (clk)"
Info: aso_splitter_0: "qsys_top" instantiated aso_splitter "aso_splitter_0"
Info: error_adapter2_0: "qsys_top" instantiated error_adapter2 "error_adapter2_0"
Info: eth_gen_0: "qsys_top" instantiated eth_gen "eth_gen_0"
Info: eth_mon_0: "qsys_top" instantiated eth_mon "eth_mon_0"
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc32_gen.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc32_chk.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc32_calculator.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc32.sdc
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/avalon_st_to_crc_if_bridge.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/bit_endian_converter.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/byte_endian_converter.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc_checksum_aligner.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc_comparator.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc_ethernet.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc_register.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc32_dat8.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc32_dat16.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc32_dat24.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc32_dat32.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc32_dat32_any_byte.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc32_dat40.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc32_dat48.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc32_dat56.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc32_dat64.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/crc32_dat64_any_byte.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/xor6.v
Info: eth_tse_0: "qsys_top" instantiated altera_eth_tse "eth_tse_0"
Info: master_0: "qsys_top" instantiated altera_jtag_avalon_master "master_0"
Info: st_mux_2_to_1_0: "qsys_top" instantiated st_mux_2_to_1 "st_mux_2_to_1_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "qsys_top" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: "qsys_top" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "qsys_top" instantiated altera_reset_controller "rst_controller"
Info: i_tse_mac: "eth_tse_0" instantiated altera_eth_tse_mac "i_tse_mac"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: eth_mon_0_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "eth_mon_0_avalon_slave_translator"
Info: master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: eth_mon_0_avalon_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "eth_mon_0_avalon_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: master_0_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "master_0_master_limiter"
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/C10LP_design/C10_LP_TSE_Single_Port_RGMII_17_1_std/src/qsys_top/qsys_top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: qsys_top: Done "qsys_top" with 34 modules, 192 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
