

================================================================
== Vivado HLS Report for 'StreamingConvolution_1'
================================================================
* Date:           Tue Jul  7 16:24:13 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     6.981|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2680|  2680|  2680|  2680|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2678|  2678|         5|          2|          1|  1338|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (tmp)
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ofm_y_1 = alloca i32"   --->   Operation 8 'alloca' 'ofm_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ofm_x_1 = alloca i32"   --->   Operation 9 'alloca' 'ofm_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k_y_1 = alloca i32"   --->   Operation 10 'alloca' 'k_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%inp_1 = alloca i32"   --->   Operation 11 'alloca' 'inp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k_x_1 = alloca i32"   --->   Operation 12 'alloca' 'k_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%read_block_1 = alloca i32"   --->   Operation 13 'alloca' 'read_block_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%current_block_write_1 = alloca i32"   --->   Operation 14 'alloca' 'current_block_write_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%current_line_1 = alloca i32"   --->   Operation 15 'alloca' 'current_line_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%counter_internal_blo = alloca i32"   --->   Operation 16 'alloca' 'counter_internal_blo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%inputBuf_0_0_V = alloca [14 x i64], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 19 'alloca' 'inputBuf_0_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%inputBuf_0_1_V = alloca [14 x i64], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 20 'alloca' 'inputBuf_0_1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%inputBuf_1_0_V = alloca [14 x i64], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 21 'alloca' 'inputBuf_1_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%inputBuf_1_1_V = alloca [14 x i64], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 22 'alloca' 'inputBuf_1_1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%inputBuf_2_0_V = alloca [14 x i64], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 23 'alloca' 'inputBuf_2_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%inputBuf_2_1_V = alloca [14 x i64], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 24 'alloca' 'inputBuf_2_1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%inputBuf_3_0_V = alloca [14 x i64], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 25 'alloca' 'inputBuf_3_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%inputBuf_3_1_V = alloca [14 x i64], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 26 'alloca' 'inputBuf_3_1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([14 x i64]* %inputBuf_0_0_V, [14 x i64]* %inputBuf_0_1_V, [14 x i64]* %inputBuf_1_0_V, [14 x i64]* %inputBuf_1_1_V, [14 x i64]* %inputBuf_2_0_V, [14 x i64]* %inputBuf_2_1_V, [14 x i64]* %inputBuf_3_0_V, [14 x i64]* %inputBuf_3_1_V, [1 x i8]* @p_str, [7 x i8]* @p_str108, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:59]   --->   Operation 27 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "store i32 0, i32* %counter_internal_blo"   --->   Operation 28 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_line_1"   --->   Operation 29 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 30 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_block_write_1"   --->   Operation 30 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 31 [1/1] (1.81ns)   --->   "store i32 0, i32* %read_block_1"   --->   Operation 31 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 32 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (1.81ns)   --->   "store i32 0, i32* %inp_1"   --->   Operation 33 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_y_1"   --->   Operation 34 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "store i32 0, i32* %ofm_x_1"   --->   Operation 35 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "store i32 0, i32* %ofm_y_1"   --->   Operation 36 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader42.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.98>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i = phi i11 [ %i_s, %._crit_edge.0 ], [ 0, %.preheader42.preheader.0 ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 38 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.88ns)   --->   "%tmp = icmp eq i11 %i, -710" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 39 'icmp' 'tmp' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1338, i64 1338, i64 1338)"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.63ns)   --->   "%i_s = add i11 %i, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 41 'add' 'i_s' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp, label %8, label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%inp_1_load_9 = load i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:75]   --->   Operation 43 'load' 'inp_1_load_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_160 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str166)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 44 'specregionbegin' 'tmp_160' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:74]   --->   Operation 45 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.47ns)   --->   "%tmp_s = icmp ult i32 %inp_1_load_9, 42" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:75]   --->   Operation 46 'icmp' 'tmp_s' <Predicate = (!tmp)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader41.preheader.0, label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:75]   --->   Operation 47 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%counter_internal_blo_17 = load i32* %counter_internal_blo" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:97]   --->   Operation 48 'load' 'counter_internal_blo_17' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.47ns)   --->   "%tmp_162 = icmp ult i32 %counter_internal_blo_17, 107" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:97]   --->   Operation 49 'icmp' 'tmp_162' <Predicate = (!tmp & !tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp_162, label %3, label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:97]   --->   Operation 50 'br' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ofm_x_1_load_5 = load i32* %ofm_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:102]   --->   Operation 51 'load' 'ofm_x_1_load_5' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%k_y_1_load = load i32* %k_y_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99]   --->   Operation 52 'load' 'k_y_1_load' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%k_x_1_load = load i32* %k_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:108]   --->   Operation 53 'load' 'k_x_1_load' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1378 = trunc i32 %k_y_1_load to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99]   --->   Operation 54 'trunc' 'tmp_1378' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.55ns)   --->   "%k_y_3 = add i32 1, %k_y_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99]   --->   Operation 55 'add' 'k_y_3' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.55ns)   --->   "%current_line_in_bloc = add i32 %ofm_x_1_load_5, %k_x_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:102]   --->   Operation 56 'add' 'current_line_in_bloc' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%k_x_5 = add i32 1, %k_x_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:108]   --->   Operation 57 'add' 'k_x_5' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.47ns)   --->   "%tmp_167 = icmp eq i32 %k_x_5, 3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:109]   --->   Operation 58 'icmp' 'tmp_167' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_167, label %4, label %.._crit_edge43.0_crit_edge154" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:109]   --->   Operation 59 'br' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.76ns)   --->   "store i32 %k_x_5, i32* %k_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:108]   --->   Operation 60 'store' <Predicate = (!tmp & !tmp_s & tmp_162 & !tmp_167)> <Delay = 1.76>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:109]   --->   Operation 61 'br' <Predicate = (!tmp & !tmp_s & tmp_162 & !tmp_167)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.47ns)   --->   "%tmp_169 = icmp eq i32 %k_y_3, 3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112]   --->   Operation 62 'icmp' 'tmp_169' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %tmp_169, label %5, label %.._crit_edge43.0_crit_edge153" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112]   --->   Operation 63 'br' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 64 'store' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & !tmp_169)> <Delay = 1.76>
ST_2 : Operation 65 [1/1] (1.76ns)   --->   "store i32 %k_y_3, i32* %k_y_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99]   --->   Operation 65 'store' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & !tmp_169)> <Delay = 1.76>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112]   --->   Operation 66 'br' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & !tmp_169)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ofm_x_1_load = load i32* %ofm_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:114]   --->   Operation 67 'load' 'ofm_x_1_load' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.55ns)   --->   "%ofm_x_3 = add i32 %ofm_x_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:114]   --->   Operation 68 'add' 'ofm_x_3' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.47ns)   --->   "%tmp_171 = icmp eq i32 %ofm_x_3, 12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:115]   --->   Operation 69 'icmp' 'tmp_171' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_y_1"   --->   Operation 70 'store' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169)> <Delay = 1.76>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_171, label %6, label %.._crit_edge43.0_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:115]   --->   Operation 71 'br' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 72 'store' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169 & !tmp_171)> <Delay = 1.76>
ST_2 : Operation 73 [1/1] (1.76ns)   --->   "store i32 %ofm_x_3, i32* %ofm_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:114]   --->   Operation 73 'store' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169 & !tmp_171)> <Delay = 1.76>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:115]   --->   Operation 74 'br' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169 & !tmp_171)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ofm_y_1_load = load i32* %ofm_y_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:117]   --->   Operation 75 'load' 'ofm_y_1_load' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169 & tmp_171)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.55ns)   --->   "%ofm_y_3 = add i32 %ofm_y_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:117]   --->   Operation 76 'add' 'ofm_y_3' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169 & tmp_171)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.47ns)   --->   "%tmp_172 = icmp eq i32 %ofm_y_3, 12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 77 'icmp' 'tmp_172' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169 & tmp_171)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 78 'store' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169 & tmp_171)> <Delay = 1.76>
ST_2 : Operation 79 [1/1] (1.76ns)   --->   "store i32 0, i32* %ofm_x_1"   --->   Operation 79 'store' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169 & tmp_171)> <Delay = 1.76>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%read_block_1_load_9 = load i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 80 'load' 'read_block_1_load_9' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%counter_internal_blo_16 = load i32* %counter_internal_blo" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 81 'load' 'counter_internal_blo_16' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.47ns)   --->   "%tmp_173 = icmp ult i32 %counter_internal_blo_16, 13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 82 'icmp' 'tmp_173' <Predicate = (!tmp & !tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (2.47ns)   --->   "%tmp_174 = icmp ult i32 %read_block_1_load_9, 14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 83 'icmp' 'tmp_174' <Predicate = (!tmp & !tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp_173, %tmp_174" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 84 'and' 'or_cond' <Predicate = (!tmp & !tmp_s)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader.preheader.0, label %._crit_edge48.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 85 'br' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%current_line_1_load_15 = load i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:135]   --->   Operation 86 'load' 'current_line_1_load_15' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (2.55ns)   --->   "%current_line_7 = add i32 %current_line_1_load_15, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:135]   --->   Operation 87 'add' 'current_line_7' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%counter_internal_blo_14 = load i32* %counter_internal_blo" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:146]   --->   Operation 88 'load' 'counter_internal_blo_14' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.55ns)   --->   "%counter_internal_blo_15 = add i32 %counter_internal_blo_14, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:146]   --->   Operation 89 'add' 'counter_internal_blo_15' <Predicate = (!tmp & !tmp_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%current_line_1_load = load i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:83]   --->   Operation 90 'load' 'current_line_1_load' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (2.55ns)   --->   "%current_line_6 = add i32 %current_line_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:83]   --->   Operation 91 'add' 'current_line_6' <Predicate = (!tmp & tmp_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%empty_1209 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str166, i32 %tmp_160)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:152]   --->   Operation 92 'specregionend' 'empty_1209' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader42.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 93 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.94>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_166 = zext i32 %current_line_in_bloc to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 94 'zext' 'tmp_166' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%inputBuf_0_0_V_add_9 = getelementptr [14 x i64]* %inputBuf_0_0_V, i64 0, i64 %tmp_166" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 95 'getelementptr' 'inputBuf_0_0_V_add_9' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (2.32ns)   --->   "%inputBuf_0_0_V_loa = load i64* %inputBuf_0_0_V_add_9, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 96 'load' 'inputBuf_0_0_V_loa' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%inputBuf_1_0_V_add_9 = getelementptr [14 x i64]* %inputBuf_1_0_V, i64 0, i64 %tmp_166" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 97 'getelementptr' 'inputBuf_1_0_V_add_9' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 0.00>
ST_3 : Operation 98 [2/2] (2.32ns)   --->   "%inputBuf_1_0_V_loa = load i64* %inputBuf_1_0_V_add_9, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 98 'load' 'inputBuf_1_0_V_loa' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%inputBuf_2_0_V_add_9 = getelementptr [14 x i64]* %inputBuf_2_0_V, i64 0, i64 %tmp_166" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 99 'getelementptr' 'inputBuf_2_0_V_add_9' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (2.32ns)   --->   "%inputBuf_2_0_V_loa = load i64* %inputBuf_2_0_V_add_9, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 100 'load' 'inputBuf_2_0_V_loa' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%inputBuf_3_0_V_add_9 = getelementptr [14 x i64]* %inputBuf_3_0_V, i64 0, i64 %tmp_166" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 101 'getelementptr' 'inputBuf_3_0_V_add_9' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (2.32ns)   --->   "%inputBuf_3_0_V_loa = load i64* %inputBuf_3_0_V_add_9, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 102 'load' 'inputBuf_3_0_V_loa' <Predicate = (!tmp & !tmp_s & tmp_162)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%inp_1_load_10 = load i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 103 'load' 'inp_1_load_10' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169 & tmp_171 & !tmp_172)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.69ns)   --->   "%p_inp_1 = select i1 %tmp_172, i32 0, i32 %inp_1_load_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 104 'select' 'p_inp_1' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169 & tmp_171)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.69ns)   --->   "%p_ofm_y_3 = select i1 %tmp_172, i32 0, i32 %ofm_y_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 105 'select' 'p_ofm_y_3' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169 & tmp_171)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.81ns)   --->   "store i32 %p_inp_1, i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 106 'store' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169 & tmp_171)> <Delay = 1.81>
ST_3 : Operation 107 [1/1] (1.76ns)   --->   "store i32 %p_ofm_y_3, i32* %ofm_y_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 107 'store' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169 & tmp_171)> <Delay = 1.76>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 108 'br' <Predicate = (!tmp & !tmp_s & tmp_162 & tmp_167 & tmp_169 & tmp_171)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%current_line_1_load_14 = load i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 109 'load' 'current_line_1_load_14' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (2.18ns)   --->   "%tmp_V_47 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:131]   --->   Operation 110 'read' 'tmp_V_47' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_177 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str169)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128]   --->   Operation 111 'specregionbegin' 'tmp_177' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%empty_1211 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str169, i32 %tmp_177)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:134]   --->   Operation 112 'specregionend' 'empty_1211' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (2.47ns)   --->   "%tmp_178 = icmp eq i32 %current_line_7, 14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:136]   --->   Operation 113 'icmp' 'tmp_178' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %tmp_178, label %7, label %.preheader.preheader.013.._crit_edge48.0_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:136]   --->   Operation 114 'br' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.81ns)   --->   "store i32 %current_line_7, i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:135]   --->   Operation 115 'store' <Predicate = (!tmp & !tmp_s & or_cond & !tmp_178)> <Delay = 1.81>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br label %._crit_edge48.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:136]   --->   Operation 116 'br' <Predicate = (!tmp & !tmp_s & or_cond & !tmp_178)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%read_block_1_load_10 = load i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:139]   --->   Operation 117 'load' 'read_block_1_load_10' <Predicate = (!tmp & !tmp_s & or_cond & tmp_178)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%current_block_write_24 = load i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:140]   --->   Operation 118 'load' 'current_block_write_24' <Predicate = (!tmp & !tmp_s & or_cond & tmp_178)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (2.55ns)   --->   "%read_block_3 = add i32 %read_block_1_load_10, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:139]   --->   Operation 119 'add' 'read_block_3' <Predicate = (!tmp & !tmp_s & or_cond & tmp_178)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (2.55ns)   --->   "%current_block_write_7 = add i32 %current_block_write_24, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:140]   --->   Operation 120 'add' 'current_block_write_7' <Predicate = (!tmp & !tmp_s & or_cond & tmp_178)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_line_1"   --->   Operation 121 'store' <Predicate = (!tmp & !tmp_s & or_cond & tmp_178)> <Delay = 1.81>
ST_3 : Operation 122 [1/1] (1.81ns)   --->   "store i32 %read_block_3, i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:139]   --->   Operation 122 'store' <Predicate = (!tmp & !tmp_s & or_cond & tmp_178)> <Delay = 1.81>
ST_3 : Operation 123 [1/1] (2.47ns)   --->   "%tmp_181 = icmp eq i32 %counter_internal_blo_15, 107" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:147]   --->   Operation 123 'icmp' 'tmp_181' <Predicate = (!tmp & !tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.69ns)   --->   "%p_s = select i1 %tmp_181, i32 0, i32 %counter_internal_blo_15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:147]   --->   Operation 124 'select' 'p_s' <Predicate = (!tmp & !tmp_s)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (1.76ns)   --->   "store i32 %p_s, i32* %counter_internal_blo" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:147]   --->   Operation 125 'store' <Predicate = (!tmp & !tmp_s)> <Delay = 1.76>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br label %._crit_edge.0"   --->   Operation 126 'br' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%current_line_1_load_13 = load i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 127 'load' 'current_line_1_load_13' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (2.18ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:80]   --->   Operation 128 'read' 'tmp_V' <Predicate = (!tmp & tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%inp_1_load = load i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:84]   --->   Operation 129 'load' 'inp_1_load' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (2.55ns)   --->   "%inp_2 = add i32 %inp_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:84]   --->   Operation 130 'add' 'inp_2' <Predicate = (!tmp & tmp_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (2.47ns)   --->   "%tmp_168 = icmp eq i32 %current_line_6, 14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:85]   --->   Operation 131 'icmp' 'tmp_168' <Predicate = (!tmp & tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (1.81ns)   --->   "store i32 %inp_2, i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:84]   --->   Operation 132 'store' <Predicate = (!tmp & tmp_s)> <Delay = 1.81>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %tmp_168, label %1, label %.preheader41.preheader.036.._crit_edge.0_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:85]   --->   Operation 133 'br' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.81ns)   --->   "store i32 %current_line_6, i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:83]   --->   Operation 134 'store' <Predicate = (!tmp & tmp_s & !tmp_168)> <Delay = 1.81>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:85]   --->   Operation 135 'br' <Predicate = (!tmp & tmp_s & !tmp_168)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%read_block_1_load = load i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:91]   --->   Operation 136 'load' 'read_block_1_load' <Predicate = (!tmp & tmp_s & tmp_168)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%current_block_write_21 = load i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:88]   --->   Operation 137 'load' 'current_block_write_21' <Predicate = (!tmp & tmp_s & tmp_168)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (2.55ns)   --->   "%current_block_write_5 = add i32 %current_block_write_21, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:88]   --->   Operation 138 'add' 'current_block_write_5' <Predicate = (!tmp & tmp_s & tmp_168)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (2.55ns)   --->   "%read_block = add i32 %read_block_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:91]   --->   Operation 139 'add' 'read_block' <Predicate = (!tmp & tmp_s & tmp_168)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (1.76ns)   --->   "store i32 0, i32* %counter_internal_blo"   --->   Operation 140 'store' <Predicate = (!tmp & tmp_s & tmp_168)> <Delay = 1.76>
ST_3 : Operation 141 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_line_1"   --->   Operation 141 'store' <Predicate = (!tmp & tmp_s & tmp_168)> <Delay = 1.81>
ST_3 : Operation 142 [1/1] (1.81ns)   --->   "store i32 %read_block, i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:91]   --->   Operation 142 'store' <Predicate = (!tmp & tmp_s & tmp_168)> <Delay = 1.81>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%current_block_write_22 = load i32* %current_block_write_1"   --->   Operation 143 'load' 'current_block_write_22' <Predicate = (!tmp_s & tmp_162)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_1379 = trunc i32 %current_block_write_22 to i2"   --->   Operation 144 'trunc' 'tmp_1379' <Predicate = (!tmp_s & tmp_162)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i2 1, %tmp_1379" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:100]   --->   Operation 145 'add' 'tmp1' <Predicate = (!tmp_s & tmp_162)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp_165 = add i2 %tmp1, %tmp_1378" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:100]   --->   Operation 146 'add' 'tmp_165' <Predicate = (!tmp_s & tmp_162)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/2] (2.32ns)   --->   "%inputBuf_0_0_V_loa = load i64* %inputBuf_0_0_V_add_9, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 147 'load' 'inputBuf_0_0_V_loa' <Predicate = (!tmp_s & tmp_162)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_4 : Operation 148 [1/2] (2.32ns)   --->   "%inputBuf_1_0_V_loa = load i64* %inputBuf_1_0_V_add_9, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 148 'load' 'inputBuf_1_0_V_loa' <Predicate = (!tmp_s & tmp_162)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_4 : Operation 149 [1/2] (2.32ns)   --->   "%inputBuf_2_0_V_loa = load i64* %inputBuf_2_0_V_add_9, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 149 'load' 'inputBuf_2_0_V_loa' <Predicate = (!tmp_s & tmp_162)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_4 : Operation 150 [1/2] (2.32ns)   --->   "%inputBuf_3_0_V_loa = load i64* %inputBuf_3_0_V_add_9, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 150 'load' 'inputBuf_3_0_V_loa' <Predicate = (!tmp_s & tmp_162)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%inputBuf_0_1_V_add_9 = getelementptr [14 x i64]* %inputBuf_0_1_V, i64 0, i64 %tmp_166" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 151 'getelementptr' 'inputBuf_0_1_V_add_9' <Predicate = (!tmp_s & tmp_162)> <Delay = 0.00>
ST_4 : Operation 152 [2/2] (2.32ns)   --->   "%inputBuf_0_1_V_loa = load i64* %inputBuf_0_1_V_add_9, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 152 'load' 'inputBuf_0_1_V_loa' <Predicate = (!tmp_s & tmp_162)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%inputBuf_1_1_V_add_9 = getelementptr [14 x i64]* %inputBuf_1_1_V, i64 0, i64 %tmp_166" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 153 'getelementptr' 'inputBuf_1_1_V_add_9' <Predicate = (!tmp_s & tmp_162)> <Delay = 0.00>
ST_4 : Operation 154 [2/2] (2.32ns)   --->   "%inputBuf_1_1_V_loa = load i64* %inputBuf_1_1_V_add_9, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 154 'load' 'inputBuf_1_1_V_loa' <Predicate = (!tmp_s & tmp_162)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%inputBuf_2_1_V_add_9 = getelementptr [14 x i64]* %inputBuf_2_1_V, i64 0, i64 %tmp_166" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 155 'getelementptr' 'inputBuf_2_1_V_add_9' <Predicate = (!tmp_s & tmp_162)> <Delay = 0.00>
ST_4 : Operation 156 [2/2] (2.32ns)   --->   "%inputBuf_2_1_V_loa = load i64* %inputBuf_2_1_V_add_9, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 156 'load' 'inputBuf_2_1_V_loa' <Predicate = (!tmp_s & tmp_162)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%inputBuf_3_1_V_add_9 = getelementptr [14 x i64]* %inputBuf_3_1_V, i64 0, i64 %tmp_166" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 157 'getelementptr' 'inputBuf_3_1_V_add_9' <Predicate = (!tmp_s & tmp_162)> <Delay = 0.00>
ST_4 : Operation 158 [2/2] (2.32ns)   --->   "%inputBuf_3_1_V_loa = load i64* %inputBuf_3_1_V_add_9, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 158 'load' 'inputBuf_3_1_V_loa' <Predicate = (!tmp_s & tmp_162)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%current_block_write_23 = load i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 159 'load' 'current_block_write_23' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_175 = zext i32 %current_line_1_load_14 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 160 'zext' 'tmp_175' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_176 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str169)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128]   --->   Operation 161 'specregionbegin' 'tmp_176' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_1380 = trunc i32 %current_block_write_23 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 162 'trunc' 'tmp_1380' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%inputBuf_0_0_V_add_10 = getelementptr [14 x i64]* %inputBuf_0_0_V, i64 0, i64 %tmp_175" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 163 'getelementptr' 'inputBuf_0_0_V_add_10' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%inputBuf_1_0_V_add_10 = getelementptr [14 x i64]* %inputBuf_1_0_V, i64 0, i64 %tmp_175" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 164 'getelementptr' 'inputBuf_1_0_V_add_10' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%inputBuf_2_0_V_add_10 = getelementptr [14 x i64]* %inputBuf_2_0_V, i64 0, i64 %tmp_175" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 165 'getelementptr' 'inputBuf_2_0_V_add_10' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%inputBuf_3_0_V_add_10 = getelementptr [14 x i64]* %inputBuf_3_0_V, i64 0, i64 %tmp_175" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 166 'getelementptr' 'inputBuf_3_0_V_add_10' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%empty_1210 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str169, i32 %tmp_176)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:134]   --->   Operation 167 'specregionend' 'empty_1210' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (2.18ns)   --->   "%tmp_V_48 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:131]   --->   Operation 168 'read' 'tmp_V_48' <Predicate = (!tmp_s & or_cond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%inputBuf_0_1_V_add_10 = getelementptr [14 x i64]* %inputBuf_0_1_V, i64 0, i64 %tmp_175" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 169 'getelementptr' 'inputBuf_0_1_V_add_10' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%inputBuf_1_1_V_add_10 = getelementptr [14 x i64]* %inputBuf_1_1_V, i64 0, i64 %tmp_175" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 170 'getelementptr' 'inputBuf_1_1_V_add_10' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%inputBuf_2_1_V_add_10 = getelementptr [14 x i64]* %inputBuf_2_1_V, i64 0, i64 %tmp_175" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 171 'getelementptr' 'inputBuf_2_1_V_add_10' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%inputBuf_3_1_V_add_10 = getelementptr [14 x i64]* %inputBuf_3_1_V, i64 0, i64 %tmp_175" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 172 'getelementptr' 'inputBuf_3_1_V_add_10' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (1.30ns)   --->   "switch i2 %tmp_1380, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 173 'switch' <Predicate = (!tmp_s & or_cond)> <Delay = 1.30>
ST_4 : Operation 174 [1/1] (2.32ns)   --->   "store i64 %tmp_V_47, i64* %inputBuf_2_0_V_add_10, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 174 'store' <Predicate = (!tmp_s & or_cond & tmp_1380 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_4 : Operation 175 [1/1] (2.32ns)   --->   "store i64 %tmp_V_47, i64* %inputBuf_1_0_V_add_10, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 175 'store' <Predicate = (!tmp_s & or_cond & tmp_1380 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_4 : Operation 176 [1/1] (2.32ns)   --->   "store i64 %tmp_V_47, i64* %inputBuf_0_0_V_add_10, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 176 'store' <Predicate = (!tmp_s & or_cond & tmp_1380 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_4 : Operation 177 [1/1] (2.32ns)   --->   "store i64 %tmp_V_47, i64* %inputBuf_3_0_V_add_10, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 177 'store' <Predicate = (!tmp_s & or_cond & tmp_1380 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_179 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str170)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:137]   --->   Operation 178 'specregionbegin' 'tmp_179' <Predicate = (!tmp_s & or_cond & tmp_178)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (2.47ns)   --->   "%tmp_180 = icmp eq i32 %current_block_write_7, 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141]   --->   Operation 179 'icmp' 'tmp_180' <Predicate = (!tmp_s & or_cond & tmp_178)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.69ns)   --->   "%current_block_write_8 = select i1 %tmp_180, i32 0, i32 %current_block_write_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141]   --->   Operation 180 'select' 'current_block_write_8' <Predicate = (!tmp_s & or_cond & tmp_178)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%empty_1212 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str170, i32 %tmp_179)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:144]   --->   Operation 181 'specregionend' 'empty_1212' <Predicate = (!tmp_s & or_cond & tmp_178)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (1.81ns)   --->   "store i32 %current_block_write_8, i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141]   --->   Operation 182 'store' <Predicate = (!tmp_s & or_cond & tmp_178)> <Delay = 1.81>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "br label %._crit_edge48.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:144]   --->   Operation 183 'br' <Predicate = (!tmp_s & or_cond & tmp_178)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%current_block_write_s = load i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 184 'load' 'current_block_write_s' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_161 = zext i32 %current_line_1_load_13 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 185 'zext' 'tmp_161' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_1377 = trunc i32 %current_block_write_s to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 186 'trunc' 'tmp_1377' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%inputBuf_0_0_V_add = getelementptr [14 x i64]* %inputBuf_0_0_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 187 'getelementptr' 'inputBuf_0_0_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%inputBuf_1_0_V_add = getelementptr [14 x i64]* %inputBuf_1_0_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 188 'getelementptr' 'inputBuf_1_0_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%inputBuf_2_0_V_add = getelementptr [14 x i64]* %inputBuf_2_0_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 189 'getelementptr' 'inputBuf_2_0_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%inputBuf_3_0_V_add = getelementptr [14 x i64]* %inputBuf_3_0_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 190 'getelementptr' 'inputBuf_3_0_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (2.18ns)   --->   "%tmp_V_44 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:80]   --->   Operation 191 'read' 'tmp_V_44' <Predicate = (tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%inputBuf_0_1_V_add = getelementptr [14 x i64]* %inputBuf_0_1_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 192 'getelementptr' 'inputBuf_0_1_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%inputBuf_1_1_V_add = getelementptr [14 x i64]* %inputBuf_1_1_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 193 'getelementptr' 'inputBuf_1_1_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%inputBuf_2_1_V_add = getelementptr [14 x i64]* %inputBuf_2_1_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 194 'getelementptr' 'inputBuf_2_1_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%inputBuf_3_1_V_add = getelementptr [14 x i64]* %inputBuf_3_1_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 195 'getelementptr' 'inputBuf_3_1_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (1.30ns)   --->   "switch i2 %tmp_1377, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 196 'switch' <Predicate = (tmp_s)> <Delay = 1.30>
ST_4 : Operation 197 [1/1] (2.32ns)   --->   "store i64 %tmp_V, i64* %inputBuf_2_0_V_add, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 197 'store' <Predicate = (tmp_s & tmp_1377 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_4 : Operation 198 [1/1] (2.32ns)   --->   "store i64 %tmp_V, i64* %inputBuf_1_0_V_add, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 198 'store' <Predicate = (tmp_s & tmp_1377 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_4 : Operation 199 [1/1] (2.32ns)   --->   "store i64 %tmp_V, i64* %inputBuf_0_0_V_add, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 199 'store' <Predicate = (tmp_s & tmp_1377 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_4 : Operation 200 [1/1] (2.32ns)   --->   "store i64 %tmp_V, i64* %inputBuf_3_0_V_add, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 200 'store' <Predicate = (tmp_s & tmp_1377 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_4 : Operation 201 [1/1] (2.47ns)   --->   "%tmp_170 = icmp eq i32 %current_block_write_5, 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:89]   --->   Operation 201 'icmp' 'tmp_170' <Predicate = (tmp_s & tmp_168)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.69ns)   --->   "%current_block_write_6 = select i1 %tmp_170, i32 0, i32 %current_block_write_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:89]   --->   Operation 202 'select' 'current_block_write_6' <Predicate = (tmp_s & tmp_168)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (1.81ns)   --->   "store i32 %current_block_write_6, i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:89]   --->   Operation 203 'store' <Predicate = (tmp_s & tmp_168)> <Delay = 1.81>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:93]   --->   Operation 204 'br' <Predicate = (tmp_s & tmp_168)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 205 [1/1] (1.95ns)   --->   "%tmp_V_45 = call i64 @_ssdm_op_Mux.ap_auto.4i64.i2(i64 %inputBuf_0_0_V_loa, i64 %inputBuf_1_0_V_loa, i64 %inputBuf_2_0_V_loa, i64 %inputBuf_3_0_V_loa, i2 %tmp_165)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 205 'mux' 'tmp_V_45' <Predicate = (!tmp_s & tmp_162)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %tmp_V_45)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106]   --->   Operation 206 'write' <Predicate = (!tmp_s & tmp_162)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_5 : Operation 207 [1/2] (2.32ns)   --->   "%inputBuf_0_1_V_loa = load i64* %inputBuf_0_1_V_add_9, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 207 'load' 'inputBuf_0_1_V_loa' <Predicate = (!tmp_s & tmp_162)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_5 : Operation 208 [1/2] (2.32ns)   --->   "%inputBuf_1_1_V_loa = load i64* %inputBuf_1_1_V_add_9, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 208 'load' 'inputBuf_1_1_V_loa' <Predicate = (!tmp_s & tmp_162)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_5 : Operation 209 [1/2] (2.32ns)   --->   "%inputBuf_2_1_V_loa = load i64* %inputBuf_2_1_V_add_9, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 209 'load' 'inputBuf_2_1_V_loa' <Predicate = (!tmp_s & tmp_162)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_5 : Operation 210 [1/2] (2.32ns)   --->   "%inputBuf_3_1_V_loa = load i64* %inputBuf_3_1_V_add_9, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 210 'load' 'inputBuf_3_1_V_loa' <Predicate = (!tmp_s & tmp_162)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_5 : Operation 211 [1/1] (2.32ns)   --->   "store i64 %tmp_V_48, i64* %inputBuf_2_1_V_add_10, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 211 'store' <Predicate = (!tmp_s & or_cond & tmp_1380 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.013"   --->   Operation 212 'br' <Predicate = (!tmp_s & or_cond & tmp_1380 == 2)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (2.32ns)   --->   "store i64 %tmp_V_48, i64* %inputBuf_1_1_V_add_10, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 213 'store' <Predicate = (!tmp_s & or_cond & tmp_1380 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.013"   --->   Operation 214 'br' <Predicate = (!tmp_s & or_cond & tmp_1380 == 1)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (2.32ns)   --->   "store i64 %tmp_V_48, i64* %inputBuf_0_1_V_add_10, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 215 'store' <Predicate = (!tmp_s & or_cond & tmp_1380 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.013"   --->   Operation 216 'br' <Predicate = (!tmp_s & or_cond & tmp_1380 == 0)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (2.32ns)   --->   "store i64 %tmp_V_48, i64* %inputBuf_3_1_V_add_10, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 217 'store' <Predicate = (!tmp_s & or_cond & tmp_1380 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.013"   --->   Operation 218 'br' <Predicate = (!tmp_s & or_cond & tmp_1380 == 3)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (2.32ns)   --->   "store i64 %tmp_V_44, i64* %inputBuf_2_1_V_add, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 219 'store' <Predicate = (tmp_s & tmp_1377 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "br label %.preheader41.preheader.036"   --->   Operation 220 'br' <Predicate = (tmp_s & tmp_1377 == 2)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (2.32ns)   --->   "store i64 %tmp_V_44, i64* %inputBuf_1_1_V_add, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 221 'store' <Predicate = (tmp_s & tmp_1377 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "br label %.preheader41.preheader.036"   --->   Operation 222 'br' <Predicate = (tmp_s & tmp_1377 == 1)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (2.32ns)   --->   "store i64 %tmp_V_44, i64* %inputBuf_0_1_V_add, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 223 'store' <Predicate = (tmp_s & tmp_1377 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "br label %.preheader41.preheader.036"   --->   Operation 224 'br' <Predicate = (tmp_s & tmp_1377 == 0)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (2.32ns)   --->   "store i64 %tmp_V_44, i64* %inputBuf_3_1_V_add, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 225 'store' <Predicate = (tmp_s & tmp_1377 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "br label %.preheader41.preheader.036"   --->   Operation 226 'br' <Predicate = (tmp_s & tmp_1377 == 3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.14>
ST_6 : Operation 227 [1/1] (1.95ns)   --->   "%tmp_V_46 = call i64 @_ssdm_op_Mux.ap_auto.4i64.i2(i64 %inputBuf_0_1_V_loa, i64 %inputBuf_1_1_V_loa, i64 %inputBuf_2_1_V_loa, i64 %inputBuf_3_1_V_loa, i2 %tmp_165)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 227 'mux' 'tmp_V_46' <Predicate = (!tmp_s & tmp_162)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %tmp_V_46)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106]   --->   Operation 228 'write' <Predicate = (!tmp_s & tmp_162)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:155]   --->   Operation 229 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ofm_y_1                 (alloca           ) [ 01111110]
ofm_x_1                 (alloca           ) [ 01111110]
k_y_1                   (alloca           ) [ 01111110]
inp_1                   (alloca           ) [ 01111110]
k_x_1                   (alloca           ) [ 01111110]
read_block_1            (alloca           ) [ 01111110]
current_block_write_1   (alloca           ) [ 01111110]
current_line_1          (alloca           ) [ 01111110]
counter_internal_blo    (alloca           ) [ 01111110]
StgValue_17             (specinterface    ) [ 00000000]
StgValue_18             (specinterface    ) [ 00000000]
inputBuf_0_0_V          (alloca           ) [ 00111110]
inputBuf_0_1_V          (alloca           ) [ 00111110]
inputBuf_1_0_V          (alloca           ) [ 00111110]
inputBuf_1_1_V          (alloca           ) [ 00111110]
inputBuf_2_0_V          (alloca           ) [ 00111110]
inputBuf_2_1_V          (alloca           ) [ 00111110]
inputBuf_3_0_V          (alloca           ) [ 00111110]
inputBuf_3_1_V          (alloca           ) [ 00111110]
StgValue_27             (specmemcore      ) [ 00000000]
StgValue_28             (store            ) [ 00000000]
StgValue_29             (store            ) [ 00000000]
StgValue_30             (store            ) [ 00000000]
StgValue_31             (store            ) [ 00000000]
StgValue_32             (store            ) [ 00000000]
StgValue_33             (store            ) [ 00000000]
StgValue_34             (store            ) [ 00000000]
StgValue_35             (store            ) [ 00000000]
StgValue_36             (store            ) [ 00000000]
StgValue_37             (br               ) [ 01111110]
i                       (phi              ) [ 00111110]
tmp                     (icmp             ) [ 00111110]
empty                   (speclooptripcount) [ 00000000]
i_s                     (add              ) [ 01111110]
StgValue_42             (br               ) [ 00000000]
inp_1_load_9            (load             ) [ 00000000]
tmp_160                 (specregionbegin  ) [ 00000000]
StgValue_45             (specpipeline     ) [ 00000000]
tmp_s                   (icmp             ) [ 00111110]
StgValue_47             (br               ) [ 00000000]
counter_internal_blo_17 (load             ) [ 00000000]
tmp_162                 (icmp             ) [ 00111110]
StgValue_50             (br               ) [ 00000000]
ofm_x_1_load_5          (load             ) [ 00000000]
k_y_1_load              (load             ) [ 00000000]
k_x_1_load              (load             ) [ 00000000]
tmp_1378                (trunc            ) [ 00111000]
k_y_3                   (add              ) [ 00000000]
current_line_in_bloc    (add              ) [ 00010000]
k_x_5                   (add              ) [ 00000000]
tmp_167                 (icmp             ) [ 00111110]
StgValue_59             (br               ) [ 00000000]
StgValue_60             (store            ) [ 00000000]
StgValue_61             (br               ) [ 00000000]
tmp_169                 (icmp             ) [ 00111110]
StgValue_63             (br               ) [ 00000000]
StgValue_64             (store            ) [ 00000000]
StgValue_65             (store            ) [ 00000000]
StgValue_66             (br               ) [ 00000000]
ofm_x_1_load            (load             ) [ 00000000]
ofm_x_3                 (add              ) [ 00000000]
tmp_171                 (icmp             ) [ 00111110]
StgValue_70             (store            ) [ 00000000]
StgValue_71             (br               ) [ 00000000]
StgValue_72             (store            ) [ 00000000]
StgValue_73             (store            ) [ 00000000]
StgValue_74             (br               ) [ 00000000]
ofm_y_1_load            (load             ) [ 00000000]
ofm_y_3                 (add              ) [ 00010000]
tmp_172                 (icmp             ) [ 00010000]
StgValue_78             (store            ) [ 00000000]
StgValue_79             (store            ) [ 00000000]
read_block_1_load_9     (load             ) [ 00000000]
counter_internal_blo_16 (load             ) [ 00000000]
tmp_173                 (icmp             ) [ 00000000]
tmp_174                 (icmp             ) [ 00000000]
or_cond                 (and              ) [ 00111110]
StgValue_85             (br               ) [ 00000000]
current_line_1_load_15  (load             ) [ 00000000]
current_line_7          (add              ) [ 00010000]
counter_internal_blo_14 (load             ) [ 00000000]
counter_internal_blo_15 (add              ) [ 00010000]
current_line_1_load     (load             ) [ 00000000]
current_line_6          (add              ) [ 00010000]
empty_1209              (specregionend    ) [ 00000000]
StgValue_93             (br               ) [ 01111110]
tmp_166                 (zext             ) [ 00101000]
inputBuf_0_0_V_add_9    (getelementptr    ) [ 00101000]
inputBuf_1_0_V_add_9    (getelementptr    ) [ 00101000]
inputBuf_2_0_V_add_9    (getelementptr    ) [ 00101000]
inputBuf_3_0_V_add_9    (getelementptr    ) [ 00101000]
inp_1_load_10           (load             ) [ 00000000]
p_inp_1                 (select           ) [ 00000000]
p_ofm_y_3               (select           ) [ 00000000]
StgValue_106            (store            ) [ 00000000]
StgValue_107            (store            ) [ 00000000]
StgValue_108            (br               ) [ 00000000]
current_line_1_load_14  (load             ) [ 00101000]
tmp_V_47                (read             ) [ 00101000]
tmp_177                 (specregionbegin  ) [ 00000000]
empty_1211              (specregionend    ) [ 00000000]
tmp_178                 (icmp             ) [ 00111110]
StgValue_114            (br               ) [ 00000000]
StgValue_115            (store            ) [ 00000000]
StgValue_116            (br               ) [ 00000000]
read_block_1_load_10    (load             ) [ 00000000]
current_block_write_24  (load             ) [ 00000000]
read_block_3            (add              ) [ 00000000]
current_block_write_7   (add              ) [ 00101000]
StgValue_121            (store            ) [ 00000000]
StgValue_122            (store            ) [ 00000000]
tmp_181                 (icmp             ) [ 00000000]
p_s                     (select           ) [ 00000000]
StgValue_125            (store            ) [ 00000000]
StgValue_126            (br               ) [ 00000000]
current_line_1_load_13  (load             ) [ 00101000]
tmp_V                   (read             ) [ 00101000]
inp_1_load              (load             ) [ 00000000]
inp_2                   (add              ) [ 00000000]
tmp_168                 (icmp             ) [ 00111110]
StgValue_132            (store            ) [ 00000000]
StgValue_133            (br               ) [ 00000000]
StgValue_134            (store            ) [ 00000000]
StgValue_135            (br               ) [ 00000000]
read_block_1_load       (load             ) [ 00000000]
current_block_write_21  (load             ) [ 00000000]
current_block_write_5   (add              ) [ 00101000]
read_block              (add              ) [ 00000000]
StgValue_140            (store            ) [ 00000000]
StgValue_141            (store            ) [ 00000000]
StgValue_142            (store            ) [ 00000000]
current_block_write_22  (load             ) [ 00000000]
tmp_1379                (trunc            ) [ 00000000]
tmp1                    (add              ) [ 00000000]
tmp_165                 (add              ) [ 00110110]
inputBuf_0_0_V_loa      (load             ) [ 00010100]
inputBuf_1_0_V_loa      (load             ) [ 00010100]
inputBuf_2_0_V_loa      (load             ) [ 00010100]
inputBuf_3_0_V_loa      (load             ) [ 00010100]
inputBuf_0_1_V_add_9    (getelementptr    ) [ 00010100]
inputBuf_1_1_V_add_9    (getelementptr    ) [ 00010100]
inputBuf_2_1_V_add_9    (getelementptr    ) [ 00010100]
inputBuf_3_1_V_add_9    (getelementptr    ) [ 00010100]
current_block_write_23  (load             ) [ 00000000]
tmp_175                 (zext             ) [ 00000000]
tmp_176                 (specregionbegin  ) [ 00000000]
tmp_1380                (trunc            ) [ 00111110]
inputBuf_0_0_V_add_10   (getelementptr    ) [ 00000000]
inputBuf_1_0_V_add_10   (getelementptr    ) [ 00000000]
inputBuf_2_0_V_add_10   (getelementptr    ) [ 00000000]
inputBuf_3_0_V_add_10   (getelementptr    ) [ 00000000]
empty_1210              (specregionend    ) [ 00000000]
tmp_V_48                (read             ) [ 00010100]
inputBuf_0_1_V_add_10   (getelementptr    ) [ 00010100]
inputBuf_1_1_V_add_10   (getelementptr    ) [ 00010100]
inputBuf_2_1_V_add_10   (getelementptr    ) [ 00010100]
inputBuf_3_1_V_add_10   (getelementptr    ) [ 00010100]
StgValue_173            (switch           ) [ 00000000]
StgValue_174            (store            ) [ 00000000]
StgValue_175            (store            ) [ 00000000]
StgValue_176            (store            ) [ 00000000]
StgValue_177            (store            ) [ 00000000]
tmp_179                 (specregionbegin  ) [ 00000000]
tmp_180                 (icmp             ) [ 00000000]
current_block_write_8   (select           ) [ 00000000]
empty_1212              (specregionend    ) [ 00000000]
StgValue_182            (store            ) [ 00000000]
StgValue_183            (br               ) [ 00000000]
current_block_write_s   (load             ) [ 00000000]
tmp_161                 (zext             ) [ 00000000]
tmp_1377                (trunc            ) [ 00111110]
inputBuf_0_0_V_add      (getelementptr    ) [ 00000000]
inputBuf_1_0_V_add      (getelementptr    ) [ 00000000]
inputBuf_2_0_V_add      (getelementptr    ) [ 00000000]
inputBuf_3_0_V_add      (getelementptr    ) [ 00000000]
tmp_V_44                (read             ) [ 00010100]
inputBuf_0_1_V_add      (getelementptr    ) [ 00010100]
inputBuf_1_1_V_add      (getelementptr    ) [ 00010100]
inputBuf_2_1_V_add      (getelementptr    ) [ 00010100]
inputBuf_3_1_V_add      (getelementptr    ) [ 00010100]
StgValue_196            (switch           ) [ 00000000]
StgValue_197            (store            ) [ 00000000]
StgValue_198            (store            ) [ 00000000]
StgValue_199            (store            ) [ 00000000]
StgValue_200            (store            ) [ 00000000]
tmp_170                 (icmp             ) [ 00000000]
current_block_write_6   (select           ) [ 00000000]
StgValue_203            (store            ) [ 00000000]
StgValue_204            (br               ) [ 00000000]
tmp_V_45                (mux              ) [ 00000000]
StgValue_206            (write            ) [ 00000000]
inputBuf_0_1_V_loa      (load             ) [ 00100010]
inputBuf_1_1_V_loa      (load             ) [ 00100010]
inputBuf_2_1_V_loa      (load             ) [ 00100010]
inputBuf_3_1_V_loa      (load             ) [ 00100010]
StgValue_211            (store            ) [ 00000000]
StgValue_212            (br               ) [ 00000000]
StgValue_213            (store            ) [ 00000000]
StgValue_214            (br               ) [ 00000000]
StgValue_215            (store            ) [ 00000000]
StgValue_216            (br               ) [ 00000000]
StgValue_217            (store            ) [ 00000000]
StgValue_218            (br               ) [ 00000000]
StgValue_219            (store            ) [ 00000000]
StgValue_220            (br               ) [ 00000000]
StgValue_221            (store            ) [ 00000000]
StgValue_222            (br               ) [ 00000000]
StgValue_223            (store            ) [ 00000000]
StgValue_224            (br               ) [ 00000000]
StgValue_225            (store            ) [ 00000000]
StgValue_226            (br               ) [ 00000000]
tmp_V_46                (mux              ) [ 00000000]
StgValue_228            (write            ) [ 00000000]
StgValue_229            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i64.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="ofm_y_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_y_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ofm_x_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_x_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="k_y_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_y_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="inp_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="k_x_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_x_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="read_block_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_block_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="current_block_write_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_block_write_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="current_line_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_line_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="counter_internal_blo_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_internal_blo/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="inputBuf_0_0_V_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_0_0_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="inputBuf_0_1_V_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_0_1_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="inputBuf_1_0_V_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_1_0_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="inputBuf_1_1_V_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_1_1_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="inputBuf_2_0_V_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_2_0_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="inputBuf_2_1_V_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_2_1_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="inputBuf_3_0_V_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_3_0_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="inputBuf_3_1_V_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_3_1_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_47/3 tmp_V/3 tmp_V_48/4 tmp_V_44/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="64" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_206/5 StgValue_228/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="inputBuf_0_0_V_add_9_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_0_V_add_9/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="0"/>
<pin id="311" dir="0" index="4" bw="4" slack="1"/>
<pin id="312" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="313" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="64" slack="1"/>
<pin id="314" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_0_0_V_loa/3 StgValue_176/4 StgValue_199/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="inputBuf_1_0_V_add_9_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_0_V_add_9/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="0"/>
<pin id="306" dir="0" index="4" bw="4" slack="1"/>
<pin id="307" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="308" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="64" slack="1"/>
<pin id="309" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_1_0_V_loa/3 StgValue_175/4 StgValue_198/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="inputBuf_2_0_V_add_9_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_0_V_add_9/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="0"/>
<pin id="301" dir="0" index="4" bw="4" slack="1"/>
<pin id="302" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="303" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="64" slack="1"/>
<pin id="304" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_2_0_V_loa/3 StgValue_174/4 StgValue_197/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="inputBuf_3_0_V_add_9_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_0_V_add_9/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="0"/>
<pin id="316" dir="0" index="4" bw="4" slack="1"/>
<pin id="317" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="318" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="64" slack="1"/>
<pin id="319" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_3_0_V_loa/3 StgValue_177/4 StgValue_200/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="inputBuf_0_1_V_add_9_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="32" slack="1"/>
<pin id="209" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_1_V_add_9/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="1"/>
<pin id="381" dir="0" index="4" bw="4" slack="1"/>
<pin id="382" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="383" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="64" slack="1"/>
<pin id="384" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_0_1_V_loa/4 StgValue_215/5 StgValue_223/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="inputBuf_1_1_V_add_9_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="1"/>
<pin id="221" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_1_V_add_9/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="1"/>
<pin id="377" dir="0" index="4" bw="4" slack="1"/>
<pin id="378" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="379" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="64" slack="1"/>
<pin id="380" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_1_1_V_loa/4 StgValue_213/5 StgValue_221/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="inputBuf_2_1_V_add_9_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="32" slack="1"/>
<pin id="233" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_1_V_add_9/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="1"/>
<pin id="373" dir="0" index="4" bw="4" slack="1"/>
<pin id="374" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="375" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="64" slack="1"/>
<pin id="376" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_2_1_V_loa/4 StgValue_211/5 StgValue_219/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="inputBuf_3_1_V_add_9_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="1"/>
<pin id="245" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_1_V_add_9/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="1"/>
<pin id="385" dir="0" index="4" bw="4" slack="1"/>
<pin id="386" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="387" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="64" slack="1"/>
<pin id="388" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_3_1_V_loa/4 StgValue_217/5 StgValue_225/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="inputBuf_0_0_V_add_10_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_0_V_add_10/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="inputBuf_1_0_V_add_10_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_0_V_add_10/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="inputBuf_2_0_V_add_10_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_0_V_add_10/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="inputBuf_3_0_V_add_10_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="32" slack="0"/>
<pin id="275" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_0_V_add_10/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="inputBuf_0_1_V_add_10_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="32" slack="0"/>
<pin id="281" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_1_V_add_10/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="inputBuf_1_1_V_add_10_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_1_V_add_10/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="inputBuf_2_1_V_add_10_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="32" slack="0"/>
<pin id="293" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_1_V_add_10/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="inputBuf_3_1_V_add_10_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_1_V_add_10/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="inputBuf_0_0_V_add_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="32" slack="0"/>
<pin id="325" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_0_V_add/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="inputBuf_1_0_V_add_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="32" slack="0"/>
<pin id="331" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_0_V_add/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="inputBuf_2_0_V_add_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="32" slack="0"/>
<pin id="337" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_0_V_add/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="inputBuf_3_0_V_add_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="32" slack="0"/>
<pin id="343" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_0_V_add/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="inputBuf_0_1_V_add_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="32" slack="0"/>
<pin id="349" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_1_V_add/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="inputBuf_1_1_V_add_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="32" slack="0"/>
<pin id="355" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_1_V_add/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="inputBuf_2_1_V_add_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="32" slack="0"/>
<pin id="361" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_1_V_add/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="inputBuf_3_1_V_add_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="32" slack="0"/>
<pin id="367" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_1_V_add/4 "/>
</bind>
</comp>

<comp id="389" class="1005" name="i_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="11" slack="1"/>
<pin id="391" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="393" class="1004" name="i_phi_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="1" slack="1"/>
<pin id="397" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/1 StgValue_140/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_29/1 StgValue_121/3 StgValue_141/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/1 StgValue_64/2 StgValue_72/2 StgValue_78/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/1 StgValue_70/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/1 StgValue_79/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_1_load_9/2 inp_1_load_10/3 inp_1_load/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_block_1_load_9/2 read_block_1_load_10/3 read_block_1_load/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_1_load_15/2 current_line_1_load/2 current_line_1_load_14/3 current_line_1_load_13/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_7/2 current_line_6/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="2"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_24/3 current_block_write_21/3 current_block_write_22/4 current_block_write_s/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_block_3/3 read_block/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_block_write_7/3 current_block_write_5/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="2"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_122/3 StgValue_142/3 "/>
</bind>
</comp>

<comp id="460" class="1005" name="reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_line_7 current_line_6 "/>
</bind>
</comp>

<comp id="464" class="1005" name="reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_line_1_load_14 current_line_1_load_13 "/>
</bind>
</comp>

<comp id="468" class="1005" name="reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="1"/>
<pin id="470" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_47 tmp_V tmp_V_48 tmp_V_44 "/>
</bind>
</comp>

<comp id="480" class="1005" name="reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_block_write_7 current_block_write_5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="0" index="1" bw="5" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_178/3 tmp_168/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="0" index="1" bw="32" slack="2"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_115/3 StgValue_134/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="0" index="1" bw="4" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_180/4 tmp_170/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="grp_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="32" slack="1"/>
<pin id="505" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_block_write_8/4 current_block_write_6/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_store_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="3"/>
<pin id="512" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_182/4 StgValue_203/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="StgValue_30_store_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="StgValue_31_store_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="StgValue_33_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="StgValue_36_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="11" slack="0"/>
<pin id="536" dir="0" index="1" bw="11" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="i_s_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="11" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_s_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="7" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="counter_internal_blo_17_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_blo_17/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_162_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="8" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_162/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="ofm_x_1_load_5_load_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_1_load_5/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="k_y_1_load_load_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_y_1_load/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="k_x_1_load_load_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_x_1_load/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_1378_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1378/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="k_y_3_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_y_3/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="current_line_in_bloc_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_in_bloc/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="k_x_5_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_x_5/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_167_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="3" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_167/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="StgValue_60_store_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="1"/>
<pin id="601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_169_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="0" index="1" bw="3" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_169/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="StgValue_65_store_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="1"/>
<pin id="612" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="ofm_x_1_load_load_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_1_load/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="ofm_x_3_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_x_3/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_171_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="0" index="1" bw="5" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_171/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="StgValue_73_store_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="1"/>
<pin id="632" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="ofm_y_1_load_load_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_y_1_load/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="ofm_y_3_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_y_3/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_172_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="5" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_172/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="counter_internal_blo_16_load_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_blo_16/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_173_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="0" index="1" bw="5" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_173/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_174_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="5" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_174/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="or_cond_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="counter_internal_blo_14_load_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_blo_14/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="counter_internal_blo_15_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_internal_blo_15/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_166_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_166/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="p_inp_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="1"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="0" index="2" bw="32" slack="0"/>
<pin id="690" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_inp_1/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="p_ofm_y_3_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="1"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="0" index="2" bw="32" slack="1"/>
<pin id="697" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_ofm_y_3/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="StgValue_106_store_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="2"/>
<pin id="702" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_106/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="StgValue_107_store_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="2"/>
<pin id="707" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_107/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_181_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="0" index="1" bw="8" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_181/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="p_s_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="0" index="2" bw="32" slack="1"/>
<pin id="718" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="StgValue_125_store_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="2"/>
<pin id="724" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="inp_2_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inp_2/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="StgValue_132_store_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="0" index="1" bw="32" slack="2"/>
<pin id="735" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_1379_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1379/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="2" slack="0"/>
<pin id="744" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_165_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="2" slack="0"/>
<pin id="749" dir="0" index="1" bw="2" slack="2"/>
<pin id="750" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_165/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="current_block_write_23_load_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="3"/>
<pin id="754" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_23/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_175_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_175/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_1380_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1380/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_161_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_1377_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1377/4 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_V_45_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="64" slack="0"/>
<pin id="789" dir="0" index="1" bw="64" slack="1"/>
<pin id="790" dir="0" index="2" bw="64" slack="1"/>
<pin id="791" dir="0" index="3" bw="64" slack="1"/>
<pin id="792" dir="0" index="4" bw="64" slack="1"/>
<pin id="793" dir="0" index="5" bw="2" slack="1"/>
<pin id="794" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_V_45/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_V_46_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="64" slack="0"/>
<pin id="799" dir="0" index="1" bw="64" slack="1"/>
<pin id="800" dir="0" index="2" bw="64" slack="1"/>
<pin id="801" dir="0" index="3" bw="64" slack="1"/>
<pin id="802" dir="0" index="4" bw="64" slack="1"/>
<pin id="803" dir="0" index="5" bw="2" slack="2"/>
<pin id="804" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_V_46/6 "/>
</bind>
</comp>

<comp id="807" class="1005" name="ofm_y_1_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ofm_y_1 "/>
</bind>
</comp>

<comp id="814" class="1005" name="ofm_x_1_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="0"/>
<pin id="816" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ofm_x_1 "/>
</bind>
</comp>

<comp id="822" class="1005" name="k_y_1_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="0"/>
<pin id="824" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_y_1 "/>
</bind>
</comp>

<comp id="829" class="1005" name="inp_1_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="0"/>
<pin id="831" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inp_1 "/>
</bind>
</comp>

<comp id="837" class="1005" name="k_x_1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_x_1 "/>
</bind>
</comp>

<comp id="844" class="1005" name="read_block_1_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="0"/>
<pin id="846" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="read_block_1 "/>
</bind>
</comp>

<comp id="851" class="1005" name="current_block_write_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_block_write_1 "/>
</bind>
</comp>

<comp id="859" class="1005" name="current_line_1_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="0"/>
<pin id="861" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_line_1 "/>
</bind>
</comp>

<comp id="866" class="1005" name="counter_internal_blo_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="0"/>
<pin id="868" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter_internal_blo "/>
</bind>
</comp>

<comp id="875" class="1005" name="tmp_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="1"/>
<pin id="877" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="879" class="1005" name="i_s_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="11" slack="0"/>
<pin id="881" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="884" class="1005" name="tmp_s_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="888" class="1005" name="tmp_162_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_162 "/>
</bind>
</comp>

<comp id="892" class="1005" name="tmp_1378_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="2" slack="2"/>
<pin id="894" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1378 "/>
</bind>
</comp>

<comp id="897" class="1005" name="current_line_in_bloc_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_line_in_bloc "/>
</bind>
</comp>

<comp id="902" class="1005" name="tmp_167_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="1"/>
<pin id="904" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_167 "/>
</bind>
</comp>

<comp id="906" class="1005" name="tmp_169_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="1"/>
<pin id="908" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_169 "/>
</bind>
</comp>

<comp id="910" class="1005" name="tmp_171_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="1"/>
<pin id="912" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_171 "/>
</bind>
</comp>

<comp id="914" class="1005" name="ofm_y_3_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ofm_y_3 "/>
</bind>
</comp>

<comp id="919" class="1005" name="tmp_172_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="1"/>
<pin id="921" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_172 "/>
</bind>
</comp>

<comp id="925" class="1005" name="or_cond_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="1"/>
<pin id="927" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="929" class="1005" name="counter_internal_blo_15_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_internal_blo_15 "/>
</bind>
</comp>

<comp id="935" class="1005" name="tmp_166_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="64" slack="1"/>
<pin id="937" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_166 "/>
</bind>
</comp>

<comp id="943" class="1005" name="inputBuf_0_0_V_add_9_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="4" slack="1"/>
<pin id="945" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_0_V_add_9 "/>
</bind>
</comp>

<comp id="948" class="1005" name="inputBuf_1_0_V_add_9_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="4" slack="1"/>
<pin id="950" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_0_V_add_9 "/>
</bind>
</comp>

<comp id="953" class="1005" name="inputBuf_2_0_V_add_9_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="4" slack="1"/>
<pin id="955" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_0_V_add_9 "/>
</bind>
</comp>

<comp id="958" class="1005" name="inputBuf_3_0_V_add_9_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="4" slack="1"/>
<pin id="960" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_0_V_add_9 "/>
</bind>
</comp>

<comp id="963" class="1005" name="tmp_178_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="1"/>
<pin id="965" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_178 "/>
</bind>
</comp>

<comp id="967" class="1005" name="tmp_168_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="1"/>
<pin id="969" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_168 "/>
</bind>
</comp>

<comp id="971" class="1005" name="tmp_165_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="2" slack="1"/>
<pin id="973" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_165 "/>
</bind>
</comp>

<comp id="977" class="1005" name="inputBuf_0_0_V_loa_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="64" slack="1"/>
<pin id="979" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_0_V_loa "/>
</bind>
</comp>

<comp id="982" class="1005" name="inputBuf_1_0_V_loa_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="64" slack="1"/>
<pin id="984" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_0_V_loa "/>
</bind>
</comp>

<comp id="987" class="1005" name="inputBuf_2_0_V_loa_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="64" slack="1"/>
<pin id="989" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_0_V_loa "/>
</bind>
</comp>

<comp id="992" class="1005" name="inputBuf_3_0_V_loa_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="64" slack="1"/>
<pin id="994" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_0_V_loa "/>
</bind>
</comp>

<comp id="997" class="1005" name="inputBuf_0_1_V_add_9_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="4" slack="1"/>
<pin id="999" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_1_V_add_9 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="inputBuf_1_1_V_add_9_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="4" slack="1"/>
<pin id="1004" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_1_V_add_9 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="inputBuf_2_1_V_add_9_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="4" slack="1"/>
<pin id="1009" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_1_V_add_9 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="inputBuf_3_1_V_add_9_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="4" slack="1"/>
<pin id="1014" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_1_V_add_9 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="tmp_1380_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="2" slack="1"/>
<pin id="1019" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1380 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="inputBuf_0_1_V_add_10_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="4" slack="1"/>
<pin id="1023" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_1_V_add_10 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="inputBuf_1_1_V_add_10_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="4" slack="1"/>
<pin id="1028" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_1_V_add_10 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="inputBuf_2_1_V_add_10_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="4" slack="1"/>
<pin id="1033" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_1_V_add_10 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="inputBuf_3_1_V_add_10_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="4" slack="1"/>
<pin id="1038" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_1_V_add_10 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="tmp_1377_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="2" slack="1"/>
<pin id="1043" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1377 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="inputBuf_0_1_V_add_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="4" slack="1"/>
<pin id="1047" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_1_V_add "/>
</bind>
</comp>

<comp id="1050" class="1005" name="inputBuf_1_1_V_add_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="4" slack="1"/>
<pin id="1052" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_1_V_add "/>
</bind>
</comp>

<comp id="1055" class="1005" name="inputBuf_2_1_V_add_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="4" slack="1"/>
<pin id="1057" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_1_V_add "/>
</bind>
</comp>

<comp id="1060" class="1005" name="inputBuf_3_1_V_add_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="4" slack="1"/>
<pin id="1062" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_1_V_add "/>
</bind>
</comp>

<comp id="1065" class="1005" name="inputBuf_0_1_V_loa_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="64" slack="1"/>
<pin id="1067" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_1_V_loa "/>
</bind>
</comp>

<comp id="1070" class="1005" name="inputBuf_1_1_V_loa_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="64" slack="1"/>
<pin id="1072" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_1_V_loa "/>
</bind>
</comp>

<comp id="1075" class="1005" name="inputBuf_2_1_V_loa_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="64" slack="1"/>
<pin id="1077" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_1_V_loa "/>
</bind>
</comp>

<comp id="1080" class="1005" name="inputBuf_3_1_V_loa_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="64" slack="1"/>
<pin id="1082" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_1_V_loa "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="58" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="74" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="56" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="56" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="56" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="56" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="56" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="56" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="56" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="56" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="56" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="56" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="56" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="265" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="310"><net_src comp="259" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="315"><net_src comp="253" pin="3"/><net_sink comp="163" pin=2"/></net>

<net id="320"><net_src comp="271" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="326"><net_src comp="56" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="56" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="56" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="56" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="56" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="56" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="56" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="369"><net_src comp="333" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="370"><net_src comp="327" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="371"><net_src comp="321" pin="3"/><net_sink comp="163" pin=2"/></net>

<net id="372"><net_src comp="339" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="392"><net_src comp="26" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="389" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="10" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="10" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="10" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="10" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="10" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="438"><net_src comp="431" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="4" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="447"><net_src comp="428" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="4" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="440" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="4" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="443" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="434" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="431" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="144" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="175" pin=4"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="163" pin=4"/></net>

<net id="475"><net_src comp="468" pin="1"/><net_sink comp="199" pin=4"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="235" pin=4"/></net>

<net id="477"><net_src comp="468" pin="1"/><net_sink comp="223" pin=4"/></net>

<net id="478"><net_src comp="468" pin="1"/><net_sink comp="211" pin=4"/></net>

<net id="479"><net_src comp="468" pin="1"/><net_sink comp="247" pin=4"/></net>

<net id="483"><net_src comp="449" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="460" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="52" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="460" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="480" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="70" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="10" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="480" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="501" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="10" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="10" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="10" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="533"><net_src comp="10" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="393" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="28" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="393" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="34" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="425" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="42" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="559"><net_src comp="552" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="44" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="573"><net_src comp="564" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="4" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="564" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="561" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="567" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="4" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="567" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="586" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="46" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="586" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="607"><net_src comp="574" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="46" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="574" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="4" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="48" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="617" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="641"><net_src comp="634" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="4" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="48" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="656"><net_src comp="649" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="50" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="428" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="52" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="652" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="658" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="677"><net_src comp="670" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="4" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="679" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="685"><net_src comp="679" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="691"><net_src comp="10" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="692"><net_src comp="425" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="698"><net_src comp="10" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="686" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="708"><net_src comp="693" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="713"><net_src comp="44" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="709" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="10" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="725"><net_src comp="714" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="425" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="4" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="726" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="440" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="62" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="758"><net_src comp="464" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="762"><net_src comp="755" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="764"><net_src comp="755" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="765"><net_src comp="755" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="766"><net_src comp="755" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="770"><net_src comp="752" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="464" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="778"><net_src comp="771" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="779"><net_src comp="771" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="780"><net_src comp="771" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="781"><net_src comp="771" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="782"><net_src comp="771" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="786"><net_src comp="440" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="795"><net_src comp="72" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="796"><net_src comp="787" pin="6"/><net_sink comp="150" pin=2"/></net>

<net id="805"><net_src comp="72" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="806"><net_src comp="797" pin="6"/><net_sink comp="150" pin=2"/></net>

<net id="810"><net_src comp="76" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="813"><net_src comp="807" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="817"><net_src comp="80" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="820"><net_src comp="814" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="821"><net_src comp="814" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="825"><net_src comp="84" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="828"><net_src comp="822" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="832"><net_src comp="88" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="835"><net_src comp="829" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="836"><net_src comp="829" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="840"><net_src comp="92" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="843"><net_src comp="837" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="847"><net_src comp="96" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="850"><net_src comp="844" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="854"><net_src comp="100" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="857"><net_src comp="851" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="858"><net_src comp="851" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="862"><net_src comp="104" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="865"><net_src comp="859" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="869"><net_src comp="108" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="872"><net_src comp="866" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="873"><net_src comp="866" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="874"><net_src comp="866" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="878"><net_src comp="534" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="540" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="887"><net_src comp="546" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="555" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="570" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="900"><net_src comp="580" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="905"><net_src comp="592" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="603" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="623" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="637" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="922"><net_src comp="643" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="928"><net_src comp="664" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="673" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="938"><net_src comp="679" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="941"><net_src comp="935" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="942"><net_src comp="935" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="946"><net_src comp="157" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="951"><net_src comp="169" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="956"><net_src comp="181" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="961"><net_src comp="193" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="966"><net_src comp="484" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="970"><net_src comp="484" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="747" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="787" pin=5"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="797" pin=5"/></net>

<net id="980"><net_src comp="163" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="985"><net_src comp="175" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="787" pin=2"/></net>

<net id="990"><net_src comp="187" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="787" pin=3"/></net>

<net id="995"><net_src comp="199" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="787" pin=4"/></net>

<net id="1000"><net_src comp="205" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1005"><net_src comp="217" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1010"><net_src comp="229" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1015"><net_src comp="241" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="1020"><net_src comp="767" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="277" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="1029"><net_src comp="283" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1034"><net_src comp="289" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="1039"><net_src comp="295" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1044"><net_src comp="783" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="345" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="1053"><net_src comp="351" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1058"><net_src comp="357" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="1063"><net_src comp="363" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1068"><net_src comp="211" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="1073"><net_src comp="223" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="1078"><net_src comp="235" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="797" pin=3"/></net>

<net id="1083"><net_src comp="247" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="797" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 6 }
 - Input state : 
	Port: StreamingConvolution.1 : in_V_V | {3 4 }
  - Chain level:
	State 1
		StgValue_27 : 1
		StgValue_28 : 1
		StgValue_29 : 1
		StgValue_30 : 1
		StgValue_31 : 1
		StgValue_32 : 1
		StgValue_33 : 1
		StgValue_34 : 1
		StgValue_35 : 1
		StgValue_36 : 1
	State 2
		tmp : 1
		i_s : 1
		StgValue_42 : 2
		tmp_s : 1
		StgValue_47 : 2
		tmp_162 : 1
		StgValue_50 : 2
		tmp_1378 : 1
		k_y_3 : 1
		current_line_in_bloc : 1
		k_x_5 : 1
		tmp_167 : 2
		StgValue_59 : 3
		StgValue_60 : 2
		tmp_169 : 2
		StgValue_63 : 3
		StgValue_65 : 2
		ofm_x_3 : 1
		tmp_171 : 2
		StgValue_71 : 3
		StgValue_73 : 2
		ofm_y_3 : 1
		tmp_172 : 2
		tmp_173 : 1
		tmp_174 : 1
		or_cond : 2
		StgValue_85 : 2
		current_line_7 : 1
		counter_internal_blo_15 : 1
		current_line_6 : 1
		empty_1209 : 1
	State 3
		inputBuf_0_0_V_add_9 : 1
		inputBuf_0_0_V_loa : 2
		inputBuf_1_0_V_add_9 : 1
		inputBuf_1_0_V_loa : 2
		inputBuf_2_0_V_add_9 : 1
		inputBuf_2_0_V_loa : 2
		inputBuf_3_0_V_add_9 : 1
		inputBuf_3_0_V_loa : 2
		p_inp_1 : 1
		StgValue_106 : 2
		StgValue_107 : 1
		empty_1211 : 1
		StgValue_114 : 1
		read_block_3 : 1
		current_block_write_7 : 1
		StgValue_122 : 2
		p_s : 1
		StgValue_125 : 2
		inp_2 : 1
		StgValue_132 : 2
		StgValue_133 : 1
		current_block_write_5 : 1
		read_block : 1
		StgValue_142 : 2
	State 4
		tmp_1379 : 1
		tmp1 : 2
		tmp_165 : 3
		inputBuf_0_1_V_loa : 1
		inputBuf_1_1_V_loa : 1
		inputBuf_2_1_V_loa : 1
		inputBuf_3_1_V_loa : 1
		tmp_1380 : 1
		inputBuf_0_0_V_add_10 : 1
		inputBuf_1_0_V_add_10 : 1
		inputBuf_2_0_V_add_10 : 1
		inputBuf_3_0_V_add_10 : 1
		empty_1210 : 1
		inputBuf_0_1_V_add_10 : 1
		inputBuf_1_1_V_add_10 : 1
		inputBuf_2_1_V_add_10 : 1
		inputBuf_3_1_V_add_10 : 1
		StgValue_173 : 2
		StgValue_174 : 2
		StgValue_175 : 2
		StgValue_176 : 2
		StgValue_177 : 2
		current_block_write_8 : 1
		empty_1212 : 1
		StgValue_182 : 2
		tmp_1377 : 1
		inputBuf_0_0_V_add : 1
		inputBuf_1_0_V_add : 1
		inputBuf_2_0_V_add : 1
		inputBuf_3_0_V_add : 1
		inputBuf_0_1_V_add : 1
		inputBuf_1_1_V_add : 1
		inputBuf_2_1_V_add : 1
		inputBuf_3_1_V_add : 1
		StgValue_196 : 2
		StgValue_197 : 2
		StgValue_198 : 2
		StgValue_199 : 2
		StgValue_200 : 2
		current_block_write_6 : 1
		StgValue_203 : 2
	State 5
		StgValue_206 : 1
	State 6
		StgValue_228 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_434           |    0    |    39   |
|          |           grp_fu_443           |    0    |    39   |
|          |           grp_fu_449           |    0    |    39   |
|          |           i_s_fu_540           |    0    |    13   |
|          |          k_y_3_fu_574          |    0    |    39   |
|          |   current_line_in_bloc_fu_580  |    0    |    39   |
|    add   |          k_x_5_fu_586          |    0    |    39   |
|          |         ofm_x_3_fu_617         |    0    |    39   |
|          |         ofm_y_3_fu_637         |    0    |    39   |
|          | counter_internal_blo_15_fu_673 |    0    |    39   |
|          |          inp_2_fu_726          |    0    |    39   |
|          |           tmp1_fu_741          |    0    |    2    |
|          |         tmp_165_fu_747         |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_484           |    0    |    18   |
|          |           grp_fu_495           |    0    |    18   |
|          |           tmp_fu_534           |    0    |    13   |
|          |          tmp_s_fu_546          |    0    |    18   |
|          |         tmp_162_fu_555         |    0    |    18   |
|   icmp   |         tmp_167_fu_592         |    0    |    18   |
|          |         tmp_169_fu_603         |    0    |    18   |
|          |         tmp_171_fu_623         |    0    |    18   |
|          |         tmp_172_fu_643         |    0    |    18   |
|          |         tmp_173_fu_652         |    0    |    18   |
|          |         tmp_174_fu_658         |    0    |    18   |
|          |         tmp_181_fu_709         |    0    |    18   |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_501           |    0    |    32   |
|  select  |         p_inp_1_fu_686         |    0    |    32   |
|          |        p_ofm_y_3_fu_693        |    0    |    32   |
|          |           p_s_fu_714           |    0    |    32   |
|----------|--------------------------------|---------|---------|
|    mux   |         tmp_V_45_fu_787        |    0    |    21   |
|          |         tmp_V_46_fu_797        |    0    |    21   |
|----------|--------------------------------|---------|---------|
|    and   |         or_cond_fu_664         |    0    |    2    |
|----------|--------------------------------|---------|---------|
|   read   |         grp_read_fu_144        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |        grp_write_fu_150        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         tmp_1378_fu_570        |    0    |    0    |
|   trunc  |         tmp_1379_fu_737        |    0    |    0    |
|          |         tmp_1380_fu_767        |    0    |    0    |
|          |         tmp_1377_fu_783        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         tmp_166_fu_679         |    0    |    0    |
|   zext   |         tmp_175_fu_755         |    0    |    0    |
|          |         tmp_161_fu_771         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   790   |
|----------|--------------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|inputBuf_0_0_V|    0   |   128  |   14   |
|inputBuf_0_1_V|    0   |   128  |   14   |
|inputBuf_1_0_V|    0   |   128  |   14   |
|inputBuf_1_1_V|    0   |   128  |   14   |
|inputBuf_2_0_V|    0   |   128  |   14   |
|inputBuf_2_1_V|    0   |   128  |   14   |
|inputBuf_3_0_V|    0   |   128  |   14   |
|inputBuf_3_1_V|    0   |   128  |   14   |
+--------------+--------+--------+--------+
|     Total    |    0   |  1024  |   112  |
+--------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|counter_internal_blo_15_reg_929|   32   |
|  counter_internal_blo_reg_866 |   32   |
| current_block_write_1_reg_851 |   32   |
|     current_line_1_reg_859    |   32   |
|  current_line_in_bloc_reg_897 |   32   |
|           i_reg_389           |   11   |
|          i_s_reg_879          |   11   |
|         inp_1_reg_829         |   32   |
|  inputBuf_0_0_V_add_9_reg_943 |    4   |
|   inputBuf_0_0_V_loa_reg_977  |   64   |
| inputBuf_0_1_V_add_10_reg_1021|    4   |
|  inputBuf_0_1_V_add_9_reg_997 |    4   |
|  inputBuf_0_1_V_add_reg_1045  |    4   |
|  inputBuf_0_1_V_loa_reg_1065  |   64   |
|  inputBuf_1_0_V_add_9_reg_948 |    4   |
|   inputBuf_1_0_V_loa_reg_982  |   64   |
| inputBuf_1_1_V_add_10_reg_1026|    4   |
| inputBuf_1_1_V_add_9_reg_1002 |    4   |
|  inputBuf_1_1_V_add_reg_1050  |    4   |
|  inputBuf_1_1_V_loa_reg_1070  |   64   |
|  inputBuf_2_0_V_add_9_reg_953 |    4   |
|   inputBuf_2_0_V_loa_reg_987  |   64   |
| inputBuf_2_1_V_add_10_reg_1031|    4   |
| inputBuf_2_1_V_add_9_reg_1007 |    4   |
|  inputBuf_2_1_V_add_reg_1055  |    4   |
|  inputBuf_2_1_V_loa_reg_1075  |   64   |
|  inputBuf_3_0_V_add_9_reg_958 |    4   |
|   inputBuf_3_0_V_loa_reg_992  |   64   |
| inputBuf_3_1_V_add_10_reg_1036|    4   |
| inputBuf_3_1_V_add_9_reg_1012 |    4   |
|  inputBuf_3_1_V_add_reg_1060  |    4   |
|  inputBuf_3_1_V_loa_reg_1080  |   64   |
|         k_x_1_reg_837         |   32   |
|         k_y_1_reg_822         |   32   |
|        ofm_x_1_reg_814        |   32   |
|        ofm_y_1_reg_807        |   32   |
|        ofm_y_3_reg_914        |   32   |
|        or_cond_reg_925        |    1   |
|      read_block_1_reg_844     |   32   |
|            reg_460            |   32   |
|            reg_464            |   32   |
|            reg_468            |   64   |
|            reg_480            |   32   |
|       tmp_1377_reg_1041       |    2   |
|        tmp_1378_reg_892       |    2   |
|       tmp_1380_reg_1017       |    2   |
|        tmp_162_reg_888        |    1   |
|        tmp_165_reg_971        |    2   |
|        tmp_166_reg_935        |   64   |
|        tmp_167_reg_902        |    1   |
|        tmp_168_reg_967        |    1   |
|        tmp_169_reg_906        |    1   |
|        tmp_171_reg_910        |    1   |
|        tmp_172_reg_919        |    1   |
|        tmp_178_reg_963        |    1   |
|          tmp_reg_875          |    1   |
|         tmp_s_reg_884         |    1   |
+-------------------------------+--------+
|             Total             |  1224  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_150 |  p2  |   2  |  64  |   128  ||    9    |
| grp_access_fu_163 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_163 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_175 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_175 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_187 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_187 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_199 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_211 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_211 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_223 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_223 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_235 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_235 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_247 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_247 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  30.073 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   790  |
|   Memory  |    0   |    -   |  1024  |   112  |
|Multiplexer|    -   |   30   |    -   |   153  |
|  Register |    -   |    -   |  1224  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   30   |  2248  |  1055  |
+-----------+--------+--------+--------+--------+
