
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106913                       # Number of seconds simulated
sim_ticks                                106912843989                       # Number of ticks simulated
final_tick                               636550561299                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148757                       # Simulator instruction rate (inst/s)
host_op_rate                                   187897                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7201160                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899708                       # Number of bytes of host memory used
host_seconds                                 14846.61                       # Real time elapsed on the host
sim_insts                                  2208543845                       # Number of instructions simulated
sim_ops                                    2789640910                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      5828096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5888512                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11719552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1504128                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1504128                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        45532                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        46004                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 91559                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11751                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11751                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11972                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54512590                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     55077686                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               109617812                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11972                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27536                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14068731                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14068731                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14068731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11972                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54512590                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     55077686                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              123686542                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               256385718                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21408180                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17429896                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1919133                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8811220                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8135038                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236301                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87153                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193754213                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120508557                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21408180                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10371339                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25472547                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5741307                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      10543554                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11854466                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1917976                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233561073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.623910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.990032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208088526     89.09%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726052      1.17%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139642      0.92%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2311896      0.99%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1952819      0.84%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107940      0.47%     93.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          757194      0.32%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930072      0.83%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12546932      5.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233561073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.083500                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.470028                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191402579                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     12933791                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25332284                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108183                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3784232                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3651958                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6527                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145445851                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51679                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3784232                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191659434                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        8840449                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2926898                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25184187                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1165861                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145226111                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         5539                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        422908                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       569654                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        51573                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203214779                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676835346                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676835346                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34764073                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34101                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18021                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3614547                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13981907                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7852607                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       294661                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1696936                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144713670                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34097                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137415500                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83545                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20222082                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41292184                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1937                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233561073                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.588349                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.293809                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175509144     75.14%     75.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24513490     10.50%     85.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12388543      5.30%     90.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7976978      3.42%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6570016      2.81%     97.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2585786      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3187026      1.36%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       777880      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52210      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233561073                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961900     75.40%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        144939     11.36%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168852     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113926190     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015447      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13651752      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7806031      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137415500                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.535972                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1275691                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009283                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    509751309                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164970540                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133599190                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138691191                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       152828                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1830307                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          694                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143041                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          554                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3784232                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        8051155                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       288380                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144747767                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          536                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13981907                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7852607                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18017                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        222964                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12569                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          694                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147992                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066972                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2214964                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134825380                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13518350                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2590120                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21323571                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19242905                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7805221                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525869                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133600868                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133599190                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79380784                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213670270                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.521087                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371511                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22291473                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943465                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229776841                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.532980                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.385792                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    180003730     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23314169     10.15%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10834762      4.72%     93.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4822093      2.10%     95.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3654006      1.59%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1541254      0.67%     97.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1531745      0.67%     98.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1097029      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2978053      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229776841                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2978053                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           371556624                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293299969                       # The number of ROB writes
system.switch_cpus0.timesIdled                2872133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22824645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.563857                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.563857                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.390037                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.390037                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609613302                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184084597                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138151836                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               256385718                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22677564                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18380576                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2078305                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9131177                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8548331                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2546214                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94001                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191691646                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126118289                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22677564                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11094545                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27625844                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6375071                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4932445                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11994181                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2076732                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228501267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.678133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.050179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       200875423     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2570254      1.12%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2029893      0.89%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4753306      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1025321      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1598221      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1225612      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          767738      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13655499      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228501267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.088451                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491908                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189541158                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7145927                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27512855                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        93468                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4207855                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3901347                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44113                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154645666                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81373                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4207855                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190067037                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1924585                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3708246                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27047810                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1545730                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154504608                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        37987                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        288670                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       556704                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       242054                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    217368737                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    721015745                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    721015745                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176468783                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        40899954                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37413                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20307                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4926226                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15014766                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7457837                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       138312                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1657939                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153391839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37386                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144080323                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       149032                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25604440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53365483                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3198                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    228501267                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.630545                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.301634                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    166368816     72.81%     72.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26638454     11.66%     84.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12918180      5.65%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8627180      3.78%     93.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7971809      3.49%     97.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2682923      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2768468      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       392186      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       133251      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228501267                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         414293     59.44%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        140601     20.17%     79.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       142105     20.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121013303     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2184222      1.52%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17094      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13467489      9.35%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7398215      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144080323                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.561967                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             696999                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004838                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    517507944                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    179034153                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140379178                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144777322                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       362472                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3401049                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1071                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          488                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       194460                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4207855                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1124337                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       101166                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153429227                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        48046                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15014766                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7457837                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20292                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         85199                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          488                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1129848                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1177371                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2307219                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141454746                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13003095                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2625577                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20400012                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20053989                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7396917                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.551726                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140379705                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140379178                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83152533                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229542089                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.547531                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362254                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103381317                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126962035                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26468724                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34188                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2079988                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    224293412                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.566053                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.370865                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    170989188     76.23%     76.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25083855     11.18%     87.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10952209      4.88%     92.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6223369      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4506375      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1769001      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1367601      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       986968      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2414846      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    224293412                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103381317                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126962035                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18877094                       # Number of memory references committed
system.switch_cpus1.commit.loads             11613717                       # Number of loads committed
system.switch_cpus1.commit.membars              17094                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18241859                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114397494                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2584718                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2414846                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           375309325                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          311069468                       # The number of ROB writes
system.switch_cpus1.timesIdled                3105909                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               27884451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103381317                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126962035                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103381317                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.480001                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.480001                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.403226                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.403226                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       637177872                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195518907                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142832896                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34188                       # number of misc regfile writes
system.l20.replacements                         45558                       # number of replacements
system.l20.tagsinuse                             1024                       # Cycle average of tags in use
system.l20.total_refs                           71470                       # Total number of references to valid blocks.
system.l20.sampled_refs                         46582                       # Sample count of references to valid blocks.
system.l20.avg_refs                          1.534284                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.020780                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.186238                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   980.049698                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            39.743283                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003927                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000182                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.957080                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.038812                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        51863                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  51863                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8732                       # number of Writeback hits
system.l20.Writeback_hits::total                 8732                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        51863                       # number of demand (read+write) hits
system.l20.demand_hits::total                   51863                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        51863                       # number of overall hits
system.l20.overall_hits::total                  51863                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        45532                       # number of ReadReq misses
system.l20.ReadReq_misses::total                45542                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        45532                       # number of demand (read+write) misses
system.l20.demand_misses::total                 45542                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        45532                       # number of overall misses
system.l20.overall_misses::total                45542                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1849599                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   9575700379                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     9577549978                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1849599                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   9575700379                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      9577549978                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1849599                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   9575700379                       # number of overall miss cycles
system.l20.overall_miss_latency::total     9577549978                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97395                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97405                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8732                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8732                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97395                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97405                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97395                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97405                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.467498                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.467553                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.467498                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.467553                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.467498                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.467553                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 184959.900000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 210307.045133                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 210301.479470                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 184959.900000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 210307.045133                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 210301.479470                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 184959.900000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 210307.045133                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 210301.479470                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6057                       # number of writebacks
system.l20.writebacks::total                     6057                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        45532                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           45542                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        45532                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            45542                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        45532                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           45542                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1249888                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6846414699                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6847664587                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1249888                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6846414699                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6847664587                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1249888                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6846414699                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6847664587                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.467498                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.467553                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.467498                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.467553                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.467498                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.467553                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124988.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150364.901586                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 150359.329564                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 124988.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 150364.901586                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 150359.329564                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 124988.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 150364.901586                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 150359.329564                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         46034                       # number of replacements
system.l21.tagsinuse                             1024                       # Cycle average of tags in use
system.l21.total_refs                           43969                       # Total number of references to valid blocks.
system.l21.sampled_refs                         47058                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.934358                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            4.297693                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.233469                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   960.193415                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            59.275423                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.004197                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000228                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.937689                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.057886                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29978                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29978                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7855                       # number of Writeback hits
system.l21.Writeback_hits::total                 7855                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29978                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29978                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29978                       # number of overall hits
system.l21.overall_hits::total                  29978                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        46004                       # number of ReadReq misses
system.l21.ReadReq_misses::total                46017                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        46004                       # number of demand (read+write) misses
system.l21.demand_misses::total                 46017                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        46004                       # number of overall misses
system.l21.overall_misses::total                46017                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2361369                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   9496207479                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     9498568848                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2361369                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   9496207479                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      9498568848                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2361369                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   9496207479                       # number of overall miss cycles
system.l21.overall_miss_latency::total     9498568848                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        75982                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              75995                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7855                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7855                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        75982                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               75995                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        75982                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              75995                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.605459                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.605527                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.605459                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.605527                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.605459                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.605527                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 181643.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 206421.343340                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 206414.343569                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 181643.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 206421.343340                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 206414.343569                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 181643.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 206421.343340                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 206414.343569                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5694                       # number of writebacks
system.l21.writebacks::total                     5694                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        46004                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           46017                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        46004                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            46017                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        46004                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           46017                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1579375                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6727972521                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6729551896                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1579375                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6727972521                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6729551896                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1579375                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6727972521                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6729551896                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.605459                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.605527                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.605459                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.605527                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.605459                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.605527                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 121490.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146247.555017                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 146240.561010                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 121490.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 146247.555017                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 146240.561010                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 121490.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 146247.555017                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 146240.561010                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.867211                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011862105                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849839.314442                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.867211                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015813                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876390                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11854455                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11854455                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11854455                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11854455                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11854455                       # number of overall hits
system.cpu0.icache.overall_hits::total       11854455                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2203247                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2203247                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2203247                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2203247                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2203247                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2203247                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11854466                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11854466                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11854466                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11854466                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11854466                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11854466                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 200295.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 200295.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 200295.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 200295.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 200295.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 200295.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1932599                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1932599                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1932599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1932599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1932599                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1932599                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 193259.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 193259.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 193259.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 193259.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 193259.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 193259.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97395                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190995473                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97651                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1955.898793                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.599842                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.400158                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916406                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083594                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10410206                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10410206                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677222                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677222                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17472                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17472                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18087428                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18087428                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18087428                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18087428                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402696                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402696                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402786                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402786                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402786                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402786                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  53084783907                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  53084783907                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10641513                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10641513                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  53095425420                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  53095425420                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  53095425420                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  53095425420                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10812902                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10812902                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18490214                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18490214                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18490214                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18490214                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037242                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037242                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021784                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021784                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021784                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021784                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 131823.469583                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 131823.469583                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 118239.033333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 118239.033333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 131820.434226                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 131820.434226                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 131820.434226                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 131820.434226                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8732                       # number of writebacks
system.cpu0.dcache.writebacks::total             8732                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305301                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305301                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305391                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305391                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305391                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305391                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97395                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97395                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97395                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97395                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97395                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97395                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  13363719424                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13363719424                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  13363719424                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13363719424                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  13363719424                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13363719424                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005267                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005267                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005267                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005267                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 137211.555254                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 137211.555254                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 137211.555254                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 137211.555254                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 137211.555254                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 137211.555254                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997020                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017164316                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2071617.751527                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997020                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11994167                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11994167                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11994167                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11994167                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11994167                       # number of overall hits
system.cpu1.icache.overall_hits::total       11994167                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2804473                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2804473                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2804473                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2804473                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2804473                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2804473                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11994181                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11994181                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11994181                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11994181                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11994181                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11994181                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 200319.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 200319.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 200319.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 200319.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 200319.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 200319.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2469269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2469269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2469269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2469269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2469269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2469269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 189943.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 189943.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 189943.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 189943.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 189943.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 189943.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 75982                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180829097                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 76238                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2371.902424                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.244161                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.755839                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903298                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096702                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9740902                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9740902                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7229189                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7229189                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20043                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20043                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17094                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17094                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16970091                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16970091                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16970091                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16970091                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       185574                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       185574                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       185574                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        185574                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       185574                       # number of overall misses
system.cpu1.dcache.overall_misses::total       185574                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  29381221627                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  29381221627                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  29381221627                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  29381221627                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  29381221627                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  29381221627                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9926476                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9926476                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7229189                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7229189                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17094                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17094                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17155665                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17155665                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17155665                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17155665                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018695                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018695                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010817                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010817                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010817                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010817                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 158326.175148                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 158326.175148                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 158326.175148                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 158326.175148                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 158326.175148                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 158326.175148                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7855                       # number of writebacks
system.cpu1.dcache.writebacks::total             7855                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       109592                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       109592                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       109592                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       109592                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       109592                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       109592                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        75982                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        75982                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        75982                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        75982                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        75982                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        75982                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11845495956                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11845495956                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11845495956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11845495956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11845495956                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11845495956                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004429                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004429                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004429                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004429                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155898.712274                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 155898.712274                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 155898.712274                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 155898.712274                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 155898.712274                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 155898.712274                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
