Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: vending_machine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vending_machine.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vending_machine"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : vending_machine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/display_text.vhd" in Library work.
Architecture behavioral of Entity display_text is up to date.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/display_10base.vhd" in Library work.
Architecture decoder of Entity display_10base is up to date.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/clock_manager.vhd" in Library work.
Architecture structure of Entity clock_manager is up to date.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/input_sync.vhd" in Library work.
Architecture behavioral of Entity input_sync is up to date.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/vending_machine_cpu.vhd" in Library work.
Architecture behavioral of Entity vending_machine_cpu is up to date.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/display_manager.vhd" in Library work.
Architecture behavioral of Entity display_manager is up to date.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/serial_interface.vhd" in Library work.
Entity <serial_interface> compiled.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/vending_machine.vhd" in Library work.
Entity <vending_machine> compiled.
Entity <vending_machine> (Architecture <struct>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vending_machine> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <clock_manager> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <input_sync> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vending_machine_cpu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_manager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <serial_interface> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_text> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_10base> in library <work> (architecture <decoder>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vending_machine> in library <work> (Architecture <struct>).
    Set property "clock_signal = yes" for signal <clk> in unit <clock_manager>.
Entity <vending_machine> analyzed. Unit <vending_machine> generated.

Analyzing Entity <clock_manager> in library <work> (Architecture <structure>).
Entity <clock_manager> analyzed. Unit <clock_manager> generated.

Analyzing Entity <input_sync> in library <work> (Architecture <behavioral>).
Entity <input_sync> analyzed. Unit <input_sync> generated.

Analyzing Entity <vending_machine_cpu> in library <work> (Architecture <behavioral>).
Entity <vending_machine_cpu> analyzed. Unit <vending_machine_cpu> generated.

Analyzing Entity <display_manager> in library <work> (Architecture <behavioral>).
Entity <display_manager> analyzed. Unit <display_manager> generated.

Analyzing Entity <display_text> in library <work> (Architecture <behavioral>).
Entity <display_text> analyzed. Unit <display_text> generated.

Analyzing Entity <display_10base> in library <work> (Architecture <decoder>).
Entity <display_10base> analyzed. Unit <display_10base> generated.

Analyzing Entity <serial_interface> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <tx> in unit <serial_interface> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock_manager>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/clock_manager.vhd".
    Found 16-bit up counter for signal <count_present>.
    Summary:
	inferred   1 Counter(s).
Unit <clock_manager> synthesized.


Synthesizing Unit <input_sync>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/input_sync.vhd".
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <buy>.
    Found 6-bit register for signal <price>.
    Found 1-bit register for signal <coin2>.
    Found 1-bit register for signal <coin5>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <input_sync> synthesized.


Synthesizing Unit <vending_machine_cpu>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/vending_machine_cpu.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | default_state                                  |
    | Power Up State     | default_state                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <add_mux>.
    Found 8-bit comparator less for signal <current_state$cmp_lt0000> created at line 49.
    Found 7-bit register for signal <sum_val>.
    Found 8-bit register for signal <sum_val_new>.
    Found 7-bit adder for signal <sum_val_temp$addsub0000> created at line 123.
    Found 7-bit comparator greater for signal <sum_val_temp$cmp_gt0000> created at line 123.
    Found 8-bit addsub for signal <sum_val_temp$share0000> created at line 120.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <vending_machine_cpu> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/serial_interface.vhd".
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 11                                             |
    | Inputs             | 0                                              |
    | Outputs            | 1                                              |
    | Clock              | clk_50                    (rising_edge)        |
    | Clock enable       | serial_enable             (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | state_idle                                     |
    | Power Up State     | state_idle                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <cnt$addsub0000> created at line 46.
    Found 10-bit register for signal <cnt_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <display_text>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/display_text.vhd".
    Found finite state machine <FSM_2> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 29                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | display_enable            (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | state0                                         |
    | Power Up State     | state0                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-of-4 decoder for signal <digit_select>.
    Found 8-bit 4-to-1 multiplexer for signal <seven_segment>.
    Found 8-bit adder for signal <cnt$addsub0000> created at line 62.
    Found 8-bit register for signal <cnt_reg>.
    Found 2-bit up counter for signal <segment_selector>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <display_text> synthesized.


Synthesizing Unit <display_10base>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/display_10base.vhd".
WARNING:Xst:646 - Signal <digit2<6:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <digit0<5:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x8-bit ROM for signal <seven_segment>.
    Found 1-of-4 decoder for signal <digit_select>.
    Found 8-bit comparator greatequal for signal <coin_subtract$cmp_ge0000> created at line 45.
    Found 8-bit comparator greatequal for signal <coin_subtract$cmp_ge0001> created at line 47.
    Found 8-bit comparator greatequal for signal <coin_subtract$cmp_ge0002> created at line 50.
    Found 8-bit comparator greatequal for signal <coin_subtract$cmp_ge0003> created at line 53.
    Found 8-bit comparator greatequal for signal <coin_subtract$cmp_ge0004> created at line 56.
    Found 8-bit comparator greatequal for signal <coin_subtract$cmp_ge0005> created at line 59.
    Found 8-bit comparator greatequal for signal <coin_subtract$cmp_ge0006> created at line 62.
    Found 8-bit comparator greatequal for signal <coin_subtract$cmp_ge0007> created at line 65.
    Found 8-bit comparator greatequal for signal <coin_subtract$cmp_ge0008> created at line 68.
    Found 6-bit subtractor for signal <digit0>.
    Found 7-bit subtractor for signal <digit2>.
    Found 4-bit 4-to-1 multiplexer for signal <digit_temp>.
    Found 7-bit comparator greatequal for signal <price_subtract$cmp_ge0000> created at line 81.
    Found 7-bit comparator greatequal for signal <price_subtract$cmp_ge0001> created at line 83.
    Found 7-bit comparator greatequal for signal <price_subtract$cmp_ge0002> created at line 86.
    Found 7-bit comparator greatequal for signal <price_subtract$cmp_ge0003> created at line 89.
    Found 7-bit comparator greatequal for signal <price_subtract$cmp_ge0004> created at line 92.
    Found 7-bit comparator greatequal for signal <price_subtract$cmp_ge0005> created at line 95.
    Found 2-bit up counter for signal <selector>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   2 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <display_10base> synthesized.


Synthesizing Unit <display_manager>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/display_manager.vhd".
Unit <display_manager> synthesized.


Synthesizing Unit <vending_machine>.
    Related source file is "C:/Users/Lauszus/Documents/GitHub/Basys2/VendingMachine/src/vending_machine.vhd".
WARNING:Xst:646 - Signal <outputBufer> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <vending_machine> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 2-bit up counter                                      : 2
# Registers                                            : 9
 1-bit register                                        : 4
 10-bit register                                       : 1
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 17
 7-bit comparator greatequal                           : 6
 7-bit comparator greater                              : 1
 8-bit comparator greatequal                           : 9
 8-bit comparator less                                 : 1
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 2
 1-of-4 decoder                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Inst_display_manager/Inst_display_text/current_state/FSM> on signal <current_state[1:10]> with one-hot encoding.
---------------------------
 State       | Encoding
---------------------------
 state0      | 0000000001
 state1      | 0000000100
 state2      | 0000001000
 state3      | 0000010000
 state4      | 0000100000
 state5      | 0001000000
 state6      | 0010000000
 state7      | 0100000000
 state8      | 1000000000
 error_state | 0000000010
---------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Inst_serial_interface/current_state/FSM> on signal <current_state[1:4]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 state_idle  | 0000
 state_start | 0001
 state0      | 0010
 state1      | 0011
 state2      | 0100
 state3      | 0101
 state4      | 0110
 state5      | 0111
 state6      | 1000
 state7      | 1001
 state_stop  | 1010
-------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_vending_machine_cpu/current_state/FSM> on signal <current_state[1:3]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 default_state     | 000
 coin2_state       | 001
 coin5_state       | 011
 wait_coin_state   | 110
 release_can_state | 100
 calc_state        | 111
 buy_state         | 010
 alarm_state       | 101
-------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 1
 4-bit subtractor                                      : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 2-bit up counter                                      : 2
# Registers                                            : 43
 Flip-Flops                                            : 43
# Comparators                                          : 17
 7-bit comparator greatequal                           : 6
 7-bit comparator greater                              : 1
 8-bit comparator greatequal                           : 9
 8-bit comparator less                                 : 1
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 2
 1-of-4 decoder                                        : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <serial_interface> on signal <tx>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <Inst_serial_interface/current_state/FSM_Out0> is assigned to logic
   Signal <Inst_serial_interface/tx> in Unit <serial_interface> is assigned to VCC


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.26 secs
 
--> 

Total memory usage is 259468 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

