/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module SimpleFSM3synchronousReset(clk, in, reset, out);
  input clk;
  wire clk;
  input in;
  wire in;
  input reset;
  wire reset;
  output out;
  wire out;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [5:0] _08_;
  wire [5:0] _09_;
  wire [2:0] _10_;
  wire [1:0] _11_;
  wire _12_;
  wire _13_;
  wire [1:0] next_state;
  reg [1:0] state;
  always @(posedge clk)
    if (reset) state[0] <= 1'h0;
    else state[0] <= next_state[0];
  always @(posedge clk)
    if (reset) state[1] <= 1'h0;
    else state[1] <= next_state[1];
  assign _00_ = ~state[1];
  assign _01_ = ~state[0];
  assign _09_[4] = in & _10_[2];
  assign _09_[2] = in & _10_[1];
  assign _09_[0] = in & _10_[0];
  assign _09_[1] = _08_[1] & _10_[0];
  assign _05_ = _01_ | _00_;
  assign _06_ = state[0] | _00_;
  assign _07_ = _01_ | state[1];
  assign _11_[1] = _09_[1] | _09_[2];
  assign _02_ = _09_[0] | _09_[2];
  assign _11_[0] = _02_ | _09_[4];
  assign _03_ = _10_[0] | _10_[1];
  assign _13_ = _03_ | _10_[2];
  assign _10_[0] = out | _12_;
  assign _04_ = state[0] | state[1];
  assign out = ~_05_;
  assign _10_[1] = ~_06_;
  assign _12_ = ~_07_;
  assign _10_[2] = ~_04_;
  assign _08_[1] = ~in;
  assign next_state[0] = _13_ ? _11_[0] : 1'hx;
  assign next_state[1] = _13_ ? _11_[1] : 1'hx;
  assign { _08_[5:2], _08_[0] } = { 1'h0, in, in, in, in };
  assign { _09_[5], _09_[3] } = { 1'h0, _09_[2] };
endmodule
