begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===-- X86InstrTablesInfo.h - X86 Instruction Tables -----------*- C++ -*-===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file contains related X86 Instruction Information Tables.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|LLVM_LIB_TARGET_X86_X86INSTRTABLESINFO_H
end_ifndef

begin_define
define|#
directive|define
name|LLVM_LIB_TARGET_X86_X86INSTRTABLESINFO_H
end_define

begin_decl_stmt
name|using
name|namespace
name|llvm
decl_stmt|;
end_decl_stmt

begin_struct
struct|struct
name|X86EvexToVexCompressTableEntry
block|{
name|uint16_t
name|EvexOpcode
decl_stmt|;
name|uint16_t
name|VexOpcode
decl_stmt|;
block|}
struct|;
end_struct

begin_comment
comment|// X86 EVEX encoded instructions that have a VEX 128 encoding
end_comment

begin_comment
comment|// (table format:<EVEX opcode, VEX-128 opcode>).
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|X86EvexToVexCompressTableEntry
name|X86EvexToVex128CompressTable
index|[]
init|=
block|{
comment|// EVEX scalar with corresponding VEX.
block|{
name|X86
operator|::
name|Int_VCOMISDZrm
block|,
name|X86
operator|::
name|Int_VCOMISDrm
block|}
block|,
block|{
name|X86
operator|::
name|Int_VCOMISDZrr
block|,
name|X86
operator|::
name|Int_VCOMISDrr
block|}
block|,
block|{
name|X86
operator|::
name|Int_VCOMISSZrm
block|,
name|X86
operator|::
name|Int_VCOMISSrm
block|}
block|,
block|{
name|X86
operator|::
name|Int_VCOMISSZrr
block|,
name|X86
operator|::
name|Int_VCOMISSrr
block|}
block|,
block|{
name|X86
operator|::
name|Int_VUCOMISDZrm
block|,
name|X86
operator|::
name|Int_VUCOMISDrm
block|}
block|,
block|{
name|X86
operator|::
name|Int_VUCOMISDZrr
block|,
name|X86
operator|::
name|Int_VUCOMISDrr
block|}
block|,
block|{
name|X86
operator|::
name|Int_VUCOMISSZrm
block|,
name|X86
operator|::
name|Int_VUCOMISSrm
block|}
block|,
block|{
name|X86
operator|::
name|Int_VUCOMISSZrr
block|,
name|X86
operator|::
name|Int_VUCOMISSrr
block|}
block|,
block|{
name|X86
operator|::
name|VADDSDZrm
block|,
name|X86
operator|::
name|VADDSDrm
block|}
block|,
block|{
name|X86
operator|::
name|VADDSDZrm_Int
block|,
name|X86
operator|::
name|VADDSDrm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VADDSDZrr
block|,
name|X86
operator|::
name|VADDSDrr
block|}
block|,
block|{
name|X86
operator|::
name|VADDSDZrr_Int
block|,
name|X86
operator|::
name|VADDSDrr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VADDSSZrm
block|,
name|X86
operator|::
name|VADDSSrm
block|}
block|,
block|{
name|X86
operator|::
name|VADDSSZrm_Int
block|,
name|X86
operator|::
name|VADDSSrm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VADDSSZrr
block|,
name|X86
operator|::
name|VADDSSrr
block|}
block|,
block|{
name|X86
operator|::
name|VADDSSZrr_Int
block|,
name|X86
operator|::
name|VADDSSrr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VCOMISDZrm
block|,
name|X86
operator|::
name|VCOMISDrm
block|}
block|,
block|{
name|X86
operator|::
name|VCOMISDZrr
block|,
name|X86
operator|::
name|VCOMISDrr
block|}
block|,
block|{
name|X86
operator|::
name|VCOMISSZrm
block|,
name|X86
operator|::
name|VCOMISSrm
block|}
block|,
block|{
name|X86
operator|::
name|VCOMISSZrr
block|,
name|X86
operator|::
name|VCOMISSrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSD2SI64Zrm
block|,
name|X86
operator|::
name|VCVTSD2SI64rm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSD2SI64Zrr
block|,
name|X86
operator|::
name|VCVTSD2SI64rr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSD2SIZrm
block|,
name|X86
operator|::
name|VCVTSD2SIrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSD2SIZrr
block|,
name|X86
operator|::
name|VCVTSD2SIrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSD2SSZrm
block|,
name|X86
operator|::
name|VCVTSD2SSrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSD2SSZrr
block|,
name|X86
operator|::
name|VCVTSD2SSrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSI2SDZrm
block|,
name|X86
operator|::
name|VCVTSI2SDrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSI2SDZrm_Int
block|,
name|X86
operator|::
name|Int_VCVTSI2SDrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSI2SDZrr
block|,
name|X86
operator|::
name|VCVTSI2SDrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSI2SDZrr_Int
block|,
name|X86
operator|::
name|Int_VCVTSI2SDrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSI2SSZrm
block|,
name|X86
operator|::
name|VCVTSI2SSrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSI2SSZrm_Int
block|,
name|X86
operator|::
name|Int_VCVTSI2SSrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSI2SSZrr
block|,
name|X86
operator|::
name|VCVTSI2SSrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSI2SSZrr_Int
block|,
name|X86
operator|::
name|Int_VCVTSI2SSrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSS2SDZrm
block|,
name|X86
operator|::
name|VCVTSS2SDrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSS2SDZrr
block|,
name|X86
operator|::
name|VCVTSS2SDrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSS2SI64Zrm
block|,
name|X86
operator|::
name|VCVTSS2SI64rm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSS2SI64Zrr
block|,
name|X86
operator|::
name|VCVTSS2SI64rr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSS2SIZrm
block|,
name|X86
operator|::
name|VCVTSS2SIrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTSS2SIZrr
block|,
name|X86
operator|::
name|VCVTSS2SIrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTSD2SI64Zrm
block|,
name|X86
operator|::
name|VCVTTSD2SI64rm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTSD2SI64Zrm_Int
block|,
name|X86
operator|::
name|Int_VCVTTSD2SI64rm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTSD2SI64Zrr
block|,
name|X86
operator|::
name|VCVTTSD2SI64rr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTSD2SI64Zrr_Int
block|,
name|X86
operator|::
name|Int_VCVTTSD2SI64rr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTSD2SIZrm
block|,
name|X86
operator|::
name|VCVTTSD2SIrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTSD2SIZrm_Int
block|,
name|X86
operator|::
name|Int_VCVTTSD2SIrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTSD2SIZrr
block|,
name|X86
operator|::
name|VCVTTSD2SIrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTSD2SIZrr_Int
block|,
name|X86
operator|::
name|Int_VCVTTSD2SIrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTSS2SI64Zrm
block|,
name|X86
operator|::
name|VCVTTSS2SI64rm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTSS2SI64Zrm_Int
block|,
name|X86
operator|::
name|Int_VCVTTSS2SI64rm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTSS2SI64Zrr
block|,
name|X86
operator|::
name|VCVTTSS2SI64rr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTSS2SI64Zrr_Int
block|,
name|X86
operator|::
name|Int_VCVTTSS2SI64rr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTSS2SIZrm
block|,
name|X86
operator|::
name|VCVTTSS2SIrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTSS2SIZrm_Int
block|,
name|X86
operator|::
name|Int_VCVTTSS2SIrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTSS2SIZrr
block|,
name|X86
operator|::
name|VCVTTSS2SIrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTSS2SIZrr_Int
block|,
name|X86
operator|::
name|Int_VCVTTSS2SIrr
block|}
block|,
block|{
name|X86
operator|::
name|VDIVSDZrm
block|,
name|X86
operator|::
name|VDIVSDrm
block|}
block|,
block|{
name|X86
operator|::
name|VDIVSDZrm_Int
block|,
name|X86
operator|::
name|VDIVSDrm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VDIVSDZrr
block|,
name|X86
operator|::
name|VDIVSDrr
block|}
block|,
block|{
name|X86
operator|::
name|VDIVSDZrr_Int
block|,
name|X86
operator|::
name|VDIVSDrr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VDIVSSZrm
block|,
name|X86
operator|::
name|VDIVSSrm
block|}
block|,
block|{
name|X86
operator|::
name|VDIVSSZrm_Int
block|,
name|X86
operator|::
name|VDIVSSrm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VDIVSSZrr
block|,
name|X86
operator|::
name|VDIVSSrr
block|}
block|,
block|{
name|X86
operator|::
name|VDIVSSZrr_Int
block|,
name|X86
operator|::
name|VDIVSSrr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD132SDZm
block|,
name|X86
operator|::
name|VFMADD132SDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD132SDZm_Int
block|,
name|X86
operator|::
name|VFMADD132SDm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD132SDZr
block|,
name|X86
operator|::
name|VFMADD132SDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD132SDZr_Int
block|,
name|X86
operator|::
name|VFMADD132SDr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD132SSZm
block|,
name|X86
operator|::
name|VFMADD132SSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD132SSZm_Int
block|,
name|X86
operator|::
name|VFMADD132SSm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD132SSZr
block|,
name|X86
operator|::
name|VFMADD132SSr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD132SSZr_Int
block|,
name|X86
operator|::
name|VFMADD132SSr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD213SDZm
block|,
name|X86
operator|::
name|VFMADD213SDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD213SDZm_Int
block|,
name|X86
operator|::
name|VFMADD213SDm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD213SDZr
block|,
name|X86
operator|::
name|VFMADD213SDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD213SDZr_Int
block|,
name|X86
operator|::
name|VFMADD213SDr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD213SSZm
block|,
name|X86
operator|::
name|VFMADD213SSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD213SSZm_Int
block|,
name|X86
operator|::
name|VFMADD213SSm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD213SSZr
block|,
name|X86
operator|::
name|VFMADD213SSr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD213SSZr_Int
block|,
name|X86
operator|::
name|VFMADD213SSr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD231SDZm
block|,
name|X86
operator|::
name|VFMADD231SDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD231SDZm_Int
block|,
name|X86
operator|::
name|VFMADD231SDm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD231SDZr
block|,
name|X86
operator|::
name|VFMADD231SDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD231SDZr_Int
block|,
name|X86
operator|::
name|VFMADD231SDr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD231SSZm
block|,
name|X86
operator|::
name|VFMADD231SSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD231SSZm_Int
block|,
name|X86
operator|::
name|VFMADD231SSm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD231SSZr
block|,
name|X86
operator|::
name|VFMADD231SSr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD231SSZr_Int
block|,
name|X86
operator|::
name|VFMADD231SSr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB132SDZm
block|,
name|X86
operator|::
name|VFMSUB132SDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB132SDZm_Int
block|,
name|X86
operator|::
name|VFMSUB132SDm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB132SDZr
block|,
name|X86
operator|::
name|VFMSUB132SDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB132SDZr_Int
block|,
name|X86
operator|::
name|VFMSUB132SDr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB132SSZm
block|,
name|X86
operator|::
name|VFMSUB132SSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB132SSZm_Int
block|,
name|X86
operator|::
name|VFMSUB132SSm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB132SSZr
block|,
name|X86
operator|::
name|VFMSUB132SSr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB132SSZr_Int
block|,
name|X86
operator|::
name|VFMSUB132SSr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB213SDZm
block|,
name|X86
operator|::
name|VFMSUB213SDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB213SDZm_Int
block|,
name|X86
operator|::
name|VFMSUB213SDm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB213SDZr
block|,
name|X86
operator|::
name|VFMSUB213SDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB213SDZr_Int
block|,
name|X86
operator|::
name|VFMSUB213SDr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB213SSZm
block|,
name|X86
operator|::
name|VFMSUB213SSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB213SSZm_Int
block|,
name|X86
operator|::
name|VFMSUB213SSm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB213SSZr
block|,
name|X86
operator|::
name|VFMSUB213SSr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB213SSZr_Int
block|,
name|X86
operator|::
name|VFMSUB213SSr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB231SDZm
block|,
name|X86
operator|::
name|VFMSUB231SDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB231SDZm_Int
block|,
name|X86
operator|::
name|VFMSUB231SDm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB231SDZr
block|,
name|X86
operator|::
name|VFMSUB231SDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB231SDZr_Int
block|,
name|X86
operator|::
name|VFMSUB231SDr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB231SSZm
block|,
name|X86
operator|::
name|VFMSUB231SSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB231SSZm_Int
block|,
name|X86
operator|::
name|VFMSUB231SSm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB231SSZr
block|,
name|X86
operator|::
name|VFMSUB231SSr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB231SSZr_Int
block|,
name|X86
operator|::
name|VFMSUB231SSr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD132SDZm
block|,
name|X86
operator|::
name|VFNMADD132SDm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD132SDZm_Int
block|,
name|X86
operator|::
name|VFNMADD132SDm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD132SDZr
block|,
name|X86
operator|::
name|VFNMADD132SDr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD132SDZr_Int
block|,
name|X86
operator|::
name|VFNMADD132SDr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD132SSZm
block|,
name|X86
operator|::
name|VFNMADD132SSm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD132SSZm_Int
block|,
name|X86
operator|::
name|VFNMADD132SSm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD132SSZr
block|,
name|X86
operator|::
name|VFNMADD132SSr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD132SSZr_Int
block|,
name|X86
operator|::
name|VFNMADD132SSr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD213SDZm
block|,
name|X86
operator|::
name|VFNMADD213SDm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD213SDZm_Int
block|,
name|X86
operator|::
name|VFNMADD213SDm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD213SDZr
block|,
name|X86
operator|::
name|VFNMADD213SDr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD213SDZr_Int
block|,
name|X86
operator|::
name|VFNMADD213SDr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD213SSZm
block|,
name|X86
operator|::
name|VFNMADD213SSm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD213SSZm_Int
block|,
name|X86
operator|::
name|VFNMADD213SSm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD213SSZr
block|,
name|X86
operator|::
name|VFNMADD213SSr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD213SSZr_Int
block|,
name|X86
operator|::
name|VFNMADD213SSr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD231SDZm
block|,
name|X86
operator|::
name|VFNMADD231SDm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD231SDZm_Int
block|,
name|X86
operator|::
name|VFNMADD231SDm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD231SDZr
block|,
name|X86
operator|::
name|VFNMADD231SDr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD231SDZr_Int
block|,
name|X86
operator|::
name|VFNMADD231SDr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD231SSZm
block|,
name|X86
operator|::
name|VFNMADD231SSm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD231SSZm_Int
block|,
name|X86
operator|::
name|VFNMADD231SSm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD231SSZr
block|,
name|X86
operator|::
name|VFNMADD231SSr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD231SSZr_Int
block|,
name|X86
operator|::
name|VFNMADD231SSr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB132SDZm
block|,
name|X86
operator|::
name|VFNMSUB132SDm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB132SDZm_Int
block|,
name|X86
operator|::
name|VFNMSUB132SDm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB132SDZr
block|,
name|X86
operator|::
name|VFNMSUB132SDr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB132SDZr_Int
block|,
name|X86
operator|::
name|VFNMSUB132SDr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB132SSZm
block|,
name|X86
operator|::
name|VFNMSUB132SSm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB132SSZm_Int
block|,
name|X86
operator|::
name|VFNMSUB132SSm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB132SSZr
block|,
name|X86
operator|::
name|VFNMSUB132SSr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB132SSZr_Int
block|,
name|X86
operator|::
name|VFNMSUB132SSr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB213SDZm
block|,
name|X86
operator|::
name|VFNMSUB213SDm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB213SDZm_Int
block|,
name|X86
operator|::
name|VFNMSUB213SDm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB213SDZr
block|,
name|X86
operator|::
name|VFNMSUB213SDr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB213SDZr_Int
block|,
name|X86
operator|::
name|VFNMSUB213SDr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB213SSZm
block|,
name|X86
operator|::
name|VFNMSUB213SSm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB213SSZm_Int
block|,
name|X86
operator|::
name|VFNMSUB213SSm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB213SSZr
block|,
name|X86
operator|::
name|VFNMSUB213SSr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB213SSZr_Int
block|,
name|X86
operator|::
name|VFNMSUB213SSr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB231SDZm
block|,
name|X86
operator|::
name|VFNMSUB231SDm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB231SDZm_Int
block|,
name|X86
operator|::
name|VFNMSUB231SDm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB231SDZr
block|,
name|X86
operator|::
name|VFNMSUB231SDr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB231SDZr_Int
block|,
name|X86
operator|::
name|VFNMSUB231SDr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB231SSZm
block|,
name|X86
operator|::
name|VFNMSUB231SSm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB231SSZm_Int
block|,
name|X86
operator|::
name|VFNMSUB231SSm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB231SSZr
block|,
name|X86
operator|::
name|VFNMSUB231SSr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB231SSZr_Int
block|,
name|X86
operator|::
name|VFNMSUB231SSr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VMAXCSDZrm
block|,
name|X86
operator|::
name|VMAXCSDrm
block|}
block|,
block|{
name|X86
operator|::
name|VMAXCSDZrr
block|,
name|X86
operator|::
name|VMAXCSDrr
block|}
block|,
block|{
name|X86
operator|::
name|VMAXCSSZrm
block|,
name|X86
operator|::
name|VMAXCSSrm
block|}
block|,
block|{
name|X86
operator|::
name|VMAXCSSZrr
block|,
name|X86
operator|::
name|VMAXCSSrr
block|}
block|,
block|{
name|X86
operator|::
name|VMAXSDZrm
block|,
name|X86
operator|::
name|VMAXSDrm
block|}
block|,
block|{
name|X86
operator|::
name|VMAXSDZrm_Int
block|,
name|X86
operator|::
name|VMAXSDrm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VMAXSDZrr
block|,
name|X86
operator|::
name|VMAXSDrr
block|}
block|,
block|{
name|X86
operator|::
name|VMAXSDZrr_Int
block|,
name|X86
operator|::
name|VMAXSDrr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VMAXSSZrm
block|,
name|X86
operator|::
name|VMAXSSrm
block|}
block|,
block|{
name|X86
operator|::
name|VMAXSSZrm_Int
block|,
name|X86
operator|::
name|VMAXSSrm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VMAXSSZrr
block|,
name|X86
operator|::
name|VMAXSSrr
block|}
block|,
block|{
name|X86
operator|::
name|VMAXSSZrr_Int
block|,
name|X86
operator|::
name|VMAXSSrr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VMINCSDZrm
block|,
name|X86
operator|::
name|VMINCSDrm
block|}
block|,
block|{
name|X86
operator|::
name|VMINCSDZrr
block|,
name|X86
operator|::
name|VMINCSDrr
block|}
block|,
block|{
name|X86
operator|::
name|VMINCSSZrm
block|,
name|X86
operator|::
name|VMINCSSrm
block|}
block|,
block|{
name|X86
operator|::
name|VMINCSSZrr
block|,
name|X86
operator|::
name|VMINCSSrr
block|}
block|,
block|{
name|X86
operator|::
name|VMINSDZrm
block|,
name|X86
operator|::
name|VMINSDrm
block|}
block|,
block|{
name|X86
operator|::
name|VMINSDZrm_Int
block|,
name|X86
operator|::
name|VMINSDrm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VMINSDZrr
block|,
name|X86
operator|::
name|VMINSDrr
block|}
block|,
block|{
name|X86
operator|::
name|VMINSDZrr_Int
block|,
name|X86
operator|::
name|VMINSDrr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VMINSSZrm
block|,
name|X86
operator|::
name|VMINSSrm
block|}
block|,
block|{
name|X86
operator|::
name|VMINSSZrm_Int
block|,
name|X86
operator|::
name|VMINSSrm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VMINSSZrr
block|,
name|X86
operator|::
name|VMINSSrr
block|}
block|,
block|{
name|X86
operator|::
name|VMINSSZrr_Int
block|,
name|X86
operator|::
name|VMINSSrr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VMOV64toSDZrr
block|,
name|X86
operator|::
name|VMOV64toSDrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDI2SSZrm
block|,
name|X86
operator|::
name|VMOVDI2SSrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDI2SSZrr
block|,
name|X86
operator|::
name|VMOVDI2SSrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVSDZmr
block|,
name|X86
operator|::
name|VMOVSDmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVSDZrm
block|,
name|X86
operator|::
name|VMOVSDrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVSDZrr
block|,
name|X86
operator|::
name|VMOVSDrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVSSZmr
block|,
name|X86
operator|::
name|VMOVSSmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVSSZrm
block|,
name|X86
operator|::
name|VMOVSSrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVSSZrr
block|,
name|X86
operator|::
name|VMOVSSrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVSSZrr_REV
block|,
name|X86
operator|::
name|VMOVSSrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMULSDZrm
block|,
name|X86
operator|::
name|VMULSDrm
block|}
block|,
block|{
name|X86
operator|::
name|VMULSDZrm_Int
block|,
name|X86
operator|::
name|VMULSDrm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VMULSDZrr
block|,
name|X86
operator|::
name|VMULSDrr
block|}
block|,
block|{
name|X86
operator|::
name|VMULSDZrr_Int
block|,
name|X86
operator|::
name|VMULSDrr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VMULSSZrm
block|,
name|X86
operator|::
name|VMULSSrm
block|}
block|,
block|{
name|X86
operator|::
name|VMULSSZrm_Int
block|,
name|X86
operator|::
name|VMULSSrm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VMULSSZrr
block|,
name|X86
operator|::
name|VMULSSrr
block|}
block|,
block|{
name|X86
operator|::
name|VMULSSZrr_Int
block|,
name|X86
operator|::
name|VMULSSrr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VSQRTSDZm
block|,
name|X86
operator|::
name|VSQRTSDm
block|}
block|,
block|{
name|X86
operator|::
name|VSQRTSDZm_Int
block|,
name|X86
operator|::
name|VSQRTSDm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VSQRTSDZr
block|,
name|X86
operator|::
name|VSQRTSDr
block|}
block|,
block|{
name|X86
operator|::
name|VSQRTSDZr_Int
block|,
name|X86
operator|::
name|VSQRTSDr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VSQRTSSZm
block|,
name|X86
operator|::
name|VSQRTSSm
block|}
block|,
block|{
name|X86
operator|::
name|VSQRTSSZm_Int
block|,
name|X86
operator|::
name|VSQRTSSm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VSQRTSSZr
block|,
name|X86
operator|::
name|VSQRTSSr
block|}
block|,
block|{
name|X86
operator|::
name|VSQRTSSZr_Int
block|,
name|X86
operator|::
name|VSQRTSSr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VSUBSDZrm
block|,
name|X86
operator|::
name|VSUBSDrm
block|}
block|,
block|{
name|X86
operator|::
name|VSUBSDZrm_Int
block|,
name|X86
operator|::
name|VSUBSDrm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VSUBSDZrr
block|,
name|X86
operator|::
name|VSUBSDrr
block|}
block|,
block|{
name|X86
operator|::
name|VSUBSDZrr_Int
block|,
name|X86
operator|::
name|VSUBSDrr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VSUBSSZrm
block|,
name|X86
operator|::
name|VSUBSSrm
block|}
block|,
block|{
name|X86
operator|::
name|VSUBSSZrm_Int
block|,
name|X86
operator|::
name|VSUBSSrm_Int
block|}
block|,
block|{
name|X86
operator|::
name|VSUBSSZrr
block|,
name|X86
operator|::
name|VSUBSSrr
block|}
block|,
block|{
name|X86
operator|::
name|VSUBSSZrr_Int
block|,
name|X86
operator|::
name|VSUBSSrr_Int
block|}
block|,
block|{
name|X86
operator|::
name|VUCOMISDZrm
block|,
name|X86
operator|::
name|VUCOMISDrm
block|}
block|,
block|{
name|X86
operator|::
name|VUCOMISDZrr
block|,
name|X86
operator|::
name|VUCOMISDrr
block|}
block|,
block|{
name|X86
operator|::
name|VUCOMISSZrm
block|,
name|X86
operator|::
name|VUCOMISSrm
block|}
block|,
block|{
name|X86
operator|::
name|VUCOMISSZrr
block|,
name|X86
operator|::
name|VUCOMISSrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOV64toPQIZrr
block|,
name|X86
operator|::
name|VMOV64toPQIrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOV64toSDZrr
block|,
name|X86
operator|::
name|VMOV64toSDrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDI2PDIZrm
block|,
name|X86
operator|::
name|VMOVDI2PDIrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDI2PDIZrr
block|,
name|X86
operator|::
name|VMOVDI2PDIrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVLHPSZrr
block|,
name|X86
operator|::
name|VMOVLHPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVHLPSZrr
block|,
name|X86
operator|::
name|VMOVHLPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVPDI2DIZmr
block|,
name|X86
operator|::
name|VMOVPDI2DImr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVPDI2DIZrr
block|,
name|X86
operator|::
name|VMOVPDI2DIrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVPQI2QIZmr
block|,
name|X86
operator|::
name|VMOVPQI2QImr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVPQIto64Zrr
block|,
name|X86
operator|::
name|VMOVPQIto64rr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVQI2PQIZrm
block|,
name|X86
operator|::
name|VMOVQI2PQIrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVZPQILo2PQIZrr
block|,
name|X86
operator|::
name|VMOVZPQILo2PQIrr
block|}
block|,
block|{
name|X86
operator|::
name|VPEXTRBZmr
block|,
name|X86
operator|::
name|VPEXTRBmr
block|}
block|,
block|{
name|X86
operator|::
name|VPEXTRBZrr
block|,
name|X86
operator|::
name|VPEXTRBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPEXTRDZmr
block|,
name|X86
operator|::
name|VPEXTRDmr
block|}
block|,
block|{
name|X86
operator|::
name|VPEXTRDZrr
block|,
name|X86
operator|::
name|VPEXTRDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPEXTRQZmr
block|,
name|X86
operator|::
name|VPEXTRQmr
block|}
block|,
block|{
name|X86
operator|::
name|VPEXTRQZrr
block|,
name|X86
operator|::
name|VPEXTRQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPEXTRWZmr
block|,
name|X86
operator|::
name|VPEXTRWmr
block|}
block|,
block|{
name|X86
operator|::
name|VPEXTRWZrr
block|,
name|X86
operator|::
name|VPEXTRWri
block|}
block|,
block|{
name|X86
operator|::
name|VPINSRBZrm
block|,
name|X86
operator|::
name|VPINSRBrm
block|}
block|,
block|{
name|X86
operator|::
name|VPINSRBZrr
block|,
name|X86
operator|::
name|VPINSRBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPINSRDZrm
block|,
name|X86
operator|::
name|VPINSRDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPINSRDZrr
block|,
name|X86
operator|::
name|VPINSRDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPINSRQZrm
block|,
name|X86
operator|::
name|VPINSRQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPINSRQZrr
block|,
name|X86
operator|::
name|VPINSRQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPINSRWZrm
block|,
name|X86
operator|::
name|VPINSRWrmi
block|}
block|,
block|{
name|X86
operator|::
name|VPINSRWZrr
block|,
name|X86
operator|::
name|VPINSRWrri
block|}
block|,
comment|// EVEX 128 with corresponding VEX.
block|{
name|X86
operator|::
name|VADDPDZ128rm
block|,
name|X86
operator|::
name|VADDPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VADDPDZ128rr
block|,
name|X86
operator|::
name|VADDPDrr
block|}
block|,
block|{
name|X86
operator|::
name|VADDPSZ128rm
block|,
name|X86
operator|::
name|VADDPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VADDPSZ128rr
block|,
name|X86
operator|::
name|VADDPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VANDNPDZ128rm
block|,
name|X86
operator|::
name|VANDNPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VANDNPDZ128rr
block|,
name|X86
operator|::
name|VANDNPDrr
block|}
block|,
block|{
name|X86
operator|::
name|VANDNPSZ128rm
block|,
name|X86
operator|::
name|VANDNPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VANDNPSZ128rr
block|,
name|X86
operator|::
name|VANDNPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VANDPDZ128rm
block|,
name|X86
operator|::
name|VANDPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VANDPDZ128rr
block|,
name|X86
operator|::
name|VANDPDrr
block|}
block|,
block|{
name|X86
operator|::
name|VANDPSZ128rm
block|,
name|X86
operator|::
name|VANDPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VANDPSZ128rr
block|,
name|X86
operator|::
name|VANDPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VBROADCASTSSZ128m
block|,
name|X86
operator|::
name|VBROADCASTSSrm
block|}
block|,
block|{
name|X86
operator|::
name|VBROADCASTSSZ128r
block|,
name|X86
operator|::
name|VBROADCASTSSrr
block|}
block|,
block|{
name|X86
operator|::
name|VBROADCASTSSZ128r_s
block|,
name|X86
operator|::
name|VBROADCASTSSrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTDQ2PDZ128rm
block|,
name|X86
operator|::
name|VCVTDQ2PDrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTDQ2PDZ128rr
block|,
name|X86
operator|::
name|VCVTDQ2PDrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTDQ2PSZ128rm
block|,
name|X86
operator|::
name|VCVTDQ2PSrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTDQ2PSZ128rr
block|,
name|X86
operator|::
name|VCVTDQ2PSrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPD2DQZ128rm
block|,
name|X86
operator|::
name|VCVTPD2DQrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPD2DQZ128rr
block|,
name|X86
operator|::
name|VCVTPD2DQrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPD2PSZ128rm
block|,
name|X86
operator|::
name|VCVTPD2PSrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPD2PSZ128rr
block|,
name|X86
operator|::
name|VCVTPD2PSrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPH2PSZ128rm
block|,
name|X86
operator|::
name|VCVTPH2PSrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPH2PSZ128rr
block|,
name|X86
operator|::
name|VCVTPH2PSrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPS2DQZ128rm
block|,
name|X86
operator|::
name|VCVTPS2DQrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPS2DQZ128rr
block|,
name|X86
operator|::
name|VCVTPS2DQrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPS2PDZ128rm
block|,
name|X86
operator|::
name|VCVTPS2PDrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPS2PDZ128rr
block|,
name|X86
operator|::
name|VCVTPS2PDrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPS2PHZ128mr
block|,
name|X86
operator|::
name|VCVTPS2PHmr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPS2PHZ128rr
block|,
name|X86
operator|::
name|VCVTPS2PHrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTPD2DQZ128rm
block|,
name|X86
operator|::
name|VCVTTPD2DQrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTPD2DQZ128rr
block|,
name|X86
operator|::
name|VCVTTPD2DQrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTPS2DQZ128rm
block|,
name|X86
operator|::
name|VCVTTPS2DQrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTPS2DQZ128rr
block|,
name|X86
operator|::
name|VCVTTPS2DQrr
block|}
block|,
block|{
name|X86
operator|::
name|VDIVPDZ128rm
block|,
name|X86
operator|::
name|VDIVPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VDIVPDZ128rr
block|,
name|X86
operator|::
name|VDIVPDrr
block|}
block|,
block|{
name|X86
operator|::
name|VDIVPSZ128rm
block|,
name|X86
operator|::
name|VDIVPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VDIVPSZ128rr
block|,
name|X86
operator|::
name|VDIVPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD132PDZ128m
block|,
name|X86
operator|::
name|VFMADD132PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD132PDZ128r
block|,
name|X86
operator|::
name|VFMADD132PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD132PSZ128m
block|,
name|X86
operator|::
name|VFMADD132PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD132PSZ128r
block|,
name|X86
operator|::
name|VFMADD132PSr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD213PDZ128m
block|,
name|X86
operator|::
name|VFMADD213PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD213PDZ128r
block|,
name|X86
operator|::
name|VFMADD213PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD213PSZ128m
block|,
name|X86
operator|::
name|VFMADD213PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD213PSZ128r
block|,
name|X86
operator|::
name|VFMADD213PSr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD231PDZ128m
block|,
name|X86
operator|::
name|VFMADD231PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD231PDZ128r
block|,
name|X86
operator|::
name|VFMADD231PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD231PSZ128m
block|,
name|X86
operator|::
name|VFMADD231PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD231PSZ128r
block|,
name|X86
operator|::
name|VFMADD231PSr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB132PDZ128m
block|,
name|X86
operator|::
name|VFMADDSUB132PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB132PDZ128r
block|,
name|X86
operator|::
name|VFMADDSUB132PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB132PSZ128m
block|,
name|X86
operator|::
name|VFMADDSUB132PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB132PSZ128r
block|,
name|X86
operator|::
name|VFMADDSUB132PSr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB213PDZ128m
block|,
name|X86
operator|::
name|VFMADDSUB213PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB213PDZ128r
block|,
name|X86
operator|::
name|VFMADDSUB213PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB213PSZ128m
block|,
name|X86
operator|::
name|VFMADDSUB213PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB213PSZ128r
block|,
name|X86
operator|::
name|VFMADDSUB213PSr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB231PDZ128m
block|,
name|X86
operator|::
name|VFMADDSUB231PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB231PDZ128r
block|,
name|X86
operator|::
name|VFMADDSUB231PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB231PSZ128m
block|,
name|X86
operator|::
name|VFMADDSUB231PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB231PSZ128r
block|,
name|X86
operator|::
name|VFMADDSUB231PSr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB132PDZ128m
block|,
name|X86
operator|::
name|VFMSUB132PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB132PDZ128r
block|,
name|X86
operator|::
name|VFMSUB132PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB132PSZ128m
block|,
name|X86
operator|::
name|VFMSUB132PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB132PSZ128r
block|,
name|X86
operator|::
name|VFMSUB132PSr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB213PDZ128m
block|,
name|X86
operator|::
name|VFMSUB213PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB213PDZ128r
block|,
name|X86
operator|::
name|VFMSUB213PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB213PSZ128m
block|,
name|X86
operator|::
name|VFMSUB213PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB213PSZ128r
block|,
name|X86
operator|::
name|VFMSUB213PSr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB231PDZ128m
block|,
name|X86
operator|::
name|VFMSUB231PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB231PDZ128r
block|,
name|X86
operator|::
name|VFMSUB231PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB231PSZ128m
block|,
name|X86
operator|::
name|VFMSUB231PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB231PSZ128r
block|,
name|X86
operator|::
name|VFMSUB231PSr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD132PDZ128m
block|,
name|X86
operator|::
name|VFMSUBADD132PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD132PDZ128r
block|,
name|X86
operator|::
name|VFMSUBADD132PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD132PSZ128m
block|,
name|X86
operator|::
name|VFMSUBADD132PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD132PSZ128r
block|,
name|X86
operator|::
name|VFMSUBADD132PSr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD213PDZ128m
block|,
name|X86
operator|::
name|VFMSUBADD213PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD213PDZ128r
block|,
name|X86
operator|::
name|VFMSUBADD213PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD213PSZ128m
block|,
name|X86
operator|::
name|VFMSUBADD213PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD213PSZ128r
block|,
name|X86
operator|::
name|VFMSUBADD213PSr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD231PDZ128m
block|,
name|X86
operator|::
name|VFMSUBADD231PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD231PDZ128r
block|,
name|X86
operator|::
name|VFMSUBADD231PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD231PSZ128m
block|,
name|X86
operator|::
name|VFMSUBADD231PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD231PSZ128r
block|,
name|X86
operator|::
name|VFMSUBADD231PSr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD132PDZ128m
block|,
name|X86
operator|::
name|VFNMADD132PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD132PDZ128r
block|,
name|X86
operator|::
name|VFNMADD132PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD132PSZ128m
block|,
name|X86
operator|::
name|VFNMADD132PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD132PSZ128r
block|,
name|X86
operator|::
name|VFNMADD132PSr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD213PDZ128m
block|,
name|X86
operator|::
name|VFNMADD213PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD213PDZ128r
block|,
name|X86
operator|::
name|VFNMADD213PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD213PSZ128m
block|,
name|X86
operator|::
name|VFNMADD213PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD213PSZ128r
block|,
name|X86
operator|::
name|VFNMADD213PSr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD231PDZ128m
block|,
name|X86
operator|::
name|VFNMADD231PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD231PDZ128r
block|,
name|X86
operator|::
name|VFNMADD231PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD231PSZ128m
block|,
name|X86
operator|::
name|VFNMADD231PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD231PSZ128r
block|,
name|X86
operator|::
name|VFNMADD231PSr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB132PDZ128m
block|,
name|X86
operator|::
name|VFNMSUB132PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB132PDZ128r
block|,
name|X86
operator|::
name|VFNMSUB132PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB132PSZ128m
block|,
name|X86
operator|::
name|VFNMSUB132PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB132PSZ128r
block|,
name|X86
operator|::
name|VFNMSUB132PSr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB213PDZ128m
block|,
name|X86
operator|::
name|VFNMSUB213PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB213PDZ128r
block|,
name|X86
operator|::
name|VFNMSUB213PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB213PSZ128m
block|,
name|X86
operator|::
name|VFNMSUB213PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB213PSZ128r
block|,
name|X86
operator|::
name|VFNMSUB213PSr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB231PDZ128m
block|,
name|X86
operator|::
name|VFNMSUB231PDm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB231PDZ128r
block|,
name|X86
operator|::
name|VFNMSUB231PDr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB231PSZ128m
block|,
name|X86
operator|::
name|VFNMSUB231PSm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB231PSZ128r
block|,
name|X86
operator|::
name|VFNMSUB231PSr
block|}
block|,
block|{
name|X86
operator|::
name|VMAXCPDZ128rm
block|,
name|X86
operator|::
name|VMAXCPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VMAXCPDZ128rr
block|,
name|X86
operator|::
name|VMAXCPDrr
block|}
block|,
block|{
name|X86
operator|::
name|VMAXCPSZ128rm
block|,
name|X86
operator|::
name|VMAXCPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VMAXCPSZ128rr
block|,
name|X86
operator|::
name|VMAXCPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VMAXPDZ128rm
block|,
name|X86
operator|::
name|VMAXPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VMAXPDZ128rr
block|,
name|X86
operator|::
name|VMAXPDrr
block|}
block|,
block|{
name|X86
operator|::
name|VMAXPSZ128rm
block|,
name|X86
operator|::
name|VMAXPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VMAXPSZ128rr
block|,
name|X86
operator|::
name|VMAXPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VMINCPDZ128rm
block|,
name|X86
operator|::
name|VMINCPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VMINCPDZ128rr
block|,
name|X86
operator|::
name|VMINCPDrr
block|}
block|,
block|{
name|X86
operator|::
name|VMINCPSZ128rm
block|,
name|X86
operator|::
name|VMINCPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VMINCPSZ128rr
block|,
name|X86
operator|::
name|VMINCPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VMINPDZ128rm
block|,
name|X86
operator|::
name|VMINPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VMINPDZ128rr
block|,
name|X86
operator|::
name|VMINPDrr
block|}
block|,
block|{
name|X86
operator|::
name|VMINPSZ128rm
block|,
name|X86
operator|::
name|VMINPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VMINPSZ128rr
block|,
name|X86
operator|::
name|VMINPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVAPDZ128mr
block|,
name|X86
operator|::
name|VMOVAPDmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVAPDZ128rm
block|,
name|X86
operator|::
name|VMOVAPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVAPDZ128rr
block|,
name|X86
operator|::
name|VMOVAPDrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVAPDZ128rr_REV
block|,
name|X86
operator|::
name|VMOVAPDrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVAPSZ128mr
block|,
name|X86
operator|::
name|VMOVAPSmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVAPSZ128rm
block|,
name|X86
operator|::
name|VMOVAPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVAPSZ128rr
block|,
name|X86
operator|::
name|VMOVAPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVAPSZ128rr_REV
block|,
name|X86
operator|::
name|VMOVAPSrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDDUPZ128rm
block|,
name|X86
operator|::
name|VMOVDDUPrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDDUPZ128rr
block|,
name|X86
operator|::
name|VMOVDDUPrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQA32Z128mr
block|,
name|X86
operator|::
name|VMOVDQAmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQA32Z128rm
block|,
name|X86
operator|::
name|VMOVDQArm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQA32Z128rr
block|,
name|X86
operator|::
name|VMOVDQArr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQA32Z128rr_REV
block|,
name|X86
operator|::
name|VMOVDQArr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQA64Z128mr
block|,
name|X86
operator|::
name|VMOVDQAmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQA64Z128rm
block|,
name|X86
operator|::
name|VMOVDQArm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQA64Z128rr
block|,
name|X86
operator|::
name|VMOVDQArr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQA64Z128rr_REV
block|,
name|X86
operator|::
name|VMOVDQArr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU16Z128mr
block|,
name|X86
operator|::
name|VMOVDQUmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU16Z128rm
block|,
name|X86
operator|::
name|VMOVDQUrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU16Z128rr
block|,
name|X86
operator|::
name|VMOVDQUrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU16Z128rr_REV
block|,
name|X86
operator|::
name|VMOVDQUrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU32Z128mr
block|,
name|X86
operator|::
name|VMOVDQUmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU32Z128rm
block|,
name|X86
operator|::
name|VMOVDQUrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU32Z128rr
block|,
name|X86
operator|::
name|VMOVDQUrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU32Z128rr_REV
block|,
name|X86
operator|::
name|VMOVDQUrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU64Z128mr
block|,
name|X86
operator|::
name|VMOVDQUmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU64Z128rm
block|,
name|X86
operator|::
name|VMOVDQUrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU64Z128rr
block|,
name|X86
operator|::
name|VMOVDQUrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU64Z128rr_REV
block|,
name|X86
operator|::
name|VMOVDQUrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU8Z128mr
block|,
name|X86
operator|::
name|VMOVDQUmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU8Z128rm
block|,
name|X86
operator|::
name|VMOVDQUrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU8Z128rr
block|,
name|X86
operator|::
name|VMOVDQUrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU8Z128rr_REV
block|,
name|X86
operator|::
name|VMOVDQUrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVHPDZ128mr
block|,
name|X86
operator|::
name|VMOVHPDmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVHPDZ128rm
block|,
name|X86
operator|::
name|VMOVHPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVHPSZ128mr
block|,
name|X86
operator|::
name|VMOVHPSmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVHPSZ128rm
block|,
name|X86
operator|::
name|VMOVHPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVLPDZ128mr
block|,
name|X86
operator|::
name|VMOVLPDmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVLPDZ128rm
block|,
name|X86
operator|::
name|VMOVLPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVLPSZ128mr
block|,
name|X86
operator|::
name|VMOVLPSmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVLPSZ128rm
block|,
name|X86
operator|::
name|VMOVLPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVNTDQAZ128rm
block|,
name|X86
operator|::
name|VMOVNTDQArm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVNTDQZ128mr
block|,
name|X86
operator|::
name|VMOVNTDQmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVNTPDZ128mr
block|,
name|X86
operator|::
name|VMOVNTPDmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVNTPSZ128mr
block|,
name|X86
operator|::
name|VMOVNTPSmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVSHDUPZ128rm
block|,
name|X86
operator|::
name|VMOVSHDUPrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVSHDUPZ128rr
block|,
name|X86
operator|::
name|VMOVSHDUPrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVSLDUPZ128rm
block|,
name|X86
operator|::
name|VMOVSLDUPrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVSLDUPZ128rr
block|,
name|X86
operator|::
name|VMOVSLDUPrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVUPDZ128mr
block|,
name|X86
operator|::
name|VMOVUPDmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVUPDZ128rm
block|,
name|X86
operator|::
name|VMOVUPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVUPDZ128rr
block|,
name|X86
operator|::
name|VMOVUPDrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVUPDZ128rr_REV
block|,
name|X86
operator|::
name|VMOVUPDrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVUPSZ128mr
block|,
name|X86
operator|::
name|VMOVUPSmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVUPSZ128rm
block|,
name|X86
operator|::
name|VMOVUPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVUPSZ128rr
block|,
name|X86
operator|::
name|VMOVUPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVUPSZ128rr_REV
block|,
name|X86
operator|::
name|VMOVUPSrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMULPDZ128rm
block|,
name|X86
operator|::
name|VMULPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VMULPDZ128rr
block|,
name|X86
operator|::
name|VMULPDrr
block|}
block|,
block|{
name|X86
operator|::
name|VMULPSZ128rm
block|,
name|X86
operator|::
name|VMULPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VMULPSZ128rr
block|,
name|X86
operator|::
name|VMULPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VORPDZ128rm
block|,
name|X86
operator|::
name|VORPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VORPDZ128rr
block|,
name|X86
operator|::
name|VORPDrr
block|}
block|,
block|{
name|X86
operator|::
name|VORPSZ128rm
block|,
name|X86
operator|::
name|VORPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VORPSZ128rr
block|,
name|X86
operator|::
name|VORPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VPABSBZ128rm
block|,
name|X86
operator|::
name|VPABSBrm
block|}
block|,
block|{
name|X86
operator|::
name|VPABSBZ128rr
block|,
name|X86
operator|::
name|VPABSBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPABSDZ128rm
block|,
name|X86
operator|::
name|VPABSDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPABSDZ128rr
block|,
name|X86
operator|::
name|VPABSDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPABSWZ128rm
block|,
name|X86
operator|::
name|VPABSWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPABSWZ128rr
block|,
name|X86
operator|::
name|VPABSWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPACKSSDWZ128rm
block|,
name|X86
operator|::
name|VPACKSSDWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPACKSSDWZ128rr
block|,
name|X86
operator|::
name|VPACKSSDWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPACKSSWBZ128rm
block|,
name|X86
operator|::
name|VPACKSSWBrm
block|}
block|,
block|{
name|X86
operator|::
name|VPACKSSWBZ128rr
block|,
name|X86
operator|::
name|VPACKSSWBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPACKUSDWZ128rm
block|,
name|X86
operator|::
name|VPACKUSDWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPACKUSDWZ128rr
block|,
name|X86
operator|::
name|VPACKUSDWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPACKUSWBZ128rm
block|,
name|X86
operator|::
name|VPACKUSWBrm
block|}
block|,
block|{
name|X86
operator|::
name|VPACKUSWBZ128rr
block|,
name|X86
operator|::
name|VPACKUSWBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPADDBZ128rm
block|,
name|X86
operator|::
name|VPADDBrm
block|}
block|,
block|{
name|X86
operator|::
name|VPADDBZ128rr
block|,
name|X86
operator|::
name|VPADDBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPADDDZ128rm
block|,
name|X86
operator|::
name|VPADDDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPADDDZ128rr
block|,
name|X86
operator|::
name|VPADDDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPADDQZ128rm
block|,
name|X86
operator|::
name|VPADDQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPADDQZ128rr
block|,
name|X86
operator|::
name|VPADDQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPADDSBZ128rm
block|,
name|X86
operator|::
name|VPADDSBrm
block|}
block|,
block|{
name|X86
operator|::
name|VPADDSBZ128rr
block|,
name|X86
operator|::
name|VPADDSBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPADDSWZ128rm
block|,
name|X86
operator|::
name|VPADDSWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPADDSWZ128rr
block|,
name|X86
operator|::
name|VPADDSWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPADDUSBZ128rm
block|,
name|X86
operator|::
name|VPADDUSBrm
block|}
block|,
block|{
name|X86
operator|::
name|VPADDUSBZ128rr
block|,
name|X86
operator|::
name|VPADDUSBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPADDUSWZ128rm
block|,
name|X86
operator|::
name|VPADDUSWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPADDUSWZ128rr
block|,
name|X86
operator|::
name|VPADDUSWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPADDWZ128rm
block|,
name|X86
operator|::
name|VPADDWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPADDWZ128rr
block|,
name|X86
operator|::
name|VPADDWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPALIGNRZ128rmi
block|,
name|X86
operator|::
name|VPALIGNRrmi
block|}
block|,
block|{
name|X86
operator|::
name|VPALIGNRZ128rri
block|,
name|X86
operator|::
name|VPALIGNRrri
block|}
block|,
block|{
name|X86
operator|::
name|VPANDDZ128rm
block|,
name|X86
operator|::
name|VPANDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPANDDZ128rr
block|,
name|X86
operator|::
name|VPANDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPANDQZ128rm
block|,
name|X86
operator|::
name|VPANDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPANDQZ128rr
block|,
name|X86
operator|::
name|VPANDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPAVGBZ128rm
block|,
name|X86
operator|::
name|VPAVGBrm
block|}
block|,
block|{
name|X86
operator|::
name|VPAVGBZ128rr
block|,
name|X86
operator|::
name|VPAVGBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPAVGWZ128rm
block|,
name|X86
operator|::
name|VPAVGWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPAVGWZ128rr
block|,
name|X86
operator|::
name|VPAVGWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPBROADCASTBZ128m
block|,
name|X86
operator|::
name|VPBROADCASTBrm
block|}
block|,
block|{
name|X86
operator|::
name|VPBROADCASTBZ128r
block|,
name|X86
operator|::
name|VPBROADCASTBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPBROADCASTDZ128m
block|,
name|X86
operator|::
name|VPBROADCASTDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPBROADCASTDZ128r
block|,
name|X86
operator|::
name|VPBROADCASTDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPBROADCASTQZ128m
block|,
name|X86
operator|::
name|VPBROADCASTQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPBROADCASTQZ128r
block|,
name|X86
operator|::
name|VPBROADCASTQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPBROADCASTWZ128m
block|,
name|X86
operator|::
name|VPBROADCASTWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPBROADCASTWZ128r
block|,
name|X86
operator|::
name|VPBROADCASTWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPERMILPDZ128mi
block|,
name|X86
operator|::
name|VPERMILPDmi
block|}
block|,
block|{
name|X86
operator|::
name|VPERMILPDZ128ri
block|,
name|X86
operator|::
name|VPERMILPDri
block|}
block|,
block|{
name|X86
operator|::
name|VPERMILPDZ128rm
block|,
name|X86
operator|::
name|VPERMILPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPERMILPDZ128rr
block|,
name|X86
operator|::
name|VPERMILPDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPERMILPSZ128mi
block|,
name|X86
operator|::
name|VPERMILPSmi
block|}
block|,
block|{
name|X86
operator|::
name|VPERMILPSZ128ri
block|,
name|X86
operator|::
name|VPERMILPSri
block|}
block|,
block|{
name|X86
operator|::
name|VPERMILPSZ128rm
block|,
name|X86
operator|::
name|VPERMILPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VPERMILPSZ128rr
block|,
name|X86
operator|::
name|VPERMILPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMADDUBSWZ128rm
block|,
name|X86
operator|::
name|VPMADDUBSWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMADDUBSWZ128rr
block|,
name|X86
operator|::
name|VPMADDUBSWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMADDWDZ128rm
block|,
name|X86
operator|::
name|VPMADDWDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMADDWDZ128rr
block|,
name|X86
operator|::
name|VPMADDWDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXSBZ128rm
block|,
name|X86
operator|::
name|VPMAXSBrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXSBZ128rr
block|,
name|X86
operator|::
name|VPMAXSBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXSDZ128rm
block|,
name|X86
operator|::
name|VPMAXSDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXSDZ128rr
block|,
name|X86
operator|::
name|VPMAXSDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXSWZ128rm
block|,
name|X86
operator|::
name|VPMAXSWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXSWZ128rr
block|,
name|X86
operator|::
name|VPMAXSWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXUBZ128rm
block|,
name|X86
operator|::
name|VPMAXUBrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXUBZ128rr
block|,
name|X86
operator|::
name|VPMAXUBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXUDZ128rm
block|,
name|X86
operator|::
name|VPMAXUDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXUDZ128rr
block|,
name|X86
operator|::
name|VPMAXUDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXUWZ128rm
block|,
name|X86
operator|::
name|VPMAXUWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXUWZ128rr
block|,
name|X86
operator|::
name|VPMAXUWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMINSBZ128rm
block|,
name|X86
operator|::
name|VPMINSBrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMINSBZ128rr
block|,
name|X86
operator|::
name|VPMINSBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMINSDZ128rm
block|,
name|X86
operator|::
name|VPMINSDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMINSDZ128rr
block|,
name|X86
operator|::
name|VPMINSDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMINSWZ128rm
block|,
name|X86
operator|::
name|VPMINSWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMINSWZ128rr
block|,
name|X86
operator|::
name|VPMINSWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMINUBZ128rm
block|,
name|X86
operator|::
name|VPMINUBrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMINUBZ128rr
block|,
name|X86
operator|::
name|VPMINUBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMINUDZ128rm
block|,
name|X86
operator|::
name|VPMINUDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMINUDZ128rr
block|,
name|X86
operator|::
name|VPMINUDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMINUWZ128rm
block|,
name|X86
operator|::
name|VPMINUWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMINUWZ128rr
block|,
name|X86
operator|::
name|VPMINUWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXBDZ128rm
block|,
name|X86
operator|::
name|VPMOVSXBDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXBDZ128rr
block|,
name|X86
operator|::
name|VPMOVSXBDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXBQZ128rm
block|,
name|X86
operator|::
name|VPMOVSXBQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXBQZ128rr
block|,
name|X86
operator|::
name|VPMOVSXBQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXBWZ128rm
block|,
name|X86
operator|::
name|VPMOVSXBWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXBWZ128rr
block|,
name|X86
operator|::
name|VPMOVSXBWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXDQZ128rm
block|,
name|X86
operator|::
name|VPMOVSXDQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXDQZ128rr
block|,
name|X86
operator|::
name|VPMOVSXDQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXWDZ128rm
block|,
name|X86
operator|::
name|VPMOVSXWDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXWDZ128rr
block|,
name|X86
operator|::
name|VPMOVSXWDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXWQZ128rm
block|,
name|X86
operator|::
name|VPMOVSXWQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXWQZ128rr
block|,
name|X86
operator|::
name|VPMOVSXWQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXBDZ128rm
block|,
name|X86
operator|::
name|VPMOVZXBDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXBDZ128rr
block|,
name|X86
operator|::
name|VPMOVZXBDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXBQZ128rm
block|,
name|X86
operator|::
name|VPMOVZXBQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXBQZ128rr
block|,
name|X86
operator|::
name|VPMOVZXBQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXBWZ128rm
block|,
name|X86
operator|::
name|VPMOVZXBWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXBWZ128rr
block|,
name|X86
operator|::
name|VPMOVZXBWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXDQZ128rm
block|,
name|X86
operator|::
name|VPMOVZXDQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXDQZ128rr
block|,
name|X86
operator|::
name|VPMOVZXDQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXWDZ128rm
block|,
name|X86
operator|::
name|VPMOVZXWDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXWDZ128rr
block|,
name|X86
operator|::
name|VPMOVZXWDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXWQZ128rm
block|,
name|X86
operator|::
name|VPMOVZXWQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXWQZ128rr
block|,
name|X86
operator|::
name|VPMOVZXWQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMULDQZ128rm
block|,
name|X86
operator|::
name|VPMULDQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMULDQZ128rr
block|,
name|X86
operator|::
name|VPMULDQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMULHRSWZ128rm
block|,
name|X86
operator|::
name|VPMULHRSWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMULHRSWZ128rr
block|,
name|X86
operator|::
name|VPMULHRSWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMULHUWZ128rm
block|,
name|X86
operator|::
name|VPMULHUWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMULHUWZ128rr
block|,
name|X86
operator|::
name|VPMULHUWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMULHWZ128rm
block|,
name|X86
operator|::
name|VPMULHWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMULHWZ128rr
block|,
name|X86
operator|::
name|VPMULHWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMULLDZ128rm
block|,
name|X86
operator|::
name|VPMULLDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMULLDZ128rr
block|,
name|X86
operator|::
name|VPMULLDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMULLWZ128rm
block|,
name|X86
operator|::
name|VPMULLWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMULLWZ128rr
block|,
name|X86
operator|::
name|VPMULLWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMULUDQZ128rm
block|,
name|X86
operator|::
name|VPMULUDQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMULUDQZ128rr
block|,
name|X86
operator|::
name|VPMULUDQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPORDZ128rm
block|,
name|X86
operator|::
name|VPORrm
block|}
block|,
block|{
name|X86
operator|::
name|VPORDZ128rr
block|,
name|X86
operator|::
name|VPORrr
block|}
block|,
block|{
name|X86
operator|::
name|VPORQZ128rm
block|,
name|X86
operator|::
name|VPORrm
block|}
block|,
block|{
name|X86
operator|::
name|VPORQZ128rr
block|,
name|X86
operator|::
name|VPORrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSADBWZ128rm
block|,
name|X86
operator|::
name|VPSADBWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSADBWZ128rr
block|,
name|X86
operator|::
name|VPSADBWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSHUFBZ128rm
block|,
name|X86
operator|::
name|VPSHUFBrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSHUFBZ128rr
block|,
name|X86
operator|::
name|VPSHUFBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSHUFDZ128mi
block|,
name|X86
operator|::
name|VPSHUFDmi
block|}
block|,
block|{
name|X86
operator|::
name|VPSHUFDZ128ri
block|,
name|X86
operator|::
name|VPSHUFDri
block|}
block|,
block|{
name|X86
operator|::
name|VPSHUFHWZ128mi
block|,
name|X86
operator|::
name|VPSHUFHWmi
block|}
block|,
block|{
name|X86
operator|::
name|VPSHUFHWZ128ri
block|,
name|X86
operator|::
name|VPSHUFHWri
block|}
block|,
block|{
name|X86
operator|::
name|VPSHUFLWZ128mi
block|,
name|X86
operator|::
name|VPSHUFLWmi
block|}
block|,
block|{
name|X86
operator|::
name|VPSHUFLWZ128ri
block|,
name|X86
operator|::
name|VPSHUFLWri
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLDQZ128rr
block|,
name|X86
operator|::
name|VPSLLDQri
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLDZ128ri
block|,
name|X86
operator|::
name|VPSLLDri
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLDZ128rm
block|,
name|X86
operator|::
name|VPSLLDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLDZ128rr
block|,
name|X86
operator|::
name|VPSLLDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLQZ128ri
block|,
name|X86
operator|::
name|VPSLLQri
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLQZ128rm
block|,
name|X86
operator|::
name|VPSLLQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLQZ128rr
block|,
name|X86
operator|::
name|VPSLLQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLVDZ128rm
block|,
name|X86
operator|::
name|VPSLLVDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLVDZ128rr
block|,
name|X86
operator|::
name|VPSLLVDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLVQZ128rm
block|,
name|X86
operator|::
name|VPSLLVQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLVQZ128rr
block|,
name|X86
operator|::
name|VPSLLVQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLWZ128ri
block|,
name|X86
operator|::
name|VPSLLWri
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLWZ128rm
block|,
name|X86
operator|::
name|VPSLLWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLWZ128rr
block|,
name|X86
operator|::
name|VPSLLWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSRADZ128ri
block|,
name|X86
operator|::
name|VPSRADri
block|}
block|,
block|{
name|X86
operator|::
name|VPSRADZ128rm
block|,
name|X86
operator|::
name|VPSRADrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSRADZ128rr
block|,
name|X86
operator|::
name|VPSRADrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSRAVDZ128rm
block|,
name|X86
operator|::
name|VPSRAVDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSRAVDZ128rr
block|,
name|X86
operator|::
name|VPSRAVDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSRAWZ128ri
block|,
name|X86
operator|::
name|VPSRAWri
block|}
block|,
block|{
name|X86
operator|::
name|VPSRAWZ128rm
block|,
name|X86
operator|::
name|VPSRAWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSRAWZ128rr
block|,
name|X86
operator|::
name|VPSRAWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLDQZ128rr
block|,
name|X86
operator|::
name|VPSRLDQri
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLDZ128ri
block|,
name|X86
operator|::
name|VPSRLDri
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLDZ128rm
block|,
name|X86
operator|::
name|VPSRLDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLDZ128rr
block|,
name|X86
operator|::
name|VPSRLDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLQZ128ri
block|,
name|X86
operator|::
name|VPSRLQri
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLQZ128rm
block|,
name|X86
operator|::
name|VPSRLQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLQZ128rr
block|,
name|X86
operator|::
name|VPSRLQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLVDZ128rm
block|,
name|X86
operator|::
name|VPSRLVDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLVDZ128rr
block|,
name|X86
operator|::
name|VPSRLVDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLVQZ128rm
block|,
name|X86
operator|::
name|VPSRLVQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLVQZ128rr
block|,
name|X86
operator|::
name|VPSRLVQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLWZ128ri
block|,
name|X86
operator|::
name|VPSRLWri
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLWZ128rm
block|,
name|X86
operator|::
name|VPSRLWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLWZ128rr
block|,
name|X86
operator|::
name|VPSRLWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBBZ128rm
block|,
name|X86
operator|::
name|VPSUBBrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBBZ128rr
block|,
name|X86
operator|::
name|VPSUBBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBDZ128rm
block|,
name|X86
operator|::
name|VPSUBDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBDZ128rr
block|,
name|X86
operator|::
name|VPSUBDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBQZ128rm
block|,
name|X86
operator|::
name|VPSUBQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBQZ128rr
block|,
name|X86
operator|::
name|VPSUBQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBSBZ128rm
block|,
name|X86
operator|::
name|VPSUBSBrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBSBZ128rr
block|,
name|X86
operator|::
name|VPSUBSBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBSWZ128rm
block|,
name|X86
operator|::
name|VPSUBSWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBSWZ128rr
block|,
name|X86
operator|::
name|VPSUBSWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBUSBZ128rm
block|,
name|X86
operator|::
name|VPSUBUSBrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBUSBZ128rr
block|,
name|X86
operator|::
name|VPSUBUSBrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBUSWZ128rm
block|,
name|X86
operator|::
name|VPSUBUSWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBUSWZ128rr
block|,
name|X86
operator|::
name|VPSUBUSWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBWZ128rm
block|,
name|X86
operator|::
name|VPSUBWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBWZ128rr
block|,
name|X86
operator|::
name|VPSUBWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKHBWZ128rm
block|,
name|X86
operator|::
name|VPUNPCKHBWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKHBWZ128rr
block|,
name|X86
operator|::
name|VPUNPCKHBWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKHDQZ128rm
block|,
name|X86
operator|::
name|VPUNPCKHDQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKHDQZ128rr
block|,
name|X86
operator|::
name|VPUNPCKHDQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKHQDQZ128rm
block|,
name|X86
operator|::
name|VPUNPCKHQDQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKHQDQZ128rr
block|,
name|X86
operator|::
name|VPUNPCKHQDQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKHWDZ128rm
block|,
name|X86
operator|::
name|VPUNPCKHWDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKHWDZ128rr
block|,
name|X86
operator|::
name|VPUNPCKHWDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKLBWZ128rm
block|,
name|X86
operator|::
name|VPUNPCKLBWrm
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKLBWZ128rr
block|,
name|X86
operator|::
name|VPUNPCKLBWrr
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKLDQZ128rm
block|,
name|X86
operator|::
name|VPUNPCKLDQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKLDQZ128rr
block|,
name|X86
operator|::
name|VPUNPCKLDQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKLQDQZ128rm
block|,
name|X86
operator|::
name|VPUNPCKLQDQrm
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKLQDQZ128rr
block|,
name|X86
operator|::
name|VPUNPCKLQDQrr
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKLWDZ128rm
block|,
name|X86
operator|::
name|VPUNPCKLWDrm
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKLWDZ128rr
block|,
name|X86
operator|::
name|VPUNPCKLWDrr
block|}
block|,
block|{
name|X86
operator|::
name|VPXORDZ128rm
block|,
name|X86
operator|::
name|VPXORrm
block|}
block|,
block|{
name|X86
operator|::
name|VPXORDZ128rr
block|,
name|X86
operator|::
name|VPXORrr
block|}
block|,
block|{
name|X86
operator|::
name|VPXORQZ128rm
block|,
name|X86
operator|::
name|VPXORrm
block|}
block|,
block|{
name|X86
operator|::
name|VPXORQZ128rr
block|,
name|X86
operator|::
name|VPXORrr
block|}
block|,
block|{
name|X86
operator|::
name|VSHUFPDZ128rmi
block|,
name|X86
operator|::
name|VSHUFPDrmi
block|}
block|,
block|{
name|X86
operator|::
name|VSHUFPDZ128rri
block|,
name|X86
operator|::
name|VSHUFPDrri
block|}
block|,
block|{
name|X86
operator|::
name|VSHUFPSZ128rmi
block|,
name|X86
operator|::
name|VSHUFPSrmi
block|}
block|,
block|{
name|X86
operator|::
name|VSHUFPSZ128rri
block|,
name|X86
operator|::
name|VSHUFPSrri
block|}
block|,
block|{
name|X86
operator|::
name|VSQRTPDZ128m
block|,
name|X86
operator|::
name|VSQRTPDm
block|}
block|,
block|{
name|X86
operator|::
name|VSQRTPDZ128r
block|,
name|X86
operator|::
name|VSQRTPDr
block|}
block|,
block|{
name|X86
operator|::
name|VSQRTPSZ128m
block|,
name|X86
operator|::
name|VSQRTPSm
block|}
block|,
block|{
name|X86
operator|::
name|VSQRTPSZ128r
block|,
name|X86
operator|::
name|VSQRTPSr
block|}
block|,
block|{
name|X86
operator|::
name|VSUBPDZ128rm
block|,
name|X86
operator|::
name|VSUBPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VSUBPDZ128rr
block|,
name|X86
operator|::
name|VSUBPDrr
block|}
block|,
block|{
name|X86
operator|::
name|VSUBPSZ128rm
block|,
name|X86
operator|::
name|VSUBPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VSUBPSZ128rr
block|,
name|X86
operator|::
name|VSUBPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VUNPCKHPDZ128rm
block|,
name|X86
operator|::
name|VUNPCKHPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VUNPCKHPDZ128rr
block|,
name|X86
operator|::
name|VUNPCKHPDrr
block|}
block|,
block|{
name|X86
operator|::
name|VUNPCKHPSZ128rm
block|,
name|X86
operator|::
name|VUNPCKHPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VUNPCKHPSZ128rr
block|,
name|X86
operator|::
name|VUNPCKHPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VUNPCKLPDZ128rm
block|,
name|X86
operator|::
name|VUNPCKLPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VUNPCKLPDZ128rr
block|,
name|X86
operator|::
name|VUNPCKLPDrr
block|}
block|,
block|{
name|X86
operator|::
name|VUNPCKLPSZ128rm
block|,
name|X86
operator|::
name|VUNPCKLPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VUNPCKLPSZ128rr
block|,
name|X86
operator|::
name|VUNPCKLPSrr
block|}
block|,
block|{
name|X86
operator|::
name|VXORPDZ128rm
block|,
name|X86
operator|::
name|VXORPDrm
block|}
block|,
block|{
name|X86
operator|::
name|VXORPDZ128rr
block|,
name|X86
operator|::
name|VXORPDrr
block|}
block|,
block|{
name|X86
operator|::
name|VXORPSZ128rm
block|,
name|X86
operator|::
name|VXORPSrm
block|}
block|,
block|{
name|X86
operator|::
name|VXORPSZ128rr
block|,
name|X86
operator|::
name|VXORPSrr
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_comment
comment|// X86 EVEX encoded instructions that have a VEX 256 encoding
end_comment

begin_comment
comment|// (table format:<EVEX opcode, VEX-256 opcode>).
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|X86EvexToVexCompressTableEntry
name|X86EvexToVex256CompressTable
index|[]
init|=
block|{
block|{
name|X86
operator|::
name|VADDPDZ256rm
block|,
name|X86
operator|::
name|VADDPDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VADDPDZ256rr
block|,
name|X86
operator|::
name|VADDPDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VADDPSZ256rm
block|,
name|X86
operator|::
name|VADDPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VADDPSZ256rr
block|,
name|X86
operator|::
name|VADDPSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VANDNPDZ256rm
block|,
name|X86
operator|::
name|VANDNPDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VANDNPDZ256rr
block|,
name|X86
operator|::
name|VANDNPDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VANDNPSZ256rm
block|,
name|X86
operator|::
name|VANDNPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VANDNPSZ256rr
block|,
name|X86
operator|::
name|VANDNPSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VANDPDZ256rm
block|,
name|X86
operator|::
name|VANDPDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VANDPDZ256rr
block|,
name|X86
operator|::
name|VANDPDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VANDPSZ256rm
block|,
name|X86
operator|::
name|VANDPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VANDPSZ256rr
block|,
name|X86
operator|::
name|VANDPSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VBROADCASTSDZ256m
block|,
name|X86
operator|::
name|VBROADCASTSDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VBROADCASTSDZ256r
block|,
name|X86
operator|::
name|VBROADCASTSDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VBROADCASTSDZ256r_s
block|,
name|X86
operator|::
name|VBROADCASTSDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VBROADCASTSSZ256m
block|,
name|X86
operator|::
name|VBROADCASTSSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VBROADCASTSSZ256r
block|,
name|X86
operator|::
name|VBROADCASTSSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VBROADCASTSSZ256r_s
block|,
name|X86
operator|::
name|VBROADCASTSSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTDQ2PDZ256rm
block|,
name|X86
operator|::
name|VCVTDQ2PDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTDQ2PDZ256rr
block|,
name|X86
operator|::
name|VCVTDQ2PDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTDQ2PSZ256rm
block|,
name|X86
operator|::
name|VCVTDQ2PSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTDQ2PSZ256rr
block|,
name|X86
operator|::
name|VCVTDQ2PSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPD2DQZ256rm
block|,
name|X86
operator|::
name|VCVTPD2DQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPD2DQZ256rr
block|,
name|X86
operator|::
name|VCVTPD2DQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPD2PSZ256rm
block|,
name|X86
operator|::
name|VCVTPD2PSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPD2PSZ256rr
block|,
name|X86
operator|::
name|VCVTPD2PSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPH2PSZ256rm
block|,
name|X86
operator|::
name|VCVTPH2PSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPH2PSZ256rr
block|,
name|X86
operator|::
name|VCVTPH2PSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPS2DQZ256rm
block|,
name|X86
operator|::
name|VCVTPS2DQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPS2DQZ256rr
block|,
name|X86
operator|::
name|VCVTPS2DQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPS2PDZ256rm
block|,
name|X86
operator|::
name|VCVTPS2PDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPS2PDZ256rr
block|,
name|X86
operator|::
name|VCVTPS2PDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPS2PHZ256mr
block|,
name|X86
operator|::
name|VCVTPS2PHYmr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTPS2PHZ256rr
block|,
name|X86
operator|::
name|VCVTPS2PHYrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTPD2DQZ256rm
block|,
name|X86
operator|::
name|VCVTTPD2DQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTPD2DQZ256rr
block|,
name|X86
operator|::
name|VCVTTPD2DQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTPS2DQZ256rm
block|,
name|X86
operator|::
name|VCVTTPS2DQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VCVTTPS2DQZ256rr
block|,
name|X86
operator|::
name|VCVTTPS2DQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VDIVPDZ256rm
block|,
name|X86
operator|::
name|VDIVPDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VDIVPDZ256rr
block|,
name|X86
operator|::
name|VDIVPDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VDIVPSZ256rm
block|,
name|X86
operator|::
name|VDIVPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VDIVPSZ256rr
block|,
name|X86
operator|::
name|VDIVPSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VEXTRACTF32x4Z256mr
block|,
name|X86
operator|::
name|VEXTRACTF128mr
block|}
block|,
block|{
name|X86
operator|::
name|VEXTRACTF64x2Z256mr
block|,
name|X86
operator|::
name|VEXTRACTF128mr
block|}
block|,
block|{
name|X86
operator|::
name|VEXTRACTF32x4Z256rr
block|,
name|X86
operator|::
name|VEXTRACTF128rr
block|}
block|,
block|{
name|X86
operator|::
name|VEXTRACTF64x2Z256rr
block|,
name|X86
operator|::
name|VEXTRACTF128rr
block|}
block|,
block|{
name|X86
operator|::
name|VEXTRACTI32x4Z256mr
block|,
name|X86
operator|::
name|VEXTRACTI128mr
block|}
block|,
block|{
name|X86
operator|::
name|VEXTRACTI64x2Z256mr
block|,
name|X86
operator|::
name|VEXTRACTI128mr
block|}
block|,
block|{
name|X86
operator|::
name|VEXTRACTI32x4Z256rr
block|,
name|X86
operator|::
name|VEXTRACTI128rr
block|}
block|,
block|{
name|X86
operator|::
name|VEXTRACTI64x2Z256rr
block|,
name|X86
operator|::
name|VEXTRACTI128rr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD132PDZ256m
block|,
name|X86
operator|::
name|VFMADD132PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD132PDZ256r
block|,
name|X86
operator|::
name|VFMADD132PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD132PSZ256m
block|,
name|X86
operator|::
name|VFMADD132PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD132PSZ256r
block|,
name|X86
operator|::
name|VFMADD132PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD213PDZ256m
block|,
name|X86
operator|::
name|VFMADD213PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD213PDZ256r
block|,
name|X86
operator|::
name|VFMADD213PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD213PSZ256m
block|,
name|X86
operator|::
name|VFMADD213PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD213PSZ256r
block|,
name|X86
operator|::
name|VFMADD213PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD231PDZ256m
block|,
name|X86
operator|::
name|VFMADD231PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD231PDZ256r
block|,
name|X86
operator|::
name|VFMADD231PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD231PSZ256m
block|,
name|X86
operator|::
name|VFMADD231PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADD231PSZ256r
block|,
name|X86
operator|::
name|VFMADD231PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB132PDZ256m
block|,
name|X86
operator|::
name|VFMADDSUB132PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB132PDZ256r
block|,
name|X86
operator|::
name|VFMADDSUB132PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB132PSZ256m
block|,
name|X86
operator|::
name|VFMADDSUB132PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB132PSZ256r
block|,
name|X86
operator|::
name|VFMADDSUB132PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB213PDZ256m
block|,
name|X86
operator|::
name|VFMADDSUB213PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB213PDZ256r
block|,
name|X86
operator|::
name|VFMADDSUB213PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB213PSZ256m
block|,
name|X86
operator|::
name|VFMADDSUB213PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB213PSZ256r
block|,
name|X86
operator|::
name|VFMADDSUB213PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB231PDZ256m
block|,
name|X86
operator|::
name|VFMADDSUB231PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB231PDZ256r
block|,
name|X86
operator|::
name|VFMADDSUB231PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB231PSZ256m
block|,
name|X86
operator|::
name|VFMADDSUB231PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMADDSUB231PSZ256r
block|,
name|X86
operator|::
name|VFMADDSUB231PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB132PDZ256m
block|,
name|X86
operator|::
name|VFMSUB132PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB132PDZ256r
block|,
name|X86
operator|::
name|VFMSUB132PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB132PSZ256m
block|,
name|X86
operator|::
name|VFMSUB132PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB132PSZ256r
block|,
name|X86
operator|::
name|VFMSUB132PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB213PDZ256m
block|,
name|X86
operator|::
name|VFMSUB213PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB213PDZ256r
block|,
name|X86
operator|::
name|VFMSUB213PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB213PSZ256m
block|,
name|X86
operator|::
name|VFMSUB213PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB213PSZ256r
block|,
name|X86
operator|::
name|VFMSUB213PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB231PDZ256m
block|,
name|X86
operator|::
name|VFMSUB231PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB231PDZ256r
block|,
name|X86
operator|::
name|VFMSUB231PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB231PSZ256m
block|,
name|X86
operator|::
name|VFMSUB231PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUB231PSZ256r
block|,
name|X86
operator|::
name|VFMSUB231PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD132PDZ256m
block|,
name|X86
operator|::
name|VFMSUBADD132PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD132PDZ256r
block|,
name|X86
operator|::
name|VFMSUBADD132PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD132PSZ256m
block|,
name|X86
operator|::
name|VFMSUBADD132PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD132PSZ256r
block|,
name|X86
operator|::
name|VFMSUBADD132PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD213PDZ256m
block|,
name|X86
operator|::
name|VFMSUBADD213PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD213PDZ256r
block|,
name|X86
operator|::
name|VFMSUBADD213PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD213PSZ256m
block|,
name|X86
operator|::
name|VFMSUBADD213PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD213PSZ256r
block|,
name|X86
operator|::
name|VFMSUBADD213PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD231PDZ256m
block|,
name|X86
operator|::
name|VFMSUBADD231PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD231PDZ256r
block|,
name|X86
operator|::
name|VFMSUBADD231PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD231PSZ256m
block|,
name|X86
operator|::
name|VFMSUBADD231PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFMSUBADD231PSZ256r
block|,
name|X86
operator|::
name|VFMSUBADD231PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD132PDZ256m
block|,
name|X86
operator|::
name|VFNMADD132PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD132PDZ256r
block|,
name|X86
operator|::
name|VFNMADD132PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD132PSZ256m
block|,
name|X86
operator|::
name|VFNMADD132PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD132PSZ256r
block|,
name|X86
operator|::
name|VFNMADD132PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD213PDZ256m
block|,
name|X86
operator|::
name|VFNMADD213PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD213PDZ256r
block|,
name|X86
operator|::
name|VFNMADD213PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD213PSZ256m
block|,
name|X86
operator|::
name|VFNMADD213PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD213PSZ256r
block|,
name|X86
operator|::
name|VFNMADD213PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD231PDZ256m
block|,
name|X86
operator|::
name|VFNMADD231PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD231PDZ256r
block|,
name|X86
operator|::
name|VFNMADD231PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD231PSZ256m
block|,
name|X86
operator|::
name|VFNMADD231PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMADD231PSZ256r
block|,
name|X86
operator|::
name|VFNMADD231PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB132PDZ256m
block|,
name|X86
operator|::
name|VFNMSUB132PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB132PDZ256r
block|,
name|X86
operator|::
name|VFNMSUB132PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB132PSZ256m
block|,
name|X86
operator|::
name|VFNMSUB132PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB132PSZ256r
block|,
name|X86
operator|::
name|VFNMSUB132PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB213PDZ256m
block|,
name|X86
operator|::
name|VFNMSUB213PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB213PDZ256r
block|,
name|X86
operator|::
name|VFNMSUB213PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB213PSZ256m
block|,
name|X86
operator|::
name|VFNMSUB213PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB213PSZ256r
block|,
name|X86
operator|::
name|VFNMSUB213PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB231PDZ256m
block|,
name|X86
operator|::
name|VFNMSUB231PDYm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB231PDZ256r
block|,
name|X86
operator|::
name|VFNMSUB231PDYr
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB231PSZ256m
block|,
name|X86
operator|::
name|VFNMSUB231PSYm
block|}
block|,
block|{
name|X86
operator|::
name|VFNMSUB231PSZ256r
block|,
name|X86
operator|::
name|VFNMSUB231PSYr
block|}
block|,
block|{
name|X86
operator|::
name|VINSERTF32x4Z256rm
block|,
name|X86
operator|::
name|VINSERTF128rm
block|}
block|,
block|{
name|X86
operator|::
name|VINSERTF64x2Z256rm
block|,
name|X86
operator|::
name|VINSERTF128rm
block|}
block|,
block|{
name|X86
operator|::
name|VINSERTF32x4Z256rr
block|,
name|X86
operator|::
name|VINSERTF128rr
block|}
block|,
block|{
name|X86
operator|::
name|VINSERTF64x2Z256rr
block|,
name|X86
operator|::
name|VINSERTF128rr
block|}
block|,
block|{
name|X86
operator|::
name|VINSERTI32x4Z256rm
block|,
name|X86
operator|::
name|VINSERTI128rm
block|}
block|,
block|{
name|X86
operator|::
name|VINSERTI64x2Z256rm
block|,
name|X86
operator|::
name|VINSERTI128rm
block|}
block|,
block|{
name|X86
operator|::
name|VINSERTI32x4Z256rr
block|,
name|X86
operator|::
name|VINSERTI128rr
block|}
block|,
block|{
name|X86
operator|::
name|VINSERTI64x2Z256rr
block|,
name|X86
operator|::
name|VINSERTI128rr
block|}
block|,
block|{
name|X86
operator|::
name|VMAXCPDZ256rm
block|,
name|X86
operator|::
name|VMAXCPDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMAXCPDZ256rr
block|,
name|X86
operator|::
name|VMAXCPDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMAXCPSZ256rm
block|,
name|X86
operator|::
name|VMAXCPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMAXCPSZ256rr
block|,
name|X86
operator|::
name|VMAXCPSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMAXPDZ256rm
block|,
name|X86
operator|::
name|VMAXPDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMAXPDZ256rr
block|,
name|X86
operator|::
name|VMAXPDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMAXPSZ256rm
block|,
name|X86
operator|::
name|VMAXPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMAXPSZ256rr
block|,
name|X86
operator|::
name|VMAXPSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMINCPDZ256rm
block|,
name|X86
operator|::
name|VMINCPDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMINCPDZ256rr
block|,
name|X86
operator|::
name|VMINCPDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMINCPSZ256rm
block|,
name|X86
operator|::
name|VMINCPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMINCPSZ256rr
block|,
name|X86
operator|::
name|VMINCPSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMINPDZ256rm
block|,
name|X86
operator|::
name|VMINPDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMINPDZ256rr
block|,
name|X86
operator|::
name|VMINPDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMINPSZ256rm
block|,
name|X86
operator|::
name|VMINPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMINPSZ256rr
block|,
name|X86
operator|::
name|VMINPSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVAPDZ256mr
block|,
name|X86
operator|::
name|VMOVAPDYmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVAPDZ256rm
block|,
name|X86
operator|::
name|VMOVAPDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVAPDZ256rr
block|,
name|X86
operator|::
name|VMOVAPDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVAPDZ256rr_REV
block|,
name|X86
operator|::
name|VMOVAPDYrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVAPSZ256mr
block|,
name|X86
operator|::
name|VMOVAPSYmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVAPSZ256rm
block|,
name|X86
operator|::
name|VMOVAPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVAPSZ256rr
block|,
name|X86
operator|::
name|VMOVAPSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVAPSZ256rr_REV
block|,
name|X86
operator|::
name|VMOVAPSYrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDDUPZ256rm
block|,
name|X86
operator|::
name|VMOVDDUPYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDDUPZ256rr
block|,
name|X86
operator|::
name|VMOVDDUPYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQA32Z256mr
block|,
name|X86
operator|::
name|VMOVDQAYmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQA32Z256rm
block|,
name|X86
operator|::
name|VMOVDQAYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQA32Z256rr
block|,
name|X86
operator|::
name|VMOVDQAYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQA32Z256rr_REV
block|,
name|X86
operator|::
name|VMOVDQAYrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQA64Z256mr
block|,
name|X86
operator|::
name|VMOVDQAYmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQA64Z256rm
block|,
name|X86
operator|::
name|VMOVDQAYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQA64Z256rr
block|,
name|X86
operator|::
name|VMOVDQAYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQA64Z256rr_REV
block|,
name|X86
operator|::
name|VMOVDQAYrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU16Z256mr
block|,
name|X86
operator|::
name|VMOVDQUYmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU16Z256rm
block|,
name|X86
operator|::
name|VMOVDQUYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU16Z256rr
block|,
name|X86
operator|::
name|VMOVDQUYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU16Z256rr_REV
block|,
name|X86
operator|::
name|VMOVDQUYrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU32Z256mr
block|,
name|X86
operator|::
name|VMOVDQUYmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU32Z256rm
block|,
name|X86
operator|::
name|VMOVDQUYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU32Z256rr
block|,
name|X86
operator|::
name|VMOVDQUYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU32Z256rr_REV
block|,
name|X86
operator|::
name|VMOVDQUYrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU64Z256mr
block|,
name|X86
operator|::
name|VMOVDQUYmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU64Z256rm
block|,
name|X86
operator|::
name|VMOVDQUYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU64Z256rr
block|,
name|X86
operator|::
name|VMOVDQUYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU64Z256rr_REV
block|,
name|X86
operator|::
name|VMOVDQUYrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU8Z256mr
block|,
name|X86
operator|::
name|VMOVDQUYmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU8Z256rm
block|,
name|X86
operator|::
name|VMOVDQUYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU8Z256rr
block|,
name|X86
operator|::
name|VMOVDQUYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVDQU8Z256rr_REV
block|,
name|X86
operator|::
name|VMOVDQUYrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVNTDQAZ256rm
block|,
name|X86
operator|::
name|VMOVNTDQAYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVNTDQZ256mr
block|,
name|X86
operator|::
name|VMOVNTDQYmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVNTPDZ256mr
block|,
name|X86
operator|::
name|VMOVNTPDYmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVNTPSZ256mr
block|,
name|X86
operator|::
name|VMOVNTPSYmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVSHDUPZ256rm
block|,
name|X86
operator|::
name|VMOVSHDUPYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVSHDUPZ256rr
block|,
name|X86
operator|::
name|VMOVSHDUPYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVSLDUPZ256rm
block|,
name|X86
operator|::
name|VMOVSLDUPYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVSLDUPZ256rr
block|,
name|X86
operator|::
name|VMOVSLDUPYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVUPDZ256mr
block|,
name|X86
operator|::
name|VMOVUPDYmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVUPDZ256rm
block|,
name|X86
operator|::
name|VMOVUPDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVUPDZ256rr
block|,
name|X86
operator|::
name|VMOVUPDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVUPDZ256rr_REV
block|,
name|X86
operator|::
name|VMOVUPDYrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMOVUPSZ256mr
block|,
name|X86
operator|::
name|VMOVUPSYmr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVUPSZ256rm
block|,
name|X86
operator|::
name|VMOVUPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMOVUPSZ256rr
block|,
name|X86
operator|::
name|VMOVUPSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMOVUPSZ256rr_REV
block|,
name|X86
operator|::
name|VMOVUPSYrr_REV
block|}
block|,
block|{
name|X86
operator|::
name|VMULPDZ256rm
block|,
name|X86
operator|::
name|VMULPDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMULPDZ256rr
block|,
name|X86
operator|::
name|VMULPDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VMULPSZ256rm
block|,
name|X86
operator|::
name|VMULPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VMULPSZ256rr
block|,
name|X86
operator|::
name|VMULPSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VORPDZ256rm
block|,
name|X86
operator|::
name|VORPDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VORPDZ256rr
block|,
name|X86
operator|::
name|VORPDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VORPSZ256rm
block|,
name|X86
operator|::
name|VORPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VORPSZ256rr
block|,
name|X86
operator|::
name|VORPSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPABSBZ256rm
block|,
name|X86
operator|::
name|VPABSBYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPABSBZ256rr
block|,
name|X86
operator|::
name|VPABSBYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPABSDZ256rm
block|,
name|X86
operator|::
name|VPABSDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPABSDZ256rr
block|,
name|X86
operator|::
name|VPABSDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPABSWZ256rm
block|,
name|X86
operator|::
name|VPABSWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPABSWZ256rr
block|,
name|X86
operator|::
name|VPABSWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPACKSSDWZ256rm
block|,
name|X86
operator|::
name|VPACKSSDWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPACKSSDWZ256rr
block|,
name|X86
operator|::
name|VPACKSSDWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPACKSSWBZ256rm
block|,
name|X86
operator|::
name|VPACKSSWBYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPACKSSWBZ256rr
block|,
name|X86
operator|::
name|VPACKSSWBYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPACKUSDWZ256rm
block|,
name|X86
operator|::
name|VPACKUSDWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPACKUSDWZ256rr
block|,
name|X86
operator|::
name|VPACKUSDWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPACKUSWBZ256rm
block|,
name|X86
operator|::
name|VPACKUSWBYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPACKUSWBZ256rr
block|,
name|X86
operator|::
name|VPACKUSWBYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPADDBZ256rm
block|,
name|X86
operator|::
name|VPADDBYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPADDBZ256rr
block|,
name|X86
operator|::
name|VPADDBYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPADDDZ256rm
block|,
name|X86
operator|::
name|VPADDDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPADDDZ256rr
block|,
name|X86
operator|::
name|VPADDDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPADDQZ256rm
block|,
name|X86
operator|::
name|VPADDQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPADDQZ256rr
block|,
name|X86
operator|::
name|VPADDQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPADDSBZ256rm
block|,
name|X86
operator|::
name|VPADDSBYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPADDSBZ256rr
block|,
name|X86
operator|::
name|VPADDSBYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPADDSWZ256rm
block|,
name|X86
operator|::
name|VPADDSWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPADDSWZ256rr
block|,
name|X86
operator|::
name|VPADDSWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPADDUSBZ256rm
block|,
name|X86
operator|::
name|VPADDUSBYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPADDUSBZ256rr
block|,
name|X86
operator|::
name|VPADDUSBYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPADDUSWZ256rm
block|,
name|X86
operator|::
name|VPADDUSWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPADDUSWZ256rr
block|,
name|X86
operator|::
name|VPADDUSWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPADDWZ256rm
block|,
name|X86
operator|::
name|VPADDWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPADDWZ256rr
block|,
name|X86
operator|::
name|VPADDWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPALIGNRZ256rmi
block|,
name|X86
operator|::
name|VPALIGNRYrmi
block|}
block|,
block|{
name|X86
operator|::
name|VPALIGNRZ256rri
block|,
name|X86
operator|::
name|VPALIGNRYrri
block|}
block|,
block|{
name|X86
operator|::
name|VPANDDZ256rm
block|,
name|X86
operator|::
name|VPANDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPANDDZ256rr
block|,
name|X86
operator|::
name|VPANDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPANDQZ256rm
block|,
name|X86
operator|::
name|VPANDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPANDQZ256rr
block|,
name|X86
operator|::
name|VPANDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPAVGBZ256rm
block|,
name|X86
operator|::
name|VPAVGBYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPAVGBZ256rr
block|,
name|X86
operator|::
name|VPAVGBYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPAVGWZ256rm
block|,
name|X86
operator|::
name|VPAVGWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPAVGWZ256rr
block|,
name|X86
operator|::
name|VPAVGWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPBROADCASTBZ256m
block|,
name|X86
operator|::
name|VPBROADCASTBYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPBROADCASTBZ256r
block|,
name|X86
operator|::
name|VPBROADCASTBYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPBROADCASTDZ256m
block|,
name|X86
operator|::
name|VPBROADCASTDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPBROADCASTDZ256r
block|,
name|X86
operator|::
name|VPBROADCASTDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPBROADCASTQZ256m
block|,
name|X86
operator|::
name|VPBROADCASTQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPBROADCASTQZ256r
block|,
name|X86
operator|::
name|VPBROADCASTQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPBROADCASTWZ256m
block|,
name|X86
operator|::
name|VPBROADCASTWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPBROADCASTWZ256r
block|,
name|X86
operator|::
name|VPBROADCASTWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPERMDZ256rm
block|,
name|X86
operator|::
name|VPERMDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPERMDZ256rr
block|,
name|X86
operator|::
name|VPERMDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPERMILPDZ256mi
block|,
name|X86
operator|::
name|VPERMILPDYmi
block|}
block|,
block|{
name|X86
operator|::
name|VPERMILPDZ256ri
block|,
name|X86
operator|::
name|VPERMILPDYri
block|}
block|,
block|{
name|X86
operator|::
name|VPERMILPDZ256rm
block|,
name|X86
operator|::
name|VPERMILPDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPERMILPDZ256rr
block|,
name|X86
operator|::
name|VPERMILPDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPERMILPSZ256mi
block|,
name|X86
operator|::
name|VPERMILPSYmi
block|}
block|,
block|{
name|X86
operator|::
name|VPERMILPSZ256ri
block|,
name|X86
operator|::
name|VPERMILPSYri
block|}
block|,
block|{
name|X86
operator|::
name|VPERMILPSZ256rm
block|,
name|X86
operator|::
name|VPERMILPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPERMILPSZ256rr
block|,
name|X86
operator|::
name|VPERMILPSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPERMPDZ256mi
block|,
name|X86
operator|::
name|VPERMPDYmi
block|}
block|,
block|{
name|X86
operator|::
name|VPERMPDZ256ri
block|,
name|X86
operator|::
name|VPERMPDYri
block|}
block|,
block|{
name|X86
operator|::
name|VPERMPSZ256rm
block|,
name|X86
operator|::
name|VPERMPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPERMPSZ256rr
block|,
name|X86
operator|::
name|VPERMPSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPERMQZ256mi
block|,
name|X86
operator|::
name|VPERMQYmi
block|}
block|,
block|{
name|X86
operator|::
name|VPERMQZ256ri
block|,
name|X86
operator|::
name|VPERMQYri
block|}
block|,
block|{
name|X86
operator|::
name|VPMADDUBSWZ256rm
block|,
name|X86
operator|::
name|VPMADDUBSWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMADDUBSWZ256rr
block|,
name|X86
operator|::
name|VPMADDUBSWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMADDWDZ256rm
block|,
name|X86
operator|::
name|VPMADDWDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMADDWDZ256rr
block|,
name|X86
operator|::
name|VPMADDWDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXSBZ256rm
block|,
name|X86
operator|::
name|VPMAXSBYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXSBZ256rr
block|,
name|X86
operator|::
name|VPMAXSBYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXSDZ256rm
block|,
name|X86
operator|::
name|VPMAXSDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXSDZ256rr
block|,
name|X86
operator|::
name|VPMAXSDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXSWZ256rm
block|,
name|X86
operator|::
name|VPMAXSWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXSWZ256rr
block|,
name|X86
operator|::
name|VPMAXSWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXUBZ256rm
block|,
name|X86
operator|::
name|VPMAXUBYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXUBZ256rr
block|,
name|X86
operator|::
name|VPMAXUBYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXUDZ256rm
block|,
name|X86
operator|::
name|VPMAXUDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXUDZ256rr
block|,
name|X86
operator|::
name|VPMAXUDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXUWZ256rm
block|,
name|X86
operator|::
name|VPMAXUWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMAXUWZ256rr
block|,
name|X86
operator|::
name|VPMAXUWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMINSBZ256rm
block|,
name|X86
operator|::
name|VPMINSBYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMINSBZ256rr
block|,
name|X86
operator|::
name|VPMINSBYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMINSDZ256rm
block|,
name|X86
operator|::
name|VPMINSDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMINSDZ256rr
block|,
name|X86
operator|::
name|VPMINSDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMINSWZ256rm
block|,
name|X86
operator|::
name|VPMINSWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMINSWZ256rr
block|,
name|X86
operator|::
name|VPMINSWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMINUBZ256rm
block|,
name|X86
operator|::
name|VPMINUBYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMINUBZ256rr
block|,
name|X86
operator|::
name|VPMINUBYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMINUDZ256rm
block|,
name|X86
operator|::
name|VPMINUDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMINUDZ256rr
block|,
name|X86
operator|::
name|VPMINUDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMINUWZ256rm
block|,
name|X86
operator|::
name|VPMINUWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMINUWZ256rr
block|,
name|X86
operator|::
name|VPMINUWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXBDZ256rm
block|,
name|X86
operator|::
name|VPMOVSXBDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXBDZ256rr
block|,
name|X86
operator|::
name|VPMOVSXBDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXBQZ256rm
block|,
name|X86
operator|::
name|VPMOVSXBQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXBQZ256rr
block|,
name|X86
operator|::
name|VPMOVSXBQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXBWZ256rm
block|,
name|X86
operator|::
name|VPMOVSXBWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXBWZ256rr
block|,
name|X86
operator|::
name|VPMOVSXBWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXDQZ256rm
block|,
name|X86
operator|::
name|VPMOVSXDQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXDQZ256rr
block|,
name|X86
operator|::
name|VPMOVSXDQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXWDZ256rm
block|,
name|X86
operator|::
name|VPMOVSXWDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXWDZ256rr
block|,
name|X86
operator|::
name|VPMOVSXWDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXWQZ256rm
block|,
name|X86
operator|::
name|VPMOVSXWQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVSXWQZ256rr
block|,
name|X86
operator|::
name|VPMOVSXWQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXBDZ256rm
block|,
name|X86
operator|::
name|VPMOVZXBDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXBDZ256rr
block|,
name|X86
operator|::
name|VPMOVZXBDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXBQZ256rm
block|,
name|X86
operator|::
name|VPMOVZXBQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXBQZ256rr
block|,
name|X86
operator|::
name|VPMOVZXBQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXBWZ256rm
block|,
name|X86
operator|::
name|VPMOVZXBWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXBWZ256rr
block|,
name|X86
operator|::
name|VPMOVZXBWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXDQZ256rm
block|,
name|X86
operator|::
name|VPMOVZXDQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXDQZ256rr
block|,
name|X86
operator|::
name|VPMOVZXDQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXWDZ256rm
block|,
name|X86
operator|::
name|VPMOVZXWDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXWDZ256rr
block|,
name|X86
operator|::
name|VPMOVZXWDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXWQZ256rm
block|,
name|X86
operator|::
name|VPMOVZXWQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMOVZXWQZ256rr
block|,
name|X86
operator|::
name|VPMOVZXWQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMULDQZ256rm
block|,
name|X86
operator|::
name|VPMULDQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMULDQZ256rr
block|,
name|X86
operator|::
name|VPMULDQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMULHRSWZ256rm
block|,
name|X86
operator|::
name|VPMULHRSWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMULHRSWZ256rr
block|,
name|X86
operator|::
name|VPMULHRSWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMULHUWZ256rm
block|,
name|X86
operator|::
name|VPMULHUWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMULHUWZ256rr
block|,
name|X86
operator|::
name|VPMULHUWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMULHWZ256rm
block|,
name|X86
operator|::
name|VPMULHWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMULHWZ256rr
block|,
name|X86
operator|::
name|VPMULHWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMULLDZ256rm
block|,
name|X86
operator|::
name|VPMULLDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMULLDZ256rr
block|,
name|X86
operator|::
name|VPMULLDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMULLWZ256rm
block|,
name|X86
operator|::
name|VPMULLWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMULLWZ256rr
block|,
name|X86
operator|::
name|VPMULLWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPMULUDQZ256rm
block|,
name|X86
operator|::
name|VPMULUDQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPMULUDQZ256rr
block|,
name|X86
operator|::
name|VPMULUDQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPORDZ256rm
block|,
name|X86
operator|::
name|VPORYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPORDZ256rr
block|,
name|X86
operator|::
name|VPORYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPORQZ256rm
block|,
name|X86
operator|::
name|VPORYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPORQZ256rr
block|,
name|X86
operator|::
name|VPORYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSADBWZ256rm
block|,
name|X86
operator|::
name|VPSADBWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSADBWZ256rr
block|,
name|X86
operator|::
name|VPSADBWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSHUFBZ256rm
block|,
name|X86
operator|::
name|VPSHUFBYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSHUFBZ256rr
block|,
name|X86
operator|::
name|VPSHUFBYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSHUFDZ256mi
block|,
name|X86
operator|::
name|VPSHUFDYmi
block|}
block|,
block|{
name|X86
operator|::
name|VPSHUFDZ256ri
block|,
name|X86
operator|::
name|VPSHUFDYri
block|}
block|,
block|{
name|X86
operator|::
name|VPSHUFHWZ256mi
block|,
name|X86
operator|::
name|VPSHUFHWYmi
block|}
block|,
block|{
name|X86
operator|::
name|VPSHUFHWZ256ri
block|,
name|X86
operator|::
name|VPSHUFHWYri
block|}
block|,
block|{
name|X86
operator|::
name|VPSHUFLWZ256mi
block|,
name|X86
operator|::
name|VPSHUFLWYmi
block|}
block|,
block|{
name|X86
operator|::
name|VPSHUFLWZ256ri
block|,
name|X86
operator|::
name|VPSHUFLWYri
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLDQZ256rr
block|,
name|X86
operator|::
name|VPSLLDQYri
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLDZ256ri
block|,
name|X86
operator|::
name|VPSLLDYri
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLDZ256rm
block|,
name|X86
operator|::
name|VPSLLDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLDZ256rr
block|,
name|X86
operator|::
name|VPSLLDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLQZ256ri
block|,
name|X86
operator|::
name|VPSLLQYri
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLQZ256rm
block|,
name|X86
operator|::
name|VPSLLQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLQZ256rr
block|,
name|X86
operator|::
name|VPSLLQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLVDZ256rm
block|,
name|X86
operator|::
name|VPSLLVDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLVDZ256rr
block|,
name|X86
operator|::
name|VPSLLVDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLVQZ256rm
block|,
name|X86
operator|::
name|VPSLLVQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLVQZ256rr
block|,
name|X86
operator|::
name|VPSLLVQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLWZ256ri
block|,
name|X86
operator|::
name|VPSLLWYri
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLWZ256rm
block|,
name|X86
operator|::
name|VPSLLWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSLLWZ256rr
block|,
name|X86
operator|::
name|VPSLLWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSRADZ256ri
block|,
name|X86
operator|::
name|VPSRADYri
block|}
block|,
block|{
name|X86
operator|::
name|VPSRADZ256rm
block|,
name|X86
operator|::
name|VPSRADYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSRADZ256rr
block|,
name|X86
operator|::
name|VPSRADYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSRAVDZ256rm
block|,
name|X86
operator|::
name|VPSRAVDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSRAVDZ256rr
block|,
name|X86
operator|::
name|VPSRAVDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSRAWZ256ri
block|,
name|X86
operator|::
name|VPSRAWYri
block|}
block|,
block|{
name|X86
operator|::
name|VPSRAWZ256rm
block|,
name|X86
operator|::
name|VPSRAWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSRAWZ256rr
block|,
name|X86
operator|::
name|VPSRAWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLDQZ256rr
block|,
name|X86
operator|::
name|VPSRLDQYri
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLDZ256ri
block|,
name|X86
operator|::
name|VPSRLDYri
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLDZ256rm
block|,
name|X86
operator|::
name|VPSRLDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLDZ256rr
block|,
name|X86
operator|::
name|VPSRLDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLQZ256ri
block|,
name|X86
operator|::
name|VPSRLQYri
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLQZ256rm
block|,
name|X86
operator|::
name|VPSRLQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLQZ256rr
block|,
name|X86
operator|::
name|VPSRLQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLVDZ256rm
block|,
name|X86
operator|::
name|VPSRLVDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLVDZ256rr
block|,
name|X86
operator|::
name|VPSRLVDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLVQZ256rm
block|,
name|X86
operator|::
name|VPSRLVQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLVQZ256rr
block|,
name|X86
operator|::
name|VPSRLVQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLWZ256ri
block|,
name|X86
operator|::
name|VPSRLWYri
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLWZ256rm
block|,
name|X86
operator|::
name|VPSRLWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSRLWZ256rr
block|,
name|X86
operator|::
name|VPSRLWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBBZ256rm
block|,
name|X86
operator|::
name|VPSUBBYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBBZ256rr
block|,
name|X86
operator|::
name|VPSUBBYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBDZ256rm
block|,
name|X86
operator|::
name|VPSUBDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBDZ256rr
block|,
name|X86
operator|::
name|VPSUBDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBQZ256rm
block|,
name|X86
operator|::
name|VPSUBQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBQZ256rr
block|,
name|X86
operator|::
name|VPSUBQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBSBZ256rm
block|,
name|X86
operator|::
name|VPSUBSBYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBSBZ256rr
block|,
name|X86
operator|::
name|VPSUBSBYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBSWZ256rm
block|,
name|X86
operator|::
name|VPSUBSWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBSWZ256rr
block|,
name|X86
operator|::
name|VPSUBSWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBUSBZ256rm
block|,
name|X86
operator|::
name|VPSUBUSBYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBUSBZ256rr
block|,
name|X86
operator|::
name|VPSUBUSBYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBUSWZ256rm
block|,
name|X86
operator|::
name|VPSUBUSWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBUSWZ256rr
block|,
name|X86
operator|::
name|VPSUBUSWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBWZ256rm
block|,
name|X86
operator|::
name|VPSUBWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPSUBWZ256rr
block|,
name|X86
operator|::
name|VPSUBWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKHBWZ256rm
block|,
name|X86
operator|::
name|VPUNPCKHBWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKHBWZ256rr
block|,
name|X86
operator|::
name|VPUNPCKHBWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKHDQZ256rm
block|,
name|X86
operator|::
name|VPUNPCKHDQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKHDQZ256rr
block|,
name|X86
operator|::
name|VPUNPCKHDQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKHQDQZ256rm
block|,
name|X86
operator|::
name|VPUNPCKHQDQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKHQDQZ256rr
block|,
name|X86
operator|::
name|VPUNPCKHQDQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKHWDZ256rm
block|,
name|X86
operator|::
name|VPUNPCKHWDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKHWDZ256rr
block|,
name|X86
operator|::
name|VPUNPCKHWDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKLBWZ256rm
block|,
name|X86
operator|::
name|VPUNPCKLBWYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKLBWZ256rr
block|,
name|X86
operator|::
name|VPUNPCKLBWYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKLDQZ256rm
block|,
name|X86
operator|::
name|VPUNPCKLDQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKLDQZ256rr
block|,
name|X86
operator|::
name|VPUNPCKLDQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKLQDQZ256rm
block|,
name|X86
operator|::
name|VPUNPCKLQDQYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKLQDQZ256rr
block|,
name|X86
operator|::
name|VPUNPCKLQDQYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKLWDZ256rm
block|,
name|X86
operator|::
name|VPUNPCKLWDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPUNPCKLWDZ256rr
block|,
name|X86
operator|::
name|VPUNPCKLWDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPXORDZ256rm
block|,
name|X86
operator|::
name|VPXORYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPXORDZ256rr
block|,
name|X86
operator|::
name|VPXORYrr
block|}
block|,
block|{
name|X86
operator|::
name|VPXORQZ256rm
block|,
name|X86
operator|::
name|VPXORYrm
block|}
block|,
block|{
name|X86
operator|::
name|VPXORQZ256rr
block|,
name|X86
operator|::
name|VPXORYrr
block|}
block|,
block|{
name|X86
operator|::
name|VSHUFPDZ256rmi
block|,
name|X86
operator|::
name|VSHUFPDYrmi
block|}
block|,
block|{
name|X86
operator|::
name|VSHUFPDZ256rri
block|,
name|X86
operator|::
name|VSHUFPDYrri
block|}
block|,
block|{
name|X86
operator|::
name|VSHUFPSZ256rmi
block|,
name|X86
operator|::
name|VSHUFPSYrmi
block|}
block|,
block|{
name|X86
operator|::
name|VSHUFPSZ256rri
block|,
name|X86
operator|::
name|VSHUFPSYrri
block|}
block|,
block|{
name|X86
operator|::
name|VSQRTPDZ256m
block|,
name|X86
operator|::
name|VSQRTPDYm
block|}
block|,
block|{
name|X86
operator|::
name|VSQRTPDZ256r
block|,
name|X86
operator|::
name|VSQRTPDYr
block|}
block|,
block|{
name|X86
operator|::
name|VSQRTPSZ256m
block|,
name|X86
operator|::
name|VSQRTPSYm
block|}
block|,
block|{
name|X86
operator|::
name|VSQRTPSZ256r
block|,
name|X86
operator|::
name|VSQRTPSYr
block|}
block|,
block|{
name|X86
operator|::
name|VSUBPDZ256rm
block|,
name|X86
operator|::
name|VSUBPDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VSUBPDZ256rr
block|,
name|X86
operator|::
name|VSUBPDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VSUBPSZ256rm
block|,
name|X86
operator|::
name|VSUBPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VSUBPSZ256rr
block|,
name|X86
operator|::
name|VSUBPSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VUNPCKHPDZ256rm
block|,
name|X86
operator|::
name|VUNPCKHPDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VUNPCKHPDZ256rr
block|,
name|X86
operator|::
name|VUNPCKHPDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VUNPCKHPSZ256rm
block|,
name|X86
operator|::
name|VUNPCKHPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VUNPCKHPSZ256rr
block|,
name|X86
operator|::
name|VUNPCKHPSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VUNPCKLPDZ256rm
block|,
name|X86
operator|::
name|VUNPCKLPDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VUNPCKLPDZ256rr
block|,
name|X86
operator|::
name|VUNPCKLPDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VUNPCKLPSZ256rm
block|,
name|X86
operator|::
name|VUNPCKLPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VUNPCKLPSZ256rr
block|,
name|X86
operator|::
name|VUNPCKLPSYrr
block|}
block|,
block|{
name|X86
operator|::
name|VXORPDZ256rm
block|,
name|X86
operator|::
name|VXORPDYrm
block|}
block|,
block|{
name|X86
operator|::
name|VXORPDZ256rr
block|,
name|X86
operator|::
name|VXORPDYrr
block|}
block|,
block|{
name|X86
operator|::
name|VXORPSZ256rm
block|,
name|X86
operator|::
name|VXORPSYrm
block|}
block|,
block|{
name|X86
operator|::
name|VXORPSZ256rr
block|,
name|X86
operator|::
name|VXORPSYrr
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

end_unit

