--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Piano.twx Piano.ncd -o Piano.twr Piano.pcf -ucf fpga.ucf

Design file:              Piano.ncd
Physical constraint file: Piano.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
PS2C        |    1.184(R)|    0.147(R)|outClk_0_OBUF     |   0.000|
PS2D        |    1.023(R)|    0.277(R)|outClk_0_OBUF     |   0.000|
btn<0>      |    1.892(R)|    0.521(R)|outClk_0_OBUF     |   0.000|
------------+------------+------------+------------------+--------+

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Led<0>      |    7.698(R)|outClk_0_OBUF     |   0.000|
Led<1>      |    7.032(R)|outClk_0_OBUF     |   0.000|
Led<2>      |    7.646(R)|outClk_0_OBUF     |   0.000|
Led<3>      |    7.556(R)|outClk_0_OBUF     |   0.000|
Led<4>      |    7.448(R)|outClk_0_OBUF     |   0.000|
OutBlue<1>  |   10.810(R)|outClk_0_OBUF     |   0.000|
OutBlue<2>  |   11.184(R)|outClk_0_OBUF     |   0.000|
OutGreen<0> |   10.055(R)|outClk_0_OBUF     |   0.000|
OutGreen<1> |   10.523(R)|outClk_0_OBUF     |   0.000|
OutGreen<2> |   10.731(R)|outClk_0_OBUF     |   0.000|
OutRed<0>   |   10.485(R)|outClk_0_OBUF     |   0.000|
OutRed<1>   |   10.744(R)|outClk_0_OBUF     |   0.000|
OutRed<2>   |   10.529(R)|outClk_0_OBUF     |   0.000|
outClk<1>   |   13.434(R)|outClk_0_OBUF     |   0.000|
outClk<2>   |   12.774(R)|outClk_0_OBUF     |   0.000|
salida_pwm  |   13.282(R)|outClk_0_OBUF     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   16.158|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
mclk           |outClk<0>      |    8.416|
mclk           |outClk<1>      |   11.208|
mclk           |outClk<2>      |   11.281|
---------------+---------------+---------+


Analysis completed Wed Nov 19 12:26:35 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



