Running: /home/robert/XilinxISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/TopLevel_tb_isim_beh.exe -prj /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/TopLevel_tb_beh.prj work.TopLevel_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ipcore_dir/DATAMEM.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/word_unit.vhd" into library work
WARNING:HDLCompiler:946 - "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/word_unit.vhd" Line 55: Actual for formal port clka is neither a static name nor a globally static expression
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/SH_PCREG.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/shift_unit.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/PC_OFFSET.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/PC_INC.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/logical_unit.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/arith_unit.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/ADR_LATCH.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/Shadow_Register_Bank.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/Shadow_IMM_Add.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/REG_CTL.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/RegisterBank.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/PipelineRegisters.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/Instruction_Memory_TL.vhd" into library work
ERROR:HDLCompiler:104 - "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/Instruction_Memory_TL.vhd" Line 117: Cannot find <instr_mem> in library <work>. Please ensure that the library was compiled, and that a library and a use clause are present in the VHDL file.
ERROR:HDLCompiler:854 - "/home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/Instruction_Memory_TL.vhd" Line 49: Unit <structural> ignored due to previous errors.
VHDL file /home/robert/UMD_RISC-16G5/ProjectLab2/NewCombined/Instruction_Memory_TL.vhd ignored due to errors
