// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Conv_HH_
#define _Conv_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Conv_mac_muladd_8bkb.h"
#include "Conv_mac_muladd_8cud.h"

namespace ap_rtl {

struct Conv : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > img_V_address0;
    sc_out< sc_logic > img_V_ce0;
    sc_in< sc_lv<8> > img_V_q0;
    sc_out< sc_lv<3> > img_V_address1;
    sc_out< sc_logic > img_V_ce1;
    sc_in< sc_lv<8> > img_V_q1;
    sc_out< sc_lv<2> > weight_V_address0;
    sc_out< sc_logic > weight_V_ce0;
    sc_in< sc_lv<8> > weight_V_q0;
    sc_out< sc_lv<2> > weight_V_address1;
    sc_out< sc_logic > weight_V_ce1;
    sc_in< sc_lv<8> > weight_V_q1;
    sc_out< sc_lv<3> > feature_V_address0;
    sc_out< sc_logic > feature_V_ce0;
    sc_out< sc_logic > feature_V_we0;
    sc_out< sc_lv<8> > feature_V_d0;
    sc_in< sc_lv<8> > feature_V_q0;
    sc_out< sc_lv<3> > feature_V_address1;
    sc_out< sc_logic > feature_V_ce1;
    sc_out< sc_logic > feature_V_we1;
    sc_out< sc_lv<8> > feature_V_d1;
    sc_in< sc_lv<8> > feature_V_q1;


    // Module declarations
    Conv(sc_module_name name);
    SC_HAS_PROCESS(Conv);

    ~Conv();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U1;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U2;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U3;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U4;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U5;
    Conv_mac_muladd_8cud<1,1,8,8,8,8>* Conv_mac_muladd_8cud_U6;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U7;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U8;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U9;
    Conv_mac_muladd_8cud<1,1,8,8,8,8>* Conv_mac_muladd_8cud_U10;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U11;
    Conv_mac_muladd_8cud<1,1,8,8,8,8>* Conv_mac_muladd_8cud_U12;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U13;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U14;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U15;
    Conv_mac_muladd_8cud<1,1,8,8,8,8>* Conv_mac_muladd_8cud_U16;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U17;
    Conv_mac_muladd_8cud<1,1,8,8,8,8>* Conv_mac_muladd_8cud_U18;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U19;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U20;
    Conv_mac_muladd_8cud<1,1,8,8,8,8>* Conv_mac_muladd_8cud_U21;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U22;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U23;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U24;
    Conv_mac_muladd_8cud<1,1,8,8,8,8>* Conv_mac_muladd_8cud_U25;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U26;
    Conv_mac_muladd_8cud<1,1,8,8,8,8>* Conv_mac_muladd_8cud_U27;
    Conv_mac_muladd_8cud<1,1,8,8,8,8>* Conv_mac_muladd_8cud_U28;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U29;
    Conv_mac_muladd_8cud<1,1,8,8,8,8>* Conv_mac_muladd_8cud_U30;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U31;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U32;
    Conv_mac_muladd_8cud<1,1,8,8,8,8>* Conv_mac_muladd_8cud_U33;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U34;
    Conv_mac_muladd_8cud<1,1,8,8,8,8>* Conv_mac_muladd_8cud_U35;
    Conv_mac_muladd_8bkb<1,1,8,8,8,8>* Conv_mac_muladd_8bkb_U36;
    sc_signal< sc_lv<14> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > p_0191_0_reg_427;
    sc_signal< sc_lv<8> > reg_470;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln887_reg_1305;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<8> > grp_fu_438_p2;
    sc_signal< sc_lv<8> > reg_474;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state12_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<8> > reg_478;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<8> > reg_483;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > grp_fu_444_p2;
    sc_signal< sc_lv<8> > reg_488;
    sc_signal< sc_lv<8> > reg_492;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<8> > reg_496;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<8> > grp_fu_450_p2;
    sc_signal< sc_lv<8> > reg_501;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<8> > reg_505;
    sc_signal< sc_lv<8> > grp_fu_455_p2;
    sc_signal< sc_lv<8> > reg_510;
    sc_signal< sc_lv<8> > reg_514;
    sc_signal< sc_lv<8> > reg_519;
    sc_signal< sc_lv<8> > grp_fu_460_p2;
    sc_signal< sc_lv<8> > reg_523;
    sc_signal< sc_lv<8> > grp_fu_465_p2;
    sc_signal< sc_lv<8> > reg_527;
    sc_signal< sc_lv<1> > icmp_ln887_fu_531_p2;
    sc_signal< sc_lv<1> > icmp_ln887_reg_1305_pp0_iter1_reg;
    sc_signal< sc_lv<3> > r_V_fu_537_p2;
    sc_signal< sc_lv<3> > r_V_reg_1309;
    sc_signal< sc_lv<6> > shl_ln_fu_543_p3;
    sc_signal< sc_lv<6> > shl_ln_reg_1315;
    sc_signal< sc_lv<7> > sub_ln214_fu_567_p2;
    sc_signal< sc_lv<7> > sub_ln214_reg_1320;
    sc_signal< sc_lv<3> > feature_V_addr_reg_1328;
    sc_signal< sc_lv<3> > feature_V_addr_reg_1328_pp0_iter1_reg;
    sc_signal< sc_lv<5> > trunc_ln_fu_586_p3;
    sc_signal< sc_lv<5> > trunc_ln_reg_1333;
    sc_signal< sc_lv<3> > add_ln1353_1_fu_618_p2;
    sc_signal< sc_lv<3> > add_ln1353_1_reg_1353;
    sc_signal< sc_lv<2> > trunc_ln21_4_fu_624_p1;
    sc_signal< sc_lv<2> > trunc_ln21_4_reg_1358;
    sc_signal< sc_lv<3> > feature_V_addr_1_reg_1363;
    sc_signal< sc_lv<3> > feature_V_addr_1_reg_1363_pp0_iter1_reg;
    sc_signal< sc_lv<8> > feature_V_load_reg_1368;
    sc_signal< sc_lv<8> > weight_V_load_2_reg_1373;
    sc_signal< sc_lv<5> > trunc_ln21_1_fu_642_p3;
    sc_signal< sc_lv<5> > trunc_ln21_1_reg_1379;
    sc_signal< sc_lv<8> > weight_V_load_3_reg_1388;
    sc_signal< sc_lv<8> > feature_V_load_1_reg_1408;
    sc_signal< sc_lv<3> > feature_V_addr_2_reg_1413;
    sc_signal< sc_lv<3> > feature_V_addr_3_reg_1418;
    sc_signal< sc_lv<3> > feature_V_addr_4_reg_1423;
    sc_signal< sc_lv<3> > feature_V_addr_4_reg_1423_pp0_iter1_reg;
    sc_signal< sc_lv<3> > feature_V_addr_5_reg_1428;
    sc_signal< sc_lv<3> > feature_V_addr_5_reg_1428_pp0_iter1_reg;
    sc_signal< sc_lv<8> > weight_V_load_4_reg_1433;
    sc_signal< sc_lv<5> > trunc_ln21_2_fu_728_p3;
    sc_signal< sc_lv<5> > trunc_ln21_2_reg_1439;
    sc_signal< sc_lv<8> > weight_V_load_7_reg_1453;
    sc_signal< sc_lv<8> > grp_fu_1019_p3;
    sc_signal< sc_lv<8> > add_ln700_1_reg_1464;
    sc_signal< sc_lv<8> > feature_V_load_3_reg_1469;
    sc_signal< sc_lv<8> > weight_V_load_reg_1474;
    sc_signal< sc_lv<8> > weight_V_load_8_reg_1483;
    sc_signal< sc_lv<8> > grp_fu_1026_p3;
    sc_signal< sc_lv<8> > add_ln700_18_reg_1503;
    sc_signal< sc_lv<8> > feature_V_load_5_reg_1508;
    sc_signal< sc_lv<8> > weight_V_load_1_reg_1513;
    sc_signal< sc_lv<8> > weight_V_load_5_reg_1523;
    sc_signal< sc_lv<8> > grp_fu_1034_p3;
    sc_signal< sc_lv<8> > add_ln700_4_reg_1532;
    sc_signal< sc_lv<8> > grp_fu_1042_p3;
    sc_signal< sc_lv<8> > add_ln700_5_reg_1537;
    sc_signal< sc_lv<8> > mul_ln700_22_reg_1552;
    sc_signal< sc_lv<8> > grp_fu_1049_p3;
    sc_signal< sc_lv<8> > add_ln700_27_reg_1557;
    sc_signal< sc_lv<8> > weight_V_load_6_reg_1562;
    sc_signal< sc_lv<8> > grp_fu_1055_p3;
    sc_signal< sc_lv<8> > add_ln700_11_reg_1572;
    sc_signal< sc_lv<8> > grp_fu_1069_p3;
    sc_signal< sc_lv<8> > add_ln700_36_reg_1587;
    sc_signal< sc_lv<8> > grp_fu_1076_p3;
    sc_signal< sc_lv<8> > add_ln700_13_reg_1592;
    sc_signal< sc_lv<8> > grp_fu_1083_p3;
    sc_signal< sc_lv<8> > add_ln700_15_reg_1597;
    sc_signal< sc_lv<8> > img_V_load_14_reg_1602;
    sc_signal< sc_lv<8> > add_ln700_16_fu_837_p2;
    sc_signal< sc_lv<8> > add_ln700_16_reg_1618;
    sc_signal< sc_lv<8> > grp_fu_1097_p3;
    sc_signal< sc_lv<8> > add_ln700_20_reg_1623;
    sc_signal< sc_lv<8> > grp_fu_1111_p3;
    sc_signal< sc_lv<8> > add_ln700_45_reg_1638;
    sc_signal< sc_lv<8> > grp_fu_1117_p3;
    sc_signal< sc_lv<8> > add_ln700_22_reg_1643;
    sc_signal< sc_lv<8> > grp_fu_1123_p3;
    sc_signal< sc_lv<8> > add_ln700_24_reg_1648;
    sc_signal< sc_lv<8> > img_V_load_18_reg_1653;
    sc_signal< sc_lv<8> > grp_fu_1136_p3;
    sc_signal< sc_lv<8> > add_ln700_29_reg_1668;
    sc_signal< sc_lv<8> > grp_fu_1150_p3;
    sc_signal< sc_lv<8> > add_ln700_31_reg_1673;
    sc_signal< sc_lv<8> > mul_ln700_52_reg_1683;
    sc_signal< sc_lv<8> > grp_fu_1157_p3;
    sc_signal< sc_lv<8> > add_ln700_33_reg_1703;
    sc_signal< sc_lv<8> > grp_fu_1171_p3;
    sc_signal< sc_lv<8> > add_ln700_37_reg_1708;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_state13_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_lv<8> > grp_fu_1178_p3;
    sc_signal< sc_lv<8> > add_ln700_reg_1718;
    sc_signal< sc_lv<8> > grp_fu_1184_p3;
    sc_signal< sc_lv<8> > add_ln700_2_reg_1723;
    sc_signal< sc_lv<8> > grp_fu_1190_p3;
    sc_signal< sc_lv<8> > add_ln700_9_reg_1728;
    sc_signal< sc_lv<8> > grp_fu_1196_p3;
    sc_signal< sc_lv<8> > add_ln700_6_reg_1738;
    sc_signal< sc_lv<8> > add_ln700_17_fu_971_p2;
    sc_signal< sc_lv<8> > add_ln700_17_reg_1743;
    sc_signal< sc_lv<8> > grp_fu_1202_p3;
    sc_signal< sc_lv<8> > add_ln700_38_reg_1748;
    sc_signal< sc_lv<8> > grp_fu_1208_p3;
    sc_signal< sc_lv<8> > add_ln700_40_reg_1753;
    sc_signal< sc_lv<8> > add_ln700_8_fu_984_p2;
    sc_signal< sc_lv<8> > add_ln700_8_reg_1758;
    sc_signal< sc_lv<8> > grp_fu_1215_p3;
    sc_signal< sc_lv<8> > add_ln700_42_reg_1763;
    sc_signal< sc_lv<8> > grp_fu_1228_p3;
    sc_signal< sc_lv<8> > add_ln700_46_reg_1768;
    sc_signal< sc_lv<8> > add_ln700_44_fu_998_p2;
    sc_signal< sc_lv<8> > add_ln700_44_reg_1773;
    sc_signal< sc_lv<8> > grp_fu_1235_p3;
    sc_signal< sc_lv<8> > add_ln700_47_reg_1778;
    sc_signal< sc_lv<8> > grp_fu_1240_p3;
    sc_signal< sc_lv<8> > add_ln700_49_reg_1783;
    sc_signal< sc_lv<8> > grp_fu_1247_p3;
    sc_signal< sc_lv<8> > add_ln700_51_reg_1788;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_lv<3> > ap_phi_mux_p_0191_0_phi_fu_431_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln559_fu_577_p1;
    sc_signal< sc_lv<64> > zext_ln22_1_fu_600_p1;
    sc_signal< sc_lv<64> > zext_ln559_2_fu_613_p1;
    sc_signal< sc_lv<64> > zext_ln559_4_fu_634_p1;
    sc_signal< sc_lv<64> > zext_ln22_2_fu_656_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln22_3_fu_667_p1;
    sc_signal< sc_lv<64> > zext_ln559_5_fu_681_p1;
    sc_signal< sc_lv<64> > zext_ln559_6_fu_695_p1;
    sc_signal< sc_lv<64> > zext_ln559_7_fu_709_p1;
    sc_signal< sc_lv<64> > zext_ln559_8_fu_723_p1;
    sc_signal< sc_lv<64> > zext_ln22_4_fu_741_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln22_5_fu_752_p1;
    sc_signal< sc_lv<64> > zext_ln22_6_fu_762_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln22_7_fu_772_p1;
    sc_signal< sc_lv<64> > zext_ln22_8_fu_782_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln22_9_fu_792_p1;
    sc_signal< sc_lv<64> > zext_ln22_10_fu_802_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > zext_ln22_11_fu_812_p1;
    sc_signal< sc_lv<64> > zext_ln22_12_fu_822_p1;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<64> > zext_ln22_13_fu_832_p1;
    sc_signal< sc_lv<64> > zext_ln22_14_fu_846_p1;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<64> > zext_ln22_15_fu_856_p1;
    sc_signal< sc_lv<64> > zext_ln22_16_fu_866_p1;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_lv<64> > zext_ln22_17_fu_876_p1;
    sc_signal< sc_lv<64> > zext_ln22_18_fu_901_p1;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_lv<64> > zext_ln22_20_fu_911_p1;
    sc_signal< sc_lv<64> > zext_ln559_1_fu_916_p1;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< sc_lv<64> > zext_ln22_fu_925_p1;
    sc_signal< sc_lv<64> > zext_ln559_3_fu_937_p1;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_lv<64> > zext_ln22_19_fu_962_p1;
    sc_signal< sc_lv<8> > add_ln700_26_fu_889_p2;
    sc_signal< sc_lv<8> > add_ln700_35_fu_950_p2;
    sc_signal< sc_lv<8> > add_ln700_53_fu_1012_p2;
    sc_signal< sc_lv<8> > grp_fu_438_p0;
    sc_signal< sc_lv<8> > grp_fu_438_p1;
    sc_signal< sc_lv<8> > grp_fu_444_p0;
    sc_signal< sc_lv<8> > grp_fu_444_p1;
    sc_signal< sc_lv<8> > grp_fu_450_p1;
    sc_signal< sc_lv<8> > grp_fu_455_p1;
    sc_signal< sc_lv<8> > grp_fu_460_p1;
    sc_signal< sc_lv<8> > grp_fu_465_p1;
    sc_signal< sc_lv<4> > shl_ln214_1_fu_555_p3;
    sc_signal< sc_lv<7> > zext_ln214_fu_551_p1;
    sc_signal< sc_lv<7> > zext_ln214_1_fu_563_p1;
    sc_signal< sc_lv<8> > sext_ln214_fu_573_p1;
    sc_signal< sc_lv<2> > trunc_ln21_fu_582_p1;
    sc_signal< sc_lv<5> > or_ln22_1_fu_594_p2;
    sc_signal< sc_lv<6> > shl_ln1352_1_fu_605_p3;
    sc_signal< sc_lv<8> > or_ln214_fu_628_p2;
    sc_signal< sc_lv<2> > trunc_ln21_3_fu_639_p1;
    sc_signal< sc_lv<5> > or_ln22_2_fu_650_p2;
    sc_signal< sc_lv<5> > or_ln22_3_fu_661_p2;
    sc_signal< sc_lv<7> > add_ln214_fu_672_p2;
    sc_signal< sc_lv<8> > sext_ln214_1_fu_677_p1;
    sc_signal< sc_lv<7> > add_ln214_1_fu_686_p2;
    sc_signal< sc_lv<8> > sext_ln214_2_fu_691_p1;
    sc_signal< sc_lv<7> > add_ln214_2_fu_700_p2;
    sc_signal< sc_lv<8> > sext_ln214_3_fu_705_p1;
    sc_signal< sc_lv<7> > add_ln214_3_fu_714_p2;
    sc_signal< sc_lv<8> > sext_ln214_4_fu_719_p1;
    sc_signal< sc_lv<5> > or_ln22_4_fu_735_p2;
    sc_signal< sc_lv<5> > or_ln22_5_fu_746_p2;
    sc_signal< sc_lv<5> > or_ln22_6_fu_757_p2;
    sc_signal< sc_lv<5> > or_ln22_7_fu_767_p2;
    sc_signal< sc_lv<5> > or_ln22_8_fu_777_p2;
    sc_signal< sc_lv<5> > or_ln22_9_fu_787_p2;
    sc_signal< sc_lv<5> > or_ln22_10_fu_797_p2;
    sc_signal< sc_lv<5> > or_ln22_11_fu_807_p2;
    sc_signal< sc_lv<5> > or_ln22_12_fu_817_p2;
    sc_signal< sc_lv<5> > or_ln22_13_fu_827_p2;
    sc_signal< sc_lv<5> > or_ln22_14_fu_841_p2;
    sc_signal< sc_lv<5> > or_ln22_15_fu_851_p2;
    sc_signal< sc_lv<5> > or_ln22_16_fu_861_p2;
    sc_signal< sc_lv<5> > or_ln22_17_fu_871_p2;
    sc_signal< sc_lv<8> > add_ln700_25_fu_885_p2;
    sc_signal< sc_lv<8> > add_ln700_21_fu_881_p2;
    sc_signal< sc_lv<5> > or_ln22_18_fu_896_p2;
    sc_signal< sc_lv<5> > or_ln22_20_fu_906_p2;
    sc_signal< sc_lv<5> > or_ln22_fu_920_p2;
    sc_signal< sc_lv<6> > shl_ln1352_2_fu_930_p3;
    sc_signal< sc_lv<8> > add_ln700_34_fu_946_p2;
    sc_signal< sc_lv<8> > add_ln700_30_fu_942_p2;
    sc_signal< sc_lv<5> > or_ln22_19_fu_957_p2;
    sc_signal< sc_lv<8> > add_ln700_12_fu_967_p2;
    sc_signal< sc_lv<8> > add_ln700_7_fu_980_p2;
    sc_signal< sc_lv<8> > add_ln700_3_fu_976_p2;
    sc_signal< sc_lv<8> > add_ln700_43_fu_994_p2;
    sc_signal< sc_lv<8> > add_ln700_39_fu_990_p2;
    sc_signal< sc_lv<8> > add_ln700_52_fu_1008_p2;
    sc_signal< sc_lv<8> > add_ln700_48_fu_1004_p2;
    sc_signal< sc_lv<8> > grp_fu_1061_p3;
    sc_signal< sc_lv<8> > grp_fu_1089_p3;
    sc_signal< sc_lv<8> > grp_fu_1103_p3;
    sc_signal< sc_lv<8> > grp_fu_1129_p3;
    sc_signal< sc_lv<8> > grp_fu_1142_p3;
    sc_signal< sc_lv<8> > grp_fu_1163_p3;
    sc_signal< sc_lv<8> > grp_fu_1220_p3;
    sc_signal< sc_lv<8> > grp_fu_1253_p3;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<14> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<14> ap_ST_fsm_state1;
    static const sc_lv<14> ap_ST_fsm_pp0_stage0;
    static const sc_lv<14> ap_ST_fsm_pp0_stage1;
    static const sc_lv<14> ap_ST_fsm_pp0_stage2;
    static const sc_lv<14> ap_ST_fsm_pp0_stage3;
    static const sc_lv<14> ap_ST_fsm_pp0_stage4;
    static const sc_lv<14> ap_ST_fsm_pp0_stage5;
    static const sc_lv<14> ap_ST_fsm_pp0_stage6;
    static const sc_lv<14> ap_ST_fsm_pp0_stage7;
    static const sc_lv<14> ap_ST_fsm_pp0_stage8;
    static const sc_lv<14> ap_ST_fsm_pp0_stage9;
    static const sc_lv<14> ap_ST_fsm_pp0_stage10;
    static const sc_lv<14> ap_ST_fsm_pp0_stage11;
    static const sc_lv<14> ap_ST_fsm_state19;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_4;
    static const sc_lv<7> ap_const_lv7_5;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<32> ap_const_lv32_D;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1353_1_fu_618_p2();
    void thread_add_ln214_1_fu_686_p2();
    void thread_add_ln214_2_fu_700_p2();
    void thread_add_ln214_3_fu_714_p2();
    void thread_add_ln214_fu_672_p2();
    void thread_add_ln700_12_fu_967_p2();
    void thread_add_ln700_16_fu_837_p2();
    void thread_add_ln700_17_fu_971_p2();
    void thread_add_ln700_21_fu_881_p2();
    void thread_add_ln700_25_fu_885_p2();
    void thread_add_ln700_26_fu_889_p2();
    void thread_add_ln700_30_fu_942_p2();
    void thread_add_ln700_34_fu_946_p2();
    void thread_add_ln700_35_fu_950_p2();
    void thread_add_ln700_39_fu_990_p2();
    void thread_add_ln700_3_fu_976_p2();
    void thread_add_ln700_43_fu_994_p2();
    void thread_add_ln700_44_fu_998_p2();
    void thread_add_ln700_48_fu_1004_p2();
    void thread_add_ln700_52_fu_1008_p2();
    void thread_add_ln700_53_fu_1012_p2();
    void thread_add_ln700_7_fu_980_p2();
    void thread_add_ln700_8_fu_984_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_pp0_stage10_iter0();
    void thread_ap_block_state13_pp0_stage11_iter0();
    void thread_ap_block_state14_pp0_stage0_iter1();
    void thread_ap_block_state15_pp0_stage1_iter1();
    void thread_ap_block_state16_pp0_stage2_iter1();
    void thread_ap_block_state17_pp0_stage3_iter1();
    void thread_ap_block_state18_pp0_stage4_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_p_0191_0_phi_fu_431_p4();
    void thread_ap_ready();
    void thread_feature_V_address0();
    void thread_feature_V_address1();
    void thread_feature_V_ce0();
    void thread_feature_V_ce1();
    void thread_feature_V_d0();
    void thread_feature_V_d1();
    void thread_feature_V_we0();
    void thread_feature_V_we1();
    void thread_grp_fu_438_p0();
    void thread_grp_fu_438_p1();
    void thread_grp_fu_438_p2();
    void thread_grp_fu_444_p0();
    void thread_grp_fu_444_p1();
    void thread_grp_fu_444_p2();
    void thread_grp_fu_450_p1();
    void thread_grp_fu_450_p2();
    void thread_grp_fu_455_p1();
    void thread_grp_fu_455_p2();
    void thread_grp_fu_460_p1();
    void thread_grp_fu_460_p2();
    void thread_grp_fu_465_p1();
    void thread_grp_fu_465_p2();
    void thread_icmp_ln887_fu_531_p2();
    void thread_img_V_address0();
    void thread_img_V_address1();
    void thread_img_V_ce0();
    void thread_img_V_ce1();
    void thread_or_ln214_fu_628_p2();
    void thread_or_ln22_10_fu_797_p2();
    void thread_or_ln22_11_fu_807_p2();
    void thread_or_ln22_12_fu_817_p2();
    void thread_or_ln22_13_fu_827_p2();
    void thread_or_ln22_14_fu_841_p2();
    void thread_or_ln22_15_fu_851_p2();
    void thread_or_ln22_16_fu_861_p2();
    void thread_or_ln22_17_fu_871_p2();
    void thread_or_ln22_18_fu_896_p2();
    void thread_or_ln22_19_fu_957_p2();
    void thread_or_ln22_1_fu_594_p2();
    void thread_or_ln22_20_fu_906_p2();
    void thread_or_ln22_2_fu_650_p2();
    void thread_or_ln22_3_fu_661_p2();
    void thread_or_ln22_4_fu_735_p2();
    void thread_or_ln22_5_fu_746_p2();
    void thread_or_ln22_6_fu_757_p2();
    void thread_or_ln22_7_fu_767_p2();
    void thread_or_ln22_8_fu_777_p2();
    void thread_or_ln22_9_fu_787_p2();
    void thread_or_ln22_fu_920_p2();
    void thread_r_V_fu_537_p2();
    void thread_sext_ln214_1_fu_677_p1();
    void thread_sext_ln214_2_fu_691_p1();
    void thread_sext_ln214_3_fu_705_p1();
    void thread_sext_ln214_4_fu_719_p1();
    void thread_sext_ln214_fu_573_p1();
    void thread_shl_ln1352_1_fu_605_p3();
    void thread_shl_ln1352_2_fu_930_p3();
    void thread_shl_ln214_1_fu_555_p3();
    void thread_shl_ln_fu_543_p3();
    void thread_sub_ln214_fu_567_p2();
    void thread_trunc_ln21_1_fu_642_p3();
    void thread_trunc_ln21_2_fu_728_p3();
    void thread_trunc_ln21_3_fu_639_p1();
    void thread_trunc_ln21_4_fu_624_p1();
    void thread_trunc_ln21_fu_582_p1();
    void thread_trunc_ln_fu_586_p3();
    void thread_weight_V_address0();
    void thread_weight_V_address1();
    void thread_weight_V_ce0();
    void thread_weight_V_ce1();
    void thread_zext_ln214_1_fu_563_p1();
    void thread_zext_ln214_fu_551_p1();
    void thread_zext_ln22_10_fu_802_p1();
    void thread_zext_ln22_11_fu_812_p1();
    void thread_zext_ln22_12_fu_822_p1();
    void thread_zext_ln22_13_fu_832_p1();
    void thread_zext_ln22_14_fu_846_p1();
    void thread_zext_ln22_15_fu_856_p1();
    void thread_zext_ln22_16_fu_866_p1();
    void thread_zext_ln22_17_fu_876_p1();
    void thread_zext_ln22_18_fu_901_p1();
    void thread_zext_ln22_19_fu_962_p1();
    void thread_zext_ln22_1_fu_600_p1();
    void thread_zext_ln22_20_fu_911_p1();
    void thread_zext_ln22_2_fu_656_p1();
    void thread_zext_ln22_3_fu_667_p1();
    void thread_zext_ln22_4_fu_741_p1();
    void thread_zext_ln22_5_fu_752_p1();
    void thread_zext_ln22_6_fu_762_p1();
    void thread_zext_ln22_7_fu_772_p1();
    void thread_zext_ln22_8_fu_782_p1();
    void thread_zext_ln22_9_fu_792_p1();
    void thread_zext_ln22_fu_925_p1();
    void thread_zext_ln559_1_fu_916_p1();
    void thread_zext_ln559_2_fu_613_p1();
    void thread_zext_ln559_3_fu_937_p1();
    void thread_zext_ln559_4_fu_634_p1();
    void thread_zext_ln559_5_fu_681_p1();
    void thread_zext_ln559_6_fu_695_p1();
    void thread_zext_ln559_7_fu_709_p1();
    void thread_zext_ln559_8_fu_723_p1();
    void thread_zext_ln559_fu_577_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
