// Seed: 2655545574
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    input wand id_3,
    input supply0 id_4,
    input tri0 id_5,
    output uwire id_6
    , id_11,
    input tri id_7,
    output wire id_8,
    input wor id_9
);
endmodule
module module_1 (
    output tri id_0
    , id_6,
    input supply0 id_1,
    inout logic id_2,
    input tri1 id_3,
    input tri1 id_4
);
  supply1 id_7;
  reg id_8;
  initial id_8 <= id_2;
  id_9(
      .id_0(id_2 ^ 1 ^ id_0), .id_1(id_6), .id_2(id_1), .id_3(id_7 - 1)
  ); module_0(
      id_3, id_1, id_1, id_3, id_3, id_3, id_0, id_1, id_0, id_4
  );
endmodule
