// Seed: 4211619700
module module_0 (
    output id_0,
    input id_1,
    output logic id_2
);
  assign id_2 = 1;
  logic id_3;
  logic id_4;
  assign id_0 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout id_13;
  output id_12;
  inout id_11;
  inout id_10;
  output id_9;
  input id_8;
  output id_7;
  output id_6;
  output id_5;
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_14;
  always id_9[1 : 1] <= 'b0 == id_2;
endmodule
