==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:547:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.63 seconds. CPU system time: 0.8 seconds. Elapsed time: 19.85 seconds; current allocated memory: 460.293 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:521:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:521:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:611:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:611:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:611:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:533:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:571:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool, bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:617:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.03 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.38 seconds; current allocated memory: 461.219 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.219 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 482.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 508.094 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:358) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label7' (detector_solid/abs_solid_detector.cpp:369) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_662_2' (detector_solid/abs_solid_detector.cpp:662) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_668_3' (detector_solid/abs_solid_detector.cpp:668) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:292) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:534:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:571:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.34 seconds; current allocated memory: 562.031 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_660_1' (detector_solid/abs_solid_detector.cpp:660:30) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_675_4' (detector_solid/abs_solid_detector.cpp:676:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:664:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:670:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:360:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:363:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' (detector_solid/abs_solid_detector.cpp:365:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:371:17)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.31 seconds; current allocated memory: 717.891 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.52 seconds; current allocated memory: 732.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 732.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_668_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_668_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_668_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 732.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 732.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 732.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 732.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 732.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 732.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 49, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 734.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 735.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 746.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 746.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 746.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 746.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c21_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c22_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c23_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c24_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c25_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c26_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c27_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c28_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast5_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 746.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 746.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 746.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 746.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 756.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 756.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 757.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 757.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label7'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regions_10_addr_write_ln371', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) of variable 'tmp_21_i', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582 on array 'regions_10' and 'load' operation ('regions_10_load_14', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) on array 'regions_10'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'load' operation ('regions_2_load_10', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) on array 'regions_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_2'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'load' operation ('regions_2_load_12', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) on array 'regions_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_2'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'load' operation ('regions_14_load_14', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) on array 'regions_14' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_14'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'store' operation ('regions_14_addr_15_write_ln371', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) of variable 'tmp_19_i', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582 on array 'regions_14' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'regions_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, loop 'insert_point_label7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.04 seconds; current allocated memory: 769.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 769.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 776.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 776.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 776.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 776.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 776.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 776.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' pipeline 'VITIS_LOOP_660_1_VITIS_LOOP_662_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0 seconds. Elapsed time: 1.65 seconds; current allocated memory: 781.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_668_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_668_3' pipeline 'VITIS_LOOP_668_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_668_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 800.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 800.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Block_entry1012_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 801.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 810.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.61 seconds; current allocated memory: 828.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 847.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 849.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 852.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 865.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_insert_point_label6' pipeline 'insert_point_label6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_insert_point_label6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.25 seconds; current allocated memory: 883.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_insert_point_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_154_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_insert_point_label7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 893.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 922.230 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:547:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.53 seconds. CPU system time: 0.74 seconds. Elapsed time: 19.67 seconds; current allocated memory: 460.293 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:521:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:521:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:611:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:611:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:611:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:533:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:571:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:617:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.83 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.19 seconds; current allocated memory: 461.219 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.219 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 482.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 508.074 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:358) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label7' (detector_solid/abs_solid_detector.cpp:369) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_662_2' (detector_solid/abs_solid_detector.cpp:662) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_668_3' (detector_solid/abs_solid_detector.cpp:668) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:292) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:534:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:571:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.29 seconds; current allocated memory: 562.020 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_660_1' (detector_solid/abs_solid_detector.cpp:660:30) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_675_4' (detector_solid/abs_solid_detector.cpp:676:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:664:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:670:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:360:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:363:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' (detector_solid/abs_solid_detector.cpp:365:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:371:17)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.3 seconds; current allocated memory: 717.832 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.42 seconds; current allocated memory: 732.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 732.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_668_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_668_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_668_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 732.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 732.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 732.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 732.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 732.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 732.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 49, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 736.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 736.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 745.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 745.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 745.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 745.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c21_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c22_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c23_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c24_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c25_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c26_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c27_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c28_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast5_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 745.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 745.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 746.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 746.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 756.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 756.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 757.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 757.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label7'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regions_10_addr_write_ln371', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) of variable 'tmp_21_i', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582 on array 'regions_10' and 'load' operation ('regions_10_load_14', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) on array 'regions_10'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'load' operation ('regions_2_load_10', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) on array 'regions_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_2'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'load' operation ('regions_2_load_12', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) on array 'regions_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_2'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'load' operation ('regions_14_load_14', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) on array 'regions_14' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_14'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'store' operation ('regions_14_addr_15_write_ln371', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) of variable 'tmp_19_i', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582 on array 'regions_14' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'regions_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, loop 'insert_point_label7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.85 seconds; current allocated memory: 769.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 769.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 776.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 776.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 776.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 776.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 776.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 776.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' pipeline 'VITIS_LOOP_660_1_VITIS_LOOP_662_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.64 seconds; current allocated memory: 780.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_668_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_668_3' pipeline 'VITIS_LOOP_668_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_668_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 800.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 800.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Block_entry1012_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 801.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 810.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.6 seconds; current allocated memory: 828.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 847.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 849.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 852.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 865.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_insert_point_label6' pipeline 'insert_point_label6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_insert_point_label6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.24 seconds; current allocated memory: 883.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_insert_point_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_154_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_insert_point_label7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 893.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 922.113 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:547:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.45 seconds. CPU system time: 0.82 seconds. Elapsed time: 19.66 seconds; current allocated memory: 460.293 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:521:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:521:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:533:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:571:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:617:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.72 seconds; current allocated memory: 461.203 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.203 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 479.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 503.773 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:358) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label7' (detector_solid/abs_solid_detector.cpp:369) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_662_2' (detector_solid/abs_solid_detector.cpp:662) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_668_3' (detector_solid/abs_solid_detector.cpp:668) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:292) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:534:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test8'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:571:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point9'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test8'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test8' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 551.543 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_660_1' (detector_solid/abs_solid_detector.cpp:660:30) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_675_4' (detector_solid/abs_solid_detector.cpp:676:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:664:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:670:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:360:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' (detector_solid/abs_solid_detector.cpp:363:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' (detector_solid/abs_solid_detector.cpp:365:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:371:17)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.min'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.max'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.center'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.min'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.max'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.center'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point9 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.42 seconds; current allocated memory: 690.840 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 696.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 696.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_668_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_668_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_668_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 696.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 696.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 696.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 696.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 696.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 696.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test8_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_1', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_3', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_5', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 53, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 699.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 699.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 700.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 700.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 701.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 701.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c21_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c22_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c23_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c24_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c25_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c26_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c27_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c28_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast5_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 702.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 702.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 702.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 702.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_8', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_10', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_12', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_14', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_20', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 45, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 707.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 707.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label6' (loop 'insert_point_label6'): Unable to schedule 'load' operation ('regions_min_load_15', detector_solid/abs_solid_detector.cpp:359->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 709.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 709.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_insert_point_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label7'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'load' operation ('regions_min_load_8', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'load' operation ('regions_min_load_10', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'load' operation ('regions_min_load_12', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'load' operation ('regions_min_load_14', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'store' operation ('regions_min_addr_12_write_ln371', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) of variable 'regions_min_load_12', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582 on array 'regions_min' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, loop 'insert_point_label7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 710.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 710.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 710.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 710.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 710.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 710.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 711.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 711.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' pipeline 'VITIS_LOOP_660_1_VITIS_LOOP_662_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 715.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_668_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_668_3' pipeline 'VITIS_LOOP_668_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_668_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 723.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 723.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Block_entry1012_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 725.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test8_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test8_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 728.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 736.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 738.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 741.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 743.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 748.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point9_Pipeline_insert_point_label6' pipeline 'insert_point_label6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_insert_point_label6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.62 seconds; current allocated memory: 759.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_insert_point_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_insert_point_label7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 761.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 765.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTrainAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 768.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/errorInTask' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/outcomeInRam' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/testStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'fsmstate_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'errorInTask', 'n_regions_in', 'outcomeInRam', 'return' and 'trainedRegions' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 770.684 MB.
INFO: [RTMG 210-278] Implementing memory 'run_read_train_contr_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_U(run_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'checkId_V_U(run_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'uniId_V_U(run_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c21_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_1_c22_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_2_c23_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_3_c24_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_4_c25_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_5_c26_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_6_c27_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_7_c28_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_loc_channel_U(run_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_cast_loc_channel_U(run_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_cast5_loc_channel_U(run_fifo_w4_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_regions_V_load_loc_channel_U(run_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c_U(run_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_1_c_U(run_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_2_c_U(run_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_3_c_U(run_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_4_c_U(run_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_5_c_U(run_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_6_c_U(run_fifo_w32_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:547:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.14 seconds. CPU system time: 0.95 seconds. Elapsed time: 20.08 seconds; current allocated memory: 460.465 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:521:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:521:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:533:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:571:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:617:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.05 seconds; current allocated memory: 461.406 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.406 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 479.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 503.961 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:358) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label7' (detector_solid/abs_solid_detector.cpp:369) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_662_2' (detector_solid/abs_solid_detector.cpp:662) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_668_3' (detector_solid/abs_solid_detector.cpp:668) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:292) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:534:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test8'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:571:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point9'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test8'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test8' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 551.730 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_660_1' (detector_solid/abs_solid_detector.cpp:660:30) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_675_4' (detector_solid/abs_solid_detector.cpp:676:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:664:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:670:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:360:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' (detector_solid/abs_solid_detector.cpp:363:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' (detector_solid/abs_solid_detector.cpp:365:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:371:17)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.min'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.max'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.center'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.min'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.max'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.center'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point9 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 692.121 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' (loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:664) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_660_1_VITIS_LOOP_662_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 697.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 697.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_668_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_668_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_668_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 697.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 697.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 697.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 697.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 698.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 698.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test8_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_1', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_3', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_5', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 53, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 701.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 701.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 702.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 702.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 702.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 702.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c21_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c22_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c23_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c24_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c25_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c26_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c27_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c28_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast5_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 703.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 703.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 704.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 704.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_8', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_10', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_12', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_14', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_20', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 45, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 709.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 709.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label6' (loop 'insert_point_label6'): Unable to schedule 'load' operation ('regions_min_load_15', detector_solid/abs_solid_detector.cpp:359->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 710.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 710.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_insert_point_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label7'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point9_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regions_center_addr_write_ln371', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) of variable 'regions_center_load', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582 on array 'regions_center' and 'load' operation ('regions_center_load', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) on array 'regions_center'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'load' operation ('regions_min_load_10', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'load' operation ('regions_min_load_12', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'load' operation ('regions_min_load_14', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) on array 'regions_min' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'store' operation ('regions_min_addr_12_write_ln371', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582) of variable 'regions_min_load_12', detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:582 on array 'regions_min' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'insert_point_label7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 711.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 711.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 712.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 712.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 712.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 712.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 712.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 712.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2' pipeline 'VITIS_LOOP_660_1_VITIS_LOOP_662_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 716.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_668_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_668_3' pipeline 'VITIS_LOOP_668_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_668_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 724.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 725.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Block_entry1012_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 726.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test8_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test8_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 730.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 737.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 739.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 742.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 744.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 750.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point9_Pipeline_insert_point_label6' pipeline 'insert_point_label6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_insert_point_label6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.56 seconds; current allocated memory: 760.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_insert_point_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point9_Pipeline_insert_point_label7' pipeline 'insert_point_label7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_insert_point_label7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 762.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 766.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTrainAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 769.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/errorInTask' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/outcomeInRam' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/testStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'fsmstate_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'errorInTask', 'n_regions_in', 'outcomeInRam', 'return' and 'trainedRegions' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 772.125 MB.
INFO: [RTMG 210-278] Implementing memory 'run_read_train_contr_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_U(run_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'checkId_V_U(run_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'uniId_V_U(run_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c21_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_1_c22_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_2_c23_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_3_c24_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_4_c25_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_5_c26_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_6_c27_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_7_c28_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_loc_channel_U(run_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_cast_loc_channel_U(run_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_cast5_loc_channel_U(run_fifo_w4_d3_S)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:548:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.64 seconds. CPU system time: 0.87 seconds. Elapsed time: 19.91 seconds; current allocated memory: 460.449 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:534:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:572:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'regions (.center)' due to pipeline pragma (detector_solid/abs_solid_detector.cpp:370:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'regions (.max)' due to pipeline pragma (detector_solid/abs_solid_detector.cpp:370:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'regions (.min)' due to pipeline pragma (detector_solid/abs_solid_detector.cpp:370:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.min': Complete partitioning on dimension 3. (detector_solid/abs_solid_detector.cpp:612:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.max': Complete partitioning on dimension 3. (detector_solid/abs_solid_detector.cpp:612:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.center': Complete partitioning on dimension 3. (detector_solid/abs_solid_detector.cpp:612:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:618:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.9 seconds; current allocated memory: 461.398 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.398 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 480.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 505.383 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'is_valid_label2' (detector_solid/abs_solid_detector.cpp:72) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label4' (detector_solid/abs_solid_detector.cpp:244) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:358) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_663_2' (detector_solid/abs_solid_detector.cpp:663) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_669_3' (detector_solid/abs_solid_detector.cpp:669) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:292) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:535:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:572:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 553.109 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_661_1' (detector_solid/abs_solid_detector.cpp:661:30) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_676_4' (detector_solid/abs_solid_detector.cpp:677:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:665:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:671:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:360:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' (detector_solid/abs_solid_detector.cpp:363:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:365:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:372:13)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 713.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' (loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:665) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' (loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:665) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' (loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:665) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' (loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:665) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' (loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:665) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' (loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:665) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 719.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 719.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_669_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_669_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_669_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 719.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 719.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 719.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 719.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 719.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 719.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 50, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 723.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 723.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 723.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 723.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 724.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 724.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c21_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c22_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c23_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c24_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c25_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c26_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c27_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c28_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast5_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 725.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 725.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 726.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 726.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_is_valid_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'is_valid_label2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln74_2', detector_solid/abs_solid_detector.cpp:74)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'is_valid_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 726.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 726.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'insert_point_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 727.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 727.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 43, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 732.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 732.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_insert_point_label6' (loop 'insert_point_label6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regions_addr_write_ln360', detector_solid/abs_solid_detector.cpp:360->detector_solid/abs_solid_detector.cpp:583) of variable 'tmp_i', detector_solid/abs_solid_detector.cpp:359->detector_solid/abs_solid_detector.cpp:583 on array 'regions' and 'load' operation ('regions_load_1', detector_solid/abs_solid_detector.cpp:359->detector_solid/abs_solid_detector.cpp:583) on array 'regions'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_insert_point_label6' (loop 'insert_point_label6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('regions_addr_write_ln360', detector_solid/abs_solid_detector.cpp:360->detector_solid/abs_solid_detector.cpp:583) of variable 'tmp_i', detector_solid/abs_solid_detector.cpp:359->detector_solid/abs_solid_detector.cpp:583 on array 'regions' and 'load' operation ('regions_load_1', detector_solid/abs_solid_detector.cpp:359->detector_solid/abs_solid_detector.cpp:583) on array 'regions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 735.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 735.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'insert_point_label7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 735.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 735.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 735.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 735.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 736.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 736.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 737.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 737.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' pipeline 'VITIS_LOOP_661_1_VITIS_LOOP_663_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 740.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_669_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_669_3' pipeline 'VITIS_LOOP_669_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_669_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 748.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 749.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Block_entry1012_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 751.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 756.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0 seconds. Elapsed time: 1.37 seconds; current allocated memory: 764.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 766.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 769.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 772.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_is_valid_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_is_valid_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 774.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_insert_point_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_insert_point_label4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 775.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'insert_point_Pipeline_VITIS_LOOP_268_1' is 6568 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 47 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 784.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_insert_point_label6' pipeline 'insert_point_label6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_insert_point_label6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.24 seconds; current allocated memory: 795.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_insert_point_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_insert_point_label7' pipeline 'insert_point_label7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_insert_point_label7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 799.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 805.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 207-5570] unknown HLS pragma ignored (detector_solid/abs_solid_detector.cpp:371:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:549:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.1 seconds. CPU system time: 0.81 seconds. Elapsed time: 20.27 seconds; current allocated memory: 460.418 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:523:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:523:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:535:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:573:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'regions (.center)' due to pipeline pragma (detector_solid/abs_solid_detector.cpp:370:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'regions (.max)' due to pipeline pragma (detector_solid/abs_solid_detector.cpp:370:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'regions (.min)' due to pipeline pragma (detector_solid/abs_solid_detector.cpp:370:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.min': Complete partitioning on dimension 3. (detector_solid/abs_solid_detector.cpp:613:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.max': Complete partitioning on dimension 3. (detector_solid/abs_solid_detector.cpp:613:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.center': Complete partitioning on dimension 3. (detector_solid/abs_solid_detector.cpp:613:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:619:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.84 seconds; current allocated memory: 461.477 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.477 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 480.203 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 505.438 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'is_valid_label2' (detector_solid/abs_solid_detector.cpp:72) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label4' (detector_solid/abs_solid_detector.cpp:244) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:358) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_664_2' (detector_solid/abs_solid_detector.cpp:664) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_670_3' (detector_solid/abs_solid_detector.cpp:670) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:292) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:536:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:573:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 553.316 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_662_1' (detector_solid/abs_solid_detector.cpp:662:30) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_677_4' (detector_solid/abs_solid_detector.cpp:678:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:666:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:672:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:360:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' (detector_solid/abs_solid_detector.cpp:363:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:365:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:373:13)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 713.656 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 719.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 719.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_670_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_670_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_670_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 719.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 719.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 719.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 719.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 719.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 719.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 50, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 723.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 723.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 723.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 723.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 724.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 724.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c21_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c22_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c23_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c24_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c25_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c26_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c27_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c28_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast5_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 725.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 725.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 726.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 726.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_is_valid_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'is_valid_label2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln74_2', detector_solid/abs_solid_detector.cpp:74)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'is_valid_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 726.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 726.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'insert_point_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 727.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 727.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 43, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 732.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 732.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_insert_point_label6' (loop 'insert_point_label6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regions_addr_write_ln360', detector_solid/abs_solid_detector.cpp:360->detector_solid/abs_solid_detector.cpp:584) of variable 'tmp_i', detector_solid/abs_solid_detector.cpp:359->detector_solid/abs_solid_detector.cpp:584 on array 'regions' and 'load' operation ('regions_load_1', detector_solid/abs_solid_detector.cpp:359->detector_solid/abs_solid_detector.cpp:584) on array 'regions'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:549:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.42 seconds. CPU system time: 0.88 seconds. Elapsed time: 19.67 seconds; current allocated memory: 460.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:523:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:523:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:535:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:573:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'regions (.center)' due to pipeline pragma (detector_solid/abs_solid_detector.cpp:370:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'regions (.max)' due to pipeline pragma (detector_solid/abs_solid_detector.cpp:370:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'regions (.min)' due to pipeline pragma (detector_solid/abs_solid_detector.cpp:370:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.min': Complete partitioning on dimension 3. (detector_solid/abs_solid_detector.cpp:613:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.max': Complete partitioning on dimension 3. (detector_solid/abs_solid_detector.cpp:613:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.center': Complete partitioning on dimension 3. (detector_solid/abs_solid_detector.cpp:613:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:619:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.91 seconds; current allocated memory: 461.461 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.461 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 480.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 505.445 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'is_valid_label2' (detector_solid/abs_solid_detector.cpp:72) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label4' (detector_solid/abs_solid_detector.cpp:244) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:358) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_664_2' (detector_solid/abs_solid_detector.cpp:664) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_670_3' (detector_solid/abs_solid_detector.cpp:670) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:292) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:536:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:573:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 553.188 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_662_1' (detector_solid/abs_solid_detector.cpp:662:30) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_677_4' (detector_solid/abs_solid_detector.cpp:678:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:666:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:672:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:360:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' (detector_solid/abs_solid_detector.cpp:363:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:365:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:373:13)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 713.551 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 719.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 719.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_670_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_670_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_670_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 719.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 719.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 719.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 719.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 719.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 719.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 50, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 722.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 722.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 723.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 723.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 724.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 724.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c21_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c22_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c23_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c24_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c25_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c26_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c27_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c28_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast5_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 725.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 725.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 726.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 726.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_is_valid_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'is_valid_label2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln74_2', detector_solid/abs_solid_detector.cpp:74)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'is_valid_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 726.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 726.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'insert_point_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 727.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 727.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 43, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 732.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 732.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_insert_point_label6' (loop 'insert_point_label6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regions_addr_write_ln360', detector_solid/abs_solid_detector.cpp:360->detector_solid/abs_solid_detector.cpp:584) of variable 'tmp_i', detector_solid/abs_solid_detector.cpp:359->detector_solid/abs_solid_detector.cpp:584 on array 'regions' and 'load' operation ('regions_load_1', detector_solid/abs_solid_detector.cpp:359->detector_solid/abs_solid_detector.cpp:584) on array 'regions'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_insert_point_label6' (loop 'insert_point_label6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('regions_addr_write_ln360', detector_solid/abs_solid_detector.cpp:360->detector_solid/abs_solid_detector.cpp:584) of variable 'tmp_i', detector_solid/abs_solid_detector.cpp:359->detector_solid/abs_solid_detector.cpp:584 on array 'regions' and 'load' operation ('regions_load_1', detector_solid/abs_solid_detector.cpp:359->detector_solid/abs_solid_detector.cpp:584) on array 'regions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 735.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 735.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'insert_point_label7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 735.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 735.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 736.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 736.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 736.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 736.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 737.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 737.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' pipeline 'VITIS_LOOP_662_1_VITIS_LOOP_664_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 740.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_670_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_670_3' pipeline 'VITIS_LOOP_670_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_670_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 748.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 749.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Block_entry1012_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 751.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 756.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0 seconds. Elapsed time: 1.35 seconds; current allocated memory: 764.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 766.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 769.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 772.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_is_valid_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_is_valid_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 774.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_insert_point_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_insert_point_label4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 775.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'insert_point_Pipeline_VITIS_LOOP_268_1' is 6568 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 47 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 784.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_insert_point_label6' pipeline 'insert_point_label6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_insert_point_label6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.22 seconds; current allocated memory: 795.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_insert_point_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_insert_point_label7' pipeline 'insert_point_label7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_insert_point_label7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 799.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 805.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:549:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.5 seconds. CPU system time: 0.83 seconds. Elapsed time: 19.74 seconds; current allocated memory: 460.453 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:523:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:523:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:535:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:573:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:619:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.7 seconds; current allocated memory: 461.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.418 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 479.844 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 503.980 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'is_valid_label2' (detector_solid/abs_solid_detector.cpp:72) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label4' (detector_solid/abs_solid_detector.cpp:244) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:358) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_664_2' (detector_solid/abs_solid_detector.cpp:664) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_670_3' (detector_solid/abs_solid_detector.cpp:670) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:292) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:536:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test8'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:573:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point9'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test8'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test8' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 551.770 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_662_1' (detector_solid/abs_solid_detector.cpp:662:30) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_677_4' (detector_solid/abs_solid_detector.cpp:678:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:666:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:672:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:360:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' (detector_solid/abs_solid_detector.cpp:363:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' (detector_solid/abs_solid_detector.cpp:365:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:373:13)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.min'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.max'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.center'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.min'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.max'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.center'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point9 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 701.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' (loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:666) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_662_1_VITIS_LOOP_664_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 707.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 707.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_670_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_670_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_670_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 707.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 707.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 707.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 707.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 707.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 707.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test8_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_1', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_3', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_5', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 53, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 710.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 710.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 711.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 711.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 712.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 712.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c21_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c22_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c23_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c24_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c25_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c26_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c27_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c28_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast5_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 713.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 713.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 714.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 714.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_is_valid_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'is_valid_label2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln74_2', detector_solid/abs_solid_detector.cpp:74)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'is_valid_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 714.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 714.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_insert_point_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'insert_point_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 714.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 714.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_8', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:584) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_10', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:584) on array 'regions_min' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_12', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:584) on array 'regions_min' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_14', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:584) on array 'regions_min' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_20', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:584) on array 'regions_min' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 45, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 719.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 719.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label6' (loop 'insert_point_label6'): Unable to schedule 'load' operation ('regions_min_load_8', detector_solid/abs_solid_detector.cpp:359->detector_solid/abs_solid_detector.cpp:584) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 721.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 721.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 722.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 722.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 722.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 722.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 722.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 722.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2' pipeline 'VITIS_LOOP_662_1_VITIS_LOOP_664_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_662_1_VITIS_LOOP_664_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 726.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_670_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_670_3' pipeline 'VITIS_LOOP_670_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_670_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 734.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 735.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Block_entry1012_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 736.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test8_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test8_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 740.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 747.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 749.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 752.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 754.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_is_valid_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_is_valid_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 756.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_insert_point_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_insert_point_label4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 757.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 762.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point9_Pipeline_insert_point_label6' pipeline 'insert_point_label6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_insert_point_label6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.55 seconds; current allocated memory: 772.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 775.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTrainAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 779.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/errorInTask' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/outcomeInRam' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/testStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'fsmstate_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'errorInTask', 'n_regions_in', 'outcomeInRam', 'return' and 'trainedRegions' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 782.820 MB.
INFO: [RTMG 210-278] Implementing memory 'run_read_train_contr_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_U(run_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'checkId_V_U(run_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'uniId_V_U(run_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c21_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_1_c22_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_2_c23_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_3_c24_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_4_c25_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_5_c26_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_6_c27_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_7_c28_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_loc_channel_U(run_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_cast_loc_channel_U(run_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_cast5_loc_channel_U(run_fifo_w4_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_regions_V_load_loc_channel_U(run_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c_U(run_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_1_c_U(run_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_2_c_U(run_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_3_c_U(run_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_4_c_U(run_fifo_w32_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:549:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.67 seconds. CPU system time: 0.79 seconds. Elapsed time: 19.88 seconds; current allocated memory: 460.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:523:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:523:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:535:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:573:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:618:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.58 seconds; current allocated memory: 461.383 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.383 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 479.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 503.844 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:358) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label7' (detector_solid/abs_solid_detector.cpp:369) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_663_2' (detector_solid/abs_solid_detector.cpp:663) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_669_3' (detector_solid/abs_solid_detector.cpp:669) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:292) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:536:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test8'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:573:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point9'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test8'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test8' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 551.520 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_661_1' (detector_solid/abs_solid_detector.cpp:661:29) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_676_4' (detector_solid/abs_solid_detector.cpp:677:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:665:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:671:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:360:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' (detector_solid/abs_solid_detector.cpp:363:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' (detector_solid/abs_solid_detector.cpp:365:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:373:13)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.min'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.max'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.center'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.min'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.max'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.center'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point9 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 691.941 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' (loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:665) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' (loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:665) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' (loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:665) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' (loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:665) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' (loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:665) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' (loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:665) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_661_1_VITIS_LOOP_663_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 697.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 697.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_669_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_669_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_669_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 697.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 697.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 697.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 697.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 697.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 697.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test8_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_1', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_3', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_5', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 53, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 701.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 701.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 701.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 701.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 702.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 702.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c21_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c22_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c23_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c24_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c25_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c26_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c27_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c28_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast5_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 703.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 703.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 704.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 704.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_8', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:584) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_10', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:584) on array 'regions_min' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_12', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:584) on array 'regions_min' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_14', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:584) on array 'regions_min' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_20', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:584) on array 'regions_min' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 45, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 708.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 708.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label6' (loop 'insert_point_label6'): Unable to schedule 'load' operation ('regions_min_load_15', detector_solid/abs_solid_detector.cpp:359->detector_solid/abs_solid_detector.cpp:584) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 710.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 710.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_insert_point_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label7'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point9_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regions_center_addr_write_ln373', detector_solid/abs_solid_detector.cpp:373->detector_solid/abs_solid_detector.cpp:584) of variable 'regions_center_load', detector_solid/abs_solid_detector.cpp:373->detector_solid/abs_solid_detector.cpp:584 on array 'regions_center' and 'load' operation ('regions_center_load', detector_solid/abs_solid_detector.cpp:373->detector_solid/abs_solid_detector.cpp:584) on array 'regions_center'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'load' operation ('regions_min_load_10', detector_solid/abs_solid_detector.cpp:373->detector_solid/abs_solid_detector.cpp:584) on array 'regions_min' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'load' operation ('regions_min_load_12', detector_solid/abs_solid_detector.cpp:373->detector_solid/abs_solid_detector.cpp:584) on array 'regions_min' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'load' operation ('regions_min_load_14', detector_solid/abs_solid_detector.cpp:373->detector_solid/abs_solid_detector.cpp:584) on array 'regions_min' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label7' (loop 'insert_point_label7'): Unable to schedule 'store' operation ('regions_min_addr_12_write_ln373', detector_solid/abs_solid_detector.cpp:373->detector_solid/abs_solid_detector.cpp:584) of variable 'regions_min_load_12', detector_solid/abs_solid_detector.cpp:373->detector_solid/abs_solid_detector.cpp:584 on array 'regions_min' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'insert_point_label7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 711.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 711.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 711.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 711.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 711.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 711.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 712.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 712.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2' pipeline 'VITIS_LOOP_661_1_VITIS_LOOP_663_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_661_1_VITIS_LOOP_663_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 716.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_669_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_669_3' pipeline 'VITIS_LOOP_669_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_669_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 724.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 724.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Block_entry1012_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 726.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test8_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test8_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 730.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 737.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 739.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 742.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 744.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 749.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point9_Pipeline_insert_point_label6' pipeline 'insert_point_label6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_insert_point_label6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 760.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_insert_point_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point9_Pipeline_insert_point_label7' pipeline 'insert_point_label7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_insert_point_label7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 762.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 766.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTrainAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 769.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/errorInTask' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/outcomeInRam' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/testStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'errorInTask', 'n_regions_in', 'outcomeInRam', 'return' and 'trainedRegions' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 771.988 MB.
INFO: [RTMG 210-278] Implementing memory 'run_read_train_contr_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_U(run_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'checkId_V_U(run_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'uniId_V_U(run_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c21_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_1_c22_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_2_c23_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_3_c24_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_4_c25_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_5_c26_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_6_c27_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_7_c28_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_loc_channel_U(run_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_cast_loc_channel_U(run_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_cast5_loc_channel_U(run_fifo_w4_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_regions_V_load_loc_channel_U(run_fifo_w8_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:551:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.68 seconds. CPU system time: 0.81 seconds. Elapsed time: 19.86 seconds; current allocated memory: 460.465 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:525:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:525:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:537:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:575:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:620:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.32 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.66 seconds; current allocated memory: 461.250 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.250 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 479.656 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 503.766 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:358) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_665_2' (detector_solid/abs_solid_detector.cpp:665) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_671_3' (detector_solid/abs_solid_detector.cpp:671) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:292) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:538:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test8'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:575:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point9'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test8'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test8' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 551.488 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_663_1' (detector_solid/abs_solid_detector.cpp:663:29) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_678_4' (detector_solid/abs_solid_detector.cpp:679:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:667:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:673:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:360:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' (detector_solid/abs_solid_detector.cpp:363:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' (detector_solid/abs_solid_detector.cpp:365:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:377:21)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.min'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.max'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.center'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.min'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.max'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.center'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point9 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 682.230 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 687.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 687.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_671_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_671_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_671_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 687.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 687.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 688.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 688.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 688.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 688.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test8_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_1', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_3', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_5', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 53, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 691.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 691.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 692.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 692.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 693.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 693.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c21_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c22_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c23_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c24_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c25_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c26_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c27_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c28_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast5_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 693.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 693.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 694.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 694.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_8', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:586) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_10', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:586) on array 'regions_min' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_12', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:586) on array 'regions_min' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_14', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:586) on array 'regions_min' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_20', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:586) on array 'regions_min' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 45, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 699.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 699.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label6' (loop 'insert_point_label6'): Unable to schedule 'load' operation ('regions_min_load_8', detector_solid/abs_solid_detector.cpp:359->detector_solid/abs_solid_detector.cpp:586) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 700.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 700.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 702.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 702.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 702.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 702.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 702.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 702.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' pipeline 'VITIS_LOOP_663_1_VITIS_LOOP_665_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 706.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_671_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_671_3' pipeline 'VITIS_LOOP_671_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_671_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 714.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 714.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Block_entry1012_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 716.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test8_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test8_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 720.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 727.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 729.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 732.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 734.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 739.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point9_Pipeline_insert_point_label6' pipeline 'insert_point_label6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_insert_point_label6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0 seconds. Elapsed time: 1.57 seconds; current allocated memory: 750.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 753.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTrainAfterInit' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:551:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.82 seconds. CPU system time: 0.87 seconds. Elapsed time: 20.05 seconds; current allocated memory: 460.457 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:525:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:525:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9n_regions': Cyclic partitioning with factor 16 on dimension 1. (detector_solid/abs_solid_detector.cpp:616:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:537:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:575:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:620:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.87 seconds; current allocated memory: 461.258 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.258 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 479.758 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 504.098 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:358) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_665_2' (detector_solid/abs_solid_detector.cpp:665) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_671_3' (detector_solid/abs_solid_detector.cpp:671) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:292) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:538:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1315_proc'
	 'run_test8'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:575:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'runTrainAfterInit_Block_entry222_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test8'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test8' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 551.664 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_663_1' (detector_solid/abs_solid_detector.cpp:663:29) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_678_4' (detector_solid/abs_solid_detector.cpp:679:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:667:20)
INFO: [HLS 200-472] Inferring partial write operation for '_ZL9n_regions_0' (detector_solid/abs_solid_detector.cpp:673:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_center' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_max' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_min' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions_min' (detector_solid/abs_solid_detector.cpp:360:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_max' (detector_solid/abs_solid_detector.cpp:363:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_center' (detector_solid/abs_solid_detector.cpp:365:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_min' (detector_solid/abs_solid_detector.cpp:377:21)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.min'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.max'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.center'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.min'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.max'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.center'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZL9n_regions_0'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1315_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process runTrainAfterInit_Block_entry222_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 694.145 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 699.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 699.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_671_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_671_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_671_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 699.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 699.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 700.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 700.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1315_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 700.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 700.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test8_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_1', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_3', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_5', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 53, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 704.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 704.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 705.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 705.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 705.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 705.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c24_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c25_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c26_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c27_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c28_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c29_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c30_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c31_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1315_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast_loc_channel (from runTestAfterInit_Block_entry1315_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 706.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 706.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 707.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 707.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_1', detector_solid/abs_solid_detector.cpp:301) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_3', detector_solid/abs_solid_detector.cpp:301) on array 'regions_min' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_5', detector_solid/abs_solid_detector.cpp:301) on array 'regions_min' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_7', detector_solid/abs_solid_detector.cpp:301) on array 'regions_min' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_13', detector_solid/abs_solid_detector.cpp:301) on array 'regions_min' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 45, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 712.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 712.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_insert_point_label6' (loop 'insert_point_label6'): Unable to schedule 'load' operation ('regions_min_load_1', detector_solid/abs_solid_detector.cpp:359) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 713.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 713.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 716.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 716.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit_Block_entry222_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 716.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 716.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 716.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 716.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 717.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 717.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' pipeline 'VITIS_LOOP_663_1_VITIS_LOOP_665_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 720.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_671_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_671_3' pipeline 'VITIS_LOOP_671_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_671_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 728.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 730.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Block_entry1315_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Block_entry1315_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 732.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test8_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test8_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 736.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 743.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 746.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 749.648 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:551:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.71 seconds. CPU system time: 0.85 seconds. Elapsed time: 19.93 seconds; current allocated memory: 460.453 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:525:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:525:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:615:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:615:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:615:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:537:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:575:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:620:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.19 seconds; current allocated memory: 461.266 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 482.227 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 508.730 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:358) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_665_2' (detector_solid/abs_solid_detector.cpp:665) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_671_3' (detector_solid/abs_solid_detector.cpp:671) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:292) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:538:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:575:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.7 seconds; current allocated memory: 560.891 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_663_1' (detector_solid/abs_solid_detector.cpp:663:29) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_678_4' (detector_solid/abs_solid_detector.cpp:679:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:667:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:673:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:360:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:363:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' (detector_solid/abs_solid_detector.cpp:365:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:377:21)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.25 seconds; current allocated memory: 704.277 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.46 seconds; current allocated memory: 718.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 718.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_671_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_671_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_671_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 718.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 718.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 718.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 718.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 718.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 718.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 49, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 723.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 723.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 730.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 730.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 730.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 730.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c21_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c22_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c23_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c24_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c25_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c26_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c27_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c28_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast5_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 731.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 731.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 732.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 732.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 742.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 742.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 743.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 743.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 762.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 762.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 762.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 762.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 762.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 762.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' pipeline 'VITIS_LOOP_663_1_VITIS_LOOP_665_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 762.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_671_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_671_3' pipeline 'VITIS_LOOP_671_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_671_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 780.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 780.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Block_entry1012_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 781.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 790.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.61 seconds; current allocated memory: 808.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 827.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 829.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 832.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 845.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_insert_point_label6' pipeline 'insert_point_label6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_insert_point_label6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.26 seconds; current allocated memory: 863.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 875.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTrainAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.52 seconds; current allocated memory: 908.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/errorInTask' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/outcomeInRam' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/testStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'errorInTask', 'n_regions_in', 'outcomeInRam', 'return' and 'trainedRegions' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 912.246 MB.
INFO: [RTMG 210-278] Implementing memory 'run_read_train_contr_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_U(run_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'checkId_V_U(run_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'uniId_V_U(run_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c21_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_1_c22_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_2_c23_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_3_c24_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_4_c25_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_5_c26_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_6_c27_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_7_c28_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_loc_channel_U(run_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_cast_loc_channel_U(run_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_cast5_loc_channel_U(run_fifo_w4_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'n_regions_V_load_loc_channel_U(run_fifo_w8_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:551:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.62 seconds. CPU system time: 0.86 seconds. Elapsed time: 19.87 seconds; current allocated memory: 460.465 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:525:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:525:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:537:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:575:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:620:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.76 seconds; current allocated memory: 461.250 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.250 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 479.656 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 503.766 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:358) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_665_2' (detector_solid/abs_solid_detector.cpp:665) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_671_3' (detector_solid/abs_solid_detector.cpp:671) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:292) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:538:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test8'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:575:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point9'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test8'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test8' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 551.492 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_663_1' (detector_solid/abs_solid_detector.cpp:663:29) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_678_4' (detector_solid/abs_solid_detector.cpp:679:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:667:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:673:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:360:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' (detector_solid/abs_solid_detector.cpp:363:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' (detector_solid/abs_solid_detector.cpp:365:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:377:21)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.min'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.max'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.center'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.min'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.max'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.center'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point9 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 682.258 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 687.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 687.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_671_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_671_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_671_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 687.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 687.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 688.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 688.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 688.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 688.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test8_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_1', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_3', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_5', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 53, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 691.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 691.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 692.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 692.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 693.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 693.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c21_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c22_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c23_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c24_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c25_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c26_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c27_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c28_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast5_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 693.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 693.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 694.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 694.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_8', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:586) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_10', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:586) on array 'regions_min' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_12', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:586) on array 'regions_min' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_14', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:586) on array 'regions_min' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_268_1' (loop 'VITIS_LOOP_268_1'): Unable to schedule 'load' operation ('regions_min_load_20', detector_solid/abs_solid_detector.cpp:301->detector_solid/abs_solid_detector.cpp:586) on array 'regions_min' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 45, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 699.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 699.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label6' (loop 'insert_point_label6'): Unable to schedule 'load' operation ('regions_min_load_8', detector_solid/abs_solid_detector.cpp:359->detector_solid/abs_solid_detector.cpp:586) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 700.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 700.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 702.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 702.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 702.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 702.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 702.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 702.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' pipeline 'VITIS_LOOP_663_1_VITIS_LOOP_665_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 706.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_671_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_671_3' pipeline 'VITIS_LOOP_671_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_671_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 714.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 714.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Block_entry1012_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 716.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test8_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test8_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 720.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 727.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 729.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 732.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 734.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 739.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point9_Pipeline_insert_point_label6' pipeline 'insert_point_label6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_insert_point_label6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.56 seconds; current allocated memory: 750.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 753.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTrainAfterInit' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:551:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.7 seconds. CPU system time: 0.77 seconds. Elapsed time: 19.83 seconds; current allocated memory: 460.441 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:525:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:525:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.center': Cyclic partitioning with factor 8 on dimension 2. (detector_solid/abs_solid_detector.cpp:615:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.max': Cyclic partitioning with factor 8 on dimension 2. (detector_solid/abs_solid_detector.cpp:615:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.min': Cyclic partitioning with factor 8 on dimension 2. (detector_solid/abs_solid_detector.cpp:615:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:537:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:575:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:620:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.96 seconds; current allocated memory: 461.258 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.258 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 481.047 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 507.262 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:358) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_665_2' (detector_solid/abs_solid_detector.cpp:665) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_671_3' (detector_solid/abs_solid_detector.cpp:671) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:292) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:538:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:575:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 554.273 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_663_1' (detector_solid/abs_solid_detector.cpp:663:29) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_678_4' (detector_solid/abs_solid_detector.cpp:679:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:667:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:673:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:360:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' (detector_solid/abs_solid_detector.cpp:363:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:365:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:377:21)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 696.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_665_2' (loop 'VITIS_LOOP_663_1_VITIS_LOOP_665_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:667) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:552:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.75 seconds. CPU system time: 0.76 seconds. Elapsed time: 19.89 seconds; current allocated memory: 460.469 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:526:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:526:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.center': Cyclic partitioning with factor 8 on dimension 2. (detector_solid/abs_solid_detector.cpp:616:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.max': Cyclic partitioning with factor 8 on dimension 2. (detector_solid/abs_solid_detector.cpp:616:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.min': Cyclic partitioning with factor 8 on dimension 2. (detector_solid/abs_solid_detector.cpp:616:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:538:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:576:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:621:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.94 seconds; current allocated memory: 461.293 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.293 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 481.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 507.805 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:290) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:359) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_666_2' (detector_solid/abs_solid_detector.cpp:666) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_672_3' (detector_solid/abs_solid_detector.cpp:672) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_1' (detector_solid/abs_solid_detector.cpp:290) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:293) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:539:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:576:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:270:9) to (detector_solid/abs_solid_detector.cpp:268:22) in function 'insert_point'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 554.238 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_664_1' (detector_solid/abs_solid_detector.cpp:664:29) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_679_4' (detector_solid/abs_solid_detector.cpp:680:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:668:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:674:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:361:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' (detector_solid/abs_solid_detector.cpp:364:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:366:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:378:21)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 696.113 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_664_1_VITIS_LOOP_666_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_664_1_VITIS_LOOP_666_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_664_1_VITIS_LOOP_666_2' (loop 'VITIS_LOOP_664_1_VITIS_LOOP_666_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:668) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_664_1_VITIS_LOOP_666_2' (loop 'VITIS_LOOP_664_1_VITIS_LOOP_666_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:668) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_664_1_VITIS_LOOP_666_2' (loop 'VITIS_LOOP_664_1_VITIS_LOOP_666_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:668) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_664_1_VITIS_LOOP_666_2' (loop 'VITIS_LOOP_664_1_VITIS_LOOP_666_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:668) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:543:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.41 seconds. CPU system time: 0.9 seconds. Elapsed time: 19.74 seconds; current allocated memory: 460.469 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:517:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:517:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.center': Cyclic partitioning with factor 8 on dimension 2. (detector_solid/abs_solid_detector.cpp:607:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.max': Cyclic partitioning with factor 8 on dimension 2. (detector_solid/abs_solid_detector.cpp:607:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.min': Cyclic partitioning with factor 8 on dimension 2. (detector_solid/abs_solid_detector.cpp:607:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:529:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:567:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:612:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.9 seconds; current allocated memory: 461.293 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.293 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 481.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 507.289 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_264_1' (detector_solid/abs_solid_detector.cpp:286) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:350) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_657_2' (detector_solid/abs_solid_detector.cpp:657) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_663_3' (detector_solid/abs_solid_detector.cpp:663) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_264_1' (detector_solid/abs_solid_detector.cpp:286) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:530:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:567:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:266:9) to (detector_solid/abs_solid_detector.cpp:264:22) in function 'insert_point'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 554.211 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_655_1' (detector_solid/abs_solid_detector.cpp:655:29) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_670_4' (detector_solid/abs_solid_detector.cpp:671:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:659:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:665:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:352:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' (detector_solid/abs_solid_detector.cpp:355:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:357:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:369:21)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 696.043 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_655_1_VITIS_LOOP_657_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_655_1_VITIS_LOOP_657_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_655_1_VITIS_LOOP_657_2' (loop 'VITIS_LOOP_655_1_VITIS_LOOP_657_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:659) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_655_1_VITIS_LOOP_657_2' (loop 'VITIS_LOOP_655_1_VITIS_LOOP_657_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:659) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_655_1_VITIS_LOOP_657_2' (loop 'VITIS_LOOP_655_1_VITIS_LOOP_657_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:659) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_655_1_VITIS_LOOP_657_2' (loop 'VITIS_LOOP_655_1_VITIS_LOOP_657_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:659) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:543:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.58 seconds. CPU system time: 0.85 seconds. Elapsed time: 19.81 seconds; current allocated memory: 460.469 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:517:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:517:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:607:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:607:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:607:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:529:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:567:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:612:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.7 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.1 seconds; current allocated memory: 461.293 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.293 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 481.691 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 508.758 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_264_1' (detector_solid/abs_solid_detector.cpp:286) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:350) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_657_2' (detector_solid/abs_solid_detector.cpp:657) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_663_3' (detector_solid/abs_solid_detector.cpp:663) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_264_1' (detector_solid/abs_solid_detector.cpp:286) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:530:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:567:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:266:9) to (detector_solid/abs_solid_detector.cpp:264:22) in function 'insert_point'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.67 seconds; current allocated memory: 561.094 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_655_1' (detector_solid/abs_solid_detector.cpp:655:29) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_670_4' (detector_solid/abs_solid_detector.cpp:671:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:659:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:665:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:352:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:355:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' (detector_solid/abs_solid_detector.cpp:357:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:369:21)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.18 seconds; current allocated memory: 704.148 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_655_1_VITIS_LOOP_657_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_655_1_VITIS_LOOP_657_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_655_1_VITIS_LOOP_657_2' (loop 'VITIS_LOOP_655_1_VITIS_LOOP_657_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:659) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_655_1_VITIS_LOOP_657_2' (loop 'VITIS_LOOP_655_1_VITIS_LOOP_657_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:659) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_655_1_VITIS_LOOP_657_2' (loop 'VITIS_LOOP_655_1_VITIS_LOOP_657_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:659) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_655_1_VITIS_LOOP_657_2' (loop 'VITIS_LOOP_655_1_VITIS_LOOP_657_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:659) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_655_1_VITIS_LOOP_657_2' (loop 'VITIS_LOOP_655_1_VITIS_LOOP_657_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:659) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_655_1_VITIS_LOOP_657_2' (loop 'VITIS_LOOP_655_1_VITIS_LOOP_657_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:659) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_655_1_VITIS_LOOP_657_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.57 seconds; current allocated memory: 718.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 718.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_663_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_663_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_663_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 718.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 718.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 718.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 718.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 718.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 718.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 49, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 723.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 723.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 729.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 729.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 730.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 730.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c21_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c22_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c23_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c24_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c25_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c26_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c27_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c28_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast5_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 731.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 731.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 732.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 732.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_264_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, loop 'VITIS_LOOP_264_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 742.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 742.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 743.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 743.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 762.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 762.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 762.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 762.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 762.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 762.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_655_1_VITIS_LOOP_657_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_655_1_VITIS_LOOP_657_2' pipeline 'VITIS_LOOP_655_1_VITIS_LOOP_657_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_655_1_VITIS_LOOP_657_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 762.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_663_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_663_3' pipeline 'VITIS_LOOP_663_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_663_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 780.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 780.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Block_entry1012_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 780.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 789.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.6 seconds; current allocated memory: 808.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 827.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 829.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 832.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_264_1' pipeline 'VITIS_LOOP_264_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'insert_point_Pipeline_VITIS_LOOP_264_1' is 9747 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_264_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 847.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_insert_point_label6' pipeline 'insert_point_label6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_insert_point_label6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.26 seconds; current allocated memory: 864.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 877.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTrainAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.53 seconds; current allocated memory: 909.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/errorInTask' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/outcomeInRam' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/testStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'errorInTask', 'n_regions_in', 'outcomeInRam', 'return' and 'trainedRegions' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 913.172 MB.
INFO: [RTMG 210-278] Implementing memory 'run_read_train_contr_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_U(run_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'checkId_V_U(run_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'uniId_V_U(run_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c21_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_1_c22_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_2_c23_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_3_c24_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_4_c25_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_5_c26_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_6_c27_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_7_c28_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_loc_channel_U(run_fifo_w8_d3_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:543:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.63 seconds. CPU system time: 0.87 seconds. Elapsed time: 19.87 seconds; current allocated memory: 460.445 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:517:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:517:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:529:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:567:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:612:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.8 seconds; current allocated memory: 461.227 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.227 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 479.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 503.746 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_264_1' (detector_solid/abs_solid_detector.cpp:286) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:350) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_656_2' (detector_solid/abs_solid_detector.cpp:656) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_662_3' (detector_solid/abs_solid_detector.cpp:662) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_264_1' (detector_solid/abs_solid_detector.cpp:286) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:530:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test8'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:567:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point9'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test8'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:266:9) to (detector_solid/abs_solid_detector.cpp:264:22) in function 'insert_point9'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test8' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 551.371 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_654_1' (detector_solid/abs_solid_detector.cpp:654:29) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_669_4' (detector_solid/abs_solid_detector.cpp:670:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:658:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:664:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:352:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' (detector_solid/abs_solid_detector.cpp:355:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' (detector_solid/abs_solid_detector.cpp:357:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:369:21)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.min'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.max'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.center'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.min'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.max'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.center'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point9 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 682.098 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 687.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 687.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_662_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_662_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_662_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 687.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 687.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 687.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 687.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 688.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 688.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test8_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_1', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_3', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'run_test8_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'load' operation ('regions_max_load_5', detector_solid/abs_solid_detector.cpp:50) on array 'regions_max' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 53, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 691.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 691.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 692.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 692.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 692.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 692.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c21_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c22_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c23_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c24_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c25_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c26_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c27_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c28_channel (from read_train_U0 to run_test8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast5_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 693.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 693.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 694.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 694.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_VITIS_LOOP_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_264_1'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_264_1' (loop 'VITIS_LOOP_264_1'): Unable to schedule 'load' operation ('regions_min_load_8', detector_solid/abs_solid_detector.cpp:298->detector_solid/abs_solid_detector.cpp:578) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_264_1' (loop 'VITIS_LOOP_264_1'): Unable to schedule 'load' operation ('regions_min_load_10', detector_solid/abs_solid_detector.cpp:298->detector_solid/abs_solid_detector.cpp:578) on array 'regions_min' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_264_1' (loop 'VITIS_LOOP_264_1'): Unable to schedule 'load' operation ('regions_min_load_12', detector_solid/abs_solid_detector.cpp:298->detector_solid/abs_solid_detector.cpp:578) on array 'regions_min' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_264_1' (loop 'VITIS_LOOP_264_1'): Unable to schedule 'load' operation ('regions_min_load_14', detector_solid/abs_solid_detector.cpp:298->detector_solid/abs_solid_detector.cpp:578) on array 'regions_min' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_VITIS_LOOP_264_1' (loop 'VITIS_LOOP_264_1'): Unable to schedule 'load' operation ('regions_min_load_20', detector_solid/abs_solid_detector.cpp:298->detector_solid/abs_solid_detector.cpp:578) on array 'regions_min' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 46, loop 'VITIS_LOOP_264_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 698.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 698.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point9_Pipeline_insert_point_label6' (loop 'insert_point_label6'): Unable to schedule 'load' operation ('regions_min_load_8', detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:578) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 700.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 700.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 702.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 702.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 702.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 702.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 702.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 702.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' pipeline 'VITIS_LOOP_654_1_VITIS_LOOP_656_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 705.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_662_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_662_3' pipeline 'VITIS_LOOP_662_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_662_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 713.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 714.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Block_entry1012_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 716.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test8_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test8_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 719.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 726.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 729.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 732.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 734.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_VITIS_LOOP_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point9_Pipeline_VITIS_LOOP_264_1' pipeline 'VITIS_LOOP_264_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_VITIS_LOOP_264_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 739.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point9_Pipeline_insert_point_label6' pipeline 'insert_point_label6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9_Pipeline_insert_point_label6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.58 seconds; current allocated memory: 749.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 752.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:543:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.77 seconds. CPU system time: 0.87 seconds. Elapsed time: 19.99 seconds; current allocated memory: 460.484 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:517:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:517:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.center': Cyclic partitioning with factor 12 on dimension 2. (detector_solid/abs_solid_detector.cpp:607:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.max': Cyclic partitioning with factor 12 on dimension 2. (detector_solid/abs_solid_detector.cpp:607:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.min': Cyclic partitioning with factor 12 on dimension 2. (detector_solid/abs_solid_detector.cpp:607:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:529:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:567:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:612:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.12 seconds; current allocated memory: 461.266 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 483.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 511.039 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_264_1' (detector_solid/abs_solid_detector.cpp:286) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:350) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_656_2' (detector_solid/abs_solid_detector.cpp:656) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_662_3' (detector_solid/abs_solid_detector.cpp:662) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_264_1' (detector_solid/abs_solid_detector.cpp:286) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:530:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:567:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:266:9) to (detector_solid/abs_solid_detector.cpp:264:22) in function 'insert_point'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test' (detector_solid/abs_solid_detector.cpp:37:39)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.3 seconds; current allocated memory: 562.160 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_654_1' (detector_solid/abs_solid_detector.cpp:654:29) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_669_4' (detector_solid/abs_solid_detector.cpp:670:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:658:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:664:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.25' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.13' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:352:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.13' (detector_solid/abs_solid_detector.cpp:355:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.25' (detector_solid/abs_solid_detector.cpp:357:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:369:21)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.1 seconds; current allocated memory: 703.797 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:543:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.57 seconds. CPU system time: 0.88 seconds. Elapsed time: 19.81 seconds; current allocated memory: 460.469 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:517:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:517:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:607:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:607:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:607:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:529:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:567:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:612:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.87 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.22 seconds; current allocated memory: 461.250 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 461.250 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 482.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 508.148 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_264_1' (detector_solid/abs_solid_detector.cpp:286) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:350) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_656_2' (detector_solid/abs_solid_detector.cpp:656) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_662_3' (detector_solid/abs_solid_detector.cpp:662) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_264_1' (detector_solid/abs_solid_detector.cpp:286) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:530:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:567:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:266:9) to (detector_solid/abs_solid_detector.cpp:264:22) in function 'insert_point'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.72 seconds; current allocated memory: 560.887 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_654_1' (detector_solid/abs_solid_detector.cpp:654:29) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_669_4' (detector_solid/abs_solid_detector.cpp:670:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:658:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:664:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:352:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:355:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' (detector_solid/abs_solid_detector.cpp:357:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:369:21)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.11 seconds; current allocated memory: 703.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.47 seconds; current allocated memory: 717.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 717.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_662_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_662_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_662_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 717.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 717.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 717.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 717.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 717.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 717.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 49, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 722.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 722.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 731.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 731.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 731.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 731.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c21_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c22_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c23_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c24_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c25_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c26_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c27_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c28_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast5_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 731.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 731.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 731.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 731.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_264_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, loop 'VITIS_LOOP_264_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 738.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 738.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 742.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 742.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 761.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 761.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 761.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 761.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 761.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 761.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' pipeline 'VITIS_LOOP_654_1_VITIS_LOOP_656_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0 seconds. Elapsed time: 1.63 seconds; current allocated memory: 761.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_662_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_662_3' pipeline 'VITIS_LOOP_662_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_662_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 779.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 779.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Block_entry1012_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 779.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 788.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.61 seconds; current allocated memory: 806.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 825.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 827.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 830.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_264_1' pipeline 'VITIS_LOOP_264_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'insert_point_Pipeline_VITIS_LOOP_264_1' is 9747 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_264_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 845.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_insert_point_label6' pipeline 'insert_point_label6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_insert_point_label6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.25 seconds; current allocated memory: 863.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 875.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTrainAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.51 seconds; current allocated memory: 907.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/errorInTask' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/outcomeInRam' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/testStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'errorInTask', 'n_regions_in', 'outcomeInRam', 'return' and 'trainedRegions' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 911.520 MB.
INFO: [RTMG 210-278] Implementing memory 'run_read_train_contr_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_U(run_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'checkId_V_U(run_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'uniId_V_U(run_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c21_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_1_c22_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_2_c23_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_3_c24_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_4_c25_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_5_c26_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_6_c27_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_7_c28_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_loc_channel_U(run_fifo_w8_d3_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:543:35)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.92 seconds. CPU system time: 0.83 seconds. Elapsed time: 20.11 seconds; current allocated memory: 460.469 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:517:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:517:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:237:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:607:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:607:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:607:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:529:8)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:567:8)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(bool*, OutcomeStr*, hls::stream<controlStr, 0>&, hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_uint<8>*, hls::stream<ap_uint<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:612:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'writeOutcome(bool&, ap_uint<8>, ap_uint<8>, ap_uint<16>, bool, hls::stream<ap_uint<8>, 0>&, OutcomeStr*, float*) (.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.72 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.12 seconds; current allocated memory: 461.250 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.250 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 481.551 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 508.141 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_264_1' (detector_solid/abs_solid_detector.cpp:286) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:350) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_656_2' (detector_solid/abs_solid_detector.cpp:656) in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_662_3' (detector_solid/abs_solid_detector.cpp:662) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_264_1' (detector_solid/abs_solid_detector.cpp:286) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' in function 'run_test' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:289) in function 'insert_point' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'find_region_label1' (detector_solid/abs_solid_detector.cpp:42) in function 'run_test' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:530:1), detected/extracted 4 process function(s): 
	 'read_train'
	 'runTestAfterInit_Block_entry1012_proc'
	 'run_test'
	 'writeOutcome'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrainAfterInit' (detector_solid/abs_solid_detector.cpp:567:1), detected/extracted 2 process function(s): 
	 'read_train.1'
	 'insert_point'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:50:19) to (detector_solid/abs_solid_detector.cpp:37:19) in function 'run_test'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:266:9) to (detector_solid/abs_solid_detector.cpp:264:22) in function 'insert_point'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'run_test' (detector_solid/abs_solid_detector.cpp:37:19)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.6 seconds; current allocated memory: 560.660 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_654_1' (detector_solid/abs_solid_detector.cpp:654:29) in function 'run'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_669_4' (detector_solid/abs_solid_detector.cpp:670:4) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:658:20)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:664:18)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'contr.AOV' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' (detector_solid/abs_solid_detector.cpp:245:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:245:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:352:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' (detector_solid/abs_solid_detector.cpp:355:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' (detector_solid/abs_solid_detector.cpp:357:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:369:21)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'regions.33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'n_regions.V'.
WARNING: [HLS 200-1449] Process runTestAfterInit_Block_entry1012_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process run_test has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process insert_point has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.1 seconds; current allocated memory: 703.340 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'read_train.1' to 'read_train_1'.
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load_1', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load_2', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load_3', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load_18', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' (loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'): Unable to schedule 'load' operation ('trainedRegions_load_22', detector_solid/abs_solid_detector.cpp:658) on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 27, loop 'VITIS_LOOP_654_1_VITIS_LOOP_656_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.37 seconds; current allocated memory: 717.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 717.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_662_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_662_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_662_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 717.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 717.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 717.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 717.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 717.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 717.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 49, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 722.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 722.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 731.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 731.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 731.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 731.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V (from read_train_U0 to writeOutcome_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_c21_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_1_c22_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_2_c23_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_3_c24_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_4_c25_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_5_c26_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_6_c27_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO data_7_c28_channel (from read_train_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast5_loc_channel (from runTestAfterInit_Block_entry1012_proc_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 731.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 731.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 731.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 731.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_264_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, loop 'VITIS_LOOP_264_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 738.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 738.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 742.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 742.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 761.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 761.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 761.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 761.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 761.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 761.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2' pipeline 'VITIS_LOOP_654_1_VITIS_LOOP_656_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_81_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_654_1_VITIS_LOOP_656_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0 seconds. Elapsed time: 1.61 seconds; current allocated memory: 761.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_662_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_662_3' pipeline 'VITIS_LOOP_662_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_662_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 779.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 779.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Block_entry1012_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Block_entry1012_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 779.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 788.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.6 seconds; current allocated memory: 806.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 825.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 827.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_train_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_train_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 830.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_264_1' pipeline 'VITIS_LOOP_264_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'insert_point_Pipeline_VITIS_LOOP_264_1' is 9747 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_264_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 845.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_insert_point_label6' pipeline 'insert_point_label6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_insert_point_label6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.26 seconds; current allocated memory: 863.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 875.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTrainAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTrainAfterInit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.51 seconds; current allocated memory: 907.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/errorInTask' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/outcomeInRam' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/testStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'errorInTask', 'n_regions_in', 'outcomeInRam', 'return' and 'trainedRegions' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 911.539 MB.
INFO: [RTMG 210-278] Implementing memory 'run_read_train_contr_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_U(run_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'checkId_V_U(run_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'uniId_V_U(run_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c21_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_1_c22_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_2_c23_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_3_c24_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_4_c25_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_5_c26_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_6_c27_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_7_c28_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_loc_channel_U(run_fifo_w8_d3_S)' using Shift Registers.
