vhdl xil_defaultlib "../../../../lab5.srcs/sources_1/ip/clk_5MHz/clk_5MHz_sim_netlist.vhdl" 
nosort
