Analysis & Synthesis report for circuito_semana1
Sun Mar 21 16:02:06 2021
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |circuito_projeto|unidade_controle:UC|Eatual
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for fluxo_dados:FD|ram_16x4:MemJog|altsyncram:memoria_rtl_0|altsyncram_1un1:auto_generated
 16. Parameter Settings for Inferred Entity Instance: fluxo_dados:FD|ram_16x4:MemJog|altsyncram:memoria_rtl_0
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "hexa7seg:HEX4"
 19. Port Connectivity Checks: "fluxo_dados:FD|random_sort:gerador_aleatorio|contador_2bits:contador"
 20. Port Connectivity Checks: "fluxo_dados:FD|random_sort:gerador_aleatorio"
 21. Port Connectivity Checks: "fluxo_dados:FD|nivel_select:limite_select"
 22. Port Connectivity Checks: "fluxo_dados:FD|comparador_85:CompNivel"
 23. Port Connectivity Checks: "fluxo_dados:FD|comparador_timeout:comparador_to"
 24. Port Connectivity Checks: "fluxo_dados:FD|contador_1s:contador_repete"
 25. Port Connectivity Checks: "fluxo_dados:FD|contador_timeout:contador_to"
 26. Port Connectivity Checks: "fluxo_dados:FD|comparador_85:CompJog"
 27. Port Connectivity Checks: "fluxo_dados:FD|comparador_85:CompLmt"
 28. Port Connectivity Checks: "fluxo_dados:FD|ram_16x4:MemJog"
 29. Port Connectivity Checks: "fluxo_dados:FD|contador_163:ContLmt"
 30. Port Connectivity Checks: "fluxo_dados:FD|contador_163:ContEnd"
 31. Port Connectivity Checks: "fluxo_dados:FD"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Mar 21 16:02:06 2021       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; circuito_semana1                            ;
; Top-level Entity Name           ; circuito_projeto                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 74                                          ;
; Total pins                      ; 62                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 64                                          ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; circuito_projeto   ; circuito_semana1   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+
; contador_2bits.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_2bits.vhd                                 ;         ;
; random_sort.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd                                    ;         ;
; circuito_projeto.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/circuito_projeto.vhd                               ;         ;
; unidade_controle.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/unidade_controle.vhd                               ;         ;
; registrador_4bits.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/registrador_4bits.vhd                              ;         ;
; registrador_2bits.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/registrador_2bits.vhd                              ;         ;
; ram_16x4.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/ram_16x4.vhd                                       ;         ;
; nivel_select.vhd                                   ; yes             ; User VHDL File                                        ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/nivel_select.vhd                                   ;         ;
; hexa7seg.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/hexa7seg.vhd                                       ;         ;
; fluxo_dados.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd                                    ;         ;
; edge_detector.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/edge_detector.vhd                                  ;         ;
; contador_timeout.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_timeout.vhd                               ;         ;
; contador_1s.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_1s.vhd                                    ;         ;
; contador_163.vhd                                   ; yes             ; User VHDL File                                        ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_163.vhd                                   ;         ;
; comparador_timeout.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/comparador_timeout.vhd                             ;         ;
; comparador_85.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/comparador_85.vhd                                  ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                        ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                           ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                        ;         ;
; aglobal161.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                        ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                         ;         ;
; altrom.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                            ;         ;
; altram.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                            ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; db/altsyncram_1un1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/db/altsyncram_1un1.tdf                             ;         ;
; db/circuito_semana1.ram0_ram_16x4_18332dfb.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/gabri/Labdig/Projeto-LabDig1/src/db/circuito_semana1.ram0_ram_16x4_18332dfb.hdl.mif ;         ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 120         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 189         ;
;     -- 7 input functions                    ; 1           ;
;     -- 6 input functions                    ; 46          ;
;     -- 5 input functions                    ; 36          ;
;     -- 4 input functions                    ; 40          ;
;     -- <=3 input functions                  ; 66          ;
;                                             ;             ;
; Dedicated logic registers                   ; 74          ;
;                                             ;             ;
; I/O pins                                    ; 62          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 64          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 78          ;
; Total fan-out                               ; 1157        ;
; Average fan-out                             ; 2.96        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                  ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |circuito_projeto                            ; 189 (0)             ; 74 (0)                    ; 64                ; 0          ; 62   ; 0            ; |circuito_projeto                                                                                        ; circuito_projeto   ; work         ;
;    |fluxo_dados:FD|                          ; 82 (13)             ; 58 (0)                    ; 64                ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:FD                                                                         ; fluxo_dados        ; work         ;
;       |comparador_85:CompJog|                ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:FD|comparador_85:CompJog                                                   ; comparador_85      ; work         ;
;       |comparador_85:CompLmt|                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:FD|comparador_85:CompLmt                                                   ; comparador_85      ; work         ;
;       |comparador_85:CompNivel|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:FD|comparador_85:CompNivel                                                 ; comparador_85      ; work         ;
;       |comparador_timeout:comparador_to|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:FD|comparador_timeout:comparador_to                                        ; comparador_timeout ; work         ;
;       |contador_163:ContEnd|                 ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:FD|contador_163:ContEnd                                                    ; contador_163       ; work         ;
;       |contador_163:ContLmt|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:FD|contador_163:ContLmt                                                    ; contador_163       ; work         ;
;       |contador_1s:contador_repete|          ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:FD|contador_1s:contador_repete                                             ; contador_1s        ; work         ;
;       |contador_timeout:contador_to|         ; 20 (20)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:FD|contador_timeout:contador_to                                            ; contador_timeout   ; work         ;
;       |edge_detector:JogadaDetector|         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:FD|edge_detector:JogadaDetector                                            ; edge_detector      ; work         ;
;       |nivel_select:limite_select|           ; 0 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:FD|nivel_select:limite_select                                              ; nivel_select       ; work         ;
;          |registrador_2bits:NIVEL_REG|       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:FD|nivel_select:limite_select|registrador_2bits:NIVEL_REG                  ; registrador_2bits  ; work         ;
;       |ram_16x4:MemJog|                      ; 11 (11)             ; 17 (17)                   ; 64                ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:FD|ram_16x4:MemJog                                                         ; ram_16x4           ; work         ;
;          |altsyncram:memoria_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:FD|ram_16x4:MemJog|altsyncram:memoria_rtl_0                                ; altsyncram         ; work         ;
;             |altsyncram_1un1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:FD|ram_16x4:MemJog|altsyncram:memoria_rtl_0|altsyncram_1un1:auto_generated ; altsyncram_1un1    ; work         ;
;       |registrador_4bits:RegBotoes|          ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:FD|registrador_4bits:RegBotoes                                             ; registrador_4bits  ; work         ;
;    |hexa7seg:HEX0|                           ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|hexa7seg:HEX0                                                                          ; hexa7seg           ; work         ;
;    |hexa7seg:HEX1|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|hexa7seg:HEX1                                                                          ; hexa7seg           ; work         ;
;    |hexa7seg:HEX2|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|hexa7seg:HEX2                                                                          ; hexa7seg           ; work         ;
;    |hexa7seg:HEX3|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|hexa7seg:HEX3                                                                          ; hexa7seg           ; work         ;
;    |hexa7seg:HEX4|                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|hexa7seg:HEX4                                                                          ; hexa7seg           ; work         ;
;    |hexa7seg:HEX5|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|hexa7seg:HEX5                                                                          ; hexa7seg           ; work         ;
;    |unidade_controle:UC|                     ; 67 (67)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|unidade_controle:UC                                                                    ; unidade_controle   ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------+
; Name                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------+
; fluxo_dados:FD|ram_16x4:MemJog|altsyncram:memoria_rtl_0|altsyncram_1un1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 4            ; 16           ; 4            ; 64   ; db/circuito_semana1.ram0_ram_16x4_18332dfb.hdl.mif ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |circuito_projeto|unidade_controle:UC|Eatual                                                                                                                             ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; Eatual.P ; Eatual.O ; Eatual.N ; Eatual.M ; Eatual.L ; Eatual.K ; Eatual.J ; Eatual.I ; Eatual.H ; Eatual.G ; Eatual.F ; Eatual.E ; Eatual.D ; Eatual.C ; Eatual.B ; Eatual.A ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Eatual.A ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; Eatual.B ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; Eatual.C ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; Eatual.D ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; Eatual.E ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; Eatual.F ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; Eatual.G ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; Eatual.H ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; Eatual.I ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; Eatual.J ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; Eatual.K ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; Eatual.L ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; Eatual.M ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; Eatual.N ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; Eatual.O ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; Eatual.P ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; unidade_controle:UC|end_flag                       ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 74    ;
; Number of registers using Synchronous Clear  ; 25    ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 22    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 35    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Inverted Register Statistics                                      ;
+---------------------------------------------------------+---------+
; Inverted Register                                       ; Fan out ;
+---------------------------------------------------------+---------+
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[9]  ; 6       ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[10] ; 3       ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[12] ; 3       ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[14] ; 3       ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[16] ; 3       ;
; Total number of inverted registers = 5                  ;         ;
+---------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                             ;
+---------------------------------------------------------+----------------------------------------------+
; Register Name                                           ; RAM Name                                     ;
+---------------------------------------------------------+----------------------------------------------+
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[0]  ; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0 ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[1]  ; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0 ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[2]  ; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0 ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[3]  ; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0 ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[4]  ; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0 ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[5]  ; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0 ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[6]  ; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0 ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[7]  ; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0 ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[8]  ; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0 ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[9]  ; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0 ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[10] ; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0 ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[11] ; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0 ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[12] ; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0 ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[13] ; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0 ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[14] ; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0 ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[15] ; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0 ;
; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0_bypass[16] ; fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0 ;
+---------------------------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |circuito_projeto|fluxo_dados:FD|contador_163:ContLmt|IQ[1]                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |circuito_projeto|fluxo_dados:FD|contador_1s:contador_repete|IQ[6]            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |circuito_projeto|fluxo_dados:FD|contador_timeout:contador_to|IQ[11]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |circuito_projeto|fluxo_dados:FD|nivel_select:limite_select|limite_timeout[6] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |circuito_projeto|fluxo_dados:FD|db_jogada[1]                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |circuito_projeto|fluxo_dados:FD|contador_163:ContEnd|IQ                      ;
; 30:1               ; 2 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |circuito_projeto|unidade_controle:UC|Eprox.J                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for fluxo_dados:FD|ram_16x4:MemJog|altsyncram:memoria_rtl_0|altsyncram_1un1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fluxo_dados:FD|ram_16x4:MemJog|altsyncram:memoria_rtl_0 ;
+------------------------------------+----------------------------------------------------+----------------+
; Parameter Name                     ; Value                                              ; Type           ;
+------------------------------------+----------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                          ; Untyped        ;
; WIDTH_A                            ; 4                                                  ; Untyped        ;
; WIDTHAD_A                          ; 4                                                  ; Untyped        ;
; NUMWORDS_A                         ; 16                                                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped        ;
; WIDTH_B                            ; 4                                                  ; Untyped        ;
; WIDTHAD_B                          ; 4                                                  ; Untyped        ;
; NUMWORDS_B                         ; 16                                                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped        ;
; INIT_FILE                          ; db/circuito_semana1.ram0_ram_16x4_18332dfb.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                          ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_1un1                                    ; Untyped        ;
+------------------------------------+----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 1                                                       ;
; Entity Instance                           ; fluxo_dados:FD|ram_16x4:MemJog|altsyncram:memoria_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 4                                                       ;
;     -- NUMWORDS_A                         ; 16                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 4                                                       ;
;     -- NUMWORDS_B                         ; 16                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "hexa7seg:HEX4"    ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; hexa[3..2] ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:FD|random_sort:gerador_aleatorio|contador_2bits:contador"               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; enp  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; rco  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:FD|random_sort:gerador_aleatorio"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; c_enable ; Input  ; Info     ; Stuck at GND                                                                        ;
; r_enable ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_clear  ; Input  ; Info     ; Stuck at GND                                                                        ;
; r_clear  ; Input  ; Info     ; Stuck at GND                                                                        ;
; dado     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:FD|nivel_select:limite_select" ;
+-------+-------+----------+--------------------------------------------+
; Port  ; Type  ; Severity ; Details                                    ;
+-------+-------+----------+--------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                               ;
+-------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:FD|comparador_85:CompNivel"                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; i_agtb  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_altb  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_aeqb  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_agtb  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_altb  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_bleta ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:FD|comparador_timeout:comparador_to" ;
+--------+-------+----------+-------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                         ;
+--------+-------+----------+-------------------------------------------------+
; i_aeqb ; Input ; Info     ; Stuck at VCC                                    ;
+--------+-------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:FD|contador_1s:contador_repete"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ld   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ent  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:FD|contador_timeout:contador_to"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ld   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ent  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; rco  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:FD|comparador_85:CompJog"                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; i_agtb  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_altb  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_aeqb  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_agtb  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_altb  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_bleta ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:FD|comparador_85:CompLmt"                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; i_agtb  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_altb  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_aeqb  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_bleta ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:FD|ram_16x4:MemJog" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; ce   ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:FD|contador_163:ContLmt" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                          ;
; ent  ; Input ; Info     ; Stuck at VCC                          ;
; d    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:FD|contador_163:ContEnd"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ld   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ent  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; rco  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:FD"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; fiml ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 74                          ;
;     CLR               ; 16                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 6                           ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 25                          ;
;     plain             ; 21                          ;
; arriav_lcell_comb     ; 196                         ;
;     arith             ; 25                          ;
;         1 data inputs ; 25                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 170                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 40                          ;
;         5 data inputs ; 36                          ;
;         6 data inputs ; 46                          ;
; boundary_port         ; 62                          ;
; stratixv_ram_block    ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Mar 21 16:01:38 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off semana1_T4BA2_desafio -c circuito_semana1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file contador_2bits.vhd
    Info (12022): Found design unit 1: contador_2bits-comportamental File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_2bits.vhd Line: 18
    Info (12023): Found entity 1: contador_2bits File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_2bits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file random_sort.vhd
    Info (12022): Found design unit 1: random_sort-arch File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd Line: 14
    Info (12023): Found entity 1: random_sort File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file circuito_projeto.vhd
    Info (12022): Found design unit 1: circuito_projeto-circuito_projeto_arch File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/circuito_projeto.vhd Line: 32
    Info (12023): Found entity 1: circuito_projeto File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/circuito_projeto.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file unidade_controle.vhd
    Info (12022): Found design unit 1: unidade_controle-fsm File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/unidade_controle.vhd Line: 46
    Info (12023): Found entity 1: unidade_controle File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/unidade_controle.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file registrador_4bits.vhd
    Info (12022): Found design unit 1: registrador_4bits-arch File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/registrador_4bits.vhd Line: 14
    Info (12023): Found entity 1: registrador_4bits File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/registrador_4bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registrador_2bits.vhd
    Info (12022): Found design unit 1: registrador_2bits-arch File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/registrador_2bits.vhd Line: 14
    Info (12023): Found entity 1: registrador_2bits File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/registrador_2bits.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file ram_16x4.vhd
    Info (12022): Found design unit 1: ram_16x4-ram_mif File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/ram_16x4.vhd Line: 27
    Info (12022): Found design unit 2: ram_16x4-ram_modelsim File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/ram_16x4.vhd Line: 57
    Info (12023): Found entity 1: ram_16x4 File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/ram_16x4.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file nivel_select.vhd
    Info (12022): Found design unit 1: nivel_select-arch File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/nivel_select.vhd Line: 16
    Info (12023): Found entity 1: nivel_select File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/nivel_select.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hexa7seg.vhd
    Info (12022): Found design unit 1: hexa7seg-comportamental File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/hexa7seg.vhd Line: 30
    Info (12023): Found entity 1: hexa7seg File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/hexa7seg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file fluxo_dados.vhd
    Info (12022): Found design unit 1: fluxo_dados-estrutural File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd Line: 39
    Info (12023): Found entity 1: fluxo_dados File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file edge_detector.vhd
    Info (12022): Found design unit 1: edge_detector-rtl File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/edge_detector.vhd Line: 28
    Info (12023): Found entity 1: edge_detector File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/edge_detector.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file contador_timeout.vhd
    Info (12022): Found design unit 1: contador_timeout-comportamental File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_timeout.vhd Line: 30
    Info (12023): Found entity 1: contador_timeout File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_timeout.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file contador_1s.vhd
    Info (12022): Found design unit 1: contador_1s-comportamental File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_1s.vhd Line: 30
    Info (12023): Found entity 1: contador_1s File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_1s.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file contador_163.vhd
    Info (12022): Found design unit 1: contador_163-comportamental File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_163.vhd Line: 30
    Info (12023): Found entity 1: contador_163 File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_163.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file comparador_timeout.vhd
    Info (12022): Found design unit 1: comparador_timeout-dataflow File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/comparador_timeout.vhd Line: 13
    Info (12023): Found entity 1: comparador_timeout File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/comparador_timeout.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file comparador_85.vhd
    Info (12022): Found design unit 1: comparador_85-dataflow File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/comparador_85.vhd Line: 31
    Info (12023): Found entity 1: comparador_85 File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/comparador_85.vhd Line: 17
Info (12127): Elaborating entity "circuito_projeto" for the top level hierarchy
Info (12128): Elaborating entity "fluxo_dados" for hierarchy "fluxo_dados:FD" File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/circuito_projeto.vhd Line: 146
Info (12128): Elaborating entity "edge_detector" for hierarchy "fluxo_dados:FD|edge_detector:JogadaDetector" File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd Line: 176
Info (12128): Elaborating entity "registrador_4bits" for hierarchy "fluxo_dados:FD|registrador_4bits:RegBotoes" File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd Line: 184
Info (12128): Elaborating entity "contador_163" for hierarchy "fluxo_dados:FD|contador_163:ContEnd" File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd Line: 195
Info (12128): Elaborating entity "ram_16x4" for hierarchy "fluxo_dados:FD|ram_16x4:MemJog" File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd Line: 221
Info (12128): Elaborating entity "comparador_85" for hierarchy "fluxo_dados:FD|comparador_85:CompLmt" File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd Line: 231
Info (12128): Elaborating entity "contador_timeout" for hierarchy "fluxo_dados:FD|contador_timeout:contador_to" File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd Line: 258
Info (12128): Elaborating entity "contador_1s" for hierarchy "fluxo_dados:FD|contador_1s:contador_repete" File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd Line: 270
Info (12128): Elaborating entity "comparador_timeout" for hierarchy "fluxo_dados:FD|comparador_timeout:comparador_to" File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd Line: 282
Info (12128): Elaborating entity "nivel_select" for hierarchy "fluxo_dados:FD|nivel_select:limite_select" File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd Line: 303
Info (12128): Elaborating entity "registrador_2bits" for hierarchy "fluxo_dados:FD|nivel_select:limite_select|registrador_2bits:NIVEL_REG" File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/nivel_select.vhd Line: 47
Info (12128): Elaborating entity "random_sort" for hierarchy "fluxo_dados:FD|random_sort:gerador_aleatorio" File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd Line: 314
Info (10041): Inferred latch for "sig_inreg[0]" at random_sort.vhd(44) File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd Line: 44
Info (10041): Inferred latch for "sig_inreg[1]" at random_sort.vhd(44) File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd Line: 44
Info (10041): Inferred latch for "sig_inreg[2]" at random_sort.vhd(44) File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd Line: 44
Info (10041): Inferred latch for "sig_inreg[3]" at random_sort.vhd(44) File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd Line: 44
Info (12128): Elaborating entity "contador_2bits" for hierarchy "fluxo_dados:FD|random_sort:gerador_aleatorio|contador_2bits:contador" File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd Line: 50
Info (12128): Elaborating entity "unidade_controle" for hierarchy "unidade_controle:UC" File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/circuito_projeto.vhd Line: 179
Warning (10631): VHDL Process Statement warning at unidade_controle.vhd(52): inferring latch(es) for signal or variable "end_flag", which holds its previous value in one or more paths through the process File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/unidade_controle.vhd Line: 52
Info (10041): Inferred latch for "end_flag" at unidade_controle.vhd(52) File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/unidade_controle.vhd Line: 52
Info (12128): Elaborating entity "hexa7seg" for hierarchy "hexa7seg:HEX0" File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/circuito_projeto.vhd Line: 211
Warning (276020): Inferred RAM node "fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fluxo_dados:FD|ram_16x4:MemJog|memoria_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/circuito_semana1.ram0_ram_16x4_18332dfb.hdl.mif
Info (12130): Elaborated megafunction instantiation "fluxo_dados:FD|ram_16x4:MemJog|altsyncram:memoria_rtl_0"
Info (12133): Instantiated megafunction "fluxo_dados:FD|ram_16x4:MemJog|altsyncram:memoria_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/circuito_semana1.ram0_ram_16x4_18332dfb.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1un1.tdf
    Info (12023): Found entity 1: altsyncram_1un1 File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/db/altsyncram_1un1.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "db_nivel[1]" is stuck at GND File: C:/Users/gabri/Labdig/Projeto-LabDig1/src/circuito_projeto.vhd Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 284 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 218 logic cells
    Info (21064): Implemented 4 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4873 megabytes
    Info: Processing ended: Sun Mar 21 16:02:06 2021
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:56


