Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2A17F279DAD;
	Mon, 12 Oct 2026 02:03:02 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1791770583; cv=none; b=kRE3iTzpSSVkezUyUdjAz9Af+xi6bcUJfxaq7st+0Fo8nr2Dxf0eT6Lx6wVZQhSWmVrxmZBpPrYggEwG+ePRszZj9/H1jeZ+JxbC2ZjZGoGNklam/VPiH16mkejb4XVdoybR4cNtnt1tcMAgE5EAwuzG+XUt1aKkTf9AJccCbNI=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1791770583; c=relaxed/simple;
	bh=XSz3dyHTqtERnvgwM+cY1AD94ekMbdw0EAqvOmXU5AE=;
	h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=qSsp7y6O372aofdMcuSIWcfB3q97AVCoLoD4PCXIHZ43OnZgn7ouU4fvspTMRHvxlS95lEMfKPHd20u1o/KaRABp9HKbnc5UNbOSGG70IO8a4iyOiZWeJJazG1zatW8uoUKIOHOZi4pP8WHdivMsLbXIviN7yKVHmO8qd8WLuJ0=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=eK9DgGet; arc=none smtp.client-ip=10.30.226.201
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="eK9DgGet"
Received: by smtp.kernel.org (Postfix) with ESMTPS id AAAA7C2BCF7;
	Mon, 12 Oct 2026 02:03:02 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1791770582;
	bh=XSz3dyHTqtERnvgwM+cY1AD94ekMbdw0EAqvOmXU5AE=;
	h=From:Subject:Date:To:Cc:Reply-To:From;
	b=eK9DgGetCgaNwpDent9qs+fLGnLJfbXgqf1fUxtejk+zOw4osV4ct6Mq7MbmK1a+p
	 GLNKiSbpAmokoyWPNCZwFftY5GD0fv/QWVnDNV4mkqaVDc4RWy3V4m3+lpnQoSQfMU
	 EqRjN9eVmYY/ENzU0csoEVzrdSE4OCr386Kgn7hM0SFaMCkfakMeZNT4ne+WyORO28
	 ALNnvl0hSLWzVKAKuKB1zoO5yrD58+PudQ8yOYRFFCu2k/vjpgweJlkBJY5YBTAytI
	 DD26N5YUJfZXW7MPkCBLe1ZldQVmHYu4BAlEUgXLDJ7DclbxFmRk4aZI3OSwJUg4Bg
	 tvL08QyjCK1Cg==
Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1])
	by smtp.lore.kernel.org (Postfix) with ESMTP id 882BFCA9ED0;
	Mon, 12 Oct 2026 02:03:02 +0000 (UTC)
From: fromdisposition via B4 Relay <devnull+me.fromdisposition.org@kernel.org>
Subject: [PATCH 0/2] arm64: dts: qcom: sm8350: Add CPU capacities and power
 coefficients
Date: Mon, 12 Oct 2026 02:02:42 +0000
Message-Id: <20261012-sm8350-cpu-capacity-v1-0-3d141e0099d5@fromdisposition.org>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
X-B4-Tracking: v=1; b=H4sIAAAAAAAC/yXMwQrCMAyA4VcZORto2nWoryI7dDFqBGdpNnGMv
 btVj9/h/1cwKSoGx2aFIi81fY4VtGuAb2m8Cuq5GrzzHTnyaI99iA45z8gpJ9ZpwUBtTJ1QPAw
 BapmLXPT9u576v20e7sLTdwXb9gE0JqpidwAAAA==
X-Change-ID: 20261012-sm8350-cpu-capacity-3145a6e159b3
To: Bjorn Andersson <andersson@kernel.org>, 
 Konrad Dybcio <konradybcio@kernel.org>, Rob Herring <robh@kernel.org>, 
 Krzysztof Kozlowski <krzk+dt@kernel.org>, 
 Conor Dooley <conor+dt@kernel.org>
Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, 
 linux-kernel@vger.kernel.org, fromdisposition <me@fromdisposition.org>
X-Mailer: b4 0.16.0
X-Developer-Signature: v=1; a=ed25519-sha256; t=1791770585; l=1537;
 i=me@fromdisposition.org; s=20261012; h=from:subject:message-id;
 bh=XSz3dyHTqtERnvgwM+cY1AD94ekMbdw0EAqvOmXU5AE=;
 b=U23YOaR7XK9GzWkuj/cnPh3OoUJIJwH82r9TkwwEFj0m8p6VLsXPuJi0/N6Ipx2Yp4BnbUY6w
 LppzmtD4EXGCqGnI4kZKZftGRgj6SzHJEhemlWLjTO7CzQ7FStchHDU
X-Developer-Key: i=me@fromdisposition.org; a=ed25519;
 pk=S0QFlGq1BQEaAtPPdAH8YKEOXMeRuSkTgctXuvtU+1Y=
X-Endpoint-Received: by B4 Relay for me@fromdisposition.org/20261012 with
 auth_id=1163
X-Original-From: fromdisposition <me@fromdisposition.org>
Reply-To: me@fromdisposition.org

Give the SM8350 CPUs their capacities and dynamic power coefficients, so
that the scheduler sees the three clusters as they are and energy aware
scheduling gets an energy model. Both come from Qualcomm's downstream
device trees.

Downstream, the capacities are the same for v1 and v2 silicon, but the
power coefficients are not: patch 2 takes the v2 ones, which the device
tested here (v2.1) carries too. I have no v1 part to check them on; if
v1 boards matter, patch 2 can wait without holding up patch 1.

Tested on a Razer Edge 5G (SM8350 v2.1), whose board support is not
upstream yet: cpu_capacity reads 308, 785 and 1024 once the kernel has
scaled the values by each cluster's maximum frequency (1804, 2419 and
2995 MHz), sched_energy_aware is 1, and the energy model covers all
three clusters. Compared with the same kernel without these patches, an
unpinned CPU-bound task now runs mostly on the X1 and a light periodic
task on the A55s. dtbs_check shows no new warning for the SM8350 boards.
The values come from Razer's kernel release for this device
(Nicole-msm-5.4.254-20240515).

---
fromdisposition (2):
      arm64: dts: qcom: sm8350: Add CPU capacities
      arm64: dts: qcom: sm8350: Add CPU dynamic power coefficients

 arch/arm64/boot/dts/qcom/sm8350.dtsi | 16 ++++++++++++++++
 1 file changed, 16 insertions(+)
---
base-commit: d053e38e614fb2e383b298ce8fc308a780d7f209
change-id: 20261012-sm8350-cpu-capacity-3145a6e159b3

Best regards,
--  
fromdisposition <me@fromdisposition.org>


