# Compile of spi_shift.v failed with 6 errors.
# Compile of spi_shift_tb.v failed with 12 errors.
# 2 compiles, 2 failed with 18 errors.
# Compile of spi_shift.v failed with 1 errors.
# Compile of spi_shift_tb.v failed with 12 errors.
# 2 compiles, 2 failed with 13 errors.
# Compile of spi_shift.v was successful with warnings.
# Compile of spi_shift_tb.v failed with 12 errors.
# 2 compiles, 1 failed with 12 errors.
# Compile of spi_shift.v was successful with warnings.
# Compile of spi_shift_tb.v failed with 12 errors.
# 2 compiles, 1 failed with 12 errors.
# Compile of spi_shift.v was successful with warnings.
# Compile of spi_shift_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_spi_shift
# vsim -gui work.tb_spi_shift 
# Start time: 17:25:20 on Oct 12,2023
# Loading work.tb_spi_shift
# Loading work.spi_shift
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'p_out'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_spi_shift/u_spi_shift File: D:/college/Maven Silicon/SPI/tb/spi_shift_tb.v Line: 24
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'last'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_spi_shift/u_spi_shift File: D:/college/Maven Silicon/SPI/tb/spi_shift_tb.v Line: 24
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'mosi'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_spi_shift/u_spi_shift File: D:/college/Maven Silicon/SPI/tb/spi_shift_tb.v Line: 24
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'tip'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_spi_shift/u_spi_shift File: D:/college/Maven Silicon/SPI/tb/spi_shift_tb.v Line: 24
# Error loading design
# End time: 17:25:20 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 10
