# RV32I Pipeline CPU - 5-Stage Implementation

A complete 5-stage pipelined RISC-V RV32I CPU implementation in SystemVerilog, supporting all 37 base integer instructions.

## ğŸ¯ Features

- âœ… **Full RV32I ISA** - 37 instructions supported
- âœ… **5-Stage Pipeline** - IF â†’ ID â†’ EX â†’ MEM â†’ WB
- âœ… **Data Forwarding** - Minimize pipeline stalls
- âœ… **Hazard Detection** - Load-use and control hazards
- âœ… **Branch/Jump Support** - With pipeline flushing
- âœ… **Memory System** - Separate instruction and data memory
- âœ… **100% Verified** - 51/51 register writes verified (100% pass rate)

## ğŸ“Š Performance

- **Architecture**: 5-stage pipeline
- **Clock Frequency**: ~100 MHz (10ns period)
- **CPI (Cycles Per Instruction)**: 1.12 (measured)
- **Pipeline Efficiency**: 89.3%
- **Throughput**: ~89 MIPS @ 100MHz

## âœ… Verification Status

**PASSED - 100% Functional Correctness**

- 76 instructions executed successfully
- 51/51 register writes verified with expected results
- 0 errors, 0 critical warnings
- All 37 RV32I instruction types tested
- Pipeline hazard handling verified

See \`docs/VERIFICATION_SUMMARY.md\` for details.

---

## ğŸš€ Quick Start

### Prerequisites
- QuestaSim or ModelSim
- Python 3.6+
- Make (optional)

### Run Full Verification (Recommended)

\`\`\`bash
make verify
\`\`\`

**Expected Output:**
\`\`\`
âœ“âœ“âœ“ FULL VERIFICATION PASSED! âœ“âœ“âœ“

Summary:
  â€¢ 76 instructions executed successfully
  â€¢ 51/51 register writes verified (100.0%)
  â€¢ 0 errors, 0 critical warnings

CPU IS FUNCTIONALLY CORRECT!
\`\`\`

### Run Basic Simulation

\`\`\`bash
make all
\`\`\`

### Clean Generated Files

\`\`\`bash
make clean
\`\`\`

---

## ğŸ“ Project Structure

\`\`\`
rv32i_cpu_37inst/
â”‚
â”œâ”€â”€ rtl/                           # RTL Source Files
â”‚   â”œâ”€â”€ core/                      # Core CPU modules
â”‚   â”‚   â”œâ”€â”€ pipeline/              # Pipeline registers (IF/ID, ID/EX, EX/MEM, MEM/WB)
â”‚   â”‚   â”‚   â”œâ”€â”€ IF_ID_Register.sv
â”‚   â”‚   â”‚   â”œâ”€â”€ ID_EX_Register.sv
â”‚   â”‚   â”‚   â”œâ”€â”€ EX_MEM_Register.sv
â”‚   â”‚   â”‚   â””â”€â”€ MEM_WB_Register.sv
â”‚   â”‚   â”‚
â”‚   â”‚   â”œâ”€â”€ hazard/                # Hazard handling units
â”‚   â”‚   â”‚   â”œâ”€â”€ Hazard_Detection_Unit.sv  # Detects load-use hazards
â”‚   â”‚   â”‚   â””â”€â”€ Forwarding_Unit.sv        # Data forwarding logic
â”‚   â”‚   â”‚
â”‚   â”‚   â””â”€â”€ stages/                # Pipeline stage modules
â”‚   â”‚       â”œâ”€â”€ Program_Counter.sv        # PC with branch/jump support
â”‚   â”‚       â”œâ”€â”€ Instruction_Mem.sv        # Instruction memory (ROM)
â”‚   â”‚       â”œâ”€â”€ Control_Unit.sv           # Instruction decoder
â”‚   â”‚       â”œâ”€â”€ Reg_File.sv               # 32 x 32-bit register file
â”‚   â”‚       â”œâ”€â”€ Immediate_Generation.sv   # Immediate value generator
â”‚   â”‚       â”œâ”€â”€ ALU_Unit.sv               # Arithmetic Logic Unit
â”‚   â”‚       â”œâ”€â”€ Branch_Unit.sv            # Branch condition checker
â”‚   â”‚       â”œâ”€â”€ Jump_Unit.sv              # Jump target calculator
â”‚   â”‚       â”œâ”€â”€ Data_Memory.sv            # Data memory (RAM)
â”‚   â”‚       â””â”€â”€ Load_Store_Unit.sv        # Load/store logic
â”‚   â”‚
â”‚   â”œâ”€â”€ common/                    # Common utility modules
â”‚   â”‚   â”œâ”€â”€ adder_N_bit.sv         # N-bit adder
â”‚   â”‚   â”œâ”€â”€ mux2to1.sv             # 2-to-1 multiplexer
â”‚   â”‚   â”œâ”€â”€ mux3to1.sv             # 3-to-1 multiplexer
â”‚   â”‚   â””â”€â”€ mux4to1.sv             # 4-to-1 multiplexer
â”‚   â”‚
â”‚   â””â”€â”€ top/                       # Top-level integration
â”‚       â””â”€â”€ rv32i_top.sv           # Pipeline CPU top module
â”‚
â”œâ”€â”€ tb/                            # Testbenches
â”‚   â”œâ”€â”€ tb_rv32i_pipeline.sv       # Main testbench with detailed logging
â”‚   â””â”€â”€ tb_full_verification.sv    # Full verification testbench (51 tests)
â”‚
â”œâ”€â”€ sim/                           # Simulation directory
â”‚   â”œâ”€â”€ scripts/                   # Automation scripts
â”‚   â”‚   â”œâ”€â”€ compile_and_run.py            # Main simulation script
â”‚   â”‚   â”œâ”€â”€ run_full_verification.py      # Full verification script
â”‚   â”‚   â”œâ”€â”€ generate_expected_values.py   # Generate expected values
â”‚   â”‚   â”œâ”€â”€ expected_values.sv            # Expected values (reference)
â”‚   â”‚   â”œâ”€â”€ filelist.f                    # RTL file list
â”‚   â”‚   â””â”€â”€ README.md                     # Scripts documentation
â”‚   â”‚
â”‚   â”œâ”€â”€ logs/                      # Simulation logs (generated)
â”‚   â”‚   â”œâ”€â”€ simulation_output.log         # Basic simulation log
â”‚   â”‚   â””â”€â”€ full_verification.log         # Verification log
â”‚   â”‚
â”‚   â””â”€â”€ work/                      # QuestaSim work library (generated)
â”‚
â”œâ”€â”€ docs/                          # Documentation
â”‚   â”œâ”€â”€ VERIFICATION_SUMMARY.md    # Quick verification summary
â”‚   â”œâ”€â”€ VERIFICATION_REPORT.md     # Detailed verification report
â”‚   â””â”€â”€ PERFORMANCE_ANALYSIS.md    # Performance metrics & analysis
â”‚
â”œâ”€â”€ Makefile                       # Build automation
â””â”€â”€ README.md                      # This file
\`\`\`

---

## ğŸ”§ Supported Instructions (37 Total)

### Arithmetic & Logic (10)
- \`ADD\`, \`SUB\`, \`AND\`, \`OR\`, \`XOR\`, \`SLT\`, \`SLTU\`, \`SLL\`, \`SRL\`, \`SRA\`

### Immediate Operations (9)
- \`ADDI\`, \`ANDI\`, \`ORI\`, \`XORI\`, \`SLTI\`, \`SLTIU\`, \`SLLI\`, \`SRLI\`, \`SRAI\`

### Load/Store (8)
- \`LW\`, \`LH\`, \`LB\`, \`LHU\`, \`LBU\` (Loads)
- \`SW\`, \`SH\`, \`SB\` (Stores)

### Branch (6)
- \`BEQ\`, \`BNE\`, \`BLT\`, \`BGE\`, \`BLTU\`, \`BGEU\`

### Jump (2)
- \`JAL\`, \`JALR\`

### Upper Immediate (2)
- \`LUI\`, \`AUIPC\`

---

## ğŸ› ï¸ Makefile Commands

### Quick Reference

| Command | Description |
|---------|-------------|
| \`make verify\` | Run full verification (recommended) |
| \`make all\` | Run basic simulation |
| \`make clean\` | Clean all generated files |
| \`make info\` | Show project information |
| \`make check-tools\` | Check required tools |
| \`make summary\` | Show verification summary |
| \`make help\` | Show all commands |

### Common Workflows

**First Time Setup:**
\`\`\`bash
make check-tools  # Check if tools are installed
make info         # Show project info
make verify       # Run verification
\`\`\`

**Development:**
\`\`\`bash
# Make changes to RTL...
make verify-clean  # Clean and verify
\`\`\`

**Quick Test:**
\`\`\`bash
make test  # Clean + verify + summary
\`\`\`

---

## ğŸ“š Documentation

| Document | Description |
|----------|-------------|
| \`README.md\` | Project overview (this file) |
| \`docs/VERIFICATION_SUMMARY.md\` | Quick verification summary |
| \`docs/VERIFICATION_REPORT.md\` | Detailed verification report |
| \`docs/PERFORMANCE_ANALYSIS.md\` | Performance metrics |
| \`sim/scripts/README.md\` | Scripts documentation |

---

## ğŸ“ Educational Use

This project is ideal for:
- âœ… Computer architecture courses
- âœ… Digital design projects
- âœ… RISC-V learning
- âœ… Pipeline CPU understanding
- âœ… Thesis/capstone projects

---

**Status:** âœ… Fully verified and ready for use

**Last Updated:** November 17, 2025
