// Seed: 782607271
module module_0;
  wor id_1;
  assign id_1 = id_1;
  assign id_1 = {1};
  assign id_1 = id_1;
  wire id_2, id_3;
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input uwire id_2,
    input wor id_3,
    inout uwire id_4,
    input wire id_5,
    output uwire id_6,
    input tri id_7,
    output tri0 id_8
);
  id_10 :
  assert property (@(id_0) id_0);
  assign id_1 = 1;
  module_0();
  wire id_11;
endmodule
