

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Mar  5 10:50:13 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv2d_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.024|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  252619|  252619|  252619|  252619|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- ROW_CLR     |     840|     840|        30|          -|          -|    28|    no    |
        | + COL_CLR    |      28|      28|         1|          -|          -|    28|    no    |
        |- ROW         |  250152|  250152|      8934|          -|          -|    28|    no    |
        | + COL        |    8932|    8932|       319|          -|          -|    28|    no    |
        |  ++ K_ROW    |     310|     310|        62|          -|          -|     5|    no    |
        |   +++ K_COL  |      60|      60|        12|          -|          -|     5|    no    |
        |- ROW_CPY     |    1624|    1624|        58|          -|          -|    28|    no    |
        | + COL_CPY    |      56|      56|         2|          -|          -|    28|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 26 
5 --> 6 4 
6 --> 19 7 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 7 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 5 
26 --> 27 
27 --> 28 26 
28 --> 27 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %in_r) nounwind, !map !14"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x float]* %filt) nounwind, !map !20"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %out_r) nounwind, !map !26"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%acc_buf = alloca [784 x float], align 4" [conv2d_Alg.cpp:31]   --->   Operation 33 'alloca' 'acc_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [conv2d_Alg.cpp:34]   --->   Operation 34 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "br label %7" [conv2d_Alg.cpp:36]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%r_0_0 = phi i5 [ 0, %OFM_begin ], [ %add_ln36, %ROW_CLR_end ]" [conv2d_Alg.cpp:36]   --->   Operation 36 'phi' 'r_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.36ns)   --->   "%icmp_ln36 = icmp eq i5 %r_0_0, -4" [conv2d_Alg.cpp:36]   --->   Operation 37 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 38 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.78ns)   --->   "%add_ln36 = add i5 %r_0_0, 1" [conv2d_Alg.cpp:36]   --->   Operation 39 'add' 'add_ln36' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %IFM_begin, label %ROW_CLR_begin" [conv2d_Alg.cpp:36]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str1) nounwind" [conv2d_Alg.cpp:36]   --->   Operation 41 'specloopname' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str1) nounwind" [conv2d_Alg.cpp:36]   --->   Operation 42 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r_0_0, i5 0)" [conv2d_Alg.cpp:38]   --->   Operation 43 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i10 %tmp_7 to i11" [conv2d_Alg.cpp:38]   --->   Operation 44 'zext' 'zext_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0_0, i2 0)" [conv2d_Alg.cpp:38]   --->   Operation 45 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i7 %tmp_8 to i11" [conv2d_Alg.cpp:38]   --->   Operation 46 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.73ns)   --->   "%sub_ln38 = sub i11 %zext_ln38, %zext_ln38_1" [conv2d_Alg.cpp:38]   --->   Operation 47 'sub' 'sub_ln38' <Predicate = (!icmp_ln36)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %8" [conv2d_Alg.cpp:37]   --->   Operation 48 'br' <Predicate = (!icmp_ln36)> <Delay = 1.76>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%acc_2_0_0 = alloca float"   --->   Operation 49 'alloca' 'acc_2_0_0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind" [conv2d_Alg.cpp:42]   --->   Operation 50 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.76ns)   --->   "store float 0.000000e+00, float* %acc_2_0_0" [conv2d_Alg.cpp:43]   --->   Operation 51 'store' <Predicate = (icmp_ln36)> <Delay = 1.76>
ST_2 : Operation 52 [1/1] (1.76ns)   --->   "br label %2" [conv2d_Alg.cpp:43]   --->   Operation 52 'br' <Predicate = (icmp_ln36)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.89>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%c_0_0 = phi i5 [ 0, %ROW_CLR_begin ], [ %add_ln37, %9 ]" [conv2d_Alg.cpp:37]   --->   Operation 53 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.36ns)   --->   "%icmp_ln37 = icmp eq i5 %c_0_0, -4" [conv2d_Alg.cpp:37]   --->   Operation 54 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 55 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.78ns)   --->   "%add_ln37 = add i5 %c_0_0, 1" [conv2d_Alg.cpp:37]   --->   Operation 56 'add' 'add_ln37' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %ROW_CLR_end, label %9" [conv2d_Alg.cpp:37]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [conv2d_Alg.cpp:37]   --->   Operation 58 'specloopname' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i5 %c_0_0 to i11" [conv2d_Alg.cpp:38]   --->   Operation 59 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.63ns)   --->   "%add_ln38 = add i11 %sub_ln38, %zext_ln38_2" [conv2d_Alg.cpp:38]   --->   Operation 60 'add' 'add_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i11 %add_ln38 to i64" [conv2d_Alg.cpp:38]   --->   Operation 61 'sext' 'sext_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%acc_buf_addr = getelementptr [784 x float]* %acc_buf, i64 0, i64 %sext_ln38" [conv2d_Alg.cpp:38]   --->   Operation 62 'getelementptr' 'acc_buf_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %acc_buf_addr, align 4" [conv2d_Alg.cpp:38]   --->   Operation 63 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %8" [conv2d_Alg.cpp:37]   --->   Operation 64 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv2d_Alg.cpp:40]   --->   Operation 65 'specregionend' 'empty_15' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br label %7" [conv2d_Alg.cpp:36]   --->   Operation 66 'br' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.78>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%r1_0_0_0 = phi i5 [ 0, %IFM_begin ], [ %add_ln43, %ROW_end ]" [conv2d_Alg.cpp:43]   --->   Operation 67 'phi' 'r1_0_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.36ns)   --->   "%icmp_ln43 = icmp eq i5 %r1_0_0_0, -4" [conv2d_Alg.cpp:43]   --->   Operation 68 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 69 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.78ns)   --->   "%add_ln43 = add i5 %r1_0_0_0, 1" [conv2d_Alg.cpp:43]   --->   Operation 70 'add' 'add_ln43' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %IFM_end, label %ROW_begin" [conv2d_Alg.cpp:43]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind" [conv2d_Alg.cpp:43]   --->   Operation 72 'specloopname' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str4) nounwind" [conv2d_Alg.cpp:43]   --->   Operation 73 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r1_0_0_0, i5 0)" [conv2d_Alg.cpp:52]   --->   Operation 74 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i10 %tmp_9 to i11" [conv2d_Alg.cpp:52]   --->   Operation 75 'zext' 'zext_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r1_0_0_0, i2 0)" [conv2d_Alg.cpp:52]   --->   Operation 76 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i7 %tmp_10 to i11" [conv2d_Alg.cpp:52]   --->   Operation 77 'zext' 'zext_ln52_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.73ns)   --->   "%sub_ln52 = sub i11 %zext_ln52, %zext_ln52_1" [conv2d_Alg.cpp:52]   --->   Operation 78 'sub' 'sub_ln52' <Predicate = (!icmp_ln43)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.76ns)   --->   "br label %3" [conv2d_Alg.cpp:44]   --->   Operation 79 'br' <Predicate = (!icmp_ln43)> <Delay = 1.76>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_1) nounwind" [conv2d_Alg.cpp:55]   --->   Operation 80 'specregionend' 'empty_6' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.76ns)   --->   "br label %.preheader.0" [conv2d_Alg.cpp:58]   --->   Operation 81 'br' <Predicate = (icmp_ln43)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 1.78>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%c2_0_0_0 = phi i5 [ 0, %ROW_begin ], [ %add_ln44, %COL_end ]" [conv2d_Alg.cpp:44]   --->   Operation 82 'phi' 'c2_0_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.36ns)   --->   "%icmp_ln44 = icmp eq i5 %c2_0_0_0, -4" [conv2d_Alg.cpp:44]   --->   Operation 83 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 84 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln44 = add i5 %c2_0_0_0, 1" [conv2d_Alg.cpp:44]   --->   Operation 85 'add' 'add_ln44' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %ROW_end, label %COL_begin" [conv2d_Alg.cpp:44]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind" [conv2d_Alg.cpp:44]   --->   Operation 87 'specloopname' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5) nounwind" [conv2d_Alg.cpp:44]   --->   Operation 88 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.76ns)   --->   "br label %4" [conv2d_Alg.cpp:46]   --->   Operation 89 'br' <Predicate = (!icmp_ln44)> <Delay = 1.76>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str4, i32 %tmp_3) nounwind" [conv2d_Alg.cpp:54]   --->   Operation 90 'specregionend' 'empty_8' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "br label %2" [conv2d_Alg.cpp:43]   --->   Operation 91 'br' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.89>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%k_r_0_0_0 = phi i3 [ 0, %COL_begin ], [ %add_ln46, %K_ROW_end ]" [conv2d_Alg.cpp:46]   --->   Operation 92 'phi' 'k_r_0_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i3 %k_r_0_0_0 to i5" [conv2d_Alg.cpp:46]   --->   Operation 93 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.13ns)   --->   "%icmp_ln46 = icmp eq i3 %k_r_0_0_0, -3" [conv2d_Alg.cpp:46]   --->   Operation 94 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 95 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.65ns)   --->   "%add_ln46 = add i3 %k_r_0_0_0, 1" [conv2d_Alg.cpp:46]   --->   Operation 96 'add' 'add_ln46' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %COL_end, label %K_ROW_begin" [conv2d_Alg.cpp:46]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [conv2d_Alg.cpp:46]   --->   Operation 98 'specloopname' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6) nounwind" [conv2d_Alg.cpp:46]   --->   Operation 99 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i3 %k_r_0_0_0 to i6" [conv2d_Alg.cpp:48]   --->   Operation 100 'zext' 'zext_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k_r_0_0_0, i2 0)" [conv2d_Alg.cpp:48]   --->   Operation 101 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i5 %tmp_13 to i6" [conv2d_Alg.cpp:48]   --->   Operation 102 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.78ns)   --->   "%add_ln48_2 = add i6 %zext_ln48, %zext_ln48_1" [conv2d_Alg.cpp:48]   --->   Operation 103 'add' 'add_ln48_2' <Predicate = (!icmp_ln46)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (1.78ns)   --->   "%add_ln48 = add i5 %zext_ln46, %r1_0_0_0" [conv2d_Alg.cpp:48]   --->   Operation 104 'add' 'add_ln48' <Predicate = (!icmp_ln46)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (1.76ns)   --->   "br label %5" [conv2d_Alg.cpp:47]   --->   Operation 105 'br' <Predicate = (!icmp_ln46)> <Delay = 1.76>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i5 %c2_0_0_0 to i11" [conv2d_Alg.cpp:52]   --->   Operation 106 'zext' 'zext_ln52_2' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.63ns)   --->   "%add_ln52 = add i11 %sub_ln52, %zext_ln52_2" [conv2d_Alg.cpp:52]   --->   Operation 107 'add' 'add_ln52' <Predicate = (icmp_ln46)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i11 %add_ln52 to i64" [conv2d_Alg.cpp:52]   --->   Operation 108 'sext' 'sext_ln52' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%acc_buf_addr_2 = getelementptr [784 x float]* %acc_buf, i64 0, i64 %sext_ln52" [conv2d_Alg.cpp:52]   --->   Operation 109 'getelementptr' 'acc_buf_addr_2' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 110 [2/2] (3.25ns)   --->   "%acc_buf_load_1 = load float* %acc_buf_addr_2, align 4" [conv2d_Alg.cpp:52]   --->   Operation 110 'load' 'acc_buf_load_1' <Predicate = (icmp_ln46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 7 <SV = 5> <Delay = 5.03>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%k_c_0_0_0 = phi i3 [ 0, %K_ROW_begin ], [ %add_ln47, %6 ]" [conv2d_Alg.cpp:47]   --->   Operation 111 'phi' 'k_c_0_0_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i3 %k_c_0_0_0 to i5" [conv2d_Alg.cpp:47]   --->   Operation 112 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.13ns)   --->   "%icmp_ln47 = icmp eq i3 %k_c_0_0_0, -3" [conv2d_Alg.cpp:47]   --->   Operation 113 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 114 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (1.65ns)   --->   "%add_ln47 = add i3 %k_c_0_0_0, 1" [conv2d_Alg.cpp:47]   --->   Operation 115 'add' 'add_ln47' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %K_ROW_end, label %6" [conv2d_Alg.cpp:47]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i3 %k_c_0_0_0 to i6" [conv2d_Alg.cpp:48]   --->   Operation 117 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.82ns)   --->   "%add_ln48_3 = add i6 %add_ln48_2, %zext_ln48_2" [conv2d_Alg.cpp:48]   --->   Operation 118 'add' 'add_ln48_3' <Predicate = (!icmp_ln47)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (1.78ns)   --->   "%add_ln48_1 = add i5 %zext_ln47, %c2_0_0_0" [conv2d_Alg.cpp:48]   --->   Operation 119 'add' 'add_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_14 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln48, i5 %add_ln48_1)" [conv2d_Alg.cpp:48]   --->   Operation 120 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i10 %tmp_14 to i64" [conv2d_Alg.cpp:48]   --->   Operation 121 'zext' 'zext_ln48_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [1024 x float]* %in_r, i64 0, i64 %zext_ln48_3" [conv2d_Alg.cpp:48]   --->   Operation 122 'getelementptr' 'in_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 123 [2/2] (3.25ns)   --->   "%in_load = load float* %in_addr, align 4" [conv2d_Alg.cpp:48]   --->   Operation 123 'load' 'in_load' <Predicate = (!icmp_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_6) nounwind" [conv2d_Alg.cpp:50]   --->   Operation 124 'specregionend' 'empty_12' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "br label %4" [conv2d_Alg.cpp:46]   --->   Operation 125 'br' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln48_4 = zext i6 %add_ln48_3 to i64" [conv2d_Alg.cpp:48]   --->   Operation 126 'zext' 'zext_ln48_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%filt_addr = getelementptr [25 x float]* %filt, i64 0, i64 %zext_ln48_4" [conv2d_Alg.cpp:48]   --->   Operation 127 'getelementptr' 'filt_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (2.32ns)   --->   "%filt_load = load float* %filt_addr, align 4" [conv2d_Alg.cpp:48]   --->   Operation 128 'load' 'filt_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 129 [1/2] (3.25ns)   --->   "%in_load = load float* %in_addr, align 4" [conv2d_Alg.cpp:48]   --->   Operation 129 'load' 'in_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 9 <SV = 7> <Delay = 8.02>
ST_9 : Operation 130 [1/2] (2.32ns)   --->   "%filt_load = load float* %filt_addr, align 4" [conv2d_Alg.cpp:48]   --->   Operation 130 'load' 'filt_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_9 : Operation 131 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %filt_load, %in_load" [conv2d_Alg.cpp:48]   --->   Operation 131 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 5.70>
ST_10 : Operation 132 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %filt_load, %in_load" [conv2d_Alg.cpp:48]   --->   Operation 132 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 5.70>
ST_11 : Operation 133 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %filt_load, %in_load" [conv2d_Alg.cpp:48]   --->   Operation 133 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 5.70>
ST_12 : Operation 134 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %filt_load, %in_load" [conv2d_Alg.cpp:48]   --->   Operation 134 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 7.25>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%acc_2_0_0_load_1 = load float* %acc_2_0_0" [conv2d_Alg.cpp:48]   --->   Operation 135 'load' 'acc_2_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [5/5] (7.25ns)   --->   "%acc_s = fadd float %acc_2_0_0_load_1, %tmp_s" [conv2d_Alg.cpp:48]   --->   Operation 136 'fadd' 'acc_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.25>
ST_14 : Operation 137 [4/5] (7.25ns)   --->   "%acc_s = fadd float %acc_2_0_0_load_1, %tmp_s" [conv2d_Alg.cpp:48]   --->   Operation 137 'fadd' 'acc_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 138 [3/5] (7.25ns)   --->   "%acc_s = fadd float %acc_2_0_0_load_1, %tmp_s" [conv2d_Alg.cpp:48]   --->   Operation 138 'fadd' 'acc_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 139 [2/5] (7.25ns)   --->   "%acc_s = fadd float %acc_2_0_0_load_1, %tmp_s" [conv2d_Alg.cpp:48]   --->   Operation 139 'fadd' 'acc_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 140 [1/5] (7.25ns)   --->   "%acc_s = fadd float %acc_2_0_0_load_1, %tmp_s" [conv2d_Alg.cpp:48]   --->   Operation 140 'fadd' 'acc_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 1.76>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [conv2d_Alg.cpp:47]   --->   Operation 141 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (1.76ns)   --->   "store float %acc_s, float* %acc_2_0_0" [conv2d_Alg.cpp:47]   --->   Operation 142 'store' <Predicate = true> <Delay = 1.76>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "br label %5" [conv2d_Alg.cpp:47]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 5> <Delay = 3.25>
ST_19 : Operation 144 [1/2] (3.25ns)   --->   "%acc_buf_load_1 = load float* %acc_buf_addr_2, align 4" [conv2d_Alg.cpp:52]   --->   Operation 144 'load' 'acc_buf_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 20 <SV = 6> <Delay = 7.25>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%acc_2_0_0_load = load float* %acc_2_0_0" [conv2d_Alg.cpp:52]   --->   Operation 145 'load' 'acc_2_0_0_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 146 [5/5] (7.25ns)   --->   "%tmp1 = fadd float %acc_buf_load_1, %acc_2_0_0_load" [conv2d_Alg.cpp:52]   --->   Operation 146 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 7> <Delay = 7.25>
ST_21 : Operation 147 [4/5] (7.25ns)   --->   "%tmp1 = fadd float %acc_buf_load_1, %acc_2_0_0_load" [conv2d_Alg.cpp:52]   --->   Operation 147 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 8> <Delay = 7.25>
ST_22 : Operation 148 [3/5] (7.25ns)   --->   "%tmp1 = fadd float %acc_buf_load_1, %acc_2_0_0_load" [conv2d_Alg.cpp:52]   --->   Operation 148 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 9> <Delay = 7.25>
ST_23 : Operation 149 [2/5] (7.25ns)   --->   "%tmp1 = fadd float %acc_buf_load_1, %acc_2_0_0_load" [conv2d_Alg.cpp:52]   --->   Operation 149 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 10> <Delay = 7.25>
ST_24 : Operation 150 [1/5] (7.25ns)   --->   "%tmp1 = fadd float %acc_buf_load_1, %acc_2_0_0_load" [conv2d_Alg.cpp:52]   --->   Operation 150 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 11> <Delay = 3.25>
ST_25 : Operation 151 [1/1] (3.25ns)   --->   "store float %tmp1, float* %acc_buf_addr_2, align 4" [conv2d_Alg.cpp:52]   --->   Operation 151 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_5) nounwind" [conv2d_Alg.cpp:53]   --->   Operation 152 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "br label %3" [conv2d_Alg.cpp:44]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 3> <Delay = 1.78>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%r3_0_0 = phi i5 [ %add_ln58, %ROW_CPY_end ], [ 0, %IFM_end ]" [conv2d_Alg.cpp:58]   --->   Operation 154 'phi' 'r3_0_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (1.36ns)   --->   "%icmp_ln58 = icmp eq i5 %r3_0_0, -4" [conv2d_Alg.cpp:58]   --->   Operation 155 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 156 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 156 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 157 [1/1] (1.78ns)   --->   "%add_ln58 = add i5 %r3_0_0, 1" [conv2d_Alg.cpp:58]   --->   Operation 157 'add' 'add_ln58' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %OFM_end, label %ROW_CPY_begin" [conv2d_Alg.cpp:58]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [conv2d_Alg.cpp:58]   --->   Operation 159 'specloopname' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [conv2d_Alg.cpp:58]   --->   Operation 160 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r3_0_0, i5 0)" [conv2d_Alg.cpp:60]   --->   Operation 161 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i10 %tmp_11 to i11" [conv2d_Alg.cpp:60]   --->   Operation 162 'zext' 'zext_ln60' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r3_0_0, i2 0)" [conv2d_Alg.cpp:60]   --->   Operation 163 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i7 %tmp_12 to i11" [conv2d_Alg.cpp:60]   --->   Operation 164 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (1.73ns)   --->   "%sub_ln60 = sub i11 %zext_ln60, %zext_ln60_1" [conv2d_Alg.cpp:60]   --->   Operation 165 'sub' 'sub_ln60' <Predicate = (!icmp_ln58)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 166 [1/1] (1.76ns)   --->   "br label %0" [conv2d_Alg.cpp:59]   --->   Operation 166 'br' <Predicate = (!icmp_ln58)> <Delay = 1.76>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp) nounwind" [conv2d_Alg.cpp:64]   --->   Operation 167 'specregionend' 'empty' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "ret void" [conv2d_Alg.cpp:66]   --->   Operation 168 'ret' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 27 <SV = 4> <Delay = 4.89>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%c4_0_0 = phi i5 [ 0, %ROW_CPY_begin ], [ %add_ln59, %1 ]" [conv2d_Alg.cpp:59]   --->   Operation 169 'phi' 'c4_0_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 170 [1/1] (1.36ns)   --->   "%icmp_ln59 = icmp eq i5 %c4_0_0, -4" [conv2d_Alg.cpp:59]   --->   Operation 170 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 171 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 171 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 172 [1/1] (1.78ns)   --->   "%add_ln59 = add i5 %c4_0_0, 1" [conv2d_Alg.cpp:59]   --->   Operation 172 'add' 'add_ln59' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %ROW_CPY_end, label %1" [conv2d_Alg.cpp:59]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i5 %c4_0_0 to i11" [conv2d_Alg.cpp:60]   --->   Operation 174 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_27 : Operation 175 [1/1] (1.63ns)   --->   "%add_ln60 = add i11 %sub_ln60, %zext_ln60_2" [conv2d_Alg.cpp:60]   --->   Operation 175 'add' 'add_ln60' <Predicate = (!icmp_ln59)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i11 %add_ln60 to i64" [conv2d_Alg.cpp:60]   --->   Operation 176 'sext' 'sext_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%acc_buf_addr_1 = getelementptr [784 x float]* %acc_buf, i64 0, i64 %sext_ln60" [conv2d_Alg.cpp:60]   --->   Operation 177 'getelementptr' 'acc_buf_addr_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_27 : Operation 178 [2/2] (3.25ns)   --->   "%acc_buf_load = load float* %acc_buf_addr_1, align 4" [conv2d_Alg.cpp:60]   --->   Operation 178 'load' 'acc_buf_load' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_4) nounwind" [conv2d_Alg.cpp:62]   --->   Operation 179 'specregionend' 'empty_4' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "br label %.preheader.0" [conv2d_Alg.cpp:58]   --->   Operation 180 'br' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 28 <SV = 5> <Delay = 6.50>
ST_28 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str9) nounwind" [conv2d_Alg.cpp:59]   --->   Operation 181 'specloopname' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [784 x float]* %out_r, i64 0, i64 %sext_ln60" [conv2d_Alg.cpp:60]   --->   Operation 182 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 183 [1/2] (3.25ns)   --->   "%acc_buf_load = load float* %acc_buf_addr_1, align 4" [conv2d_Alg.cpp:60]   --->   Operation 183 'load' 'acc_buf_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_28 : Operation 184 [1/1] (3.25ns)   --->   "store float %acc_buf_load, float* %out_addr, align 4" [conv2d_Alg.cpp:60]   --->   Operation 184 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "br label %0" [conv2d_Alg.cpp:59]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r_0_0', conv2d_Alg.cpp:36) with incoming values : ('add_ln36', conv2d_Alg.cpp:36) [12]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('r_0_0', conv2d_Alg.cpp:36) with incoming values : ('add_ln36', conv2d_Alg.cpp:36) [12]  (0 ns)
	'add' operation ('add_ln36', conv2d_Alg.cpp:36) [15]  (1.78 ns)

 <State 3>: 4.89ns
The critical path consists of the following:
	'phi' operation ('c_0_0', conv2d_Alg.cpp:37) with incoming values : ('add_ln37', conv2d_Alg.cpp:37) [27]  (0 ns)
	'add' operation ('add_ln38', conv2d_Alg.cpp:38) [35]  (1.64 ns)
	'getelementptr' operation ('acc_buf_addr', conv2d_Alg.cpp:38) [37]  (0 ns)
	'store' operation ('store_ln38', conv2d_Alg.cpp:38) of constant 0 on array 'acc_buf', conv2d_Alg.cpp:31 [38]  (3.25 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'phi' operation ('r1_0_0_0', conv2d_Alg.cpp:43) with incoming values : ('add_ln43', conv2d_Alg.cpp:43) [49]  (0 ns)
	'add' operation ('add_ln43', conv2d_Alg.cpp:43) [52]  (1.78 ns)

 <State 5>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c2_0_0_0', conv2d_Alg.cpp:44) with incoming values : ('add_ln44', conv2d_Alg.cpp:44) [64]  (0 ns)
	'add' operation ('add_ln44', conv2d_Alg.cpp:44) [67]  (1.78 ns)

 <State 6>: 4.89ns
The critical path consists of the following:
	'add' operation ('add_ln52', conv2d_Alg.cpp:52) [119]  (1.64 ns)
	'getelementptr' operation ('acc_buf_addr_2', conv2d_Alg.cpp:52) [121]  (0 ns)
	'load' operation ('acc_buf_load_1', conv2d_Alg.cpp:52) on array 'acc_buf', conv2d_Alg.cpp:31 [122]  (3.25 ns)

 <State 7>: 5.03ns
The critical path consists of the following:
	'phi' operation ('k_c_0_0_0', conv2d_Alg.cpp:47) with incoming values : ('add_ln47', conv2d_Alg.cpp:47) [90]  (0 ns)
	'add' operation ('add_ln48_1', conv2d_Alg.cpp:48) [104]  (1.78 ns)
	'getelementptr' operation ('in_addr', conv2d_Alg.cpp:48) [107]  (0 ns)
	'load' operation ('in_load', conv2d_Alg.cpp:48) on array 'in_r' [108]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('in_load', conv2d_Alg.cpp:48) on array 'in_r' [108]  (3.25 ns)

 <State 9>: 8.02ns
The critical path consists of the following:
	'load' operation ('filt_load', conv2d_Alg.cpp:48) on array 'filt' [103]  (2.32 ns)
	'fmul' operation ('tmp_s', conv2d_Alg.cpp:48) [109]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', conv2d_Alg.cpp:48) [109]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', conv2d_Alg.cpp:48) [109]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', conv2d_Alg.cpp:48) [109]  (5.7 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'load' operation ('acc_2_0_0_load_1', conv2d_Alg.cpp:48) on local variable 'acc_2_0_0' [97]  (0 ns)
	'fadd' operation ('acc_s', conv2d_Alg.cpp:48) [110]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_s', conv2d_Alg.cpp:48) [110]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_s', conv2d_Alg.cpp:48) [110]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_s', conv2d_Alg.cpp:48) [110]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc_s', conv2d_Alg.cpp:48) [110]  (7.26 ns)

 <State 18>: 1.77ns
The critical path consists of the following:
	'store' operation ('store_ln47', conv2d_Alg.cpp:47) of variable 'acc_s', conv2d_Alg.cpp:48 on local variable 'acc_2_0_0' [111]  (1.77 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'load' operation ('acc_buf_load_1', conv2d_Alg.cpp:52) on array 'acc_buf', conv2d_Alg.cpp:31 [122]  (3.25 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'load' operation ('acc_2_0_0_load', conv2d_Alg.cpp:52) on local variable 'acc_2_0_0' [117]  (0 ns)
	'fadd' operation ('tmp1', conv2d_Alg.cpp:52) [123]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp1', conv2d_Alg.cpp:52) [123]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp1', conv2d_Alg.cpp:52) [123]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp1', conv2d_Alg.cpp:52) [123]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp1', conv2d_Alg.cpp:52) [123]  (7.26 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln52', conv2d_Alg.cpp:52) of variable 'tmp1', conv2d_Alg.cpp:52 on array 'acc_buf', conv2d_Alg.cpp:31 [124]  (3.25 ns)

 <State 26>: 1.78ns
The critical path consists of the following:
	'phi' operation ('r3_0_0', conv2d_Alg.cpp:58) with incoming values : ('add_ln58', conv2d_Alg.cpp:58) [134]  (0 ns)
	'add' operation ('add_ln58', conv2d_Alg.cpp:58) [137]  (1.78 ns)

 <State 27>: 4.89ns
The critical path consists of the following:
	'phi' operation ('c4_0_0', conv2d_Alg.cpp:59) with incoming values : ('add_ln59', conv2d_Alg.cpp:59) [149]  (0 ns)
	'add' operation ('add_ln60', conv2d_Alg.cpp:60) [157]  (1.64 ns)
	'getelementptr' operation ('acc_buf_addr_1', conv2d_Alg.cpp:60) [160]  (0 ns)
	'load' operation ('acc_buf_load', conv2d_Alg.cpp:60) on array 'acc_buf', conv2d_Alg.cpp:31 [161]  (3.25 ns)

 <State 28>: 6.51ns
The critical path consists of the following:
	'load' operation ('acc_buf_load', conv2d_Alg.cpp:60) on array 'acc_buf', conv2d_Alg.cpp:31 [161]  (3.25 ns)
	'store' operation ('store_ln60', conv2d_Alg.cpp:60) of variable 'acc_buf_load', conv2d_Alg.cpp:60 on array 'out_r' [162]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
