C:/Users/wjstm/modelsim_ase/file/clockt.v {1 {vlog -work work -stats=none C:/Users/wjstm/modelsim_ase/file/clockt.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module clock

Top level modules:
	clock

} {} {}} C:/Users/wjstm/modelsim_ase/file/tb_clockt.v {0 {vlog -work work -stats=none C:/Users/wjstm/modelsim_ase/file/tb_clockt.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: C:/Users/wjstm/modelsim_ase/file/tb_clockt.v(1): (vlog-2163) Macro `timesclae is undefined.
** Error: (vlog-13069) C:/Users/wjstm/modelsim_ase/file/tb_clockt.v(1): near "10": syntax error, unexpected INTEGER NUMBER, expecting class.

} {3.0 5.0} {}}
