// Seed: 2831019298
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3
    , id_7,
    input wire id_4,
    output wire id_5
);
  tri1 id_8 = -1;
endmodule
module module_1 #(
    parameter id_6 = 32'd72
) (
    input uwire id_0,
    output wor id_1,
    input uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri id_5,
    input wor _id_6,
    output uwire id_7,
    input uwire id_8,
    input tri id_9
);
  wire [1 : id_6] id_11;
  logic id_12;
  wire id_13;
  logic ["" : 1] id_14;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_8,
      id_4,
      id_8,
      id_7
  );
  assign modCall_1.id_2 = 0;
  wire id_15;
endmodule
