// Seed: 3513585488
module module_0 (
    input wire id_0,
    input uwire id_1
    , id_12,
    input wand id_2,
    input uwire id_3,
    input tri1 id_4,
    output wand id_5,
    input supply1 id_6
    , id_13,
    input uwire id_7,
    input wor id_8
    , id_14,
    output uwire id_9,
    input tri id_10
);
  wire id_15;
endmodule
module module_1 #(
    parameter id_6 = 32'd12,
    parameter id_8 = 32'd59
) (
    input tri0 id_0,
    output uwire id_1,
    input wand id_2,
    input tri id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri0 _id_6,
    output wire id_7,
    input tri1 _id_8,
    output uwire id_9
    , id_12,
    output uwire id_10
);
  logic [id_6 : id_8] id_13;
  ;
  logic id_14 = id_2;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_4,
      id_5,
      id_3,
      id_0,
      id_4,
      id_7,
      id_0
  );
  assign modCall_1.id_7 = 0;
endmodule
