// Copyright 2023 SiFive, Inc.
//
// This source code is licensed under the BSD-style license found in the
// LICENSE file in the root directory of this source tree.

$assert LMUL in [1, 2, 4, 8]
$assert OP in ["ADD", "DIV", "RDIV", "MAX", "MIN", "MUL", "SUB", "RSUB", "SQRDIFF"]
$assert ACTIVATION in ["LINEAR", "MINMAX", "RELU"]
#include <assert.h>

#include <riscv_vector.h>

#include <xnnpack/common.h>
#include <xnnpack/vbinary.h>


$OP_FUNC = {
$  "ADD": "vfadd_vf_f32",
$  "DIV": "vfdiv_vf_f32",
$  "RDIV": "vfrdiv_vf_f32",
$  "MAX": "vfmax_vf_f32",
$  "MIN": "vfmin_vf_f32",
$  "MUL": "vfmul_vf_f32",
$  "SUB": "vfsub_vf_f32",
$  "RSUB": "vfrsub_vf_f32",
$  "SQRDIFF": "vfsub_vf_f32",
$}[OP]
$SUFFIX = {"LINEAR": "", "RELU": "_relu", "MINMAX": "_minmax"}[ACTIVATION]
$PARAMS = {"LINEAR": "xnn_f32_default_params", "RELU": "xnn_f32_relu_params", "MINMAX": "xnn_f32_minmax_params"}[ACTIVATION]
void xnn_f32_v${OP.lower()}c${SUFFIX}_ukernel__rvv_u${LMUL}v(
    size_t batch,
    const float* input_a,
    const float* input_b,
    float* output,
    const union ${PARAMS} params[restrict XNN_MIN_ELEMENTS(1)])
{
  assert(batch != 0);
  assert(batch % sizeof(float) == 0);
  assert(input_a != NULL);
  assert(input_b != NULL);
  assert(output != NULL);

  $if ACTIVATION == "MINMAX":
    const float output_min = params->scalar.min;
    const float output_max = params->scalar.max;
  const float b = *input_b;
  size_t n = batch >> 2;

  do {
    size_t vl = vsetvl_e32m${LMUL}(n);
    n -= vl;
    vfloat32m${LMUL}_t va = vle32_v_f32m${LMUL}(input_a, vl);
    input_a += vl;
    vfloat32m${LMUL}_t vacc = ${OP_FUNC}m${LMUL}(va, b, vl);
    $if OP == "SQRDIFF":
      vacc = vfmul_vv_f32m${LMUL}(vacc, vacc, vl);
    $if ACTIVATION == "MINMAX":
      vacc = vfmax_vf_f32m${LMUL}(vacc, output_min, vl);
      vacc = vfmin_vf_f32m${LMUL}(vacc, output_max, vl);
    $elif ACTIVATION == "RELU":
      vacc = vfmax_vf_f32m${LMUL}(vacc, 0.0f, vl);
    vse32_v_f32m${LMUL}(output, vacc, vl);
    output += vl;
  } while (n > 0);
}
