// Seed: 2139232
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output tri id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_10 = ~id_7 ? -1 : 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd29,
    parameter id_4 = 32'd3
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6
);
  output wire id_6;
  input logic [7:0] id_5;
  input wire _id_4;
  inout wire _id_3;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_6,
      id_6,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
  inout wire id_2;
  inout wire id_1;
endmodule
