{:input (genetic.representation/genetic-representation "../mediumcorpus/58097.F939B35F.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_101, wire1_127, wire2_102, wire3_128, wire4_74, wire5_76, wire6_99, wire7_73, wire8_100, wire9_75);\n  wire \\:missing_edge ;\n  input wire0_101;\n  wire wire0_101;\n  wire wire103_123;\n  wire wire104_124;\n  wire wire105_106;\n  wire wire107_108;\n  wire wire109_111;\n  wire wire10_79_105;\n  wire wire110_112;\n  wire wire112_125;\n  wire wire113_120_127;\n  wire wire114_121_128;\n  wire wire116_118;\n  wire wire117_119;\n  wire wire119_126;\n  wire wire11_81_107;\n  wire wire12;\n  wire wire13_14_18_21_97;\n  wire wire13_17;\n  wire wire14_20;\n  wire wire15_16_24_27_98;\n  wire wire15_23;\n  wire wire16_26;\n  wire wire17_19;\n  wire wire17_23_125;\n  wire wire18_19;\n  wire wire18_24_126;\n  wire wire19_73;\n  input wire1_127;\n  wire wire1_127;\n  wire wire20_22;\n  wire wire20_26_123;\n  wire wire21_22;\n  wire wire21_27_124;\n  wire wire22_74;\n  wire wire23_25;\n  wire wire24_25;\n  wire wire25_75;\n  wire wire26_28;\n  wire wire27_28;\n  wire wire28_76;\n  wire wire29_31;\n  wire wire29_32_80_89;\n  input wire2_102;\n  wire wire2_102;\n  wire wire30_34;\n  wire wire30_35_82_96;\n  wire wire31_33;\n  wire wire31_34_85;\n  wire wire32_33;\n  wire wire32_35_92;\n  wire wire33_77;\n  wire wire34_36;\n  wire wire35_36;\n  wire wire36_78;\n  wire wire37_38_42_88;\n  wire wire37_39;\n  wire wire37_40_42_87;\n  wire wire38_39;\n  wire wire38_40_43_89;\n  wire wire39_41;\n  input wire3_128;\n  wire wire3_128;\n  wire wire40_41;\n  wire wire41_83;\n  wire wire42_43;\n  wire wire43_84;\n  wire wire44_45_49_95;\n  wire wire44_46;\n  wire wire44_47_49_94;\n  wire wire45_46;\n  wire wire45_47_50_96;\n  wire wire46_48;\n  wire wire47_48;\n  wire wire48_90;\n  wire wire49_50;\n  output wire4_74;\n  wire wire4_74;\n  wire wire50_91;\n  wire wire51_53;\n  wire wire51_54_106_115;\n  wire wire52_56;\n  wire wire52_57_108_122;\n  wire wire53_55;\n  wire wire53_56_111;\n  wire wire54_55;\n  wire wire54_57_118;\n  wire wire55_103;\n  wire wire56_58;\n  wire wire57_58;\n  wire wire58_104;\n  wire wire59_60_64_114;\n  wire wire59_61;\n  wire wire59_62_64_113;\n  output wire5_76;\n  wire wire5_76;\n  wire wire60_61;\n  wire wire60_62_65_115;\n  wire wire61_63;\n  wire wire62_63;\n  wire wire63_109;\n  wire wire64_65;\n  wire wire65_110;\n  wire wire66_67_71_121;\n  wire wire66_68;\n  wire wire66_69_71_120;\n  wire wire67_68;\n  wire wire67_69_72_122;\n  wire wire68_70;\n  wire wire69_70;\n  output wire6_99;\n  wire wire6_99;\n  wire wire70_116;\n  wire wire71_72;\n  wire wire72_117;\n  wire wire77_97;\n  wire wire78_98;\n  wire wire79_80;\n  output wire7_73;\n  wire wire7_73;\n  wire wire81_82;\n  wire wire83_85;\n  wire wire84_86;\n  wire wire86_99;\n  wire wire87_94_101;\n  wire wire88_95_102;\n  output wire8_100;\n  wire wire8_100;\n  wire wire90_92;\n  wire wire91_93;\n  wire wire93_100;\n  output wire9_75;\n  wire wire9_75;\n  assign wire13_17 = 2'h1 >> wire13_14_18_21_97;\n  assign wire22_74 = 4'he >> { wire21_22, wire20_22 };\n  assign wire23_25 = 4'h8 >> { wire15_23, wire17_23_125 };\n  assign wire24_25 = 4'h8 >> { wire15_16_24_27_98, wire18_24_126 };\n  assign wire25_75 = 4'he >> { wire24_25, wire23_25 };\n  assign wire26_28 = 4'h8 >> { wire16_26, wire20_26_123 };\n  assign wire27_28 = 4'h8 >> { wire15_16_24_27_98, wire21_27_124 };\n  assign wire28_76 = 4'he >> { wire27_28, wire26_28 };\n  assign wire29_31 = 2'h1 >> wire29_32_80_89;\n  assign wire30_34 = 2'h1 >> wire30_35_82_96;\n  assign wire31_33 = 4'h8 >> { wire29_31, wire31_34_85 };\n  assign wire14_20 = 2'h1 >> wire13_14_18_21_97;\n  assign wire32_33 = 4'h8 >> { wire29_32_80_89, wire32_35_92 };\n  assign wire33_77 = 4'he >> { wire32_33, wire31_33 };\n  assign wire34_36 = 4'h8 >> { wire30_34, wire31_34_85 };\n  assign wire35_36 = 4'h8 >> { wire30_35_82_96, wire32_35_92 };\n  assign wire36_78 = 4'he >> { wire35_36, wire34_36 };\n  assign wire37_39 = 4'h8 >> { wire37_38_42_88, wire37_40_42_87 };\n  assign wire38_39 = 4'h8 >> { wire38_40_43_89, wire37_38_42_88 };\n  assign wire39_41 = 4'he >> { wire38_39, wire37_39 };\n  assign wire40_41 = 4'h8 >> { wire37_40_42_87, wire38_40_43_89 };\n  assign wire41_83 = 4'he >> { wire40_41, wire39_41 };\n  assign wire15_23 = 2'h1 >> wire15_16_24_27_98;\n  assign wire42_43 = 4'h6 >> { wire37_38_42_88, wire37_40_42_87 };\n  assign wire43_84 = 4'h6 >> { wire38_40_43_89, wire42_43 };\n  assign wire44_46 = 4'h8 >> { wire44_45_49_95, wire44_47_49_94 };\n  assign wire45_46 = 4'h8 >> { wire45_47_50_96, wire44_45_49_95 };\n  assign wire46_48 = 4'he >> { wire45_46, wire44_46 };\n  assign wire47_48 = 4'h8 >> { wire44_47_49_94, wire45_47_50_96 };\n  assign wire48_90 = 4'he >> { wire47_48, wire46_48 };\n  assign wire49_50 = 4'h6 >> { wire44_45_49_95, wire44_47_49_94 };\n  assign wire50_91 = 4'h6 >> { wire45_47_50_96, wire49_50 };\n  assign wire51_53 = 2'h1 >> wire51_54_106_115;\n  assign wire16_26 = 2'h1 >> wire15_16_24_27_98;\n  assign wire52_56 = 2'h1 >> wire52_57_108_122;\n  assign wire53_55 = 4'h8 >> { wire51_53, wire53_56_111 };\n  assign wire54_55 = 4'h8 >> { wire51_54_106_115, wire54_57_118 };\n  assign wire55_103 = 4'he >> { wire54_55, wire53_55 };\n  assign wire56_58 = 4'h8 >> { wire52_56, wire53_56_111 };\n  assign wire57_58 = 4'h8 >> { wire52_57_108_122, wire54_57_118 };\n  assign wire58_104 = 4'he >> { wire57_58, wire56_58 };\n  assign wire59_61 = 4'h8 >> { wire59_60_64_114, wire59_62_64_113 };\n  assign wire60_61 = 4'h8 >> { wire60_62_65_115, wire59_60_64_114 };\n  assign wire61_63 = 4'he >> { wire60_61, wire59_61 };\n  assign wire17_19 = 4'h8 >> { wire13_17, wire17_23_125 };\n  assign wire62_63 = 4'h8 >> { wire59_62_64_113, wire60_62_65_115 };\n  assign wire63_109 = 4'he >> { wire62_63, wire61_63 };\n  assign wire64_65 = 4'h6 >> { wire59_60_64_114, wire59_62_64_113 };\n  assign wire65_110 = 4'h6 >> { wire60_62_65_115, wire64_65 };\n  assign wire66_68 = 4'h8 >> { wire66_67_71_121, wire66_69_71_120 };\n  assign wire67_68 = 4'h8 >> { wire67_69_72_122, wire66_67_71_121 };\n  assign wire68_70 = 4'he >> { wire67_68, wire66_68 };\n  assign wire69_70 = 4'h8 >> { wire66_69_71_120, wire67_69_72_122 };\n  assign wire70_116 = 4'he >> { wire69_70, wire68_70 };\n  assign wire71_72 = 4'h6 >> { wire66_67_71_121, wire66_69_71_120 };\n  assign wire18_19 = 4'h8 >> { wire13_14_18_21_97, wire18_24_126 };\n  assign wire72_117 = 4'h6 >> { wire67_69_72_122, wire71_72 };\n  assign wire19_73 = 4'he >> { wire18_19, wire17_19 };\n  assign wire20_22 = 4'h8 >> { wire14_20, wire20_26_123 };\n  assign wire21_22 = 4'h8 >> { wire13_14_18_21_97, wire21_27_124 };\n  assign wire10_79_105 = 1'h0;\n  assign wire11_81_107 = 1'h1;\n  assign wire12 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire114_121_128 = wire3_128;\n  assign wire113_120_127 = wire1_127;\n  assign wire18_24_126 = wire119_126;\n  assign wire17_23_125 = wire112_125;\n  assign wire21_27_124 = wire104_124;\n  assign wire20_26_123 = wire103_123;\n  assign wire67_69_72_122 = wire52_57_108_122;\n  assign wire66_67_71_121 = wire114_121_128;\n  assign wire66_69_71_120 = wire113_120_127;\n  assign wire119_126 = wire117_119;\n  assign wire54_57_118 = wire116_118;\n  assign wire117_119 = wire72_117;\n  assign wire116_118 = wire70_116;\n  assign wire60_62_65_115 = wire51_54_106_115;\n  assign wire59_60_64_114 = wire114_121_128;\n  assign wire59_62_64_113 = wire113_120_127;\n  assign wire112_125 = wire110_112;\n  assign wire53_56_111 = wire109_111;\n  assign wire110_112 = wire65_110;\n  assign wire109_111 = wire63_109;\n  assign wire52_57_108_122 = wire107_108;\n  assign wire107_108 = wire11_81_107;\n  assign wire51_54_106_115 = wire105_106;\n  assign wire105_106 = wire10_79_105;\n  assign wire104_124 = wire58_104;\n  assign wire103_123 = wire55_103;\n  assign wire88_95_102 = wire2_102;\n  assign wire87_94_101 = wire0_101;\n  assign wire8_100 = wire93_100;\n  assign wire6_99 = wire86_99;\n  assign wire15_16_24_27_98 = wire78_98;\n  assign wire13_14_18_21_97 = wire77_97;\n  assign wire45_47_50_96 = wire30_35_82_96;\n  assign wire44_45_49_95 = wire88_95_102;\n  assign wire44_47_49_94 = wire87_94_101;\n  assign wire93_100 = wire91_93;\n  assign wire32_35_92 = wire90_92;\n  assign wire91_93 = wire50_91;\n  assign wire90_92 = wire48_90;\n  assign wire38_40_43_89 = wire29_32_80_89;\n  assign wire37_38_42_88 = wire88_95_102;\n  assign wire37_40_42_87 = wire87_94_101;\n  assign wire86_99 = wire84_86;\n  assign wire31_34_85 = wire83_85;\n  assign wire84_86 = wire43_84;\n  assign wire83_85 = wire41_83;\n  assign wire30_35_82_96 = wire81_82;\n  assign wire81_82 = wire11_81_107;\n  assign wire29_32_80_89 = wire79_80;\n  assign wire79_80 = wire10_79_105;\n  assign wire78_98 = wire36_78;\n  assign wire77_97 = wire33_77;\n  assign wire5_76 = wire28_76;\n  assign wire9_75 = wire25_75;\n  assign wire4_74 = wire22_74;\n  assign wire7_73 = wire19_73;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:3.1-258.10\" *)\nmodule postsynth(wire0_101, wire1_127, wire2_102, wire3_128, wire4_74, wire5_76, wire6_99, wire7_73, wire8_100, wire9_75);\n  wire _00_;\n  wire _01_;\n  wire _02_;\n  wire _03_;\n  wire _04_;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:5.9-5.18\" *)\n  input wire0_101;\n  wire wire0_101;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:9.8-9.19\" *)\n  wire wire105_106;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:10.8-10.19\" *)\n  wire wire107_108;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:12.8-12.21\" *)\n  wire wire10_79_105;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:15.8-15.23\" *)\n  wire wire113_120_127;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:16.8-16.23\" *)\n  wire wire114_121_128;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:20.8-20.21\" *)\n  wire wire11_81_107;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:21.8-21.14\" *)\n  wire wire12;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:32.8-32.17\" *)\n  wire wire19_73;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:33.9-33.18\" *)\n  input wire1_127;\n  wire wire1_127;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:39.8-39.17\" *)\n  wire wire22_74;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:42.8-42.17\" *)\n  wire wire25_75;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:45.8-45.17\" *)\n  wire wire28_76;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:46.8-46.17\" *)\n  wire wire29_31;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:47.8-47.23\" *)\n  wire wire29_32_80_89;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:48.9-48.18\" *)\n  input wire2_102;\n  wire wire2_102;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:50.8-50.17\" *)\n  wire wire30_34;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:51.8-51.23\" *)\n  wire wire30_35_82_96;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:54.8-54.17\" *)\n  wire wire32_33;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:57.8-57.17\" *)\n  wire wire34_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:60.8-60.23\" *)\n  wire wire37_38_42_88;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:62.8-62.23\" *)\n  wire wire37_40_42_87;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:63.8-63.17\" *)\n  wire wire38_39;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:64.8-64.23\" *)\n  wire wire38_40_43_89;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:66.9-66.18\" *)\n  input wire3_128;\n  wire wire3_128;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:68.8-68.17\" *)\n  wire wire40_41;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:70.8-70.17\" *)\n  wire wire42_43;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:71.8-71.17\" *)\n  wire wire43_84;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:72.8-72.23\" *)\n  wire wire44_45_49_95;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:74.8-74.23\" *)\n  wire wire44_47_49_94;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:75.8-75.17\" *)\n  wire wire45_46;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:76.8-76.23\" *)\n  wire wire45_47_50_96;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:78.8-78.17\" *)\n  wire wire47_48;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:80.8-80.17\" *)\n  wire wire49_50;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:81.10-81.18\" *)\n  output wire4_74;\n  wire wire4_74;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:83.8-83.17\" *)\n  wire wire50_91;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:84.8-84.17\" *)\n  wire wire51_53;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:85.8-85.25\" *)\n  wire wire51_54_106_115;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:86.8-86.17\" *)\n  wire wire52_56;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:87.8-87.25\" *)\n  wire wire52_57_108_122;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:90.8-90.17\" *)\n  wire wire54_55;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:93.8-93.17\" *)\n  wire wire56_58;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:96.8-96.24\" *)\n  wire wire59_60_64_114;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:98.8-98.24\" *)\n  wire wire59_62_64_113;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:99.10-99.18\" *)\n  output wire5_76;\n  wire wire5_76;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:101.8-101.17\" *)\n  wire wire60_61;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:102.8-102.24\" *)\n  wire wire60_62_65_115;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:104.8-104.17\" *)\n  wire wire62_63;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:108.8-108.24\" *)\n  wire wire66_67_71_121;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:110.8-110.24\" *)\n  wire wire66_69_71_120;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:111.8-111.17\" *)\n  wire wire67_68;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:112.8-112.24\" *)\n  wire wire67_69_72_122;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:114.8-114.17\" *)\n  wire wire69_70;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:115.10-115.18\" *)\n  output wire6_99;\n  wire wire6_99;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:122.8-122.17\" *)\n  wire wire79_80;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:123.10-123.18\" *)\n  output wire7_73;\n  wire wire7_73;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:125.8-125.17\" *)\n  wire wire81_82;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:127.8-127.17\" *)\n  wire wire84_86;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:128.8-128.17\" *)\n  wire wire86_99;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:129.8-129.21\" *)\n  wire wire87_94_101;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:130.8-130.21\" *)\n  wire wire88_95_102;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:131.10-131.19\" *)\n  output wire8_100;\n  wire wire8_100;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:134.8-134.17\" *)\n  wire wire91_93;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:135.8-135.18\" *)\n  wire wire93_100;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7844ADA7.v:136.10-136.18\" *)\n  output wire9_75;\n  wire wire9_75;\n  assign _00_ = ~(wire2_102 & wire0_101);\n  assign _01_ = wire3_128 & wire1_127;\n  assign _02_ = wire3_128 | wire1_127;\n  assign wire4_74 = _00_ ? _01_ : _02_;\n  assign _03_ = ~(wire3_128 ^ wire1_127);\n  assign _04_ = ~(wire2_102 | wire0_101);\n  assign wire9_75 = _04_ ^ _03_;\n  assign wire5_76 = _04_ ? _01_ : _02_;\n  assign wire6_99 = wire2_102 ^ wire0_101;\n  assign wire8_100 = ~(wire2_102 ^ wire0_101);\n  assign wire7_73 = _03_ ^ _00_;\n  assign \\:missing_edge  = 1'h0;\n  assign wire105_106 = 1'h0;\n  assign wire107_108 = 1'h1;\n  assign wire10_79_105 = 1'h0;\n  assign wire113_120_127 = wire1_127;\n  assign wire114_121_128 = wire3_128;\n  assign wire11_81_107 = 1'h1;\n  assign wire12 = 1'h0;\n  assign wire19_73 = wire7_73;\n  assign wire22_74 = wire4_74;\n  assign wire25_75 = wire9_75;\n  assign wire28_76 = wire5_76;\n  assign wire29_31 = 1'h1;\n  assign wire29_32_80_89 = 1'h0;\n  assign wire30_34 = 1'h0;\n  assign wire30_35_82_96 = 1'h1;\n  assign wire32_33 = 1'h0;\n  assign wire34_36 = 1'h0;\n  assign wire37_38_42_88 = wire2_102;\n  assign wire37_40_42_87 = wire0_101;\n  assign wire38_39 = 1'h0;\n  assign wire38_40_43_89 = 1'h0;\n  assign wire40_41 = 1'h0;\n  assign wire42_43 = wire6_99;\n  assign wire43_84 = wire6_99;\n  assign wire44_45_49_95 = wire2_102;\n  assign wire44_47_49_94 = wire0_101;\n  assign wire45_46 = wire2_102;\n  assign wire45_47_50_96 = 1'h1;\n  assign wire47_48 = wire0_101;\n  assign wire49_50 = wire6_99;\n  assign wire50_91 = wire8_100;\n  assign wire51_53 = 1'h1;\n  assign wire51_54_106_115 = 1'h0;\n  assign wire52_56 = 1'h0;\n  assign wire52_57_108_122 = 1'h1;\n  assign wire54_55 = 1'h0;\n  assign wire56_58 = 1'h0;\n  assign wire59_60_64_114 = wire3_128;\n  assign wire59_62_64_113 = wire1_127;\n  assign wire60_61 = 1'h0;\n  assign wire60_62_65_115 = 1'h0;\n  assign wire62_63 = 1'h0;\n  assign wire66_67_71_121 = wire3_128;\n  assign wire66_69_71_120 = wire1_127;\n  assign wire67_68 = wire3_128;\n  assign wire67_69_72_122 = 1'h1;\n  assign wire69_70 = wire1_127;\n  assign wire79_80 = 1'h0;\n  assign wire81_82 = 1'h1;\n  assign wire84_86 = wire6_99;\n  assign wire86_99 = wire6_99;\n  assign wire87_94_101 = wire0_101;\n  assign wire88_95_102 = wire2_102;\n  assign wire91_93 = wire8_100;\n  assign wire93_100 = wire8_100;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}