
DISE-STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030f0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  080031fc  080031fc  000041fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003290  08003290  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003290  08003290  00005068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003290  08003290  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003290  08003290  00004290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003294  08003294  00004294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003298  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000248  20000068  08003300  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b0  08003300  000052b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009218  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019e1  00000000  00000000  0000e2a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000838  00000000  00000000  0000fc90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000634  00000000  00000000  000104c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001834a  00000000  00000000  00010afc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009b1f  00000000  00000000  00028e46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086d85  00000000  00000000  00032965  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b96ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000288c  00000000  00000000  000b9730  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009e  00000000  00000000  000bbfbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	080031e4 	.word	0x080031e4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	080031e4 	.word	0x080031e4

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 fb52 	bl	80007f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f83e 	bl	80001d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f924 	bl	80003a4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800015c:	f000 f8f8 	bl	8000350 <MX_USART2_UART_Init>
  MX_CAN_Init();
 8000160:	f000 f87a 	bl	8000258 <MX_CAN_Init>
  RetargetInit(&huart2);
 8000164:	4813      	ldr	r0, [pc, #76]	@ (80001b4 <main+0x68>)
 8000166:	f000 f961 	bl	800042c <RetargetInit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("First Session Embedded\r\n");
 800016a:	4813      	ldr	r0, [pc, #76]	@ (80001b8 <main+0x6c>)
 800016c:	f002 f912 	bl	8002394 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) > 0) {
 8000170:	2100      	movs	r1, #0
 8000172:	4812      	ldr	r0, [pc, #72]	@ (80001bc <main+0x70>)
 8000174:	f000 feef 	bl	8000f56 <HAL_CAN_GetRxFifoFillLevel>
 8000178:	4603      	mov	r3, r0
 800017a:	2b00      	cmp	r3, #0
 800017c:	d012      	beq.n	80001a4 <main+0x58>
	  	  // Get the CAN message
	  	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 800017e:	4b10      	ldr	r3, [pc, #64]	@ (80001c0 <main+0x74>)
 8000180:	4a10      	ldr	r2, [pc, #64]	@ (80001c4 <main+0x78>)
 8000182:	2100      	movs	r1, #0
 8000184:	480d      	ldr	r0, [pc, #52]	@ (80001bc <main+0x70>)
 8000186:	f000 fdc5 	bl	8000d14 <HAL_CAN_GetRxMessage>
 800018a:	4603      	mov	r3, r0
 800018c:	2b00      	cmp	r3, #0
 800018e:	d106      	bne.n	800019e <main+0x52>
	  		// Process the received message
	  		printf("CAN ID: %lx\n\r", RxHeader.StdId);
 8000190:	4b0c      	ldr	r3, [pc, #48]	@ (80001c4 <main+0x78>)
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	4619      	mov	r1, r3
 8000196:	480c      	ldr	r0, [pc, #48]	@ (80001c8 <main+0x7c>)
 8000198:	f002 f894 	bl	80022c4 <iprintf>
 800019c:	e002      	b.n	80001a4 <main+0x58>
	  	}
	  	else{
	  		//RX DATA NOT WORKING
	  		printf("HAL NOT OK");
 800019e:	480b      	ldr	r0, [pc, #44]	@ (80001cc <main+0x80>)
 80001a0:	f002 f890 	bl	80022c4 <iprintf>
	  	}
	}
	else{
		//CAN NOT WORKING
	}
	HAL_Delay(10);
 80001a4:	200a      	movs	r0, #10
 80001a6:	f000 fb89 	bl	80008bc <HAL_Delay>
	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80001aa:	2120      	movs	r1, #32
 80001ac:	4808      	ldr	r0, [pc, #32]	@ (80001d0 <main+0x84>)
 80001ae:	f001 f979 	bl	80014a4 <HAL_GPIO_TogglePin>
	if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) > 0) {
 80001b2:	e7dd      	b.n	8000170 <main+0x24>
 80001b4:	200000ac 	.word	0x200000ac
 80001b8:	080031fc 	.word	0x080031fc
 80001bc:	20000084 	.word	0x20000084
 80001c0:	20000128 	.word	0x20000128
 80001c4:	2000010c 	.word	0x2000010c
 80001c8:	08003214 	.word	0x08003214
 80001cc:	08003224 	.word	0x08003224
 80001d0:	40010800 	.word	0x40010800

080001d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b090      	sub	sp, #64	@ 0x40
 80001d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001da:	f107 0318 	add.w	r3, r7, #24
 80001de:	2228      	movs	r2, #40	@ 0x28
 80001e0:	2100      	movs	r1, #0
 80001e2:	4618      	mov	r0, r3
 80001e4:	f002 fa6a 	bl	80026bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001e8:	1d3b      	adds	r3, r7, #4
 80001ea:	2200      	movs	r2, #0
 80001ec:	601a      	str	r2, [r3, #0]
 80001ee:	605a      	str	r2, [r3, #4]
 80001f0:	609a      	str	r2, [r3, #8]
 80001f2:	60da      	str	r2, [r3, #12]
 80001f4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001f6:	2302      	movs	r3, #2
 80001f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001fa:	2301      	movs	r3, #1
 80001fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001fe:	2310      	movs	r3, #16
 8000200:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000202:	2302      	movs	r3, #2
 8000204:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000206:	2300      	movs	r3, #0
 8000208:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800020a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800020e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000210:	f107 0318 	add.w	r3, r7, #24
 8000214:	4618      	mov	r0, r3
 8000216:	f001 f95f 	bl	80014d8 <HAL_RCC_OscConfig>
 800021a:	4603      	mov	r3, r0
 800021c:	2b00      	cmp	r3, #0
 800021e:	d001      	beq.n	8000224 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000220:	f000 f8fe 	bl	8000420 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000224:	230f      	movs	r3, #15
 8000226:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000228:	2302      	movs	r3, #2
 800022a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800022c:	2300      	movs	r3, #0
 800022e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000230:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000234:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000236:	2300      	movs	r3, #0
 8000238:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800023a:	1d3b      	adds	r3, r7, #4
 800023c:	2102      	movs	r1, #2
 800023e:	4618      	mov	r0, r3
 8000240:	f001 fbcc 	bl	80019dc <HAL_RCC_ClockConfig>
 8000244:	4603      	mov	r3, r0
 8000246:	2b00      	cmp	r3, #0
 8000248:	d001      	beq.n	800024e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800024a:	f000 f8e9 	bl	8000420 <Error_Handler>
  }
}
 800024e:	bf00      	nop
 8000250:	3740      	adds	r7, #64	@ 0x40
 8000252:	46bd      	mov	sp, r7
 8000254:	bd80      	pop	{r7, pc}
	...

08000258 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 800025c:	4b38      	ldr	r3, [pc, #224]	@ (8000340 <MX_CAN_Init+0xe8>)
 800025e:	4a39      	ldr	r2, [pc, #228]	@ (8000344 <MX_CAN_Init+0xec>)
 8000260:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 8000262:	4b37      	ldr	r3, [pc, #220]	@ (8000340 <MX_CAN_Init+0xe8>)
 8000264:	2208      	movs	r2, #8
 8000266:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000268:	4b35      	ldr	r3, [pc, #212]	@ (8000340 <MX_CAN_Init+0xe8>)
 800026a:	2200      	movs	r2, #0
 800026c:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800026e:	4b34      	ldr	r3, [pc, #208]	@ (8000340 <MX_CAN_Init+0xe8>)
 8000270:	2200      	movs	r2, #0
 8000272:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_3TQ;
 8000274:	4b32      	ldr	r3, [pc, #200]	@ (8000340 <MX_CAN_Init+0xe8>)
 8000276:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800027a:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 800027c:	4b30      	ldr	r3, [pc, #192]	@ (8000340 <MX_CAN_Init+0xe8>)
 800027e:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8000282:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000284:	4b2e      	ldr	r3, [pc, #184]	@ (8000340 <MX_CAN_Init+0xe8>)
 8000286:	2200      	movs	r2, #0
 8000288:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800028a:	4b2d      	ldr	r3, [pc, #180]	@ (8000340 <MX_CAN_Init+0xe8>)
 800028c:	2200      	movs	r2, #0
 800028e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000290:	4b2b      	ldr	r3, [pc, #172]	@ (8000340 <MX_CAN_Init+0xe8>)
 8000292:	2200      	movs	r2, #0
 8000294:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000296:	4b2a      	ldr	r3, [pc, #168]	@ (8000340 <MX_CAN_Init+0xe8>)
 8000298:	2200      	movs	r2, #0
 800029a:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800029c:	4b28      	ldr	r3, [pc, #160]	@ (8000340 <MX_CAN_Init+0xe8>)
 800029e:	2200      	movs	r2, #0
 80002a0:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80002a2:	4b27      	ldr	r3, [pc, #156]	@ (8000340 <MX_CAN_Init+0xe8>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80002a8:	4825      	ldr	r0, [pc, #148]	@ (8000340 <MX_CAN_Init+0xe8>)
 80002aa:	f000 fb2b 	bl	8000904 <HAL_CAN_Init>
 80002ae:	4603      	mov	r3, r0
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d001      	beq.n	80002b8 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80002b4:	f000 f8b4 	bl	8000420 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */
  if (HAL_CAN_Start(&hcan) != HAL_OK) {
 80002b8:	4821      	ldr	r0, [pc, #132]	@ (8000340 <MX_CAN_Init+0xe8>)
 80002ba:	f000 fce7 	bl	8000c8c <HAL_CAN_Start>
 80002be:	4603      	mov	r3, r0
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d001      	beq.n	80002c8 <MX_CAN_Init+0x70>
        Error_Handler();
 80002c4:	f000 f8ac 	bl	8000420 <Error_Handler>
      }
      sf.FilterBank = 0;
 80002c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000348 <MX_CAN_Init+0xf0>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	615a      	str	r2, [r3, #20]
      sf.FilterMode = CAN_FILTERMODE_IDMASK;
 80002ce:	4b1e      	ldr	r3, [pc, #120]	@ (8000348 <MX_CAN_Init+0xf0>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	619a      	str	r2, [r3, #24]
      sf.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80002d4:	4b1c      	ldr	r3, [pc, #112]	@ (8000348 <MX_CAN_Init+0xf0>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	611a      	str	r2, [r3, #16]
      sf.FilterIdHigh = 0x0000;
 80002da:	4b1b      	ldr	r3, [pc, #108]	@ (8000348 <MX_CAN_Init+0xf0>)
 80002dc:	2200      	movs	r2, #0
 80002de:	601a      	str	r2, [r3, #0]
      sf.FilterIdLow = 0x0000;
 80002e0:	4b19      	ldr	r3, [pc, #100]	@ (8000348 <MX_CAN_Init+0xf0>)
 80002e2:	2200      	movs	r2, #0
 80002e4:	605a      	str	r2, [r3, #4]
      sf.FilterMaskIdHigh = 0x0000;
 80002e6:	4b18      	ldr	r3, [pc, #96]	@ (8000348 <MX_CAN_Init+0xf0>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	609a      	str	r2, [r3, #8]
      sf.FilterMaskIdLow = 0x0000;
 80002ec:	4b16      	ldr	r3, [pc, #88]	@ (8000348 <MX_CAN_Init+0xf0>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	60da      	str	r2, [r3, #12]
      sf.FilterScale = CAN_FILTERSCALE_32BIT;
 80002f2:	4b15      	ldr	r3, [pc, #84]	@ (8000348 <MX_CAN_Init+0xf0>)
 80002f4:	2201      	movs	r2, #1
 80002f6:	61da      	str	r2, [r3, #28]
      sf.FilterActivation = CAN_FILTER_ENABLE;
 80002f8:	4b13      	ldr	r3, [pc, #76]	@ (8000348 <MX_CAN_Init+0xf0>)
 80002fa:	2201      	movs	r2, #1
 80002fc:	621a      	str	r2, [r3, #32]
      sf.SlaveStartFilterBank = 15;
 80002fe:	4b12      	ldr	r3, [pc, #72]	@ (8000348 <MX_CAN_Init+0xf0>)
 8000300:	220f      	movs	r2, #15
 8000302:	625a      	str	r2, [r3, #36]	@ 0x24

      if (HAL_CAN_ConfigFilter(&hcan, &sf) != HAL_OK) {
 8000304:	4910      	ldr	r1, [pc, #64]	@ (8000348 <MX_CAN_Init+0xf0>)
 8000306:	480e      	ldr	r0, [pc, #56]	@ (8000340 <MX_CAN_Init+0xe8>)
 8000308:	f000 fbf7 	bl	8000afa <HAL_CAN_ConfigFilter>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <MX_CAN_Init+0xbe>
         Error_Handler();
 8000312:	f000 f885 	bl	8000420 <Error_Handler>
       }
      TxHeader.DLC = 8;
 8000316:	4b0d      	ldr	r3, [pc, #52]	@ (800034c <MX_CAN_Init+0xf4>)
 8000318:	2208      	movs	r2, #8
 800031a:	611a      	str	r2, [r3, #16]
      TxHeader.IDE = CAN_ID_STD;
 800031c:	4b0b      	ldr	r3, [pc, #44]	@ (800034c <MX_CAN_Init+0xf4>)
 800031e:	2200      	movs	r2, #0
 8000320:	609a      	str	r2, [r3, #8]
      TxHeader.RTR = CAN_RTR_DATA;
 8000322:	4b0a      	ldr	r3, [pc, #40]	@ (800034c <MX_CAN_Init+0xf4>)
 8000324:	2200      	movs	r2, #0
 8000326:	60da      	str	r2, [r3, #12]
      TxHeader.StdId = 0x030;
 8000328:	4b08      	ldr	r3, [pc, #32]	@ (800034c <MX_CAN_Init+0xf4>)
 800032a:	2230      	movs	r2, #48	@ 0x30
 800032c:	601a      	str	r2, [r3, #0]
      TxHeader.ExtId = 0x00;
 800032e:	4b07      	ldr	r3, [pc, #28]	@ (800034c <MX_CAN_Init+0xf4>)
 8000330:	2200      	movs	r2, #0
 8000332:	605a      	str	r2, [r3, #4]
      TxHeader.TransmitGlobalTime = DISABLE;
 8000334:	4b05      	ldr	r3, [pc, #20]	@ (800034c <MX_CAN_Init+0xf4>)
 8000336:	2200      	movs	r2, #0
 8000338:	751a      	strb	r2, [r3, #20]
}
 800033a:	bf00      	nop
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	20000084 	.word	0x20000084
 8000344:	40006400 	.word	0x40006400
 8000348:	20000130 	.word	0x20000130
 800034c:	200000f4 	.word	0x200000f4

08000350 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000354:	4b11      	ldr	r3, [pc, #68]	@ (800039c <MX_USART2_UART_Init+0x4c>)
 8000356:	4a12      	ldr	r2, [pc, #72]	@ (80003a0 <MX_USART2_UART_Init+0x50>)
 8000358:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800035a:	4b10      	ldr	r3, [pc, #64]	@ (800039c <MX_USART2_UART_Init+0x4c>)
 800035c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000360:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000362:	4b0e      	ldr	r3, [pc, #56]	@ (800039c <MX_USART2_UART_Init+0x4c>)
 8000364:	2200      	movs	r2, #0
 8000366:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000368:	4b0c      	ldr	r3, [pc, #48]	@ (800039c <MX_USART2_UART_Init+0x4c>)
 800036a:	2200      	movs	r2, #0
 800036c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800036e:	4b0b      	ldr	r3, [pc, #44]	@ (800039c <MX_USART2_UART_Init+0x4c>)
 8000370:	2200      	movs	r2, #0
 8000372:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000374:	4b09      	ldr	r3, [pc, #36]	@ (800039c <MX_USART2_UART_Init+0x4c>)
 8000376:	220c      	movs	r2, #12
 8000378:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800037a:	4b08      	ldr	r3, [pc, #32]	@ (800039c <MX_USART2_UART_Init+0x4c>)
 800037c:	2200      	movs	r2, #0
 800037e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000380:	4b06      	ldr	r3, [pc, #24]	@ (800039c <MX_USART2_UART_Init+0x4c>)
 8000382:	2200      	movs	r2, #0
 8000384:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000386:	4805      	ldr	r0, [pc, #20]	@ (800039c <MX_USART2_UART_Init+0x4c>)
 8000388:	f001 fcb6 	bl	8001cf8 <HAL_UART_Init>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d001      	beq.n	8000396 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000392:	f000 f845 	bl	8000420 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000396:	bf00      	nop
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	200000ac 	.word	0x200000ac
 80003a0:	40004400 	.word	0x40004400

080003a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b086      	sub	sp, #24
 80003a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003aa:	f107 0308 	add.w	r3, r7, #8
 80003ae:	2200      	movs	r2, #0
 80003b0:	601a      	str	r2, [r3, #0]
 80003b2:	605a      	str	r2, [r3, #4]
 80003b4:	609a      	str	r2, [r3, #8]
 80003b6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003b8:	4b17      	ldr	r3, [pc, #92]	@ (8000418 <MX_GPIO_Init+0x74>)
 80003ba:	699b      	ldr	r3, [r3, #24]
 80003bc:	4a16      	ldr	r2, [pc, #88]	@ (8000418 <MX_GPIO_Init+0x74>)
 80003be:	f043 0304 	orr.w	r3, r3, #4
 80003c2:	6193      	str	r3, [r2, #24]
 80003c4:	4b14      	ldr	r3, [pc, #80]	@ (8000418 <MX_GPIO_Init+0x74>)
 80003c6:	699b      	ldr	r3, [r3, #24]
 80003c8:	f003 0304 	and.w	r3, r3, #4
 80003cc:	607b      	str	r3, [r7, #4]
 80003ce:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003d0:	4b11      	ldr	r3, [pc, #68]	@ (8000418 <MX_GPIO_Init+0x74>)
 80003d2:	699b      	ldr	r3, [r3, #24]
 80003d4:	4a10      	ldr	r2, [pc, #64]	@ (8000418 <MX_GPIO_Init+0x74>)
 80003d6:	f043 0308 	orr.w	r3, r3, #8
 80003da:	6193      	str	r3, [r2, #24]
 80003dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000418 <MX_GPIO_Init+0x74>)
 80003de:	699b      	ldr	r3, [r3, #24]
 80003e0:	f003 0308 	and.w	r3, r3, #8
 80003e4:	603b      	str	r3, [r7, #0]
 80003e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80003e8:	2200      	movs	r2, #0
 80003ea:	2120      	movs	r1, #32
 80003ec:	480b      	ldr	r0, [pc, #44]	@ (800041c <MX_GPIO_Init+0x78>)
 80003ee:	f001 f841 	bl	8001474 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 80003f2:	2320      	movs	r3, #32
 80003f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003f6:	2301      	movs	r3, #1
 80003f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003fa:	2300      	movs	r3, #0
 80003fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003fe:	2302      	movs	r3, #2
 8000400:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000402:	f107 0308 	add.w	r3, r7, #8
 8000406:	4619      	mov	r1, r3
 8000408:	4804      	ldr	r0, [pc, #16]	@ (800041c <MX_GPIO_Init+0x78>)
 800040a:	f000 feaf 	bl	800116c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800040e:	bf00      	nop
 8000410:	3718      	adds	r7, #24
 8000412:	46bd      	mov	sp, r7
 8000414:	bd80      	pop	{r7, pc}
 8000416:	bf00      	nop
 8000418:	40021000 	.word	0x40021000
 800041c:	40010800 	.word	0x40010800

08000420 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000424:	b672      	cpsid	i
}
 8000426:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000428:	bf00      	nop
 800042a:	e7fd      	b.n	8000428 <Error_Handler+0x8>

0800042c <RetargetInit>:
//  return ch;
//}

UART_HandleTypeDef* gHuart;

void RetargetInit(UART_HandleTypeDef *huart2) {
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
  gHuart = huart2;
 8000434:	4a07      	ldr	r2, [pc, #28]	@ (8000454 <RetargetInit+0x28>)
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 800043a:	4b07      	ldr	r3, [pc, #28]	@ (8000458 <RetargetInit+0x2c>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	6898      	ldr	r0, [r3, #8]
 8000440:	2300      	movs	r3, #0
 8000442:	2202      	movs	r2, #2
 8000444:	2100      	movs	r1, #0
 8000446:	f001 ffad 	bl	80023a4 <setvbuf>
}
 800044a:	bf00      	nop
 800044c:	3708      	adds	r7, #8
 800044e:	46bd      	mov	sp, r7
 8000450:	bd80      	pop	{r7, pc}
 8000452:	bf00      	nop
 8000454:	20000158 	.word	0x20000158
 8000458:	20000018 	.word	0x20000018

0800045c <_write>:

int _write(int fd, char* ptr, int len) {
 800045c:	b580      	push	{r7, lr}
 800045e:	b084      	sub	sp, #16
 8000460:	af00      	add	r7, sp, #0
 8000462:	60f8      	str	r0, [r7, #12]
 8000464:	60b9      	str	r1, [r7, #8]
 8000466:	607a      	str	r2, [r7, #4]

  HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000468:	4b06      	ldr	r3, [pc, #24]	@ (8000484 <_write+0x28>)
 800046a:	6818      	ldr	r0, [r3, #0]
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	b29a      	uxth	r2, r3
 8000470:	f04f 33ff 	mov.w	r3, #4294967295
 8000474:	68b9      	ldr	r1, [r7, #8]
 8000476:	f001 fc8f 	bl	8001d98 <HAL_UART_Transmit>
  return len;
 800047a:	687b      	ldr	r3, [r7, #4]
}
 800047c:	4618      	mov	r0, r3
 800047e:	3710      	adds	r7, #16
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}
 8000484:	20000158 	.word	0x20000158

08000488 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000488:	b480      	push	{r7}
 800048a:	b085      	sub	sp, #20
 800048c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800048e:	4b15      	ldr	r3, [pc, #84]	@ (80004e4 <HAL_MspInit+0x5c>)
 8000490:	699b      	ldr	r3, [r3, #24]
 8000492:	4a14      	ldr	r2, [pc, #80]	@ (80004e4 <HAL_MspInit+0x5c>)
 8000494:	f043 0301 	orr.w	r3, r3, #1
 8000498:	6193      	str	r3, [r2, #24]
 800049a:	4b12      	ldr	r3, [pc, #72]	@ (80004e4 <HAL_MspInit+0x5c>)
 800049c:	699b      	ldr	r3, [r3, #24]
 800049e:	f003 0301 	and.w	r3, r3, #1
 80004a2:	60bb      	str	r3, [r7, #8]
 80004a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004a6:	4b0f      	ldr	r3, [pc, #60]	@ (80004e4 <HAL_MspInit+0x5c>)
 80004a8:	69db      	ldr	r3, [r3, #28]
 80004aa:	4a0e      	ldr	r2, [pc, #56]	@ (80004e4 <HAL_MspInit+0x5c>)
 80004ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004b0:	61d3      	str	r3, [r2, #28]
 80004b2:	4b0c      	ldr	r3, [pc, #48]	@ (80004e4 <HAL_MspInit+0x5c>)
 80004b4:	69db      	ldr	r3, [r3, #28]
 80004b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004ba:	607b      	str	r3, [r7, #4]
 80004bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004be:	4b0a      	ldr	r3, [pc, #40]	@ (80004e8 <HAL_MspInit+0x60>)
 80004c0:	685b      	ldr	r3, [r3, #4]
 80004c2:	60fb      	str	r3, [r7, #12]
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80004ca:	60fb      	str	r3, [r7, #12]
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80004d2:	60fb      	str	r3, [r7, #12]
 80004d4:	4a04      	ldr	r2, [pc, #16]	@ (80004e8 <HAL_MspInit+0x60>)
 80004d6:	68fb      	ldr	r3, [r7, #12]
 80004d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004da:	bf00      	nop
 80004dc:	3714      	adds	r7, #20
 80004de:	46bd      	mov	sp, r7
 80004e0:	bc80      	pop	{r7}
 80004e2:	4770      	bx	lr
 80004e4:	40021000 	.word	0x40021000
 80004e8:	40010000 	.word	0x40010000

080004ec <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b08a      	sub	sp, #40	@ 0x28
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004f4:	f107 0314 	add.w	r3, r7, #20
 80004f8:	2200      	movs	r2, #0
 80004fa:	601a      	str	r2, [r3, #0]
 80004fc:	605a      	str	r2, [r3, #4]
 80004fe:	609a      	str	r2, [r3, #8]
 8000500:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	4a25      	ldr	r2, [pc, #148]	@ (800059c <HAL_CAN_MspInit+0xb0>)
 8000508:	4293      	cmp	r3, r2
 800050a:	d143      	bne.n	8000594 <HAL_CAN_MspInit+0xa8>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800050c:	4b24      	ldr	r3, [pc, #144]	@ (80005a0 <HAL_CAN_MspInit+0xb4>)
 800050e:	69db      	ldr	r3, [r3, #28]
 8000510:	4a23      	ldr	r2, [pc, #140]	@ (80005a0 <HAL_CAN_MspInit+0xb4>)
 8000512:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000516:	61d3      	str	r3, [r2, #28]
 8000518:	4b21      	ldr	r3, [pc, #132]	@ (80005a0 <HAL_CAN_MspInit+0xb4>)
 800051a:	69db      	ldr	r3, [r3, #28]
 800051c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000520:	613b      	str	r3, [r7, #16]
 8000522:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000524:	4b1e      	ldr	r3, [pc, #120]	@ (80005a0 <HAL_CAN_MspInit+0xb4>)
 8000526:	699b      	ldr	r3, [r3, #24]
 8000528:	4a1d      	ldr	r2, [pc, #116]	@ (80005a0 <HAL_CAN_MspInit+0xb4>)
 800052a:	f043 0308 	orr.w	r3, r3, #8
 800052e:	6193      	str	r3, [r2, #24]
 8000530:	4b1b      	ldr	r3, [pc, #108]	@ (80005a0 <HAL_CAN_MspInit+0xb4>)
 8000532:	699b      	ldr	r3, [r3, #24]
 8000534:	f003 0308 	and.w	r3, r3, #8
 8000538:	60fb      	str	r3, [r7, #12]
 800053a:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800053c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000540:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000542:	2300      	movs	r3, #0
 8000544:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000546:	2300      	movs	r3, #0
 8000548:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800054a:	f107 0314 	add.w	r3, r7, #20
 800054e:	4619      	mov	r1, r3
 8000550:	4814      	ldr	r0, [pc, #80]	@ (80005a4 <HAL_CAN_MspInit+0xb8>)
 8000552:	f000 fe0b 	bl	800116c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000556:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800055a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800055c:	2302      	movs	r3, #2
 800055e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000560:	2303      	movs	r3, #3
 8000562:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000564:	f107 0314 	add.w	r3, r7, #20
 8000568:	4619      	mov	r1, r3
 800056a:	480e      	ldr	r0, [pc, #56]	@ (80005a4 <HAL_CAN_MspInit+0xb8>)
 800056c:	f000 fdfe 	bl	800116c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8000570:	4b0d      	ldr	r3, [pc, #52]	@ (80005a8 <HAL_CAN_MspInit+0xbc>)
 8000572:	685b      	ldr	r3, [r3, #4]
 8000574:	627b      	str	r3, [r7, #36]	@ 0x24
 8000576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000578:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 800057c:	627b      	str	r3, [r7, #36]	@ 0x24
 800057e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000580:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000584:	627b      	str	r3, [r7, #36]	@ 0x24
 8000586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000588:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800058c:	627b      	str	r3, [r7, #36]	@ 0x24
 800058e:	4a06      	ldr	r2, [pc, #24]	@ (80005a8 <HAL_CAN_MspInit+0xbc>)
 8000590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000592:	6053      	str	r3, [r2, #4]

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000594:	bf00      	nop
 8000596:	3728      	adds	r7, #40	@ 0x28
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	40006400 	.word	0x40006400
 80005a0:	40021000 	.word	0x40021000
 80005a4:	40010c00 	.word	0x40010c00
 80005a8:	40010000 	.word	0x40010000

080005ac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b088      	sub	sp, #32
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b4:	f107 0310 	add.w	r3, r7, #16
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
 80005bc:	605a      	str	r2, [r3, #4]
 80005be:	609a      	str	r2, [r3, #8]
 80005c0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	4a1b      	ldr	r2, [pc, #108]	@ (8000634 <HAL_UART_MspInit+0x88>)
 80005c8:	4293      	cmp	r3, r2
 80005ca:	d12f      	bne.n	800062c <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80005cc:	4b1a      	ldr	r3, [pc, #104]	@ (8000638 <HAL_UART_MspInit+0x8c>)
 80005ce:	69db      	ldr	r3, [r3, #28]
 80005d0:	4a19      	ldr	r2, [pc, #100]	@ (8000638 <HAL_UART_MspInit+0x8c>)
 80005d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005d6:	61d3      	str	r3, [r2, #28]
 80005d8:	4b17      	ldr	r3, [pc, #92]	@ (8000638 <HAL_UART_MspInit+0x8c>)
 80005da:	69db      	ldr	r3, [r3, #28]
 80005dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005e0:	60fb      	str	r3, [r7, #12]
 80005e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e4:	4b14      	ldr	r3, [pc, #80]	@ (8000638 <HAL_UART_MspInit+0x8c>)
 80005e6:	699b      	ldr	r3, [r3, #24]
 80005e8:	4a13      	ldr	r2, [pc, #76]	@ (8000638 <HAL_UART_MspInit+0x8c>)
 80005ea:	f043 0304 	orr.w	r3, r3, #4
 80005ee:	6193      	str	r3, [r2, #24]
 80005f0:	4b11      	ldr	r3, [pc, #68]	@ (8000638 <HAL_UART_MspInit+0x8c>)
 80005f2:	699b      	ldr	r3, [r3, #24]
 80005f4:	f003 0304 	and.w	r3, r3, #4
 80005f8:	60bb      	str	r3, [r7, #8]
 80005fa:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLinkTX_Pin;
 80005fc:	2304      	movs	r3, #4
 80005fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000600:	2302      	movs	r3, #2
 8000602:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000604:	2303      	movs	r3, #3
 8000606:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STLinkTX_GPIO_Port, &GPIO_InitStruct);
 8000608:	f107 0310 	add.w	r3, r7, #16
 800060c:	4619      	mov	r1, r3
 800060e:	480b      	ldr	r0, [pc, #44]	@ (800063c <HAL_UART_MspInit+0x90>)
 8000610:	f000 fdac 	bl	800116c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = STLinkTXA3_Pin;
 8000614:	2308      	movs	r3, #8
 8000616:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000618:	2300      	movs	r3, #0
 800061a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061c:	2300      	movs	r3, #0
 800061e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(STLinkTXA3_GPIO_Port, &GPIO_InitStruct);
 8000620:	f107 0310 	add.w	r3, r7, #16
 8000624:	4619      	mov	r1, r3
 8000626:	4805      	ldr	r0, [pc, #20]	@ (800063c <HAL_UART_MspInit+0x90>)
 8000628:	f000 fda0 	bl	800116c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800062c:	bf00      	nop
 800062e:	3720      	adds	r7, #32
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	40004400 	.word	0x40004400
 8000638:	40021000 	.word	0x40021000
 800063c:	40010800 	.word	0x40010800

08000640 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000644:	bf00      	nop
 8000646:	e7fd      	b.n	8000644 <NMI_Handler+0x4>

08000648 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800064c:	bf00      	nop
 800064e:	e7fd      	b.n	800064c <HardFault_Handler+0x4>

08000650 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000654:	bf00      	nop
 8000656:	e7fd      	b.n	8000654 <MemManage_Handler+0x4>

08000658 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800065c:	bf00      	nop
 800065e:	e7fd      	b.n	800065c <BusFault_Handler+0x4>

08000660 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000664:	bf00      	nop
 8000666:	e7fd      	b.n	8000664 <UsageFault_Handler+0x4>

08000668 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800066c:	bf00      	nop
 800066e:	46bd      	mov	sp, r7
 8000670:	bc80      	pop	{r7}
 8000672:	4770      	bx	lr

08000674 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	bc80      	pop	{r7}
 800067e:	4770      	bx	lr

08000680 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000684:	bf00      	nop
 8000686:	46bd      	mov	sp, r7
 8000688:	bc80      	pop	{r7}
 800068a:	4770      	bx	lr

0800068c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000690:	f000 f8f8 	bl	8000884 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000694:	bf00      	nop
 8000696:	bd80      	pop	{r7, pc}

08000698 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b086      	sub	sp, #24
 800069c:	af00      	add	r7, sp, #0
 800069e:	60f8      	str	r0, [r7, #12]
 80006a0:	60b9      	str	r1, [r7, #8]
 80006a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006a4:	2300      	movs	r3, #0
 80006a6:	617b      	str	r3, [r7, #20]
 80006a8:	e00a      	b.n	80006c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80006aa:	f3af 8000 	nop.w
 80006ae:	4601      	mov	r1, r0
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	1c5a      	adds	r2, r3, #1
 80006b4:	60ba      	str	r2, [r7, #8]
 80006b6:	b2ca      	uxtb	r2, r1
 80006b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006ba:	697b      	ldr	r3, [r7, #20]
 80006bc:	3301      	adds	r3, #1
 80006be:	617b      	str	r3, [r7, #20]
 80006c0:	697a      	ldr	r2, [r7, #20]
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	429a      	cmp	r2, r3
 80006c6:	dbf0      	blt.n	80006aa <_read+0x12>
  }

  return len;
 80006c8:	687b      	ldr	r3, [r7, #4]
}
 80006ca:	4618      	mov	r0, r3
 80006cc:	3718      	adds	r7, #24
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}

080006d2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80006d2:	b480      	push	{r7}
 80006d4:	b083      	sub	sp, #12
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80006da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006de:	4618      	mov	r0, r3
 80006e0:	370c      	adds	r7, #12
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bc80      	pop	{r7}
 80006e6:	4770      	bx	lr

080006e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80006f8:	605a      	str	r2, [r3, #4]
  return 0;
 80006fa:	2300      	movs	r3, #0
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	370c      	adds	r7, #12
 8000700:	46bd      	mov	sp, r7
 8000702:	bc80      	pop	{r7}
 8000704:	4770      	bx	lr

08000706 <_isatty>:

int _isatty(int file)
{
 8000706:	b480      	push	{r7}
 8000708:	b083      	sub	sp, #12
 800070a:	af00      	add	r7, sp, #0
 800070c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800070e:	2301      	movs	r3, #1
}
 8000710:	4618      	mov	r0, r3
 8000712:	370c      	adds	r7, #12
 8000714:	46bd      	mov	sp, r7
 8000716:	bc80      	pop	{r7}
 8000718:	4770      	bx	lr

0800071a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800071a:	b480      	push	{r7}
 800071c:	b085      	sub	sp, #20
 800071e:	af00      	add	r7, sp, #0
 8000720:	60f8      	str	r0, [r7, #12]
 8000722:	60b9      	str	r1, [r7, #8]
 8000724:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000726:	2300      	movs	r3, #0
}
 8000728:	4618      	mov	r0, r3
 800072a:	3714      	adds	r7, #20
 800072c:	46bd      	mov	sp, r7
 800072e:	bc80      	pop	{r7}
 8000730:	4770      	bx	lr
	...

08000734 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800073c:	4a14      	ldr	r2, [pc, #80]	@ (8000790 <_sbrk+0x5c>)
 800073e:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <_sbrk+0x60>)
 8000740:	1ad3      	subs	r3, r2, r3
 8000742:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000748:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <_sbrk+0x64>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d102      	bne.n	8000756 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000750:	4b11      	ldr	r3, [pc, #68]	@ (8000798 <_sbrk+0x64>)
 8000752:	4a12      	ldr	r2, [pc, #72]	@ (800079c <_sbrk+0x68>)
 8000754:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000756:	4b10      	ldr	r3, [pc, #64]	@ (8000798 <_sbrk+0x64>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	4413      	add	r3, r2
 800075e:	693a      	ldr	r2, [r7, #16]
 8000760:	429a      	cmp	r2, r3
 8000762:	d207      	bcs.n	8000774 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000764:	f001 fff8 	bl	8002758 <__errno>
 8000768:	4603      	mov	r3, r0
 800076a:	220c      	movs	r2, #12
 800076c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800076e:	f04f 33ff 	mov.w	r3, #4294967295
 8000772:	e009      	b.n	8000788 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000774:	4b08      	ldr	r3, [pc, #32]	@ (8000798 <_sbrk+0x64>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800077a:	4b07      	ldr	r3, [pc, #28]	@ (8000798 <_sbrk+0x64>)
 800077c:	681a      	ldr	r2, [r3, #0]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	4413      	add	r3, r2
 8000782:	4a05      	ldr	r2, [pc, #20]	@ (8000798 <_sbrk+0x64>)
 8000784:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000786:	68fb      	ldr	r3, [r7, #12]
}
 8000788:	4618      	mov	r0, r3
 800078a:	3718      	adds	r7, #24
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20005000 	.word	0x20005000
 8000794:	00000400 	.word	0x00000400
 8000798:	2000015c 	.word	0x2000015c
 800079c:	200002b0 	.word	0x200002b0

080007a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007a4:	bf00      	nop
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bc80      	pop	{r7}
 80007aa:	4770      	bx	lr

080007ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007ac:	f7ff fff8 	bl	80007a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007b0:	480b      	ldr	r0, [pc, #44]	@ (80007e0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80007b2:	490c      	ldr	r1, [pc, #48]	@ (80007e4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80007b4:	4a0c      	ldr	r2, [pc, #48]	@ (80007e8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80007b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007b8:	e002      	b.n	80007c0 <LoopCopyDataInit>

080007ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007be:	3304      	adds	r3, #4

080007c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007c4:	d3f9      	bcc.n	80007ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007c6:	4a09      	ldr	r2, [pc, #36]	@ (80007ec <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007c8:	4c09      	ldr	r4, [pc, #36]	@ (80007f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007cc:	e001      	b.n	80007d2 <LoopFillZerobss>

080007ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007d0:	3204      	adds	r2, #4

080007d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007d4:	d3fb      	bcc.n	80007ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007d6:	f001 ffc5 	bl	8002764 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007da:	f7ff fcb7 	bl	800014c <main>
  bx lr
 80007de:	4770      	bx	lr
  ldr r0, =_sdata
 80007e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007e4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80007e8:	08003298 	.word	0x08003298
  ldr r2, =_sbss
 80007ec:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80007f0:	200002b0 	.word	0x200002b0

080007f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007f4:	e7fe      	b.n	80007f4 <ADC1_2_IRQHandler>
	...

080007f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007fc:	4b08      	ldr	r3, [pc, #32]	@ (8000820 <HAL_Init+0x28>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a07      	ldr	r2, [pc, #28]	@ (8000820 <HAL_Init+0x28>)
 8000802:	f043 0310 	orr.w	r3, r3, #16
 8000806:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000808:	2003      	movs	r0, #3
 800080a:	f000 fc7b 	bl	8001104 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800080e:	200f      	movs	r0, #15
 8000810:	f000 f808 	bl	8000824 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000814:	f7ff fe38 	bl	8000488 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000818:	2300      	movs	r3, #0
}
 800081a:	4618      	mov	r0, r3
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	40022000 	.word	0x40022000

08000824 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800082c:	4b12      	ldr	r3, [pc, #72]	@ (8000878 <HAL_InitTick+0x54>)
 800082e:	681a      	ldr	r2, [r3, #0]
 8000830:	4b12      	ldr	r3, [pc, #72]	@ (800087c <HAL_InitTick+0x58>)
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	4619      	mov	r1, r3
 8000836:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800083a:	fbb3 f3f1 	udiv	r3, r3, r1
 800083e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000842:	4618      	mov	r0, r3
 8000844:	f000 fc85 	bl	8001152 <HAL_SYSTICK_Config>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800084e:	2301      	movs	r3, #1
 8000850:	e00e      	b.n	8000870 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	2b0f      	cmp	r3, #15
 8000856:	d80a      	bhi.n	800086e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000858:	2200      	movs	r2, #0
 800085a:	6879      	ldr	r1, [r7, #4]
 800085c:	f04f 30ff 	mov.w	r0, #4294967295
 8000860:	f000 fc5b 	bl	800111a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000864:	4a06      	ldr	r2, [pc, #24]	@ (8000880 <HAL_InitTick+0x5c>)
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800086a:	2300      	movs	r3, #0
 800086c:	e000      	b.n	8000870 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800086e:	2301      	movs	r3, #1
}
 8000870:	4618      	mov	r0, r3
 8000872:	3708      	adds	r7, #8
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	20000000 	.word	0x20000000
 800087c:	20000008 	.word	0x20000008
 8000880:	20000004 	.word	0x20000004

08000884 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000888:	4b05      	ldr	r3, [pc, #20]	@ (80008a0 <HAL_IncTick+0x1c>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	461a      	mov	r2, r3
 800088e:	4b05      	ldr	r3, [pc, #20]	@ (80008a4 <HAL_IncTick+0x20>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4413      	add	r3, r2
 8000894:	4a03      	ldr	r2, [pc, #12]	@ (80008a4 <HAL_IncTick+0x20>)
 8000896:	6013      	str	r3, [r2, #0]
}
 8000898:	bf00      	nop
 800089a:	46bd      	mov	sp, r7
 800089c:	bc80      	pop	{r7}
 800089e:	4770      	bx	lr
 80008a0:	20000008 	.word	0x20000008
 80008a4:	20000160 	.word	0x20000160

080008a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  return uwTick;
 80008ac:	4b02      	ldr	r3, [pc, #8]	@ (80008b8 <HAL_GetTick+0x10>)
 80008ae:	681b      	ldr	r3, [r3, #0]
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bc80      	pop	{r7}
 80008b6:	4770      	bx	lr
 80008b8:	20000160 	.word	0x20000160

080008bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008c4:	f7ff fff0 	bl	80008a8 <HAL_GetTick>
 80008c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008d4:	d005      	beq.n	80008e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000900 <HAL_Delay+0x44>)
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	461a      	mov	r2, r3
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	4413      	add	r3, r2
 80008e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008e2:	bf00      	nop
 80008e4:	f7ff ffe0 	bl	80008a8 <HAL_GetTick>
 80008e8:	4602      	mov	r2, r0
 80008ea:	68bb      	ldr	r3, [r7, #8]
 80008ec:	1ad3      	subs	r3, r2, r3
 80008ee:	68fa      	ldr	r2, [r7, #12]
 80008f0:	429a      	cmp	r2, r3
 80008f2:	d8f7      	bhi.n	80008e4 <HAL_Delay+0x28>
  {
  }
}
 80008f4:	bf00      	nop
 80008f6:	bf00      	nop
 80008f8:	3710      	adds	r7, #16
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	20000008 	.word	0x20000008

08000904 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b084      	sub	sp, #16
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d101      	bne.n	8000916 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000912:	2301      	movs	r3, #1
 8000914:	e0ed      	b.n	8000af2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	f893 3020 	ldrb.w	r3, [r3, #32]
 800091c:	b2db      	uxtb	r3, r3
 800091e:	2b00      	cmp	r3, #0
 8000920:	d102      	bne.n	8000928 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000922:	6878      	ldr	r0, [r7, #4]
 8000924:	f7ff fde2 	bl	80004ec <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	681a      	ldr	r2, [r3, #0]
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	f042 0201 	orr.w	r2, r2, #1
 8000936:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000938:	f7ff ffb6 	bl	80008a8 <HAL_GetTick>
 800093c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800093e:	e012      	b.n	8000966 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000940:	f7ff ffb2 	bl	80008a8 <HAL_GetTick>
 8000944:	4602      	mov	r2, r0
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	1ad3      	subs	r3, r2, r3
 800094a:	2b0a      	cmp	r3, #10
 800094c:	d90b      	bls.n	8000966 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000952:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	2205      	movs	r2, #5
 800095e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000962:	2301      	movs	r3, #1
 8000964:	e0c5      	b.n	8000af2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	685b      	ldr	r3, [r3, #4]
 800096c:	f003 0301 	and.w	r3, r3, #1
 8000970:	2b00      	cmp	r3, #0
 8000972:	d0e5      	beq.n	8000940 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	681a      	ldr	r2, [r3, #0]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	f022 0202 	bic.w	r2, r2, #2
 8000982:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000984:	f7ff ff90 	bl	80008a8 <HAL_GetTick>
 8000988:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800098a:	e012      	b.n	80009b2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800098c:	f7ff ff8c 	bl	80008a8 <HAL_GetTick>
 8000990:	4602      	mov	r2, r0
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	1ad3      	subs	r3, r2, r3
 8000996:	2b0a      	cmp	r3, #10
 8000998:	d90b      	bls.n	80009b2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800099e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	2205      	movs	r2, #5
 80009aa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80009ae:	2301      	movs	r3, #1
 80009b0:	e09f      	b.n	8000af2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	685b      	ldr	r3, [r3, #4]
 80009b8:	f003 0302 	and.w	r3, r3, #2
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d1e5      	bne.n	800098c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	7e1b      	ldrb	r3, [r3, #24]
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d108      	bne.n	80009da <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80009d6:	601a      	str	r2, [r3, #0]
 80009d8:	e007      	b.n	80009ea <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	681a      	ldr	r2, [r3, #0]
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80009e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	7e5b      	ldrb	r3, [r3, #25]
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d108      	bne.n	8000a04 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000a00:	601a      	str	r2, [r3, #0]
 8000a02:	e007      	b.n	8000a14 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000a12:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	7e9b      	ldrb	r3, [r3, #26]
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d108      	bne.n	8000a2e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	681a      	ldr	r2, [r3, #0]
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	f042 0220 	orr.w	r2, r2, #32
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	e007      	b.n	8000a3e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	681a      	ldr	r2, [r3, #0]
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	f022 0220 	bic.w	r2, r2, #32
 8000a3c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	7edb      	ldrb	r3, [r3, #27]
 8000a42:	2b01      	cmp	r3, #1
 8000a44:	d108      	bne.n	8000a58 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	681a      	ldr	r2, [r3, #0]
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	f022 0210 	bic.w	r2, r2, #16
 8000a54:	601a      	str	r2, [r3, #0]
 8000a56:	e007      	b.n	8000a68 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	681a      	ldr	r2, [r3, #0]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	f042 0210 	orr.w	r2, r2, #16
 8000a66:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	7f1b      	ldrb	r3, [r3, #28]
 8000a6c:	2b01      	cmp	r3, #1
 8000a6e:	d108      	bne.n	8000a82 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	681a      	ldr	r2, [r3, #0]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f042 0208 	orr.w	r2, r2, #8
 8000a7e:	601a      	str	r2, [r3, #0]
 8000a80:	e007      	b.n	8000a92 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	681a      	ldr	r2, [r3, #0]
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	f022 0208 	bic.w	r2, r2, #8
 8000a90:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	7f5b      	ldrb	r3, [r3, #29]
 8000a96:	2b01      	cmp	r3, #1
 8000a98:	d108      	bne.n	8000aac <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	681a      	ldr	r2, [r3, #0]
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	f042 0204 	orr.w	r2, r2, #4
 8000aa8:	601a      	str	r2, [r3, #0]
 8000aaa:	e007      	b.n	8000abc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	681a      	ldr	r2, [r3, #0]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	f022 0204 	bic.w	r2, r2, #4
 8000aba:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	689a      	ldr	r2, [r3, #8]
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	68db      	ldr	r3, [r3, #12]
 8000ac4:	431a      	orrs	r2, r3
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	691b      	ldr	r3, [r3, #16]
 8000aca:	431a      	orrs	r2, r3
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	695b      	ldr	r3, [r3, #20]
 8000ad0:	ea42 0103 	orr.w	r1, r2, r3
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	1e5a      	subs	r2, r3, #1
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	430a      	orrs	r2, r1
 8000ae0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2201      	movs	r2, #1
 8000aec:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000af0:	2300      	movs	r3, #0
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3710      	adds	r7, #16
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}

08000afa <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000afa:	b480      	push	{r7}
 8000afc:	b087      	sub	sp, #28
 8000afe:	af00      	add	r7, sp, #0
 8000b00:	6078      	str	r0, [r7, #4]
 8000b02:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b10:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000b12:	7cfb      	ldrb	r3, [r7, #19]
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d003      	beq.n	8000b20 <HAL_CAN_ConfigFilter+0x26>
 8000b18:	7cfb      	ldrb	r3, [r7, #19]
 8000b1a:	2b02      	cmp	r3, #2
 8000b1c:	f040 80aa 	bne.w	8000c74 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000b26:	f043 0201 	orr.w	r2, r3, #1
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	695b      	ldr	r3, [r3, #20]
 8000b34:	f003 031f 	and.w	r3, r3, #31
 8000b38:	2201      	movs	r2, #1
 8000b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	43db      	mvns	r3, r3
 8000b4a:	401a      	ands	r2, r3
 8000b4c:	697b      	ldr	r3, [r7, #20]
 8000b4e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	69db      	ldr	r3, [r3, #28]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d123      	bne.n	8000ba2 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	43db      	mvns	r3, r3
 8000b64:	401a      	ands	r2, r3
 8000b66:	697b      	ldr	r3, [r7, #20]
 8000b68:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	68db      	ldr	r3, [r3, #12]
 8000b70:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000b78:	683a      	ldr	r2, [r7, #0]
 8000b7a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000b7c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000b7e:	697b      	ldr	r3, [r7, #20]
 8000b80:	3248      	adds	r2, #72	@ 0x48
 8000b82:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	689b      	ldr	r3, [r3, #8]
 8000b8a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b96:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b98:	6979      	ldr	r1, [r7, #20]
 8000b9a:	3348      	adds	r3, #72	@ 0x48
 8000b9c:	00db      	lsls	r3, r3, #3
 8000b9e:	440b      	add	r3, r1
 8000ba0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	69db      	ldr	r3, [r3, #28]
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	d122      	bne.n	8000bf0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	431a      	orrs	r2, r3
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000bc6:	683a      	ldr	r2, [r7, #0]
 8000bc8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000bca:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	3248      	adds	r2, #72	@ 0x48
 8000bd0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	689b      	ldr	r3, [r3, #8]
 8000bd8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	68db      	ldr	r3, [r3, #12]
 8000bde:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000be4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000be6:	6979      	ldr	r1, [r7, #20]
 8000be8:	3348      	adds	r3, #72	@ 0x48
 8000bea:	00db      	lsls	r3, r3, #3
 8000bec:	440b      	add	r3, r1
 8000bee:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	699b      	ldr	r3, [r3, #24]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d109      	bne.n	8000c0c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	43db      	mvns	r3, r3
 8000c02:	401a      	ands	r2, r3
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000c0a:	e007      	b.n	8000c1c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	431a      	orrs	r2, r3
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	691b      	ldr	r3, [r3, #16]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d109      	bne.n	8000c38 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	43db      	mvns	r3, r3
 8000c2e:	401a      	ands	r2, r3
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000c36:	e007      	b.n	8000c48 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	431a      	orrs	r2, r3
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	6a1b      	ldr	r3, [r3, #32]
 8000c4c:	2b01      	cmp	r3, #1
 8000c4e:	d107      	bne.n	8000c60 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	431a      	orrs	r2, r3
 8000c5a:	697b      	ldr	r3, [r7, #20]
 8000c5c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000c66:	f023 0201 	bic.w	r2, r3, #1
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000c70:	2300      	movs	r3, #0
 8000c72:	e006      	b.n	8000c82 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c78:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000c80:	2301      	movs	r3, #1
  }
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	371c      	adds	r7, #28
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bc80      	pop	{r7}
 8000c8a:	4770      	bx	lr

08000c8c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d12e      	bne.n	8000cfe <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2202      	movs	r2, #2
 8000ca4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f022 0201 	bic.w	r2, r2, #1
 8000cb6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000cb8:	f7ff fdf6 	bl	80008a8 <HAL_GetTick>
 8000cbc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000cbe:	e012      	b.n	8000ce6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000cc0:	f7ff fdf2 	bl	80008a8 <HAL_GetTick>
 8000cc4:	4602      	mov	r2, r0
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	2b0a      	cmp	r3, #10
 8000ccc:	d90b      	bls.n	8000ce6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cd2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2205      	movs	r2, #5
 8000cde:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	e012      	b.n	8000d0c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	f003 0301 	and.w	r3, r3, #1
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d1e5      	bne.n	8000cc0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	e006      	b.n	8000d0c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d02:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000d0a:	2301      	movs	r3, #1
  }
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	3710      	adds	r7, #16
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000d14:	b480      	push	{r7}
 8000d16:	b087      	sub	sp, #28
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	60f8      	str	r0, [r7, #12]
 8000d1c:	60b9      	str	r1, [r7, #8]
 8000d1e:	607a      	str	r2, [r7, #4]
 8000d20:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d28:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000d2a:	7dfb      	ldrb	r3, [r7, #23]
 8000d2c:	2b01      	cmp	r3, #1
 8000d2e:	d003      	beq.n	8000d38 <HAL_CAN_GetRxMessage+0x24>
 8000d30:	7dfb      	ldrb	r3, [r7, #23]
 8000d32:	2b02      	cmp	r3, #2
 8000d34:	f040 8103 	bne.w	8000f3e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d10e      	bne.n	8000d5c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	68db      	ldr	r3, [r3, #12]
 8000d44:	f003 0303 	and.w	r3, r3, #3
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d116      	bne.n	8000d7a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d50:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	e0f7      	b.n	8000f4c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	691b      	ldr	r3, [r3, #16]
 8000d62:	f003 0303 	and.w	r3, r3, #3
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d107      	bne.n	8000d7a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d6e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
 8000d78:	e0e8      	b.n	8000f4c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	68bb      	ldr	r3, [r7, #8]
 8000d80:	331b      	adds	r3, #27
 8000d82:	011b      	lsls	r3, r3, #4
 8000d84:	4413      	add	r3, r2
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f003 0204 	and.w	r2, r3, #4
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	689b      	ldr	r3, [r3, #8]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d10c      	bne.n	8000db2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	331b      	adds	r3, #27
 8000da0:	011b      	lsls	r3, r3, #4
 8000da2:	4413      	add	r3, r2
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	0d5b      	lsrs	r3, r3, #21
 8000da8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	e00b      	b.n	8000dca <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	681a      	ldr	r2, [r3, #0]
 8000db6:	68bb      	ldr	r3, [r7, #8]
 8000db8:	331b      	adds	r3, #27
 8000dba:	011b      	lsls	r3, r3, #4
 8000dbc:	4413      	add	r3, r2
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	08db      	lsrs	r3, r3, #3
 8000dc2:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	68bb      	ldr	r3, [r7, #8]
 8000dd0:	331b      	adds	r3, #27
 8000dd2:	011b      	lsls	r3, r3, #4
 8000dd4:	4413      	add	r3, r2
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	f003 0202 	and.w	r2, r3, #2
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	331b      	adds	r3, #27
 8000de8:	011b      	lsls	r3, r3, #4
 8000dea:	4413      	add	r3, r2
 8000dec:	3304      	adds	r3, #4
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f003 0308 	and.w	r3, r3, #8
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d003      	beq.n	8000e00 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2208      	movs	r2, #8
 8000dfc:	611a      	str	r2, [r3, #16]
 8000dfe:	e00b      	b.n	8000e18 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	331b      	adds	r3, #27
 8000e08:	011b      	lsls	r3, r3, #4
 8000e0a:	4413      	add	r3, r2
 8000e0c:	3304      	adds	r3, #4
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f003 020f 	and.w	r2, r3, #15
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	331b      	adds	r3, #27
 8000e20:	011b      	lsls	r3, r3, #4
 8000e22:	4413      	add	r3, r2
 8000e24:	3304      	adds	r3, #4
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	0a1b      	lsrs	r3, r3, #8
 8000e2a:	b2da      	uxtb	r2, r3
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	331b      	adds	r3, #27
 8000e38:	011b      	lsls	r3, r3, #4
 8000e3a:	4413      	add	r3, r2
 8000e3c:	3304      	adds	r3, #4
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	0c1b      	lsrs	r3, r3, #16
 8000e42:	b29a      	uxth	r2, r3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	011b      	lsls	r3, r3, #4
 8000e50:	4413      	add	r3, r2
 8000e52:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	b2da      	uxtb	r2, r3
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	011b      	lsls	r3, r3, #4
 8000e66:	4413      	add	r3, r2
 8000e68:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	0a1a      	lsrs	r2, r3, #8
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	3301      	adds	r3, #1
 8000e74:	b2d2      	uxtb	r2, r2
 8000e76:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	011b      	lsls	r3, r3, #4
 8000e80:	4413      	add	r3, r2
 8000e82:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	0c1a      	lsrs	r2, r3, #16
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	3302      	adds	r3, #2
 8000e8e:	b2d2      	uxtb	r2, r2
 8000e90:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	011b      	lsls	r3, r3, #4
 8000e9a:	4413      	add	r3, r2
 8000e9c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	0e1a      	lsrs	r2, r3, #24
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	3303      	adds	r3, #3
 8000ea8:	b2d2      	uxtb	r2, r2
 8000eaa:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	68bb      	ldr	r3, [r7, #8]
 8000eb2:	011b      	lsls	r3, r3, #4
 8000eb4:	4413      	add	r3, r2
 8000eb6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	3304      	adds	r3, #4
 8000ec0:	b2d2      	uxtb	r2, r2
 8000ec2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	011b      	lsls	r3, r3, #4
 8000ecc:	4413      	add	r3, r2
 8000ece:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	0a1a      	lsrs	r2, r3, #8
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	3305      	adds	r3, #5
 8000eda:	b2d2      	uxtb	r2, r2
 8000edc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	68bb      	ldr	r3, [r7, #8]
 8000ee4:	011b      	lsls	r3, r3, #4
 8000ee6:	4413      	add	r3, r2
 8000ee8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	0c1a      	lsrs	r2, r3, #16
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	3306      	adds	r3, #6
 8000ef4:	b2d2      	uxtb	r2, r2
 8000ef6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	011b      	lsls	r3, r3, #4
 8000f00:	4413      	add	r3, r2
 8000f02:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	0e1a      	lsrs	r2, r3, #24
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	3307      	adds	r3, #7
 8000f0e:	b2d2      	uxtb	r2, r2
 8000f10:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d108      	bne.n	8000f2a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	68da      	ldr	r2, [r3, #12]
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f042 0220 	orr.w	r2, r2, #32
 8000f26:	60da      	str	r2, [r3, #12]
 8000f28:	e007      	b.n	8000f3a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	691a      	ldr	r2, [r3, #16]
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f042 0220 	orr.w	r2, r2, #32
 8000f38:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	e006      	b.n	8000f4c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f42:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000f4a:	2301      	movs	r3, #1
  }
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	371c      	adds	r7, #28
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bc80      	pop	{r7}
 8000f54:	4770      	bx	lr

08000f56 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8000f56:	b480      	push	{r7}
 8000f58:	b085      	sub	sp, #20
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
 8000f5e:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8000f60:	2300      	movs	r3, #0
 8000f62:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f6a:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f6c:	7afb      	ldrb	r3, [r7, #11]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d002      	beq.n	8000f78 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8000f72:	7afb      	ldrb	r3, [r7, #11]
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	d10f      	bne.n	8000f98 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d106      	bne.n	8000f8c <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	68db      	ldr	r3, [r3, #12]
 8000f84:	f003 0303 	and.w	r3, r3, #3
 8000f88:	60fb      	str	r3, [r7, #12]
 8000f8a:	e005      	b.n	8000f98 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	691b      	ldr	r3, [r3, #16]
 8000f92:	f003 0303 	and.w	r3, r3, #3
 8000f96:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8000f98:	68fb      	ldr	r3, [r7, #12]
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bc80      	pop	{r7}
 8000fa2:	4770      	bx	lr

08000fa4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	f003 0307 	and.w	r3, r3, #7
 8000fb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb6:	68db      	ldr	r3, [r3, #12]
 8000fb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fba:	68ba      	ldr	r2, [r7, #8]
 8000fbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fcc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fd6:	4a04      	ldr	r2, [pc, #16]	@ (8000fe8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	60d3      	str	r3, [r2, #12]
}
 8000fdc:	bf00      	nop
 8000fde:	3714      	adds	r7, #20
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bc80      	pop	{r7}
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	e000ed00 	.word	0xe000ed00

08000fec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ff0:	4b04      	ldr	r3, [pc, #16]	@ (8001004 <__NVIC_GetPriorityGrouping+0x18>)
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	0a1b      	lsrs	r3, r3, #8
 8000ff6:	f003 0307 	and.w	r3, r3, #7
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bc80      	pop	{r7}
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	6039      	str	r1, [r7, #0]
 8001012:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001018:	2b00      	cmp	r3, #0
 800101a:	db0a      	blt.n	8001032 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	b2da      	uxtb	r2, r3
 8001020:	490c      	ldr	r1, [pc, #48]	@ (8001054 <__NVIC_SetPriority+0x4c>)
 8001022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001026:	0112      	lsls	r2, r2, #4
 8001028:	b2d2      	uxtb	r2, r2
 800102a:	440b      	add	r3, r1
 800102c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001030:	e00a      	b.n	8001048 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	b2da      	uxtb	r2, r3
 8001036:	4908      	ldr	r1, [pc, #32]	@ (8001058 <__NVIC_SetPriority+0x50>)
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	f003 030f 	and.w	r3, r3, #15
 800103e:	3b04      	subs	r3, #4
 8001040:	0112      	lsls	r2, r2, #4
 8001042:	b2d2      	uxtb	r2, r2
 8001044:	440b      	add	r3, r1
 8001046:	761a      	strb	r2, [r3, #24]
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	bc80      	pop	{r7}
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	e000e100 	.word	0xe000e100
 8001058:	e000ed00 	.word	0xe000ed00

0800105c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800105c:	b480      	push	{r7}
 800105e:	b089      	sub	sp, #36	@ 0x24
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	f003 0307 	and.w	r3, r3, #7
 800106e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001070:	69fb      	ldr	r3, [r7, #28]
 8001072:	f1c3 0307 	rsb	r3, r3, #7
 8001076:	2b04      	cmp	r3, #4
 8001078:	bf28      	it	cs
 800107a:	2304      	movcs	r3, #4
 800107c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	3304      	adds	r3, #4
 8001082:	2b06      	cmp	r3, #6
 8001084:	d902      	bls.n	800108c <NVIC_EncodePriority+0x30>
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	3b03      	subs	r3, #3
 800108a:	e000      	b.n	800108e <NVIC_EncodePriority+0x32>
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001090:	f04f 32ff 	mov.w	r2, #4294967295
 8001094:	69bb      	ldr	r3, [r7, #24]
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	43da      	mvns	r2, r3
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	401a      	ands	r2, r3
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010a4:	f04f 31ff 	mov.w	r1, #4294967295
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	fa01 f303 	lsl.w	r3, r1, r3
 80010ae:	43d9      	mvns	r1, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b4:	4313      	orrs	r3, r2
         );
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3724      	adds	r7, #36	@ 0x24
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bc80      	pop	{r7}
 80010be:	4770      	bx	lr

080010c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	3b01      	subs	r3, #1
 80010cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010d0:	d301      	bcc.n	80010d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010d2:	2301      	movs	r3, #1
 80010d4:	e00f      	b.n	80010f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001100 <SysTick_Config+0x40>)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	3b01      	subs	r3, #1
 80010dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010de:	210f      	movs	r1, #15
 80010e0:	f04f 30ff 	mov.w	r0, #4294967295
 80010e4:	f7ff ff90 	bl	8001008 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010e8:	4b05      	ldr	r3, [pc, #20]	@ (8001100 <SysTick_Config+0x40>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ee:	4b04      	ldr	r3, [pc, #16]	@ (8001100 <SysTick_Config+0x40>)
 80010f0:	2207      	movs	r2, #7
 80010f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010f4:	2300      	movs	r3, #0
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	e000e010 	.word	0xe000e010

08001104 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff ff49 	bl	8000fa4 <__NVIC_SetPriorityGrouping>
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800111a:	b580      	push	{r7, lr}
 800111c:	b086      	sub	sp, #24
 800111e:	af00      	add	r7, sp, #0
 8001120:	4603      	mov	r3, r0
 8001122:	60b9      	str	r1, [r7, #8]
 8001124:	607a      	str	r2, [r7, #4]
 8001126:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001128:	2300      	movs	r3, #0
 800112a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800112c:	f7ff ff5e 	bl	8000fec <__NVIC_GetPriorityGrouping>
 8001130:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	68b9      	ldr	r1, [r7, #8]
 8001136:	6978      	ldr	r0, [r7, #20]
 8001138:	f7ff ff90 	bl	800105c <NVIC_EncodePriority>
 800113c:	4602      	mov	r2, r0
 800113e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001142:	4611      	mov	r1, r2
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff ff5f 	bl	8001008 <__NVIC_SetPriority>
}
 800114a:	bf00      	nop
 800114c:	3718      	adds	r7, #24
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}

08001152 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001152:	b580      	push	{r7, lr}
 8001154:	b082      	sub	sp, #8
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f7ff ffb0 	bl	80010c0 <SysTick_Config>
 8001160:	4603      	mov	r3, r0
}
 8001162:	4618      	mov	r0, r3
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
	...

0800116c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800116c:	b480      	push	{r7}
 800116e:	b08b      	sub	sp, #44	@ 0x2c
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001176:	2300      	movs	r3, #0
 8001178:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800117a:	2300      	movs	r3, #0
 800117c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800117e:	e169      	b.n	8001454 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001180:	2201      	movs	r2, #1
 8001182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001184:	fa02 f303 	lsl.w	r3, r2, r3
 8001188:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	69fa      	ldr	r2, [r7, #28]
 8001190:	4013      	ands	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	69fb      	ldr	r3, [r7, #28]
 8001198:	429a      	cmp	r2, r3
 800119a:	f040 8158 	bne.w	800144e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	4a9a      	ldr	r2, [pc, #616]	@ (800140c <HAL_GPIO_Init+0x2a0>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d05e      	beq.n	8001266 <HAL_GPIO_Init+0xfa>
 80011a8:	4a98      	ldr	r2, [pc, #608]	@ (800140c <HAL_GPIO_Init+0x2a0>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d875      	bhi.n	800129a <HAL_GPIO_Init+0x12e>
 80011ae:	4a98      	ldr	r2, [pc, #608]	@ (8001410 <HAL_GPIO_Init+0x2a4>)
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d058      	beq.n	8001266 <HAL_GPIO_Init+0xfa>
 80011b4:	4a96      	ldr	r2, [pc, #600]	@ (8001410 <HAL_GPIO_Init+0x2a4>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d86f      	bhi.n	800129a <HAL_GPIO_Init+0x12e>
 80011ba:	4a96      	ldr	r2, [pc, #600]	@ (8001414 <HAL_GPIO_Init+0x2a8>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d052      	beq.n	8001266 <HAL_GPIO_Init+0xfa>
 80011c0:	4a94      	ldr	r2, [pc, #592]	@ (8001414 <HAL_GPIO_Init+0x2a8>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d869      	bhi.n	800129a <HAL_GPIO_Init+0x12e>
 80011c6:	4a94      	ldr	r2, [pc, #592]	@ (8001418 <HAL_GPIO_Init+0x2ac>)
 80011c8:	4293      	cmp	r3, r2
 80011ca:	d04c      	beq.n	8001266 <HAL_GPIO_Init+0xfa>
 80011cc:	4a92      	ldr	r2, [pc, #584]	@ (8001418 <HAL_GPIO_Init+0x2ac>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d863      	bhi.n	800129a <HAL_GPIO_Init+0x12e>
 80011d2:	4a92      	ldr	r2, [pc, #584]	@ (800141c <HAL_GPIO_Init+0x2b0>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d046      	beq.n	8001266 <HAL_GPIO_Init+0xfa>
 80011d8:	4a90      	ldr	r2, [pc, #576]	@ (800141c <HAL_GPIO_Init+0x2b0>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d85d      	bhi.n	800129a <HAL_GPIO_Init+0x12e>
 80011de:	2b12      	cmp	r3, #18
 80011e0:	d82a      	bhi.n	8001238 <HAL_GPIO_Init+0xcc>
 80011e2:	2b12      	cmp	r3, #18
 80011e4:	d859      	bhi.n	800129a <HAL_GPIO_Init+0x12e>
 80011e6:	a201      	add	r2, pc, #4	@ (adr r2, 80011ec <HAL_GPIO_Init+0x80>)
 80011e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ec:	08001267 	.word	0x08001267
 80011f0:	08001241 	.word	0x08001241
 80011f4:	08001253 	.word	0x08001253
 80011f8:	08001295 	.word	0x08001295
 80011fc:	0800129b 	.word	0x0800129b
 8001200:	0800129b 	.word	0x0800129b
 8001204:	0800129b 	.word	0x0800129b
 8001208:	0800129b 	.word	0x0800129b
 800120c:	0800129b 	.word	0x0800129b
 8001210:	0800129b 	.word	0x0800129b
 8001214:	0800129b 	.word	0x0800129b
 8001218:	0800129b 	.word	0x0800129b
 800121c:	0800129b 	.word	0x0800129b
 8001220:	0800129b 	.word	0x0800129b
 8001224:	0800129b 	.word	0x0800129b
 8001228:	0800129b 	.word	0x0800129b
 800122c:	0800129b 	.word	0x0800129b
 8001230:	08001249 	.word	0x08001249
 8001234:	0800125d 	.word	0x0800125d
 8001238:	4a79      	ldr	r2, [pc, #484]	@ (8001420 <HAL_GPIO_Init+0x2b4>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d013      	beq.n	8001266 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800123e:	e02c      	b.n	800129a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	623b      	str	r3, [r7, #32]
          break;
 8001246:	e029      	b.n	800129c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	68db      	ldr	r3, [r3, #12]
 800124c:	3304      	adds	r3, #4
 800124e:	623b      	str	r3, [r7, #32]
          break;
 8001250:	e024      	b.n	800129c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	68db      	ldr	r3, [r3, #12]
 8001256:	3308      	adds	r3, #8
 8001258:	623b      	str	r3, [r7, #32]
          break;
 800125a:	e01f      	b.n	800129c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	330c      	adds	r3, #12
 8001262:	623b      	str	r3, [r7, #32]
          break;
 8001264:	e01a      	b.n	800129c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d102      	bne.n	8001274 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800126e:	2304      	movs	r3, #4
 8001270:	623b      	str	r3, [r7, #32]
          break;
 8001272:	e013      	b.n	800129c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	2b01      	cmp	r3, #1
 800127a:	d105      	bne.n	8001288 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800127c:	2308      	movs	r3, #8
 800127e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	69fa      	ldr	r2, [r7, #28]
 8001284:	611a      	str	r2, [r3, #16]
          break;
 8001286:	e009      	b.n	800129c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001288:	2308      	movs	r3, #8
 800128a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	69fa      	ldr	r2, [r7, #28]
 8001290:	615a      	str	r2, [r3, #20]
          break;
 8001292:	e003      	b.n	800129c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001294:	2300      	movs	r3, #0
 8001296:	623b      	str	r3, [r7, #32]
          break;
 8001298:	e000      	b.n	800129c <HAL_GPIO_Init+0x130>
          break;
 800129a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800129c:	69bb      	ldr	r3, [r7, #24]
 800129e:	2bff      	cmp	r3, #255	@ 0xff
 80012a0:	d801      	bhi.n	80012a6 <HAL_GPIO_Init+0x13a>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	e001      	b.n	80012aa <HAL_GPIO_Init+0x13e>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	3304      	adds	r3, #4
 80012aa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	2bff      	cmp	r3, #255	@ 0xff
 80012b0:	d802      	bhi.n	80012b8 <HAL_GPIO_Init+0x14c>
 80012b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	e002      	b.n	80012be <HAL_GPIO_Init+0x152>
 80012b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ba:	3b08      	subs	r3, #8
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	210f      	movs	r1, #15
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	fa01 f303 	lsl.w	r3, r1, r3
 80012cc:	43db      	mvns	r3, r3
 80012ce:	401a      	ands	r2, r3
 80012d0:	6a39      	ldr	r1, [r7, #32]
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	fa01 f303 	lsl.w	r3, r1, r3
 80012d8:	431a      	orrs	r2, r3
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	f000 80b1 	beq.w	800144e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80012ec:	4b4d      	ldr	r3, [pc, #308]	@ (8001424 <HAL_GPIO_Init+0x2b8>)
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	4a4c      	ldr	r2, [pc, #304]	@ (8001424 <HAL_GPIO_Init+0x2b8>)
 80012f2:	f043 0301 	orr.w	r3, r3, #1
 80012f6:	6193      	str	r3, [r2, #24]
 80012f8:	4b4a      	ldr	r3, [pc, #296]	@ (8001424 <HAL_GPIO_Init+0x2b8>)
 80012fa:	699b      	ldr	r3, [r3, #24]
 80012fc:	f003 0301 	and.w	r3, r3, #1
 8001300:	60bb      	str	r3, [r7, #8]
 8001302:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001304:	4a48      	ldr	r2, [pc, #288]	@ (8001428 <HAL_GPIO_Init+0x2bc>)
 8001306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001308:	089b      	lsrs	r3, r3, #2
 800130a:	3302      	adds	r3, #2
 800130c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001310:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001314:	f003 0303 	and.w	r3, r3, #3
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	220f      	movs	r2, #15
 800131c:	fa02 f303 	lsl.w	r3, r2, r3
 8001320:	43db      	mvns	r3, r3
 8001322:	68fa      	ldr	r2, [r7, #12]
 8001324:	4013      	ands	r3, r2
 8001326:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	4a40      	ldr	r2, [pc, #256]	@ (800142c <HAL_GPIO_Init+0x2c0>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d013      	beq.n	8001358 <HAL_GPIO_Init+0x1ec>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	4a3f      	ldr	r2, [pc, #252]	@ (8001430 <HAL_GPIO_Init+0x2c4>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d00d      	beq.n	8001354 <HAL_GPIO_Init+0x1e8>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4a3e      	ldr	r2, [pc, #248]	@ (8001434 <HAL_GPIO_Init+0x2c8>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d007      	beq.n	8001350 <HAL_GPIO_Init+0x1e4>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	4a3d      	ldr	r2, [pc, #244]	@ (8001438 <HAL_GPIO_Init+0x2cc>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d101      	bne.n	800134c <HAL_GPIO_Init+0x1e0>
 8001348:	2303      	movs	r3, #3
 800134a:	e006      	b.n	800135a <HAL_GPIO_Init+0x1ee>
 800134c:	2304      	movs	r3, #4
 800134e:	e004      	b.n	800135a <HAL_GPIO_Init+0x1ee>
 8001350:	2302      	movs	r3, #2
 8001352:	e002      	b.n	800135a <HAL_GPIO_Init+0x1ee>
 8001354:	2301      	movs	r3, #1
 8001356:	e000      	b.n	800135a <HAL_GPIO_Init+0x1ee>
 8001358:	2300      	movs	r3, #0
 800135a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800135c:	f002 0203 	and.w	r2, r2, #3
 8001360:	0092      	lsls	r2, r2, #2
 8001362:	4093      	lsls	r3, r2
 8001364:	68fa      	ldr	r2, [r7, #12]
 8001366:	4313      	orrs	r3, r2
 8001368:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800136a:	492f      	ldr	r1, [pc, #188]	@ (8001428 <HAL_GPIO_Init+0x2bc>)
 800136c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800136e:	089b      	lsrs	r3, r3, #2
 8001370:	3302      	adds	r3, #2
 8001372:	68fa      	ldr	r2, [r7, #12]
 8001374:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001380:	2b00      	cmp	r3, #0
 8001382:	d006      	beq.n	8001392 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001384:	4b2d      	ldr	r3, [pc, #180]	@ (800143c <HAL_GPIO_Init+0x2d0>)
 8001386:	689a      	ldr	r2, [r3, #8]
 8001388:	492c      	ldr	r1, [pc, #176]	@ (800143c <HAL_GPIO_Init+0x2d0>)
 800138a:	69bb      	ldr	r3, [r7, #24]
 800138c:	4313      	orrs	r3, r2
 800138e:	608b      	str	r3, [r1, #8]
 8001390:	e006      	b.n	80013a0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001392:	4b2a      	ldr	r3, [pc, #168]	@ (800143c <HAL_GPIO_Init+0x2d0>)
 8001394:	689a      	ldr	r2, [r3, #8]
 8001396:	69bb      	ldr	r3, [r7, #24]
 8001398:	43db      	mvns	r3, r3
 800139a:	4928      	ldr	r1, [pc, #160]	@ (800143c <HAL_GPIO_Init+0x2d0>)
 800139c:	4013      	ands	r3, r2
 800139e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d006      	beq.n	80013ba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80013ac:	4b23      	ldr	r3, [pc, #140]	@ (800143c <HAL_GPIO_Init+0x2d0>)
 80013ae:	68da      	ldr	r2, [r3, #12]
 80013b0:	4922      	ldr	r1, [pc, #136]	@ (800143c <HAL_GPIO_Init+0x2d0>)
 80013b2:	69bb      	ldr	r3, [r7, #24]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	60cb      	str	r3, [r1, #12]
 80013b8:	e006      	b.n	80013c8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80013ba:	4b20      	ldr	r3, [pc, #128]	@ (800143c <HAL_GPIO_Init+0x2d0>)
 80013bc:	68da      	ldr	r2, [r3, #12]
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	43db      	mvns	r3, r3
 80013c2:	491e      	ldr	r1, [pc, #120]	@ (800143c <HAL_GPIO_Init+0x2d0>)
 80013c4:	4013      	ands	r3, r2
 80013c6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d006      	beq.n	80013e2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80013d4:	4b19      	ldr	r3, [pc, #100]	@ (800143c <HAL_GPIO_Init+0x2d0>)
 80013d6:	685a      	ldr	r2, [r3, #4]
 80013d8:	4918      	ldr	r1, [pc, #96]	@ (800143c <HAL_GPIO_Init+0x2d0>)
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	4313      	orrs	r3, r2
 80013de:	604b      	str	r3, [r1, #4]
 80013e0:	e006      	b.n	80013f0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80013e2:	4b16      	ldr	r3, [pc, #88]	@ (800143c <HAL_GPIO_Init+0x2d0>)
 80013e4:	685a      	ldr	r2, [r3, #4]
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	43db      	mvns	r3, r3
 80013ea:	4914      	ldr	r1, [pc, #80]	@ (800143c <HAL_GPIO_Init+0x2d0>)
 80013ec:	4013      	ands	r3, r2
 80013ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d021      	beq.n	8001440 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80013fc:	4b0f      	ldr	r3, [pc, #60]	@ (800143c <HAL_GPIO_Init+0x2d0>)
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	490e      	ldr	r1, [pc, #56]	@ (800143c <HAL_GPIO_Init+0x2d0>)
 8001402:	69bb      	ldr	r3, [r7, #24]
 8001404:	4313      	orrs	r3, r2
 8001406:	600b      	str	r3, [r1, #0]
 8001408:	e021      	b.n	800144e <HAL_GPIO_Init+0x2e2>
 800140a:	bf00      	nop
 800140c:	10320000 	.word	0x10320000
 8001410:	10310000 	.word	0x10310000
 8001414:	10220000 	.word	0x10220000
 8001418:	10210000 	.word	0x10210000
 800141c:	10120000 	.word	0x10120000
 8001420:	10110000 	.word	0x10110000
 8001424:	40021000 	.word	0x40021000
 8001428:	40010000 	.word	0x40010000
 800142c:	40010800 	.word	0x40010800
 8001430:	40010c00 	.word	0x40010c00
 8001434:	40011000 	.word	0x40011000
 8001438:	40011400 	.word	0x40011400
 800143c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001440:	4b0b      	ldr	r3, [pc, #44]	@ (8001470 <HAL_GPIO_Init+0x304>)
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	69bb      	ldr	r3, [r7, #24]
 8001446:	43db      	mvns	r3, r3
 8001448:	4909      	ldr	r1, [pc, #36]	@ (8001470 <HAL_GPIO_Init+0x304>)
 800144a:	4013      	ands	r3, r2
 800144c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800144e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001450:	3301      	adds	r3, #1
 8001452:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800145a:	fa22 f303 	lsr.w	r3, r2, r3
 800145e:	2b00      	cmp	r3, #0
 8001460:	f47f ae8e 	bne.w	8001180 <HAL_GPIO_Init+0x14>
  }
}
 8001464:	bf00      	nop
 8001466:	bf00      	nop
 8001468:	372c      	adds	r7, #44	@ 0x2c
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr
 8001470:	40010400 	.word	0x40010400

08001474 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	460b      	mov	r3, r1
 800147e:	807b      	strh	r3, [r7, #2]
 8001480:	4613      	mov	r3, r2
 8001482:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001484:	787b      	ldrb	r3, [r7, #1]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d003      	beq.n	8001492 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800148a:	887a      	ldrh	r2, [r7, #2]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001490:	e003      	b.n	800149a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001492:	887b      	ldrh	r3, [r7, #2]
 8001494:	041a      	lsls	r2, r3, #16
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	611a      	str	r2, [r3, #16]
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	bc80      	pop	{r7}
 80014a2:	4770      	bx	lr

080014a4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	460b      	mov	r3, r1
 80014ae:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80014b6:	887a      	ldrh	r2, [r7, #2]
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	4013      	ands	r3, r2
 80014bc:	041a      	lsls	r2, r3, #16
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	43d9      	mvns	r1, r3
 80014c2:	887b      	ldrh	r3, [r7, #2]
 80014c4:	400b      	ands	r3, r1
 80014c6:	431a      	orrs	r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	611a      	str	r2, [r3, #16]
}
 80014cc:	bf00      	nop
 80014ce:	3714      	adds	r7, #20
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bc80      	pop	{r7}
 80014d4:	4770      	bx	lr
	...

080014d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b086      	sub	sp, #24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d101      	bne.n	80014ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014e6:	2301      	movs	r3, #1
 80014e8:	e272      	b.n	80019d0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	f000 8087 	beq.w	8001606 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80014f8:	4b92      	ldr	r3, [pc, #584]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	f003 030c 	and.w	r3, r3, #12
 8001500:	2b04      	cmp	r3, #4
 8001502:	d00c      	beq.n	800151e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001504:	4b8f      	ldr	r3, [pc, #572]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f003 030c 	and.w	r3, r3, #12
 800150c:	2b08      	cmp	r3, #8
 800150e:	d112      	bne.n	8001536 <HAL_RCC_OscConfig+0x5e>
 8001510:	4b8c      	ldr	r3, [pc, #560]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001518:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800151c:	d10b      	bne.n	8001536 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800151e:	4b89      	ldr	r3, [pc, #548]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001526:	2b00      	cmp	r3, #0
 8001528:	d06c      	beq.n	8001604 <HAL_RCC_OscConfig+0x12c>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d168      	bne.n	8001604 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	e24c      	b.n	80019d0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800153e:	d106      	bne.n	800154e <HAL_RCC_OscConfig+0x76>
 8001540:	4b80      	ldr	r3, [pc, #512]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a7f      	ldr	r2, [pc, #508]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 8001546:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800154a:	6013      	str	r3, [r2, #0]
 800154c:	e02e      	b.n	80015ac <HAL_RCC_OscConfig+0xd4>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d10c      	bne.n	8001570 <HAL_RCC_OscConfig+0x98>
 8001556:	4b7b      	ldr	r3, [pc, #492]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a7a      	ldr	r2, [pc, #488]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 800155c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001560:	6013      	str	r3, [r2, #0]
 8001562:	4b78      	ldr	r3, [pc, #480]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a77      	ldr	r2, [pc, #476]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 8001568:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800156c:	6013      	str	r3, [r2, #0]
 800156e:	e01d      	b.n	80015ac <HAL_RCC_OscConfig+0xd4>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001578:	d10c      	bne.n	8001594 <HAL_RCC_OscConfig+0xbc>
 800157a:	4b72      	ldr	r3, [pc, #456]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a71      	ldr	r2, [pc, #452]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 8001580:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001584:	6013      	str	r3, [r2, #0]
 8001586:	4b6f      	ldr	r3, [pc, #444]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a6e      	ldr	r2, [pc, #440]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 800158c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001590:	6013      	str	r3, [r2, #0]
 8001592:	e00b      	b.n	80015ac <HAL_RCC_OscConfig+0xd4>
 8001594:	4b6b      	ldr	r3, [pc, #428]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a6a      	ldr	r2, [pc, #424]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 800159a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800159e:	6013      	str	r3, [r2, #0]
 80015a0:	4b68      	ldr	r3, [pc, #416]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a67      	ldr	r2, [pc, #412]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 80015a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015aa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d013      	beq.n	80015dc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b4:	f7ff f978 	bl	80008a8 <HAL_GetTick>
 80015b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ba:	e008      	b.n	80015ce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015bc:	f7ff f974 	bl	80008a8 <HAL_GetTick>
 80015c0:	4602      	mov	r2, r0
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	2b64      	cmp	r3, #100	@ 0x64
 80015c8:	d901      	bls.n	80015ce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80015ca:	2303      	movs	r3, #3
 80015cc:	e200      	b.n	80019d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ce:	4b5d      	ldr	r3, [pc, #372]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d0f0      	beq.n	80015bc <HAL_RCC_OscConfig+0xe4>
 80015da:	e014      	b.n	8001606 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015dc:	f7ff f964 	bl	80008a8 <HAL_GetTick>
 80015e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015e2:	e008      	b.n	80015f6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015e4:	f7ff f960 	bl	80008a8 <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	2b64      	cmp	r3, #100	@ 0x64
 80015f0:	d901      	bls.n	80015f6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80015f2:	2303      	movs	r3, #3
 80015f4:	e1ec      	b.n	80019d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015f6:	4b53      	ldr	r3, [pc, #332]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d1f0      	bne.n	80015e4 <HAL_RCC_OscConfig+0x10c>
 8001602:	e000      	b.n	8001606 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001604:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f003 0302 	and.w	r3, r3, #2
 800160e:	2b00      	cmp	r3, #0
 8001610:	d063      	beq.n	80016da <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001612:	4b4c      	ldr	r3, [pc, #304]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	f003 030c 	and.w	r3, r3, #12
 800161a:	2b00      	cmp	r3, #0
 800161c:	d00b      	beq.n	8001636 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800161e:	4b49      	ldr	r3, [pc, #292]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f003 030c 	and.w	r3, r3, #12
 8001626:	2b08      	cmp	r3, #8
 8001628:	d11c      	bne.n	8001664 <HAL_RCC_OscConfig+0x18c>
 800162a:	4b46      	ldr	r3, [pc, #280]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d116      	bne.n	8001664 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001636:	4b43      	ldr	r3, [pc, #268]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0302 	and.w	r3, r3, #2
 800163e:	2b00      	cmp	r3, #0
 8001640:	d005      	beq.n	800164e <HAL_RCC_OscConfig+0x176>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	691b      	ldr	r3, [r3, #16]
 8001646:	2b01      	cmp	r3, #1
 8001648:	d001      	beq.n	800164e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e1c0      	b.n	80019d0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800164e:	4b3d      	ldr	r3, [pc, #244]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	695b      	ldr	r3, [r3, #20]
 800165a:	00db      	lsls	r3, r3, #3
 800165c:	4939      	ldr	r1, [pc, #228]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 800165e:	4313      	orrs	r3, r2
 8001660:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001662:	e03a      	b.n	80016da <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	691b      	ldr	r3, [r3, #16]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d020      	beq.n	80016ae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800166c:	4b36      	ldr	r3, [pc, #216]	@ (8001748 <HAL_RCC_OscConfig+0x270>)
 800166e:	2201      	movs	r2, #1
 8001670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001672:	f7ff f919 	bl	80008a8 <HAL_GetTick>
 8001676:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001678:	e008      	b.n	800168c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800167a:	f7ff f915 	bl	80008a8 <HAL_GetTick>
 800167e:	4602      	mov	r2, r0
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	2b02      	cmp	r3, #2
 8001686:	d901      	bls.n	800168c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001688:	2303      	movs	r3, #3
 800168a:	e1a1      	b.n	80019d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800168c:	4b2d      	ldr	r3, [pc, #180]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 0302 	and.w	r3, r3, #2
 8001694:	2b00      	cmp	r3, #0
 8001696:	d0f0      	beq.n	800167a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001698:	4b2a      	ldr	r3, [pc, #168]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	695b      	ldr	r3, [r3, #20]
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	4927      	ldr	r1, [pc, #156]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 80016a8:	4313      	orrs	r3, r2
 80016aa:	600b      	str	r3, [r1, #0]
 80016ac:	e015      	b.n	80016da <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016ae:	4b26      	ldr	r3, [pc, #152]	@ (8001748 <HAL_RCC_OscConfig+0x270>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b4:	f7ff f8f8 	bl	80008a8 <HAL_GetTick>
 80016b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016ba:	e008      	b.n	80016ce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016bc:	f7ff f8f4 	bl	80008a8 <HAL_GetTick>
 80016c0:	4602      	mov	r2, r0
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d901      	bls.n	80016ce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e180      	b.n	80019d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f003 0302 	and.w	r3, r3, #2
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d1f0      	bne.n	80016bc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0308 	and.w	r3, r3, #8
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d03a      	beq.n	800175c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	699b      	ldr	r3, [r3, #24]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d019      	beq.n	8001722 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016ee:	4b17      	ldr	r3, [pc, #92]	@ (800174c <HAL_RCC_OscConfig+0x274>)
 80016f0:	2201      	movs	r2, #1
 80016f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016f4:	f7ff f8d8 	bl	80008a8 <HAL_GetTick>
 80016f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016fa:	e008      	b.n	800170e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016fc:	f7ff f8d4 	bl	80008a8 <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	2b02      	cmp	r3, #2
 8001708:	d901      	bls.n	800170e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e160      	b.n	80019d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800170e:	4b0d      	ldr	r3, [pc, #52]	@ (8001744 <HAL_RCC_OscConfig+0x26c>)
 8001710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001712:	f003 0302 	and.w	r3, r3, #2
 8001716:	2b00      	cmp	r3, #0
 8001718:	d0f0      	beq.n	80016fc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800171a:	2001      	movs	r0, #1
 800171c:	f000 face 	bl	8001cbc <RCC_Delay>
 8001720:	e01c      	b.n	800175c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001722:	4b0a      	ldr	r3, [pc, #40]	@ (800174c <HAL_RCC_OscConfig+0x274>)
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001728:	f7ff f8be 	bl	80008a8 <HAL_GetTick>
 800172c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800172e:	e00f      	b.n	8001750 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001730:	f7ff f8ba 	bl	80008a8 <HAL_GetTick>
 8001734:	4602      	mov	r2, r0
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	2b02      	cmp	r3, #2
 800173c:	d908      	bls.n	8001750 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800173e:	2303      	movs	r3, #3
 8001740:	e146      	b.n	80019d0 <HAL_RCC_OscConfig+0x4f8>
 8001742:	bf00      	nop
 8001744:	40021000 	.word	0x40021000
 8001748:	42420000 	.word	0x42420000
 800174c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001750:	4b92      	ldr	r3, [pc, #584]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 8001752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001754:	f003 0302 	and.w	r3, r3, #2
 8001758:	2b00      	cmp	r3, #0
 800175a:	d1e9      	bne.n	8001730 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 0304 	and.w	r3, r3, #4
 8001764:	2b00      	cmp	r3, #0
 8001766:	f000 80a6 	beq.w	80018b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800176a:	2300      	movs	r3, #0
 800176c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800176e:	4b8b      	ldr	r3, [pc, #556]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001776:	2b00      	cmp	r3, #0
 8001778:	d10d      	bne.n	8001796 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800177a:	4b88      	ldr	r3, [pc, #544]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 800177c:	69db      	ldr	r3, [r3, #28]
 800177e:	4a87      	ldr	r2, [pc, #540]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 8001780:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001784:	61d3      	str	r3, [r2, #28]
 8001786:	4b85      	ldr	r3, [pc, #532]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 8001788:	69db      	ldr	r3, [r3, #28]
 800178a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800178e:	60bb      	str	r3, [r7, #8]
 8001790:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001792:	2301      	movs	r3, #1
 8001794:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001796:	4b82      	ldr	r3, [pc, #520]	@ (80019a0 <HAL_RCC_OscConfig+0x4c8>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d118      	bne.n	80017d4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017a2:	4b7f      	ldr	r3, [pc, #508]	@ (80019a0 <HAL_RCC_OscConfig+0x4c8>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a7e      	ldr	r2, [pc, #504]	@ (80019a0 <HAL_RCC_OscConfig+0x4c8>)
 80017a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017ae:	f7ff f87b 	bl	80008a8 <HAL_GetTick>
 80017b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017b4:	e008      	b.n	80017c8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017b6:	f7ff f877 	bl	80008a8 <HAL_GetTick>
 80017ba:	4602      	mov	r2, r0
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	2b64      	cmp	r3, #100	@ 0x64
 80017c2:	d901      	bls.n	80017c8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80017c4:	2303      	movs	r3, #3
 80017c6:	e103      	b.n	80019d0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017c8:	4b75      	ldr	r3, [pc, #468]	@ (80019a0 <HAL_RCC_OscConfig+0x4c8>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d0f0      	beq.n	80017b6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d106      	bne.n	80017ea <HAL_RCC_OscConfig+0x312>
 80017dc:	4b6f      	ldr	r3, [pc, #444]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 80017de:	6a1b      	ldr	r3, [r3, #32]
 80017e0:	4a6e      	ldr	r2, [pc, #440]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 80017e2:	f043 0301 	orr.w	r3, r3, #1
 80017e6:	6213      	str	r3, [r2, #32]
 80017e8:	e02d      	b.n	8001846 <HAL_RCC_OscConfig+0x36e>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d10c      	bne.n	800180c <HAL_RCC_OscConfig+0x334>
 80017f2:	4b6a      	ldr	r3, [pc, #424]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 80017f4:	6a1b      	ldr	r3, [r3, #32]
 80017f6:	4a69      	ldr	r2, [pc, #420]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 80017f8:	f023 0301 	bic.w	r3, r3, #1
 80017fc:	6213      	str	r3, [r2, #32]
 80017fe:	4b67      	ldr	r3, [pc, #412]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 8001800:	6a1b      	ldr	r3, [r3, #32]
 8001802:	4a66      	ldr	r2, [pc, #408]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 8001804:	f023 0304 	bic.w	r3, r3, #4
 8001808:	6213      	str	r3, [r2, #32]
 800180a:	e01c      	b.n	8001846 <HAL_RCC_OscConfig+0x36e>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	2b05      	cmp	r3, #5
 8001812:	d10c      	bne.n	800182e <HAL_RCC_OscConfig+0x356>
 8001814:	4b61      	ldr	r3, [pc, #388]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 8001816:	6a1b      	ldr	r3, [r3, #32]
 8001818:	4a60      	ldr	r2, [pc, #384]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 800181a:	f043 0304 	orr.w	r3, r3, #4
 800181e:	6213      	str	r3, [r2, #32]
 8001820:	4b5e      	ldr	r3, [pc, #376]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 8001822:	6a1b      	ldr	r3, [r3, #32]
 8001824:	4a5d      	ldr	r2, [pc, #372]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 8001826:	f043 0301 	orr.w	r3, r3, #1
 800182a:	6213      	str	r3, [r2, #32]
 800182c:	e00b      	b.n	8001846 <HAL_RCC_OscConfig+0x36e>
 800182e:	4b5b      	ldr	r3, [pc, #364]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 8001830:	6a1b      	ldr	r3, [r3, #32]
 8001832:	4a5a      	ldr	r2, [pc, #360]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 8001834:	f023 0301 	bic.w	r3, r3, #1
 8001838:	6213      	str	r3, [r2, #32]
 800183a:	4b58      	ldr	r3, [pc, #352]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 800183c:	6a1b      	ldr	r3, [r3, #32]
 800183e:	4a57      	ldr	r2, [pc, #348]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 8001840:	f023 0304 	bic.w	r3, r3, #4
 8001844:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	68db      	ldr	r3, [r3, #12]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d015      	beq.n	800187a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800184e:	f7ff f82b 	bl	80008a8 <HAL_GetTick>
 8001852:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001854:	e00a      	b.n	800186c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001856:	f7ff f827 	bl	80008a8 <HAL_GetTick>
 800185a:	4602      	mov	r2, r0
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001864:	4293      	cmp	r3, r2
 8001866:	d901      	bls.n	800186c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001868:	2303      	movs	r3, #3
 800186a:	e0b1      	b.n	80019d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800186c:	4b4b      	ldr	r3, [pc, #300]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 800186e:	6a1b      	ldr	r3, [r3, #32]
 8001870:	f003 0302 	and.w	r3, r3, #2
 8001874:	2b00      	cmp	r3, #0
 8001876:	d0ee      	beq.n	8001856 <HAL_RCC_OscConfig+0x37e>
 8001878:	e014      	b.n	80018a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800187a:	f7ff f815 	bl	80008a8 <HAL_GetTick>
 800187e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001880:	e00a      	b.n	8001898 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001882:	f7ff f811 	bl	80008a8 <HAL_GetTick>
 8001886:	4602      	mov	r2, r0
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001890:	4293      	cmp	r3, r2
 8001892:	d901      	bls.n	8001898 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001894:	2303      	movs	r3, #3
 8001896:	e09b      	b.n	80019d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001898:	4b40      	ldr	r3, [pc, #256]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 800189a:	6a1b      	ldr	r3, [r3, #32]
 800189c:	f003 0302 	and.w	r3, r3, #2
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d1ee      	bne.n	8001882 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80018a4:	7dfb      	ldrb	r3, [r7, #23]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d105      	bne.n	80018b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018aa:	4b3c      	ldr	r3, [pc, #240]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 80018ac:	69db      	ldr	r3, [r3, #28]
 80018ae:	4a3b      	ldr	r2, [pc, #236]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 80018b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	69db      	ldr	r3, [r3, #28]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	f000 8087 	beq.w	80019ce <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018c0:	4b36      	ldr	r3, [pc, #216]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f003 030c 	and.w	r3, r3, #12
 80018c8:	2b08      	cmp	r3, #8
 80018ca:	d061      	beq.n	8001990 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	69db      	ldr	r3, [r3, #28]
 80018d0:	2b02      	cmp	r3, #2
 80018d2:	d146      	bne.n	8001962 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018d4:	4b33      	ldr	r3, [pc, #204]	@ (80019a4 <HAL_RCC_OscConfig+0x4cc>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018da:	f7fe ffe5 	bl	80008a8 <HAL_GetTick>
 80018de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018e0:	e008      	b.n	80018f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018e2:	f7fe ffe1 	bl	80008a8 <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d901      	bls.n	80018f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e06d      	b.n	80019d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018f4:	4b29      	ldr	r3, [pc, #164]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d1f0      	bne.n	80018e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6a1b      	ldr	r3, [r3, #32]
 8001904:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001908:	d108      	bne.n	800191c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800190a:	4b24      	ldr	r3, [pc, #144]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	4921      	ldr	r1, [pc, #132]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 8001918:	4313      	orrs	r3, r2
 800191a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800191c:	4b1f      	ldr	r3, [pc, #124]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6a19      	ldr	r1, [r3, #32]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800192c:	430b      	orrs	r3, r1
 800192e:	491b      	ldr	r1, [pc, #108]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 8001930:	4313      	orrs	r3, r2
 8001932:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001934:	4b1b      	ldr	r3, [pc, #108]	@ (80019a4 <HAL_RCC_OscConfig+0x4cc>)
 8001936:	2201      	movs	r2, #1
 8001938:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800193a:	f7fe ffb5 	bl	80008a8 <HAL_GetTick>
 800193e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001940:	e008      	b.n	8001954 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001942:	f7fe ffb1 	bl	80008a8 <HAL_GetTick>
 8001946:	4602      	mov	r2, r0
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	2b02      	cmp	r3, #2
 800194e:	d901      	bls.n	8001954 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001950:	2303      	movs	r3, #3
 8001952:	e03d      	b.n	80019d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001954:	4b11      	ldr	r3, [pc, #68]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800195c:	2b00      	cmp	r3, #0
 800195e:	d0f0      	beq.n	8001942 <HAL_RCC_OscConfig+0x46a>
 8001960:	e035      	b.n	80019ce <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001962:	4b10      	ldr	r3, [pc, #64]	@ (80019a4 <HAL_RCC_OscConfig+0x4cc>)
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001968:	f7fe ff9e 	bl	80008a8 <HAL_GetTick>
 800196c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800196e:	e008      	b.n	8001982 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001970:	f7fe ff9a 	bl	80008a8 <HAL_GetTick>
 8001974:	4602      	mov	r2, r0
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	2b02      	cmp	r3, #2
 800197c:	d901      	bls.n	8001982 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e026      	b.n	80019d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001982:	4b06      	ldr	r3, [pc, #24]	@ (800199c <HAL_RCC_OscConfig+0x4c4>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d1f0      	bne.n	8001970 <HAL_RCC_OscConfig+0x498>
 800198e:	e01e      	b.n	80019ce <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	69db      	ldr	r3, [r3, #28]
 8001994:	2b01      	cmp	r3, #1
 8001996:	d107      	bne.n	80019a8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	e019      	b.n	80019d0 <HAL_RCC_OscConfig+0x4f8>
 800199c:	40021000 	.word	0x40021000
 80019a0:	40007000 	.word	0x40007000
 80019a4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80019a8:	4b0b      	ldr	r3, [pc, #44]	@ (80019d8 <HAL_RCC_OscConfig+0x500>)
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6a1b      	ldr	r3, [r3, #32]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d106      	bne.n	80019ca <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d001      	beq.n	80019ce <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e000      	b.n	80019d0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80019ce:	2300      	movs	r3, #0
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3718      	adds	r7, #24
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	40021000 	.word	0x40021000

080019dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d101      	bne.n	80019f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e0d0      	b.n	8001b92 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80019f0:	4b6a      	ldr	r3, [pc, #424]	@ (8001b9c <HAL_RCC_ClockConfig+0x1c0>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 0307 	and.w	r3, r3, #7
 80019f8:	683a      	ldr	r2, [r7, #0]
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d910      	bls.n	8001a20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019fe:	4b67      	ldr	r3, [pc, #412]	@ (8001b9c <HAL_RCC_ClockConfig+0x1c0>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f023 0207 	bic.w	r2, r3, #7
 8001a06:	4965      	ldr	r1, [pc, #404]	@ (8001b9c <HAL_RCC_ClockConfig+0x1c0>)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a0e:	4b63      	ldr	r3, [pc, #396]	@ (8001b9c <HAL_RCC_ClockConfig+0x1c0>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0307 	and.w	r3, r3, #7
 8001a16:	683a      	ldr	r2, [r7, #0]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d001      	beq.n	8001a20 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e0b8      	b.n	8001b92 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f003 0302 	and.w	r3, r3, #2
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d020      	beq.n	8001a6e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 0304 	and.w	r3, r3, #4
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d005      	beq.n	8001a44 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a38:	4b59      	ldr	r3, [pc, #356]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	4a58      	ldr	r2, [pc, #352]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a3e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001a42:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0308 	and.w	r3, r3, #8
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d005      	beq.n	8001a5c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a50:	4b53      	ldr	r3, [pc, #332]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	4a52      	ldr	r2, [pc, #328]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a56:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001a5a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a5c:	4b50      	ldr	r3, [pc, #320]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	494d      	ldr	r1, [pc, #308]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d040      	beq.n	8001afc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d107      	bne.n	8001a92 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a82:	4b47      	ldr	r3, [pc, #284]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d115      	bne.n	8001aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e07f      	b.n	8001b92 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d107      	bne.n	8001aaa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a9a:	4b41      	ldr	r3, [pc, #260]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d109      	bne.n	8001aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e073      	b.n	8001b92 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aaa:	4b3d      	ldr	r3, [pc, #244]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d101      	bne.n	8001aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e06b      	b.n	8001b92 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aba:	4b39      	ldr	r3, [pc, #228]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f023 0203 	bic.w	r2, r3, #3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	4936      	ldr	r1, [pc, #216]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001acc:	f7fe feec 	bl	80008a8 <HAL_GetTick>
 8001ad0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ad2:	e00a      	b.n	8001aea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ad4:	f7fe fee8 	bl	80008a8 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e053      	b.n	8001b92 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aea:	4b2d      	ldr	r3, [pc, #180]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f003 020c 	and.w	r2, r3, #12
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d1eb      	bne.n	8001ad4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001afc:	4b27      	ldr	r3, [pc, #156]	@ (8001b9c <HAL_RCC_ClockConfig+0x1c0>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0307 	and.w	r3, r3, #7
 8001b04:	683a      	ldr	r2, [r7, #0]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d210      	bcs.n	8001b2c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b0a:	4b24      	ldr	r3, [pc, #144]	@ (8001b9c <HAL_RCC_ClockConfig+0x1c0>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f023 0207 	bic.w	r2, r3, #7
 8001b12:	4922      	ldr	r1, [pc, #136]	@ (8001b9c <HAL_RCC_ClockConfig+0x1c0>)
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b1a:	4b20      	ldr	r3, [pc, #128]	@ (8001b9c <HAL_RCC_ClockConfig+0x1c0>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0307 	and.w	r3, r3, #7
 8001b22:	683a      	ldr	r2, [r7, #0]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d001      	beq.n	8001b2c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e032      	b.n	8001b92 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0304 	and.w	r3, r3, #4
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d008      	beq.n	8001b4a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b38:	4b19      	ldr	r3, [pc, #100]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	4916      	ldr	r1, [pc, #88]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b46:	4313      	orrs	r3, r2
 8001b48:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0308 	and.w	r3, r3, #8
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d009      	beq.n	8001b6a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b56:	4b12      	ldr	r3, [pc, #72]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	691b      	ldr	r3, [r3, #16]
 8001b62:	00db      	lsls	r3, r3, #3
 8001b64:	490e      	ldr	r1, [pc, #56]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b66:	4313      	orrs	r3, r2
 8001b68:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b6a:	f000 f821 	bl	8001bb0 <HAL_RCC_GetSysClockFreq>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	091b      	lsrs	r3, r3, #4
 8001b76:	f003 030f 	and.w	r3, r3, #15
 8001b7a:	490a      	ldr	r1, [pc, #40]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1c8>)
 8001b7c:	5ccb      	ldrb	r3, [r1, r3]
 8001b7e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b82:	4a09      	ldr	r2, [pc, #36]	@ (8001ba8 <HAL_RCC_ClockConfig+0x1cc>)
 8001b84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b86:	4b09      	ldr	r3, [pc, #36]	@ (8001bac <HAL_RCC_ClockConfig+0x1d0>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7fe fe4a 	bl	8000824 <HAL_InitTick>

  return HAL_OK;
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3710      	adds	r7, #16
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40022000 	.word	0x40022000
 8001ba0:	40021000 	.word	0x40021000
 8001ba4:	08003230 	.word	0x08003230
 8001ba8:	20000000 	.word	0x20000000
 8001bac:	20000004 	.word	0x20000004

08001bb0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b087      	sub	sp, #28
 8001bb4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60fb      	str	r3, [r7, #12]
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60bb      	str	r3, [r7, #8]
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	617b      	str	r3, [r7, #20]
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001bca:	4b1e      	ldr	r3, [pc, #120]	@ (8001c44 <HAL_RCC_GetSysClockFreq+0x94>)
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	f003 030c 	and.w	r3, r3, #12
 8001bd6:	2b04      	cmp	r3, #4
 8001bd8:	d002      	beq.n	8001be0 <HAL_RCC_GetSysClockFreq+0x30>
 8001bda:	2b08      	cmp	r3, #8
 8001bdc:	d003      	beq.n	8001be6 <HAL_RCC_GetSysClockFreq+0x36>
 8001bde:	e027      	b.n	8001c30 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001be0:	4b19      	ldr	r3, [pc, #100]	@ (8001c48 <HAL_RCC_GetSysClockFreq+0x98>)
 8001be2:	613b      	str	r3, [r7, #16]
      break;
 8001be4:	e027      	b.n	8001c36 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	0c9b      	lsrs	r3, r3, #18
 8001bea:	f003 030f 	and.w	r3, r3, #15
 8001bee:	4a17      	ldr	r2, [pc, #92]	@ (8001c4c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001bf0:	5cd3      	ldrb	r3, [r2, r3]
 8001bf2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d010      	beq.n	8001c20 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001bfe:	4b11      	ldr	r3, [pc, #68]	@ (8001c44 <HAL_RCC_GetSysClockFreq+0x94>)
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	0c5b      	lsrs	r3, r3, #17
 8001c04:	f003 0301 	and.w	r3, r3, #1
 8001c08:	4a11      	ldr	r2, [pc, #68]	@ (8001c50 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001c0a:	5cd3      	ldrb	r3, [r2, r3]
 8001c0c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4a0d      	ldr	r2, [pc, #52]	@ (8001c48 <HAL_RCC_GetSysClockFreq+0x98>)
 8001c12:	fb03 f202 	mul.w	r2, r3, r2
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c1c:	617b      	str	r3, [r7, #20]
 8001c1e:	e004      	b.n	8001c2a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	4a0c      	ldr	r2, [pc, #48]	@ (8001c54 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001c24:	fb02 f303 	mul.w	r3, r2, r3
 8001c28:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	613b      	str	r3, [r7, #16]
      break;
 8001c2e:	e002      	b.n	8001c36 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c30:	4b05      	ldr	r3, [pc, #20]	@ (8001c48 <HAL_RCC_GetSysClockFreq+0x98>)
 8001c32:	613b      	str	r3, [r7, #16]
      break;
 8001c34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c36:	693b      	ldr	r3, [r7, #16]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	371c      	adds	r7, #28
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bc80      	pop	{r7}
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	40021000 	.word	0x40021000
 8001c48:	007a1200 	.word	0x007a1200
 8001c4c:	08003248 	.word	0x08003248
 8001c50:	08003258 	.word	0x08003258
 8001c54:	003d0900 	.word	0x003d0900

08001c58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c5c:	4b02      	ldr	r3, [pc, #8]	@ (8001c68 <HAL_RCC_GetHCLKFreq+0x10>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bc80      	pop	{r7}
 8001c66:	4770      	bx	lr
 8001c68:	20000000 	.word	0x20000000

08001c6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c70:	f7ff fff2 	bl	8001c58 <HAL_RCC_GetHCLKFreq>
 8001c74:	4602      	mov	r2, r0
 8001c76:	4b05      	ldr	r3, [pc, #20]	@ (8001c8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	0a1b      	lsrs	r3, r3, #8
 8001c7c:	f003 0307 	and.w	r3, r3, #7
 8001c80:	4903      	ldr	r1, [pc, #12]	@ (8001c90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c82:	5ccb      	ldrb	r3, [r1, r3]
 8001c84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	08003240 	.word	0x08003240

08001c94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c98:	f7ff ffde 	bl	8001c58 <HAL_RCC_GetHCLKFreq>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	4b05      	ldr	r3, [pc, #20]	@ (8001cb4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	0adb      	lsrs	r3, r3, #11
 8001ca4:	f003 0307 	and.w	r3, r3, #7
 8001ca8:	4903      	ldr	r1, [pc, #12]	@ (8001cb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001caa:	5ccb      	ldrb	r3, [r1, r3]
 8001cac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	08003240 	.word	0x08003240

08001cbc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b085      	sub	sp, #20
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001cc4:	4b0a      	ldr	r3, [pc, #40]	@ (8001cf0 <RCC_Delay+0x34>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf4 <RCC_Delay+0x38>)
 8001cca:	fba2 2303 	umull	r2, r3, r2, r3
 8001cce:	0a5b      	lsrs	r3, r3, #9
 8001cd0:	687a      	ldr	r2, [r7, #4]
 8001cd2:	fb02 f303 	mul.w	r3, r2, r3
 8001cd6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001cd8:	bf00      	nop
  }
  while (Delay --);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	1e5a      	subs	r2, r3, #1
 8001cde:	60fa      	str	r2, [r7, #12]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d1f9      	bne.n	8001cd8 <RCC_Delay+0x1c>
}
 8001ce4:	bf00      	nop
 8001ce6:	bf00      	nop
 8001ce8:	3714      	adds	r7, #20
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bc80      	pop	{r7}
 8001cee:	4770      	bx	lr
 8001cf0:	20000000 	.word	0x20000000
 8001cf4:	10624dd3 	.word	0x10624dd3

08001cf8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d101      	bne.n	8001d0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e042      	b.n	8001d90 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d106      	bne.n	8001d24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f7fe fc44 	bl	80005ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2224      	movs	r2, #36	@ 0x24
 8001d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	68da      	ldr	r2, [r3, #12]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001d3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f000 f971 	bl	8002024 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	691a      	ldr	r2, [r3, #16]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001d50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	695a      	ldr	r2, [r3, #20]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001d60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	68da      	ldr	r2, [r3, #12]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001d70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2220      	movs	r2, #32
 8001d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2220      	movs	r2, #32
 8001d84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001d8e:	2300      	movs	r3, #0
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3708      	adds	r7, #8
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b08a      	sub	sp, #40	@ 0x28
 8001d9c:	af02      	add	r7, sp, #8
 8001d9e:	60f8      	str	r0, [r7, #12]
 8001da0:	60b9      	str	r1, [r7, #8]
 8001da2:	603b      	str	r3, [r7, #0]
 8001da4:	4613      	mov	r3, r2
 8001da6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001da8:	2300      	movs	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	2b20      	cmp	r3, #32
 8001db6:	d175      	bne.n	8001ea4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d002      	beq.n	8001dc4 <HAL_UART_Transmit+0x2c>
 8001dbe:	88fb      	ldrh	r3, [r7, #6]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d101      	bne.n	8001dc8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e06e      	b.n	8001ea6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2221      	movs	r2, #33	@ 0x21
 8001dd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001dd6:	f7fe fd67 	bl	80008a8 <HAL_GetTick>
 8001dda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	88fa      	ldrh	r2, [r7, #6]
 8001de0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	88fa      	ldrh	r2, [r7, #6]
 8001de6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001df0:	d108      	bne.n	8001e04 <HAL_UART_Transmit+0x6c>
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	691b      	ldr	r3, [r3, #16]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d104      	bne.n	8001e04 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	61bb      	str	r3, [r7, #24]
 8001e02:	e003      	b.n	8001e0c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001e0c:	e02e      	b.n	8001e6c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	9300      	str	r3, [sp, #0]
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	2200      	movs	r2, #0
 8001e16:	2180      	movs	r1, #128	@ 0x80
 8001e18:	68f8      	ldr	r0, [r7, #12]
 8001e1a:	f000 f848 	bl	8001eae <UART_WaitOnFlagUntilTimeout>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d005      	beq.n	8001e30 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2220      	movs	r2, #32
 8001e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	e03a      	b.n	8001ea6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d10b      	bne.n	8001e4e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	881b      	ldrh	r3, [r3, #0]
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e44:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001e46:	69bb      	ldr	r3, [r7, #24]
 8001e48:	3302      	adds	r3, #2
 8001e4a:	61bb      	str	r3, [r7, #24]
 8001e4c:	e007      	b.n	8001e5e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	781a      	ldrb	r2, [r3, #0]
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	3b01      	subs	r3, #1
 8001e66:	b29a      	uxth	r2, r3
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d1cb      	bne.n	8001e0e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	9300      	str	r3, [sp, #0]
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	2140      	movs	r1, #64	@ 0x40
 8001e80:	68f8      	ldr	r0, [r7, #12]
 8001e82:	f000 f814 	bl	8001eae <UART_WaitOnFlagUntilTimeout>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d005      	beq.n	8001e98 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2220      	movs	r2, #32
 8001e90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e006      	b.n	8001ea6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2220      	movs	r2, #32
 8001e9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	e000      	b.n	8001ea6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001ea4:	2302      	movs	r3, #2
  }
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3720      	adds	r7, #32
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b086      	sub	sp, #24
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	60f8      	str	r0, [r7, #12]
 8001eb6:	60b9      	str	r1, [r7, #8]
 8001eb8:	603b      	str	r3, [r7, #0]
 8001eba:	4613      	mov	r3, r2
 8001ebc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ebe:	e03b      	b.n	8001f38 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ec0:	6a3b      	ldr	r3, [r7, #32]
 8001ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ec6:	d037      	beq.n	8001f38 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ec8:	f7fe fcee 	bl	80008a8 <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	6a3a      	ldr	r2, [r7, #32]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d302      	bcc.n	8001ede <UART_WaitOnFlagUntilTimeout+0x30>
 8001ed8:	6a3b      	ldr	r3, [r7, #32]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d101      	bne.n	8001ee2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e03a      	b.n	8001f58 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	f003 0304 	and.w	r3, r3, #4
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d023      	beq.n	8001f38 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	2b80      	cmp	r3, #128	@ 0x80
 8001ef4:	d020      	beq.n	8001f38 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	2b40      	cmp	r3, #64	@ 0x40
 8001efa:	d01d      	beq.n	8001f38 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 0308 	and.w	r3, r3, #8
 8001f06:	2b08      	cmp	r3, #8
 8001f08:	d116      	bne.n	8001f38 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	617b      	str	r3, [r7, #20]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	617b      	str	r3, [r7, #20]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	617b      	str	r3, [r7, #20]
 8001f1e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001f20:	68f8      	ldr	r0, [r7, #12]
 8001f22:	f000 f81d 	bl	8001f60 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2208      	movs	r2, #8
 8001f2a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e00f      	b.n	8001f58 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	4013      	ands	r3, r2
 8001f42:	68ba      	ldr	r2, [r7, #8]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	bf0c      	ite	eq
 8001f48:	2301      	moveq	r3, #1
 8001f4a:	2300      	movne	r3, #0
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	461a      	mov	r2, r3
 8001f50:	79fb      	ldrb	r3, [r7, #7]
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d0b4      	beq.n	8001ec0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3718      	adds	r7, #24
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b095      	sub	sp, #84	@ 0x54
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	330c      	adds	r3, #12
 8001f6e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f72:	e853 3f00 	ldrex	r3, [r3]
 8001f76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001f7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	330c      	adds	r3, #12
 8001f86:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001f88:	643a      	str	r2, [r7, #64]	@ 0x40
 8001f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f8c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001f8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001f90:	e841 2300 	strex	r3, r2, [r1]
 8001f94:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d1e5      	bne.n	8001f68 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	3314      	adds	r3, #20
 8001fa2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fa4:	6a3b      	ldr	r3, [r7, #32]
 8001fa6:	e853 3f00 	ldrex	r3, [r3]
 8001faa:	61fb      	str	r3, [r7, #28]
   return(result);
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	f023 0301 	bic.w	r3, r3, #1
 8001fb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	3314      	adds	r3, #20
 8001fba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001fbc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fc0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001fc2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001fc4:	e841 2300 	strex	r3, r2, [r1]
 8001fc8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d1e5      	bne.n	8001f9c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d119      	bne.n	800200c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	330c      	adds	r3, #12
 8001fde:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	e853 3f00 	ldrex	r3, [r3]
 8001fe6:	60bb      	str	r3, [r7, #8]
   return(result);
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	f023 0310 	bic.w	r3, r3, #16
 8001fee:	647b      	str	r3, [r7, #68]	@ 0x44
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	330c      	adds	r3, #12
 8001ff6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001ff8:	61ba      	str	r2, [r7, #24]
 8001ffa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ffc:	6979      	ldr	r1, [r7, #20]
 8001ffe:	69ba      	ldr	r2, [r7, #24]
 8002000:	e841 2300 	strex	r3, r2, [r1]
 8002004:	613b      	str	r3, [r7, #16]
   return(result);
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d1e5      	bne.n	8001fd8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2220      	movs	r2, #32
 8002010:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2200      	movs	r2, #0
 8002018:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800201a:	bf00      	nop
 800201c:	3754      	adds	r7, #84	@ 0x54
 800201e:	46bd      	mov	sp, r7
 8002020:	bc80      	pop	{r7}
 8002022:	4770      	bx	lr

08002024 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	691b      	ldr	r3, [r3, #16]
 8002032:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	68da      	ldr	r2, [r3, #12]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	430a      	orrs	r2, r1
 8002040:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	689a      	ldr	r2, [r3, #8]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	431a      	orrs	r2, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	695b      	ldr	r3, [r3, #20]
 8002050:	4313      	orrs	r3, r2
 8002052:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800205e:	f023 030c 	bic.w	r3, r3, #12
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	6812      	ldr	r2, [r2, #0]
 8002066:	68b9      	ldr	r1, [r7, #8]
 8002068:	430b      	orrs	r3, r1
 800206a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	695b      	ldr	r3, [r3, #20]
 8002072:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	699a      	ldr	r2, [r3, #24]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	430a      	orrs	r2, r1
 8002080:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a2c      	ldr	r2, [pc, #176]	@ (8002138 <UART_SetConfig+0x114>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d103      	bne.n	8002094 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800208c:	f7ff fe02 	bl	8001c94 <HAL_RCC_GetPCLK2Freq>
 8002090:	60f8      	str	r0, [r7, #12]
 8002092:	e002      	b.n	800209a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002094:	f7ff fdea 	bl	8001c6c <HAL_RCC_GetPCLK1Freq>
 8002098:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	4613      	mov	r3, r2
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	4413      	add	r3, r2
 80020a2:	009a      	lsls	r2, r3, #2
 80020a4:	441a      	add	r2, r3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80020b0:	4a22      	ldr	r2, [pc, #136]	@ (800213c <UART_SetConfig+0x118>)
 80020b2:	fba2 2303 	umull	r2, r3, r2, r3
 80020b6:	095b      	lsrs	r3, r3, #5
 80020b8:	0119      	lsls	r1, r3, #4
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	4613      	mov	r3, r2
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	4413      	add	r3, r2
 80020c2:	009a      	lsls	r2, r3, #2
 80020c4:	441a      	add	r2, r3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80020d0:	4b1a      	ldr	r3, [pc, #104]	@ (800213c <UART_SetConfig+0x118>)
 80020d2:	fba3 0302 	umull	r0, r3, r3, r2
 80020d6:	095b      	lsrs	r3, r3, #5
 80020d8:	2064      	movs	r0, #100	@ 0x64
 80020da:	fb00 f303 	mul.w	r3, r0, r3
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	011b      	lsls	r3, r3, #4
 80020e2:	3332      	adds	r3, #50	@ 0x32
 80020e4:	4a15      	ldr	r2, [pc, #84]	@ (800213c <UART_SetConfig+0x118>)
 80020e6:	fba2 2303 	umull	r2, r3, r2, r3
 80020ea:	095b      	lsrs	r3, r3, #5
 80020ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80020f0:	4419      	add	r1, r3
 80020f2:	68fa      	ldr	r2, [r7, #12]
 80020f4:	4613      	mov	r3, r2
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	4413      	add	r3, r2
 80020fa:	009a      	lsls	r2, r3, #2
 80020fc:	441a      	add	r2, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	fbb2 f2f3 	udiv	r2, r2, r3
 8002108:	4b0c      	ldr	r3, [pc, #48]	@ (800213c <UART_SetConfig+0x118>)
 800210a:	fba3 0302 	umull	r0, r3, r3, r2
 800210e:	095b      	lsrs	r3, r3, #5
 8002110:	2064      	movs	r0, #100	@ 0x64
 8002112:	fb00 f303 	mul.w	r3, r0, r3
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	011b      	lsls	r3, r3, #4
 800211a:	3332      	adds	r3, #50	@ 0x32
 800211c:	4a07      	ldr	r2, [pc, #28]	@ (800213c <UART_SetConfig+0x118>)
 800211e:	fba2 2303 	umull	r2, r3, r2, r3
 8002122:	095b      	lsrs	r3, r3, #5
 8002124:	f003 020f 	and.w	r2, r3, #15
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	440a      	add	r2, r1
 800212e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002130:	bf00      	nop
 8002132:	3710      	adds	r7, #16
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	40013800 	.word	0x40013800
 800213c:	51eb851f 	.word	0x51eb851f

08002140 <std>:
 8002140:	2300      	movs	r3, #0
 8002142:	b510      	push	{r4, lr}
 8002144:	4604      	mov	r4, r0
 8002146:	e9c0 3300 	strd	r3, r3, [r0]
 800214a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800214e:	6083      	str	r3, [r0, #8]
 8002150:	8181      	strh	r1, [r0, #12]
 8002152:	6643      	str	r3, [r0, #100]	@ 0x64
 8002154:	81c2      	strh	r2, [r0, #14]
 8002156:	6183      	str	r3, [r0, #24]
 8002158:	4619      	mov	r1, r3
 800215a:	2208      	movs	r2, #8
 800215c:	305c      	adds	r0, #92	@ 0x5c
 800215e:	f000 faad 	bl	80026bc <memset>
 8002162:	4b0d      	ldr	r3, [pc, #52]	@ (8002198 <std+0x58>)
 8002164:	6224      	str	r4, [r4, #32]
 8002166:	6263      	str	r3, [r4, #36]	@ 0x24
 8002168:	4b0c      	ldr	r3, [pc, #48]	@ (800219c <std+0x5c>)
 800216a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800216c:	4b0c      	ldr	r3, [pc, #48]	@ (80021a0 <std+0x60>)
 800216e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002170:	4b0c      	ldr	r3, [pc, #48]	@ (80021a4 <std+0x64>)
 8002172:	6323      	str	r3, [r4, #48]	@ 0x30
 8002174:	4b0c      	ldr	r3, [pc, #48]	@ (80021a8 <std+0x68>)
 8002176:	429c      	cmp	r4, r3
 8002178:	d006      	beq.n	8002188 <std+0x48>
 800217a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800217e:	4294      	cmp	r4, r2
 8002180:	d002      	beq.n	8002188 <std+0x48>
 8002182:	33d0      	adds	r3, #208	@ 0xd0
 8002184:	429c      	cmp	r4, r3
 8002186:	d105      	bne.n	8002194 <std+0x54>
 8002188:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800218c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002190:	f000 bb0c 	b.w	80027ac <__retarget_lock_init_recursive>
 8002194:	bd10      	pop	{r4, pc}
 8002196:	bf00      	nop
 8002198:	0800250d 	.word	0x0800250d
 800219c:	0800252f 	.word	0x0800252f
 80021a0:	08002567 	.word	0x08002567
 80021a4:	0800258b 	.word	0x0800258b
 80021a8:	20000164 	.word	0x20000164

080021ac <stdio_exit_handler>:
 80021ac:	4a02      	ldr	r2, [pc, #8]	@ (80021b8 <stdio_exit_handler+0xc>)
 80021ae:	4903      	ldr	r1, [pc, #12]	@ (80021bc <stdio_exit_handler+0x10>)
 80021b0:	4803      	ldr	r0, [pc, #12]	@ (80021c0 <stdio_exit_handler+0x14>)
 80021b2:	f000 b869 	b.w	8002288 <_fwalk_sglue>
 80021b6:	bf00      	nop
 80021b8:	2000000c 	.word	0x2000000c
 80021bc:	08003051 	.word	0x08003051
 80021c0:	2000001c 	.word	0x2000001c

080021c4 <cleanup_stdio>:
 80021c4:	6841      	ldr	r1, [r0, #4]
 80021c6:	4b0c      	ldr	r3, [pc, #48]	@ (80021f8 <cleanup_stdio+0x34>)
 80021c8:	b510      	push	{r4, lr}
 80021ca:	4299      	cmp	r1, r3
 80021cc:	4604      	mov	r4, r0
 80021ce:	d001      	beq.n	80021d4 <cleanup_stdio+0x10>
 80021d0:	f000 ff3e 	bl	8003050 <_fflush_r>
 80021d4:	68a1      	ldr	r1, [r4, #8]
 80021d6:	4b09      	ldr	r3, [pc, #36]	@ (80021fc <cleanup_stdio+0x38>)
 80021d8:	4299      	cmp	r1, r3
 80021da:	d002      	beq.n	80021e2 <cleanup_stdio+0x1e>
 80021dc:	4620      	mov	r0, r4
 80021de:	f000 ff37 	bl	8003050 <_fflush_r>
 80021e2:	68e1      	ldr	r1, [r4, #12]
 80021e4:	4b06      	ldr	r3, [pc, #24]	@ (8002200 <cleanup_stdio+0x3c>)
 80021e6:	4299      	cmp	r1, r3
 80021e8:	d004      	beq.n	80021f4 <cleanup_stdio+0x30>
 80021ea:	4620      	mov	r0, r4
 80021ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80021f0:	f000 bf2e 	b.w	8003050 <_fflush_r>
 80021f4:	bd10      	pop	{r4, pc}
 80021f6:	bf00      	nop
 80021f8:	20000164 	.word	0x20000164
 80021fc:	200001cc 	.word	0x200001cc
 8002200:	20000234 	.word	0x20000234

08002204 <global_stdio_init.part.0>:
 8002204:	b510      	push	{r4, lr}
 8002206:	4b0b      	ldr	r3, [pc, #44]	@ (8002234 <global_stdio_init.part.0+0x30>)
 8002208:	4c0b      	ldr	r4, [pc, #44]	@ (8002238 <global_stdio_init.part.0+0x34>)
 800220a:	4a0c      	ldr	r2, [pc, #48]	@ (800223c <global_stdio_init.part.0+0x38>)
 800220c:	4620      	mov	r0, r4
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	2104      	movs	r1, #4
 8002212:	2200      	movs	r2, #0
 8002214:	f7ff ff94 	bl	8002140 <std>
 8002218:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800221c:	2201      	movs	r2, #1
 800221e:	2109      	movs	r1, #9
 8002220:	f7ff ff8e 	bl	8002140 <std>
 8002224:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002228:	2202      	movs	r2, #2
 800222a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800222e:	2112      	movs	r1, #18
 8002230:	f7ff bf86 	b.w	8002140 <std>
 8002234:	2000029c 	.word	0x2000029c
 8002238:	20000164 	.word	0x20000164
 800223c:	080021ad 	.word	0x080021ad

08002240 <__sfp_lock_acquire>:
 8002240:	4801      	ldr	r0, [pc, #4]	@ (8002248 <__sfp_lock_acquire+0x8>)
 8002242:	f000 bab4 	b.w	80027ae <__retarget_lock_acquire_recursive>
 8002246:	bf00      	nop
 8002248:	200002a5 	.word	0x200002a5

0800224c <__sfp_lock_release>:
 800224c:	4801      	ldr	r0, [pc, #4]	@ (8002254 <__sfp_lock_release+0x8>)
 800224e:	f000 baaf 	b.w	80027b0 <__retarget_lock_release_recursive>
 8002252:	bf00      	nop
 8002254:	200002a5 	.word	0x200002a5

08002258 <__sinit>:
 8002258:	b510      	push	{r4, lr}
 800225a:	4604      	mov	r4, r0
 800225c:	f7ff fff0 	bl	8002240 <__sfp_lock_acquire>
 8002260:	6a23      	ldr	r3, [r4, #32]
 8002262:	b11b      	cbz	r3, 800226c <__sinit+0x14>
 8002264:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002268:	f7ff bff0 	b.w	800224c <__sfp_lock_release>
 800226c:	4b04      	ldr	r3, [pc, #16]	@ (8002280 <__sinit+0x28>)
 800226e:	6223      	str	r3, [r4, #32]
 8002270:	4b04      	ldr	r3, [pc, #16]	@ (8002284 <__sinit+0x2c>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d1f5      	bne.n	8002264 <__sinit+0xc>
 8002278:	f7ff ffc4 	bl	8002204 <global_stdio_init.part.0>
 800227c:	e7f2      	b.n	8002264 <__sinit+0xc>
 800227e:	bf00      	nop
 8002280:	080021c5 	.word	0x080021c5
 8002284:	2000029c 	.word	0x2000029c

08002288 <_fwalk_sglue>:
 8002288:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800228c:	4607      	mov	r7, r0
 800228e:	4688      	mov	r8, r1
 8002290:	4614      	mov	r4, r2
 8002292:	2600      	movs	r6, #0
 8002294:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002298:	f1b9 0901 	subs.w	r9, r9, #1
 800229c:	d505      	bpl.n	80022aa <_fwalk_sglue+0x22>
 800229e:	6824      	ldr	r4, [r4, #0]
 80022a0:	2c00      	cmp	r4, #0
 80022a2:	d1f7      	bne.n	8002294 <_fwalk_sglue+0xc>
 80022a4:	4630      	mov	r0, r6
 80022a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80022aa:	89ab      	ldrh	r3, [r5, #12]
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d907      	bls.n	80022c0 <_fwalk_sglue+0x38>
 80022b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80022b4:	3301      	adds	r3, #1
 80022b6:	d003      	beq.n	80022c0 <_fwalk_sglue+0x38>
 80022b8:	4629      	mov	r1, r5
 80022ba:	4638      	mov	r0, r7
 80022bc:	47c0      	blx	r8
 80022be:	4306      	orrs	r6, r0
 80022c0:	3568      	adds	r5, #104	@ 0x68
 80022c2:	e7e9      	b.n	8002298 <_fwalk_sglue+0x10>

080022c4 <iprintf>:
 80022c4:	b40f      	push	{r0, r1, r2, r3}
 80022c6:	b507      	push	{r0, r1, r2, lr}
 80022c8:	4906      	ldr	r1, [pc, #24]	@ (80022e4 <iprintf+0x20>)
 80022ca:	ab04      	add	r3, sp, #16
 80022cc:	6808      	ldr	r0, [r1, #0]
 80022ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80022d2:	6881      	ldr	r1, [r0, #8]
 80022d4:	9301      	str	r3, [sp, #4]
 80022d6:	f000 fb93 	bl	8002a00 <_vfiprintf_r>
 80022da:	b003      	add	sp, #12
 80022dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80022e0:	b004      	add	sp, #16
 80022e2:	4770      	bx	lr
 80022e4:	20000018 	.word	0x20000018

080022e8 <_puts_r>:
 80022e8:	6a03      	ldr	r3, [r0, #32]
 80022ea:	b570      	push	{r4, r5, r6, lr}
 80022ec:	4605      	mov	r5, r0
 80022ee:	460e      	mov	r6, r1
 80022f0:	6884      	ldr	r4, [r0, #8]
 80022f2:	b90b      	cbnz	r3, 80022f8 <_puts_r+0x10>
 80022f4:	f7ff ffb0 	bl	8002258 <__sinit>
 80022f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80022fa:	07db      	lsls	r3, r3, #31
 80022fc:	d405      	bmi.n	800230a <_puts_r+0x22>
 80022fe:	89a3      	ldrh	r3, [r4, #12]
 8002300:	0598      	lsls	r0, r3, #22
 8002302:	d402      	bmi.n	800230a <_puts_r+0x22>
 8002304:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002306:	f000 fa52 	bl	80027ae <__retarget_lock_acquire_recursive>
 800230a:	89a3      	ldrh	r3, [r4, #12]
 800230c:	0719      	lsls	r1, r3, #28
 800230e:	d502      	bpl.n	8002316 <_puts_r+0x2e>
 8002310:	6923      	ldr	r3, [r4, #16]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d135      	bne.n	8002382 <_puts_r+0x9a>
 8002316:	4621      	mov	r1, r4
 8002318:	4628      	mov	r0, r5
 800231a:	f000 f979 	bl	8002610 <__swsetup_r>
 800231e:	b380      	cbz	r0, 8002382 <_puts_r+0x9a>
 8002320:	f04f 35ff 	mov.w	r5, #4294967295
 8002324:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002326:	07da      	lsls	r2, r3, #31
 8002328:	d405      	bmi.n	8002336 <_puts_r+0x4e>
 800232a:	89a3      	ldrh	r3, [r4, #12]
 800232c:	059b      	lsls	r3, r3, #22
 800232e:	d402      	bmi.n	8002336 <_puts_r+0x4e>
 8002330:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002332:	f000 fa3d 	bl	80027b0 <__retarget_lock_release_recursive>
 8002336:	4628      	mov	r0, r5
 8002338:	bd70      	pop	{r4, r5, r6, pc}
 800233a:	2b00      	cmp	r3, #0
 800233c:	da04      	bge.n	8002348 <_puts_r+0x60>
 800233e:	69a2      	ldr	r2, [r4, #24]
 8002340:	429a      	cmp	r2, r3
 8002342:	dc17      	bgt.n	8002374 <_puts_r+0x8c>
 8002344:	290a      	cmp	r1, #10
 8002346:	d015      	beq.n	8002374 <_puts_r+0x8c>
 8002348:	6823      	ldr	r3, [r4, #0]
 800234a:	1c5a      	adds	r2, r3, #1
 800234c:	6022      	str	r2, [r4, #0]
 800234e:	7019      	strb	r1, [r3, #0]
 8002350:	68a3      	ldr	r3, [r4, #8]
 8002352:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002356:	3b01      	subs	r3, #1
 8002358:	60a3      	str	r3, [r4, #8]
 800235a:	2900      	cmp	r1, #0
 800235c:	d1ed      	bne.n	800233a <_puts_r+0x52>
 800235e:	2b00      	cmp	r3, #0
 8002360:	da11      	bge.n	8002386 <_puts_r+0x9e>
 8002362:	4622      	mov	r2, r4
 8002364:	210a      	movs	r1, #10
 8002366:	4628      	mov	r0, r5
 8002368:	f000 f913 	bl	8002592 <__swbuf_r>
 800236c:	3001      	adds	r0, #1
 800236e:	d0d7      	beq.n	8002320 <_puts_r+0x38>
 8002370:	250a      	movs	r5, #10
 8002372:	e7d7      	b.n	8002324 <_puts_r+0x3c>
 8002374:	4622      	mov	r2, r4
 8002376:	4628      	mov	r0, r5
 8002378:	f000 f90b 	bl	8002592 <__swbuf_r>
 800237c:	3001      	adds	r0, #1
 800237e:	d1e7      	bne.n	8002350 <_puts_r+0x68>
 8002380:	e7ce      	b.n	8002320 <_puts_r+0x38>
 8002382:	3e01      	subs	r6, #1
 8002384:	e7e4      	b.n	8002350 <_puts_r+0x68>
 8002386:	6823      	ldr	r3, [r4, #0]
 8002388:	1c5a      	adds	r2, r3, #1
 800238a:	6022      	str	r2, [r4, #0]
 800238c:	220a      	movs	r2, #10
 800238e:	701a      	strb	r2, [r3, #0]
 8002390:	e7ee      	b.n	8002370 <_puts_r+0x88>
	...

08002394 <puts>:
 8002394:	4b02      	ldr	r3, [pc, #8]	@ (80023a0 <puts+0xc>)
 8002396:	4601      	mov	r1, r0
 8002398:	6818      	ldr	r0, [r3, #0]
 800239a:	f7ff bfa5 	b.w	80022e8 <_puts_r>
 800239e:	bf00      	nop
 80023a0:	20000018 	.word	0x20000018

080023a4 <setvbuf>:
 80023a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80023a8:	461d      	mov	r5, r3
 80023aa:	4b57      	ldr	r3, [pc, #348]	@ (8002508 <setvbuf+0x164>)
 80023ac:	4604      	mov	r4, r0
 80023ae:	681f      	ldr	r7, [r3, #0]
 80023b0:	460e      	mov	r6, r1
 80023b2:	4690      	mov	r8, r2
 80023b4:	b127      	cbz	r7, 80023c0 <setvbuf+0x1c>
 80023b6:	6a3b      	ldr	r3, [r7, #32]
 80023b8:	b913      	cbnz	r3, 80023c0 <setvbuf+0x1c>
 80023ba:	4638      	mov	r0, r7
 80023bc:	f7ff ff4c 	bl	8002258 <__sinit>
 80023c0:	f1b8 0f02 	cmp.w	r8, #2
 80023c4:	d006      	beq.n	80023d4 <setvbuf+0x30>
 80023c6:	f1b8 0f01 	cmp.w	r8, #1
 80023ca:	f200 809a 	bhi.w	8002502 <setvbuf+0x15e>
 80023ce:	2d00      	cmp	r5, #0
 80023d0:	f2c0 8097 	blt.w	8002502 <setvbuf+0x15e>
 80023d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80023d6:	07d9      	lsls	r1, r3, #31
 80023d8:	d405      	bmi.n	80023e6 <setvbuf+0x42>
 80023da:	89a3      	ldrh	r3, [r4, #12]
 80023dc:	059a      	lsls	r2, r3, #22
 80023de:	d402      	bmi.n	80023e6 <setvbuf+0x42>
 80023e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80023e2:	f000 f9e4 	bl	80027ae <__retarget_lock_acquire_recursive>
 80023e6:	4621      	mov	r1, r4
 80023e8:	4638      	mov	r0, r7
 80023ea:	f000 fe31 	bl	8003050 <_fflush_r>
 80023ee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80023f0:	b141      	cbz	r1, 8002404 <setvbuf+0x60>
 80023f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80023f6:	4299      	cmp	r1, r3
 80023f8:	d002      	beq.n	8002400 <setvbuf+0x5c>
 80023fa:	4638      	mov	r0, r7
 80023fc:	f000 f9da 	bl	80027b4 <_free_r>
 8002400:	2300      	movs	r3, #0
 8002402:	6363      	str	r3, [r4, #52]	@ 0x34
 8002404:	2300      	movs	r3, #0
 8002406:	61a3      	str	r3, [r4, #24]
 8002408:	6063      	str	r3, [r4, #4]
 800240a:	89a3      	ldrh	r3, [r4, #12]
 800240c:	061b      	lsls	r3, r3, #24
 800240e:	d503      	bpl.n	8002418 <setvbuf+0x74>
 8002410:	4638      	mov	r0, r7
 8002412:	6921      	ldr	r1, [r4, #16]
 8002414:	f000 f9ce 	bl	80027b4 <_free_r>
 8002418:	89a3      	ldrh	r3, [r4, #12]
 800241a:	f1b8 0f02 	cmp.w	r8, #2
 800241e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8002422:	f023 0303 	bic.w	r3, r3, #3
 8002426:	81a3      	strh	r3, [r4, #12]
 8002428:	d061      	beq.n	80024ee <setvbuf+0x14a>
 800242a:	ab01      	add	r3, sp, #4
 800242c:	466a      	mov	r2, sp
 800242e:	4621      	mov	r1, r4
 8002430:	4638      	mov	r0, r7
 8002432:	f000 fe35 	bl	80030a0 <__swhatbuf_r>
 8002436:	89a3      	ldrh	r3, [r4, #12]
 8002438:	4318      	orrs	r0, r3
 800243a:	81a0      	strh	r0, [r4, #12]
 800243c:	bb2d      	cbnz	r5, 800248a <setvbuf+0xe6>
 800243e:	9d00      	ldr	r5, [sp, #0]
 8002440:	4628      	mov	r0, r5
 8002442:	f000 f9ff 	bl	8002844 <malloc>
 8002446:	4606      	mov	r6, r0
 8002448:	2800      	cmp	r0, #0
 800244a:	d152      	bne.n	80024f2 <setvbuf+0x14e>
 800244c:	f8dd 9000 	ldr.w	r9, [sp]
 8002450:	45a9      	cmp	r9, r5
 8002452:	d140      	bne.n	80024d6 <setvbuf+0x132>
 8002454:	f04f 35ff 	mov.w	r5, #4294967295
 8002458:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800245c:	f043 0202 	orr.w	r2, r3, #2
 8002460:	81a2      	strh	r2, [r4, #12]
 8002462:	2200      	movs	r2, #0
 8002464:	60a2      	str	r2, [r4, #8]
 8002466:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800246a:	6022      	str	r2, [r4, #0]
 800246c:	6122      	str	r2, [r4, #16]
 800246e:	2201      	movs	r2, #1
 8002470:	6162      	str	r2, [r4, #20]
 8002472:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002474:	07d6      	lsls	r6, r2, #31
 8002476:	d404      	bmi.n	8002482 <setvbuf+0xde>
 8002478:	0598      	lsls	r0, r3, #22
 800247a:	d402      	bmi.n	8002482 <setvbuf+0xde>
 800247c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800247e:	f000 f997 	bl	80027b0 <__retarget_lock_release_recursive>
 8002482:	4628      	mov	r0, r5
 8002484:	b003      	add	sp, #12
 8002486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800248a:	2e00      	cmp	r6, #0
 800248c:	d0d8      	beq.n	8002440 <setvbuf+0x9c>
 800248e:	6a3b      	ldr	r3, [r7, #32]
 8002490:	b913      	cbnz	r3, 8002498 <setvbuf+0xf4>
 8002492:	4638      	mov	r0, r7
 8002494:	f7ff fee0 	bl	8002258 <__sinit>
 8002498:	f1b8 0f01 	cmp.w	r8, #1
 800249c:	bf08      	it	eq
 800249e:	89a3      	ldrheq	r3, [r4, #12]
 80024a0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80024a4:	bf04      	itt	eq
 80024a6:	f043 0301 	orreq.w	r3, r3, #1
 80024aa:	81a3      	strheq	r3, [r4, #12]
 80024ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80024b0:	6026      	str	r6, [r4, #0]
 80024b2:	f013 0208 	ands.w	r2, r3, #8
 80024b6:	d01e      	beq.n	80024f6 <setvbuf+0x152>
 80024b8:	07d9      	lsls	r1, r3, #31
 80024ba:	bf41      	itttt	mi
 80024bc:	2200      	movmi	r2, #0
 80024be:	426d      	negmi	r5, r5
 80024c0:	60a2      	strmi	r2, [r4, #8]
 80024c2:	61a5      	strmi	r5, [r4, #24]
 80024c4:	bf58      	it	pl
 80024c6:	60a5      	strpl	r5, [r4, #8]
 80024c8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80024ca:	07d2      	lsls	r2, r2, #31
 80024cc:	d401      	bmi.n	80024d2 <setvbuf+0x12e>
 80024ce:	059b      	lsls	r3, r3, #22
 80024d0:	d513      	bpl.n	80024fa <setvbuf+0x156>
 80024d2:	2500      	movs	r5, #0
 80024d4:	e7d5      	b.n	8002482 <setvbuf+0xde>
 80024d6:	4648      	mov	r0, r9
 80024d8:	f000 f9b4 	bl	8002844 <malloc>
 80024dc:	4606      	mov	r6, r0
 80024de:	2800      	cmp	r0, #0
 80024e0:	d0b8      	beq.n	8002454 <setvbuf+0xb0>
 80024e2:	89a3      	ldrh	r3, [r4, #12]
 80024e4:	464d      	mov	r5, r9
 80024e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024ea:	81a3      	strh	r3, [r4, #12]
 80024ec:	e7cf      	b.n	800248e <setvbuf+0xea>
 80024ee:	2500      	movs	r5, #0
 80024f0:	e7b2      	b.n	8002458 <setvbuf+0xb4>
 80024f2:	46a9      	mov	r9, r5
 80024f4:	e7f5      	b.n	80024e2 <setvbuf+0x13e>
 80024f6:	60a2      	str	r2, [r4, #8]
 80024f8:	e7e6      	b.n	80024c8 <setvbuf+0x124>
 80024fa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80024fc:	f000 f958 	bl	80027b0 <__retarget_lock_release_recursive>
 8002500:	e7e7      	b.n	80024d2 <setvbuf+0x12e>
 8002502:	f04f 35ff 	mov.w	r5, #4294967295
 8002506:	e7bc      	b.n	8002482 <setvbuf+0xde>
 8002508:	20000018 	.word	0x20000018

0800250c <__sread>:
 800250c:	b510      	push	{r4, lr}
 800250e:	460c      	mov	r4, r1
 8002510:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002514:	f000 f8fc 	bl	8002710 <_read_r>
 8002518:	2800      	cmp	r0, #0
 800251a:	bfab      	itete	ge
 800251c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800251e:	89a3      	ldrhlt	r3, [r4, #12]
 8002520:	181b      	addge	r3, r3, r0
 8002522:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002526:	bfac      	ite	ge
 8002528:	6563      	strge	r3, [r4, #84]	@ 0x54
 800252a:	81a3      	strhlt	r3, [r4, #12]
 800252c:	bd10      	pop	{r4, pc}

0800252e <__swrite>:
 800252e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002532:	461f      	mov	r7, r3
 8002534:	898b      	ldrh	r3, [r1, #12]
 8002536:	4605      	mov	r5, r0
 8002538:	05db      	lsls	r3, r3, #23
 800253a:	460c      	mov	r4, r1
 800253c:	4616      	mov	r6, r2
 800253e:	d505      	bpl.n	800254c <__swrite+0x1e>
 8002540:	2302      	movs	r3, #2
 8002542:	2200      	movs	r2, #0
 8002544:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002548:	f000 f8d0 	bl	80026ec <_lseek_r>
 800254c:	89a3      	ldrh	r3, [r4, #12]
 800254e:	4632      	mov	r2, r6
 8002550:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002554:	81a3      	strh	r3, [r4, #12]
 8002556:	4628      	mov	r0, r5
 8002558:	463b      	mov	r3, r7
 800255a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800255e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002562:	f000 b8e7 	b.w	8002734 <_write_r>

08002566 <__sseek>:
 8002566:	b510      	push	{r4, lr}
 8002568:	460c      	mov	r4, r1
 800256a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800256e:	f000 f8bd 	bl	80026ec <_lseek_r>
 8002572:	1c43      	adds	r3, r0, #1
 8002574:	89a3      	ldrh	r3, [r4, #12]
 8002576:	bf15      	itete	ne
 8002578:	6560      	strne	r0, [r4, #84]	@ 0x54
 800257a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800257e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002582:	81a3      	strheq	r3, [r4, #12]
 8002584:	bf18      	it	ne
 8002586:	81a3      	strhne	r3, [r4, #12]
 8002588:	bd10      	pop	{r4, pc}

0800258a <__sclose>:
 800258a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800258e:	f000 b89d 	b.w	80026cc <_close_r>

08002592 <__swbuf_r>:
 8002592:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002594:	460e      	mov	r6, r1
 8002596:	4614      	mov	r4, r2
 8002598:	4605      	mov	r5, r0
 800259a:	b118      	cbz	r0, 80025a4 <__swbuf_r+0x12>
 800259c:	6a03      	ldr	r3, [r0, #32]
 800259e:	b90b      	cbnz	r3, 80025a4 <__swbuf_r+0x12>
 80025a0:	f7ff fe5a 	bl	8002258 <__sinit>
 80025a4:	69a3      	ldr	r3, [r4, #24]
 80025a6:	60a3      	str	r3, [r4, #8]
 80025a8:	89a3      	ldrh	r3, [r4, #12]
 80025aa:	071a      	lsls	r2, r3, #28
 80025ac:	d501      	bpl.n	80025b2 <__swbuf_r+0x20>
 80025ae:	6923      	ldr	r3, [r4, #16]
 80025b0:	b943      	cbnz	r3, 80025c4 <__swbuf_r+0x32>
 80025b2:	4621      	mov	r1, r4
 80025b4:	4628      	mov	r0, r5
 80025b6:	f000 f82b 	bl	8002610 <__swsetup_r>
 80025ba:	b118      	cbz	r0, 80025c4 <__swbuf_r+0x32>
 80025bc:	f04f 37ff 	mov.w	r7, #4294967295
 80025c0:	4638      	mov	r0, r7
 80025c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025c4:	6823      	ldr	r3, [r4, #0]
 80025c6:	6922      	ldr	r2, [r4, #16]
 80025c8:	b2f6      	uxtb	r6, r6
 80025ca:	1a98      	subs	r0, r3, r2
 80025cc:	6963      	ldr	r3, [r4, #20]
 80025ce:	4637      	mov	r7, r6
 80025d0:	4283      	cmp	r3, r0
 80025d2:	dc05      	bgt.n	80025e0 <__swbuf_r+0x4e>
 80025d4:	4621      	mov	r1, r4
 80025d6:	4628      	mov	r0, r5
 80025d8:	f000 fd3a 	bl	8003050 <_fflush_r>
 80025dc:	2800      	cmp	r0, #0
 80025de:	d1ed      	bne.n	80025bc <__swbuf_r+0x2a>
 80025e0:	68a3      	ldr	r3, [r4, #8]
 80025e2:	3b01      	subs	r3, #1
 80025e4:	60a3      	str	r3, [r4, #8]
 80025e6:	6823      	ldr	r3, [r4, #0]
 80025e8:	1c5a      	adds	r2, r3, #1
 80025ea:	6022      	str	r2, [r4, #0]
 80025ec:	701e      	strb	r6, [r3, #0]
 80025ee:	6962      	ldr	r2, [r4, #20]
 80025f0:	1c43      	adds	r3, r0, #1
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d004      	beq.n	8002600 <__swbuf_r+0x6e>
 80025f6:	89a3      	ldrh	r3, [r4, #12]
 80025f8:	07db      	lsls	r3, r3, #31
 80025fa:	d5e1      	bpl.n	80025c0 <__swbuf_r+0x2e>
 80025fc:	2e0a      	cmp	r6, #10
 80025fe:	d1df      	bne.n	80025c0 <__swbuf_r+0x2e>
 8002600:	4621      	mov	r1, r4
 8002602:	4628      	mov	r0, r5
 8002604:	f000 fd24 	bl	8003050 <_fflush_r>
 8002608:	2800      	cmp	r0, #0
 800260a:	d0d9      	beq.n	80025c0 <__swbuf_r+0x2e>
 800260c:	e7d6      	b.n	80025bc <__swbuf_r+0x2a>
	...

08002610 <__swsetup_r>:
 8002610:	b538      	push	{r3, r4, r5, lr}
 8002612:	4b29      	ldr	r3, [pc, #164]	@ (80026b8 <__swsetup_r+0xa8>)
 8002614:	4605      	mov	r5, r0
 8002616:	6818      	ldr	r0, [r3, #0]
 8002618:	460c      	mov	r4, r1
 800261a:	b118      	cbz	r0, 8002624 <__swsetup_r+0x14>
 800261c:	6a03      	ldr	r3, [r0, #32]
 800261e:	b90b      	cbnz	r3, 8002624 <__swsetup_r+0x14>
 8002620:	f7ff fe1a 	bl	8002258 <__sinit>
 8002624:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002628:	0719      	lsls	r1, r3, #28
 800262a:	d422      	bmi.n	8002672 <__swsetup_r+0x62>
 800262c:	06da      	lsls	r2, r3, #27
 800262e:	d407      	bmi.n	8002640 <__swsetup_r+0x30>
 8002630:	2209      	movs	r2, #9
 8002632:	602a      	str	r2, [r5, #0]
 8002634:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002638:	f04f 30ff 	mov.w	r0, #4294967295
 800263c:	81a3      	strh	r3, [r4, #12]
 800263e:	e033      	b.n	80026a8 <__swsetup_r+0x98>
 8002640:	0758      	lsls	r0, r3, #29
 8002642:	d512      	bpl.n	800266a <__swsetup_r+0x5a>
 8002644:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002646:	b141      	cbz	r1, 800265a <__swsetup_r+0x4a>
 8002648:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800264c:	4299      	cmp	r1, r3
 800264e:	d002      	beq.n	8002656 <__swsetup_r+0x46>
 8002650:	4628      	mov	r0, r5
 8002652:	f000 f8af 	bl	80027b4 <_free_r>
 8002656:	2300      	movs	r3, #0
 8002658:	6363      	str	r3, [r4, #52]	@ 0x34
 800265a:	89a3      	ldrh	r3, [r4, #12]
 800265c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002660:	81a3      	strh	r3, [r4, #12]
 8002662:	2300      	movs	r3, #0
 8002664:	6063      	str	r3, [r4, #4]
 8002666:	6923      	ldr	r3, [r4, #16]
 8002668:	6023      	str	r3, [r4, #0]
 800266a:	89a3      	ldrh	r3, [r4, #12]
 800266c:	f043 0308 	orr.w	r3, r3, #8
 8002670:	81a3      	strh	r3, [r4, #12]
 8002672:	6923      	ldr	r3, [r4, #16]
 8002674:	b94b      	cbnz	r3, 800268a <__swsetup_r+0x7a>
 8002676:	89a3      	ldrh	r3, [r4, #12]
 8002678:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800267c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002680:	d003      	beq.n	800268a <__swsetup_r+0x7a>
 8002682:	4621      	mov	r1, r4
 8002684:	4628      	mov	r0, r5
 8002686:	f000 fd30 	bl	80030ea <__smakebuf_r>
 800268a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800268e:	f013 0201 	ands.w	r2, r3, #1
 8002692:	d00a      	beq.n	80026aa <__swsetup_r+0x9a>
 8002694:	2200      	movs	r2, #0
 8002696:	60a2      	str	r2, [r4, #8]
 8002698:	6962      	ldr	r2, [r4, #20]
 800269a:	4252      	negs	r2, r2
 800269c:	61a2      	str	r2, [r4, #24]
 800269e:	6922      	ldr	r2, [r4, #16]
 80026a0:	b942      	cbnz	r2, 80026b4 <__swsetup_r+0xa4>
 80026a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80026a6:	d1c5      	bne.n	8002634 <__swsetup_r+0x24>
 80026a8:	bd38      	pop	{r3, r4, r5, pc}
 80026aa:	0799      	lsls	r1, r3, #30
 80026ac:	bf58      	it	pl
 80026ae:	6962      	ldrpl	r2, [r4, #20]
 80026b0:	60a2      	str	r2, [r4, #8]
 80026b2:	e7f4      	b.n	800269e <__swsetup_r+0x8e>
 80026b4:	2000      	movs	r0, #0
 80026b6:	e7f7      	b.n	80026a8 <__swsetup_r+0x98>
 80026b8:	20000018 	.word	0x20000018

080026bc <memset>:
 80026bc:	4603      	mov	r3, r0
 80026be:	4402      	add	r2, r0
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d100      	bne.n	80026c6 <memset+0xa>
 80026c4:	4770      	bx	lr
 80026c6:	f803 1b01 	strb.w	r1, [r3], #1
 80026ca:	e7f9      	b.n	80026c0 <memset+0x4>

080026cc <_close_r>:
 80026cc:	b538      	push	{r3, r4, r5, lr}
 80026ce:	2300      	movs	r3, #0
 80026d0:	4d05      	ldr	r5, [pc, #20]	@ (80026e8 <_close_r+0x1c>)
 80026d2:	4604      	mov	r4, r0
 80026d4:	4608      	mov	r0, r1
 80026d6:	602b      	str	r3, [r5, #0]
 80026d8:	f7fd fffb 	bl	80006d2 <_close>
 80026dc:	1c43      	adds	r3, r0, #1
 80026de:	d102      	bne.n	80026e6 <_close_r+0x1a>
 80026e0:	682b      	ldr	r3, [r5, #0]
 80026e2:	b103      	cbz	r3, 80026e6 <_close_r+0x1a>
 80026e4:	6023      	str	r3, [r4, #0]
 80026e6:	bd38      	pop	{r3, r4, r5, pc}
 80026e8:	200002a0 	.word	0x200002a0

080026ec <_lseek_r>:
 80026ec:	b538      	push	{r3, r4, r5, lr}
 80026ee:	4604      	mov	r4, r0
 80026f0:	4608      	mov	r0, r1
 80026f2:	4611      	mov	r1, r2
 80026f4:	2200      	movs	r2, #0
 80026f6:	4d05      	ldr	r5, [pc, #20]	@ (800270c <_lseek_r+0x20>)
 80026f8:	602a      	str	r2, [r5, #0]
 80026fa:	461a      	mov	r2, r3
 80026fc:	f7fe f80d 	bl	800071a <_lseek>
 8002700:	1c43      	adds	r3, r0, #1
 8002702:	d102      	bne.n	800270a <_lseek_r+0x1e>
 8002704:	682b      	ldr	r3, [r5, #0]
 8002706:	b103      	cbz	r3, 800270a <_lseek_r+0x1e>
 8002708:	6023      	str	r3, [r4, #0]
 800270a:	bd38      	pop	{r3, r4, r5, pc}
 800270c:	200002a0 	.word	0x200002a0

08002710 <_read_r>:
 8002710:	b538      	push	{r3, r4, r5, lr}
 8002712:	4604      	mov	r4, r0
 8002714:	4608      	mov	r0, r1
 8002716:	4611      	mov	r1, r2
 8002718:	2200      	movs	r2, #0
 800271a:	4d05      	ldr	r5, [pc, #20]	@ (8002730 <_read_r+0x20>)
 800271c:	602a      	str	r2, [r5, #0]
 800271e:	461a      	mov	r2, r3
 8002720:	f7fd ffba 	bl	8000698 <_read>
 8002724:	1c43      	adds	r3, r0, #1
 8002726:	d102      	bne.n	800272e <_read_r+0x1e>
 8002728:	682b      	ldr	r3, [r5, #0]
 800272a:	b103      	cbz	r3, 800272e <_read_r+0x1e>
 800272c:	6023      	str	r3, [r4, #0]
 800272e:	bd38      	pop	{r3, r4, r5, pc}
 8002730:	200002a0 	.word	0x200002a0

08002734 <_write_r>:
 8002734:	b538      	push	{r3, r4, r5, lr}
 8002736:	4604      	mov	r4, r0
 8002738:	4608      	mov	r0, r1
 800273a:	4611      	mov	r1, r2
 800273c:	2200      	movs	r2, #0
 800273e:	4d05      	ldr	r5, [pc, #20]	@ (8002754 <_write_r+0x20>)
 8002740:	602a      	str	r2, [r5, #0]
 8002742:	461a      	mov	r2, r3
 8002744:	f7fd fe8a 	bl	800045c <_write>
 8002748:	1c43      	adds	r3, r0, #1
 800274a:	d102      	bne.n	8002752 <_write_r+0x1e>
 800274c:	682b      	ldr	r3, [r5, #0]
 800274e:	b103      	cbz	r3, 8002752 <_write_r+0x1e>
 8002750:	6023      	str	r3, [r4, #0]
 8002752:	bd38      	pop	{r3, r4, r5, pc}
 8002754:	200002a0 	.word	0x200002a0

08002758 <__errno>:
 8002758:	4b01      	ldr	r3, [pc, #4]	@ (8002760 <__errno+0x8>)
 800275a:	6818      	ldr	r0, [r3, #0]
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	20000018 	.word	0x20000018

08002764 <__libc_init_array>:
 8002764:	b570      	push	{r4, r5, r6, lr}
 8002766:	2600      	movs	r6, #0
 8002768:	4d0c      	ldr	r5, [pc, #48]	@ (800279c <__libc_init_array+0x38>)
 800276a:	4c0d      	ldr	r4, [pc, #52]	@ (80027a0 <__libc_init_array+0x3c>)
 800276c:	1b64      	subs	r4, r4, r5
 800276e:	10a4      	asrs	r4, r4, #2
 8002770:	42a6      	cmp	r6, r4
 8002772:	d109      	bne.n	8002788 <__libc_init_array+0x24>
 8002774:	f000 fd36 	bl	80031e4 <_init>
 8002778:	2600      	movs	r6, #0
 800277a:	4d0a      	ldr	r5, [pc, #40]	@ (80027a4 <__libc_init_array+0x40>)
 800277c:	4c0a      	ldr	r4, [pc, #40]	@ (80027a8 <__libc_init_array+0x44>)
 800277e:	1b64      	subs	r4, r4, r5
 8002780:	10a4      	asrs	r4, r4, #2
 8002782:	42a6      	cmp	r6, r4
 8002784:	d105      	bne.n	8002792 <__libc_init_array+0x2e>
 8002786:	bd70      	pop	{r4, r5, r6, pc}
 8002788:	f855 3b04 	ldr.w	r3, [r5], #4
 800278c:	4798      	blx	r3
 800278e:	3601      	adds	r6, #1
 8002790:	e7ee      	b.n	8002770 <__libc_init_array+0xc>
 8002792:	f855 3b04 	ldr.w	r3, [r5], #4
 8002796:	4798      	blx	r3
 8002798:	3601      	adds	r6, #1
 800279a:	e7f2      	b.n	8002782 <__libc_init_array+0x1e>
 800279c:	08003290 	.word	0x08003290
 80027a0:	08003290 	.word	0x08003290
 80027a4:	08003290 	.word	0x08003290
 80027a8:	08003294 	.word	0x08003294

080027ac <__retarget_lock_init_recursive>:
 80027ac:	4770      	bx	lr

080027ae <__retarget_lock_acquire_recursive>:
 80027ae:	4770      	bx	lr

080027b0 <__retarget_lock_release_recursive>:
 80027b0:	4770      	bx	lr
	...

080027b4 <_free_r>:
 80027b4:	b538      	push	{r3, r4, r5, lr}
 80027b6:	4605      	mov	r5, r0
 80027b8:	2900      	cmp	r1, #0
 80027ba:	d040      	beq.n	800283e <_free_r+0x8a>
 80027bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80027c0:	1f0c      	subs	r4, r1, #4
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	bfb8      	it	lt
 80027c6:	18e4      	addlt	r4, r4, r3
 80027c8:	f000 f8e6 	bl	8002998 <__malloc_lock>
 80027cc:	4a1c      	ldr	r2, [pc, #112]	@ (8002840 <_free_r+0x8c>)
 80027ce:	6813      	ldr	r3, [r2, #0]
 80027d0:	b933      	cbnz	r3, 80027e0 <_free_r+0x2c>
 80027d2:	6063      	str	r3, [r4, #4]
 80027d4:	6014      	str	r4, [r2, #0]
 80027d6:	4628      	mov	r0, r5
 80027d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80027dc:	f000 b8e2 	b.w	80029a4 <__malloc_unlock>
 80027e0:	42a3      	cmp	r3, r4
 80027e2:	d908      	bls.n	80027f6 <_free_r+0x42>
 80027e4:	6820      	ldr	r0, [r4, #0]
 80027e6:	1821      	adds	r1, r4, r0
 80027e8:	428b      	cmp	r3, r1
 80027ea:	bf01      	itttt	eq
 80027ec:	6819      	ldreq	r1, [r3, #0]
 80027ee:	685b      	ldreq	r3, [r3, #4]
 80027f0:	1809      	addeq	r1, r1, r0
 80027f2:	6021      	streq	r1, [r4, #0]
 80027f4:	e7ed      	b.n	80027d2 <_free_r+0x1e>
 80027f6:	461a      	mov	r2, r3
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	b10b      	cbz	r3, 8002800 <_free_r+0x4c>
 80027fc:	42a3      	cmp	r3, r4
 80027fe:	d9fa      	bls.n	80027f6 <_free_r+0x42>
 8002800:	6811      	ldr	r1, [r2, #0]
 8002802:	1850      	adds	r0, r2, r1
 8002804:	42a0      	cmp	r0, r4
 8002806:	d10b      	bne.n	8002820 <_free_r+0x6c>
 8002808:	6820      	ldr	r0, [r4, #0]
 800280a:	4401      	add	r1, r0
 800280c:	1850      	adds	r0, r2, r1
 800280e:	4283      	cmp	r3, r0
 8002810:	6011      	str	r1, [r2, #0]
 8002812:	d1e0      	bne.n	80027d6 <_free_r+0x22>
 8002814:	6818      	ldr	r0, [r3, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	4408      	add	r0, r1
 800281a:	6010      	str	r0, [r2, #0]
 800281c:	6053      	str	r3, [r2, #4]
 800281e:	e7da      	b.n	80027d6 <_free_r+0x22>
 8002820:	d902      	bls.n	8002828 <_free_r+0x74>
 8002822:	230c      	movs	r3, #12
 8002824:	602b      	str	r3, [r5, #0]
 8002826:	e7d6      	b.n	80027d6 <_free_r+0x22>
 8002828:	6820      	ldr	r0, [r4, #0]
 800282a:	1821      	adds	r1, r4, r0
 800282c:	428b      	cmp	r3, r1
 800282e:	bf01      	itttt	eq
 8002830:	6819      	ldreq	r1, [r3, #0]
 8002832:	685b      	ldreq	r3, [r3, #4]
 8002834:	1809      	addeq	r1, r1, r0
 8002836:	6021      	streq	r1, [r4, #0]
 8002838:	6063      	str	r3, [r4, #4]
 800283a:	6054      	str	r4, [r2, #4]
 800283c:	e7cb      	b.n	80027d6 <_free_r+0x22>
 800283e:	bd38      	pop	{r3, r4, r5, pc}
 8002840:	200002ac 	.word	0x200002ac

08002844 <malloc>:
 8002844:	4b02      	ldr	r3, [pc, #8]	@ (8002850 <malloc+0xc>)
 8002846:	4601      	mov	r1, r0
 8002848:	6818      	ldr	r0, [r3, #0]
 800284a:	f000 b825 	b.w	8002898 <_malloc_r>
 800284e:	bf00      	nop
 8002850:	20000018 	.word	0x20000018

08002854 <sbrk_aligned>:
 8002854:	b570      	push	{r4, r5, r6, lr}
 8002856:	4e0f      	ldr	r6, [pc, #60]	@ (8002894 <sbrk_aligned+0x40>)
 8002858:	460c      	mov	r4, r1
 800285a:	6831      	ldr	r1, [r6, #0]
 800285c:	4605      	mov	r5, r0
 800285e:	b911      	cbnz	r1, 8002866 <sbrk_aligned+0x12>
 8002860:	f000 fca2 	bl	80031a8 <_sbrk_r>
 8002864:	6030      	str	r0, [r6, #0]
 8002866:	4621      	mov	r1, r4
 8002868:	4628      	mov	r0, r5
 800286a:	f000 fc9d 	bl	80031a8 <_sbrk_r>
 800286e:	1c43      	adds	r3, r0, #1
 8002870:	d103      	bne.n	800287a <sbrk_aligned+0x26>
 8002872:	f04f 34ff 	mov.w	r4, #4294967295
 8002876:	4620      	mov	r0, r4
 8002878:	bd70      	pop	{r4, r5, r6, pc}
 800287a:	1cc4      	adds	r4, r0, #3
 800287c:	f024 0403 	bic.w	r4, r4, #3
 8002880:	42a0      	cmp	r0, r4
 8002882:	d0f8      	beq.n	8002876 <sbrk_aligned+0x22>
 8002884:	1a21      	subs	r1, r4, r0
 8002886:	4628      	mov	r0, r5
 8002888:	f000 fc8e 	bl	80031a8 <_sbrk_r>
 800288c:	3001      	adds	r0, #1
 800288e:	d1f2      	bne.n	8002876 <sbrk_aligned+0x22>
 8002890:	e7ef      	b.n	8002872 <sbrk_aligned+0x1e>
 8002892:	bf00      	nop
 8002894:	200002a8 	.word	0x200002a8

08002898 <_malloc_r>:
 8002898:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800289c:	1ccd      	adds	r5, r1, #3
 800289e:	f025 0503 	bic.w	r5, r5, #3
 80028a2:	3508      	adds	r5, #8
 80028a4:	2d0c      	cmp	r5, #12
 80028a6:	bf38      	it	cc
 80028a8:	250c      	movcc	r5, #12
 80028aa:	2d00      	cmp	r5, #0
 80028ac:	4606      	mov	r6, r0
 80028ae:	db01      	blt.n	80028b4 <_malloc_r+0x1c>
 80028b0:	42a9      	cmp	r1, r5
 80028b2:	d904      	bls.n	80028be <_malloc_r+0x26>
 80028b4:	230c      	movs	r3, #12
 80028b6:	6033      	str	r3, [r6, #0]
 80028b8:	2000      	movs	r0, #0
 80028ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80028be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002994 <_malloc_r+0xfc>
 80028c2:	f000 f869 	bl	8002998 <__malloc_lock>
 80028c6:	f8d8 3000 	ldr.w	r3, [r8]
 80028ca:	461c      	mov	r4, r3
 80028cc:	bb44      	cbnz	r4, 8002920 <_malloc_r+0x88>
 80028ce:	4629      	mov	r1, r5
 80028d0:	4630      	mov	r0, r6
 80028d2:	f7ff ffbf 	bl	8002854 <sbrk_aligned>
 80028d6:	1c43      	adds	r3, r0, #1
 80028d8:	4604      	mov	r4, r0
 80028da:	d158      	bne.n	800298e <_malloc_r+0xf6>
 80028dc:	f8d8 4000 	ldr.w	r4, [r8]
 80028e0:	4627      	mov	r7, r4
 80028e2:	2f00      	cmp	r7, #0
 80028e4:	d143      	bne.n	800296e <_malloc_r+0xd6>
 80028e6:	2c00      	cmp	r4, #0
 80028e8:	d04b      	beq.n	8002982 <_malloc_r+0xea>
 80028ea:	6823      	ldr	r3, [r4, #0]
 80028ec:	4639      	mov	r1, r7
 80028ee:	4630      	mov	r0, r6
 80028f0:	eb04 0903 	add.w	r9, r4, r3
 80028f4:	f000 fc58 	bl	80031a8 <_sbrk_r>
 80028f8:	4581      	cmp	r9, r0
 80028fa:	d142      	bne.n	8002982 <_malloc_r+0xea>
 80028fc:	6821      	ldr	r1, [r4, #0]
 80028fe:	4630      	mov	r0, r6
 8002900:	1a6d      	subs	r5, r5, r1
 8002902:	4629      	mov	r1, r5
 8002904:	f7ff ffa6 	bl	8002854 <sbrk_aligned>
 8002908:	3001      	adds	r0, #1
 800290a:	d03a      	beq.n	8002982 <_malloc_r+0xea>
 800290c:	6823      	ldr	r3, [r4, #0]
 800290e:	442b      	add	r3, r5
 8002910:	6023      	str	r3, [r4, #0]
 8002912:	f8d8 3000 	ldr.w	r3, [r8]
 8002916:	685a      	ldr	r2, [r3, #4]
 8002918:	bb62      	cbnz	r2, 8002974 <_malloc_r+0xdc>
 800291a:	f8c8 7000 	str.w	r7, [r8]
 800291e:	e00f      	b.n	8002940 <_malloc_r+0xa8>
 8002920:	6822      	ldr	r2, [r4, #0]
 8002922:	1b52      	subs	r2, r2, r5
 8002924:	d420      	bmi.n	8002968 <_malloc_r+0xd0>
 8002926:	2a0b      	cmp	r2, #11
 8002928:	d917      	bls.n	800295a <_malloc_r+0xc2>
 800292a:	1961      	adds	r1, r4, r5
 800292c:	42a3      	cmp	r3, r4
 800292e:	6025      	str	r5, [r4, #0]
 8002930:	bf18      	it	ne
 8002932:	6059      	strne	r1, [r3, #4]
 8002934:	6863      	ldr	r3, [r4, #4]
 8002936:	bf08      	it	eq
 8002938:	f8c8 1000 	streq.w	r1, [r8]
 800293c:	5162      	str	r2, [r4, r5]
 800293e:	604b      	str	r3, [r1, #4]
 8002940:	4630      	mov	r0, r6
 8002942:	f000 f82f 	bl	80029a4 <__malloc_unlock>
 8002946:	f104 000b 	add.w	r0, r4, #11
 800294a:	1d23      	adds	r3, r4, #4
 800294c:	f020 0007 	bic.w	r0, r0, #7
 8002950:	1ac2      	subs	r2, r0, r3
 8002952:	bf1c      	itt	ne
 8002954:	1a1b      	subne	r3, r3, r0
 8002956:	50a3      	strne	r3, [r4, r2]
 8002958:	e7af      	b.n	80028ba <_malloc_r+0x22>
 800295a:	6862      	ldr	r2, [r4, #4]
 800295c:	42a3      	cmp	r3, r4
 800295e:	bf0c      	ite	eq
 8002960:	f8c8 2000 	streq.w	r2, [r8]
 8002964:	605a      	strne	r2, [r3, #4]
 8002966:	e7eb      	b.n	8002940 <_malloc_r+0xa8>
 8002968:	4623      	mov	r3, r4
 800296a:	6864      	ldr	r4, [r4, #4]
 800296c:	e7ae      	b.n	80028cc <_malloc_r+0x34>
 800296e:	463c      	mov	r4, r7
 8002970:	687f      	ldr	r7, [r7, #4]
 8002972:	e7b6      	b.n	80028e2 <_malloc_r+0x4a>
 8002974:	461a      	mov	r2, r3
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	42a3      	cmp	r3, r4
 800297a:	d1fb      	bne.n	8002974 <_malloc_r+0xdc>
 800297c:	2300      	movs	r3, #0
 800297e:	6053      	str	r3, [r2, #4]
 8002980:	e7de      	b.n	8002940 <_malloc_r+0xa8>
 8002982:	230c      	movs	r3, #12
 8002984:	4630      	mov	r0, r6
 8002986:	6033      	str	r3, [r6, #0]
 8002988:	f000 f80c 	bl	80029a4 <__malloc_unlock>
 800298c:	e794      	b.n	80028b8 <_malloc_r+0x20>
 800298e:	6005      	str	r5, [r0, #0]
 8002990:	e7d6      	b.n	8002940 <_malloc_r+0xa8>
 8002992:	bf00      	nop
 8002994:	200002ac 	.word	0x200002ac

08002998 <__malloc_lock>:
 8002998:	4801      	ldr	r0, [pc, #4]	@ (80029a0 <__malloc_lock+0x8>)
 800299a:	f7ff bf08 	b.w	80027ae <__retarget_lock_acquire_recursive>
 800299e:	bf00      	nop
 80029a0:	200002a4 	.word	0x200002a4

080029a4 <__malloc_unlock>:
 80029a4:	4801      	ldr	r0, [pc, #4]	@ (80029ac <__malloc_unlock+0x8>)
 80029a6:	f7ff bf03 	b.w	80027b0 <__retarget_lock_release_recursive>
 80029aa:	bf00      	nop
 80029ac:	200002a4 	.word	0x200002a4

080029b0 <__sfputc_r>:
 80029b0:	6893      	ldr	r3, [r2, #8]
 80029b2:	b410      	push	{r4}
 80029b4:	3b01      	subs	r3, #1
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	6093      	str	r3, [r2, #8]
 80029ba:	da07      	bge.n	80029cc <__sfputc_r+0x1c>
 80029bc:	6994      	ldr	r4, [r2, #24]
 80029be:	42a3      	cmp	r3, r4
 80029c0:	db01      	blt.n	80029c6 <__sfputc_r+0x16>
 80029c2:	290a      	cmp	r1, #10
 80029c4:	d102      	bne.n	80029cc <__sfputc_r+0x1c>
 80029c6:	bc10      	pop	{r4}
 80029c8:	f7ff bde3 	b.w	8002592 <__swbuf_r>
 80029cc:	6813      	ldr	r3, [r2, #0]
 80029ce:	1c58      	adds	r0, r3, #1
 80029d0:	6010      	str	r0, [r2, #0]
 80029d2:	7019      	strb	r1, [r3, #0]
 80029d4:	4608      	mov	r0, r1
 80029d6:	bc10      	pop	{r4}
 80029d8:	4770      	bx	lr

080029da <__sfputs_r>:
 80029da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029dc:	4606      	mov	r6, r0
 80029de:	460f      	mov	r7, r1
 80029e0:	4614      	mov	r4, r2
 80029e2:	18d5      	adds	r5, r2, r3
 80029e4:	42ac      	cmp	r4, r5
 80029e6:	d101      	bne.n	80029ec <__sfputs_r+0x12>
 80029e8:	2000      	movs	r0, #0
 80029ea:	e007      	b.n	80029fc <__sfputs_r+0x22>
 80029ec:	463a      	mov	r2, r7
 80029ee:	4630      	mov	r0, r6
 80029f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029f4:	f7ff ffdc 	bl	80029b0 <__sfputc_r>
 80029f8:	1c43      	adds	r3, r0, #1
 80029fa:	d1f3      	bne.n	80029e4 <__sfputs_r+0xa>
 80029fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002a00 <_vfiprintf_r>:
 8002a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a04:	460d      	mov	r5, r1
 8002a06:	4614      	mov	r4, r2
 8002a08:	4698      	mov	r8, r3
 8002a0a:	4606      	mov	r6, r0
 8002a0c:	b09d      	sub	sp, #116	@ 0x74
 8002a0e:	b118      	cbz	r0, 8002a18 <_vfiprintf_r+0x18>
 8002a10:	6a03      	ldr	r3, [r0, #32]
 8002a12:	b90b      	cbnz	r3, 8002a18 <_vfiprintf_r+0x18>
 8002a14:	f7ff fc20 	bl	8002258 <__sinit>
 8002a18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002a1a:	07d9      	lsls	r1, r3, #31
 8002a1c:	d405      	bmi.n	8002a2a <_vfiprintf_r+0x2a>
 8002a1e:	89ab      	ldrh	r3, [r5, #12]
 8002a20:	059a      	lsls	r2, r3, #22
 8002a22:	d402      	bmi.n	8002a2a <_vfiprintf_r+0x2a>
 8002a24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002a26:	f7ff fec2 	bl	80027ae <__retarget_lock_acquire_recursive>
 8002a2a:	89ab      	ldrh	r3, [r5, #12]
 8002a2c:	071b      	lsls	r3, r3, #28
 8002a2e:	d501      	bpl.n	8002a34 <_vfiprintf_r+0x34>
 8002a30:	692b      	ldr	r3, [r5, #16]
 8002a32:	b99b      	cbnz	r3, 8002a5c <_vfiprintf_r+0x5c>
 8002a34:	4629      	mov	r1, r5
 8002a36:	4630      	mov	r0, r6
 8002a38:	f7ff fdea 	bl	8002610 <__swsetup_r>
 8002a3c:	b170      	cbz	r0, 8002a5c <_vfiprintf_r+0x5c>
 8002a3e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002a40:	07dc      	lsls	r4, r3, #31
 8002a42:	d504      	bpl.n	8002a4e <_vfiprintf_r+0x4e>
 8002a44:	f04f 30ff 	mov.w	r0, #4294967295
 8002a48:	b01d      	add	sp, #116	@ 0x74
 8002a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a4e:	89ab      	ldrh	r3, [r5, #12]
 8002a50:	0598      	lsls	r0, r3, #22
 8002a52:	d4f7      	bmi.n	8002a44 <_vfiprintf_r+0x44>
 8002a54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002a56:	f7ff feab 	bl	80027b0 <__retarget_lock_release_recursive>
 8002a5a:	e7f3      	b.n	8002a44 <_vfiprintf_r+0x44>
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8002a60:	2320      	movs	r3, #32
 8002a62:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002a66:	2330      	movs	r3, #48	@ 0x30
 8002a68:	f04f 0901 	mov.w	r9, #1
 8002a6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8002a70:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8002c1c <_vfiprintf_r+0x21c>
 8002a74:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002a78:	4623      	mov	r3, r4
 8002a7a:	469a      	mov	sl, r3
 8002a7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002a80:	b10a      	cbz	r2, 8002a86 <_vfiprintf_r+0x86>
 8002a82:	2a25      	cmp	r2, #37	@ 0x25
 8002a84:	d1f9      	bne.n	8002a7a <_vfiprintf_r+0x7a>
 8002a86:	ebba 0b04 	subs.w	fp, sl, r4
 8002a8a:	d00b      	beq.n	8002aa4 <_vfiprintf_r+0xa4>
 8002a8c:	465b      	mov	r3, fp
 8002a8e:	4622      	mov	r2, r4
 8002a90:	4629      	mov	r1, r5
 8002a92:	4630      	mov	r0, r6
 8002a94:	f7ff ffa1 	bl	80029da <__sfputs_r>
 8002a98:	3001      	adds	r0, #1
 8002a9a:	f000 80a7 	beq.w	8002bec <_vfiprintf_r+0x1ec>
 8002a9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002aa0:	445a      	add	r2, fp
 8002aa2:	9209      	str	r2, [sp, #36]	@ 0x24
 8002aa4:	f89a 3000 	ldrb.w	r3, [sl]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	f000 809f 	beq.w	8002bec <_vfiprintf_r+0x1ec>
 8002aae:	2300      	movs	r3, #0
 8002ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ab4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ab8:	f10a 0a01 	add.w	sl, sl, #1
 8002abc:	9304      	str	r3, [sp, #16]
 8002abe:	9307      	str	r3, [sp, #28]
 8002ac0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002ac4:	931a      	str	r3, [sp, #104]	@ 0x68
 8002ac6:	4654      	mov	r4, sl
 8002ac8:	2205      	movs	r2, #5
 8002aca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ace:	4853      	ldr	r0, [pc, #332]	@ (8002c1c <_vfiprintf_r+0x21c>)
 8002ad0:	f000 fb7a 	bl	80031c8 <memchr>
 8002ad4:	9a04      	ldr	r2, [sp, #16]
 8002ad6:	b9d8      	cbnz	r0, 8002b10 <_vfiprintf_r+0x110>
 8002ad8:	06d1      	lsls	r1, r2, #27
 8002ada:	bf44      	itt	mi
 8002adc:	2320      	movmi	r3, #32
 8002ade:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002ae2:	0713      	lsls	r3, r2, #28
 8002ae4:	bf44      	itt	mi
 8002ae6:	232b      	movmi	r3, #43	@ 0x2b
 8002ae8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002aec:	f89a 3000 	ldrb.w	r3, [sl]
 8002af0:	2b2a      	cmp	r3, #42	@ 0x2a
 8002af2:	d015      	beq.n	8002b20 <_vfiprintf_r+0x120>
 8002af4:	4654      	mov	r4, sl
 8002af6:	2000      	movs	r0, #0
 8002af8:	f04f 0c0a 	mov.w	ip, #10
 8002afc:	9a07      	ldr	r2, [sp, #28]
 8002afe:	4621      	mov	r1, r4
 8002b00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002b04:	3b30      	subs	r3, #48	@ 0x30
 8002b06:	2b09      	cmp	r3, #9
 8002b08:	d94b      	bls.n	8002ba2 <_vfiprintf_r+0x1a2>
 8002b0a:	b1b0      	cbz	r0, 8002b3a <_vfiprintf_r+0x13a>
 8002b0c:	9207      	str	r2, [sp, #28]
 8002b0e:	e014      	b.n	8002b3a <_vfiprintf_r+0x13a>
 8002b10:	eba0 0308 	sub.w	r3, r0, r8
 8002b14:	fa09 f303 	lsl.w	r3, r9, r3
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	46a2      	mov	sl, r4
 8002b1c:	9304      	str	r3, [sp, #16]
 8002b1e:	e7d2      	b.n	8002ac6 <_vfiprintf_r+0xc6>
 8002b20:	9b03      	ldr	r3, [sp, #12]
 8002b22:	1d19      	adds	r1, r3, #4
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	9103      	str	r1, [sp, #12]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	bfbb      	ittet	lt
 8002b2c:	425b      	neglt	r3, r3
 8002b2e:	f042 0202 	orrlt.w	r2, r2, #2
 8002b32:	9307      	strge	r3, [sp, #28]
 8002b34:	9307      	strlt	r3, [sp, #28]
 8002b36:	bfb8      	it	lt
 8002b38:	9204      	strlt	r2, [sp, #16]
 8002b3a:	7823      	ldrb	r3, [r4, #0]
 8002b3c:	2b2e      	cmp	r3, #46	@ 0x2e
 8002b3e:	d10a      	bne.n	8002b56 <_vfiprintf_r+0x156>
 8002b40:	7863      	ldrb	r3, [r4, #1]
 8002b42:	2b2a      	cmp	r3, #42	@ 0x2a
 8002b44:	d132      	bne.n	8002bac <_vfiprintf_r+0x1ac>
 8002b46:	9b03      	ldr	r3, [sp, #12]
 8002b48:	3402      	adds	r4, #2
 8002b4a:	1d1a      	adds	r2, r3, #4
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	9203      	str	r2, [sp, #12]
 8002b50:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002b54:	9305      	str	r3, [sp, #20]
 8002b56:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8002c20 <_vfiprintf_r+0x220>
 8002b5a:	2203      	movs	r2, #3
 8002b5c:	4650      	mov	r0, sl
 8002b5e:	7821      	ldrb	r1, [r4, #0]
 8002b60:	f000 fb32 	bl	80031c8 <memchr>
 8002b64:	b138      	cbz	r0, 8002b76 <_vfiprintf_r+0x176>
 8002b66:	2240      	movs	r2, #64	@ 0x40
 8002b68:	9b04      	ldr	r3, [sp, #16]
 8002b6a:	eba0 000a 	sub.w	r0, r0, sl
 8002b6e:	4082      	lsls	r2, r0
 8002b70:	4313      	orrs	r3, r2
 8002b72:	3401      	adds	r4, #1
 8002b74:	9304      	str	r3, [sp, #16]
 8002b76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b7a:	2206      	movs	r2, #6
 8002b7c:	4829      	ldr	r0, [pc, #164]	@ (8002c24 <_vfiprintf_r+0x224>)
 8002b7e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002b82:	f000 fb21 	bl	80031c8 <memchr>
 8002b86:	2800      	cmp	r0, #0
 8002b88:	d03f      	beq.n	8002c0a <_vfiprintf_r+0x20a>
 8002b8a:	4b27      	ldr	r3, [pc, #156]	@ (8002c28 <_vfiprintf_r+0x228>)
 8002b8c:	bb1b      	cbnz	r3, 8002bd6 <_vfiprintf_r+0x1d6>
 8002b8e:	9b03      	ldr	r3, [sp, #12]
 8002b90:	3307      	adds	r3, #7
 8002b92:	f023 0307 	bic.w	r3, r3, #7
 8002b96:	3308      	adds	r3, #8
 8002b98:	9303      	str	r3, [sp, #12]
 8002b9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002b9c:	443b      	add	r3, r7
 8002b9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8002ba0:	e76a      	b.n	8002a78 <_vfiprintf_r+0x78>
 8002ba2:	460c      	mov	r4, r1
 8002ba4:	2001      	movs	r0, #1
 8002ba6:	fb0c 3202 	mla	r2, ip, r2, r3
 8002baa:	e7a8      	b.n	8002afe <_vfiprintf_r+0xfe>
 8002bac:	2300      	movs	r3, #0
 8002bae:	f04f 0c0a 	mov.w	ip, #10
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	3401      	adds	r4, #1
 8002bb6:	9305      	str	r3, [sp, #20]
 8002bb8:	4620      	mov	r0, r4
 8002bba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002bbe:	3a30      	subs	r2, #48	@ 0x30
 8002bc0:	2a09      	cmp	r2, #9
 8002bc2:	d903      	bls.n	8002bcc <_vfiprintf_r+0x1cc>
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d0c6      	beq.n	8002b56 <_vfiprintf_r+0x156>
 8002bc8:	9105      	str	r1, [sp, #20]
 8002bca:	e7c4      	b.n	8002b56 <_vfiprintf_r+0x156>
 8002bcc:	4604      	mov	r4, r0
 8002bce:	2301      	movs	r3, #1
 8002bd0:	fb0c 2101 	mla	r1, ip, r1, r2
 8002bd4:	e7f0      	b.n	8002bb8 <_vfiprintf_r+0x1b8>
 8002bd6:	ab03      	add	r3, sp, #12
 8002bd8:	9300      	str	r3, [sp, #0]
 8002bda:	462a      	mov	r2, r5
 8002bdc:	4630      	mov	r0, r6
 8002bde:	4b13      	ldr	r3, [pc, #76]	@ (8002c2c <_vfiprintf_r+0x22c>)
 8002be0:	a904      	add	r1, sp, #16
 8002be2:	f3af 8000 	nop.w
 8002be6:	4607      	mov	r7, r0
 8002be8:	1c78      	adds	r0, r7, #1
 8002bea:	d1d6      	bne.n	8002b9a <_vfiprintf_r+0x19a>
 8002bec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002bee:	07d9      	lsls	r1, r3, #31
 8002bf0:	d405      	bmi.n	8002bfe <_vfiprintf_r+0x1fe>
 8002bf2:	89ab      	ldrh	r3, [r5, #12]
 8002bf4:	059a      	lsls	r2, r3, #22
 8002bf6:	d402      	bmi.n	8002bfe <_vfiprintf_r+0x1fe>
 8002bf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002bfa:	f7ff fdd9 	bl	80027b0 <__retarget_lock_release_recursive>
 8002bfe:	89ab      	ldrh	r3, [r5, #12]
 8002c00:	065b      	lsls	r3, r3, #25
 8002c02:	f53f af1f 	bmi.w	8002a44 <_vfiprintf_r+0x44>
 8002c06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002c08:	e71e      	b.n	8002a48 <_vfiprintf_r+0x48>
 8002c0a:	ab03      	add	r3, sp, #12
 8002c0c:	9300      	str	r3, [sp, #0]
 8002c0e:	462a      	mov	r2, r5
 8002c10:	4630      	mov	r0, r6
 8002c12:	4b06      	ldr	r3, [pc, #24]	@ (8002c2c <_vfiprintf_r+0x22c>)
 8002c14:	a904      	add	r1, sp, #16
 8002c16:	f000 f87d 	bl	8002d14 <_printf_i>
 8002c1a:	e7e4      	b.n	8002be6 <_vfiprintf_r+0x1e6>
 8002c1c:	0800325a 	.word	0x0800325a
 8002c20:	08003260 	.word	0x08003260
 8002c24:	08003264 	.word	0x08003264
 8002c28:	00000000 	.word	0x00000000
 8002c2c:	080029db 	.word	0x080029db

08002c30 <_printf_common>:
 8002c30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c34:	4616      	mov	r6, r2
 8002c36:	4698      	mov	r8, r3
 8002c38:	688a      	ldr	r2, [r1, #8]
 8002c3a:	690b      	ldr	r3, [r1, #16]
 8002c3c:	4607      	mov	r7, r0
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	bfb8      	it	lt
 8002c42:	4613      	movlt	r3, r2
 8002c44:	6033      	str	r3, [r6, #0]
 8002c46:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002c4a:	460c      	mov	r4, r1
 8002c4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002c50:	b10a      	cbz	r2, 8002c56 <_printf_common+0x26>
 8002c52:	3301      	adds	r3, #1
 8002c54:	6033      	str	r3, [r6, #0]
 8002c56:	6823      	ldr	r3, [r4, #0]
 8002c58:	0699      	lsls	r1, r3, #26
 8002c5a:	bf42      	ittt	mi
 8002c5c:	6833      	ldrmi	r3, [r6, #0]
 8002c5e:	3302      	addmi	r3, #2
 8002c60:	6033      	strmi	r3, [r6, #0]
 8002c62:	6825      	ldr	r5, [r4, #0]
 8002c64:	f015 0506 	ands.w	r5, r5, #6
 8002c68:	d106      	bne.n	8002c78 <_printf_common+0x48>
 8002c6a:	f104 0a19 	add.w	sl, r4, #25
 8002c6e:	68e3      	ldr	r3, [r4, #12]
 8002c70:	6832      	ldr	r2, [r6, #0]
 8002c72:	1a9b      	subs	r3, r3, r2
 8002c74:	42ab      	cmp	r3, r5
 8002c76:	dc2b      	bgt.n	8002cd0 <_printf_common+0xa0>
 8002c78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002c7c:	6822      	ldr	r2, [r4, #0]
 8002c7e:	3b00      	subs	r3, #0
 8002c80:	bf18      	it	ne
 8002c82:	2301      	movne	r3, #1
 8002c84:	0692      	lsls	r2, r2, #26
 8002c86:	d430      	bmi.n	8002cea <_printf_common+0xba>
 8002c88:	4641      	mov	r1, r8
 8002c8a:	4638      	mov	r0, r7
 8002c8c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002c90:	47c8      	blx	r9
 8002c92:	3001      	adds	r0, #1
 8002c94:	d023      	beq.n	8002cde <_printf_common+0xae>
 8002c96:	6823      	ldr	r3, [r4, #0]
 8002c98:	6922      	ldr	r2, [r4, #16]
 8002c9a:	f003 0306 	and.w	r3, r3, #6
 8002c9e:	2b04      	cmp	r3, #4
 8002ca0:	bf14      	ite	ne
 8002ca2:	2500      	movne	r5, #0
 8002ca4:	6833      	ldreq	r3, [r6, #0]
 8002ca6:	f04f 0600 	mov.w	r6, #0
 8002caa:	bf08      	it	eq
 8002cac:	68e5      	ldreq	r5, [r4, #12]
 8002cae:	f104 041a 	add.w	r4, r4, #26
 8002cb2:	bf08      	it	eq
 8002cb4:	1aed      	subeq	r5, r5, r3
 8002cb6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002cba:	bf08      	it	eq
 8002cbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	bfc4      	itt	gt
 8002cc4:	1a9b      	subgt	r3, r3, r2
 8002cc6:	18ed      	addgt	r5, r5, r3
 8002cc8:	42b5      	cmp	r5, r6
 8002cca:	d11a      	bne.n	8002d02 <_printf_common+0xd2>
 8002ccc:	2000      	movs	r0, #0
 8002cce:	e008      	b.n	8002ce2 <_printf_common+0xb2>
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	4652      	mov	r2, sl
 8002cd4:	4641      	mov	r1, r8
 8002cd6:	4638      	mov	r0, r7
 8002cd8:	47c8      	blx	r9
 8002cda:	3001      	adds	r0, #1
 8002cdc:	d103      	bne.n	8002ce6 <_printf_common+0xb6>
 8002cde:	f04f 30ff 	mov.w	r0, #4294967295
 8002ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ce6:	3501      	adds	r5, #1
 8002ce8:	e7c1      	b.n	8002c6e <_printf_common+0x3e>
 8002cea:	2030      	movs	r0, #48	@ 0x30
 8002cec:	18e1      	adds	r1, r4, r3
 8002cee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002cf2:	1c5a      	adds	r2, r3, #1
 8002cf4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002cf8:	4422      	add	r2, r4
 8002cfa:	3302      	adds	r3, #2
 8002cfc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002d00:	e7c2      	b.n	8002c88 <_printf_common+0x58>
 8002d02:	2301      	movs	r3, #1
 8002d04:	4622      	mov	r2, r4
 8002d06:	4641      	mov	r1, r8
 8002d08:	4638      	mov	r0, r7
 8002d0a:	47c8      	blx	r9
 8002d0c:	3001      	adds	r0, #1
 8002d0e:	d0e6      	beq.n	8002cde <_printf_common+0xae>
 8002d10:	3601      	adds	r6, #1
 8002d12:	e7d9      	b.n	8002cc8 <_printf_common+0x98>

08002d14 <_printf_i>:
 8002d14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d18:	7e0f      	ldrb	r7, [r1, #24]
 8002d1a:	4691      	mov	r9, r2
 8002d1c:	2f78      	cmp	r7, #120	@ 0x78
 8002d1e:	4680      	mov	r8, r0
 8002d20:	460c      	mov	r4, r1
 8002d22:	469a      	mov	sl, r3
 8002d24:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002d26:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002d2a:	d807      	bhi.n	8002d3c <_printf_i+0x28>
 8002d2c:	2f62      	cmp	r7, #98	@ 0x62
 8002d2e:	d80a      	bhi.n	8002d46 <_printf_i+0x32>
 8002d30:	2f00      	cmp	r7, #0
 8002d32:	f000 80d1 	beq.w	8002ed8 <_printf_i+0x1c4>
 8002d36:	2f58      	cmp	r7, #88	@ 0x58
 8002d38:	f000 80b8 	beq.w	8002eac <_printf_i+0x198>
 8002d3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002d40:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002d44:	e03a      	b.n	8002dbc <_printf_i+0xa8>
 8002d46:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002d4a:	2b15      	cmp	r3, #21
 8002d4c:	d8f6      	bhi.n	8002d3c <_printf_i+0x28>
 8002d4e:	a101      	add	r1, pc, #4	@ (adr r1, 8002d54 <_printf_i+0x40>)
 8002d50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002d54:	08002dad 	.word	0x08002dad
 8002d58:	08002dc1 	.word	0x08002dc1
 8002d5c:	08002d3d 	.word	0x08002d3d
 8002d60:	08002d3d 	.word	0x08002d3d
 8002d64:	08002d3d 	.word	0x08002d3d
 8002d68:	08002d3d 	.word	0x08002d3d
 8002d6c:	08002dc1 	.word	0x08002dc1
 8002d70:	08002d3d 	.word	0x08002d3d
 8002d74:	08002d3d 	.word	0x08002d3d
 8002d78:	08002d3d 	.word	0x08002d3d
 8002d7c:	08002d3d 	.word	0x08002d3d
 8002d80:	08002ebf 	.word	0x08002ebf
 8002d84:	08002deb 	.word	0x08002deb
 8002d88:	08002e79 	.word	0x08002e79
 8002d8c:	08002d3d 	.word	0x08002d3d
 8002d90:	08002d3d 	.word	0x08002d3d
 8002d94:	08002ee1 	.word	0x08002ee1
 8002d98:	08002d3d 	.word	0x08002d3d
 8002d9c:	08002deb 	.word	0x08002deb
 8002da0:	08002d3d 	.word	0x08002d3d
 8002da4:	08002d3d 	.word	0x08002d3d
 8002da8:	08002e81 	.word	0x08002e81
 8002dac:	6833      	ldr	r3, [r6, #0]
 8002dae:	1d1a      	adds	r2, r3, #4
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	6032      	str	r2, [r6, #0]
 8002db4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002db8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e09c      	b.n	8002efa <_printf_i+0x1e6>
 8002dc0:	6833      	ldr	r3, [r6, #0]
 8002dc2:	6820      	ldr	r0, [r4, #0]
 8002dc4:	1d19      	adds	r1, r3, #4
 8002dc6:	6031      	str	r1, [r6, #0]
 8002dc8:	0606      	lsls	r6, r0, #24
 8002dca:	d501      	bpl.n	8002dd0 <_printf_i+0xbc>
 8002dcc:	681d      	ldr	r5, [r3, #0]
 8002dce:	e003      	b.n	8002dd8 <_printf_i+0xc4>
 8002dd0:	0645      	lsls	r5, r0, #25
 8002dd2:	d5fb      	bpl.n	8002dcc <_printf_i+0xb8>
 8002dd4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002dd8:	2d00      	cmp	r5, #0
 8002dda:	da03      	bge.n	8002de4 <_printf_i+0xd0>
 8002ddc:	232d      	movs	r3, #45	@ 0x2d
 8002dde:	426d      	negs	r5, r5
 8002de0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002de4:	230a      	movs	r3, #10
 8002de6:	4858      	ldr	r0, [pc, #352]	@ (8002f48 <_printf_i+0x234>)
 8002de8:	e011      	b.n	8002e0e <_printf_i+0xfa>
 8002dea:	6821      	ldr	r1, [r4, #0]
 8002dec:	6833      	ldr	r3, [r6, #0]
 8002dee:	0608      	lsls	r0, r1, #24
 8002df0:	f853 5b04 	ldr.w	r5, [r3], #4
 8002df4:	d402      	bmi.n	8002dfc <_printf_i+0xe8>
 8002df6:	0649      	lsls	r1, r1, #25
 8002df8:	bf48      	it	mi
 8002dfa:	b2ad      	uxthmi	r5, r5
 8002dfc:	2f6f      	cmp	r7, #111	@ 0x6f
 8002dfe:	6033      	str	r3, [r6, #0]
 8002e00:	bf14      	ite	ne
 8002e02:	230a      	movne	r3, #10
 8002e04:	2308      	moveq	r3, #8
 8002e06:	4850      	ldr	r0, [pc, #320]	@ (8002f48 <_printf_i+0x234>)
 8002e08:	2100      	movs	r1, #0
 8002e0a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002e0e:	6866      	ldr	r6, [r4, #4]
 8002e10:	2e00      	cmp	r6, #0
 8002e12:	60a6      	str	r6, [r4, #8]
 8002e14:	db05      	blt.n	8002e22 <_printf_i+0x10e>
 8002e16:	6821      	ldr	r1, [r4, #0]
 8002e18:	432e      	orrs	r6, r5
 8002e1a:	f021 0104 	bic.w	r1, r1, #4
 8002e1e:	6021      	str	r1, [r4, #0]
 8002e20:	d04b      	beq.n	8002eba <_printf_i+0x1a6>
 8002e22:	4616      	mov	r6, r2
 8002e24:	fbb5 f1f3 	udiv	r1, r5, r3
 8002e28:	fb03 5711 	mls	r7, r3, r1, r5
 8002e2c:	5dc7      	ldrb	r7, [r0, r7]
 8002e2e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002e32:	462f      	mov	r7, r5
 8002e34:	42bb      	cmp	r3, r7
 8002e36:	460d      	mov	r5, r1
 8002e38:	d9f4      	bls.n	8002e24 <_printf_i+0x110>
 8002e3a:	2b08      	cmp	r3, #8
 8002e3c:	d10b      	bne.n	8002e56 <_printf_i+0x142>
 8002e3e:	6823      	ldr	r3, [r4, #0]
 8002e40:	07df      	lsls	r7, r3, #31
 8002e42:	d508      	bpl.n	8002e56 <_printf_i+0x142>
 8002e44:	6923      	ldr	r3, [r4, #16]
 8002e46:	6861      	ldr	r1, [r4, #4]
 8002e48:	4299      	cmp	r1, r3
 8002e4a:	bfde      	ittt	le
 8002e4c:	2330      	movle	r3, #48	@ 0x30
 8002e4e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002e52:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002e56:	1b92      	subs	r2, r2, r6
 8002e58:	6122      	str	r2, [r4, #16]
 8002e5a:	464b      	mov	r3, r9
 8002e5c:	4621      	mov	r1, r4
 8002e5e:	4640      	mov	r0, r8
 8002e60:	f8cd a000 	str.w	sl, [sp]
 8002e64:	aa03      	add	r2, sp, #12
 8002e66:	f7ff fee3 	bl	8002c30 <_printf_common>
 8002e6a:	3001      	adds	r0, #1
 8002e6c:	d14a      	bne.n	8002f04 <_printf_i+0x1f0>
 8002e6e:	f04f 30ff 	mov.w	r0, #4294967295
 8002e72:	b004      	add	sp, #16
 8002e74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e78:	6823      	ldr	r3, [r4, #0]
 8002e7a:	f043 0320 	orr.w	r3, r3, #32
 8002e7e:	6023      	str	r3, [r4, #0]
 8002e80:	2778      	movs	r7, #120	@ 0x78
 8002e82:	4832      	ldr	r0, [pc, #200]	@ (8002f4c <_printf_i+0x238>)
 8002e84:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002e88:	6823      	ldr	r3, [r4, #0]
 8002e8a:	6831      	ldr	r1, [r6, #0]
 8002e8c:	061f      	lsls	r7, r3, #24
 8002e8e:	f851 5b04 	ldr.w	r5, [r1], #4
 8002e92:	d402      	bmi.n	8002e9a <_printf_i+0x186>
 8002e94:	065f      	lsls	r7, r3, #25
 8002e96:	bf48      	it	mi
 8002e98:	b2ad      	uxthmi	r5, r5
 8002e9a:	6031      	str	r1, [r6, #0]
 8002e9c:	07d9      	lsls	r1, r3, #31
 8002e9e:	bf44      	itt	mi
 8002ea0:	f043 0320 	orrmi.w	r3, r3, #32
 8002ea4:	6023      	strmi	r3, [r4, #0]
 8002ea6:	b11d      	cbz	r5, 8002eb0 <_printf_i+0x19c>
 8002ea8:	2310      	movs	r3, #16
 8002eaa:	e7ad      	b.n	8002e08 <_printf_i+0xf4>
 8002eac:	4826      	ldr	r0, [pc, #152]	@ (8002f48 <_printf_i+0x234>)
 8002eae:	e7e9      	b.n	8002e84 <_printf_i+0x170>
 8002eb0:	6823      	ldr	r3, [r4, #0]
 8002eb2:	f023 0320 	bic.w	r3, r3, #32
 8002eb6:	6023      	str	r3, [r4, #0]
 8002eb8:	e7f6      	b.n	8002ea8 <_printf_i+0x194>
 8002eba:	4616      	mov	r6, r2
 8002ebc:	e7bd      	b.n	8002e3a <_printf_i+0x126>
 8002ebe:	6833      	ldr	r3, [r6, #0]
 8002ec0:	6825      	ldr	r5, [r4, #0]
 8002ec2:	1d18      	adds	r0, r3, #4
 8002ec4:	6961      	ldr	r1, [r4, #20]
 8002ec6:	6030      	str	r0, [r6, #0]
 8002ec8:	062e      	lsls	r6, r5, #24
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	d501      	bpl.n	8002ed2 <_printf_i+0x1be>
 8002ece:	6019      	str	r1, [r3, #0]
 8002ed0:	e002      	b.n	8002ed8 <_printf_i+0x1c4>
 8002ed2:	0668      	lsls	r0, r5, #25
 8002ed4:	d5fb      	bpl.n	8002ece <_printf_i+0x1ba>
 8002ed6:	8019      	strh	r1, [r3, #0]
 8002ed8:	2300      	movs	r3, #0
 8002eda:	4616      	mov	r6, r2
 8002edc:	6123      	str	r3, [r4, #16]
 8002ede:	e7bc      	b.n	8002e5a <_printf_i+0x146>
 8002ee0:	6833      	ldr	r3, [r6, #0]
 8002ee2:	2100      	movs	r1, #0
 8002ee4:	1d1a      	adds	r2, r3, #4
 8002ee6:	6032      	str	r2, [r6, #0]
 8002ee8:	681e      	ldr	r6, [r3, #0]
 8002eea:	6862      	ldr	r2, [r4, #4]
 8002eec:	4630      	mov	r0, r6
 8002eee:	f000 f96b 	bl	80031c8 <memchr>
 8002ef2:	b108      	cbz	r0, 8002ef8 <_printf_i+0x1e4>
 8002ef4:	1b80      	subs	r0, r0, r6
 8002ef6:	6060      	str	r0, [r4, #4]
 8002ef8:	6863      	ldr	r3, [r4, #4]
 8002efa:	6123      	str	r3, [r4, #16]
 8002efc:	2300      	movs	r3, #0
 8002efe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f02:	e7aa      	b.n	8002e5a <_printf_i+0x146>
 8002f04:	4632      	mov	r2, r6
 8002f06:	4649      	mov	r1, r9
 8002f08:	4640      	mov	r0, r8
 8002f0a:	6923      	ldr	r3, [r4, #16]
 8002f0c:	47d0      	blx	sl
 8002f0e:	3001      	adds	r0, #1
 8002f10:	d0ad      	beq.n	8002e6e <_printf_i+0x15a>
 8002f12:	6823      	ldr	r3, [r4, #0]
 8002f14:	079b      	lsls	r3, r3, #30
 8002f16:	d413      	bmi.n	8002f40 <_printf_i+0x22c>
 8002f18:	68e0      	ldr	r0, [r4, #12]
 8002f1a:	9b03      	ldr	r3, [sp, #12]
 8002f1c:	4298      	cmp	r0, r3
 8002f1e:	bfb8      	it	lt
 8002f20:	4618      	movlt	r0, r3
 8002f22:	e7a6      	b.n	8002e72 <_printf_i+0x15e>
 8002f24:	2301      	movs	r3, #1
 8002f26:	4632      	mov	r2, r6
 8002f28:	4649      	mov	r1, r9
 8002f2a:	4640      	mov	r0, r8
 8002f2c:	47d0      	blx	sl
 8002f2e:	3001      	adds	r0, #1
 8002f30:	d09d      	beq.n	8002e6e <_printf_i+0x15a>
 8002f32:	3501      	adds	r5, #1
 8002f34:	68e3      	ldr	r3, [r4, #12]
 8002f36:	9903      	ldr	r1, [sp, #12]
 8002f38:	1a5b      	subs	r3, r3, r1
 8002f3a:	42ab      	cmp	r3, r5
 8002f3c:	dcf2      	bgt.n	8002f24 <_printf_i+0x210>
 8002f3e:	e7eb      	b.n	8002f18 <_printf_i+0x204>
 8002f40:	2500      	movs	r5, #0
 8002f42:	f104 0619 	add.w	r6, r4, #25
 8002f46:	e7f5      	b.n	8002f34 <_printf_i+0x220>
 8002f48:	0800326b 	.word	0x0800326b
 8002f4c:	0800327c 	.word	0x0800327c

08002f50 <__sflush_r>:
 8002f50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f56:	0716      	lsls	r6, r2, #28
 8002f58:	4605      	mov	r5, r0
 8002f5a:	460c      	mov	r4, r1
 8002f5c:	d454      	bmi.n	8003008 <__sflush_r+0xb8>
 8002f5e:	684b      	ldr	r3, [r1, #4]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	dc02      	bgt.n	8002f6a <__sflush_r+0x1a>
 8002f64:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	dd48      	ble.n	8002ffc <__sflush_r+0xac>
 8002f6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002f6c:	2e00      	cmp	r6, #0
 8002f6e:	d045      	beq.n	8002ffc <__sflush_r+0xac>
 8002f70:	2300      	movs	r3, #0
 8002f72:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002f76:	682f      	ldr	r7, [r5, #0]
 8002f78:	6a21      	ldr	r1, [r4, #32]
 8002f7a:	602b      	str	r3, [r5, #0]
 8002f7c:	d030      	beq.n	8002fe0 <__sflush_r+0x90>
 8002f7e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002f80:	89a3      	ldrh	r3, [r4, #12]
 8002f82:	0759      	lsls	r1, r3, #29
 8002f84:	d505      	bpl.n	8002f92 <__sflush_r+0x42>
 8002f86:	6863      	ldr	r3, [r4, #4]
 8002f88:	1ad2      	subs	r2, r2, r3
 8002f8a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002f8c:	b10b      	cbz	r3, 8002f92 <__sflush_r+0x42>
 8002f8e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002f90:	1ad2      	subs	r2, r2, r3
 8002f92:	2300      	movs	r3, #0
 8002f94:	4628      	mov	r0, r5
 8002f96:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002f98:	6a21      	ldr	r1, [r4, #32]
 8002f9a:	47b0      	blx	r6
 8002f9c:	1c43      	adds	r3, r0, #1
 8002f9e:	89a3      	ldrh	r3, [r4, #12]
 8002fa0:	d106      	bne.n	8002fb0 <__sflush_r+0x60>
 8002fa2:	6829      	ldr	r1, [r5, #0]
 8002fa4:	291d      	cmp	r1, #29
 8002fa6:	d82b      	bhi.n	8003000 <__sflush_r+0xb0>
 8002fa8:	4a28      	ldr	r2, [pc, #160]	@ (800304c <__sflush_r+0xfc>)
 8002faa:	40ca      	lsrs	r2, r1
 8002fac:	07d6      	lsls	r6, r2, #31
 8002fae:	d527      	bpl.n	8003000 <__sflush_r+0xb0>
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	6062      	str	r2, [r4, #4]
 8002fb4:	6922      	ldr	r2, [r4, #16]
 8002fb6:	04d9      	lsls	r1, r3, #19
 8002fb8:	6022      	str	r2, [r4, #0]
 8002fba:	d504      	bpl.n	8002fc6 <__sflush_r+0x76>
 8002fbc:	1c42      	adds	r2, r0, #1
 8002fbe:	d101      	bne.n	8002fc4 <__sflush_r+0x74>
 8002fc0:	682b      	ldr	r3, [r5, #0]
 8002fc2:	b903      	cbnz	r3, 8002fc6 <__sflush_r+0x76>
 8002fc4:	6560      	str	r0, [r4, #84]	@ 0x54
 8002fc6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002fc8:	602f      	str	r7, [r5, #0]
 8002fca:	b1b9      	cbz	r1, 8002ffc <__sflush_r+0xac>
 8002fcc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002fd0:	4299      	cmp	r1, r3
 8002fd2:	d002      	beq.n	8002fda <__sflush_r+0x8a>
 8002fd4:	4628      	mov	r0, r5
 8002fd6:	f7ff fbed 	bl	80027b4 <_free_r>
 8002fda:	2300      	movs	r3, #0
 8002fdc:	6363      	str	r3, [r4, #52]	@ 0x34
 8002fde:	e00d      	b.n	8002ffc <__sflush_r+0xac>
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	4628      	mov	r0, r5
 8002fe4:	47b0      	blx	r6
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	1c50      	adds	r0, r2, #1
 8002fea:	d1c9      	bne.n	8002f80 <__sflush_r+0x30>
 8002fec:	682b      	ldr	r3, [r5, #0]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d0c6      	beq.n	8002f80 <__sflush_r+0x30>
 8002ff2:	2b1d      	cmp	r3, #29
 8002ff4:	d001      	beq.n	8002ffa <__sflush_r+0xaa>
 8002ff6:	2b16      	cmp	r3, #22
 8002ff8:	d11d      	bne.n	8003036 <__sflush_r+0xe6>
 8002ffa:	602f      	str	r7, [r5, #0]
 8002ffc:	2000      	movs	r0, #0
 8002ffe:	e021      	b.n	8003044 <__sflush_r+0xf4>
 8003000:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003004:	b21b      	sxth	r3, r3
 8003006:	e01a      	b.n	800303e <__sflush_r+0xee>
 8003008:	690f      	ldr	r7, [r1, #16]
 800300a:	2f00      	cmp	r7, #0
 800300c:	d0f6      	beq.n	8002ffc <__sflush_r+0xac>
 800300e:	0793      	lsls	r3, r2, #30
 8003010:	bf18      	it	ne
 8003012:	2300      	movne	r3, #0
 8003014:	680e      	ldr	r6, [r1, #0]
 8003016:	bf08      	it	eq
 8003018:	694b      	ldreq	r3, [r1, #20]
 800301a:	1bf6      	subs	r6, r6, r7
 800301c:	600f      	str	r7, [r1, #0]
 800301e:	608b      	str	r3, [r1, #8]
 8003020:	2e00      	cmp	r6, #0
 8003022:	ddeb      	ble.n	8002ffc <__sflush_r+0xac>
 8003024:	4633      	mov	r3, r6
 8003026:	463a      	mov	r2, r7
 8003028:	4628      	mov	r0, r5
 800302a:	6a21      	ldr	r1, [r4, #32]
 800302c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003030:	47e0      	blx	ip
 8003032:	2800      	cmp	r0, #0
 8003034:	dc07      	bgt.n	8003046 <__sflush_r+0xf6>
 8003036:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800303a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800303e:	f04f 30ff 	mov.w	r0, #4294967295
 8003042:	81a3      	strh	r3, [r4, #12]
 8003044:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003046:	4407      	add	r7, r0
 8003048:	1a36      	subs	r6, r6, r0
 800304a:	e7e9      	b.n	8003020 <__sflush_r+0xd0>
 800304c:	20400001 	.word	0x20400001

08003050 <_fflush_r>:
 8003050:	b538      	push	{r3, r4, r5, lr}
 8003052:	690b      	ldr	r3, [r1, #16]
 8003054:	4605      	mov	r5, r0
 8003056:	460c      	mov	r4, r1
 8003058:	b913      	cbnz	r3, 8003060 <_fflush_r+0x10>
 800305a:	2500      	movs	r5, #0
 800305c:	4628      	mov	r0, r5
 800305e:	bd38      	pop	{r3, r4, r5, pc}
 8003060:	b118      	cbz	r0, 800306a <_fflush_r+0x1a>
 8003062:	6a03      	ldr	r3, [r0, #32]
 8003064:	b90b      	cbnz	r3, 800306a <_fflush_r+0x1a>
 8003066:	f7ff f8f7 	bl	8002258 <__sinit>
 800306a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d0f3      	beq.n	800305a <_fflush_r+0xa>
 8003072:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003074:	07d0      	lsls	r0, r2, #31
 8003076:	d404      	bmi.n	8003082 <_fflush_r+0x32>
 8003078:	0599      	lsls	r1, r3, #22
 800307a:	d402      	bmi.n	8003082 <_fflush_r+0x32>
 800307c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800307e:	f7ff fb96 	bl	80027ae <__retarget_lock_acquire_recursive>
 8003082:	4628      	mov	r0, r5
 8003084:	4621      	mov	r1, r4
 8003086:	f7ff ff63 	bl	8002f50 <__sflush_r>
 800308a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800308c:	4605      	mov	r5, r0
 800308e:	07da      	lsls	r2, r3, #31
 8003090:	d4e4      	bmi.n	800305c <_fflush_r+0xc>
 8003092:	89a3      	ldrh	r3, [r4, #12]
 8003094:	059b      	lsls	r3, r3, #22
 8003096:	d4e1      	bmi.n	800305c <_fflush_r+0xc>
 8003098:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800309a:	f7ff fb89 	bl	80027b0 <__retarget_lock_release_recursive>
 800309e:	e7dd      	b.n	800305c <_fflush_r+0xc>

080030a0 <__swhatbuf_r>:
 80030a0:	b570      	push	{r4, r5, r6, lr}
 80030a2:	460c      	mov	r4, r1
 80030a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80030a8:	4615      	mov	r5, r2
 80030aa:	2900      	cmp	r1, #0
 80030ac:	461e      	mov	r6, r3
 80030ae:	b096      	sub	sp, #88	@ 0x58
 80030b0:	da0c      	bge.n	80030cc <__swhatbuf_r+0x2c>
 80030b2:	89a3      	ldrh	r3, [r4, #12]
 80030b4:	2100      	movs	r1, #0
 80030b6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80030ba:	bf14      	ite	ne
 80030bc:	2340      	movne	r3, #64	@ 0x40
 80030be:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80030c2:	2000      	movs	r0, #0
 80030c4:	6031      	str	r1, [r6, #0]
 80030c6:	602b      	str	r3, [r5, #0]
 80030c8:	b016      	add	sp, #88	@ 0x58
 80030ca:	bd70      	pop	{r4, r5, r6, pc}
 80030cc:	466a      	mov	r2, sp
 80030ce:	f000 f849 	bl	8003164 <_fstat_r>
 80030d2:	2800      	cmp	r0, #0
 80030d4:	dbed      	blt.n	80030b2 <__swhatbuf_r+0x12>
 80030d6:	9901      	ldr	r1, [sp, #4]
 80030d8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80030dc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80030e0:	4259      	negs	r1, r3
 80030e2:	4159      	adcs	r1, r3
 80030e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80030e8:	e7eb      	b.n	80030c2 <__swhatbuf_r+0x22>

080030ea <__smakebuf_r>:
 80030ea:	898b      	ldrh	r3, [r1, #12]
 80030ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030ee:	079d      	lsls	r5, r3, #30
 80030f0:	4606      	mov	r6, r0
 80030f2:	460c      	mov	r4, r1
 80030f4:	d507      	bpl.n	8003106 <__smakebuf_r+0x1c>
 80030f6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80030fa:	6023      	str	r3, [r4, #0]
 80030fc:	6123      	str	r3, [r4, #16]
 80030fe:	2301      	movs	r3, #1
 8003100:	6163      	str	r3, [r4, #20]
 8003102:	b003      	add	sp, #12
 8003104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003106:	466a      	mov	r2, sp
 8003108:	ab01      	add	r3, sp, #4
 800310a:	f7ff ffc9 	bl	80030a0 <__swhatbuf_r>
 800310e:	9f00      	ldr	r7, [sp, #0]
 8003110:	4605      	mov	r5, r0
 8003112:	4639      	mov	r1, r7
 8003114:	4630      	mov	r0, r6
 8003116:	f7ff fbbf 	bl	8002898 <_malloc_r>
 800311a:	b948      	cbnz	r0, 8003130 <__smakebuf_r+0x46>
 800311c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003120:	059a      	lsls	r2, r3, #22
 8003122:	d4ee      	bmi.n	8003102 <__smakebuf_r+0x18>
 8003124:	f023 0303 	bic.w	r3, r3, #3
 8003128:	f043 0302 	orr.w	r3, r3, #2
 800312c:	81a3      	strh	r3, [r4, #12]
 800312e:	e7e2      	b.n	80030f6 <__smakebuf_r+0xc>
 8003130:	89a3      	ldrh	r3, [r4, #12]
 8003132:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003136:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800313a:	81a3      	strh	r3, [r4, #12]
 800313c:	9b01      	ldr	r3, [sp, #4]
 800313e:	6020      	str	r0, [r4, #0]
 8003140:	b15b      	cbz	r3, 800315a <__smakebuf_r+0x70>
 8003142:	4630      	mov	r0, r6
 8003144:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003148:	f000 f81e 	bl	8003188 <_isatty_r>
 800314c:	b128      	cbz	r0, 800315a <__smakebuf_r+0x70>
 800314e:	89a3      	ldrh	r3, [r4, #12]
 8003150:	f023 0303 	bic.w	r3, r3, #3
 8003154:	f043 0301 	orr.w	r3, r3, #1
 8003158:	81a3      	strh	r3, [r4, #12]
 800315a:	89a3      	ldrh	r3, [r4, #12]
 800315c:	431d      	orrs	r5, r3
 800315e:	81a5      	strh	r5, [r4, #12]
 8003160:	e7cf      	b.n	8003102 <__smakebuf_r+0x18>
	...

08003164 <_fstat_r>:
 8003164:	b538      	push	{r3, r4, r5, lr}
 8003166:	2300      	movs	r3, #0
 8003168:	4d06      	ldr	r5, [pc, #24]	@ (8003184 <_fstat_r+0x20>)
 800316a:	4604      	mov	r4, r0
 800316c:	4608      	mov	r0, r1
 800316e:	4611      	mov	r1, r2
 8003170:	602b      	str	r3, [r5, #0]
 8003172:	f7fd fab9 	bl	80006e8 <_fstat>
 8003176:	1c43      	adds	r3, r0, #1
 8003178:	d102      	bne.n	8003180 <_fstat_r+0x1c>
 800317a:	682b      	ldr	r3, [r5, #0]
 800317c:	b103      	cbz	r3, 8003180 <_fstat_r+0x1c>
 800317e:	6023      	str	r3, [r4, #0]
 8003180:	bd38      	pop	{r3, r4, r5, pc}
 8003182:	bf00      	nop
 8003184:	200002a0 	.word	0x200002a0

08003188 <_isatty_r>:
 8003188:	b538      	push	{r3, r4, r5, lr}
 800318a:	2300      	movs	r3, #0
 800318c:	4d05      	ldr	r5, [pc, #20]	@ (80031a4 <_isatty_r+0x1c>)
 800318e:	4604      	mov	r4, r0
 8003190:	4608      	mov	r0, r1
 8003192:	602b      	str	r3, [r5, #0]
 8003194:	f7fd fab7 	bl	8000706 <_isatty>
 8003198:	1c43      	adds	r3, r0, #1
 800319a:	d102      	bne.n	80031a2 <_isatty_r+0x1a>
 800319c:	682b      	ldr	r3, [r5, #0]
 800319e:	b103      	cbz	r3, 80031a2 <_isatty_r+0x1a>
 80031a0:	6023      	str	r3, [r4, #0]
 80031a2:	bd38      	pop	{r3, r4, r5, pc}
 80031a4:	200002a0 	.word	0x200002a0

080031a8 <_sbrk_r>:
 80031a8:	b538      	push	{r3, r4, r5, lr}
 80031aa:	2300      	movs	r3, #0
 80031ac:	4d05      	ldr	r5, [pc, #20]	@ (80031c4 <_sbrk_r+0x1c>)
 80031ae:	4604      	mov	r4, r0
 80031b0:	4608      	mov	r0, r1
 80031b2:	602b      	str	r3, [r5, #0]
 80031b4:	f7fd fabe 	bl	8000734 <_sbrk>
 80031b8:	1c43      	adds	r3, r0, #1
 80031ba:	d102      	bne.n	80031c2 <_sbrk_r+0x1a>
 80031bc:	682b      	ldr	r3, [r5, #0]
 80031be:	b103      	cbz	r3, 80031c2 <_sbrk_r+0x1a>
 80031c0:	6023      	str	r3, [r4, #0]
 80031c2:	bd38      	pop	{r3, r4, r5, pc}
 80031c4:	200002a0 	.word	0x200002a0

080031c8 <memchr>:
 80031c8:	4603      	mov	r3, r0
 80031ca:	b510      	push	{r4, lr}
 80031cc:	b2c9      	uxtb	r1, r1
 80031ce:	4402      	add	r2, r0
 80031d0:	4293      	cmp	r3, r2
 80031d2:	4618      	mov	r0, r3
 80031d4:	d101      	bne.n	80031da <memchr+0x12>
 80031d6:	2000      	movs	r0, #0
 80031d8:	e003      	b.n	80031e2 <memchr+0x1a>
 80031da:	7804      	ldrb	r4, [r0, #0]
 80031dc:	3301      	adds	r3, #1
 80031de:	428c      	cmp	r4, r1
 80031e0:	d1f6      	bne.n	80031d0 <memchr+0x8>
 80031e2:	bd10      	pop	{r4, pc}

080031e4 <_init>:
 80031e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031e6:	bf00      	nop
 80031e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031ea:	bc08      	pop	{r3}
 80031ec:	469e      	mov	lr, r3
 80031ee:	4770      	bx	lr

080031f0 <_fini>:
 80031f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031f2:	bf00      	nop
 80031f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031f6:	bc08      	pop	{r3}
 80031f8:	469e      	mov	lr, r3
 80031fa:	4770      	bx	lr
