Command: vcs -R -timescale=1ns/1ps -full64 +v2k -debug_acc+all +define+FSDB -sverilog \
-l vcs_compile.log -Mupdate tb.sv -LDFLAGS
                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Sun Sep 17 22:35:47 2023
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'tb.sv'
Parsing included file '/home/ICer/my_ic/uart_demo_prj/src/rtl/baixue/fsdb.v'.
Back to file 'tb.sv'.
Top Level Modules:
       tb
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib \
-L/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib   objs/amcQw_d.o   _24370_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_save_restore_new.o \
/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm \
-lpthread -ldl 
../simv up to date
Command: /home/ICer/my_ic/uart_demo_prj/src/rtl/baixue/./simv +v2k +define+FSDB -a vcs_compile.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-1_Full64; Runtime version O-2018.09-1_Full64;  Sep 17 22:35 2023
Hello, world!
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'simv.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
$finish called from file "/home/ICer/my_ic/uart_demo_prj/src/rtl/baixue/fsdb.v", line 6.
$finish at simulation time           1000000000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1000000000 ps
CPU Time:      0.270 seconds;       Data structure size:   0.0Mb
Sun Sep 17 22:35:48 2023
CPU time: .237 seconds to compile + .171 seconds to elab + .312 seconds to link + .313 seconds in simulation
