<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>山东大学FPGA实验3 计数器设计 | 墨白</title><meta name="keywords" content="FPGA实验"><meta name="author" content="Jie"><meta name="copyright" content="Jie"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="实验一    8位异步二进制计数器模块【实验内容及原理说明】同步和异步计数器的区别： 首先在触发信号方面，同步计数器的触发信号是同一个信号，也就是说，同步计数器每一级的触发器接的都是同一个CLK信号，而异步计数器的触发信号时不同的。 以4位异步2进制计数器为例进行说明介绍  第一个主模块作为设计的顶层，它实例引用分频器子模块_2Divider1共4次，第二个分频器子模块_2Divider1作为设计">
<meta property="og:type" content="article">
<meta property="og:title" content="山东大学FPGA实验3 计数器设计">
<meta property="og:url" content="http://example.com/2022/04/25/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6FPGA%E5%AE%9E%E9%AA%8C3-%E8%AE%A1%E6%95%B0%E5%99%A8%E8%AE%BE%E8%AE%A1/index.html">
<meta property="og:site_name" content="墨白">
<meta property="og:description" content="实验一    8位异步二进制计数器模块【实验内容及原理说明】同步和异步计数器的区别： 首先在触发信号方面，同步计数器的触发信号是同一个信号，也就是说，同步计数器每一级的触发器接的都是同一个CLK信号，而异步计数器的触发信号时不同的。 以4位异步2进制计数器为例进行说明介绍  第一个主模块作为设计的顶层，它实例引用分频器子模块_2Divider1共4次，第二个分频器子模块_2Divider1作为设计">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://i.imgtg.com/2022/04/26/xVJ6G.png">
<meta property="article:published_time" content="2022-04-25T05:01:53.000Z">
<meta property="article:modified_time" content="2022-04-25T05:19:26.917Z">
<meta property="article:author" content="Jie">
<meta property="article:tag" content="FPGA实验">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://i.imgtg.com/2022/04/26/xVJ6G.png"><link rel="shortcut icon" href="/img/11.png"><link rel="canonical" href="http://example.com/2022/04/25/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6FPGA%E5%AE%9E%E9%AA%8C3-%E8%AE%A1%E6%95%B0%E5%99%A8%E8%AE%BE%E8%AE%A1/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//hm.baidu.com"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.css" media="print" onload="this.media='all'"><script>var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?9cef7e2276b0a34dd1012b5081b53108";
  var s = document.getElementsByTagName("script")[0]; 
  s.parentNode.insertBefore(hm, s);
})();
</script><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"简","msgToSimplifiedChinese":"簡"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '天',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: {"chs_to_cht":"你已切换为繁体","cht_to_chs":"你已切换为简体","day_to_night":"你已切换为深色模式","night_to_day":"你已切换为浅色模式","bgLight":"#49b1f5","bgDark":"#1f1f1f","position":"bottom-left"},
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery@2/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery@2/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '山东大学FPGA实验3 计数器设计',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2022-04-25 13:19:26'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><script src="https://npm.elemecdn.com/echarts@4.7.0/dist/echarts.min.js"></script><link rel="stylesheet" href="/css/custom.css" media="defer" onload="this.media='all'"><!-- hexo injector head_end start --><link rel="stylesheet" href="https://npm.elemecdn.com/hexo-butterfly-tag-plugins-plus@latest/lib/assets/font-awesome-animation.min.css" media="defer" onload="this.media='all'"><link rel="stylesheet" href="https://npm.elemecdn.com/hexo-butterfly-tag-plugins-plus@latest/lib/tag_plugins.css" media="defer" onload="this.media='all'"><script src="https://npm.elemecdn.com/hexo-butterfly-tag-plugins-plus@latest/lib/assets/carousel-touch.js"></script><!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.1.0"><link rel="alternate" href="/atom.xml" title="墨白" type="application/atom+xml">
</head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/tou.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">18</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">6</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">5</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-book"></i><span> 文章</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></li><li><a class="site-page child" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></li><li><a class="site-page child" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></li></ul></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> 生活</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> 音乐</span></a></li><li><a class="site-page child" href="/Gallery/"><i class="fa-fw fas fa-images"></i><span> 相册</span></a></li><li><a class="site-page child" href="/artitalk/"><i class="fa-fw fa fa-id-card"></i><span> 说说</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/messageboard/"><i class="fa-fw fa fa-paper-plane"></i><span> 留言板</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://i.imgtg.com/2022/04/26/xVJ6G.png')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">墨白</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-book"></i><span> 文章</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></li><li><a class="site-page child" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></li><li><a class="site-page child" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></li></ul></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> 生活</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> 音乐</span></a></li><li><a class="site-page child" href="/Gallery/"><i class="fa-fw fas fa-images"></i><span> 相册</span></a></li><li><a class="site-page child" href="/artitalk/"><i class="fa-fw fa fa-id-card"></i><span> 说说</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/messageboard/"><i class="fa-fw fa fa-paper-plane"></i><span> 留言板</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">山东大学FPGA实验3 计数器设计</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-04-25T05:01:53.000Z" title="发表于 2022-04-25 13:01:53">2022-04-25</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2022-04-25T05:19:26.917Z" title="更新于 2022-04-25 13:19:26">2022-04-25</time></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="山东大学FPGA实验3 计数器设计"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h2 id="实验一-8位异步二进制计数器模块"><a href="#实验一-8位异步二进制计数器模块" class="headerlink" title="实验一    8位异步二进制计数器模块"></a>实验一    8位异步二进制计数器模块</h2><h4 id="【实验内容及原理说明】"><a href="#【实验内容及原理说明】" class="headerlink" title="【实验内容及原理说明】"></a>【实验内容及原理说明】</h4><p>同步和异步计数器的区别：</p>
<p>首先在触发信号方面，同步计数器的触发信号是同一个信号，也就是说，同步计数器每一级的触发器接的都是同一个CLK信号，而异步计数器的触发信号时不同的。</p>
<p>以4位异步2进制计数器为例进行说明介绍</p>
<p><img src="https://s2.loli.net/2022/04/25/4Ut9p8nLCygG1T5.png" alt="1frame.png"></p>
<p>第一个主模块作为设计的顶层，它实例引用分频器子模块_2Divider1共4次，第二个分频器子模块_2Divider1作为设计的底层。</p>
<p>根据这个思路，在后面加上相同的4个分频器子模块即可达到计数的要求。</p>
<h4 id="【实验程序代码】"><a href="#【实验程序代码】" class="headerlink" title="【实验程序代码】"></a>【实验程序代码】</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> counter2_8bit_asyn (Q,CP,CLR_); </span><br><span class="line">   <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] Q;  </span><br><span class="line">   <span class="keyword">input</span>        CP, CLR_;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//实例引用分频器模块 _2Divider1 </span></span><br><span class="line">   _2Divider1 FF0 (Q[<span class="number">0</span>],CP   ,CLR_); </span><br><span class="line">    <span class="comment">//注意, 引用时端口的排列顺序--位置关联</span></span><br><span class="line">   _2Divider1 FF1 (Q[<span class="number">1</span>],~Q[<span class="number">0</span>],CLR_);</span><br><span class="line">   _2Divider1 FF2 (Q[<span class="number">2</span>],~Q[<span class="number">1</span>],CLR_);</span><br><span class="line">   _2Divider1 FF3 (Q[<span class="number">3</span>],~Q[<span class="number">2</span>],CLR_);	</span><br><span class="line">	_2Divider1 FF4 (Q[<span class="number">4</span>],~Q[<span class="number">3</span>],CLR_);</span><br><span class="line">   _2Divider1 FF5 (Q[<span class="number">5</span>],~Q[<span class="number">4</span>],CLR_);</span><br><span class="line">   _2Divider1 FF6 (Q[<span class="number">6</span>],~Q[<span class="number">5</span>],CLR_);</span><br><span class="line">   _2Divider1 FF7 (Q[<span class="number">7</span>],~Q[<span class="number">6</span>],CLR_);</span><br><span class="line"><span class="keyword">endmodule</span> </span><br><span class="line"><span class="comment">//分频器子模块</span></span><br><span class="line"><span class="keyword">module</span> _2Divider1 (Q,CP,Rd_); </span><br><span class="line">   <span class="keyword">output</span> <span class="keyword">reg</span> Q;</span><br><span class="line">   <span class="keyword">input</span>      CP,Rd_;</span><br><span class="line"></span><br><span class="line">   <span class="keyword">always</span> @(<span class="keyword">posedge</span> CP <span class="keyword">or</span> <span class="keyword">negedge</span> Rd_)</span><br><span class="line">    <span class="keyword">if</span>(!Rd_)  </span><br><span class="line">        Q &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">else</span>       </span><br><span class="line">        Q &lt;= ~Q;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h4 id="【testbench激励代码】"><a href="#【testbench激励代码】" class="headerlink" title="【testbench激励代码】"></a>【testbench激励代码】</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> test_counter2_8bit_asyn (); </span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>        CLR_, CP;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] Q;</span><br><span class="line"></span><br><span class="line">counter2_8bit_asyn i1 (<span class="variable">.CLR_</span>(CLR_),<span class="variable">.CP</span>(CP),<span class="variable">.Q</span>(Q));</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span>     <span class="comment">// CLR_</span></span><br><span class="line">  CLR_ = <span class="number">1&#x27;b0</span>;</span><br><span class="line">  CLR_ = #<span class="number">20</span> <span class="number">1&#x27;b1</span>;</span><br><span class="line">#<span class="number">400</span> <span class="built_in">$stop</span>;</span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"><span class="keyword">always</span> <span class="keyword">begin</span>      <span class="comment">// CP</span></span><br><span class="line">CP = <span class="number">1&#x27;b0</span>;</span><br><span class="line">CP = #<span class="number">10</span> <span class="number">1&#x27;b1</span>;</span><br><span class="line">#<span class="number">10</span>;</span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h4 id="【仿真波形图】"><a href="#【仿真波形图】" class="headerlink" title="【仿真波形图】"></a>【仿真波形图】</h4><p>Modelsim仿真波形图如下图：</p>
<p><img src="https://s2.loli.net/2022/04/25/619OfjlnrcyL3QT.png" alt="1simulation.png"></p>
<h4 id="【门级电路图】"><a href="#【门级电路图】" class="headerlink" title="【门级电路图】"></a>【门级电路图】</h4><p>使用quartus生成的RTL视图：</p>
<p><img src="https://s2.loli.net/2022/04/25/XYbdFfyeoMUIc2z.png" alt="1RTL.png"></p>
<p>可以看出，8个触发器只有第一个触发器与时钟脉冲CP相连，后面的触发器的脉冲输入为前一个触发器的输出（图中的画法为总线式）</p>
<h2 id="实验二-8位同步二进制计数器模块"><a href="#实验二-8位同步二进制计数器模块" class="headerlink" title="实验二    8位同步二进制计数器模块"></a>实验二    8位同步二进制计数器模块</h2><h4 id="【实验内容及原理说明】-1"><a href="#【实验内容及原理说明】-1" class="headerlink" title="【实验内容及原理说明】"></a>【实验内容及原理说明】</h4><p>8位同步二进制计数器，这里的设计参考课本的同步6进制计数器的设计思路；分成加1和减1计数设计。有输入U控制，当输入U=1时，为加1计数器，当输入U=0时，为减1计数器。</p>
<p>状态有28 个状态，画起来非常麻烦且庞大，这里就不在一一展示。基本就是当U=1时：00000000—00000001—00000010—00000011一直往下加，当加到11111111再加1的时候，置0，并且输出一个进位信号C0；当U=0时：11111111—11111110—11111101</p>
<p>真值状态表也不再详细绘制</p>
<h4 id="【实验程序代码】-1"><a href="#【实验程序代码】-1" class="headerlink" title="【实验程序代码】"></a>【实验程序代码】</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> counter2_8bit_synchronous (CP,CLR_,U,Q,CO);</span><br><span class="line">   <span class="keyword">input</span> CP, CLR_,U;  </span><br><span class="line">   <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] Q;     <span class="comment">//Data output</span></span><br><span class="line">   <span class="keyword">output</span> CO;</span><br><span class="line">	<span class="keyword">assign</span> CO = U  &amp; (Q == <span class="number">8&#x27;d127</span>);</span><br><span class="line"> <span class="keyword">always</span> @ (<span class="keyword">posedge</span> CP <span class="keyword">or</span> <span class="keyword">negedge</span> CLR_)</span><br><span class="line">   <span class="keyword">if</span> (~CLR_) Q &lt;= <span class="number">8&#x27;b00000000</span>; <span class="comment">//asynchronous clear</span></span><br><span class="line">   <span class="keyword">else</span> <span class="keyword">if</span> (U==<span class="number">1</span>)          <span class="comment">//U=1,Up Counter</span></span><br><span class="line">         Q &lt;= Q + <span class="number">1&#x27;b1</span>; </span><br><span class="line">   <span class="keyword">else</span> <span class="keyword">if</span> (Q == <span class="number">8&#x27;b00000000</span>)</span><br><span class="line">         Q &lt;= <span class="number">8&#x27;d127</span>; </span><br><span class="line">   <span class="keyword">else</span>                    <span class="comment">//U=0,Down Counter</span></span><br><span class="line">         Q &lt;= Q - <span class="number">1&#x27;b1</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h4 id="【testbench激励代码】-1"><a href="#【testbench激励代码】-1" class="headerlink" title="【testbench激励代码】"></a>【testbench激励代码】</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> test_counter2_8bit_synchronous ;</span><br><span class="line">    <span class="keyword">reg</span>  U;           <span class="comment">//Up/Down inputs      </span></span><br><span class="line">    <span class="keyword">reg</span>  CLK, CLR_;   <span class="comment">//Clock and Reset</span></span><br><span class="line">    <span class="keyword">wire</span>  CO;      <span class="comment">//output  </span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>]  Q;    <span class="comment">//Register output</span></span><br><span class="line"></span><br><span class="line">counter2_8bit_synchronous U0(CLK,CLR_,U,Q,CO); <span class="comment">//实例引用设计块</span></span><br><span class="line">  </span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span>         <span class="comment">// CLR_</span></span><br><span class="line">    CLR_ = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    CLR_ = #<span class="number">10</span> <span class="number">1&#x27;b1</span>;</span><br><span class="line">    #<span class="number">3600</span> <span class="built_in">$stop</span>;</span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line"><span class="keyword">always</span> <span class="keyword">begin</span>    <span class="comment">// CLK</span></span><br><span class="line">    CLK = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    CLK = #<span class="number">10</span> <span class="number">1&#x27;b1</span>;</span><br><span class="line">    #<span class="number">10</span>;</span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span>   <span class="comment">//U</span></span><br><span class="line">    U = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    #<span class="number">2000</span>;</span><br><span class="line">    U = <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h4 id="【仿真波形图】-1"><a href="#【仿真波形图】-1" class="headerlink" title="【仿真波形图】"></a>【仿真波形图】</h4><p>Modelsim仿真波形图如下：</p>
<p><img src="https://s2.loli.net/2022/04/25/5DUACtoTivsuNxJ.png" alt="2simulation.png"></p>
<p>在testbench中，规定2000ns的时候改为加1计数器。</p>
<h4 id="【门级电路图】-1"><a href="#【门级电路图】-1" class="headerlink" title="【门级电路图】"></a>【门级电路图】</h4><h2 id="实验三-十进制计数器模块"><a href="#实验三-十进制计数器模块" class="headerlink" title="实验三    十进制计数器模块"></a>实验三    十进制计数器模块</h2><h4 id="【实验内容及原理说明】-2"><a href="#【实验内容及原理说明】-2" class="headerlink" title="【实验内容及原理说明】"></a>【实验内容及原理说明】</h4><p>由于同步计数器在实际应用中更为广泛，且重点学习的也是同步计数器，因此这里选择设计十进制同步计数器</p>
<p>状态转换图：</p>
<p><img src="https://s2.loli.net/2022/04/25/eQmdh5kJZlvAKFj.png" alt="3status.png"></p>
<p>  真值表：</p>
<p><img src="https://s2.loli.net/2022/04/25/LSDZRyu7cdet4GW.png" alt="3value.png"></p>
<h4 id="【实验程序代码】-2"><a href="#【实验程序代码】-2" class="headerlink" title="【实验程序代码】"></a>【实验程序代码】</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> counter10 (CP,CLR_,U,Q,CO,BO);</span><br><span class="line">   <span class="keyword">input</span> CP, CLR_, U;  </span><br><span class="line">   <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] Q;     <span class="comment">//Data output</span></span><br><span class="line">   <span class="keyword">output</span> CO,BO;</span><br><span class="line"> <span class="keyword">assign</span> CO = U  &amp; (Q == <span class="number">4&#x27;d9</span>);</span><br><span class="line"> <span class="keyword">assign</span>  BO = ~U &amp; (Q == <span class="number">4&#x27;d0</span>) &amp; (CLR_== <span class="number">1&#x27;b1</span>);</span><br><span class="line"> <span class="keyword">always</span> @ (<span class="keyword">posedge</span> CP <span class="keyword">or</span> <span class="keyword">negedge</span> CLR_)</span><br><span class="line">   <span class="keyword">if</span> (~CLR_) Q &lt;= <span class="number">4&#x27;b0000</span>; <span class="comment">//asynchronous clear</span></span><br><span class="line">   <span class="keyword">else</span> <span class="keyword">if</span> (U==<span class="number">1</span>)          <span class="comment">//U=1,Up Counter</span></span><br><span class="line">         Q &lt;= (Q + <span class="number">1&#x27;b1</span>)%<span class="number">10</span>; </span><br><span class="line">   <span class="keyword">else</span> <span class="keyword">if</span> (Q == <span class="number">4&#x27;b0000</span>)</span><br><span class="line">         Q &lt;= <span class="number">4&#x27;d9</span>; </span><br><span class="line">   <span class="keyword">else</span>                    <span class="comment">//U=0,Down Counter</span></span><br><span class="line">         Q &lt;= (Q - <span class="number">1&#x27;b1</span>)%<span class="number">10</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h4 id="【testbench激励代码】-2"><a href="#【testbench激励代码】-2" class="headerlink" title="【testbench激励代码】"></a>【testbench激励代码】</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> test_counter10 ;</span><br><span class="line">    <span class="keyword">reg</span>  U;           <span class="comment">//Up/Down inputs      </span></span><br><span class="line">    <span class="keyword">reg</span>  CLK, CLR_;   <span class="comment">//Clock and Reset</span></span><br><span class="line">    <span class="keyword">wire</span>  CO,BO;      <span class="comment">//output  </span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>]  Q;    <span class="comment">//Register output</span></span><br><span class="line"></span><br><span class="line">counter10 U0(CLK,CLR_,U,Q,CO,BO); <span class="comment">//实例引用设计块</span></span><br><span class="line">  </span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span>         <span class="comment">// CLR_</span></span><br><span class="line">    CLR_ = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    CLR_ = #<span class="number">10</span> <span class="number">1&#x27;b1</span>;</span><br><span class="line">    #<span class="number">360</span> <span class="built_in">$stop</span>;</span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line"><span class="keyword">always</span> <span class="keyword">begin</span>    <span class="comment">// CLK</span></span><br><span class="line">    CLK = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    CLK = #<span class="number">10</span> <span class="number">1&#x27;b1</span>;</span><br><span class="line">    #<span class="number">10</span>;</span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span>   <span class="comment">//U</span></span><br><span class="line">    U = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    #<span class="number">190</span>;</span><br><span class="line">    U = <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h4 id="【仿真波形图】-2"><a href="#【仿真波形图】-2" class="headerlink" title="【仿真波形图】"></a>【仿真波形图】</h4><p>Modelsim仿真波形图如下：</p>
<p><img src="https://s2.loli.net/2022/04/25/Y65cNeC71wMqy38.png" alt="3simulation.png"></p>
<p>在190ns的时候更改U的值，U从0变为1，计数器也有减1计数器变为加1计数器。</p>
<h4 id="【门级电路图】-2"><a href="#【门级电路图】-2" class="headerlink" title="【门级电路图】"></a>【门级电路图】</h4><p>使用quartus生成的RTL视图：</p>
<p><img src="https://s2.loli.net/2022/04/25/CWdUpEsyg8kqv6O.png" alt="3RTL.png"></p>
<h2 id="实验四-m序列码产生器模块"><a href="#实验四-m序列码产生器模块" class="headerlink" title="实验四    m序列码产生器模块"></a>实验四    m序列码产生器模块</h2><h4 id="【实验内容及原理说明】-3"><a href="#【实验内容及原理说明】-3" class="headerlink" title="【实验内容及原理说明】"></a>【实验内容及原理说明】</h4><p>要求：设计一个m序列码产生器模块（要求：码长为31，寄存器级数5，反馈系数为75（八进制）的m序列产生器）。</p>
<p>m 序列又叫做伪随机序列、伪噪声(pseudo noise，PN)码或伪随机码，是一种可以预先确定并可以重复地产生和复制、又具有随机统计特性的二进制码序列。伪随机序列一般用二进制表示，每个码元（即构成m序列的元素）只有“0”或“1”两种取值，分别与数字电路中的低电平或高电平相对应。m 序列是对最长线性反馈移位寄存器序列的简称，它是一种由带线性反馈的移位寄存器所产生的序列，并且具有最长周期。</p>
<p>从下图中读出相关参数。</p>
<p><img src="https://s2.loli.net/2022/04/25/7OsY2PUKHLJmyjv.png" alt="4can.png"></p>
<p>根据多项式的系数可以产生m序列。码长为31的m序列，寄存器的级数r = 5，反馈系数为75，75为八进制数，写成二进制数为111101，这就是特征多项式的系数，即</p>
<p>C5 C4 C3 C2 C1 C0=111101</p>
<p>表明C5、C4、C3、C2、C0三条反馈支路是连通的，C1是断开的。</p>
<p><img src="https://s2.loli.net/2022/04/25/Al9iOotV1mCdv7k.png" alt="4status.png"></p>
<h4 id="【实验程序代码】-3"><a href="#【实验程序代码】-3" class="headerlink" title="【实验程序代码】"></a>【实验程序代码】</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> m5(CLK, CLRN, OUT);</span><br><span class="line">    <span class="keyword">input</span> CLK, CLRN;   <span class="comment">//输入端口</span></span><br><span class="line">    <span class="keyword">output</span> OUT;        <span class="comment">//输出端口</span></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">4</span>:<span class="number">0</span>] Q;        <span class="comment">//中间节点</span></span><br><span class="line">    <span class="keyword">wire</span> C0;</span><br><span class="line"><span class="keyword">assign</span> C0 = ~(Q[<span class="number">4</span>] ^ Q[<span class="number">3</span>]^ Q[<span class="number">2</span>]^ Q[<span class="number">1</span>]);  <span class="comment">//反馈</span></span><br><span class="line"><span class="keyword">assign</span> OUT = Q[<span class="number">4</span>];           <span class="comment">//输出信号</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> CLK <span class="keyword">or</span> <span class="keyword">negedge</span> CLRN)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!CLRN )</span><br><span class="line">         Q[<span class="number">4</span>:<span class="number">0</span>] &lt;= <span class="number">5&#x27;b00000</span>;    <span class="comment">//异步清零</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">         Q[<span class="number">4</span>:<span class="number">0</span>] &lt;= &#123;Q[<span class="number">3</span>:<span class="number">0</span>],C0&#125;; <span class="comment">//移位</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h4 id="【testbench激励代码】-3"><a href="#【testbench激励代码】-3" class="headerlink" title="【testbench激励代码】"></a>【testbench激励代码】</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1 ns/ 1 ns</span></span><br><span class="line"><span class="keyword">module</span> test_m5();</span><br><span class="line"><span class="keyword">reg</span> CLK, CLRN;   <span class="keyword">wire</span> OUT;</span><br><span class="line"><span class="comment">//调用(例化)设计块</span></span><br><span class="line">m5 U0(<span class="variable">.CLK</span>(CLK), <span class="variable">.CLRN</span>(CLRN), <span class="variable">.OUT</span>(OUT));</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span>    <span class="comment">//产生复位信号CLRN</span></span><br><span class="line">        CLRN = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        CLRN = #<span class="number">500</span> <span class="number">1&#x27;b1</span>;</span><br><span class="line">#<span class="number">500</span> <span class="built_in">$stop</span>;</span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"><span class="keyword">always</span> <span class="keyword">begin</span>      <span class="comment">//产生时钟信号CLK</span></span><br><span class="line">        CLK = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        CLK = #<span class="number">5</span> <span class="number">1&#x27;b1</span>;</span><br><span class="line">        #<span class="number">5</span>;</span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h4 id="【仿真波形图】-3"><a href="#【仿真波形图】-3" class="headerlink" title="【仿真波形图】"></a>【仿真波形图】</h4><p>Modelsim仿真波形图如下：</p>
<p><img src="https://s2.loli.net/2022/04/25/gO5LI6Cd7qtoFSa.png" alt="4simulation.png"></p>
<p>可以看出来，只有在CLRN信号高电平的时候才有输出，输出的值随着时钟信号的改变发生改变；时钟信号的周期为10ns，于是输出310ns就开始完全重复，码长为31。</p>
<h4 id="【门级电路图】-3"><a href="#【门级电路图】-3" class="headerlink" title="【门级电路图】"></a>【门级电路图】</h4><p>使用quartus生成的RTL视图：</p>
<p><img src="https://s2.loli.net/2022/04/25/wZRpvrClIc5b79X.png" alt="4RTL.png"></p>
<h1 id="实验结果分析及思考"><a href="#实验结果分析及思考" class="headerlink" title="实验结果分析及思考"></a>实验结果分析及思考</h1><ol>
<li>计数器运行时，依次遍历规定的各状态后完成一次循环，它所经过的状态总数称为计数器的“模”（Modulo），通常用M表示。</li>
<li>略</li>
</ol>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://example.com">Jie</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2022/04/25/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6FPGA%E5%AE%9E%E9%AA%8C3-%E8%AE%A1%E6%95%B0%E5%99%A8%E8%AE%BE%E8%AE%A1/">http://example.com/2022/04/25/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6FPGA%E5%AE%9E%E9%AA%8C3-%E8%AE%A1%E6%95%B0%E5%99%A8%E8%AE%BE%E8%AE%A1/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">墨白</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA%E5%AE%9E%E9%AA%8C/">FPGA实验</a></div><div class="post_share"><div class="social-share" data-image="https://i.imgtg.com/2022/04/26/xVJ6G.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/gh/overtrue/share.js@master/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/04/25/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6FPGA%E5%AE%9E%E9%AA%8C4-%E6%9C%89%E9%99%90%E7%8A%B6%E6%80%81%E6%9C%BA%E8%AE%BE%E8%AE%A1/"><img class="prev-cover" src="https://i.imgtg.com/2022/04/26/xVpDM.png" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">山东大学FPGA实验4 有限状态机设计</div></div></a></div><div class="next-post pull-right"><a href="/2022/04/25/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6FPGA%E5%AE%9E%E9%AA%8C2-%E7%BC%96%E7%A0%81%E5%99%A8%E5%92%8C%E8%AF%91%E7%A0%81%E5%99%A8%E8%AE%BE%E8%AE%A1/"><img class="next-cover" src="https://i.imgtg.com/2022/04/26/xVH5F.png" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">山东大学FPGA实验2 编码器和译码器设计</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2022/04/25/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6FPGA%E5%AE%9E%E9%AA%8C2-%E7%BC%96%E7%A0%81%E5%99%A8%E5%92%8C%E8%AF%91%E7%A0%81%E5%99%A8%E8%AE%BE%E8%AE%A1/" title="山东大学FPGA实验2 编码器和译码器设计"><img class="cover" src="https://i.imgtg.com/2022/04/26/xVH5F.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-04-25</div><div class="title">山东大学FPGA实验2 编码器和译码器设计</div></div></a></div><div><a href="/2022/04/24/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6FPGA%E5%AE%9E%E9%AA%8C1-%E5%8A%A0%E6%B3%95%E5%99%A8%E8%AE%BE%E8%AE%A1/" title="山东大学FPGA实验1-加法器设计"><img class="cover" src="https://i.imgtg.com/2022/04/26/xVmnr.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-04-24</div><div class="title">山东大学FPGA实验1-加法器设计</div></div></a></div><div><a href="/2022/04/25/%E5%B1%B1%E4%B8%9C%E5%A4%A7%E5%AD%A6FPGA%E5%AE%9E%E9%AA%8C4-%E6%9C%89%E9%99%90%E7%8A%B6%E6%80%81%E6%9C%BA%E8%AE%BE%E8%AE%A1/" title="山东大学FPGA实验4 有限状态机设计"><img class="cover" src="https://i.imgtg.com/2022/04/26/xVpDM.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-04-25</div><div class="title">山东大学FPGA实验4 有限状态机设计</div></div></a></div></div></div><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div class="vcomment" id="vcomment"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/tou.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Jie</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">18</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">6</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">5</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://qm.qq.com/cgi-bin/qm/qr?k=XqG8mCbMqd0CbP2wL9VNECriRY1PtfWr&amp;noverify=0"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">欢迎来到Jie's Blog！<img src="https://gimg2.baidu.com/image_search/src=http%3A%2F%2Fc-ssl.duitang.com%2Fuploads%2Fitem%2F201809%2F18%2F20180918110619_tifyw.thumb.400_0.gif&refer=http%3A%2F%2Fc-ssl.duitang.com&app=2002&size=f9999,10000&q=a80&n=0&g=0n&fmt=auto?sec=1653705193&t=316f9cf7c2603dc86975b5fcf3546d00"></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E4%B8%80-8%E4%BD%8D%E5%BC%82%E6%AD%A5%E4%BA%8C%E8%BF%9B%E5%88%B6%E8%AE%A1%E6%95%B0%E5%99%A8%E6%A8%A1%E5%9D%97"><span class="toc-number">1.</span> <span class="toc-text">实验一    8位异步二进制计数器模块</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90%E5%AE%9E%E9%AA%8C%E5%86%85%E5%AE%B9%E5%8F%8A%E5%8E%9F%E7%90%86%E8%AF%B4%E6%98%8E%E3%80%91"><span class="toc-number">1.0.1.</span> <span class="toc-text">【实验内容及原理说明】</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90%E5%AE%9E%E9%AA%8C%E7%A8%8B%E5%BA%8F%E4%BB%A3%E7%A0%81%E3%80%91"><span class="toc-number">1.0.2.</span> <span class="toc-text">【实验程序代码】</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90testbench%E6%BF%80%E5%8A%B1%E4%BB%A3%E7%A0%81%E3%80%91"><span class="toc-number">1.0.3.</span> <span class="toc-text">【testbench激励代码】</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90%E4%BB%BF%E7%9C%9F%E6%B3%A2%E5%BD%A2%E5%9B%BE%E3%80%91"><span class="toc-number">1.0.4.</span> <span class="toc-text">【仿真波形图】</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90%E9%97%A8%E7%BA%A7%E7%94%B5%E8%B7%AF%E5%9B%BE%E3%80%91"><span class="toc-number">1.0.5.</span> <span class="toc-text">【门级电路图】</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E4%BA%8C-8%E4%BD%8D%E5%90%8C%E6%AD%A5%E4%BA%8C%E8%BF%9B%E5%88%B6%E8%AE%A1%E6%95%B0%E5%99%A8%E6%A8%A1%E5%9D%97"><span class="toc-number">2.</span> <span class="toc-text">实验二    8位同步二进制计数器模块</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90%E5%AE%9E%E9%AA%8C%E5%86%85%E5%AE%B9%E5%8F%8A%E5%8E%9F%E7%90%86%E8%AF%B4%E6%98%8E%E3%80%91-1"><span class="toc-number">2.0.1.</span> <span class="toc-text">【实验内容及原理说明】</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90%E5%AE%9E%E9%AA%8C%E7%A8%8B%E5%BA%8F%E4%BB%A3%E7%A0%81%E3%80%91-1"><span class="toc-number">2.0.2.</span> <span class="toc-text">【实验程序代码】</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90testbench%E6%BF%80%E5%8A%B1%E4%BB%A3%E7%A0%81%E3%80%91-1"><span class="toc-number">2.0.3.</span> <span class="toc-text">【testbench激励代码】</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90%E4%BB%BF%E7%9C%9F%E6%B3%A2%E5%BD%A2%E5%9B%BE%E3%80%91-1"><span class="toc-number">2.0.4.</span> <span class="toc-text">【仿真波形图】</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90%E9%97%A8%E7%BA%A7%E7%94%B5%E8%B7%AF%E5%9B%BE%E3%80%91-1"><span class="toc-number">2.0.5.</span> <span class="toc-text">【门级电路图】</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E4%B8%89-%E5%8D%81%E8%BF%9B%E5%88%B6%E8%AE%A1%E6%95%B0%E5%99%A8%E6%A8%A1%E5%9D%97"><span class="toc-number">3.</span> <span class="toc-text">实验三    十进制计数器模块</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90%E5%AE%9E%E9%AA%8C%E5%86%85%E5%AE%B9%E5%8F%8A%E5%8E%9F%E7%90%86%E8%AF%B4%E6%98%8E%E3%80%91-2"><span class="toc-number">3.0.1.</span> <span class="toc-text">【实验内容及原理说明】</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90%E5%AE%9E%E9%AA%8C%E7%A8%8B%E5%BA%8F%E4%BB%A3%E7%A0%81%E3%80%91-2"><span class="toc-number">3.0.2.</span> <span class="toc-text">【实验程序代码】</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90testbench%E6%BF%80%E5%8A%B1%E4%BB%A3%E7%A0%81%E3%80%91-2"><span class="toc-number">3.0.3.</span> <span class="toc-text">【testbench激励代码】</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90%E4%BB%BF%E7%9C%9F%E6%B3%A2%E5%BD%A2%E5%9B%BE%E3%80%91-2"><span class="toc-number">3.0.4.</span> <span class="toc-text">【仿真波形图】</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90%E9%97%A8%E7%BA%A7%E7%94%B5%E8%B7%AF%E5%9B%BE%E3%80%91-2"><span class="toc-number">3.0.5.</span> <span class="toc-text">【门级电路图】</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E5%9B%9B-m%E5%BA%8F%E5%88%97%E7%A0%81%E4%BA%A7%E7%94%9F%E5%99%A8%E6%A8%A1%E5%9D%97"><span class="toc-number">4.</span> <span class="toc-text">实验四    m序列码产生器模块</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90%E5%AE%9E%E9%AA%8C%E5%86%85%E5%AE%B9%E5%8F%8A%E5%8E%9F%E7%90%86%E8%AF%B4%E6%98%8E%E3%80%91-3"><span class="toc-number">4.0.1.</span> <span class="toc-text">【实验内容及原理说明】</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90%E5%AE%9E%E9%AA%8C%E7%A8%8B%E5%BA%8F%E4%BB%A3%E7%A0%81%E3%80%91-3"><span class="toc-number">4.0.2.</span> <span class="toc-text">【实验程序代码】</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90testbench%E6%BF%80%E5%8A%B1%E4%BB%A3%E7%A0%81%E3%80%91-3"><span class="toc-number">4.0.3.</span> <span class="toc-text">【testbench激励代码】</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90%E4%BB%BF%E7%9C%9F%E6%B3%A2%E5%BD%A2%E5%9B%BE%E3%80%91-3"><span class="toc-number">4.0.4.</span> <span class="toc-text">【仿真波形图】</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E3%80%90%E9%97%A8%E7%BA%A7%E7%94%B5%E8%B7%AF%E5%9B%BE%E3%80%91-3"><span class="toc-number">4.0.5.</span> <span class="toc-text">【门级电路图】</span></a></li></ol></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E7%BB%93%E6%9E%9C%E5%88%86%E6%9E%90%E5%8F%8A%E6%80%9D%E8%80%83"><span class="toc-number"></span> <span class="toc-text">实验结果分析及思考</span></a></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2022/04/28/%E8%80%83%E7%A0%94%E5%8D%95%E8%AF%8D%E7%AC%94%E8%AE%B03/" title="考研单词笔记3"><img src="https://i.imgtg.com/2022/04/26/xVpDM.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="考研单词笔记3"/></a><div class="content"><a class="title" href="/2022/04/28/%E8%80%83%E7%A0%94%E5%8D%95%E8%AF%8D%E7%AC%94%E8%AE%B03/" title="考研单词笔记3">考研单词笔记3</a><time datetime="2022-04-28T08:55:57.000Z" title="发表于 2022-04-28 16:55:57">2022-04-28</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/04/27/%E5%88%A9%E7%94%A8DNS%E5%8A%A0%E5%BF%ABGitHub%E3%80%81Steam%E7%AD%89%E5%B9%B3%E5%8F%B0%E7%9A%84%E8%AE%BF%E9%97%AE%E9%80%9F%E5%BA%A6/" title="利用DNS加快GitHub、Steam等平台的访问速度"><img src="https://i.imgtg.com/2022/04/26/xVmnr.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="利用DNS加快GitHub、Steam等平台的访问速度"/></a><div class="content"><a class="title" href="/2022/04/27/%E5%88%A9%E7%94%A8DNS%E5%8A%A0%E5%BF%ABGitHub%E3%80%81Steam%E7%AD%89%E5%B9%B3%E5%8F%B0%E7%9A%84%E8%AE%BF%E9%97%AE%E9%80%9F%E5%BA%A6/" title="利用DNS加快GitHub、Steam等平台的访问速度">利用DNS加快GitHub、Steam等平台的访问速度</a><time datetime="2022-04-27T05:18:35.000Z" title="发表于 2022-04-27 13:18:35">2022-04-27</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/04/27/%E8%A7%A3%E5%86%B3github%E7%BB%91%E5%AE%9A%E5%9F%9F%E5%90%8D%E8%87%AA%E5%8A%A8%E8%A7%A3%E7%BB%91%E9%97%AE%E9%A2%98/" title="解决github绑定域名自动解绑问题"><img src="https://i.imgtg.com/2022/04/26/xVmnr.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="解决github绑定域名自动解绑问题"/></a><div class="content"><a class="title" href="/2022/04/27/%E8%A7%A3%E5%86%B3github%E7%BB%91%E5%AE%9A%E5%9F%9F%E5%90%8D%E8%87%AA%E5%8A%A8%E8%A7%A3%E7%BB%91%E9%97%AE%E9%A2%98/" title="解决github绑定域名自动解绑问题">解决github绑定域名自动解绑问题</a><time datetime="2022-04-27T04:57:40.000Z" title="发表于 2022-04-27 12:57:40">2022-04-27</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/04/27/%E8%80%83%E7%A0%94%E5%8D%95%E8%AF%8D%E7%AC%94%E8%AE%B02/" title="考研单词笔记2"><img src="https://i.imgtg.com/2022/04/26/xVRk1.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="考研单词笔记2"/></a><div class="content"><a class="title" href="/2022/04/27/%E8%80%83%E7%A0%94%E5%8D%95%E8%AF%8D%E7%AC%94%E8%AE%B02/" title="考研单词笔记2">考研单词笔记2</a><time datetime="2022-04-27T04:17:33.000Z" title="发表于 2022-04-27 12:17:33">2022-04-27</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/04/26/%E7%BB%8F%E5%85%B8%E7%9A%84%E9%94%99%E8%AF%AF%EF%BC%8C%E6%A0%87%E5%87%86%E7%9A%84%E9%9B%B6%E5%88%86/" title="经典的错误，标准的零分"><img src="https://i.imgtg.com/2022/04/26/x9bxX.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="经典的错误，标准的零分"/></a><div class="content"><a class="title" href="/2022/04/26/%E7%BB%8F%E5%85%B8%E7%9A%84%E9%94%99%E8%AF%AF%EF%BC%8C%E6%A0%87%E5%87%86%E7%9A%84%E9%9B%B6%E5%88%86/" title="经典的错误，标准的零分">经典的错误，标准的零分</a><time datetime="2022-04-26T13:08:28.000Z" title="发表于 2022-04-26 21:08:28">2022-04-26</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2022 By Jie</div><div class="-info"><span> </span><a target="_blank" rel="noopener" href="https://sdujie.top"> 墨白 </a><span class="footer-separator">|</span><span> 由Hexo强力驱动</span><a href=""></a><span class="footer-separator">|</span><span> </span><a target="_blank" rel="noopener" href="https://www.sdujie.top/about/">关于我</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="简繁转换">简</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">本地搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.js"></script><script src="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.js"></script><script src="/js/search/local-search.js"></script><div class="js-pjax"><script>function loadValine () {
  function initValine () {
    const valine = new Valine(Object.assign({
      el: '#vcomment',
      appId: 'D5vncxFyhfiCUroyW2hBcsLd-gzGzoHsz',
      appKey: 'PNEGpq7Yk5BLqmtBumzFs7Bf',
      avatar: 'monsterid',
      serverURLs: '',
      emojiMaps: "",
      path: window.location.pathname,

      visitor: false
    }, null))
  }

  if (typeof Valine === 'function') initValine() 
  else getScript('https://cdn.jsdelivr.net/npm/valine/dist/Valine.min.js').then(initValine)
}

if ('Valine' === 'Valine' || !true) {
  if (true) btf.loadComment(document.getElementById('vcomment'),loadValine)
  else setTimeout(loadValine, 0)
} else {
  function loadOtherComment () {
    loadValine()
  }
}</script></div><script src="/js/shadow.js"></script><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/dist/canvas-ribbon.min.js" size="80" alpha="0.6" zIndex="-1" mobile="false" data-click="true"></script><script id="canvas_nest" defer="defer" color="0,0,255" opacity="0.7" zIndex="-1" count="99" mobile="true" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/dist/canvas-nest.min.js"></script><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/dist/activate-power-mode.min.js"></script><script>POWERMODE.colorful = true;
POWERMODE.shake = true;
POWERMODE.mobile = false;
document.body.addEventListener('input', POWERMODE);
</script><script id="click-show-text" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/dist/click-show-text.min.js" data-mobile="false" data-text="I,W,J" data-fontsize="15px" data-random="true" async="async"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div><!-- hexo injector body_end start -->
  <script data-pjax src="https://cdn.jsdelivr.net/gh/Zfour/hexo-github-calendar@1.16/hexo_githubcalendar.js"></script>
  <script data-pjax>
        function GithubCalendarConfig(){
            var git_githubapiurl ="https://python-github-calendar-api.vercel.app/api?sdujie";
            var git_color =['#ebedf0', '#fdcdec', '#fc9bd9', '#fa6ac5', '#f838b2', '#f5089f', '#c4067e', '#92055e', '#540336', '#48022f', '#30021f'];
            var git_user ="sdujie";
            var parent_div_git = document.getElementById('recent-posts');
            var git_div_html = '<div class="recent-post-item" style="width:100%;height:auto;padding:10px;"><div id="github_loading" style="width:10%;height:100%;margin:0 auto;display: block"><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"  viewBox="0 0 50 50" style="enable-background:new 0 0 50 50" xml:space="preserve"><path fill="#d0d0d0" d="M25.251,6.461c-10.318,0-18.683,8.365-18.683,18.683h4.068c0-8.071,6.543-14.615,14.615-14.615V6.461z" transform="rotate(275.098 25 25)"><animateTransform attributeType="xml" attributeName="transform" type="rotate" from="0 25 25" to="360 25 25" dur="0.6s" repeatCount="indefinite"></animateTransform></path></svg></div><div id="github_container"></div></div>';
            if(parent_div_git && location.pathname =='/'){
                console.log('已挂载github calendar')
                // parent_div_git.innerHTML=git_div_html+parent_div_git.innerHTML // 无报错，但不影响使用(支持pjax跳转)
                parent_div_git.insertAdjacentHTML("afterbegin",git_div_html) // 有报错，但不影响使用(支持pjax跳转)
            };
            GithubCalendar(git_githubapiurl,git_color,git_user)
        }
        if(document.getElementById('recent-posts')){
            GithubCalendarConfig()
        }
    </script>
    <style>#github_container{min-height:280px}@media screen and (max-width:650px) {#github_container{background-image:;min-height:0px}}</style>
    <style>undefined</style><script async src="//at.alicdn.com/t/font_2032782_8d5kxvn09md.js"></script><!-- hexo injector body_end end --></body></html>