
cv_6_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000129c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08001424  08001424  00011424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800143c  0800143c  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  0800143c  0800143c  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800143c  0800143c  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800143c  0800143c  0001143c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001440  08001440  00011440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08001444  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000014  08001458  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000038  08001458  00020038  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003d0a  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001062  00000000  00000000  00023d4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000528  00000000  00000000  00024db0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000490  00000000  00000000  000252d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014f7e  00000000  00000000  00025768  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00003a4a  00000000  00000000  0003a6e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006f32c  00000000  00000000  0003e130  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ad45c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000013a0  00000000  00000000  000ad4d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800140c 	.word	0x0800140c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	0800140c 	.word	0x0800140c

080001c8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80001d0:	4b08      	ldr	r3, [pc, #32]	; (80001f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80001d2:	695a      	ldr	r2, [r3, #20]
 80001d4:	4907      	ldr	r1, [pc, #28]	; (80001f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	4313      	orrs	r3, r2
 80001da:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80001de:	695a      	ldr	r2, [r3, #20]
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	4013      	ands	r3, r2
 80001e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80001e6:	68fb      	ldr	r3, [r7, #12]
}
 80001e8:	bf00      	nop
 80001ea:	3714      	adds	r7, #20
 80001ec:	46bd      	mov	sp, r7
 80001ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f2:	4770      	bx	lr
 80001f4:	40021000 	.word	0x40021000

080001f8 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80001f8:	b480      	push	{r7}
 80001fa:	b083      	sub	sp, #12
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
 8000200:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	683a      	ldr	r2, [r7, #0]
 8000206:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000208:	bf00      	nop
 800020a:	370c      	adds	r7, #12
 800020c:	46bd      	mov	sp, r7
 800020e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000212:	4770      	bx	lr

08000214 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b086      	sub	sp, #24
 8000218:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800021a:	463b      	mov	r3, r7
 800021c:	2200      	movs	r2, #0
 800021e:	601a      	str	r2, [r3, #0]
 8000220:	605a      	str	r2, [r3, #4]
 8000222:	609a      	str	r2, [r3, #8]
 8000224:	60da      	str	r2, [r3, #12]
 8000226:	611a      	str	r2, [r3, #16]
 8000228:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800022a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800022e:	f7ff ffcb 	bl	80001c8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000232:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000236:	f7ff ffc7 	bl	80001c8 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_3);
 800023a:	2108      	movs	r1, #8
 800023c:	480a      	ldr	r0, [pc, #40]	; (8000268 <MX_GPIO_Init+0x54>)
 800023e:	f7ff ffdb 	bl	80001f8 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8000242:	2308      	movs	r3, #8
 8000244:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000246:	2301      	movs	r3, #1
 8000248:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800024a:	2300      	movs	r3, #0
 800024c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800024e:	2300      	movs	r3, #0
 8000250:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000252:	2300      	movs	r3, #0
 8000254:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000256:	463b      	mov	r3, r7
 8000258:	4619      	mov	r1, r3
 800025a:	4803      	ldr	r0, [pc, #12]	; (8000268 <MX_GPIO_Init+0x54>)
 800025c:	f000 fd6e 	bl	8000d3c <LL_GPIO_Init>

}
 8000260:	bf00      	nop
 8000262:	3718      	adds	r7, #24
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}
 8000268:	48000400 	.word	0x48000400

0800026c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800026c:	b480      	push	{r7}
 800026e:	b085      	sub	sp, #20
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	f003 0307 	and.w	r3, r3, #7
 800027a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800027c:	4b0c      	ldr	r3, [pc, #48]	; (80002b0 <__NVIC_SetPriorityGrouping+0x44>)
 800027e:	68db      	ldr	r3, [r3, #12]
 8000280:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000282:	68ba      	ldr	r2, [r7, #8]
 8000284:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000288:	4013      	ands	r3, r2
 800028a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000290:	68bb      	ldr	r3, [r7, #8]
 8000292:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000294:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000298:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800029c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800029e:	4a04      	ldr	r2, [pc, #16]	; (80002b0 <__NVIC_SetPriorityGrouping+0x44>)
 80002a0:	68bb      	ldr	r3, [r7, #8]
 80002a2:	60d3      	str	r3, [r2, #12]
}
 80002a4:	bf00      	nop
 80002a6:	3714      	adds	r7, #20
 80002a8:	46bd      	mov	sp, r7
 80002aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ae:	4770      	bx	lr
 80002b0:	e000ed00 	.word	0xe000ed00

080002b4 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80002b4:	b480      	push	{r7}
 80002b6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80002b8:	4b05      	ldr	r3, [pc, #20]	; (80002d0 <LL_RCC_HSI_Enable+0x1c>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a04      	ldr	r2, [pc, #16]	; (80002d0 <LL_RCC_HSI_Enable+0x1c>)
 80002be:	f043 0301 	orr.w	r3, r3, #1
 80002c2:	6013      	str	r3, [r2, #0]
}
 80002c4:	bf00      	nop
 80002c6:	46bd      	mov	sp, r7
 80002c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop
 80002d0:	40021000 	.word	0x40021000

080002d4 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80002d8:	4b06      	ldr	r3, [pc, #24]	; (80002f4 <LL_RCC_HSI_IsReady+0x20>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	f003 0302 	and.w	r3, r3, #2
 80002e0:	2b02      	cmp	r3, #2
 80002e2:	bf0c      	ite	eq
 80002e4:	2301      	moveq	r3, #1
 80002e6:	2300      	movne	r3, #0
 80002e8:	b2db      	uxtb	r3, r3
}
 80002ea:	4618      	mov	r0, r3
 80002ec:	46bd      	mov	sp, r7
 80002ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f2:	4770      	bx	lr
 80002f4:	40021000 	.word	0x40021000

080002f8 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000300:	4b07      	ldr	r3, [pc, #28]	; (8000320 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	00db      	lsls	r3, r3, #3
 800030c:	4904      	ldr	r1, [pc, #16]	; (8000320 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800030e:	4313      	orrs	r3, r2
 8000310:	600b      	str	r3, [r1, #0]
}
 8000312:	bf00      	nop
 8000314:	370c      	adds	r7, #12
 8000316:	46bd      	mov	sp, r7
 8000318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop
 8000320:	40021000 	.word	0x40021000

08000324 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000324:	b480      	push	{r7}
 8000326:	b083      	sub	sp, #12
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800032c:	4b06      	ldr	r3, [pc, #24]	; (8000348 <LL_RCC_SetSysClkSource+0x24>)
 800032e:	685b      	ldr	r3, [r3, #4]
 8000330:	f023 0203 	bic.w	r2, r3, #3
 8000334:	4904      	ldr	r1, [pc, #16]	; (8000348 <LL_RCC_SetSysClkSource+0x24>)
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	4313      	orrs	r3, r2
 800033a:	604b      	str	r3, [r1, #4]
}
 800033c:	bf00      	nop
 800033e:	370c      	adds	r7, #12
 8000340:	46bd      	mov	sp, r7
 8000342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000346:	4770      	bx	lr
 8000348:	40021000 	.word	0x40021000

0800034c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000350:	4b04      	ldr	r3, [pc, #16]	; (8000364 <LL_RCC_GetSysClkSource+0x18>)
 8000352:	685b      	ldr	r3, [r3, #4]
 8000354:	f003 030c 	and.w	r3, r3, #12
}
 8000358:	4618      	mov	r0, r3
 800035a:	46bd      	mov	sp, r7
 800035c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000360:	4770      	bx	lr
 8000362:	bf00      	nop
 8000364:	40021000 	.word	0x40021000

08000368 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000368:	b480      	push	{r7}
 800036a:	b083      	sub	sp, #12
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000370:	4b06      	ldr	r3, [pc, #24]	; (800038c <LL_RCC_SetAHBPrescaler+0x24>)
 8000372:	685b      	ldr	r3, [r3, #4]
 8000374:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000378:	4904      	ldr	r1, [pc, #16]	; (800038c <LL_RCC_SetAHBPrescaler+0x24>)
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	4313      	orrs	r3, r2
 800037e:	604b      	str	r3, [r1, #4]
}
 8000380:	bf00      	nop
 8000382:	370c      	adds	r7, #12
 8000384:	46bd      	mov	sp, r7
 8000386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800038a:	4770      	bx	lr
 800038c:	40021000 	.word	0x40021000

08000390 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000398:	4b06      	ldr	r3, [pc, #24]	; (80003b4 <LL_RCC_SetAPB1Prescaler+0x24>)
 800039a:	685b      	ldr	r3, [r3, #4]
 800039c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80003a0:	4904      	ldr	r1, [pc, #16]	; (80003b4 <LL_RCC_SetAPB1Prescaler+0x24>)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	4313      	orrs	r3, r2
 80003a6:	604b      	str	r3, [r1, #4]
}
 80003a8:	bf00      	nop
 80003aa:	370c      	adds	r7, #12
 80003ac:	46bd      	mov	sp, r7
 80003ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b2:	4770      	bx	lr
 80003b4:	40021000 	.word	0x40021000

080003b8 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80003b8:	b480      	push	{r7}
 80003ba:	b083      	sub	sp, #12
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80003c0:	4b06      	ldr	r3, [pc, #24]	; (80003dc <LL_RCC_SetAPB2Prescaler+0x24>)
 80003c2:	685b      	ldr	r3, [r3, #4]
 80003c4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80003c8:	4904      	ldr	r1, [pc, #16]	; (80003dc <LL_RCC_SetAPB2Prescaler+0x24>)
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	4313      	orrs	r3, r2
 80003ce:	604b      	str	r3, [r1, #4]
}
 80003d0:	bf00      	nop
 80003d2:	370c      	adds	r7, #12
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr
 80003dc:	40021000 	.word	0x40021000

080003e0 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b085      	sub	sp, #20
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80003e8:	4b08      	ldr	r3, [pc, #32]	; (800040c <LL_APB1_GRP1_EnableClock+0x2c>)
 80003ea:	69da      	ldr	r2, [r3, #28]
 80003ec:	4907      	ldr	r1, [pc, #28]	; (800040c <LL_APB1_GRP1_EnableClock+0x2c>)
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	4313      	orrs	r3, r2
 80003f2:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80003f4:	4b05      	ldr	r3, [pc, #20]	; (800040c <LL_APB1_GRP1_EnableClock+0x2c>)
 80003f6:	69da      	ldr	r2, [r3, #28]
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	4013      	ands	r3, r2
 80003fc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80003fe:	68fb      	ldr	r3, [r7, #12]
}
 8000400:	bf00      	nop
 8000402:	3714      	adds	r7, #20
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr
 800040c:	40021000 	.word	0x40021000

08000410 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000410:	b480      	push	{r7}
 8000412:	b085      	sub	sp, #20
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000418:	4b08      	ldr	r3, [pc, #32]	; (800043c <LL_APB2_GRP1_EnableClock+0x2c>)
 800041a:	699a      	ldr	r2, [r3, #24]
 800041c:	4907      	ldr	r1, [pc, #28]	; (800043c <LL_APB2_GRP1_EnableClock+0x2c>)
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	4313      	orrs	r3, r2
 8000422:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000424:	4b05      	ldr	r3, [pc, #20]	; (800043c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000426:	699a      	ldr	r2, [r3, #24]
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	4013      	ands	r3, r2
 800042c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800042e:	68fb      	ldr	r3, [r7, #12]
}
 8000430:	bf00      	nop
 8000432:	3714      	adds	r7, #20
 8000434:	46bd      	mov	sp, r7
 8000436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043a:	4770      	bx	lr
 800043c:	40021000 	.word	0x40021000

08000440 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000440:	b480      	push	{r7}
 8000442:	b083      	sub	sp, #12
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000448:	4b06      	ldr	r3, [pc, #24]	; (8000464 <LL_FLASH_SetLatency+0x24>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	f023 0207 	bic.w	r2, r3, #7
 8000450:	4904      	ldr	r1, [pc, #16]	; (8000464 <LL_FLASH_SetLatency+0x24>)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	4313      	orrs	r3, r2
 8000456:	600b      	str	r3, [r1, #0]
}
 8000458:	bf00      	nop
 800045a:	370c      	adds	r7, #12
 800045c:	46bd      	mov	sp, r7
 800045e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000462:	4770      	bx	lr
 8000464:	40022000 	.word	0x40022000

08000468 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000468:	b480      	push	{r7}
 800046a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800046c:	4b04      	ldr	r3, [pc, #16]	; (8000480 <LL_FLASH_GetLatency+0x18>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	f003 0307 	and.w	r3, r3, #7
}
 8000474:	4618      	mov	r0, r3
 8000476:	46bd      	mov	sp, r7
 8000478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop
 8000480:	40022000 	.word	0x40022000

08000484 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8000484:	b480      	push	{r7}
 8000486:	b083      	sub	sp, #12
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	2b04      	cmp	r3, #4
 8000490:	d106      	bne.n	80004a0 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8000492:	4b09      	ldr	r3, [pc, #36]	; (80004b8 <LL_SYSTICK_SetClkSource+0x34>)
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	4a08      	ldr	r2, [pc, #32]	; (80004b8 <LL_SYSTICK_SetClkSource+0x34>)
 8000498:	f043 0304 	orr.w	r3, r3, #4
 800049c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 800049e:	e005      	b.n	80004ac <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80004a0:	4b05      	ldr	r3, [pc, #20]	; (80004b8 <LL_SYSTICK_SetClkSource+0x34>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	4a04      	ldr	r2, [pc, #16]	; (80004b8 <LL_SYSTICK_SetClkSource+0x34>)
 80004a6:	f023 0304 	bic.w	r3, r3, #4
 80004aa:	6013      	str	r3, [r2, #0]
}
 80004ac:	bf00      	nop
 80004ae:	370c      	adds	r7, #12
 80004b0:	46bd      	mov	sp, r7
 80004b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b6:	4770      	bx	lr
 80004b8:	e000e010 	.word	0xe000e010

080004bc <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80004bc:	b480      	push	{r7}
 80004be:	b083      	sub	sp, #12
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
 80004c4:	460b      	mov	r3, r1
 80004c6:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 80004c8:	78fb      	ldrb	r3, [r7, #3]
 80004ca:	b29a      	uxth	r2, r3
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	851a      	strh	r2, [r3, #40]	; 0x28
}
 80004d0:	bf00      	nop
 80004d2:	370c      	adds	r7, #12
 80004d4:	46bd      	mov	sp, r7
 80004d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004da:	4770      	bx	lr

080004dc <LL_GPIO_ReadInputPort>:
{
 80004dc:	b480      	push	{r7}
 80004de:	b083      	sub	sp, #12
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(GPIOx->IDR));
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	691b      	ldr	r3, [r3, #16]
}
 80004e8:	4618      	mov	r0, r3
 80004ea:	370c      	adds	r7, #12
 80004ec:	46bd      	mov	sp, r7
 80004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f2:	4770      	bx	lr

080004f4 <LL_GPIO_SetOutputPin>:
{
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
 80004fc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	683a      	ldr	r2, [r7, #0]
 8000502:	619a      	str	r2, [r3, #24]
}
 8000504:	bf00      	nop
 8000506:	370c      	adds	r7, #12
 8000508:	46bd      	mov	sp, r7
 800050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050e:	4770      	bx	lr

08000510 <LL_GPIO_ResetOutputPin>:
{
 8000510:	b480      	push	{r7}
 8000512:	b083      	sub	sp, #12
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
 8000518:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	683a      	ldr	r2, [r7, #0]
 800051e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000520:	bf00      	nop
 8000522:	370c      	adds	r7, #12
 8000524:	46bd      	mov	sp, r7
 8000526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052a:	4770      	bx	lr

0800052c <main>:
void SystemClock_Config(void);

void process_serial_data(uint8_t ch);

int main(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000530:	2001      	movs	r0, #1
 8000532:	f7ff ff6d 	bl	8000410 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000536:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800053a:	f7ff ff51 	bl	80003e0 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800053e:	2003      	movs	r0, #3
 8000540:	f7ff fe94 	bl	800026c <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000544:	f000 f824 	bl	8000590 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000548:	f7ff fe64 	bl	8000214 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800054c:	f000 fa4a 	bl	80009e4 <MX_USART2_UART_Init>

  USART2_RegisterCallback(process_serial_data);
 8000550:	480c      	ldr	r0, [pc, #48]	; (8000584 <main+0x58>)
 8000552:	f000 fa37 	bl	80009c4 <USART2_RegisterCallback>

  while (1)
  {
	  LL_mDelay(1000);
 8000556:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800055a:	f000 feff 	bl	800135c <LL_mDelay>

	  	  if((LL_GPIO_ReadInputPort(GPIOB) & (1 << 3)) >> 3)
 800055e:	480a      	ldr	r0, [pc, #40]	; (8000588 <main+0x5c>)
 8000560:	f7ff ffbc 	bl	80004dc <LL_GPIO_ReadInputPort>
 8000564:	4603      	mov	r3, r0
 8000566:	f003 0308 	and.w	r3, r3, #8
 800056a:	2b00      	cmp	r3, #0
 800056c:	d004      	beq.n	8000578 <main+0x4c>
	  	  {
	  		  LL_USART_TransmitData8(USART2, '1');
 800056e:	2131      	movs	r1, #49	; 0x31
 8000570:	4806      	ldr	r0, [pc, #24]	; (800058c <main+0x60>)
 8000572:	f7ff ffa3 	bl	80004bc <LL_USART_TransmitData8>
 8000576:	e7ee      	b.n	8000556 <main+0x2a>
	  	  }
	  	  else
	  	  {
	  		  LL_USART_TransmitData8(USART2, '0');
 8000578:	2130      	movs	r1, #48	; 0x30
 800057a:	4804      	ldr	r0, [pc, #16]	; (800058c <main+0x60>)
 800057c:	f7ff ff9e 	bl	80004bc <LL_USART_TransmitData8>
	  LL_mDelay(1000);
 8000580:	e7e9      	b.n	8000556 <main+0x2a>
 8000582:	bf00      	nop
 8000584:	080005fd 	.word	0x080005fd
 8000588:	48000400 	.word	0x48000400
 800058c:	40004400 	.word	0x40004400

08000590 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8000594:	2000      	movs	r0, #0
 8000596:	f7ff ff53 	bl	8000440 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 800059a:	bf00      	nop
 800059c:	f7ff ff64 	bl	8000468 <LL_FLASH_GetLatency>
 80005a0:	4603      	mov	r3, r0
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d1fa      	bne.n	800059c <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 80005a6:	f7ff fe85 	bl	80002b4 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80005aa:	bf00      	nop
 80005ac:	f7ff fe92 	bl	80002d4 <LL_RCC_HSI_IsReady>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b01      	cmp	r3, #1
 80005b4:	d1fa      	bne.n	80005ac <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 80005b6:	2010      	movs	r0, #16
 80005b8:	f7ff fe9e 	bl	80002f8 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80005bc:	2000      	movs	r0, #0
 80005be:	f7ff fed3 	bl	8000368 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80005c2:	2000      	movs	r0, #0
 80005c4:	f7ff fee4 	bl	8000390 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 80005c8:	2000      	movs	r0, #0
 80005ca:	f7ff fef5 	bl	80003b8 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 80005ce:	2000      	movs	r0, #0
 80005d0:	f7ff fea8 	bl	8000324 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 80005d4:	bf00      	nop
 80005d6:	f7ff feb9 	bl	800034c <LL_RCC_GetSysClkSource>
 80005da:	4603      	mov	r3, r0
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d1fa      	bne.n	80005d6 <SystemClock_Config+0x46>
  {

  }
  LL_Init1msTick(8000000);
 80005e0:	4805      	ldr	r0, [pc, #20]	; (80005f8 <SystemClock_Config+0x68>)
 80005e2:	f000 fead 	bl	8001340 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 80005e6:	2004      	movs	r0, #4
 80005e8:	f7ff ff4c 	bl	8000484 <LL_SYSTICK_SetClkSource>
  LL_SetSystemCoreClock(8000000);
 80005ec:	4802      	ldr	r0, [pc, #8]	; (80005f8 <SystemClock_Config+0x68>)
 80005ee:	f000 fed9 	bl	80013a4 <LL_SetSystemCoreClock>
}
 80005f2:	bf00      	nop
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	007a1200 	.word	0x007a1200

080005fc <process_serial_data>:

void process_serial_data(uint8_t ch)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	71fb      	strb	r3, [r7, #7]
	static uint8_t count_ON = 0, count_OFF=0;
	static char vzor_ON[]="ledON", vzor_OFF[]="ledOFF";

	if(vzor_ON[count_ON]==ch){
 8000606:	4b2d      	ldr	r3, [pc, #180]	; (80006bc <process_serial_data+0xc0>)
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	461a      	mov	r2, r3
 800060c:	4b2c      	ldr	r3, [pc, #176]	; (80006c0 <process_serial_data+0xc4>)
 800060e:	5c9b      	ldrb	r3, [r3, r2]
 8000610:	79fa      	ldrb	r2, [r7, #7]
 8000612:	429a      	cmp	r2, r3
 8000614:	d111      	bne.n	800063a <process_serial_data+0x3e>
		count_ON++;
 8000616:	4b29      	ldr	r3, [pc, #164]	; (80006bc <process_serial_data+0xc0>)
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	3301      	adds	r3, #1
 800061c:	b2da      	uxtb	r2, r3
 800061e:	4b27      	ldr	r3, [pc, #156]	; (80006bc <process_serial_data+0xc0>)
 8000620:	701a      	strb	r2, [r3, #0]
		if(count_ON==5){
 8000622:	4b26      	ldr	r3, [pc, #152]	; (80006bc <process_serial_data+0xc0>)
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	2b05      	cmp	r3, #5
 8000628:	d118      	bne.n	800065c <process_serial_data+0x60>
			LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_3);
 800062a:	2108      	movs	r1, #8
 800062c:	4825      	ldr	r0, [pc, #148]	; (80006c4 <process_serial_data+0xc8>)
 800062e:	f7ff ff61 	bl	80004f4 <LL_GPIO_SetOutputPin>
			count_ON=0;
 8000632:	4b22      	ldr	r3, [pc, #136]	; (80006bc <process_serial_data+0xc0>)
 8000634:	2200      	movs	r2, #0
 8000636:	701a      	strb	r2, [r3, #0]
 8000638:	e010      	b.n	800065c <process_serial_data+0x60>
		}
	}
	else{
		count_ON=0;
 800063a:	4b20      	ldr	r3, [pc, #128]	; (80006bc <process_serial_data+0xc0>)
 800063c:	2200      	movs	r2, #0
 800063e:	701a      	strb	r2, [r3, #0]
		if(vzor_ON[count_ON]==ch){
 8000640:	4b1e      	ldr	r3, [pc, #120]	; (80006bc <process_serial_data+0xc0>)
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	461a      	mov	r2, r3
 8000646:	4b1e      	ldr	r3, [pc, #120]	; (80006c0 <process_serial_data+0xc4>)
 8000648:	5c9b      	ldrb	r3, [r3, r2]
 800064a:	79fa      	ldrb	r2, [r7, #7]
 800064c:	429a      	cmp	r2, r3
 800064e:	d105      	bne.n	800065c <process_serial_data+0x60>
			count_ON++;
 8000650:	4b1a      	ldr	r3, [pc, #104]	; (80006bc <process_serial_data+0xc0>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	3301      	adds	r3, #1
 8000656:	b2da      	uxtb	r2, r3
 8000658:	4b18      	ldr	r3, [pc, #96]	; (80006bc <process_serial_data+0xc0>)
 800065a:	701a      	strb	r2, [r3, #0]
		}
	}

	if(vzor_OFF[count_OFF]==ch){
 800065c:	4b1a      	ldr	r3, [pc, #104]	; (80006c8 <process_serial_data+0xcc>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	461a      	mov	r2, r3
 8000662:	4b1a      	ldr	r3, [pc, #104]	; (80006cc <process_serial_data+0xd0>)
 8000664:	5c9b      	ldrb	r3, [r3, r2]
 8000666:	79fa      	ldrb	r2, [r7, #7]
 8000668:	429a      	cmp	r2, r3
 800066a:	d111      	bne.n	8000690 <process_serial_data+0x94>
		count_OFF++;
 800066c:	4b16      	ldr	r3, [pc, #88]	; (80006c8 <process_serial_data+0xcc>)
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	3301      	adds	r3, #1
 8000672:	b2da      	uxtb	r2, r3
 8000674:	4b14      	ldr	r3, [pc, #80]	; (80006c8 <process_serial_data+0xcc>)
 8000676:	701a      	strb	r2, [r3, #0]
		if(count_OFF==6){
 8000678:	4b13      	ldr	r3, [pc, #76]	; (80006c8 <process_serial_data+0xcc>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	2b06      	cmp	r3, #6
 800067e:	d118      	bne.n	80006b2 <process_serial_data+0xb6>
			LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_3);
 8000680:	2108      	movs	r1, #8
 8000682:	4810      	ldr	r0, [pc, #64]	; (80006c4 <process_serial_data+0xc8>)
 8000684:	f7ff ff44 	bl	8000510 <LL_GPIO_ResetOutputPin>
			count_OFF=0;
 8000688:	4b0f      	ldr	r3, [pc, #60]	; (80006c8 <process_serial_data+0xcc>)
 800068a:	2200      	movs	r2, #0
 800068c:	701a      	strb	r2, [r3, #0]
		count_OFF=0;
		if(vzor_OFF[count_OFF]==ch){
			count_OFF++;
		}
	}
}
 800068e:	e010      	b.n	80006b2 <process_serial_data+0xb6>
		count_OFF=0;
 8000690:	4b0d      	ldr	r3, [pc, #52]	; (80006c8 <process_serial_data+0xcc>)
 8000692:	2200      	movs	r2, #0
 8000694:	701a      	strb	r2, [r3, #0]
		if(vzor_OFF[count_OFF]==ch){
 8000696:	4b0c      	ldr	r3, [pc, #48]	; (80006c8 <process_serial_data+0xcc>)
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	461a      	mov	r2, r3
 800069c:	4b0b      	ldr	r3, [pc, #44]	; (80006cc <process_serial_data+0xd0>)
 800069e:	5c9b      	ldrb	r3, [r3, r2]
 80006a0:	79fa      	ldrb	r2, [r7, #7]
 80006a2:	429a      	cmp	r2, r3
 80006a4:	d105      	bne.n	80006b2 <process_serial_data+0xb6>
			count_OFF++;
 80006a6:	4b08      	ldr	r3, [pc, #32]	; (80006c8 <process_serial_data+0xcc>)
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	3301      	adds	r3, #1
 80006ac:	b2da      	uxtb	r2, r3
 80006ae:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <process_serial_data+0xcc>)
 80006b0:	701a      	strb	r2, [r3, #0]
}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	20000030 	.word	0x20000030
 80006c0:	20000000 	.word	0x20000000
 80006c4:	48000400 	.word	0x48000400
 80006c8:	20000031 	.word	0x20000031
 80006cc:	20000008 	.word	0x20000008

080006d0 <LL_USART_IsActiveFlag_RXNE>:
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	69db      	ldr	r3, [r3, #28]
 80006dc:	f003 0320 	and.w	r3, r3, #32
 80006e0:	2b20      	cmp	r3, #32
 80006e2:	d101      	bne.n	80006e8 <LL_USART_IsActiveFlag_RXNE+0x18>
 80006e4:	2301      	movs	r3, #1
 80006e6:	e000      	b.n	80006ea <LL_USART_IsActiveFlag_RXNE+0x1a>
 80006e8:	2300      	movs	r3, #0
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	370c      	adds	r7, #12
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr

080006f6 <LL_USART_ReceiveData8>:
{
 80006f6:	b480      	push	{r7}
 80006f8:	b083      	sub	sp, #12
 80006fa:	af00      	add	r7, sp, #0
 80006fc:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000702:	b29b      	uxth	r3, r3
 8000704:	b2db      	uxtb	r3, r3
}
 8000706:	4618      	mov	r0, r3
 8000708:	370c      	adds	r7, #12
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr

08000712 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000712:	b480      	push	{r7}
 8000714:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000716:	bf00      	nop
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr

08000720 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000724:	e7fe      	b.n	8000724 <HardFault_Handler+0x4>

08000726 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000726:	b480      	push	{r7}
 8000728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800072a:	e7fe      	b.n	800072a <MemManage_Handler+0x4>

0800072c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000730:	e7fe      	b.n	8000730 <BusFault_Handler+0x4>

08000732 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000732:	b480      	push	{r7}
 8000734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000736:	e7fe      	b.n	8000736 <UsageFault_Handler+0x4>

08000738 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800073c:	bf00      	nop
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr

08000746 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000746:	b480      	push	{r7}
 8000748:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800074a:	bf00      	nop
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr

08000754 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000758:	bf00      	nop
 800075a:	46bd      	mov	sp, r7
 800075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000760:	4770      	bx	lr

08000762 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000762:	b480      	push	{r7}
 8000764:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000766:	bf00      	nop
 8000768:	46bd      	mov	sp, r7
 800076a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076e:	4770      	bx	lr

08000770 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_RXNE(USART2))
 8000774:	4807      	ldr	r0, [pc, #28]	; (8000794 <USART2_IRQHandler+0x24>)
 8000776:	f7ff ffab 	bl	80006d0 <LL_USART_IsActiveFlag_RXNE>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d006      	beq.n	800078e <USART2_IRQHandler+0x1e>
		{
			rx_usart2(LL_USART_ReceiveData8(USART2));
 8000780:	4804      	ldr	r0, [pc, #16]	; (8000794 <USART2_IRQHandler+0x24>)
 8000782:	f7ff ffb8 	bl	80006f6 <LL_USART_ReceiveData8>
 8000786:	4603      	mov	r3, r0
 8000788:	4618      	mov	r0, r3
 800078a:	f000 f995 	bl	8000ab8 <rx_usart2>
		}
}
 800078e:	bf00      	nop
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	40004400 	.word	0x40004400

08000798 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800079c:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <SystemInit+0x28>)
 800079e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80007a2:	4a07      	ldr	r2, [pc, #28]	; (80007c0 <SystemInit+0x28>)
 80007a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007ac:	4b04      	ldr	r3, [pc, #16]	; (80007c0 <SystemInit+0x28>)
 80007ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80007b2:	609a      	str	r2, [r3, #8]
#endif
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	e000ed00 	.word	0xe000ed00

080007c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007c8:	4b04      	ldr	r3, [pc, #16]	; (80007dc <__NVIC_GetPriorityGrouping+0x18>)
 80007ca:	68db      	ldr	r3, [r3, #12]
 80007cc:	0a1b      	lsrs	r3, r3, #8
 80007ce:	f003 0307 	and.w	r3, r3, #7
}
 80007d2:	4618      	mov	r0, r3
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr
 80007dc:	e000ed00 	.word	0xe000ed00

080007e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	4603      	mov	r3, r0
 80007e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	db0b      	blt.n	800080a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007f2:	79fb      	ldrb	r3, [r7, #7]
 80007f4:	f003 021f 	and.w	r2, r3, #31
 80007f8:	4907      	ldr	r1, [pc, #28]	; (8000818 <__NVIC_EnableIRQ+0x38>)
 80007fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007fe:	095b      	lsrs	r3, r3, #5
 8000800:	2001      	movs	r0, #1
 8000802:	fa00 f202 	lsl.w	r2, r0, r2
 8000806:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800080a:	bf00      	nop
 800080c:	370c      	adds	r7, #12
 800080e:	46bd      	mov	sp, r7
 8000810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	e000e100 	.word	0xe000e100

0800081c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	6039      	str	r1, [r7, #0]
 8000826:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082c:	2b00      	cmp	r3, #0
 800082e:	db0a      	blt.n	8000846 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	b2da      	uxtb	r2, r3
 8000834:	490c      	ldr	r1, [pc, #48]	; (8000868 <__NVIC_SetPriority+0x4c>)
 8000836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800083a:	0112      	lsls	r2, r2, #4
 800083c:	b2d2      	uxtb	r2, r2
 800083e:	440b      	add	r3, r1
 8000840:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000844:	e00a      	b.n	800085c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000846:	683b      	ldr	r3, [r7, #0]
 8000848:	b2da      	uxtb	r2, r3
 800084a:	4908      	ldr	r1, [pc, #32]	; (800086c <__NVIC_SetPriority+0x50>)
 800084c:	79fb      	ldrb	r3, [r7, #7]
 800084e:	f003 030f 	and.w	r3, r3, #15
 8000852:	3b04      	subs	r3, #4
 8000854:	0112      	lsls	r2, r2, #4
 8000856:	b2d2      	uxtb	r2, r2
 8000858:	440b      	add	r3, r1
 800085a:	761a      	strb	r2, [r3, #24]
}
 800085c:	bf00      	nop
 800085e:	370c      	adds	r7, #12
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr
 8000868:	e000e100 	.word	0xe000e100
 800086c:	e000ed00 	.word	0xe000ed00

08000870 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000870:	b480      	push	{r7}
 8000872:	b089      	sub	sp, #36	; 0x24
 8000874:	af00      	add	r7, sp, #0
 8000876:	60f8      	str	r0, [r7, #12]
 8000878:	60b9      	str	r1, [r7, #8]
 800087a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	f003 0307 	and.w	r3, r3, #7
 8000882:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000884:	69fb      	ldr	r3, [r7, #28]
 8000886:	f1c3 0307 	rsb	r3, r3, #7
 800088a:	2b04      	cmp	r3, #4
 800088c:	bf28      	it	cs
 800088e:	2304      	movcs	r3, #4
 8000890:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000892:	69fb      	ldr	r3, [r7, #28]
 8000894:	3304      	adds	r3, #4
 8000896:	2b06      	cmp	r3, #6
 8000898:	d902      	bls.n	80008a0 <NVIC_EncodePriority+0x30>
 800089a:	69fb      	ldr	r3, [r7, #28]
 800089c:	3b03      	subs	r3, #3
 800089e:	e000      	b.n	80008a2 <NVIC_EncodePriority+0x32>
 80008a0:	2300      	movs	r3, #0
 80008a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008a4:	f04f 32ff 	mov.w	r2, #4294967295
 80008a8:	69bb      	ldr	r3, [r7, #24]
 80008aa:	fa02 f303 	lsl.w	r3, r2, r3
 80008ae:	43da      	mvns	r2, r3
 80008b0:	68bb      	ldr	r3, [r7, #8]
 80008b2:	401a      	ands	r2, r3
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008b8:	f04f 31ff 	mov.w	r1, #4294967295
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	fa01 f303 	lsl.w	r3, r1, r3
 80008c2:	43d9      	mvns	r1, r3
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008c8:	4313      	orrs	r3, r2
         );
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	3724      	adds	r7, #36	; 0x24
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr
	...

080008d8 <LL_AHB1_GRP1_EnableClock>:
{
 80008d8:	b480      	push	{r7}
 80008da:	b085      	sub	sp, #20
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80008e0:	4b08      	ldr	r3, [pc, #32]	; (8000904 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80008e2:	695a      	ldr	r2, [r3, #20]
 80008e4:	4907      	ldr	r1, [pc, #28]	; (8000904 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	4313      	orrs	r3, r2
 80008ea:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80008ec:	4b05      	ldr	r3, [pc, #20]	; (8000904 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80008ee:	695a      	ldr	r2, [r3, #20]
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	4013      	ands	r3, r2
 80008f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008f6:	68fb      	ldr	r3, [r7, #12]
}
 80008f8:	bf00      	nop
 80008fa:	3714      	adds	r7, #20
 80008fc:	46bd      	mov	sp, r7
 80008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000902:	4770      	bx	lr
 8000904:	40021000 	.word	0x40021000

08000908 <LL_APB1_GRP1_EnableClock>:
{
 8000908:	b480      	push	{r7}
 800090a:	b085      	sub	sp, #20
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000910:	4b08      	ldr	r3, [pc, #32]	; (8000934 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000912:	69da      	ldr	r2, [r3, #28]
 8000914:	4907      	ldr	r1, [pc, #28]	; (8000934 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	4313      	orrs	r3, r2
 800091a:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800091c:	4b05      	ldr	r3, [pc, #20]	; (8000934 <LL_APB1_GRP1_EnableClock+0x2c>)
 800091e:	69da      	ldr	r2, [r3, #28]
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	4013      	ands	r3, r2
 8000924:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000926:	68fb      	ldr	r3, [r7, #12]
}
 8000928:	bf00      	nop
 800092a:	3714      	adds	r7, #20
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr
 8000934:	40021000 	.word	0x40021000

08000938 <LL_USART_Enable>:
{
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f043 0201 	orr.w	r2, r3, #1
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	601a      	str	r2, [r3, #0]
}
 800094c:	bf00      	nop
 800094e:	370c      	adds	r7, #12
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr

08000958 <LL_USART_ConfigAsyncMode>:
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	689b      	ldr	r3, [r3, #8]
 8000970:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	609a      	str	r2, [r3, #8]
}
 8000978:	bf00      	nop
 800097a:	370c      	adds	r7, #12
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr

08000984 <LL_USART_EnableIT_RXNE>:
{
 8000984:	b480      	push	{r7}
 8000986:	b083      	sub	sp, #12
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	f043 0220 	orr.w	r2, r3, #32
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	601a      	str	r2, [r3, #0]
}
 8000998:	bf00      	nop
 800099a:	370c      	adds	r7, #12
 800099c:	46bd      	mov	sp, r7
 800099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a2:	4770      	bx	lr

080009a4 <LL_USART_DisableIT_CTS>:
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	689b      	ldr	r3, [r3, #8]
 80009b0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	609a      	str	r2, [r3, #8]
}
 80009b8:	bf00      	nop
 80009ba:	370c      	adds	r7, #12
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr

080009c4 <USART2_RegisterCallback>:
#include "usart.h"

static void (* usart2_callback)(uint8_t) = 0;

void USART2_RegisterCallback(void *callback)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
	usart2_callback = callback;
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	4a04      	ldr	r2, [pc, #16]	; (80009e0 <USART2_RegisterCallback+0x1c>)
 80009d0:	6013      	str	r3, [r2, #0]
}
 80009d2:	bf00      	nop
 80009d4:	370c      	adds	r7, #12
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	20000034 	.word	0x20000034

080009e4 <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b08e      	sub	sp, #56	; 0x38
 80009e8:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80009ea:	f107 031c 	add.w	r3, r7, #28
 80009ee:	2200      	movs	r2, #0
 80009f0:	601a      	str	r2, [r3, #0]
 80009f2:	605a      	str	r2, [r3, #4]
 80009f4:	609a      	str	r2, [r3, #8]
 80009f6:	60da      	str	r2, [r3, #12]
 80009f8:	611a      	str	r2, [r3, #16]
 80009fa:	615a      	str	r2, [r3, #20]
 80009fc:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fe:	1d3b      	adds	r3, r7, #4
 8000a00:	2200      	movs	r2, #0
 8000a02:	601a      	str	r2, [r3, #0]
 8000a04:	605a      	str	r2, [r3, #4]
 8000a06:	609a      	str	r2, [r3, #8]
 8000a08:	60da      	str	r2, [r3, #12]
 8000a0a:	611a      	str	r2, [r3, #16]
 8000a0c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000a0e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000a12:	f7ff ff79 	bl	8000908 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000a16:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000a1a:	f7ff ff5d 	bl	80008d8 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_15;
 8000a1e:	f248 0304 	movw	r3, #32772	; 0x8004
 8000a22:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000a24:	2302      	movs	r3, #2
 8000a26:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8000a28:	2303      	movs	r3, #3
 8000a2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a30:	2300      	movs	r3, #0
 8000a32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000a34:	2307      	movs	r3, #7
 8000a36:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a38:	1d3b      	adds	r3, r7, #4
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a40:	f000 f97c 	bl	8000d3c <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000a44:	f7ff febe 	bl	80007c4 <__NVIC_GetPriorityGrouping>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f7ff ff0e 	bl	8000870 <NVIC_EncodePriority>
 8000a54:	4603      	mov	r3, r0
 8000a56:	4619      	mov	r1, r3
 8000a58:	2026      	movs	r0, #38	; 0x26
 8000a5a:	f7ff fedf 	bl	800081c <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8000a5e:	2026      	movs	r0, #38	; 0x26
 8000a60:	f7ff febe 	bl	80007e0 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8000a64:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000a68:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000a72:	2300      	movs	r3, #0
 8000a74:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000a76:	230c      	movs	r3, #12
 8000a78:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8000a82:	f107 031c 	add.w	r3, r7, #28
 8000a86:	4619      	mov	r1, r3
 8000a88:	480a      	ldr	r0, [pc, #40]	; (8000ab4 <MX_USART2_UART_Init+0xd0>)
 8000a8a:	f000 fbd3 	bl	8001234 <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART2);
 8000a8e:	4809      	ldr	r0, [pc, #36]	; (8000ab4 <MX_USART2_UART_Init+0xd0>)
 8000a90:	f7ff ff88 	bl	80009a4 <LL_USART_DisableIT_CTS>
  LL_USART_ConfigAsyncMode(USART2);
 8000a94:	4807      	ldr	r0, [pc, #28]	; (8000ab4 <MX_USART2_UART_Init+0xd0>)
 8000a96:	f7ff ff5f 	bl	8000958 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8000a9a:	4806      	ldr	r0, [pc, #24]	; (8000ab4 <MX_USART2_UART_Init+0xd0>)
 8000a9c:	f7ff ff4c 	bl	8000938 <LL_USART_Enable>

  LL_USART_EnableIT_RXNE(USART2);
 8000aa0:	4804      	ldr	r0, [pc, #16]	; (8000ab4 <MX_USART2_UART_Init+0xd0>)
 8000aa2:	f7ff ff6f 	bl	8000984 <LL_USART_EnableIT_RXNE>

  LL_USART_Enable(USART2);
 8000aa6:	4803      	ldr	r0, [pc, #12]	; (8000ab4 <MX_USART2_UART_Init+0xd0>)
 8000aa8:	f7ff ff46 	bl	8000938 <LL_USART_Enable>
}
 8000aac:	bf00      	nop
 8000aae:	3738      	adds	r7, #56	; 0x38
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	40004400 	.word	0x40004400

08000ab8 <rx_usart2>:

void rx_usart2(uint8_t ch)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4603      	mov	r3, r0
 8000ac0:	71fb      	strb	r3, [r7, #7]
	if (usart2_callback != 0)
 8000ac2:	4b06      	ldr	r3, [pc, #24]	; (8000adc <rx_usart2+0x24>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d004      	beq.n	8000ad4 <rx_usart2+0x1c>
	{
		usart2_callback(ch);
 8000aca:	4b04      	ldr	r3, [pc, #16]	; (8000adc <rx_usart2+0x24>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	79fa      	ldrb	r2, [r7, #7]
 8000ad0:	4610      	mov	r0, r2
 8000ad2:	4798      	blx	r3
	}
}
 8000ad4:	bf00      	nop
 8000ad6:	3708      	adds	r7, #8
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	20000034 	.word	0x20000034

08000ae0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ae0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b18 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000ae4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000ae6:	e003      	b.n	8000af0 <LoopCopyDataInit>

08000ae8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000ae8:	4b0c      	ldr	r3, [pc, #48]	; (8000b1c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000aea:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000aec:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000aee:	3104      	adds	r1, #4

08000af0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000af0:	480b      	ldr	r0, [pc, #44]	; (8000b20 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000af2:	4b0c      	ldr	r3, [pc, #48]	; (8000b24 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000af4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000af6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000af8:	d3f6      	bcc.n	8000ae8 <CopyDataInit>
	ldr	r2, =_sbss
 8000afa:	4a0b      	ldr	r2, [pc, #44]	; (8000b28 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000afc:	e002      	b.n	8000b04 <LoopFillZerobss>

08000afe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000afe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000b00:	f842 3b04 	str.w	r3, [r2], #4

08000b04 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000b04:	4b09      	ldr	r3, [pc, #36]	; (8000b2c <LoopForever+0x16>)
	cmp	r2, r3
 8000b06:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000b08:	d3f9      	bcc.n	8000afe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000b0a:	f7ff fe45 	bl	8000798 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b0e:	f000 fc59 	bl	80013c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b12:	f7ff fd0b 	bl	800052c <main>

08000b16 <LoopForever>:

LoopForever:
    b LoopForever
 8000b16:	e7fe      	b.n	8000b16 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b18:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8000b1c:	08001444 	.word	0x08001444
	ldr	r0, =_sdata
 8000b20:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000b24:	20000014 	.word	0x20000014
	ldr	r2, =_sbss
 8000b28:	20000014 	.word	0x20000014
	ldr	r3, = _ebss
 8000b2c:	20000038 	.word	0x20000038

08000b30 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b30:	e7fe      	b.n	8000b30 <ADC1_2_IRQHandler>

08000b32 <LL_GPIO_SetPinMode>:
{
 8000b32:	b480      	push	{r7}
 8000b34:	b089      	sub	sp, #36	; 0x24
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	60f8      	str	r0, [r7, #12]
 8000b3a:	60b9      	str	r1, [r7, #8]
 8000b3c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	681a      	ldr	r2, [r3, #0]
 8000b42:	68bb      	ldr	r3, [r7, #8]
 8000b44:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	fa93 f3a3 	rbit	r3, r3
 8000b4c:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000b4e:	693b      	ldr	r3, [r7, #16]
 8000b50:	fab3 f383 	clz	r3, r3
 8000b54:	b2db      	uxtb	r3, r3
 8000b56:	005b      	lsls	r3, r3, #1
 8000b58:	2103      	movs	r1, #3
 8000b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b5e:	43db      	mvns	r3, r3
 8000b60:	401a      	ands	r2, r3
 8000b62:	68bb      	ldr	r3, [r7, #8]
 8000b64:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b66:	69fb      	ldr	r3, [r7, #28]
 8000b68:	fa93 f3a3 	rbit	r3, r3
 8000b6c:	61bb      	str	r3, [r7, #24]
  return result;
 8000b6e:	69bb      	ldr	r3, [r7, #24]
 8000b70:	fab3 f383 	clz	r3, r3
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	005b      	lsls	r3, r3, #1
 8000b78:	6879      	ldr	r1, [r7, #4]
 8000b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b7e:	431a      	orrs	r2, r3
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	601a      	str	r2, [r3, #0]
}
 8000b84:	bf00      	nop
 8000b86:	3724      	adds	r7, #36	; 0x24
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr

08000b90 <LL_GPIO_SetPinOutputType>:
{
 8000b90:	b480      	push	{r7}
 8000b92:	b085      	sub	sp, #20
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	60f8      	str	r0, [r7, #12]
 8000b98:	60b9      	str	r1, [r7, #8]
 8000b9a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	685a      	ldr	r2, [r3, #4]
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	43db      	mvns	r3, r3
 8000ba4:	401a      	ands	r2, r3
 8000ba6:	68bb      	ldr	r3, [r7, #8]
 8000ba8:	6879      	ldr	r1, [r7, #4]
 8000baa:	fb01 f303 	mul.w	r3, r1, r3
 8000bae:	431a      	orrs	r2, r3
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	605a      	str	r2, [r3, #4]
}
 8000bb4:	bf00      	nop
 8000bb6:	3714      	adds	r7, #20
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <LL_GPIO_SetPinSpeed>:
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b089      	sub	sp, #36	; 0x24
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	60f8      	str	r0, [r7, #12]
 8000bc8:	60b9      	str	r1, [r7, #8]
 8000bca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	689a      	ldr	r2, [r3, #8]
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	fa93 f3a3 	rbit	r3, r3
 8000bda:	613b      	str	r3, [r7, #16]
  return result;
 8000bdc:	693b      	ldr	r3, [r7, #16]
 8000bde:	fab3 f383 	clz	r3, r3
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	005b      	lsls	r3, r3, #1
 8000be6:	2103      	movs	r1, #3
 8000be8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bec:	43db      	mvns	r3, r3
 8000bee:	401a      	ands	r2, r3
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bf4:	69fb      	ldr	r3, [r7, #28]
 8000bf6:	fa93 f3a3 	rbit	r3, r3
 8000bfa:	61bb      	str	r3, [r7, #24]
  return result;
 8000bfc:	69bb      	ldr	r3, [r7, #24]
 8000bfe:	fab3 f383 	clz	r3, r3
 8000c02:	b2db      	uxtb	r3, r3
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	6879      	ldr	r1, [r7, #4]
 8000c08:	fa01 f303 	lsl.w	r3, r1, r3
 8000c0c:	431a      	orrs	r2, r3
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	609a      	str	r2, [r3, #8]
}
 8000c12:	bf00      	nop
 8000c14:	3724      	adds	r7, #36	; 0x24
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr

08000c1e <LL_GPIO_SetPinPull>:
{
 8000c1e:	b480      	push	{r7}
 8000c20:	b089      	sub	sp, #36	; 0x24
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	60f8      	str	r0, [r7, #12]
 8000c26:	60b9      	str	r1, [r7, #8]
 8000c28:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	68da      	ldr	r2, [r3, #12]
 8000c2e:	68bb      	ldr	r3, [r7, #8]
 8000c30:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	fa93 f3a3 	rbit	r3, r3
 8000c38:	613b      	str	r3, [r7, #16]
  return result;
 8000c3a:	693b      	ldr	r3, [r7, #16]
 8000c3c:	fab3 f383 	clz	r3, r3
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	005b      	lsls	r3, r3, #1
 8000c44:	2103      	movs	r1, #3
 8000c46:	fa01 f303 	lsl.w	r3, r1, r3
 8000c4a:	43db      	mvns	r3, r3
 8000c4c:	401a      	ands	r2, r3
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c52:	69fb      	ldr	r3, [r7, #28]
 8000c54:	fa93 f3a3 	rbit	r3, r3
 8000c58:	61bb      	str	r3, [r7, #24]
  return result;
 8000c5a:	69bb      	ldr	r3, [r7, #24]
 8000c5c:	fab3 f383 	clz	r3, r3
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	005b      	lsls	r3, r3, #1
 8000c64:	6879      	ldr	r1, [r7, #4]
 8000c66:	fa01 f303 	lsl.w	r3, r1, r3
 8000c6a:	431a      	orrs	r2, r3
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	60da      	str	r2, [r3, #12]
}
 8000c70:	bf00      	nop
 8000c72:	3724      	adds	r7, #36	; 0x24
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr

08000c7c <LL_GPIO_SetAFPin_0_7>:
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b089      	sub	sp, #36	; 0x24
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	60f8      	str	r0, [r7, #12]
 8000c84:	60b9      	str	r1, [r7, #8]
 8000c86:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	6a1a      	ldr	r2, [r3, #32]
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	fa93 f3a3 	rbit	r3, r3
 8000c96:	613b      	str	r3, [r7, #16]
  return result;
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	fab3 f383 	clz	r3, r3
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	210f      	movs	r1, #15
 8000ca4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca8:	43db      	mvns	r3, r3
 8000caa:	401a      	ands	r2, r3
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cb0:	69fb      	ldr	r3, [r7, #28]
 8000cb2:	fa93 f3a3 	rbit	r3, r3
 8000cb6:	61bb      	str	r3, [r7, #24]
  return result;
 8000cb8:	69bb      	ldr	r3, [r7, #24]
 8000cba:	fab3 f383 	clz	r3, r3
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	6879      	ldr	r1, [r7, #4]
 8000cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000cc8:	431a      	orrs	r2, r3
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	621a      	str	r2, [r3, #32]
}
 8000cce:	bf00      	nop
 8000cd0:	3724      	adds	r7, #36	; 0x24
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr

08000cda <LL_GPIO_SetAFPin_8_15>:
{
 8000cda:	b480      	push	{r7}
 8000cdc:	b089      	sub	sp, #36	; 0x24
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	60f8      	str	r0, [r7, #12]
 8000ce2:	60b9      	str	r1, [r7, #8]
 8000ce4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000cea:	68bb      	ldr	r3, [r7, #8]
 8000cec:	0a1b      	lsrs	r3, r3, #8
 8000cee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	fa93 f3a3 	rbit	r3, r3
 8000cf6:	613b      	str	r3, [r7, #16]
  return result;
 8000cf8:	693b      	ldr	r3, [r7, #16]
 8000cfa:	fab3 f383 	clz	r3, r3
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	210f      	movs	r1, #15
 8000d04:	fa01 f303 	lsl.w	r3, r1, r3
 8000d08:	43db      	mvns	r3, r3
 8000d0a:	401a      	ands	r2, r3
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	0a1b      	lsrs	r3, r3, #8
 8000d10:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d12:	69fb      	ldr	r3, [r7, #28]
 8000d14:	fa93 f3a3 	rbit	r3, r3
 8000d18:	61bb      	str	r3, [r7, #24]
  return result;
 8000d1a:	69bb      	ldr	r3, [r7, #24]
 8000d1c:	fab3 f383 	clz	r3, r3
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	009b      	lsls	r3, r3, #2
 8000d24:	6879      	ldr	r1, [r7, #4]
 8000d26:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2a:	431a      	orrs	r2, r3
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000d30:	bf00      	nop
 8000d32:	3724      	adds	r7, #36	; 0x24
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr

08000d3c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b088      	sub	sp, #32
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	fa93 f3a3 	rbit	r3, r3
 8000d52:	613b      	str	r3, [r7, #16]
  return result;
 8000d54:	693b      	ldr	r3, [r7, #16]
 8000d56:	fab3 f383 	clz	r3, r3
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8000d5e:	e051      	b.n	8000e04 <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	2101      	movs	r1, #1
 8000d66:	69fb      	ldr	r3, [r7, #28]
 8000d68:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8000d70:	69bb      	ldr	r3, [r7, #24]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d043      	beq.n	8000dfe <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d003      	beq.n	8000d86 <LL_GPIO_Init+0x4a>
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	2b02      	cmp	r3, #2
 8000d84:	d10e      	bne.n	8000da4 <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	689b      	ldr	r3, [r3, #8]
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	69b9      	ldr	r1, [r7, #24]
 8000d8e:	6878      	ldr	r0, [r7, #4]
 8000d90:	f7ff ff16 	bl	8000bc0 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	6819      	ldr	r1, [r3, #0]
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	461a      	mov	r2, r3
 8000d9e:	6878      	ldr	r0, [r7, #4]
 8000da0:	f7ff fef6 	bl	8000b90 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	691b      	ldr	r3, [r3, #16]
 8000da8:	461a      	mov	r2, r3
 8000daa:	69b9      	ldr	r1, [r7, #24]
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f7ff ff36 	bl	8000c1e <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	2b02      	cmp	r3, #2
 8000db8:	d11a      	bne.n	8000df0 <LL_GPIO_Init+0xb4>
 8000dba:	69bb      	ldr	r3, [r7, #24]
 8000dbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	fa93 f3a3 	rbit	r3, r3
 8000dc4:	60bb      	str	r3, [r7, #8]
  return result;
 8000dc6:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8000dc8:	fab3 f383 	clz	r3, r3
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	2b07      	cmp	r3, #7
 8000dd0:	d807      	bhi.n	8000de2 <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	695b      	ldr	r3, [r3, #20]
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	69b9      	ldr	r1, [r7, #24]
 8000dda:	6878      	ldr	r0, [r7, #4]
 8000ddc:	f7ff ff4e 	bl	8000c7c <LL_GPIO_SetAFPin_0_7>
 8000de0:	e006      	b.n	8000df0 <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	695b      	ldr	r3, [r3, #20]
 8000de6:	461a      	mov	r2, r3
 8000de8:	69b9      	ldr	r1, [r7, #24]
 8000dea:	6878      	ldr	r0, [r7, #4]
 8000dec:	f7ff ff75 	bl	8000cda <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	461a      	mov	r2, r3
 8000df6:	69b9      	ldr	r1, [r7, #24]
 8000df8:	6878      	ldr	r0, [r7, #4]
 8000dfa:	f7ff fe9a 	bl	8000b32 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	3301      	adds	r3, #1
 8000e02:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	681a      	ldr	r2, [r3, #0]
 8000e08:	69fb      	ldr	r3, [r7, #28]
 8000e0a:	fa22 f303 	lsr.w	r3, r2, r3
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d1a6      	bne.n	8000d60 <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 8000e12:	2300      	movs	r3, #0
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3720      	adds	r7, #32
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <LL_RCC_HSI_IsReady>:
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000e20:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <LL_RCC_HSI_IsReady+0x20>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f003 0302 	and.w	r3, r3, #2
 8000e28:	2b02      	cmp	r3, #2
 8000e2a:	bf0c      	ite	eq
 8000e2c:	2301      	moveq	r3, #1
 8000e2e:	2300      	movne	r3, #0
 8000e30:	b2db      	uxtb	r3, r3
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr
 8000e3c:	40021000 	.word	0x40021000

08000e40 <LL_RCC_LSE_IsReady>:
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000e44:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <LL_RCC_LSE_IsReady+0x20>)
 8000e46:	6a1b      	ldr	r3, [r3, #32]
 8000e48:	f003 0302 	and.w	r3, r3, #2
 8000e4c:	2b02      	cmp	r3, #2
 8000e4e:	bf0c      	ite	eq
 8000e50:	2301      	moveq	r3, #1
 8000e52:	2300      	movne	r3, #0
 8000e54:	b2db      	uxtb	r3, r3
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr
 8000e60:	40021000 	.word	0x40021000

08000e64 <LL_RCC_GetSysClkSource>:
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000e68:	4b04      	ldr	r3, [pc, #16]	; (8000e7c <LL_RCC_GetSysClkSource+0x18>)
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	f003 030c 	and.w	r3, r3, #12
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	40021000 	.word	0x40021000

08000e80 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000e84:	4b04      	ldr	r3, [pc, #16]	; (8000e98 <LL_RCC_GetAHBPrescaler+0x18>)
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	40021000 	.word	0x40021000

08000e9c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000ea0:	4b04      	ldr	r3, [pc, #16]	; (8000eb4 <LL_RCC_GetAPB1Prescaler+0x18>)
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	40021000 	.word	0x40021000

08000eb8 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000ebc:	4b04      	ldr	r3, [pc, #16]	; (8000ed0 <LL_RCC_GetAPB2Prescaler+0x18>)
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	40021000 	.word	0x40021000

08000ed4 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8000edc:	4b07      	ldr	r3, [pc, #28]	; (8000efc <LL_RCC_GetUSARTClockSource+0x28>)
 8000ede:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ee0:	2103      	movs	r1, #3
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ee8:	401a      	ands	r2, r3
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	061b      	lsls	r3, r3, #24
 8000eee:	4313      	orrs	r3, r2
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	40021000 	.word	0x40021000

08000f00 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8000f04:	4b04      	ldr	r3, [pc, #16]	; (8000f18 <LL_RCC_PLL_GetMainSource+0x18>)
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	40021000 	.word	0x40021000

08000f1c <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8000f20:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <LL_RCC_PLL_GetMultiplicator+0x18>)
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	40021000 	.word	0x40021000

08000f38 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8000f3c:	4b04      	ldr	r3, [pc, #16]	; (8000f50 <LL_RCC_PLL_GetPrediv+0x18>)
 8000f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f40:	f003 030f 	and.w	r3, r3, #15
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	40021000 	.word	0x40021000

08000f54 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8000f5c:	f000 f860 	bl	8001020 <RCC_GetSystemClockFreq>
 8000f60:	4602      	mov	r2, r0
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f000 f87a 	bl	8001064 <RCC_GetHCLKClockFreq>
 8000f70:	4602      	mov	r2, r0
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f000 f888 	bl	8001090 <RCC_GetPCLK1ClockFreq>
 8000f80:	4602      	mov	r2, r0
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f000 f894 	bl	80010b8 <RCC_GetPCLK2ClockFreq>
 8000f90:	4602      	mov	r2, r0
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	60da      	str	r2, [r3, #12]
}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
	...

08000fa0 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d12a      	bne.n	8001008 <LL_RCC_GetUSARTClockFreq+0x68>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f7ff ff8e 	bl	8000ed4 <LL_RCC_GetUSARTClockSource>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b02      	cmp	r3, #2
 8000fbc:	d00f      	beq.n	8000fde <LL_RCC_GetUSARTClockFreq+0x3e>
 8000fbe:	2b03      	cmp	r3, #3
 8000fc0:	d005      	beq.n	8000fce <LL_RCC_GetUSARTClockFreq+0x2e>
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d114      	bne.n	8000ff0 <LL_RCC_GetUSARTClockFreq+0x50>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8000fc6:	f000 f82b 	bl	8001020 <RCC_GetSystemClockFreq>
 8000fca:	60f8      	str	r0, [r7, #12]
        break;
 8000fcc:	e021      	b.n	8001012 <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8000fce:	f7ff ff25 	bl	8000e1c <LL_RCC_HSI_IsReady>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d019      	beq.n	800100c <LL_RCC_GetUSARTClockFreq+0x6c>
        {
          usart_frequency = HSI_VALUE;
 8000fd8:	4b10      	ldr	r3, [pc, #64]	; (800101c <LL_RCC_GetUSARTClockFreq+0x7c>)
 8000fda:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000fdc:	e016      	b.n	800100c <LL_RCC_GetUSARTClockFreq+0x6c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8000fde:	f7ff ff2f 	bl	8000e40 <LL_RCC_LSE_IsReady>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d013      	beq.n	8001010 <LL_RCC_GetUSARTClockFreq+0x70>
        {
          usart_frequency = LSE_VALUE;
 8000fe8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000fec:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000fee:	e00f      	b.n	8001010 <LL_RCC_GetUSARTClockFreq+0x70>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8000ff0:	f000 f816 	bl	8001020 <RCC_GetSystemClockFreq>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f000 f834 	bl	8001064 <RCC_GetHCLKClockFreq>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	4618      	mov	r0, r3
 8001000:	f000 f846 	bl	8001090 <RCC_GetPCLK1ClockFreq>
 8001004:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 8001006:	e004      	b.n	8001012 <LL_RCC_GetUSARTClockFreq+0x72>
    }
  }
 8001008:	bf00      	nop
 800100a:	e002      	b.n	8001012 <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 800100c:	bf00      	nop
 800100e:	e000      	b.n	8001012 <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 8001010:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8001012:	68fb      	ldr	r3, [r7, #12]
}
 8001014:	4618      	mov	r0, r3
 8001016:	3710      	adds	r7, #16
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	007a1200 	.word	0x007a1200

08001020 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001026:	2300      	movs	r3, #0
 8001028:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800102a:	f7ff ff1b 	bl	8000e64 <LL_RCC_GetSysClkSource>
 800102e:	4603      	mov	r3, r0
 8001030:	2b04      	cmp	r3, #4
 8001032:	d006      	beq.n	8001042 <RCC_GetSystemClockFreq+0x22>
 8001034:	2b08      	cmp	r3, #8
 8001036:	d007      	beq.n	8001048 <RCC_GetSystemClockFreq+0x28>
 8001038:	2b00      	cmp	r3, #0
 800103a:	d109      	bne.n	8001050 <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800103c:	4b08      	ldr	r3, [pc, #32]	; (8001060 <RCC_GetSystemClockFreq+0x40>)
 800103e:	607b      	str	r3, [r7, #4]
      break;
 8001040:	e009      	b.n	8001056 <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001042:	4b07      	ldr	r3, [pc, #28]	; (8001060 <RCC_GetSystemClockFreq+0x40>)
 8001044:	607b      	str	r3, [r7, #4]
      break;
 8001046:	e006      	b.n	8001056 <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001048:	f000 f84a 	bl	80010e0 <RCC_PLL_GetFreqDomain_SYS>
 800104c:	6078      	str	r0, [r7, #4]
      break;
 800104e:	e002      	b.n	8001056 <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 8001050:	4b03      	ldr	r3, [pc, #12]	; (8001060 <RCC_GetSystemClockFreq+0x40>)
 8001052:	607b      	str	r3, [r7, #4]
      break;
 8001054:	bf00      	nop
  }

  return frequency;
 8001056:	687b      	ldr	r3, [r7, #4]
}
 8001058:	4618      	mov	r0, r3
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	007a1200 	.word	0x007a1200

08001064 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800106c:	f7ff ff08 	bl	8000e80 <LL_RCC_GetAHBPrescaler>
 8001070:	4603      	mov	r3, r0
 8001072:	091b      	lsrs	r3, r3, #4
 8001074:	f003 030f 	and.w	r3, r3, #15
 8001078:	4a04      	ldr	r2, [pc, #16]	; (800108c <RCC_GetHCLKClockFreq+0x28>)
 800107a:	5cd3      	ldrb	r3, [r2, r3]
 800107c:	461a      	mov	r2, r3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	40d3      	lsrs	r3, r2
}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	08001424 	.word	0x08001424

08001090 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001098:	f7ff ff00 	bl	8000e9c <LL_RCC_GetAPB1Prescaler>
 800109c:	4603      	mov	r3, r0
 800109e:	0a1b      	lsrs	r3, r3, #8
 80010a0:	4a04      	ldr	r2, [pc, #16]	; (80010b4 <RCC_GetPCLK1ClockFreq+0x24>)
 80010a2:	5cd3      	ldrb	r3, [r2, r3]
 80010a4:	461a      	mov	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	40d3      	lsrs	r3, r2
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	08001434 	.word	0x08001434

080010b8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80010c0:	f7ff fefa 	bl	8000eb8 <LL_RCC_GetAPB2Prescaler>
 80010c4:	4603      	mov	r3, r0
 80010c6:	0adb      	lsrs	r3, r3, #11
 80010c8:	4a04      	ldr	r2, [pc, #16]	; (80010dc <RCC_GetPCLK2ClockFreq+0x24>)
 80010ca:	5cd3      	ldrb	r3, [r2, r3]
 80010cc:	461a      	mov	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	40d3      	lsrs	r3, r2
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	08001434 	.word	0x08001434

080010e0 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80010e0:	b590      	push	{r4, r7, lr}
 80010e2:	b085      	sub	sp, #20
 80010e4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
 80010ea:	2300      	movs	r3, #0
 80010ec:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 80010ee:	f7ff ff07 	bl	8000f00 <LL_RCC_PLL_GetMainSource>
 80010f2:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d003      	beq.n	8001102 <RCC_PLL_GetFreqDomain_SYS+0x22>
 80010fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010fe:	d003      	beq.n	8001108 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8001100:	e005      	b.n	800110e <RCC_PLL_GetFreqDomain_SYS+0x2e>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8001102:	4b14      	ldr	r3, [pc, #80]	; (8001154 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8001104:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8001106:	e005      	b.n	8001114 <RCC_PLL_GetFreqDomain_SYS+0x34>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001108:	4b13      	ldr	r3, [pc, #76]	; (8001158 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 800110a:	60fb      	str	r3, [r7, #12]
      break;
 800110c:	e002      	b.n	8001114 <RCC_PLL_GetFreqDomain_SYS+0x34>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 800110e:	4b11      	ldr	r3, [pc, #68]	; (8001154 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8001110:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8001112:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 8001114:	f7ff ff10 	bl	8000f38 <LL_RCC_PLL_GetPrediv>
 8001118:	4603      	mov	r3, r0
 800111a:	3301      	adds	r3, #1
 800111c:	68fa      	ldr	r2, [r7, #12]
 800111e:	fbb2 f4f3 	udiv	r4, r2, r3
 8001122:	f7ff fefb 	bl	8000f1c <LL_RCC_PLL_GetMultiplicator>
 8001126:	4603      	mov	r3, r0
 8001128:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800112c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001130:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	fa92 f2a2 	rbit	r2, r2
 8001138:	603a      	str	r2, [r7, #0]
  return result;
 800113a:	683a      	ldr	r2, [r7, #0]
 800113c:	fab2 f282 	clz	r2, r2
 8001140:	b2d2      	uxtb	r2, r2
 8001142:	40d3      	lsrs	r3, r2
 8001144:	3302      	adds	r3, #2
 8001146:	fb03 f304 	mul.w	r3, r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 800114a:	4618      	mov	r0, r3
 800114c:	3714      	adds	r7, #20
 800114e:	46bd      	mov	sp, r7
 8001150:	bd90      	pop	{r4, r7, pc}
 8001152:	bf00      	nop
 8001154:	003d0900 	.word	0x003d0900
 8001158:	007a1200 	.word	0x007a1200

0800115c <LL_USART_IsEnabled>:
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f003 0301 	and.w	r3, r3, #1
 800116c:	2b01      	cmp	r3, #1
 800116e:	d101      	bne.n	8001174 <LL_USART_IsEnabled+0x18>
 8001170:	2301      	movs	r3, #1
 8001172:	e000      	b.n	8001176 <LL_USART_IsEnabled+0x1a>
 8001174:	2300      	movs	r3, #0
}
 8001176:	4618      	mov	r0, r3
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr

08001182 <LL_USART_SetStopBitsLength>:
{
 8001182:	b480      	push	{r7}
 8001184:	b083      	sub	sp, #12
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
 800118a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	431a      	orrs	r2, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	605a      	str	r2, [r3, #4]
}
 800119c:	bf00      	nop
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <LL_USART_SetHWFlowCtrl>:
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	431a      	orrs	r2, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	609a      	str	r2, [r3, #8]
}
 80011c2:	bf00      	nop
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr

080011ce <LL_USART_SetBaudRate>:
{
 80011ce:	b490      	push	{r4, r7}
 80011d0:	b086      	sub	sp, #24
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	60f8      	str	r0, [r7, #12]
 80011d6:	60b9      	str	r1, [r7, #8]
 80011d8:	607a      	str	r2, [r7, #4]
 80011da:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80011e2:	d116      	bne.n	8001212 <LL_USART_SetBaudRate+0x44>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	005a      	lsls	r2, r3, #1
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	085b      	lsrs	r3, r3, #1
 80011ec:	441a      	add	r2, r3
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80011f4:	b29b      	uxth	r3, r3
 80011f6:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 80011fe:	401c      	ands	r4, r3
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	085b      	lsrs	r3, r3, #1
 8001204:	b29b      	uxth	r3, r3
 8001206:	f003 0307 	and.w	r3, r3, #7
 800120a:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	60dc      	str	r4, [r3, #12]
}
 8001210:	e00a      	b.n	8001228 <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	085a      	lsrs	r2, r3, #1
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	441a      	add	r2, r3
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001220:	b29b      	uxth	r3, r3
 8001222:	461a      	mov	r2, r3
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	60da      	str	r2, [r3, #12]
}
 8001228:	bf00      	nop
 800122a:	3718      	adds	r7, #24
 800122c:	46bd      	mov	sp, r7
 800122e:	bc90      	pop	{r4, r7}
 8001230:	4770      	bx	lr
	...

08001234 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b088      	sub	sp, #32
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001242:	2300      	movs	r3, #0
 8001244:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f7ff ff88 	bl	800115c <LL_USART_IsEnabled>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d14e      	bne.n	80012f0 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	4b29      	ldr	r3, [pc, #164]	; (80012fc <LL_USART_Init+0xc8>)
 8001258:	4013      	ands	r3, r2
 800125a:	683a      	ldr	r2, [r7, #0]
 800125c:	6851      	ldr	r1, [r2, #4]
 800125e:	683a      	ldr	r2, [r7, #0]
 8001260:	68d2      	ldr	r2, [r2, #12]
 8001262:	4311      	orrs	r1, r2
 8001264:	683a      	ldr	r2, [r7, #0]
 8001266:	6912      	ldr	r2, [r2, #16]
 8001268:	4311      	orrs	r1, r2
 800126a:	683a      	ldr	r2, [r7, #0]
 800126c:	6992      	ldr	r2, [r2, #24]
 800126e:	430a      	orrs	r2, r1
 8001270:	431a      	orrs	r2, r3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	4619      	mov	r1, r3
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff ff80 	bl	8001182 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	695b      	ldr	r3, [r3, #20]
 8001286:	4619      	mov	r1, r3
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f7ff ff8d 	bl	80011a8 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4a1b      	ldr	r2, [pc, #108]	; (8001300 <LL_USART_Init+0xcc>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d104      	bne.n	80012a0 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8001296:	2000      	movs	r0, #0
 8001298:	f7ff fe82 	bl	8000fa0 <LL_RCC_GetUSARTClockFreq>
 800129c:	61b8      	str	r0, [r7, #24]
 800129e:	e016      	b.n	80012ce <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	4a18      	ldr	r2, [pc, #96]	; (8001304 <LL_USART_Init+0xd0>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d107      	bne.n	80012b8 <LL_USART_Init+0x84>
    {
#if defined(RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80012a8:	f107 0308 	add.w	r3, r7, #8
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff fe51 	bl	8000f54 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	61bb      	str	r3, [r7, #24]
 80012b6:	e00a      	b.n	80012ce <LL_USART_Init+0x9a>
#endif
    }
    else if (USARTx == USART3)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	4a13      	ldr	r2, [pc, #76]	; (8001308 <LL_USART_Init+0xd4>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d106      	bne.n	80012ce <LL_USART_Init+0x9a>
    {
#if defined(RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80012c0:	f107 0308 	add.w	r3, r7, #8
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff fe45 	bl	8000f54 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d00d      	beq.n	80012f0 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d009      	beq.n	80012f0 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 80012dc:	2300      	movs	r3, #0
 80012de:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	699a      	ldr	r2, [r3, #24]
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	69b9      	ldr	r1, [r7, #24]
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f7ff ff6f 	bl	80011ce <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80012f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3720      	adds	r7, #32
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	efff69f3 	.word	0xefff69f3
 8001300:	40013800 	.word	0x40013800
 8001304:	40004400 	.word	0x40004400
 8001308:	40004800 	.word	0x40004800

0800130c <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001316:	687a      	ldr	r2, [r7, #4]
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	fbb2 f3f3 	udiv	r3, r2, r3
 800131e:	4a07      	ldr	r2, [pc, #28]	; (800133c <LL_InitTick+0x30>)
 8001320:	3b01      	subs	r3, #1
 8001322:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001324:	4b05      	ldr	r3, [pc, #20]	; (800133c <LL_InitTick+0x30>)
 8001326:	2200      	movs	r2, #0
 8001328:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800132a:	4b04      	ldr	r3, [pc, #16]	; (800133c <LL_InitTick+0x30>)
 800132c:	2205      	movs	r2, #5
 800132e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001330:	bf00      	nop
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr
 800133c:	e000e010 	.word	0xe000e010

08001340 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001348:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f7ff ffdd 	bl	800130c <LL_InitTick>
}
 8001352:	bf00      	nop
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
	...

0800135c <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 800135c:	b480      	push	{r7}
 800135e:	b085      	sub	sp, #20
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001364:	4b0e      	ldr	r3, [pc, #56]	; (80013a0 <LL_mDelay+0x44>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800136a:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001372:	d00c      	beq.n	800138e <LL_mDelay+0x32>
  {
    Delay++;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3301      	adds	r3, #1
 8001378:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 800137a:	e008      	b.n	800138e <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800137c:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <LL_mDelay+0x44>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001384:	2b00      	cmp	r3, #0
 8001386:	d002      	beq.n	800138e <LL_mDelay+0x32>
    {
      Delay--;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	3b01      	subs	r3, #1
 800138c:	607b      	str	r3, [r7, #4]
  while (Delay)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d1f3      	bne.n	800137c <LL_mDelay+0x20>
    }
  }
}
 8001394:	bf00      	nop
 8001396:	3714      	adds	r7, #20
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr
 80013a0:	e000e010 	.word	0xe000e010

080013a4 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80013ac:	4a04      	ldr	r2, [pc, #16]	; (80013c0 <LL_SetSystemCoreClock+0x1c>)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6013      	str	r3, [r2, #0]
}
 80013b2:	bf00      	nop
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	20000010 	.word	0x20000010

080013c4 <__libc_init_array>:
 80013c4:	b570      	push	{r4, r5, r6, lr}
 80013c6:	4e0d      	ldr	r6, [pc, #52]	; (80013fc <__libc_init_array+0x38>)
 80013c8:	4c0d      	ldr	r4, [pc, #52]	; (8001400 <__libc_init_array+0x3c>)
 80013ca:	1ba4      	subs	r4, r4, r6
 80013cc:	10a4      	asrs	r4, r4, #2
 80013ce:	2500      	movs	r5, #0
 80013d0:	42a5      	cmp	r5, r4
 80013d2:	d109      	bne.n	80013e8 <__libc_init_array+0x24>
 80013d4:	4e0b      	ldr	r6, [pc, #44]	; (8001404 <__libc_init_array+0x40>)
 80013d6:	4c0c      	ldr	r4, [pc, #48]	; (8001408 <__libc_init_array+0x44>)
 80013d8:	f000 f818 	bl	800140c <_init>
 80013dc:	1ba4      	subs	r4, r4, r6
 80013de:	10a4      	asrs	r4, r4, #2
 80013e0:	2500      	movs	r5, #0
 80013e2:	42a5      	cmp	r5, r4
 80013e4:	d105      	bne.n	80013f2 <__libc_init_array+0x2e>
 80013e6:	bd70      	pop	{r4, r5, r6, pc}
 80013e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80013ec:	4798      	blx	r3
 80013ee:	3501      	adds	r5, #1
 80013f0:	e7ee      	b.n	80013d0 <__libc_init_array+0xc>
 80013f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80013f6:	4798      	blx	r3
 80013f8:	3501      	adds	r5, #1
 80013fa:	e7f2      	b.n	80013e2 <__libc_init_array+0x1e>
 80013fc:	0800143c 	.word	0x0800143c
 8001400:	0800143c 	.word	0x0800143c
 8001404:	0800143c 	.word	0x0800143c
 8001408:	08001440 	.word	0x08001440

0800140c <_init>:
 800140c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800140e:	bf00      	nop
 8001410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001412:	bc08      	pop	{r3}
 8001414:	469e      	mov	lr, r3
 8001416:	4770      	bx	lr

08001418 <_fini>:
 8001418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800141a:	bf00      	nop
 800141c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800141e:	bc08      	pop	{r3}
 8001420:	469e      	mov	lr, r3
 8001422:	4770      	bx	lr
