****************************************
Report : qor
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 05:52:39 2025
****************************************



Cell Count
----------------------------------------
Hierarchical Cell Count:              6
Hierarchical Port Count:            565
Leaf Cell Count:                    371
Buf/Inv Cell Count:                 115
Buf Cell Count:                     108
Inv Cell Count:                       7
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           333
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:               38
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       38
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             159.485
Noncombinational Area:           49.550
Buf/Inv Area:                    48.662
Total Buffer Area:               45.466
Total Inverter Area:              3.197
Macro/Black Box Area:             0.000
Net Area:                             0
Net XLength:                   2315.685
Net YLength:                   1976.608
----------------------------------------
Cell Area (netlist):                           209.035
Cell Area (netlist and physical only):         316.528
Net Length:                    4292.293


Design Rules
----------------------------------------
Total Number of Nets:               463
Nets with Violations:                 1
Max Trans Violations:                 0
Max Cap Violations:                   1
----------------------------------------

1
****************************************
Report : qor
        -summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 05:52:39 2025
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func::setup_ss0p72v125c (Setup)             --          0.000              0
Design             (Setup)               --          0.000              0

Design             (Hold)                --          0.000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           209.035
Cell Area (netlist and physical only):         316.528
Nets with DRC Violations:        1
1
