

================================================================
== Vitis HLS Report for 'max_pooling2d'
================================================================
* Date:           Sun Dec 24 00:40:01 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1608|     1608|  16.080 us|  16.080 us|  1608|  1608|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3  |     1606|     1606|         9|          2|          1|   800|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 11 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%br_ln118 = br void" [../src/hls/cnn.cpp:118]   --->   Operation 12 'br' 'br_ln118' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 5.85>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten54 = phi i10 0, void %.lr.ph15, i10 %add_ln118, void %._crit_edge11" [../src/hls/cnn.cpp:118]   --->   Operation 13 'phi' 'indvar_flatten54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i4 0, void %.lr.ph15, i4 %select_ln118, void %._crit_edge11" [../src/hls/cnn.cpp:118]   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 0, void %.lr.ph15, i9 %select_ln121_15, void %._crit_edge11" [../src/hls/cnn.cpp:121]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ii = phi i4 0, void %.lr.ph15, i4 %select_ln121_14, void %._crit_edge11" [../src/hls/cnn.cpp:121]   --->   Operation 16 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph15, i6 %add_ln124, void %._crit_edge11" [../src/hls/cnn.cpp:124]   --->   Operation 17 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast2 = zext i4 %i" [../src/hls/cnn.cpp:118]   --->   Operation 18 'zext' 'i_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %i, i32 1, i32 3" [../src/hls/cnn.cpp:118]   --->   Operation 19 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i3 %tmp_33" [../src/hls/cnn.cpp:118]   --->   Operation 20 'zext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i, i1 0" [../src/hls/cnn.cpp:118]   --->   Operation 21 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.36ns)   --->   "%empty = mul i7 %i_cast2, i7 11" [../src/hls/cnn.cpp:118]   --->   Operation 22 'mul' 'empty' <Predicate = true> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i4 %ii" [../src/hls/cnn.cpp:121]   --->   Operation 23 'zext' 'zext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %ii, i32 1, i32 3" [../src/hls/cnn.cpp:121]   --->   Operation 24 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i3 %tmp_34" [../src/hls/cnn.cpp:121]   --->   Operation 25 'zext' 'tmp_38_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.74ns)   --->   "%tmp = add i4 %tmp_37_cast, i4 %tmp_38_cast" [../src/hls/cnn.cpp:118]   --->   Operation 26 'add' 'tmp' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %tmp" [../src/hls/cnn.cpp:118]   --->   Operation 27 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.87ns)   --->   "%mul2212 = add i5 %tmp_cast, i5 %p_shl" [../src/hls/cnn.cpp:118]   --->   Operation 28 'add' 'mul2212' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.89ns)   --->   "%add_ln133 = add i7 %empty, i7 %zext_ln121_1" [../src/hls/cnn.cpp:133]   --->   Operation 29 'add' 'add_ln133' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln118 = icmp_eq  i10 %indvar_flatten54, i10 800" [../src/hls/cnn.cpp:118]   --->   Operation 30 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %._crit_edge11, void %._crit_edge16" [../src/hls/cnn.cpp:118]   --->   Operation 31 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.85ns)   --->   "%icmp_ln121 = icmp_eq  i9 %indvar_flatten, i9 160" [../src/hls/cnn.cpp:121]   --->   Operation 32 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.45ns)   --->   "%ii_mid210 = select i1 %icmp_ln121, i4 0, i4 %ii" [../src/hls/cnn.cpp:121]   --->   Operation 33 'select' 'ii_mid210' <Predicate = (!icmp_ln118)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.86ns)   --->   "%add_ln11861 = add i4 %i, i4 2" [../src/hls/cnn.cpp:118]   --->   Operation 34 'add' 'add_ln11861' <Predicate = (!icmp_ln118)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_cast2_mid1 = zext i4 %add_ln11861" [../src/hls/cnn.cpp:118]   --->   Operation 35 'zext' 'i_cast2_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_mid = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln11861, i32 1, i32 3" [../src/hls/cnn.cpp:118]   --->   Operation 36 'partselect' 'p_mid' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_mid213 = select i1 %icmp_ln121, i3 %p_mid, i3 %tmp_33" [../src/hls/cnn.cpp:121]   --->   Operation 37 'select' 'p_mid213' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_mid213_cast = zext i3 %p_mid213" [../src/hls/cnn.cpp:121]   --->   Operation 38 'zext' 'p_mid213_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln11861, i1 0" [../src/hls/cnn.cpp:118]   --->   Operation 39 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node mul2212_mid1)   --->   "%p_shl_mid2 = select i1 %icmp_ln121, i5 %p_shl_mid1, i5 %p_shl" [../src/hls/cnn.cpp:121]   --->   Operation 40 'select' 'p_shl_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.36ns)   --->   "%p_mid114 = mul i7 %i_cast2_mid1, i7 11" [../src/hls/cnn.cpp:118]   --->   Operation 41 'mul' 'p_mid114' <Predicate = (!icmp_ln118)> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_13)   --->   "%p_mid215 = select i1 %icmp_ln121, i7 %p_mid114, i7 %empty" [../src/hls/cnn.cpp:121]   --->   Operation 42 'select' 'p_mid215' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_cast_mid124 = zext i3 %p_mid" [../src/hls/cnn.cpp:118]   --->   Operation 43 'zext' 'tmp_cast_mid124' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.87ns)   --->   "%mul2212_mid126 = add i5 %tmp_cast_mid124, i5 %p_shl_mid1" [../src/hls/cnn.cpp:118]   --->   Operation 44 'add' 'mul2212_mid126' <Predicate = (!icmp_ln118)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln121_12)   --->   "%add_ln133_mid233 = select i1 %icmp_ln121, i7 %p_mid114, i7 %add_ln133" [../src/hls/cnn.cpp:121]   --->   Operation 45 'select' 'add_ln133_mid233' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln124_mid253)   --->   "%not_exitcond_flatten = xor i1 %icmp_ln121, i1 1" [../src/hls/cnn.cpp:121]   --->   Operation 46 'xor' 'not_exitcond_flatten' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.87ns)   --->   "%icmp_ln124 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:124]   --->   Operation 47 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln118)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.33ns) (out node of the LUT)   --->   "%icmp_ln124_mid253 = and i1 %icmp_ln124, i1 %not_exitcond_flatten" [../src/hls/cnn.cpp:124]   --->   Operation 48 'and' 'icmp_ln124_mid253' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.86ns)   --->   "%add_ln121 = add i4 %ii_mid210, i4 2" [../src/hls/cnn.cpp:121]   --->   Operation 49 'add' 'add_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln121)   --->   "%or_ln121 = or i1 %icmp_ln124_mid253, i1 %icmp_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 50 'or' 'or_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln121 = select i1 %or_ln121, i6 0, i6 %iii" [../src/hls/cnn.cpp:121]   --->   Operation 51 'select' 'select_ln121' <Predicate = (!icmp_ln118)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln121_4 = zext i4 %add_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 52 'zext' 'zext_ln121_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_mid1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln121, i32 1, i32 3" [../src/hls/cnn.cpp:121]   --->   Operation 53 'partselect' 'p_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_mid1_cast = zext i3 %p_mid1" [../src/hls/cnn.cpp:121]   --->   Operation 54 'zext' 'p_mid1_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.74ns) (out node of the LUT)   --->   "%tmp_mid1 = add i4 %p_mid213_cast, i4 %p_mid1_cast" [../src/hls/cnn.cpp:121]   --->   Operation 55 'add' 'tmp_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node mul2212_mid1)   --->   "%tmp_cast_mid1 = zext i4 %tmp_mid1" [../src/hls/cnn.cpp:121]   --->   Operation 56 'zext' 'tmp_cast_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.87ns) (out node of the LUT)   --->   "%mul2212_mid1 = add i5 %tmp_cast_mid1, i5 %p_shl_mid2" [../src/hls/cnn.cpp:121]   --->   Operation 57 'add' 'mul2212_mid1' <Predicate = (!icmp_ln118)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%empty_43 = select i1 %icmp_ln121, i5 %mul2212_mid126, i5 %mul2212" [../src/hls/cnn.cpp:121]   --->   Operation 58 'select' 'empty_43' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%select_ln121_11 = select i1 %icmp_ln124_mid253, i5 %mul2212_mid1, i5 %empty_43" [../src/hls/cnn.cpp:121]   --->   Operation 59 'select' 'select_ln121_11' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%add26_mid2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln121_11, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 60 'bitconcatenate' 'add26_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln133_13 = add i7 %p_mid215, i7 %zext_ln121_4" [../src/hls/cnn.cpp:133]   --->   Operation 61 'add' 'add_ln133_13' <Predicate = (!icmp_ln118)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln121_12 = select i1 %icmp_ln124_mid253, i7 %add_ln133_13, i7 %add_ln133_mid233" [../src/hls/cnn.cpp:121]   --->   Operation 62 'select' 'select_ln121_12' <Predicate = (!icmp_ln118)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%or_ln121_4 = or i7 %select_ln121_12, i7 1" [../src/hls/cnn.cpp:121]   --->   Operation 63 'or' 'or_ln121_4' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%shl_ln133_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %or_ln121_4, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 64 'bitconcatenate' 'shl_ln133_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.45ns)   --->   "%select_ln121_14 = select i1 %icmp_ln124_mid253, i4 %add_ln121, i4 %ii_mid210" [../src/hls/cnn.cpp:121]   --->   Operation 65 'select' 'select_ln121_14' <Predicate = (!icmp_ln118)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln140)   --->   "%iii_cast8 = zext i6 %select_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 66 'zext' 'iii_cast8' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %select_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 67 'zext' 'iii_cast' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %select_ln121_12, i32 1, i32 6" [../src/hls/cnn.cpp:133]   --->   Operation 68 'partselect' 'tmp_s' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%add_ln133_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %tmp_s, i6 %select_ln121" [../src/hls/cnn.cpp:133]   --->   Operation 69 'bitconcatenate' 'add_ln133_s' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i12 %add_ln133_s" [../src/hls/cnn.cpp:133]   --->   Operation 70 'zext' 'zext_ln133' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln133" [../src/hls/cnn.cpp:133]   --->   Operation 71 'getelementptr' 'input_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:133]   --->   Operation 72 'load' 'input_load' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_2 : Operation 73 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln133_14 = add i12 %shl_ln133_mid2, i12 %iii_cast" [../src/hls/cnn.cpp:133]   --->   Operation 73 'add' 'add_ln133_14' <Predicate = (!icmp_ln118)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln133_7 = zext i12 %add_ln133_14" [../src/hls/cnn.cpp:133]   --->   Operation 74 'zext' 'zext_ln133_7' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr i32 %input_r, i64 0, i64 %zext_ln133_7" [../src/hls/cnn.cpp:133]   --->   Operation 75 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (1.35ns)   --->   "%input_load_7 = load i12 %input_addr_7" [../src/hls/cnn.cpp:133]   --->   Operation 76 'load' 'input_load_7' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_2 : Operation 77 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln140 = add i10 %iii_cast8, i10 %add26_mid2" [../src/hls/cnn.cpp:140]   --->   Operation 77 'add' 'add_ln140' <Predicate = (!icmp_ln118)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.70>
ST_3 : Operation 78 [1/1] (0.93ns)   --->   "%add_ln118 = add i10 %indvar_flatten54, i10 1" [../src/hls/cnn.cpp:118]   --->   Operation 78 'add' 'add_ln118' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%empty_41 = or i4 %i, i4 1" [../src/hls/cnn.cpp:118]   --->   Operation 79 'or' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.45ns)   --->   "%select_ln118 = select i1 %icmp_ln121, i4 %add_ln11861, i4 %i" [../src/hls/cnn.cpp:118]   --->   Operation 80 'select' 'select_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:133]   --->   Operation 81 'load' 'input_load' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_3 : Operation 82 [2/2] (3.34ns)   --->   "%tmp_23 = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:134]   --->   Operation 82 'fcmp' 'tmp_23' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/2] (1.35ns)   --->   "%input_load_7 = load i12 %input_addr_7" [../src/hls/cnn.cpp:133]   --->   Operation 83 'load' 'input_load_7' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_3 : Operation 84 [1/1] (0.88ns)   --->   "%add_ln124 = add i6 %select_ln121, i6 1" [../src/hls/cnn.cpp:124]   --->   Operation 84 'add' 'add_ln124' <Predicate = (!icmp_ln118)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.92ns)   --->   "%add_ln121_5 = add i9 %indvar_flatten, i9 1" [../src/hls/cnn.cpp:121]   --->   Operation 85 'add' 'add_ln121_5' <Predicate = (!icmp_ln118 & !icmp_ln121)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.45ns)   --->   "%select_ln121_15 = select i1 %icmp_ln121, i9 1, i9 %add_ln121_5" [../src/hls/cnn.cpp:121]   --->   Operation 86 'select' 'select_ln121_15' <Predicate = (!icmp_ln118)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.22>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln134 = bitcast i32 %input_load" [../src/hls/cnn.cpp:134]   --->   Operation 87 'bitcast' 'bitcast_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 88 'partselect' 'tmp_22' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i32 %bitcast_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 89 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.85ns)   --->   "%icmp_ln134 = icmp_ne  i8 %tmp_22, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 90 'icmp' 'icmp_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns)   --->   "%icmp_ln134_27 = icmp_eq  i23 %trunc_ln134, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 91 'icmp' 'icmp_ln134_27' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln134)   --->   "%or_ln134 = or i1 %icmp_ln134_27, i1 %icmp_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 92 'or' 'or_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/2] (3.34ns)   --->   "%tmp_23 = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:134]   --->   Operation 93 'fcmp' 'tmp_23' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln134)   --->   "%and_ln134 = and i1 %or_ln134, i1 %tmp_23" [../src/hls/cnn.cpp:134]   --->   Operation 94 'and' 'and_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134 = select i1 %and_ln134, i32 %input_load, i32 0" [../src/hls/cnn.cpp:134]   --->   Operation 95 'select' 'select_ln134' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [2/2] (3.34ns)   --->   "%tmp_26 = fcmp_ogt  i32 %input_load_7, i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 96 'fcmp' 'tmp_26' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.99>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i4 %empty_41" [../src/hls/cnn.cpp:121]   --->   Operation 97 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.36ns)   --->   "%mul_ln121 = mul i7 %zext_ln121, i7 11" [../src/hls/cnn.cpp:121]   --->   Operation 98 'mul' 'mul_ln121' <Predicate = true> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.89ns)   --->   "%add_ln133_12 = add i7 %mul_ln121, i7 %zext_ln121_1" [../src/hls/cnn.cpp:133]   --->   Operation 99 'add' 'add_ln133_12' <Predicate = (!icmp_ln121 & !icmp_ln124_mid253)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 100 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%p_mid116 = or i4 %add_ln11861, i4 1" [../src/hls/cnn.cpp:118]   --->   Operation 101 'or' 'p_mid116' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln121_3 = zext i4 %p_mid116" [../src/hls/cnn.cpp:121]   --->   Operation 102 'zext' 'zext_ln121_3' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.36ns)   --->   "%mul_ln121_1 = mul i7 %zext_ln121_3, i7 11" [../src/hls/cnn.cpp:121]   --->   Operation 103 'mul' 'mul_ln121_1' <Predicate = (!icmp_ln118)> <Delay = 1.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_15)   --->   "%mul_ln121_mid2 = select i1 %icmp_ln121, i7 %mul_ln121_1, i7 %mul_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 104 'select' 'mul_ln121_mid2' <Predicate = (!icmp_ln118 & icmp_ln124_mid253)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln121_13)   --->   "%shl_ln133_4_mid245_v_v = select i1 %icmp_ln121, i7 %mul_ln121_1, i7 %add_ln133_12" [../src/hls/cnn.cpp:121]   --->   Operation 105 'select' 'shl_ln133_4_mid245_v_v' <Predicate = (!icmp_ln118 & !icmp_ln124_mid253)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln133_15 = add i7 %mul_ln121_mid2, i7 %zext_ln121_4" [../src/hls/cnn.cpp:133]   --->   Operation 106 'add' 'add_ln133_15' <Predicate = (!icmp_ln118 & icmp_ln124_mid253)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln121_13 = select i1 %icmp_ln124_mid253, i7 %add_ln133_15, i7 %shl_ln133_4_mid245_v_v" [../src/hls/cnn.cpp:121]   --->   Operation 107 'select' 'select_ln121_13' <Predicate = (!icmp_ln118)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln133_4_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %select_ln121_13, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 108 'bitconcatenate' 'shl_ln133_4_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.89ns)   --->   "%add_ln121_4 = add i7 %select_ln121_13, i7 1" [../src/hls/cnn.cpp:121]   --->   Operation 109 'add' 'add_ln121_4' <Predicate = (!icmp_ln118)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln133_5_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln121_4, i5 0" [../src/hls/cnn.cpp:121]   --->   Operation 110 'bitconcatenate' 'shl_ln133_5_mid2' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln134_13 = bitcast i32 %input_load_7" [../src/hls/cnn.cpp:134]   --->   Operation 111 'bitcast' 'bitcast_ln134_13' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_13, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 112 'partselect' 'tmp_24' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln134_13 = trunc i32 %bitcast_ln134_13" [../src/hls/cnn.cpp:134]   --->   Operation 113 'trunc' 'trunc_ln134_13' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln134_14 = bitcast i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 114 'bitcast' 'bitcast_ln134_14' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_14, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 115 'partselect' 'tmp_25' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln134_14 = trunc i32 %bitcast_ln134_14" [../src/hls/cnn.cpp:134]   --->   Operation 116 'trunc' 'trunc_ln134_14' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.85ns)   --->   "%icmp_ln134_28 = icmp_ne  i8 %tmp_24, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 117 'icmp' 'icmp_ln134_28' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.97ns)   --->   "%icmp_ln134_29 = icmp_eq  i23 %trunc_ln134_13, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 118 'icmp' 'icmp_ln134_29' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_14)   --->   "%or_ln134_13 = or i1 %icmp_ln134_29, i1 %icmp_ln134_28" [../src/hls/cnn.cpp:134]   --->   Operation 119 'or' 'or_ln134_13' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.85ns)   --->   "%icmp_ln134_30 = icmp_ne  i8 %tmp_25, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 120 'icmp' 'icmp_ln134_30' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns)   --->   "%icmp_ln134_31 = icmp_eq  i23 %trunc_ln134_14, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 121 'icmp' 'icmp_ln134_31' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_14)   --->   "%or_ln134_14 = or i1 %icmp_ln134_31, i1 %icmp_ln134_30" [../src/hls/cnn.cpp:134]   --->   Operation 122 'or' 'or_ln134_14' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_14)   --->   "%and_ln134_13 = and i1 %or_ln134_13, i1 %or_ln134_14" [../src/hls/cnn.cpp:134]   --->   Operation 123 'and' 'and_ln134_13' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/2] (3.34ns)   --->   "%tmp_26 = fcmp_ogt  i32 %input_load_7, i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 124 'fcmp' 'tmp_26' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln134_14 = and i1 %and_ln134_13, i1 %tmp_26" [../src/hls/cnn.cpp:134]   --->   Operation 125 'and' 'and_ln134_14' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134_7 = select i1 %and_ln134_14, i32 %input_load_7, i32 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 126 'select' 'select_ln134_7' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.96ns)   --->   "%add_ln133_16 = add i12 %shl_ln133_4_mid2, i12 %iii_cast" [../src/hls/cnn.cpp:133]   --->   Operation 127 'add' 'add_ln133_16' <Predicate = (!icmp_ln118)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln133_8 = zext i12 %add_ln133_16" [../src/hls/cnn.cpp:133]   --->   Operation 128 'zext' 'zext_ln133_8' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr i32 %input_r, i64 0, i64 %zext_ln133_8" [../src/hls/cnn.cpp:133]   --->   Operation 129 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (1.35ns)   --->   "%input_load_8 = load i12 %input_addr_8" [../src/hls/cnn.cpp:133]   --->   Operation 130 'load' 'input_load_8' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_5 : Operation 131 [1/1] (0.96ns)   --->   "%add_ln133_17 = add i12 %shl_ln133_5_mid2, i12 %iii_cast" [../src/hls/cnn.cpp:133]   --->   Operation 131 'add' 'add_ln133_17' <Predicate = (!icmp_ln118)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.70>
ST_6 : Operation 132 [1/2] (1.35ns)   --->   "%input_load_8 = load i12 %input_addr_8" [../src/hls/cnn.cpp:133]   --->   Operation 132 'load' 'input_load_8' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_6 : Operation 133 [2/2] (3.34ns)   --->   "%tmp_29 = fcmp_ogt  i32 %input_load_8, i32 %select_ln134_7" [../src/hls/cnn.cpp:134]   --->   Operation 133 'fcmp' 'tmp_29' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln134_15 = bitcast i32 %input_load_8" [../src/hls/cnn.cpp:134]   --->   Operation 134 'bitcast' 'bitcast_ln134_15' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_15, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 135 'partselect' 'tmp_27' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln134_15 = trunc i32 %bitcast_ln134_15" [../src/hls/cnn.cpp:134]   --->   Operation 136 'trunc' 'trunc_ln134_15' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln134_16 = bitcast i32 %select_ln134_7" [../src/hls/cnn.cpp:134]   --->   Operation 137 'bitcast' 'bitcast_ln134_16' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_16, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 138 'partselect' 'tmp_28' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln134_16 = trunc i32 %bitcast_ln134_16" [../src/hls/cnn.cpp:134]   --->   Operation 139 'trunc' 'trunc_ln134_16' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.85ns)   --->   "%icmp_ln134_32 = icmp_ne  i8 %tmp_27, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 140 'icmp' 'icmp_ln134_32' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.97ns)   --->   "%icmp_ln134_33 = icmp_eq  i23 %trunc_ln134_15, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 141 'icmp' 'icmp_ln134_33' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_16)   --->   "%or_ln134_15 = or i1 %icmp_ln134_33, i1 %icmp_ln134_32" [../src/hls/cnn.cpp:134]   --->   Operation 142 'or' 'or_ln134_15' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.85ns)   --->   "%icmp_ln134_34 = icmp_ne  i8 %tmp_28, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 143 'icmp' 'icmp_ln134_34' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.97ns)   --->   "%icmp_ln134_35 = icmp_eq  i23 %trunc_ln134_16, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 144 'icmp' 'icmp_ln134_35' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_16)   --->   "%or_ln134_16 = or i1 %icmp_ln134_35, i1 %icmp_ln134_34" [../src/hls/cnn.cpp:134]   --->   Operation 145 'or' 'or_ln134_16' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_16)   --->   "%and_ln134_15 = and i1 %or_ln134_15, i1 %or_ln134_16" [../src/hls/cnn.cpp:134]   --->   Operation 146 'and' 'and_ln134_15' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/2] (3.34ns)   --->   "%tmp_29 = fcmp_ogt  i32 %input_load_8, i32 %select_ln134_7" [../src/hls/cnn.cpp:134]   --->   Operation 147 'fcmp' 'tmp_29' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln134_16 = and i1 %and_ln134_15, i1 %tmp_29" [../src/hls/cnn.cpp:134]   --->   Operation 148 'and' 'and_ln134_16' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134_8 = select i1 %and_ln134_16, i32 %input_load_8, i32 %select_ln134_7" [../src/hls/cnn.cpp:134]   --->   Operation 149 'select' 'select_ln134_8' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln133_9 = zext i12 %add_ln133_17" [../src/hls/cnn.cpp:133]   --->   Operation 150 'zext' 'zext_ln133_9' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr i32 %input_r, i64 0, i64 %zext_ln133_9" [../src/hls/cnn.cpp:133]   --->   Operation 151 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 152 [2/2] (1.35ns)   --->   "%input_load_9 = load i12 %input_addr_9" [../src/hls/cnn.cpp:133]   --->   Operation 152 'load' 'input_load_9' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 153 [1/2] (1.35ns)   --->   "%input_load_9 = load i12 %input_addr_9" [../src/hls/cnn.cpp:133]   --->   Operation 153 'load' 'input_load_9' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 154 [2/2] (3.34ns)   --->   "%tmp_32 = fcmp_ogt  i32 %input_load_9, i32 %select_ln134_8" [../src/hls/cnn.cpp:134]   --->   Operation 154 'fcmp' 'tmp_32' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.55>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3_str"   --->   Operation 155 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 156 'speclooptripcount' 'empty_42' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 157 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @max_pooling2d1_2_max_pooling2d1_3_str"   --->   Operation 158 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 159 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:124]   --->   Operation 160 'specloopname' 'specloopname_ln124' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln134_17 = bitcast i32 %input_load_9" [../src/hls/cnn.cpp:134]   --->   Operation 161 'bitcast' 'bitcast_ln134_17' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_17, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 162 'partselect' 'tmp_30' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln134_17 = trunc i32 %bitcast_ln134_17" [../src/hls/cnn.cpp:134]   --->   Operation 163 'trunc' 'trunc_ln134_17' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln134_18 = bitcast i32 %select_ln134_8" [../src/hls/cnn.cpp:134]   --->   Operation 164 'bitcast' 'bitcast_ln134_18' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134_18, i32 23, i32 30" [../src/hls/cnn.cpp:134]   --->   Operation 165 'partselect' 'tmp_31' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln134_18 = trunc i32 %bitcast_ln134_18" [../src/hls/cnn.cpp:134]   --->   Operation 166 'trunc' 'trunc_ln134_18' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.85ns)   --->   "%icmp_ln134_36 = icmp_ne  i8 %tmp_30, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 167 'icmp' 'icmp_ln134_36' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.97ns)   --->   "%icmp_ln134_37 = icmp_eq  i23 %trunc_ln134_17, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 168 'icmp' 'icmp_ln134_37' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_18)   --->   "%or_ln134_17 = or i1 %icmp_ln134_37, i1 %icmp_ln134_36" [../src/hls/cnn.cpp:134]   --->   Operation 169 'or' 'or_ln134_17' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.85ns)   --->   "%icmp_ln134_38 = icmp_ne  i8 %tmp_31, i8 255" [../src/hls/cnn.cpp:134]   --->   Operation 170 'icmp' 'icmp_ln134_38' <Predicate = (!icmp_ln118)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.97ns)   --->   "%icmp_ln134_39 = icmp_eq  i23 %trunc_ln134_18, i23 0" [../src/hls/cnn.cpp:134]   --->   Operation 171 'icmp' 'icmp_ln134_39' <Predicate = (!icmp_ln118)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_18)   --->   "%or_ln134_18 = or i1 %icmp_ln134_39, i1 %icmp_ln134_38" [../src/hls/cnn.cpp:134]   --->   Operation 172 'or' 'or_ln134_18' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_18)   --->   "%and_ln134_17 = and i1 %or_ln134_17, i1 %or_ln134_18" [../src/hls/cnn.cpp:134]   --->   Operation 173 'and' 'and_ln134_17' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/2] (3.34ns)   --->   "%tmp_32 = fcmp_ogt  i32 %input_load_9, i32 %select_ln134_8" [../src/hls/cnn.cpp:134]   --->   Operation 174 'fcmp' 'tmp_32' <Predicate = (!icmp_ln118)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln134_18 = and i1 %and_ln134_17, i1 %tmp_32" [../src/hls/cnn.cpp:134]   --->   Operation 175 'and' 'and_ln134_18' <Predicate = (!icmp_ln118)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln134_9 = select i1 %and_ln134_18, i32 %input_load_9, i32 %select_ln134_8" [../src/hls/cnn.cpp:134]   --->   Operation 176 'select' 'select_ln134_9' <Predicate = (!icmp_ln118)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i10 %add_ln140" [../src/hls/cnn.cpp:140]   --->   Operation 177 'zext' 'zext_ln140' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln140" [../src/hls/cnn.cpp:140]   --->   Operation 178 'getelementptr' 'output_addr' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (1.35ns)   --->   "%store_ln140 = store i32 %select_ln134_9, i10 %output_addr" [../src/hls/cnn.cpp:140]   --->   Operation 179 'store' 'store_ln140' <Predicate = (!icmp_ln118)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 180 'br' 'br_ln0' <Predicate = (!icmp_ln118)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln144 = ret" [../src/hls/cnn.cpp:144]   --->   Operation 181 'ret' 'ret_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten54', ../src/hls/cnn.cpp:118) with incoming values : ('add_ln118', ../src/hls/cnn.cpp:118) [5]  (0.489 ns)

 <State 2>: 5.86ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:118) with incoming values : ('select_ln118', ../src/hls/cnn.cpp:118) [6]  (0 ns)
	'add' operation ('add_ln11861', ../src/hls/cnn.cpp:118) [35]  (0.868 ns)
	'mul' operation ('p_mid114', ../src/hls/cnn.cpp:118) [42]  (1.36 ns)
	'select' operation ('p_mid215', ../src/hls/cnn.cpp:121) [43]  (0 ns)
	'add' operation ('add_ln133_13', ../src/hls/cnn.cpp:133) [70]  (0.897 ns)
	'select' operation ('select_ln121_12', ../src/hls/cnn.cpp:121) [71]  (0.42 ns)
	'or' operation ('or_ln121_4', ../src/hls/cnn.cpp:121) [72]  (0 ns)
	'add' operation ('add_ln133_14', ../src/hls/cnn.cpp:133) [98]  (0.962 ns)
	'getelementptr' operation ('input_addr_7', ../src/hls/cnn.cpp:133) [100]  (0 ns)
	'load' operation ('input_load_7', ../src/hls/cnn.cpp:133) on array 'input_r' [101]  (1.35 ns)

 <State 3>: 4.7ns
The critical path consists of the following:
	'load' operation ('input_load', ../src/hls/cnn.cpp:133) on array 'input_r' [88]  (1.35 ns)
	'fcmp' operation ('tmp_23', ../src/hls/cnn.cpp:134) [95]  (3.35 ns)

 <State 4>: 7.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', ../src/hls/cnn.cpp:134) [95]  (3.35 ns)
	'and' operation ('and_ln134', ../src/hls/cnn.cpp:134) [96]  (0 ns)
	'select' operation ('select_ln134', ../src/hls/cnn.cpp:134) [97]  (0.525 ns)
	'fcmp' operation ('tmp_26', ../src/hls/cnn.cpp:134) [115]  (3.35 ns)

 <State 5>: 4.99ns
The critical path consists of the following:
	'mul' operation ('mul_ln121', ../src/hls/cnn.cpp:121) [18]  (1.36 ns)
	'add' operation ('add_ln133_12', ../src/hls/cnn.cpp:133) [26]  (0.897 ns)
	'select' operation ('shl_ln133_4_mid245_v_v', ../src/hls/cnn.cpp:121) [51]  (0 ns)
	'select' operation ('select_ln121_13', ../src/hls/cnn.cpp:121) [75]  (0.42 ns)
	'add' operation ('add_ln133_16', ../src/hls/cnn.cpp:133) [118]  (0.962 ns)
	'getelementptr' operation ('input_addr_8', ../src/hls/cnn.cpp:133) [120]  (0 ns)
	'load' operation ('input_load_8', ../src/hls/cnn.cpp:133) on array 'input_r' [121]  (1.35 ns)

 <State 6>: 4.7ns
The critical path consists of the following:
	'load' operation ('input_load_8', ../src/hls/cnn.cpp:133) on array 'input_r' [121]  (1.35 ns)
	'fcmp' operation ('tmp_29', ../src/hls/cnn.cpp:134) [135]  (3.35 ns)

 <State 7>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_29', ../src/hls/cnn.cpp:134) [135]  (3.35 ns)
	'and' operation ('and_ln134_16', ../src/hls/cnn.cpp:134) [136]  (0.331 ns)
	'select' operation ('select_ln134_8', ../src/hls/cnn.cpp:134) [137]  (0.525 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'load' operation ('input_load_9', ../src/hls/cnn.cpp:133) on array 'input_r' [141]  (1.35 ns)

 <State 9>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_32', ../src/hls/cnn.cpp:134) [155]  (3.35 ns)

 <State 10>: 5.56ns
The critical path consists of the following:
	'fcmp' operation ('tmp_32', ../src/hls/cnn.cpp:134) [155]  (3.35 ns)
	'and' operation ('and_ln134_18', ../src/hls/cnn.cpp:134) [156]  (0.331 ns)
	'select' operation ('select_ln134_9', ../src/hls/cnn.cpp:134) [157]  (0.525 ns)
	'store' operation ('store_ln140', ../src/hls/cnn.cpp:140) of variable 'select_ln134_9', ../src/hls/cnn.cpp:134 on array 'output_r' [161]  (1.35 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
