 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16
Version: K-2015.06-SP2
Date   : Sat Mar 15 19:15:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_127_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_127_/E (EDFQD1)                       0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_127_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_126_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_126_/E (EDFQD1)                       0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_126_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_125_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_125_/E (EDFQD1)                       0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_125_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_124_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_124_/E (EDFQD1)                       0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_124_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_123_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_123_/E (EDFQD1)                       0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_123_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_122_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_122_/E (EDFQD1)                       0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_122_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_121_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_121_/E (EDFQD1)                       0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_121_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_120_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_120_/E (EDFQD1)                       0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_120_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_103_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_103_/E (EDFQD1)                       0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_103_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_101_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_101_/E (EDFQD1)                       0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_101_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_99_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_99_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_99_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_97_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_97_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_97_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_96_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_96_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_96_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_83_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_83_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_83_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_82_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_82_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_82_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_81_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_81_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_81_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_80_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_80_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_80_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_79_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_79_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_79_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_78_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_78_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_78_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_77_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_77_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_77_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_76_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_76_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_76_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_75_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_75_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_75_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_74_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_74_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_74_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_73_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_73_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_73_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_72_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_72_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_72_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_71_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_71_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_71_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_70_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_70_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_70_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_69_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_69_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_69_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_68_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_68_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_68_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_67_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_67_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_67_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_66_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_66_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_66_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_65_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_65_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_65_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_64_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_64_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_64_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_63_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_63_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_63_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_62_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_62_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_62_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_61_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_61_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_61_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_60_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_60_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_60_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_57_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_57_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_57_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_55_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_55_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_55_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_54_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_54_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_54_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_47_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_47_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_47_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_46_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_46_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_46_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_45_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_45_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_45_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_44_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_44_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_44_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_43_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_43_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_43_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_42_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_42_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_42_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_41_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_41_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_41_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_40_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_40_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_40_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_39_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_39_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_39_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_38_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_38_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_38_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_37_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_37_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_37_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_36_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_36_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_36_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_35_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_35_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_35_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U677/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n530 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_22_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_22_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_20_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_20_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U688/Z (BUFFD2)                                   0.219     0.203      0.870 r
  n539 (net)                    28        0.050               0.000      0.870 r
  memory3_reg_19_/E (EDFQD1)                        0.219     0.000      0.870 r
  data arrival time                                                      0.870

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_19_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.125      0.875
  data required time                                                     0.875
  -------------------------------------------------------------------------------
  data required time                                                     0.875
  data arrival time                                                     -0.870
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_119_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1350/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1075 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_119_/E (EDFQD1)                       0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_119_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_118_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1350/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1075 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_118_/E (EDFQD1)                       0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_118_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_117_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1350/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1075 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_117_/E (EDFQD1)                       0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_117_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_116_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1350/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1075 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_116_/E (EDFQD1)                       0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_116_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_115_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1350/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1075 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_115_/E (EDFQD1)                       0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_115_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_114_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1350/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1075 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_114_/E (EDFQD1)                       0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_114_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_113_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1350/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1075 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_113_/E (EDFQD1)                       0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_113_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_112_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1350/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1075 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_112_/E (EDFQD1)                       0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_112_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_111_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1350/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1075 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_111_/E (EDFQD1)                       0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_111_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_110_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1350/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1075 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_110_/E (EDFQD1)                       0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_110_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_109_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1350/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1075 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_109_/E (EDFQD1)                       0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_109_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_108_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1350/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1075 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_108_/E (EDFQD1)                       0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_108_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_95_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1351/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1074 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_95_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_95_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_94_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1351/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1074 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_94_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_94_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_93_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1351/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1074 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_93_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_93_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_92_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1351/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1074 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_92_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_92_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_91_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1351/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1074 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_91_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_91_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_90_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1351/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1074 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_90_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_90_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_89_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1351/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1074 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_89_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_89_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_88_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1351/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1074 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_88_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_88_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_87_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1351/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1074 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_87_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_87_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_86_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1351/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1074 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_86_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_86_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_85_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1351/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1074 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_85_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_85_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_84_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1351/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1074 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_84_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_84_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_59_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1349/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1073 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_59_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_59_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_58_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1350/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1075 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_58_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_58_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_56_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1351/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1074 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_56_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_56_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_33_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1349/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1073 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_33_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_33_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1350/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1075 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_23_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_23_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1351/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1074 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_21_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_21_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1349/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1073 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_11_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_11_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1349/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1073 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_10_/E (EDFQD1)                        0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_10_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1349/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1073 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_9_/E (EDFQD1)                         0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_9_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1349/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1073 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_8_/E (EDFQD1)                         0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_8_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1349/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1073 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_7_/E (EDFQD1)                         0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_7_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1349/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1073 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_6_/E (EDFQD1)                         0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_6_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1349/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1073 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_5_/E (EDFQD1)                         0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_5_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1349/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1073 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_4_/E (EDFQD1)                         0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_4_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1349/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1073 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_3_/E (EDFQD1)                         0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_3_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1349/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1073 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_2_/E (EDFQD1)                         0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_2_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1349/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1073 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_1_/E (EDFQD1)                         0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_1_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory3_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.018     0.004      0.204 r
  A[1] (net)                     4        0.006               0.000      0.204 r
  U668/ZN (ND2D1)                                   0.032     0.029      0.233 f
  n546 (net)                     2        0.002               0.000      0.233 f
  U759/ZN (NR2D1)                                   0.144     0.093      0.326 r
  n874 (net)                     8        0.007               0.000      0.326 r
  U1059/ZN (INR2D2)                                 0.522     0.342      0.668 r
  N193 (net)                    35        0.060               0.000      0.668 r
  U1349/Z (CKBD1)                                   0.221     0.198      0.866 r
  n1073 (net)                   14        0.025               0.000      0.866 r
  memory3_reg_0_/E (EDFQD1)                         0.221     0.000      0.866 r
  data arrival time                                                      0.866

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory3_reg_0_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.126      0.874
  data required time                                                     0.874
  -------------------------------------------------------------------------------
  data required time                                                     0.874
  data arrival time                                                     -0.866
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory7_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U667/Z (OR2D1)                                    0.147     0.133      0.334 f
  n549 (net)                     8        0.027               0.000      0.334 f
  U666/ZN (INR2XD1)                                 0.293     0.196      0.530 r
  N185 (net)                    19        0.033               0.000      0.530 r
  U675/Z (BUFFD2)                                   0.424     0.291      0.821 r
  n529 (net)                    56        0.101               0.000      0.821 r
  memory7_reg_1_/E (EDFQD1)                         0.424     0.000      0.821 r
  data arrival time                                                      0.821

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_1_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.155      0.845
  data required time                                                     0.845
  -------------------------------------------------------------------------------
  data required time                                                     0.845
  data arrival time                                                     -0.821
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


  Startpoint: WEN (input port clocked by CLK)
  Endpoint: memory7_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  WEN (in)                                          0.015     0.001      0.201 f
  WEN (net)                      2        0.002               0.000      0.201 f
  U667/Z (OR2D1)                                    0.147     0.133      0.334 f
  n549 (net)                     8        0.027               0.000      0.334 f
  U666/ZN (INR2XD1)                                 0.293     0.196      0.530 r
  N185 (net)                    19        0.033               0.000      0.530 r
  U675/Z (BUFFD2)                                   0.424     0.291      0.821 r
  n529 (net)                    56        0.101               0.000      0.821 r
  memory7_reg_0_/E (EDFQD1)                         0.424     0.000      0.821 r
  data arrival time                                                      0.821

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_0_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.155      0.845
  data required time                                                     0.845
  -------------------------------------------------------------------------------
  data required time                                                     0.845
  data arrival time                                                     -0.821
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.023


1
