$date
	Sun Oct 23 07:18:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#941366
b1001 &
b1001 %
1$
b1001 !
1"
#941367
0"
#941370
b11100 &
b11100 %
#941374
b1110 &
b1110 %
#941378
b111 &
b111 %
#941382
b10110 &
b10110 %
#941386
b1011 &
b1011 %
#941390
b100010 &
b100010 %
#941394
b10001 &
b10001 %
#941398
b110100 &
b110100 %
#941402
b11010 &
b11010 %
#941406
b1101 &
b1101 %
#941410
b101000 &
b101000 %
#941414
b10100 &
b10100 %
#941418
b1010 &
b1010 %
#941422
b101 &
b101 %
#941426
b10000 &
b10000 %
#941430
b1000 &
b1000 %
#941434
b100 &
b100 %
#941438
b10 &
b10 %
#941442
b1 &
b1 %
1#
#941446
b0 &
0#
b0 %
0$
#1967734
b1010 &
b1010 %
1$
b1010 !
1"
#1967735
0"
#1967738
b101 &
b101 %
#1967742
b10000 &
b10000 %
#1967746
b1000 &
b1000 %
#1967750
b100 &
b100 %
#1967754
b10 &
b10 %
#1967758
b1 &
1#
b1 %
#1967762
b0 &
b0 %
0#
0$
#2917489
b1101 !
1"
#2917490
b1101 &
b1101 %
1$
#2917491
0"
#2917494
b101000 &
b101000 %
#2917498
b10100 &
b10100 %
#2917502
b1010 &
b1010 %
#2917506
b101 &
b101 %
#2917510
b10000 &
b10000 %
#2917514
b1000 &
b1000 %
#2917518
b100 &
b100 %
#2917522
b10 &
b10 %
#2917526
b1 &
1#
b1 %
#2917530
b0 &
b0 %
0#
0$
#4500012
