Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Henry\Desktop\Hardware\soc_system.qsys --block-symbol-file --output-directory=C:\Users\Henry\Desktop\Hardware\soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading Hardware/soc_system.qsys
Progress: Reading input file
Progress: Adding adc_ltc2308_0 [adc_ltc2308 1.1]
Progress: Parameterizing module adc_ltc2308_0
Progress: Adding button_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding dc_motor_left [TERASIC_DC_MOTOR_PWM 2.0]
Progress: Parameterizing module dc_motor_left
Progress: Adding dc_motor_right [TERASIC_DC_MOTOR_PWM 2.0]
Progress: Parameterizing module dc_motor_right
Progress: Adding dipsw_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding f2sdram_only_master [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module f2sdram_only_master
Progress: Adding fpga_only_master [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module hps_only_master
Progress: Adding ir_rx [TERASIC_IRM 1.0]
Progress: Parameterizing module ir_rx
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module led_pio
Progress: Adding motor_measure_left [motor_measure 1.0]
Progress: Parameterizing module motor_measure_left
Progress: Adding motor_measure_right [motor_measure 1.0]
Progress: Parameterizing module motor_measure_right
Progress: Adding mpu_i2c [i2c_opencores 12.0]
Progress: Parameterizing module mpu_i2c
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 18.0]
Progress: Parameterizing module pll_0
Progress: Adding sonic_distance [sonic_distance 1.0]
Progress: Parameterizing module sonic_distance
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding test_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module test_pio
Progress: Adding uart_bt [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module uart_bt
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system.test_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Henry\Desktop\Hardware\soc_system.qsys --synthesis=VERILOG --output-directory=C:\Users\Henry\Desktop\Hardware\soc_system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading Hardware/soc_system.qsys
Progress: Reading input file
Progress: Adding adc_ltc2308_0 [adc_ltc2308 1.1]
Progress: Parameterizing module adc_ltc2308_0
Progress: Adding button_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding dc_motor_left [TERASIC_DC_MOTOR_PWM 2.0]
Progress: Parameterizing module dc_motor_left
Progress: Adding dc_motor_right [TERASIC_DC_MOTOR_PWM 2.0]
Progress: Parameterizing module dc_motor_right
Progress: Adding dipsw_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding f2sdram_only_master [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module f2sdram_only_master
Progress: Adding fpga_only_master [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module hps_only_master
Progress: Adding ir_rx [TERASIC_IRM 1.0]
Progress: Parameterizing module ir_rx
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module led_pio
Progress: Adding motor_measure_left [motor_measure 1.0]
Progress: Parameterizing module motor_measure_left
Progress: Adding motor_measure_right [motor_measure 1.0]
Progress: Parameterizing module motor_measure_right
Progress: Adding mpu_i2c [i2c_opencores 12.0]
Progress: Parameterizing module mpu_i2c
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 18.0]
Progress: Parameterizing module pll_0
Progress: Adding sonic_distance [sonic_distance 1.0]
Progress: Parameterizing module sonic_distance
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding test_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module test_pio
Progress: Adding uart_bt [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module uart_bt
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system.test_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_003.src4 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux_003.src5 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux_003.src8 and cmd_mux_011.sink0
Info: Inserting clock-crossing logic between cmd_demux_003.src12 and cmd_mux_015.sink0
Info: Inserting clock-crossing logic between cmd_demux_004.src4 and cmd_mux_007.sink1
Info: Inserting clock-crossing logic between cmd_demux_004.src5 and cmd_mux_008.sink1
Info: Inserting clock-crossing logic between cmd_demux_004.src8 and cmd_mux_011.sink1
Info: Inserting clock-crossing logic between cmd_demux_004.src12 and cmd_mux_015.sink1
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux_003.sink4
Info: Inserting clock-crossing logic between rsp_demux_007.src1 and rsp_mux_004.sink4
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux_003.sink5
Info: Inserting clock-crossing logic between rsp_demux_008.src1 and rsp_mux_004.sink5
Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux_003.sink8
Info: Inserting clock-crossing logic between rsp_demux_011.src1 and rsp_mux_004.sink8
Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux_003.sink12
Info: Inserting clock-crossing logic between rsp_demux_015.src1 and rsp_mux_004.sink12
Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: adc_ltc2308_0: "soc_system" instantiated adc_ltc2308 "adc_ltc2308_0"
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Henry/AppData/Local/Temp/alt8132_6166777805956458722.dir/0003_button_pio_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Henry/AppData/Local/Temp/alt8132_6166777805956458722.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: dc_motor_left: "soc_system" instantiated TERASIC_DC_MOTOR_PWM "dc_motor_left"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Henry/AppData/Local/Temp/alt8132_6166777805956458722.dir/0005_dipsw_pio_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Henry/AppData/Local/Temp/alt8132_6166777805956458722.dir/0005_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: f2sdram_only_master: "soc_system" instantiated altera_jtag_avalon_master "f2sdram_only_master"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: ir_rx: "soc_system" instantiated TERASIC_IRM "ir_rx"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Henry/AppData/Local/Temp/alt8132_6166777805956458722.dir/0007_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Henry/AppData/Local/Temp/alt8132_6166777805956458722.dir/0007_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Henry/AppData/Local/Temp/alt8132_6166777805956458722.dir/0008_led_pio_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Henry/AppData/Local/Temp/alt8132_6166777805956458722.dir/0008_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: motor_measure_left: "soc_system" instantiated motor_measure "motor_measure_left"
Info: mpu_i2c: "soc_system" instantiated i2c_opencores "mpu_i2c"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Henry/AppData/Local/Temp/alt8132_6166777805956458722.dir/0011_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Henry/AppData/Local/Temp/alt8132_6166777805956458722.dir/0011_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: sonic_distance: "soc_system" instantiated sonic_distance "sonic_distance"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: test_pio: Starting RTL generation for module 'soc_system_test_pio'
Info: test_pio:   Generation command is [exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_test_pio --dir=C:/Users/Henry/AppData/Local/Temp/alt8132_6166777805956458722.dir/0015_test_pio_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Henry/AppData/Local/Temp/alt8132_6166777805956458722.dir/0015_test_pio_gen//soc_system_test_pio_component_configuration.pl  --do_build_sim=0  ]
Info: test_pio: Done RTL generation for module 'soc_system_test_pio'
Info: test_pio: "soc_system" instantiated altera_avalon_pio "test_pio"
Info: uart_bt: Starting Generation of RS232 UART
Info: uart_bt: "soc_system" instantiated altera_up_avalon_rs232 "uart_bt"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "f2sdram_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "f2sdram_only_master" instantiated timing_adapter "timing_adt"
Info: fifo: "f2sdram_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "f2sdram_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "f2sdram_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "f2sdram_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "f2sdram_only_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "f2sdram_only_master" instantiated channel_adapter "p2b_adapter"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: fpga_only_master_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "fpga_only_master_master_translator"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: fpga_only_master_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "fpga_only_master_master_agent"
Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: fpga_only_master_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "fpga_only_master_master_limiter"
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Henry/Desktop/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 84 modules, 164 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
