# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_28.srcs/sources_1/new/Memory.v" \
"../../../../project_28.srcs/sources_1/new/procesador.v" \
"../../../../project_28.srcs/sources_1/new/stateMachine.v" \
"../../../../project_28.srcs/sim_1/new/tb_procesador.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
