{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1620024341956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1620024341957 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "adjusted_filter EP4CE40F23C8 " "Selected device EP4CE40F23C8 for design \"adjusted_filter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620024342373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620024342489 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620024342489 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "pll_1:pll_1_inst\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1 clock2 " "Compensate clock of PLL \"pll_1:pll_1_inst\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1\" has been set to clock2" {  } { { "db/pll_1_altpll.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/pll_1_altpll.v" 44 -1 0 } } { "" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 4003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1620024342651 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_1:pll_1_inst\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_1:pll_1_inst\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_1:pll_1_inst\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_1:pll_1_inst\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_1_altpll.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/pll_1_altpll.v" 44 -1 0 } } { "" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 4005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1620024342673 ""}  } { { "db/pll_1_altpll.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/pll_1_altpll.v" 44 -1 0 } } { "" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 4003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1620024342673 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620024343674 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620024344639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620024344639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620024344639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620024344639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620024344639 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1620024344639 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620024344762 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620024344762 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620024344762 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620024344762 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620024344780 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1620024348918 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1620024351494 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1620024351494 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1620024351494 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620024361184 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620024361184 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1620024361184 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1620024361184 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "adjusted_filter.sdc " "Synopsys Design Constraints File file not found: 'adjusted_filter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1620024361484 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50M " "Node: CLK_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADS805:u2_signal\|altshift_taps:adc_delay1_rtl_0\|shift_taps_b6m:auto_generated\|altsyncram_1l31:altsyncram4\|ram_block5a11 CLK_50M " "Register ADS805:u2_signal\|altshift_taps:adc_delay1_rtl_0\|shift_taps_b6m:auto_generated\|altsyncram_1l31:altsyncram4\|ram_block5a11 is being clocked by CLK_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620024361633 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1620024361633 "|adjusted_filter|CLK_50M"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_1_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_1_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1620024361978 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1620024361978 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1620024361995 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1620024361995 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1620024361995 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1620024361999 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620024362016 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620024362016 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620024362016 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1620024362016 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50M~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK_50M~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620024365655 ""}  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 51658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620024365655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_1:pll_1_inst\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll_1:pll_1_inst\|altpll:altpll_component\|pll_1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620024365655 ""}  } { { "db/pll_1_altpll.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/pll_1_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 4003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620024365655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620024365655 ""}  } { { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 46245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620024365655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620024365656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 49051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620024365656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 49076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620024365656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 46887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620024365656 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620024365656 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 47900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620024365656 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620024370222 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620024370255 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620024370279 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620024370341 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620024370427 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620024370484 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620024372255 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1386 Embedded multiplier block " "Packed 1386 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1620024372289 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1374 " "Created 1374 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1620024372289 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620024372289 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_1:pll_1_inst\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1 clk\[2\] CLK_OUT~output " "PLL \"pll_1:pll_1_inst\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"CLK_OUT~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_1_altpll.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/pll_1_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_1.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/pll_1.v" 107 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 35 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 6 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1620024373340 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[0\] " "Node \"FLASH_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[10\] " "Node \"FLASH_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[11\] " "Node \"FLASH_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[12\] " "Node \"FLASH_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[13\] " "Node \"FLASH_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[14\] " "Node \"FLASH_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[15\] " "Node \"FLASH_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[16\] " "Node \"FLASH_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[17\] " "Node \"FLASH_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[18\] " "Node \"FLASH_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[19\] " "Node \"FLASH_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[1\] " "Node \"FLASH_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[20\] " "Node \"FLASH_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[21\] " "Node \"FLASH_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[2\] " "Node \"FLASH_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[3\] " "Node \"FLASH_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[4\] " "Node \"FLASH_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[5\] " "Node \"FLASH_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[6\] " "Node \"FLASH_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[7\] " "Node \"FLASH_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[8\] " "Node \"FLASH_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADDR\[9\] " "Node \"FLASH_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DATA " "Node \"FLASH_DATA\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DATA\[1\] " "Node \"FLASH_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DATA\[2\] " "Node \"FLASH_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DATA\[3\] " "Node \"FLASH_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DATA\[4\] " "Node \"FLASH_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DATA\[5\] " "Node \"FLASH_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DATA\[6\] " "Node \"FLASH_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DATA\[7\] " "Node \"FLASH_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_RD_N " "Node \"FLASH_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_SEL_N " "Node \"FLASH_SEL_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_SEL_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_WR_N " "Node \"FLASH_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Flash_BYTE " "Node \"Flash_BYTE\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Flash_BYTE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Flash_RST_N " "Node \"Flash_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Flash_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Flash_WP " "Node \"Flash_WP\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Flash_WP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_CS_N " "Node \"LCD_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[10\] " "Node \"LCD_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[11\] " "Node \"LCD_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[12\] " "Node \"LCD_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[13\] " "Node \"LCD_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[14\] " "Node \"LCD_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[15\] " "Node \"LCD_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[8\] " "Node \"LCD_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[9\] " "Node \"LCD_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RD_N " "Node \"LCD_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RST_N " "Node \"LCD_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_WR_N " "Node \"LCD_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW1 " "Node \"SW1\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW2 " "Node \"SW2\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_CODE " "Node \"SW_CODE\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_CODE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_CODE_L " "Node \"SW_CODE_L\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_CODE_L" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_CODE_R " "Node \"SW_CODE_R\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_CODE_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TOUCH_INT " "Node \"TOUCH_INT\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TOUCH_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TOUCH_RST_N " "Node \"TOUCH_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TOUCH_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TOUCH_SCL " "Node \"TOUCH_SCL\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TOUCH_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TOUCH_SDA " "Node \"TOUCH_SDA\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TOUCH_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620024376686 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1620024376686 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:32 " "Fitter preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620024376695 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1620024377181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620024384337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620024395675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620024407190 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620024447747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:52 " "Fitter placement operations ending: elapsed time is 00:00:52" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620024447747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620024454129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Router estimated average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X22_Y11 X33_Y21 " "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21" {  } { { "loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 1 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21"} { { 12 { 0 ""} 22 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1620024522448 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620024522448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1620024526292 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1620024526292 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620024526292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:09 " "Fitter routing operations ending: elapsed time is 00:01:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620024526310 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 53.36 " "Total time spent on timing analysis during the Fitter is 53.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1620024527639 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620024528034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620024532062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620024532080 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620024536748 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620024542169 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1620024545735 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1620024545735 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1620024545735 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1620024546097 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "99 Cyclone IV E " "99 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_IN 3.3-V LVTTL A12 " "Pin CLK_IN uses I/O standard 3.3-V LVTTL at A12" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CLK_IN } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_N 3.3-V LVTTL F16 " "Pin RST_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { RST_N } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST_N" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[0\] 3.3-V LVTTL Y22 " "Pin GPIO_PA\[0\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[0] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[0\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[1\] 3.3-V LVTTL U20 " "Pin GPIO_PA\[1\] uses I/O standard 3.3-V LVTTL at U20" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[1] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[1\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[2\] 3.3-V LVTTL W22 " "Pin GPIO_PA\[2\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[2] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[2\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[3\] 3.3-V LVTTL V22 " "Pin GPIO_PA\[3\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[3] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[3\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[4\] 3.3-V LVTTL U22 " "Pin GPIO_PA\[4\] uses I/O standard 3.3-V LVTTL at U22" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[4] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[4\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[5\] 3.3-V LVTTL R22 " "Pin GPIO_PA\[5\] uses I/O standard 3.3-V LVTTL at R22" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[5] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[5\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[6\] 3.3-V LVTTL P22 " "Pin GPIO_PA\[6\] uses I/O standard 3.3-V LVTTL at P22" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[6] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[6\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[7\] 3.3-V LVTTL N20 " "Pin GPIO_PA\[7\] uses I/O standard 3.3-V LVTTL at N20" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[7] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[7\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[8\] 3.3-V LVTTL N22 " "Pin GPIO_PA\[8\] uses I/O standard 3.3-V LVTTL at N22" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[8] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[8\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[9\] 3.3-V LVTTL M22 " "Pin GPIO_PA\[9\] uses I/O standard 3.3-V LVTTL at M22" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[9] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[9\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[10\] 3.3-V LVTTL M20 " "Pin GPIO_PA\[10\] uses I/O standard 3.3-V LVTTL at M20" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[10] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[10\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[11\] 3.3-V LVTTL R20 " "Pin GPIO_PA\[11\] uses I/O standard 3.3-V LVTTL at R20" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[11] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[11\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[12\] 3.3-V LVTTL W20 " "Pin GPIO_PA\[12\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[12] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[12\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[13\] 3.3-V LVTTL W19 " "Pin GPIO_PA\[13\] uses I/O standard 3.3-V LVTTL at W19" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[13] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[13\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[14\] 3.3-V LVTTL M16 " "Pin GPIO_PA\[14\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[14] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[14\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[15\] 3.3-V LVTTL K7 " "Pin GPIO_PA\[15\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[15] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[15\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[0\] 3.3-V LVTTL Y21 " "Pin GPIO_PB\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[0] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[0\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[1\] 3.3-V LVTTL U19 " "Pin GPIO_PB\[1\] uses I/O standard 3.3-V LVTTL at U19" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[1] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[1\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[2\] 3.3-V LVTTL W21 " "Pin GPIO_PB\[2\] uses I/O standard 3.3-V LVTTL at W21" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[2] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[2\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[3\] 3.3-V LVTTL V21 " "Pin GPIO_PB\[3\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[3] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[3\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[0\] 3.3-V LVTTL V5 " "Pin GPIO_PC\[0\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[0] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[0\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[1\] 3.3-V LVTTL AB3 " "Pin GPIO_PC\[1\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[1] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[1\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[2\] 3.3-V LVTTL V7 " "Pin GPIO_PC\[2\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[2] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[2\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[3\] 3.3-V LVTTL AB5 " "Pin GPIO_PC\[3\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[3] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[3\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[4\] 3.3-V LVTTL Y7 " "Pin GPIO_PC\[4\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[4] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[4\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[5\] 3.3-V LVTTL V8 " "Pin GPIO_PC\[5\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[5] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[5\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[6\] 3.3-V LVTTL AB7 " "Pin GPIO_PC\[6\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[6] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[6\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[7\] 3.3-V LVTTL AB8 " "Pin GPIO_PC\[7\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[7] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[7\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[8\] 3.3-V LVTTL AB9 " "Pin GPIO_PC\[8\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[8] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[8\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[9\] 3.3-V LVTTL Y10 " "Pin GPIO_PC\[9\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[9] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[9\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[10\] 3.3-V LVTTL AB10 " "Pin GPIO_PC\[10\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[10] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[10\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[11\] 3.3-V LVTTL W8 " "Pin GPIO_PC\[11\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[11] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[11\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[12\] 3.3-V LVTTL V9 " "Pin GPIO_PC\[12\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[12] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[12\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[13\] 3.3-V LVTTL V11 " "Pin GPIO_PC\[13\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[13] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[13\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[14\] 3.3-V LVTTL Y3 " "Pin GPIO_PC\[14\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[14] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[14\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[15\] 3.3-V LVTTL AB4 " "Pin GPIO_PC\[15\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[15] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[15\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[0\] 3.3-V LVTTL V6 " "Pin GPIO_PD\[0\] uses I/O standard 3.3-V LVTTL at V6" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[0] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[0\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[1\] 3.3-V LVTTL AA3 " "Pin GPIO_PD\[1\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[1] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[1\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[14\] 3.3-V LVTTL Y4 " "Pin GPIO_PD\[14\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[14] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[14\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[15\] 3.3-V LVTTL AA4 " "Pin GPIO_PD\[15\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[15] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[15\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PE\[0\] 3.3-V LVTTL G4 " "Pin GPIO_PE\[0\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[0] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[0\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PE\[1\] 3.3-V LVTTL B2 " "Pin GPIO_PE\[1\] uses I/O standard 3.3-V LVTTL at B2" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[1] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[1\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PE\[2\] 3.3-V LVTTL E4 " "Pin GPIO_PE\[2\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[2] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[2\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PE\[3\] 3.3-V LVTTL C2 " "Pin GPIO_PE\[3\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[3] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[3\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PE\[4\] 3.3-V LVTTL F2 " "Pin GPIO_PE\[4\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[4] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[4\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PE\[5\] 3.3-V LVTTL H2 " "Pin GPIO_PE\[5\] uses I/O standard 3.3-V LVTTL at H2" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[5] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[5\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PE\[6\] 3.3-V LVTTL J2 " "Pin GPIO_PE\[6\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[6] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[6\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PE\[7\] 3.3-V LVTTL J3 " "Pin GPIO_PE\[7\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[7] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[7\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PE\[8\] 3.3-V LVTTL H5 " "Pin GPIO_PE\[8\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[8] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[8\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PE\[9\] 3.3-V LVTTL J4 " "Pin GPIO_PE\[9\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[9] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[9\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PE\[10\] 3.3-V LVTTL B13 " "Pin GPIO_PE\[10\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[10] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[10\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PE\[11\] 3.3-V LVTTL B14 " "Pin GPIO_PE\[11\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[11] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[11\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PE\[12\] 3.3-V LVTTL B15 " "Pin GPIO_PE\[12\] uses I/O standard 3.3-V LVTTL at B15" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[12] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[12\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PE\[13\] 3.3-V LVTTL B16 " "Pin GPIO_PE\[13\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[13] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[13\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PE\[14\] 3.3-V LVTTL B17 " "Pin GPIO_PE\[14\] uses I/O standard 3.3-V LVTTL at B17" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[14] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[14\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PE\[15\] 3.3-V LVTTL B18 " "Pin GPIO_PE\[15\] uses I/O standard 3.3-V LVTTL at B18" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[15] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[15\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PF\[0\] 3.3-V LVTTL G3 " "Pin GPIO_PF\[0\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[0] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[0\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PF\[15\] 3.3-V LVTTL A17 " "Pin GPIO_PF\[15\] uses I/O standard 3.3-V LVTTL at A17" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[15] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[15\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[4\] 3.3-V LVTTL U21 " "Pin GPIO_PB\[4\] uses I/O standard 3.3-V LVTTL at U21" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[4] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[4\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[5\] 3.3-V LVTTL R21 " "Pin GPIO_PB\[5\] uses I/O standard 3.3-V LVTTL at R21" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[5] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[5\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[6\] 3.3-V LVTTL P21 " "Pin GPIO_PB\[6\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[6] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[6\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[7\] 3.3-V LVTTL N19 " "Pin GPIO_PB\[7\] uses I/O standard 3.3-V LVTTL at N19" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[7] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[7\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[8\] 3.3-V LVTTL N21 " "Pin GPIO_PB\[8\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[8] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[8\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[9\] 3.3-V LVTTL M21 " "Pin GPIO_PB\[9\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[9] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[9\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[10\] 3.3-V LVTTL M19 " "Pin GPIO_PB\[10\] uses I/O standard 3.3-V LVTTL at M19" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[10] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[10\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[11\] 3.3-V LVTTL P17 " "Pin GPIO_PB\[11\] uses I/O standard 3.3-V LVTTL at P17" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[11] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[11\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[12\] 3.3-V LVTTL AA21 " "Pin GPIO_PB\[12\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[12] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[12\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[13\] 3.3-V LVTTL R19 " "Pin GPIO_PB\[13\] uses I/O standard 3.3-V LVTTL at R19" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[13] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[13\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[14\] 3.3-V LVTTL P20 " "Pin GPIO_PB\[14\] uses I/O standard 3.3-V LVTTL at P20" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[14] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[14\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[15\] 3.3-V LVTTL J7 " "Pin GPIO_PB\[15\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[15] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[15\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[2\] 3.3-V LVTTL W6 " "Pin GPIO_PD\[2\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[2] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[2\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[3\] 3.3-V LVTTL AA5 " "Pin GPIO_PD\[3\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[3] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[3\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[4\] 3.3-V LVTTL W7 " "Pin GPIO_PD\[4\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[4] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[4\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[5\] 3.3-V LVTTL U9 " "Pin GPIO_PD\[5\] uses I/O standard 3.3-V LVTTL at U9" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[5] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[5\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[6\] 3.3-V LVTTL AA7 " "Pin GPIO_PD\[6\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[6] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[6\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[7\] 3.3-V LVTTL AA8 " "Pin GPIO_PD\[7\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[7] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[7\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[8\] 3.3-V LVTTL AA9 " "Pin GPIO_PD\[8\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[8] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[8\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[9\] 3.3-V LVTTL W10 " "Pin GPIO_PD\[9\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[9] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[9\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[10\] 3.3-V LVTTL AA10 " "Pin GPIO_PD\[10\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[10] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[10\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[11\] 3.3-V LVTTL Y8 " "Pin GPIO_PD\[11\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[11] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[11\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[12\] 3.3-V LVTTL V10 " "Pin GPIO_PD\[12\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[12] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[12\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[13\] 3.3-V LVTTL Y6 " "Pin GPIO_PD\[13\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[13] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[13\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PF\[1\] 3.3-V LVTTL B1 " "Pin GPIO_PF\[1\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[1] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[1\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PF\[2\] 3.3-V LVTTL E3 " "Pin GPIO_PF\[2\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[2] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[2\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PF\[3\] 3.3-V LVTTL C1 " "Pin GPIO_PF\[3\] uses I/O standard 3.3-V LVTTL at C1" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[3] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[3\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PF\[4\] 3.3-V LVTTL F1 " "Pin GPIO_PF\[4\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[4] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[4\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PF\[5\] 3.3-V LVTTL H1 " "Pin GPIO_PF\[5\] uses I/O standard 3.3-V LVTTL at H1" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[5] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[5\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PF\[6\] 3.3-V LVTTL J1 " "Pin GPIO_PF\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[6] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[6\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PF\[7\] 3.3-V LVTTL G5 " "Pin GPIO_PF\[7\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[7] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[7\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PF\[8\] 3.3-V LVTTL D2 " "Pin GPIO_PF\[8\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[8] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[8\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PF\[9\] 3.3-V LVTTL E1 " "Pin GPIO_PF\[9\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[9] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[9\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PF\[10\] 3.3-V LVTTL A13 " "Pin GPIO_PF\[10\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[10] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[10\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PF\[11\] 3.3-V LVTTL A14 " "Pin GPIO_PF\[11\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[11] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[11\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PF\[12\] 3.3-V LVTTL A15 " "Pin GPIO_PF\[12\] uses I/O standard 3.3-V LVTTL at A15" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[12] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[12\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PF\[13\] 3.3-V LVTTL A16 " "Pin GPIO_PF\[13\] uses I/O standard 3.3-V LVTTL at A16" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[13] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[13\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PF\[14\] 3.3-V LVTTL A18 " "Pin GPIO_PF\[14\] uses I/O standard 3.3-V LVTTL at A18" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[14] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[14\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50M 3.3-V LVTTL G21 " "Pin CLK_50M uses I/O standard 3.3-V LVTTL at G21" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CLK_50M } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50M" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620024546524 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1620024546524 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "96 " "Following 96 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[0\] a permanently disabled " "Pin GPIO_PA\[0\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[0] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[0\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[1\] a permanently disabled " "Pin GPIO_PA\[1\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[1] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[1\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[2\] a permanently disabled " "Pin GPIO_PA\[2\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[2] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[2\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[3\] a permanently disabled " "Pin GPIO_PA\[3\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[3] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[3\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[4\] a permanently disabled " "Pin GPIO_PA\[4\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[4] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[4\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[5\] a permanently disabled " "Pin GPIO_PA\[5\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[5] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[5\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[6\] a permanently disabled " "Pin GPIO_PA\[6\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[6] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[6\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[7\] a permanently disabled " "Pin GPIO_PA\[7\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[7] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[7\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[8\] a permanently disabled " "Pin GPIO_PA\[8\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[8] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[8\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[9\] a permanently disabled " "Pin GPIO_PA\[9\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[9] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[9\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[10\] a permanently disabled " "Pin GPIO_PA\[10\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[10] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[10\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[11\] a permanently disabled " "Pin GPIO_PA\[11\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[11] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[11\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[12\] a permanently disabled " "Pin GPIO_PA\[12\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[12] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[12\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[13\] a permanently disabled " "Pin GPIO_PA\[13\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[13] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[13\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[14\] a permanently disabled " "Pin GPIO_PA\[14\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[14] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[14\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[15\] a permanently disabled " "Pin GPIO_PA\[15\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[15] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[15\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[0\] a permanently disabled " "Pin GPIO_PB\[0\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[0] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[0\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[1\] a permanently disabled " "Pin GPIO_PB\[1\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[1] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[1\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[2\] a permanently disabled " "Pin GPIO_PB\[2\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[2] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[2\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[3\] a permanently disabled " "Pin GPIO_PB\[3\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[3] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[3\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[0\] a permanently disabled " "Pin GPIO_PC\[0\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[0] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[0\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[1\] a permanently disabled " "Pin GPIO_PC\[1\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[1] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[1\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[2\] a permanently disabled " "Pin GPIO_PC\[2\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[2] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[2\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[3\] a permanently disabled " "Pin GPIO_PC\[3\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[3] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[3\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[4\] a permanently disabled " "Pin GPIO_PC\[4\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[4] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[4\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[5\] a permanently disabled " "Pin GPIO_PC\[5\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[5] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[5\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[6\] a permanently disabled " "Pin GPIO_PC\[6\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[6] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[6\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[7\] a permanently disabled " "Pin GPIO_PC\[7\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[7] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[7\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[8\] a permanently disabled " "Pin GPIO_PC\[8\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[8] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[8\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[9\] a permanently disabled " "Pin GPIO_PC\[9\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[9] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[9\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[10\] a permanently disabled " "Pin GPIO_PC\[10\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[10] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[10\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[11\] a permanently disabled " "Pin GPIO_PC\[11\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[11] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[11\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[12\] a permanently disabled " "Pin GPIO_PC\[12\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[12] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[12\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[13\] a permanently disabled " "Pin GPIO_PC\[13\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[13] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[13\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[14\] a permanently disabled " "Pin GPIO_PC\[14\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[14] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[14\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[15\] a permanently disabled " "Pin GPIO_PC\[15\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[15] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[15\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[0\] a permanently disabled " "Pin GPIO_PD\[0\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[0] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[0\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[1\] a permanently disabled " "Pin GPIO_PD\[1\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[1] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[1\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[14\] a permanently disabled " "Pin GPIO_PD\[14\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[14] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[14\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[15\] a permanently disabled " "Pin GPIO_PD\[15\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[15] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[15\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PE\[0\] a permanently disabled " "Pin GPIO_PE\[0\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[0] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[0\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PE\[1\] a permanently disabled " "Pin GPIO_PE\[1\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[1] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[1\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PE\[2\] a permanently disabled " "Pin GPIO_PE\[2\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[2] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[2\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PE\[3\] a permanently disabled " "Pin GPIO_PE\[3\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[3] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[3\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PE\[4\] a permanently disabled " "Pin GPIO_PE\[4\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[4] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[4\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PE\[5\] a permanently disabled " "Pin GPIO_PE\[5\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[5] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[5\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PE\[6\] a permanently disabled " "Pin GPIO_PE\[6\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[6] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[6\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PE\[7\] a permanently disabled " "Pin GPIO_PE\[7\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[7] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[7\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PE\[8\] a permanently disabled " "Pin GPIO_PE\[8\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[8] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[8\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PE\[9\] a permanently disabled " "Pin GPIO_PE\[9\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[9] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[9\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PE\[10\] a permanently disabled " "Pin GPIO_PE\[10\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[10] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[10\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PE\[11\] a permanently disabled " "Pin GPIO_PE\[11\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[11] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[11\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PE\[12\] a permanently disabled " "Pin GPIO_PE\[12\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[12] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[12\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PE\[13\] a permanently disabled " "Pin GPIO_PE\[13\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[13] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[13\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PE\[14\] a permanently disabled " "Pin GPIO_PE\[14\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[14] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[14\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PE\[15\] a permanently disabled " "Pin GPIO_PE\[15\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PE[15] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PE\[15\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PF\[0\] a permanently disabled " "Pin GPIO_PF\[0\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[0] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[0\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PF\[15\] a permanently disabled " "Pin GPIO_PF\[15\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[15] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[15\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[4\] a permanently disabled " "Pin GPIO_PB\[4\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[4] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[4\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[5\] a permanently disabled " "Pin GPIO_PB\[5\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[5] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[5\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[6\] a permanently disabled " "Pin GPIO_PB\[6\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[6] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[6\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[7\] a permanently disabled " "Pin GPIO_PB\[7\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[7] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[7\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[8\] a permanently disabled " "Pin GPIO_PB\[8\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[8] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[8\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[9\] a permanently disabled " "Pin GPIO_PB\[9\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[9] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[9\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[10\] a permanently disabled " "Pin GPIO_PB\[10\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[10] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[10\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[11\] a permanently disabled " "Pin GPIO_PB\[11\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[11] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[11\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[12\] a permanently disabled " "Pin GPIO_PB\[12\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[12] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[12\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[13\] a permanently disabled " "Pin GPIO_PB\[13\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[13] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[13\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[14\] a permanently disabled " "Pin GPIO_PB\[14\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[14] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[14\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[15\] a permanently disabled " "Pin GPIO_PB\[15\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[15] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[15\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[2\] a permanently disabled " "Pin GPIO_PD\[2\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[2] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[2\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[3\] a permanently disabled " "Pin GPIO_PD\[3\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[3] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[3\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[4\] a permanently disabled " "Pin GPIO_PD\[4\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[4] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[4\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[5\] a permanently disabled " "Pin GPIO_PD\[5\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[5] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[5\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[6\] a permanently disabled " "Pin GPIO_PD\[6\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[6] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[6\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[7\] a permanently disabled " "Pin GPIO_PD\[7\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[7] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[7\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[8\] a permanently disabled " "Pin GPIO_PD\[8\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[8] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[8\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[9\] a permanently disabled " "Pin GPIO_PD\[9\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[9] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[9\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[10\] a permanently disabled " "Pin GPIO_PD\[10\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[10] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[10\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[11\] a permanently disabled " "Pin GPIO_PD\[11\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[11] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[11\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[12\] a permanently disabled " "Pin GPIO_PD\[12\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[12] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[12\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[13\] a permanently disabled " "Pin GPIO_PD\[13\] has a permanently disabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[13] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[13\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PF\[1\] a permanently enabled " "Pin GPIO_PF\[1\] has a permanently enabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[1] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[1\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PF\[2\] a permanently enabled " "Pin GPIO_PF\[2\] has a permanently enabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[2] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[2\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PF\[3\] a permanently enabled " "Pin GPIO_PF\[3\] has a permanently enabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[3] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[3\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PF\[4\] a permanently enabled " "Pin GPIO_PF\[4\] has a permanently enabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[4] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[4\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PF\[5\] a permanently enabled " "Pin GPIO_PF\[5\] has a permanently enabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[5] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[5\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PF\[6\] a permanently enabled " "Pin GPIO_PF\[6\] has a permanently enabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[6] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[6\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PF\[7\] a permanently enabled " "Pin GPIO_PF\[7\] has a permanently enabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[7] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[7\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PF\[8\] a permanently enabled " "Pin GPIO_PF\[8\] has a permanently enabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[8] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[8\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PF\[9\] a permanently enabled " "Pin GPIO_PF\[9\] has a permanently enabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[9] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[9\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PF\[10\] a permanently enabled " "Pin GPIO_PF\[10\] has a permanently enabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[10] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[10\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PF\[11\] a permanently enabled " "Pin GPIO_PF\[11\] has a permanently enabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[11] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[11\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PF\[12\] a permanently enabled " "Pin GPIO_PF\[12\] has a permanently enabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[12] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[12\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PF\[13\] a permanently enabled " "Pin GPIO_PF\[13\] has a permanently enabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[13] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[13\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PF\[14\] a permanently enabled " "Pin GPIO_PF\[14\] has a permanently enabled output enable" {  } { { "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PF[14] } } } { "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PF\[14\]" } } } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620024546539 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1620024546539 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/output_files/adjusted_filter.fit.smsg " "Generated suppressed messages file F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/output_files/adjusted_filter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620024549511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 126 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5826 " "Peak virtual memory: 5826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620024557320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 14:49:17 2021 " "Processing ended: Mon May 03 14:49:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620024557320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:39 " "Elapsed time: 00:03:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620024557320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:08 " "Total CPU time (on all processors): 00:05:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620024557320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620024557320 ""}
