// Seed: 2583771640
`timescale 1ps / 1ps
`define pp_4 0
`timescale 1ps / 1 ps `timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_1 = id_4;
  logic id_4;
endmodule
