INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZYNQ/project_fifo/project_fifo/project_fifo.srcs/sources_1/ip/fifo_generator_0_1/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZYNQ/project_fifo/project_fifo/project_fifo.srcs/sources_1/new/test_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fifo
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cnt' is not allowed [E:/ZYNQ/project_fifo/project_fifo/project_fifo.srcs/sources_1/new/test_fifo.v:40]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy, assumed default net type wire [E:/ZYNQ/project_fifo/project_fifo/project_fifo.srcs/sources_1/new/test_fifo.v:106]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy, assumed default net type wire [E:/ZYNQ/project_fifo/project_fifo/project_fifo.srcs/sources_1/new/test_fifo.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZYNQ/project_fifo/project_fifo/project_fifo.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZYNQ/project_fifo/project_fifo/project_fifo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
