############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_dataflow "mlp"
set_directive_pipeline -rewind "mvprod_layer_1/inner"
set_directive_pipeline -rewind "mvprod_layer_2/inner"
