# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../srcs/main_fsm.vhd" \
"../../../../tb/agu_tb.vhd" \
"../../../../tb/main_fsm_tb.vhd" \
"../../../../tb/acc_wrapper_tb.vhd" \

# Do not sort compile order
nosort
