95a808328e99 ("drm/msm/dpu: use hsync/vsync polarity set by the encoder")
fc3a69ec68d3 ("drm/msm/dpu: intf timing path for displayport")
