git clone --depth 1 --no-tags https://github.com/prynshsnh/32-Bit-RSIC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/666711723
git clone --depth 1 --no-tags https://github.com/Moaz-Helmy/UART-transmitter-receiver.git f:/verilog_sva_gh_scraper/data/full_repos/668065150
git clone --depth 1 --no-tags https://github.com/alex-9305/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/667804526
git clone --depth 1 --no-tags https://github.com/adi-012/DDS_Project.git f:/verilog_sva_gh_scraper/data/full_repos/667898739
git clone --depth 1 --no-tags https://github.com/ianerik6/ianerik73.git f:/verilog_sva_gh_scraper/data/full_repos/667954975
git clone --depth 1 --no-tags https://github.com/michg/cproc_riscv32_64.git f:/verilog_sva_gh_scraper/data/full_repos/666545475
git clone --depth 1 --no-tags https://github.com/JimmyForest/FPGA-DDS.git f:/verilog_sva_gh_scraper/data/full_repos/664219043
git clone --depth 1 --no-tags https://github.com/431jericho/CSE-Bubble.git f:/verilog_sva_gh_scraper/data/full_repos/665376841
git clone --depth 1 --no-tags https://github.com/vamsipinnaka/Design-and-Implementation-of-Automated-Teller-Machine-FSM-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/665798890
git clone --depth 1 --no-tags https://github.com/friedrice123/CS220_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/665840417
git clone --depth 1 --no-tags https://github.com/sawanhn/Bubble-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/665926342
git clone --depth 1 --no-tags https://github.com/Lakshvant/CSE_BUBBLE.git f:/verilog_sva_gh_scraper/data/full_repos/665864243
git clone --depth 1 --no-tags https://github.com/atnts/carparking-system.git f:/verilog_sva_gh_scraper/data/full_repos/665786748
git clone --depth 1 --no-tags https://github.com/aHapBean/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/665790826
git clone --depth 1 --no-tags https://github.com/HazimAdel/simple-5-stage-pipeline-processor-design-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/666097719
git clone --depth 1 --no-tags https://github.com/chiragghodke/Digital-Locker.git f:/verilog_sva_gh_scraper/data/full_repos/666116674
git clone --depth 1 --no-tags https://github.com/cbvarr01/caravel_CBV2.git f:/verilog_sva_gh_scraper/data/full_repos/666154795
git clone --depth 1 --no-tags https://github.com/erfaniravani/OCP.git f:/verilog_sva_gh_scraper/data/full_repos/664291978
git clone --depth 1 --no-tags https://github.com/EatFruitWang/Zedboard_2021.1.1.git f:/verilog_sva_gh_scraper/data/full_repos/665116076
git clone --depth 1 --no-tags https://github.com/kalai-karthik/KALAIARASI.git f:/verilog_sva_gh_scraper/data/full_repos/665104343
git clone --depth 1 --no-tags https://github.com/ParasuRam146265/Uart-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/665198144
git clone --depth 1 --no-tags https://github.com/laxmigayatri2003/Image_Processing_using_verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/666273772
git clone --depth 1 --no-tags https://github.com/adisharma1400/TeamSpark_NMIT_ATPcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/666651891
git clone --depth 1 --no-tags https://github.com/sumithar1/IntelUnnati_Error404.git f:/verilog_sva_gh_scraper/data/full_repos/666797859
git clone --depth 1 --no-tags https://github.com/nivethitha31102003/intelunnati_Singleton.git f:/verilog_sva_gh_scraper/data/full_repos/666808545
git clone --depth 1 --no-tags https://github.com/Vasu2706/N-bit-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/667038431
git clone --depth 1 --no-tags https://github.com/ziadmali59/Memory_Swapper.git f:/verilog_sva_gh_scraper/data/full_repos/667049478
git clone --depth 1 --no-tags https://github.com/Manikantataviti/csn221_cache_project.git f:/verilog_sva_gh_scraper/data/full_repos/665456667
git clone --depth 1 --no-tags https://github.com/SZX030908/zixuanSheng_COD_lab.git f:/verilog_sva_gh_scraper/data/full_repos/665456930
git clone --depth 1 --no-tags https://github.com/retpolanne/tangnano.git f:/verilog_sva_gh_scraper/data/full_repos/667781343
git clone --depth 1 --no-tags https://github.com/gunavant-s/4x1_MUX_Day-004.git f:/verilog_sva_gh_scraper/data/full_repos/669736522
git clone --depth 1 --no-tags https://github.com/mikerl7784/Radix4_booth_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/670052686
git clone --depth 1 --no-tags https://github.com/nithishselva47/Verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/670957456
git clone --depth 1 --no-tags https://github.com/HU-Xu-yang/5-stage-static-superscalar-MIPS32v2-CPU-with-AES128-FPGA-verified.git f:/verilog_sva_gh_scraper/data/full_repos/670978655
git clone --depth 1 --no-tags https://github.com/alexian79/camera_mockup.git f:/verilog_sva_gh_scraper/data/full_repos/670196507
git clone --depth 1 --no-tags https://github.com/disneyyy/NCKUCSIE-CO-2022.git f:/verilog_sva_gh_scraper/data/full_repos/670985390
git clone --depth 1 --no-tags https://github.com/amirtha-2002/verilog_code.git f:/verilog_sva_gh_scraper/data/full_repos/670945907
git clone --depth 1 --no-tags https://github.com/vivekkar88/VERILOG-MODULES.git f:/verilog_sva_gh_scraper/data/full_repos/671019161
git clone --depth 1 --no-tags https://github.com/kdivya03/32-bit-5-stage-Pipelined-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/669360568
git clone --depth 1 --no-tags https://github.com/SulaimanConain/washing_machine.git f:/verilog_sva_gh_scraper/data/full_repos/665703666
git clone --depth 1 --no-tags https://github.com/rakii-cyper/MIPS-Project.git f:/verilog_sva_gh_scraper/data/full_repos/668939703
git clone --depth 1 --no-tags https://github.com/Seyviour/broadcast-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/669519763
git clone --depth 1 --no-tags https://github.com/Vakon84/zx-evo.git f:/verilog_sva_gh_scraper/data/full_repos/667136474
git clone --depth 1 --no-tags https://github.com/Hesal-jokerman/Sqrt_flxp.git f:/verilog_sva_gh_scraper/data/full_repos/667363129
git clone --depth 1 --no-tags https://github.com/shrilakshmisk/Bubble-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/667083705
git clone --depth 1 --no-tags https://github.com/mikhailrussell/Dataprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/667068874
git clone --depth 1 --no-tags https://github.com/JEvSilv/riscv-design-eval.git f:/verilog_sva_gh_scraper/data/full_repos/667500661
git clone --depth 1 --no-tags https://github.com/sidd-03/CSE-BUBBLE.git f:/verilog_sva_gh_scraper/data/full_repos/667099396
git clone --depth 1 --no-tags https://github.com/Vamsi9849/RTL_training.git f:/verilog_sva_gh_scraper/data/full_repos/667924467
git clone --depth 1 --no-tags https://github.com/lild4d4/Campamento-VLSI-Valparaiso-2023.git f:/verilog_sva_gh_scraper/data/full_repos/667604912
git clone --depth 1 --no-tags https://github.com/Mahmoud-Elsanour/Mano-machine.git f:/verilog_sva_gh_scraper/data/full_repos/667997928
git clone --depth 1 --no-tags https://github.com/youssefamr01/VERI_RISC.git f:/verilog_sva_gh_scraper/data/full_repos/668433444
git clone --depth 1 --no-tags https://github.com/Niiui/HDLBits_solution.git f:/verilog_sva_gh_scraper/data/full_repos/670947067
git clone --depth 1 --no-tags https://github.com/surendra644/testrepository.git f:/verilog_sva_gh_scraper/data/full_repos/669443653
git clone --depth 1 --no-tags https://github.com/kons-9/riscv_processor.git f:/verilog_sva_gh_scraper/data/full_repos/668183480
git clone --depth 1 --no-tags https://github.com/nithish203/FFT_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/664167009
git clone --depth 1 --no-tags https://github.com/umarcis/VendingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/668718269
git clone --depth 1 --no-tags https://github.com/MohammadrezaNazirii/8bit-Pseudo-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/667905866
git clone --depth 1 --no-tags https://github.com/21fernando/RISC-V-processor.git f:/verilog_sva_gh_scraper/data/full_repos/667103792
git clone --depth 1 --no-tags https://github.com/rajatssr835/FHE_Netlist.git f:/verilog_sva_gh_scraper/data/full_repos/666343639
git clone --depth 1 --no-tags https://github.com/sarthak-motwani/CSE-BUBBLE-Processor-Single-Cycle-Execution.git f:/verilog_sva_gh_scraper/data/full_repos/667108585
git clone --depth 1 --no-tags https://github.com/TanVidushi/DigitalVotingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/666270834
git clone --depth 1 --no-tags https://github.com/labajyoti21/Assignment-7-CS220.git f:/verilog_sva_gh_scraper/data/full_repos/664662186
git clone --depth 1 --no-tags https://github.com/MrTejas/y86-64-bit-processor.git f:/verilog_sva_gh_scraper/data/full_repos/664929865
git clone --depth 1 --no-tags https://github.com/sandeepgongati/TEAM-SIGMA-_-MRCET_-DESIGN-AND-STIMILATION-OF-LAND-ROVER-FIGO-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/665235250
git clone --depth 1 --no-tags https://github.com/ejchung0406/RISC-V-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/664155072
git clone --depth 1 --no-tags https://github.com/Ahmed-Mohamed-Shiba/Single-Cycle-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/664371229
git clone --depth 1 --no-tags https://github.com/Shivani4223/Adders.git f:/verilog_sva_gh_scraper/data/full_repos/667959668
git clone --depth 1 --no-tags https://github.com/MuhammedMado/8x8-Sequential-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/666656227
git clone --depth 1 --no-tags https://github.com/aditigarg2810/UART.git f:/verilog_sva_gh_scraper/data/full_repos/666427205
git clone --depth 1 --no-tags https://github.com/sanskar0708/I2c_protocol.git f:/verilog_sva_gh_scraper/data/full_repos/668167236
git clone --depth 1 --no-tags https://github.com/haoranx98/my-ahb-bus.git f:/verilog_sva_gh_scraper/data/full_repos/669398435
git clone --depth 1 --no-tags https://github.com/sairamadugu/manhattan-project_HDP.git f:/verilog_sva_gh_scraper/data/full_repos/669402458
git clone --depth 1 --no-tags https://github.com/addamichal/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/669736066
git clone --depth 1 --no-tags https://github.com/RyanLei-icer/HDLbit.git f:/verilog_sva_gh_scraper/data/full_repos/670178180
git clone --depth 1 --no-tags https://github.com/sugarspicenshit/RAM-for-Modified-SAP.git f:/verilog_sva_gh_scraper/data/full_repos/669712221
git clone --depth 1 --no-tags https://github.com/proy10/riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/664989717
git clone --depth 1 --no-tags https://github.com/Khedr20/DefenderGame.git f:/verilog_sva_gh_scraper/data/full_repos/665096671
git clone --depth 1 --no-tags https://github.com/vivekkar88/vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/665094900
git clone --depth 1 --no-tags https://github.com/sanskar0708/UART_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/665111297
git clone --depth 1 --no-tags https://github.com/Kriti-Arora-08/CSE-Bubble.git f:/verilog_sva_gh_scraper/data/full_repos/665195356
git clone --depth 1 --no-tags https://github.com/ianerik6/ianerik72.git f:/verilog_sva_gh_scraper/data/full_repos/665184742
git clone --depth 1 --no-tags https://github.com/Kanishk-K-U/SPI-I2C-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/667296487
git clone --depth 1 --no-tags https://github.com/ahmadrmirzaei/Radix4-Recoder.git f:/verilog_sva_gh_scraper/data/full_repos/666730313
git clone --depth 1 --no-tags https://github.com/talg1996/Verilog-example.git f:/verilog_sva_gh_scraper/data/full_repos/666896957
git clone --depth 1 --no-tags https://github.com/alepnabil/Sematstik.git f:/verilog_sva_gh_scraper/data/full_repos/665812904
git clone --depth 1 --no-tags https://github.com/JanviBusa/Verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/665845647
git clone --depth 1 --no-tags https://github.com/GhazaalN/16-Bit_ISA.git f:/verilog_sva_gh_scraper/data/full_repos/667513916
git clone --depth 1 --no-tags https://github.com/Jhalakk-21/CSE-BUBBLE.git f:/verilog_sva_gh_scraper/data/full_repos/665516667
git clone --depth 1 --no-tags https://github.com/yuvrajKharayat30/CSE-Bubble.git f:/verilog_sva_gh_scraper/data/full_repos/665457511
git clone --depth 1 --no-tags https://github.com/ziadmali59/Single-Cycle-RISC-V-32I-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/665605474
git clone --depth 1 --no-tags https://github.com/ridhamharsora12/Combinational-Logic-Designs-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/667776586
git clone --depth 1 --no-tags https://github.com/eslamsolyman01/PWM-generator-module.git f:/verilog_sva_gh_scraper/data/full_repos/666061894
git clone --depth 1 --no-tags https://github.com/Shubhansh25/16bit_bcd-adder-with-Bist.git f:/verilog_sva_gh_scraper/data/full_repos/665723918
git clone --depth 1 --no-tags https://github.com/chirag091167/universal_shift_register.git f:/verilog_sva_gh_scraper/data/full_repos/666073871
git clone --depth 1 --no-tags https://github.com/hu6148/VendingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/669108315
git clone --depth 1 --no-tags https://github.com/SenthilMurugan-03/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/671001762
git clone --depth 1 --no-tags https://github.com/mohamedsalah64792/washing-machine-.git f:/verilog_sva_gh_scraper/data/full_repos/671222880
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-009-Comparator.git f:/verilog_sva_gh_scraper/data/full_repos/671113239
git clone --depth 1 --no-tags https://github.com/ErenYagar/Adder32.git f:/verilog_sva_gh_scraper/data/full_repos/671052717
