
GAME.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000057f8  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001acc  080059d0  080059d0  000159d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800749c  0800749c  000200c8  2**0
                  CONTENTS
  4 .ARM          00000008  0800749c  0800749c  0001749c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080074a4  080074a4  000200c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080074a4  080074a4  000174a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  080074ac  080074ac  000174ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c8  20000000  080074b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000958  200000c8  0800757c  000200c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a20  0800757c  00020a20  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015419  00000000  00000000  000200f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b24  00000000  00000000  00035511  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001040  00000000  00000000  00039038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000eb0  00000000  00000000  0003a078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000218cc  00000000  00000000  0003af28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016d16  00000000  00000000  0005c7f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bc17d  00000000  00000000  0007350a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012f687  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004270  00000000  00000000  0012f6d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200000c8 	.word	0x200000c8
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080059b8 	.word	0x080059b8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200000cc 	.word	0x200000cc
 8000214:	080059b8 	.word	0x080059b8

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b974 	b.w	8000518 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	468e      	mov	lr, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14d      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000256:	428a      	cmp	r2, r1
 8000258:	4694      	mov	ip, r2
 800025a:	d969      	bls.n	8000330 <__udivmoddi4+0xe8>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b152      	cbz	r2, 8000278 <__udivmoddi4+0x30>
 8000262:	fa01 f302 	lsl.w	r3, r1, r2
 8000266:	f1c2 0120 	rsb	r1, r2, #32
 800026a:	fa20 f101 	lsr.w	r1, r0, r1
 800026e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000272:	ea41 0e03 	orr.w	lr, r1, r3
 8000276:	4094      	lsls	r4, r2
 8000278:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800027c:	0c21      	lsrs	r1, r4, #16
 800027e:	fbbe f6f8 	udiv	r6, lr, r8
 8000282:	fa1f f78c 	uxth.w	r7, ip
 8000286:	fb08 e316 	mls	r3, r8, r6, lr
 800028a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800028e:	fb06 f107 	mul.w	r1, r6, r7
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f106 30ff 	add.w	r0, r6, #4294967295
 800029e:	f080 811f 	bcs.w	80004e0 <__udivmoddi4+0x298>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 811c 	bls.w	80004e0 <__udivmoddi4+0x298>
 80002a8:	3e02      	subs	r6, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a5b      	subs	r3, r3, r1
 80002ae:	b2a4      	uxth	r4, r4
 80002b0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b4:	fb08 3310 	mls	r3, r8, r0, r3
 80002b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002bc:	fb00 f707 	mul.w	r7, r0, r7
 80002c0:	42a7      	cmp	r7, r4
 80002c2:	d90a      	bls.n	80002da <__udivmoddi4+0x92>
 80002c4:	eb1c 0404 	adds.w	r4, ip, r4
 80002c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80002cc:	f080 810a 	bcs.w	80004e4 <__udivmoddi4+0x29c>
 80002d0:	42a7      	cmp	r7, r4
 80002d2:	f240 8107 	bls.w	80004e4 <__udivmoddi4+0x29c>
 80002d6:	4464      	add	r4, ip
 80002d8:	3802      	subs	r0, #2
 80002da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002de:	1be4      	subs	r4, r4, r7
 80002e0:	2600      	movs	r6, #0
 80002e2:	b11d      	cbz	r5, 80002ec <__udivmoddi4+0xa4>
 80002e4:	40d4      	lsrs	r4, r2
 80002e6:	2300      	movs	r3, #0
 80002e8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ec:	4631      	mov	r1, r6
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d909      	bls.n	800030a <__udivmoddi4+0xc2>
 80002f6:	2d00      	cmp	r5, #0
 80002f8:	f000 80ef 	beq.w	80004da <__udivmoddi4+0x292>
 80002fc:	2600      	movs	r6, #0
 80002fe:	e9c5 0100 	strd	r0, r1, [r5]
 8000302:	4630      	mov	r0, r6
 8000304:	4631      	mov	r1, r6
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	fab3 f683 	clz	r6, r3
 800030e:	2e00      	cmp	r6, #0
 8000310:	d14a      	bne.n	80003a8 <__udivmoddi4+0x160>
 8000312:	428b      	cmp	r3, r1
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xd4>
 8000316:	4282      	cmp	r2, r0
 8000318:	f200 80f9 	bhi.w	800050e <__udivmoddi4+0x2c6>
 800031c:	1a84      	subs	r4, r0, r2
 800031e:	eb61 0303 	sbc.w	r3, r1, r3
 8000322:	2001      	movs	r0, #1
 8000324:	469e      	mov	lr, r3
 8000326:	2d00      	cmp	r5, #0
 8000328:	d0e0      	beq.n	80002ec <__udivmoddi4+0xa4>
 800032a:	e9c5 4e00 	strd	r4, lr, [r5]
 800032e:	e7dd      	b.n	80002ec <__udivmoddi4+0xa4>
 8000330:	b902      	cbnz	r2, 8000334 <__udivmoddi4+0xec>
 8000332:	deff      	udf	#255	; 0xff
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	2a00      	cmp	r2, #0
 800033a:	f040 8092 	bne.w	8000462 <__udivmoddi4+0x21a>
 800033e:	eba1 010c 	sub.w	r1, r1, ip
 8000342:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000346:	fa1f fe8c 	uxth.w	lr, ip
 800034a:	2601      	movs	r6, #1
 800034c:	0c20      	lsrs	r0, r4, #16
 800034e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000352:	fb07 1113 	mls	r1, r7, r3, r1
 8000356:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800035a:	fb0e f003 	mul.w	r0, lr, r3
 800035e:	4288      	cmp	r0, r1
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x12c>
 8000362:	eb1c 0101 	adds.w	r1, ip, r1
 8000366:	f103 38ff 	add.w	r8, r3, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x12a>
 800036c:	4288      	cmp	r0, r1
 800036e:	f200 80cb 	bhi.w	8000508 <__udivmoddi4+0x2c0>
 8000372:	4643      	mov	r3, r8
 8000374:	1a09      	subs	r1, r1, r0
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb1 f0f7 	udiv	r0, r1, r7
 800037c:	fb07 1110 	mls	r1, r7, r0, r1
 8000380:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000384:	fb0e fe00 	mul.w	lr, lr, r0
 8000388:	45a6      	cmp	lr, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x156>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 31ff 	add.w	r1, r0, #4294967295
 8000394:	d202      	bcs.n	800039c <__udivmoddi4+0x154>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f200 80bb 	bhi.w	8000512 <__udivmoddi4+0x2ca>
 800039c:	4608      	mov	r0, r1
 800039e:	eba4 040e 	sub.w	r4, r4, lr
 80003a2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003a6:	e79c      	b.n	80002e2 <__udivmoddi4+0x9a>
 80003a8:	f1c6 0720 	rsb	r7, r6, #32
 80003ac:	40b3      	lsls	r3, r6
 80003ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80003b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b6:	fa20 f407 	lsr.w	r4, r0, r7
 80003ba:	fa01 f306 	lsl.w	r3, r1, r6
 80003be:	431c      	orrs	r4, r3
 80003c0:	40f9      	lsrs	r1, r7
 80003c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c6:	fa00 f306 	lsl.w	r3, r0, r6
 80003ca:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ce:	0c20      	lsrs	r0, r4, #16
 80003d0:	fa1f fe8c 	uxth.w	lr, ip
 80003d4:	fb09 1118 	mls	r1, r9, r8, r1
 80003d8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003dc:	fb08 f00e 	mul.w	r0, r8, lr
 80003e0:	4288      	cmp	r0, r1
 80003e2:	fa02 f206 	lsl.w	r2, r2, r6
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b8>
 80003e8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ec:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f0:	f080 8088 	bcs.w	8000504 <__udivmoddi4+0x2bc>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f240 8085 	bls.w	8000504 <__udivmoddi4+0x2bc>
 80003fa:	f1a8 0802 	sub.w	r8, r8, #2
 80003fe:	4461      	add	r1, ip
 8000400:	1a09      	subs	r1, r1, r0
 8000402:	b2a4      	uxth	r4, r4
 8000404:	fbb1 f0f9 	udiv	r0, r1, r9
 8000408:	fb09 1110 	mls	r1, r9, r0, r1
 800040c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000410:	fb00 fe0e 	mul.w	lr, r0, lr
 8000414:	458e      	cmp	lr, r1
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1e2>
 8000418:	eb1c 0101 	adds.w	r1, ip, r1
 800041c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000420:	d26c      	bcs.n	80004fc <__udivmoddi4+0x2b4>
 8000422:	458e      	cmp	lr, r1
 8000424:	d96a      	bls.n	80004fc <__udivmoddi4+0x2b4>
 8000426:	3802      	subs	r0, #2
 8000428:	4461      	add	r1, ip
 800042a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800042e:	fba0 9402 	umull	r9, r4, r0, r2
 8000432:	eba1 010e 	sub.w	r1, r1, lr
 8000436:	42a1      	cmp	r1, r4
 8000438:	46c8      	mov	r8, r9
 800043a:	46a6      	mov	lr, r4
 800043c:	d356      	bcc.n	80004ec <__udivmoddi4+0x2a4>
 800043e:	d053      	beq.n	80004e8 <__udivmoddi4+0x2a0>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x212>
 8000442:	ebb3 0208 	subs.w	r2, r3, r8
 8000446:	eb61 010e 	sbc.w	r1, r1, lr
 800044a:	fa01 f707 	lsl.w	r7, r1, r7
 800044e:	fa22 f306 	lsr.w	r3, r2, r6
 8000452:	40f1      	lsrs	r1, r6
 8000454:	431f      	orrs	r7, r3
 8000456:	e9c5 7100 	strd	r7, r1, [r5]
 800045a:	2600      	movs	r6, #0
 800045c:	4631      	mov	r1, r6
 800045e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000462:	f1c2 0320 	rsb	r3, r2, #32
 8000466:	40d8      	lsrs	r0, r3
 8000468:	fa0c fc02 	lsl.w	ip, ip, r2
 800046c:	fa21 f303 	lsr.w	r3, r1, r3
 8000470:	4091      	lsls	r1, r2
 8000472:	4301      	orrs	r1, r0
 8000474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000480:	fb07 3610 	mls	r6, r7, r0, r3
 8000484:	0c0b      	lsrs	r3, r1, #16
 8000486:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800048a:	fb00 f60e 	mul.w	r6, r0, lr
 800048e:	429e      	cmp	r6, r3
 8000490:	fa04 f402 	lsl.w	r4, r4, r2
 8000494:	d908      	bls.n	80004a8 <__udivmoddi4+0x260>
 8000496:	eb1c 0303 	adds.w	r3, ip, r3
 800049a:	f100 38ff 	add.w	r8, r0, #4294967295
 800049e:	d22f      	bcs.n	8000500 <__udivmoddi4+0x2b8>
 80004a0:	429e      	cmp	r6, r3
 80004a2:	d92d      	bls.n	8000500 <__udivmoddi4+0x2b8>
 80004a4:	3802      	subs	r0, #2
 80004a6:	4463      	add	r3, ip
 80004a8:	1b9b      	subs	r3, r3, r6
 80004aa:	b289      	uxth	r1, r1
 80004ac:	fbb3 f6f7 	udiv	r6, r3, r7
 80004b0:	fb07 3316 	mls	r3, r7, r6, r3
 80004b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b8:	fb06 f30e 	mul.w	r3, r6, lr
 80004bc:	428b      	cmp	r3, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x28a>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f106 38ff 	add.w	r8, r6, #4294967295
 80004c8:	d216      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d914      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 80004ce:	3e02      	subs	r6, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	1ac9      	subs	r1, r1, r3
 80004d4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d8:	e738      	b.n	800034c <__udivmoddi4+0x104>
 80004da:	462e      	mov	r6, r5
 80004dc:	4628      	mov	r0, r5
 80004de:	e705      	b.n	80002ec <__udivmoddi4+0xa4>
 80004e0:	4606      	mov	r6, r0
 80004e2:	e6e3      	b.n	80002ac <__udivmoddi4+0x64>
 80004e4:	4618      	mov	r0, r3
 80004e6:	e6f8      	b.n	80002da <__udivmoddi4+0x92>
 80004e8:	454b      	cmp	r3, r9
 80004ea:	d2a9      	bcs.n	8000440 <__udivmoddi4+0x1f8>
 80004ec:	ebb9 0802 	subs.w	r8, r9, r2
 80004f0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004f4:	3801      	subs	r0, #1
 80004f6:	e7a3      	b.n	8000440 <__udivmoddi4+0x1f8>
 80004f8:	4646      	mov	r6, r8
 80004fa:	e7ea      	b.n	80004d2 <__udivmoddi4+0x28a>
 80004fc:	4620      	mov	r0, r4
 80004fe:	e794      	b.n	800042a <__udivmoddi4+0x1e2>
 8000500:	4640      	mov	r0, r8
 8000502:	e7d1      	b.n	80004a8 <__udivmoddi4+0x260>
 8000504:	46d0      	mov	r8, sl
 8000506:	e77b      	b.n	8000400 <__udivmoddi4+0x1b8>
 8000508:	3b02      	subs	r3, #2
 800050a:	4461      	add	r1, ip
 800050c:	e732      	b.n	8000374 <__udivmoddi4+0x12c>
 800050e:	4630      	mov	r0, r6
 8000510:	e709      	b.n	8000326 <__udivmoddi4+0xde>
 8000512:	4464      	add	r4, ip
 8000514:	3802      	subs	r0, #2
 8000516:	e742      	b.n	800039e <__udivmoddi4+0x156>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <_ZN5BlockC1EiiiiPKhii>:
#include "Block.h"
#include"Player.h"
#define true 1
#define false 0

Block::Block(int x, int y,int w,int h,const unsigned char* b,int ml,int mr) {//writing primary data to spike object
 800051c:	b480      	push	{r7}
 800051e:	b085      	sub	sp, #20
 8000520:	af00      	add	r7, sp, #0
 8000522:	60f8      	str	r0, [r7, #12]
 8000524:	60b9      	str	r1, [r7, #8]
 8000526:	607a      	str	r2, [r7, #4]
 8000528:	603b      	str	r3, [r7, #0]
 800052a:	4a0f      	ldr	r2, [pc, #60]	; (8000568 <_ZN5BlockC1EiiiiPKhii+0x4c>)
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	601a      	str	r2, [r3, #0]
	pos_x=x;
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	68ba      	ldr	r2, [r7, #8]
 8000534:	605a      	str	r2, [r3, #4]
	pos_y=y;
 8000536:	68fb      	ldr	r3, [r7, #12]
 8000538:	687a      	ldr	r2, [r7, #4]
 800053a:	609a      	str	r2, [r3, #8]
	width=w;
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	683a      	ldr	r2, [r7, #0]
 8000540:	60da      	str	r2, [r3, #12]
	height=h;
 8000542:	68fb      	ldr	r3, [r7, #12]
 8000544:	69ba      	ldr	r2, [r7, #24]
 8000546:	611a      	str	r2, [r3, #16]
    bitmap=b;
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	69fa      	ldr	r2, [r7, #28]
 800054c:	631a      	str	r2, [r3, #48]	; 0x30
    moveL=ml;
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	6a3a      	ldr	r2, [r7, #32]
 8000552:	619a      	str	r2, [r3, #24]
    moveR=mr;
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000558:	615a      	str	r2, [r3, #20]
}
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	4618      	mov	r0, r3
 800055e:	3714      	adds	r7, #20
 8000560:	46bd      	mov	sp, r7
 8000562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000566:	4770      	bx	lr
 8000568:	080059d8 	.word	0x080059d8

0800056c <_ZN5Block11generateHITEv>:
void Block::generateHIT(){ // it generates the hit box for this block
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
	LHIT=pos_x;
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	685a      	ldr	r2, [r3, #4]
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	621a      	str	r2, [r3, #32]
	RHIT=pos_x+width;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	685a      	ldr	r2, [r3, #4]
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	68db      	ldr	r3, [r3, #12]
 8000584:	441a      	add	r2, r3
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	625a      	str	r2, [r3, #36]	; 0x24
	THIT=pos_y;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	689a      	ldr	r2, [r3, #8]
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	629a      	str	r2, [r3, #40]	; 0x28
	BHIT=pos_y+height;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	689a      	ldr	r2, [r3, #8]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	691b      	ldr	r3, [r3, #16]
 800059a:	441a      	add	r2, r3
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80005a0:	bf00      	nop
 80005a2:	370c      	adds	r7, #12
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr

080005ac <_ZN5Block13Display_BlockEv>:
void Block::Display_Block(){
 80005ac:	b5b0      	push	{r4, r5, r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af02      	add	r7, sp, #8
 80005b2:	6078      	str	r0, [r7, #4]
	ssd1306_DrawBitmap(pos_x, pos_y, bitmap, width, height, White);
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	685b      	ldr	r3, [r3, #4]
 80005b8:	b2d8      	uxtb	r0, r3
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	689b      	ldr	r3, [r3, #8]
 80005be:	b2d9      	uxtb	r1, r3
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	68db      	ldr	r3, [r3, #12]
 80005c8:	b2dc      	uxtb	r4, r3
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	691b      	ldr	r3, [r3, #16]
 80005ce:	b2db      	uxtb	r3, r3
 80005d0:	2501      	movs	r5, #1
 80005d2:	9501      	str	r5, [sp, #4]
 80005d4:	9300      	str	r3, [sp, #0]
 80005d6:	4623      	mov	r3, r4
 80005d8:	f002 f924 	bl	8002824 <ssd1306_DrawBitmap>

}
 80005dc:	bf00      	nop
 80005de:	3708      	adds	r7, #8
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bdb0      	pop	{r4, r5, r7, pc}

080005e4 <_ZN5Block5CheckERiR6Player>:

void Block::Check(int &barrier,Player &player){ // it checks if player hit this block (int b is int barrier for gravitation function)
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	60f8      	str	r0, [r7, #12]
 80005ec:	60b9      	str	r1, [r7, #8]
 80005ee:	607a      	str	r2, [r7, #4]
player.generateHIT();
 80005f0:	6878      	ldr	r0, [r7, #4]
 80005f2:	f000 fc65 	bl	8000ec0 <_ZN6Player11generateHITEv>
generateHIT();
 80005f6:	68f8      	ldr	r0, [r7, #12]
 80005f8:	f7ff ffb8 	bl	800056c <_ZN5Block11generateHITEv>
if((player.RHIT>LHIT)&&(player.LHIT<RHIT)&&(player.BHIT==THIT)){
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	6a1a      	ldr	r2, [r3, #32]
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	6a1b      	ldr	r3, [r3, #32]
 8000604:	429a      	cmp	r2, r3
 8000606:	dd0e      	ble.n	8000626 <_ZN5Block5CheckERiR6Player+0x42>
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	69da      	ldr	r2, [r3, #28]
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000610:	429a      	cmp	r2, r3
 8000612:	da08      	bge.n	8000626 <_ZN5Block5CheckERiR6Player+0x42>
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800061c:	429a      	cmp	r2, r3
 800061e:	d102      	bne.n	8000626 <_ZN5Block5CheckERiR6Player+0x42>
barrier=1; //function turn of our gravitation so we do not fall of this block {is barrier for gravitation)
 8000620:	68bb      	ldr	r3, [r7, #8]
 8000622:	2201      	movs	r2, #1
 8000624:	601a      	str	r2, [r3, #0]
}

if((player.RHIT>=LHIT)&&(((player.THIT>=THIT)&&(player.THIT<=BHIT))||((player.BHIT<=BHIT)&&(player.BHIT>THIT)))&&(player.RHIT<RHIT)){//if player hit left side of block
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	6a1a      	ldr	r2, [r3, #32]
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	6a1b      	ldr	r3, [r3, #32]
 800062e:	429a      	cmp	r2, r3
 8000630:	db2b      	blt.n	800068a <_ZN5Block5CheckERiR6Player+0xa6>
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800063a:	429a      	cmp	r2, r3
 800063c:	db05      	blt.n	800064a <_ZN5Block5CheckERiR6Player+0x66>
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000646:	429a      	cmp	r2, r3
 8000648:	dd0b      	ble.n	8000662 <_ZN5Block5CheckERiR6Player+0x7e>
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000652:	429a      	cmp	r2, r3
 8000654:	dc19      	bgt.n	800068a <_ZN5Block5CheckERiR6Player+0xa6>
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800065e:	429a      	cmp	r2, r3
 8000660:	dd13      	ble.n	800068a <_ZN5Block5CheckERiR6Player+0xa6>
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	6a1a      	ldr	r2, [r3, #32]
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800066a:	429a      	cmp	r2, r3
 800066c:	da0d      	bge.n	800068a <_ZN5Block5CheckERiR6Player+0xa6>
  player.pos_x--;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	68db      	ldr	r3, [r3, #12]
 8000672:	1e5a      	subs	r2, r3, #1
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	60da      	str	r2, [r3, #12]

  if(is_block_moving==true){//because of this "if" moving block can move the moving player
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	69db      	ldr	r3, [r3, #28]
 800067c:	2b01      	cmp	r3, #1
 800067e:	d104      	bne.n	800068a <_ZN5Block5CheckERiR6Player+0xa6>
  player.pos_x--;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	68db      	ldr	r3, [r3, #12]
 8000684:	1e5a      	subs	r2, r3, #1
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	60da      	str	r2, [r3, #12]
  }

}

if((player.LHIT<=RHIT)&&(((player.THIT>=THIT)&&(player.THIT<=BHIT))||((player.BHIT<=BHIT)&&(player.BHIT>THIT)))&&(player.LHIT>LHIT)){// if player hit the right side of block
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	69da      	ldr	r2, [r3, #28]
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000692:	429a      	cmp	r2, r3
 8000694:	dc2b      	bgt.n	80006ee <_ZN5Block5CheckERiR6Player+0x10a>
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800069e:	429a      	cmp	r2, r3
 80006a0:	db05      	blt.n	80006ae <_ZN5Block5CheckERiR6Player+0xca>
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006aa:	429a      	cmp	r2, r3
 80006ac:	dd0b      	ble.n	80006c6 <_ZN5Block5CheckERiR6Player+0xe2>
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006b6:	429a      	cmp	r2, r3
 80006b8:	dc19      	bgt.n	80006ee <_ZN5Block5CheckERiR6Player+0x10a>
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006c2:	429a      	cmp	r2, r3
 80006c4:	dd13      	ble.n	80006ee <_ZN5Block5CheckERiR6Player+0x10a>
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	69da      	ldr	r2, [r3, #28]
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	6a1b      	ldr	r3, [r3, #32]
 80006ce:	429a      	cmp	r2, r3
 80006d0:	dd0d      	ble.n	80006ee <_ZN5Block5CheckERiR6Player+0x10a>
 player.pos_x++;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	68db      	ldr	r3, [r3, #12]
 80006d6:	1c5a      	adds	r2, r3, #1
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	60da      	str	r2, [r3, #12]

 if(is_block_moving==true){//because of this "if" moving block can move the moving player
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	69db      	ldr	r3, [r3, #28]
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d104      	bne.n	80006ee <_ZN5Block5CheckERiR6Player+0x10a>
 player.pos_x++;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	68db      	ldr	r3, [r3, #12]
 80006e8:	1c5a      	adds	r2, r3, #1
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	60da      	str	r2, [r3, #12]
 }

 }
//TODO write function for hiting bottom of block
}
 80006ee:	bf00      	nop
 80006f0:	3710      	adds	r7, #16
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}

080006f6 <_ZN5Block10Move_BlockEiiRiR6Player>:

void Block:: Move_Block(int point_A,int point_B,int &barrier,Player &player){
 80006f6:	b580      	push	{r7, lr}
 80006f8:	b084      	sub	sp, #16
 80006fa:	af00      	add	r7, sp, #0
 80006fc:	60f8      	str	r0, [r7, #12]
 80006fe:	60b9      	str	r1, [r7, #8]
 8000700:	607a      	str	r2, [r7, #4]
 8000702:	603b      	str	r3, [r7, #0]
    is_block_moving=true;
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	2201      	movs	r2, #1
 8000708:	61da      	str	r2, [r3, #28]
	if(moveR==true){   //moving the block form point A to point B
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	695b      	ldr	r3, [r3, #20]
 800070e:	2b01      	cmp	r3, #1
 8000710:	d104      	bne.n	800071c <_ZN5Block10Move_BlockEiiRiR6Player+0x26>
	   pos_x++;
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	685b      	ldr	r3, [r3, #4]
 8000716:	1c5a      	adds	r2, r3, #1
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	605a      	str	r2, [r3, #4]
	  }
	if(moveL==true){   //moving the block form point B to point A
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	699b      	ldr	r3, [r3, #24]
 8000720:	2b01      	cmp	r3, #1
 8000722:	d104      	bne.n	800072e <_ZN5Block10Move_BlockEiiRiR6Player+0x38>
	   pos_x--;
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	685b      	ldr	r3, [r3, #4]
 8000728:	1e5a      	subs	r2, r3, #1
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	605a      	str	r2, [r3, #4]
	  }
	if(pos_x==point_A){//check if block hit the point_A
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	685b      	ldr	r3, [r3, #4]
 8000732:	68ba      	ldr	r2, [r7, #8]
 8000734:	429a      	cmp	r2, r3
 8000736:	d105      	bne.n	8000744 <_ZN5Block10Move_BlockEiiRiR6Player+0x4e>
	   moveL=false;
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	2200      	movs	r2, #0
 800073c:	619a      	str	r2, [r3, #24]
	   moveR=true;
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	2201      	movs	r2, #1
 8000742:	615a      	str	r2, [r3, #20]
	  }
	if(RHIT==point_B){//check if block hit the ponit_B
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000748:	687a      	ldr	r2, [r7, #4]
 800074a:	429a      	cmp	r2, r3
 800074c:	d105      	bne.n	800075a <_ZN5Block10Move_BlockEiiRiR6Player+0x64>
	   moveL=true;
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	2201      	movs	r2, #1
 8000752:	619a      	str	r2, [r3, #24]
	   moveR=false;
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	2200      	movs	r2, #0
 8000758:	615a      	str	r2, [r3, #20]
 }
	//----moving character-----// /*<-- the player can ride on block (be on him and move with him without doing anything)*/
	player.generateHIT();
 800075a:	69b8      	ldr	r0, [r7, #24]
 800075c:	f000 fbb0 	bl	8000ec0 <_ZN6Player11generateHITEv>
	generateHIT();
 8000760:	68f8      	ldr	r0, [r7, #12]
 8000762:	f7ff ff03 	bl	800056c <_ZN5Block11generateHITEv>
	if((player.RHIT>LHIT)&&(player.LHIT<RHIT)&&(player.BHIT==THIT)){
 8000766:	69bb      	ldr	r3, [r7, #24]
 8000768:	6a1a      	ldr	r2, [r3, #32]
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	6a1b      	ldr	r3, [r3, #32]
 800076e:	429a      	cmp	r2, r3
 8000770:	dd20      	ble.n	80007b4 <_ZN5Block10Move_BlockEiiRiR6Player+0xbe>
 8000772:	69bb      	ldr	r3, [r7, #24]
 8000774:	69da      	ldr	r2, [r3, #28]
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800077a:	429a      	cmp	r2, r3
 800077c:	da1a      	bge.n	80007b4 <_ZN5Block10Move_BlockEiiRiR6Player+0xbe>
 800077e:	69bb      	ldr	r3, [r7, #24]
 8000780:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000786:	429a      	cmp	r2, r3
 8000788:	d114      	bne.n	80007b4 <_ZN5Block10Move_BlockEiiRiR6Player+0xbe>
	barrier=1;  //function turn of our gravitation so we do not fall of this block {is barrier for gravitation)
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	2201      	movs	r2, #1
 800078e:	601a      	str	r2, [r3, #0]
	if(moveR==true){
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	695b      	ldr	r3, [r3, #20]
 8000794:	2b01      	cmp	r3, #1
 8000796:	d104      	bne.n	80007a2 <_ZN5Block10Move_BlockEiiRiR6Player+0xac>
		player.pos_x++;
 8000798:	69bb      	ldr	r3, [r7, #24]
 800079a:	68db      	ldr	r3, [r3, #12]
 800079c:	1c5a      	adds	r2, r3, #1
 800079e:	69bb      	ldr	r3, [r7, #24]
 80007a0:	60da      	str	r2, [r3, #12]
	}
	if(moveL==true){
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	699b      	ldr	r3, [r3, #24]
 80007a6:	2b01      	cmp	r3, #1
 80007a8:	d104      	bne.n	80007b4 <_ZN5Block10Move_BlockEiiRiR6Player+0xbe>
	    player.pos_x--;
 80007aa:	69bb      	ldr	r3, [r7, #24]
 80007ac:	68db      	ldr	r3, [r3, #12]
 80007ae:	1e5a      	subs	r2, r3, #1
 80007b0:	69bb      	ldr	r3, [r7, #24]
 80007b2:	60da      	str	r2, [r3, #12]
	}
  }
}
 80007b4:	bf00      	nop
 80007b6:	3710      	adds	r7, #16
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}

080007bc <_ZN5Block15Change_positionEii>:
void Block::Change_position(int x,int y){
 80007bc:	b480      	push	{r7}
 80007be:	b085      	sub	sp, #20
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	60f8      	str	r0, [r7, #12]
 80007c4:	60b9      	str	r1, [r7, #8]
 80007c6:	607a      	str	r2, [r7, #4]
	pos_x=x;
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	68ba      	ldr	r2, [r7, #8]
 80007cc:	605a      	str	r2, [r3, #4]
	pos_y=y;
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	687a      	ldr	r2, [r7, #4]
 80007d2:	609a      	str	r2, [r3, #8]
}
 80007d4:	bf00      	nop
 80007d6:	3714      	adds	r7, #20
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr

080007e0 <_ZN5BlockD1Ev>:
Block::~Block() {
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	4a04      	ldr	r2, [pc, #16]	; (80007fc <_ZN5BlockD1Ev+0x1c>)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	4618      	mov	r0, r3
 80007f2:	370c      	adds	r7, #12
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr
 80007fc:	080059d8 	.word	0x080059d8

08000800 <_ZN5BlockD0Ev>:
Block::~Block() {
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
}
 8000808:	6878      	ldr	r0, [r7, #4]
 800080a:	f7ff ffe9 	bl	80007e0 <_ZN5BlockD1Ev>
 800080e:	2134      	movs	r1, #52	; 0x34
 8000810:	6878      	ldr	r0, [r7, #4]
 8000812:	f005 f83f 	bl	8005894 <_ZdlPvj>
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	4618      	mov	r0, r3
 800081a:	3708      	adds	r7, #8
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}

08000820 <_ZN4CoinC1EiiiiPKhi>:
#include <Coin.h>
#define true 1
#define false 0


Coin::Coin(int x,int y,int w,int h,const unsigned char* b,int icl){
 8000820:	b480      	push	{r7}
 8000822:	b085      	sub	sp, #20
 8000824:	af00      	add	r7, sp, #0
 8000826:	60f8      	str	r0, [r7, #12]
 8000828:	60b9      	str	r1, [r7, #8]
 800082a:	607a      	str	r2, [r7, #4]
 800082c:	603b      	str	r3, [r7, #0]
 800082e:	4a0e      	ldr	r2, [pc, #56]	; (8000868 <_ZN4CoinC1EiiiiPKhi+0x48>)
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	601a      	str	r2, [r3, #0]
	pos_x=x;
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	68ba      	ldr	r2, [r7, #8]
 8000838:	60da      	str	r2, [r3, #12]
	pos_y=y;
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	687a      	ldr	r2, [r7, #4]
 800083e:	611a      	str	r2, [r3, #16]
	width=w;
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	683a      	ldr	r2, [r7, #0]
 8000844:	615a      	str	r2, [r3, #20]
	height=h;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	69ba      	ldr	r2, [r7, #24]
 800084a:	619a      	str	r2, [r3, #24]
	bitmap=b;
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	69fa      	ldr	r2, [r7, #28]
 8000850:	62da      	str	r2, [r3, #44]	; 0x2c
	is_coin_alive=icl;
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	6a3a      	ldr	r2, [r7, #32]
 8000856:	609a      	str	r2, [r3, #8]

}
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	4618      	mov	r0, r3
 800085c:	3714      	adds	r7, #20
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	080059e8 	.word	0x080059e8

0800086c <_ZN4Coin5CheckER6PlayerRi>:

void Coin::Check(Player &player,int &map){//checking if player(boxi) grab this coin
 800086c:	b580      	push	{r7, lr}
 800086e:	b084      	sub	sp, #16
 8000870:	af00      	add	r7, sp, #0
 8000872:	60f8      	str	r0, [r7, #12]
 8000874:	60b9      	str	r1, [r7, #8]
 8000876:	607a      	str	r2, [r7, #4]
if(is_coin_alive==true){
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	689b      	ldr	r3, [r3, #8]
 800087c:	2b01      	cmp	r3, #1
 800087e:	f040 8084 	bne.w	800098a <_ZN4Coin5CheckER6PlayerRi+0x11e>
is_coin_gathered=false;
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	2200      	movs	r2, #0
 8000886:	605a      	str	r2, [r3, #4]
	player.generateHIT();
 8000888:	68b8      	ldr	r0, [r7, #8]
 800088a:	f000 fb19 	bl	8000ec0 <_ZN6Player11generateHITEv>
	generateHIT();
 800088e:	68f8      	ldr	r0, [r7, #12]
 8000890:	f000 f87f 	bl	8000992 <_ZN4Coin11generateHITEv>
	if((player.RHIT>LHIT)&&(player.LHIT<RHIT)&&(player.BHIT==THIT)){
 8000894:	68bb      	ldr	r3, [r7, #8]
 8000896:	6a1a      	ldr	r2, [r3, #32]
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	69db      	ldr	r3, [r3, #28]
 800089c:	429a      	cmp	r2, r3
 800089e:	dd16      	ble.n	80008ce <_ZN4Coin5CheckER6PlayerRi+0x62>
 80008a0:	68bb      	ldr	r3, [r7, #8]
 80008a2:	69da      	ldr	r2, [r3, #28]
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	6a1b      	ldr	r3, [r3, #32]
 80008a8:	429a      	cmp	r2, r3
 80008aa:	da10      	bge.n	80008ce <_ZN4Coin5CheckER6PlayerRi+0x62>
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008b4:	429a      	cmp	r2, r3
 80008b6:	d10a      	bne.n	80008ce <_ZN4Coin5CheckER6PlayerRi+0x62>
	    player.Player_coins++;
 80008b8:	68bb      	ldr	r3, [r7, #8]
 80008ba:	689b      	ldr	r3, [r3, #8]
 80008bc:	1c5a      	adds	r2, r3, #1
 80008be:	68bb      	ldr	r3, [r7, #8]
 80008c0:	609a      	str	r2, [r3, #8]
	    //map++;
	   is_coin_alive=false;
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	2200      	movs	r2, #0
 80008c6:	609a      	str	r2, [r3, #8]
	   is_coin_gathered=true;
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	2201      	movs	r2, #1
 80008cc:	605a      	str	r2, [r3, #4]
	}

	if((player.RHIT>=LHIT)&&(((player.THIT>=THIT)&&(player.THIT<=BHIT))||((player.BHIT<=BHIT)&&(player.BHIT>THIT)))&&(player.RHIT<RHIT)){//if player hit left side of coin
 80008ce:	68bb      	ldr	r3, [r7, #8]
 80008d0:	6a1a      	ldr	r2, [r3, #32]
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	69db      	ldr	r3, [r3, #28]
 80008d6:	429a      	cmp	r2, r3
 80008d8:	db28      	blt.n	800092c <_ZN4Coin5CheckER6PlayerRi+0xc0>
 80008da:	68bb      	ldr	r3, [r7, #8]
 80008dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80008de:	68fb      	ldr	r3, [r7, #12]
 80008e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008e2:	429a      	cmp	r2, r3
 80008e4:	db05      	blt.n	80008f2 <_ZN4Coin5CheckER6PlayerRi+0x86>
 80008e6:	68bb      	ldr	r3, [r7, #8]
 80008e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008ee:	429a      	cmp	r2, r3
 80008f0:	dd0b      	ble.n	800090a <_ZN4Coin5CheckER6PlayerRi+0x9e>
 80008f2:	68bb      	ldr	r3, [r7, #8]
 80008f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008fa:	429a      	cmp	r2, r3
 80008fc:	dc16      	bgt.n	800092c <_ZN4Coin5CheckER6PlayerRi+0xc0>
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000906:	429a      	cmp	r2, r3
 8000908:	dd10      	ble.n	800092c <_ZN4Coin5CheckER6PlayerRi+0xc0>
 800090a:	68bb      	ldr	r3, [r7, #8]
 800090c:	6a1a      	ldr	r2, [r3, #32]
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	6a1b      	ldr	r3, [r3, #32]
 8000912:	429a      	cmp	r2, r3
 8000914:	da0a      	bge.n	800092c <_ZN4Coin5CheckER6PlayerRi+0xc0>
	    player.Player_coins++;
 8000916:	68bb      	ldr	r3, [r7, #8]
 8000918:	689b      	ldr	r3, [r3, #8]
 800091a:	1c5a      	adds	r2, r3, #1
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	609a      	str	r2, [r3, #8]
	    //map++;
	    is_coin_alive=false;
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	2200      	movs	r2, #0
 8000924:	609a      	str	r2, [r3, #8]
	    is_coin_gathered=true;
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	2201      	movs	r2, #1
 800092a:	605a      	str	r2, [r3, #4]
	}

	if((player.LHIT<=RHIT)&&(((player.THIT>=THIT)&&(player.THIT<=BHIT))||((player.BHIT<=BHIT)&&(player.BHIT>THIT)))&&(player.LHIT>LHIT)){// if player hit the right side of coin
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	69da      	ldr	r2, [r3, #28]
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	6a1b      	ldr	r3, [r3, #32]
 8000934:	429a      	cmp	r2, r3
 8000936:	dc28      	bgt.n	800098a <_ZN4Coin5CheckER6PlayerRi+0x11e>
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000940:	429a      	cmp	r2, r3
 8000942:	db05      	blt.n	8000950 <_ZN4Coin5CheckER6PlayerRi+0xe4>
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800094c:	429a      	cmp	r2, r3
 800094e:	dd0b      	ble.n	8000968 <_ZN4Coin5CheckER6PlayerRi+0xfc>
 8000950:	68bb      	ldr	r3, [r7, #8]
 8000952:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000958:	429a      	cmp	r2, r3
 800095a:	dc16      	bgt.n	800098a <_ZN4Coin5CheckER6PlayerRi+0x11e>
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000964:	429a      	cmp	r2, r3
 8000966:	dd10      	ble.n	800098a <_ZN4Coin5CheckER6PlayerRi+0x11e>
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	69da      	ldr	r2, [r3, #28]
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	69db      	ldr	r3, [r3, #28]
 8000970:	429a      	cmp	r2, r3
 8000972:	dd0a      	ble.n	800098a <_ZN4Coin5CheckER6PlayerRi+0x11e>
	    player.Player_coins++;
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	689b      	ldr	r3, [r3, #8]
 8000978:	1c5a      	adds	r2, r3, #1
 800097a:	68bb      	ldr	r3, [r7, #8]
 800097c:	609a      	str	r2, [r3, #8]
	    //map++;
	    is_coin_alive=false;
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
	    is_coin_gathered=true;
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	2201      	movs	r2, #1
 8000988:	605a      	str	r2, [r3, #4]

	 }
}
}
 800098a:	bf00      	nop
 800098c:	3710      	adds	r7, #16
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}

08000992 <_ZN4Coin11generateHITEv>:

void Coin::generateHIT(){ //generates hit box of coin
 8000992:	b480      	push	{r7}
 8000994:	b083      	sub	sp, #12
 8000996:	af00      	add	r7, sp, #0
 8000998:	6078      	str	r0, [r7, #4]
	LHIT=pos_x;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	68da      	ldr	r2, [r3, #12]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	61da      	str	r2, [r3, #28]
	RHIT=pos_x+width;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	68da      	ldr	r2, [r3, #12]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	695b      	ldr	r3, [r3, #20]
 80009aa:	441a      	add	r2, r3
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	621a      	str	r2, [r3, #32]
	THIT=pos_y;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	691a      	ldr	r2, [r3, #16]
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	625a      	str	r2, [r3, #36]	; 0x24
	BHIT=pos_y+height;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	691a      	ldr	r2, [r3, #16]
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	699b      	ldr	r3, [r3, #24]
 80009c0:	441a      	add	r2, r3
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80009c6:	bf00      	nop
 80009c8:	370c      	adds	r7, #12
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr

080009d2 <_ZN4Coin12Display_CoinEv>:

void Coin::Display_Coin(){//if coin is alive can be displayed
 80009d2:	b5b0      	push	{r4, r5, r7, lr}
 80009d4:	b084      	sub	sp, #16
 80009d6:	af02      	add	r7, sp, #8
 80009d8:	6078      	str	r0, [r7, #4]
	if(is_coin_alive==true){
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	689b      	ldr	r3, [r3, #8]
 80009de:	2b01      	cmp	r3, #1
 80009e0:	d113      	bne.n	8000a0a <_ZN4Coin12Display_CoinEv+0x38>
		ssd1306_DrawBitmap(pos_x, pos_y, bitmap, width, height, White);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	68db      	ldr	r3, [r3, #12]
 80009e6:	b2d8      	uxtb	r0, r3
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	691b      	ldr	r3, [r3, #16]
 80009ec:	b2d9      	uxtb	r1, r3
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	695b      	ldr	r3, [r3, #20]
 80009f6:	b2dc      	uxtb	r4, r3
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	699b      	ldr	r3, [r3, #24]
 80009fc:	b2db      	uxtb	r3, r3
 80009fe:	2501      	movs	r5, #1
 8000a00:	9501      	str	r5, [sp, #4]
 8000a02:	9300      	str	r3, [sp, #0]
 8000a04:	4623      	mov	r3, r4
 8000a06:	f001 ff0d 	bl	8002824 <ssd1306_DrawBitmap>
	}
}
 8000a0a:	bf00      	nop
 8000a0c:	3708      	adds	r7, #8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bdb0      	pop	{r4, r5, r7, pc}

08000a12 <_ZN4Coin15Change_positionEii>:
void Coin::Change_position(int x,int y){//repositioning
 8000a12:	b480      	push	{r7}
 8000a14:	b085      	sub	sp, #20
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	60f8      	str	r0, [r7, #12]
 8000a1a:	60b9      	str	r1, [r7, #8]
 8000a1c:	607a      	str	r2, [r7, #4]
	pos_x=x;
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	68ba      	ldr	r2, [r7, #8]
 8000a22:	60da      	str	r2, [r3, #12]
	pos_y=y;
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	687a      	ldr	r2, [r7, #4]
 8000a28:	611a      	str	r2, [r3, #16]
}
 8000a2a:	bf00      	nop
 8000a2c:	3714      	adds	r7, #20
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
	...

08000a38 <_ZN4CoinD1Ev>:
Coin::~Coin() {
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
 8000a40:	4a04      	ldr	r2, [pc, #16]	; (8000a54 <_ZN4CoinD1Ev+0x1c>)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	4618      	mov	r0, r3
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr
 8000a54:	080059e8 	.word	0x080059e8

08000a58 <_ZN4CoinD0Ev>:
Coin::~Coin() {
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
}
 8000a60:	6878      	ldr	r0, [r7, #4]
 8000a62:	f7ff ffe9 	bl	8000a38 <_ZN4CoinD1Ev>
 8000a66:	2130      	movs	r1, #48	; 0x30
 8000a68:	6878      	ldr	r0, [r7, #4]
 8000a6a:	f004 ff13 	bl	8005894 <_ZdlPvj>
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	4618      	mov	r0, r3
 8000a72:	3708      	adds	r7, #8
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <_ZN3MapC1EPKhiiii>:
#include"ssd1306.h"
#include"ssd1306_tests.h"
#include"Bitmaps.h"
#include <Map.h>

Map::Map(const unsigned char* b ,int w ,int h, int x, int y){
 8000a78:	b480      	push	{r7}
 8000a7a:	b085      	sub	sp, #20
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	60f8      	str	r0, [r7, #12]
 8000a80:	60b9      	str	r1, [r7, #8]
 8000a82:	607a      	str	r2, [r7, #4]
 8000a84:	603b      	str	r3, [r7, #0]
 8000a86:	4a0c      	ldr	r2, [pc, #48]	; (8000ab8 <_ZN3MapC1EPKhiiii+0x40>)
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	601a      	str	r2, [r3, #0]
	pos_x=x;
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	69ba      	ldr	r2, [r7, #24]
 8000a90:	605a      	str	r2, [r3, #4]
	pos_y=y;
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	69fa      	ldr	r2, [r7, #28]
 8000a96:	609a      	str	r2, [r3, #8]
	width=w;
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	687a      	ldr	r2, [r7, #4]
 8000a9c:	60da      	str	r2, [r3, #12]
	height=h;
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	683a      	ldr	r2, [r7, #0]
 8000aa2:	611a      	str	r2, [r3, #16]
	bitmap=b;
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	68ba      	ldr	r2, [r7, #8]
 8000aa8:	615a      	str	r2, [r3, #20]
}
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	4618      	mov	r0, r3
 8000aae:	3714      	adds	r7, #20
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr
 8000ab8:	080059f8 	.word	0x080059f8

08000abc <_ZN3Map11Display_mapEv>:
void Map::Display_map(){
 8000abc:	b5b0      	push	{r4, r5, r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af02      	add	r7, sp, #8
 8000ac2:	6078      	str	r0, [r7, #4]
	//ssd1306_Fill(Black);
	ssd1306_DrawBitmap(pos_x, pos_y, bitmap, width, height,White);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	b2d8      	uxtb	r0, r3
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	689b      	ldr	r3, [r3, #8]
 8000ace:	b2d9      	uxtb	r1, r3
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	695a      	ldr	r2, [r3, #20]
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	68db      	ldr	r3, [r3, #12]
 8000ad8:	b2dc      	uxtb	r4, r3
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	691b      	ldr	r3, [r3, #16]
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	2501      	movs	r5, #1
 8000ae2:	9501      	str	r5, [sp, #4]
 8000ae4:	9300      	str	r3, [sp, #0]
 8000ae6:	4623      	mov	r3, r4
 8000ae8:	f001 fe9c 	bl	8002824 <ssd1306_DrawBitmap>
    //ssd1306_UpdateScreen();
}
 8000aec:	bf00      	nop
 8000aee:	3708      	adds	r7, #8
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bdb0      	pop	{r4, r5, r7, pc}

08000af4 <_ZN3MapD1Ev>:
Map::~Map() {
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	4a04      	ldr	r2, [pc, #16]	; (8000b10 <_ZN3MapD1Ev+0x1c>)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4618      	mov	r0, r3
 8000b06:	370c      	adds	r7, #12
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr
 8000b10:	080059f8 	.word	0x080059f8

08000b14 <_ZN3MapD0Ev>:
Map::~Map() {
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
}
 8000b1c:	6878      	ldr	r0, [r7, #4]
 8000b1e:	f7ff ffe9 	bl	8000af4 <_ZN3MapD1Ev>
 8000b22:	2118      	movs	r1, #24
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f004 feb5 	bl	8005894 <_ZdlPvj>
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	3708      	adds	r7, #8
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}

08000b34 <_ZN3MobC1EiiiiiPKhii>:
#include"ssd1306_tests.h"
#include"Bitmaps.h"
#include <Player.h>
#include <Mob.h>

Mob::Mob(int x,int y,int is_al,int w,int h,const unsigned char* b,int ml,int mr){
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	60f8      	str	r0, [r7, #12]
 8000b3c:	60b9      	str	r1, [r7, #8]
 8000b3e:	607a      	str	r2, [r7, #4]
 8000b40:	603b      	str	r3, [r7, #0]
 8000b42:	4a11      	ldr	r2, [pc, #68]	; (8000b88 <_ZN3MobC1EiiiiiPKhii+0x54>)
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	601a      	str	r2, [r3, #0]
	pos_x=x;
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	68ba      	ldr	r2, [r7, #8]
 8000b4c:	609a      	str	r2, [r3, #8]
	pos_y=y;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	687a      	ldr	r2, [r7, #4]
 8000b52:	60da      	str	r2, [r3, #12]

	is_mob_alive=is_al;
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	683a      	ldr	r2, [r7, #0]
 8000b58:	605a      	str	r2, [r3, #4]
	width=w;
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	69ba      	ldr	r2, [r7, #24]
 8000b5e:	611a      	str	r2, [r3, #16]
	height=h;
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	69fa      	ldr	r2, [r7, #28]
 8000b64:	615a      	str	r2, [r3, #20]
	bitmap=b;
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	6a3a      	ldr	r2, [r7, #32]
 8000b6a:	631a      	str	r2, [r3, #48]	; 0x30
	moveL=ml;
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b70:	61da      	str	r2, [r3, #28]
	moveR=mr;
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000b76:	619a      	str	r2, [r3, #24]
}
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	3714      	adds	r7, #20
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	08005a08 	.word	0x08005a08

08000b8c <_ZN3Mob11generateHITEv>:

void Mob::generateHIT(){
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
	LHIT=pos_x;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	689a      	ldr	r2, [r3, #8]
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	621a      	str	r2, [r3, #32]
	RHIT=pos_x+width;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	689a      	ldr	r2, [r3, #8]
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	691b      	ldr	r3, [r3, #16]
 8000ba4:	441a      	add	r2, r3
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	625a      	str	r2, [r3, #36]	; 0x24
	THIT=pos_y;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	68da      	ldr	r2, [r3, #12]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	629a      	str	r2, [r3, #40]	; 0x28
	BHIT=pos_y+height;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	68da      	ldr	r2, [r3, #12]
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	695b      	ldr	r3, [r3, #20]
 8000bba:	441a      	add	r2, r3
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000bc0:	bf00      	nop
 8000bc2:	370c      	adds	r7, #12
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr

08000bcc <_ZN3Mob5checkER6Player>:

void Mob::check(Player &player){
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
 8000bd4:	6039      	str	r1, [r7, #0]
generateHIT();
 8000bd6:	6878      	ldr	r0, [r7, #4]
 8000bd8:	f7ff ffd8 	bl	8000b8c <_ZN3Mob11generateHITEv>
player.generateHIT();
 8000bdc:	6838      	ldr	r0, [r7, #0]
 8000bde:	f000 f96f 	bl	8000ec0 <_ZN6Player11generateHITEv>
if(is_mob_alive==1){
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	685b      	ldr	r3, [r3, #4]
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d143      	bne.n	8000c72 <_ZN3Mob5checkER6Player+0xa6>

if((player.RHIT>LHIT)&&(player.LHIT<RHIT)&&(player.BHIT==THIT)){//if player hit mob's head mob dies
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	6a1a      	ldr	r2, [r3, #32]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6a1b      	ldr	r3, [r3, #32]
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	dd0e      	ble.n	8000c14 <_ZN3Mob5checkER6Player+0x48>
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	69da      	ldr	r2, [r3, #28]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bfe:	429a      	cmp	r2, r3
 8000c00:	da08      	bge.n	8000c14 <_ZN3Mob5checkER6Player+0x48>
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d102      	bne.n	8000c14 <_ZN3Mob5checkER6Player+0x48>
  is_mob_alive=0;//Mob dies
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2200      	movs	r2, #0
 8000c12:	605a      	str	r2, [r3, #4]


if((player.LHIT<=RHIT)&&(player.BHIT>=BHIT)&&(player.BHIT<=THIT)){// if player hit the right side of Mob
  player.Player_live--;//player is loosing his hearts
  }*/
if((player.RHIT==LHIT)&&(player.THIT>=THIT)&&(player.BHIT<=BHIT)){//if player hit left side of Mob
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	6a1a      	ldr	r2, [r3, #32]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	6a1b      	ldr	r3, [r3, #32]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d110      	bne.n	8000c42 <_ZN3Mob5checkER6Player+0x76>
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	db0a      	blt.n	8000c42 <_ZN3Mob5checkER6Player+0x76>
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c34:	429a      	cmp	r2, r3
 8000c36:	dc04      	bgt.n	8000c42 <_ZN3Mob5checkER6Player+0x76>
  player.Player_live--;//player is loosing his hearts
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	1e5a      	subs	r2, r3, #1
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	605a      	str	r2, [r3, #4]
}


if((player.LHIT==RHIT)&&(player.THIT>=THIT)&&(player.BHIT<=BHIT)){// if player hit the right side of Mob
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	69da      	ldr	r2, [r3, #28]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c4a:	429a      	cmp	r2, r3
 8000c4c:	d114      	bne.n	8000c78 <_ZN3Mob5checkER6Player+0xac>
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c56:	429a      	cmp	r2, r3
 8000c58:	db0e      	blt.n	8000c78 <_ZN3Mob5checkER6Player+0xac>
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c62:	429a      	cmp	r2, r3
 8000c64:	dc08      	bgt.n	8000c78 <_ZN3Mob5checkER6Player+0xac>
  player.Player_live--;//player is loosing his hearts
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	1e5a      	subs	r2, r3, #1
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	605a      	str	r2, [r3, #4]
 }
else{
   pos_y=100;
   //throwing body of dead Mob out of the map
}
}
 8000c70:	e002      	b.n	8000c78 <_ZN3Mob5checkER6Player+0xac>
   pos_y=100;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2264      	movs	r2, #100	; 0x64
 8000c76:	60da      	str	r2, [r3, #12]
}
 8000c78:	bf00      	nop
 8000c7a:	3708      	adds	r7, #8
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}

08000c80 <_ZN3Mob8Move_mobEii>:

void Mob::Move_mob(int point_A, int point_B){
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	60f8      	str	r0, [r7, #12]
 8000c88:	60b9      	str	r1, [r7, #8]
 8000c8a:	607a      	str	r2, [r7, #4]
	generateHIT();
 8000c8c:	68f8      	ldr	r0, [r7, #12]
 8000c8e:	f7ff ff7d 	bl	8000b8c <_ZN3Mob11generateHITEv>
	if(is_mob_alive==1){
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d127      	bne.n	8000cea <_ZN3Mob8Move_mobEii+0x6a>
	if(moveR==true){   //moving  Mob form point A to point B
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	699b      	ldr	r3, [r3, #24]
 8000c9e:	2b01      	cmp	r3, #1
 8000ca0:	d104      	bne.n	8000cac <_ZN3Mob8Move_mobEii+0x2c>
		   pos_x++;
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	689b      	ldr	r3, [r3, #8]
 8000ca6:	1c5a      	adds	r2, r3, #1
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	609a      	str	r2, [r3, #8]
		  }
		if(moveL==true){   //moving Mob form point B to point A
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	69db      	ldr	r3, [r3, #28]
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d104      	bne.n	8000cbe <_ZN3Mob8Move_mobEii+0x3e>
		   pos_x--;
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	689b      	ldr	r3, [r3, #8]
 8000cb8:	1e5a      	subs	r2, r3, #1
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	609a      	str	r2, [r3, #8]
		  }
		if(pos_x==point_A){//check if Mob hit the point_A
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	689b      	ldr	r3, [r3, #8]
 8000cc2:	68ba      	ldr	r2, [r7, #8]
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	d105      	bne.n	8000cd4 <_ZN3Mob8Move_mobEii+0x54>
		   moveL=false;
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	2200      	movs	r2, #0
 8000ccc:	61da      	str	r2, [r3, #28]
		   moveR=true;
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	619a      	str	r2, [r3, #24]
		  }
		if(RHIT==point_B){//check if Mob hit the ponit_B
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cd8:	687a      	ldr	r2, [r7, #4]
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	d105      	bne.n	8000cea <_ZN3Mob8Move_mobEii+0x6a>
		   moveL=true;
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	61da      	str	r2, [r3, #28]
		   moveR=false;
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	619a      	str	r2, [r3, #24]
          }
	}
}
 8000cea:	bf00      	nop
 8000cec:	3710      	adds	r7, #16
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <_ZN3Mob11Display_mobEv>:
void Mob::Display_mob(){
 8000cf2:	b5b0      	push	{r4, r5, r7, lr}
 8000cf4:	b084      	sub	sp, #16
 8000cf6:	af02      	add	r7, sp, #8
 8000cf8:	6078      	str	r0, [r7, #4]
	if(is_mob_alive==1){
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d113      	bne.n	8000d2a <_ZN3Mob11Display_mobEv+0x38>
	ssd1306_DrawBitmap(pos_x, pos_y, bitmap, width, height, White);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	689b      	ldr	r3, [r3, #8]
 8000d06:	b2d8      	uxtb	r0, r3
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	b2d9      	uxtb	r1, r3
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	691b      	ldr	r3, [r3, #16]
 8000d16:	b2dc      	uxtb	r4, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	695b      	ldr	r3, [r3, #20]
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	2501      	movs	r5, #1
 8000d20:	9501      	str	r5, [sp, #4]
 8000d22:	9300      	str	r3, [sp, #0]
 8000d24:	4623      	mov	r3, r4
 8000d26:	f001 fd7d 	bl	8002824 <ssd1306_DrawBitmap>
	}
}
 8000d2a:	bf00      	nop
 8000d2c:	3708      	adds	r7, #8
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bdb0      	pop	{r4, r5, r7, pc}

08000d32 <_ZN3Mob15Change_positionEii>:
void Mob::Change_position(int x,int y){
 8000d32:	b480      	push	{r7}
 8000d34:	b085      	sub	sp, #20
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	60f8      	str	r0, [r7, #12]
 8000d3a:	60b9      	str	r1, [r7, #8]
 8000d3c:	607a      	str	r2, [r7, #4]
	pos_x=x;
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	68ba      	ldr	r2, [r7, #8]
 8000d42:	609a      	str	r2, [r3, #8]
	pos_y=y;
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	687a      	ldr	r2, [r7, #4]
 8000d48:	60da      	str	r2, [r3, #12]
}
 8000d4a:	bf00      	nop
 8000d4c:	3714      	adds	r7, #20
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
	...

08000d58 <_ZN3MobD1Ev>:
Mob::~Mob() {
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
 8000d60:	4a04      	ldr	r2, [pc, #16]	; (8000d74 <_ZN3MobD1Ev+0x1c>)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4618      	mov	r0, r3
 8000d6a:	370c      	adds	r7, #12
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr
 8000d74:	08005a08 	.word	0x08005a08

08000d78 <_ZN3MobD0Ev>:
Mob::~Mob() {
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
}
 8000d80:	6878      	ldr	r0, [r7, #4]
 8000d82:	f7ff ffe9 	bl	8000d58 <_ZN3MobD1Ev>
 8000d86:	2134      	movs	r1, #52	; 0x34
 8000d88:	6878      	ldr	r0, [r7, #4]
 8000d8a:	f004 fd83 	bl	8005894 <_ZdlPvj>
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4618      	mov	r0, r3
 8000d92:	3708      	adds	r7, #8
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <_ZN6PlayerC1EiiiiiPKh>:
#include"ssd1306.h"
#include"ssd1306_tests.h"
#include"Bitmaps.h"
#include <Player.h>

Player::Player(int x,int y,int w,int h,int p_l,const unsigned char* b) {//setting values and generating hit box
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	60f8      	str	r0, [r7, #12]
 8000da0:	60b9      	str	r1, [r7, #8]
 8000da2:	607a      	str	r2, [r7, #4]
 8000da4:	603b      	str	r3, [r7, #0]
 8000da6:	4a0e      	ldr	r2, [pc, #56]	; (8000de0 <_ZN6PlayerC1EiiiiiPKh+0x48>)
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	601a      	str	r2, [r3, #0]
	pos_x=x;
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	68ba      	ldr	r2, [r7, #8]
 8000db0:	60da      	str	r2, [r3, #12]
	pos_y=y;
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	687a      	ldr	r2, [r7, #4]
 8000db6:	611a      	str	r2, [r3, #16]
	width=w;
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	683a      	ldr	r2, [r7, #0]
 8000dbc:	615a      	str	r2, [r3, #20]
	height=h;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	69ba      	ldr	r2, [r7, #24]
 8000dc2:	619a      	str	r2, [r3, #24]
	bitmap=b;
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	6a3a      	ldr	r2, [r7, #32]
 8000dc8:	62da      	str	r2, [r3, #44]	; 0x2c
    Player_live=p_l;
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	69fa      	ldr	r2, [r7, #28]
 8000dce:	605a      	str	r2, [r3, #4]
	generateHIT();
 8000dd0:	68f8      	ldr	r0, [r7, #12]
 8000dd2:	f000 f875 	bl	8000ec0 <_ZN6Player11generateHITEv>
}
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3710      	adds	r7, #16
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	08005a20 	.word	0x08005a20

08000de4 <_ZN6Player14Display_PlayerEv>:
void Player::Display_Player(){ //drawing the player
 8000de4:	b5b0      	push	{r4, r5, r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af02      	add	r7, sp, #8
 8000dea:	6078      	str	r0, [r7, #4]

	ssd1306_DrawBitmap(pos_x, pos_y, bitmap,width, height, White);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	68db      	ldr	r3, [r3, #12]
 8000df0:	b2d8      	uxtb	r0, r3
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	691b      	ldr	r3, [r3, #16]
 8000df6:	b2d9      	uxtb	r1, r3
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	695b      	ldr	r3, [r3, #20]
 8000e00:	b2dc      	uxtb	r4, r3
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	699b      	ldr	r3, [r3, #24]
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	2501      	movs	r5, #1
 8000e0a:	9501      	str	r5, [sp, #4]
 8000e0c:	9300      	str	r3, [sp, #0]
 8000e0e:	4623      	mov	r3, r4
 8000e10:	f001 fd08 	bl	8002824 <ssd1306_DrawBitmap>

}
 8000e14:	bf00      	nop
 8000e16:	3708      	adds	r7, #8
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bdb0      	pop	{r4, r5, r7, pc}

08000e1c <_ZN6Player21Display_Player_heartsEv>:
void Player::Display_Player_hearts(){//drawing player's hearts
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af02      	add	r7, sp, #8
 8000e22:	6078      	str	r0, [r7, #4]

	if(Player_live==3){//if player has all lives
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	2b03      	cmp	r3, #3
 8000e2a:	d11d      	bne.n	8000e68 <_ZN6Player21Display_Player_heartsEv+0x4c>
		ssd1306_DrawBitmap(121,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	9301      	str	r3, [sp, #4]
 8000e30:	2305      	movs	r3, #5
 8000e32:	9300      	str	r3, [sp, #0]
 8000e34:	2305      	movs	r3, #5
 8000e36:	4a21      	ldr	r2, [pc, #132]	; (8000ebc <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000e38:	2100      	movs	r1, #0
 8000e3a:	2079      	movs	r0, #121	; 0x79
 8000e3c:	f001 fcf2 	bl	8002824 <ssd1306_DrawBitmap>
		ssd1306_DrawBitmap(116,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000e40:	2301      	movs	r3, #1
 8000e42:	9301      	str	r3, [sp, #4]
 8000e44:	2305      	movs	r3, #5
 8000e46:	9300      	str	r3, [sp, #0]
 8000e48:	2305      	movs	r3, #5
 8000e4a:	4a1c      	ldr	r2, [pc, #112]	; (8000ebc <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	2074      	movs	r0, #116	; 0x74
 8000e50:	f001 fce8 	bl	8002824 <ssd1306_DrawBitmap>
		ssd1306_DrawBitmap(111,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000e54:	2301      	movs	r3, #1
 8000e56:	9301      	str	r3, [sp, #4]
 8000e58:	2305      	movs	r3, #5
 8000e5a:	9300      	str	r3, [sp, #0]
 8000e5c:	2305      	movs	r3, #5
 8000e5e:	4a17      	ldr	r2, [pc, #92]	; (8000ebc <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000e60:	2100      	movs	r1, #0
 8000e62:	206f      	movs	r0, #111	; 0x6f
 8000e64:	f001 fcde 	bl	8002824 <ssd1306_DrawBitmap>
	}
	if(Player_live==2){//if player lose one heart
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	2b02      	cmp	r3, #2
 8000e6e:	d113      	bne.n	8000e98 <_ZN6Player21Display_Player_heartsEv+0x7c>
		ssd1306_DrawBitmap(121,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000e70:	2301      	movs	r3, #1
 8000e72:	9301      	str	r3, [sp, #4]
 8000e74:	2305      	movs	r3, #5
 8000e76:	9300      	str	r3, [sp, #0]
 8000e78:	2305      	movs	r3, #5
 8000e7a:	4a10      	ldr	r2, [pc, #64]	; (8000ebc <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	2079      	movs	r0, #121	; 0x79
 8000e80:	f001 fcd0 	bl	8002824 <ssd1306_DrawBitmap>
		ssd1306_DrawBitmap(116,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000e84:	2301      	movs	r3, #1
 8000e86:	9301      	str	r3, [sp, #4]
 8000e88:	2305      	movs	r3, #5
 8000e8a:	9300      	str	r3, [sp, #0]
 8000e8c:	2305      	movs	r3, #5
 8000e8e:	4a0b      	ldr	r2, [pc, #44]	; (8000ebc <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000e90:	2100      	movs	r1, #0
 8000e92:	2074      	movs	r0, #116	; 0x74
 8000e94:	f001 fcc6 	bl	8002824 <ssd1306_DrawBitmap>
	}
	if(Player_live==1){//if player lose two hearts
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	2b01      	cmp	r3, #1
 8000e9e:	d109      	bne.n	8000eb4 <_ZN6Player21Display_Player_heartsEv+0x98>
		ssd1306_DrawBitmap(121,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	9301      	str	r3, [sp, #4]
 8000ea4:	2305      	movs	r3, #5
 8000ea6:	9300      	str	r3, [sp, #0]
 8000ea8:	2305      	movs	r3, #5
 8000eaa:	4a04      	ldr	r2, [pc, #16]	; (8000ebc <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000eac:	2100      	movs	r1, #0
 8000eae:	2079      	movs	r0, #121	; 0x79
 8000eb0:	f001 fcb8 	bl	8002824 <ssd1306_DrawBitmap>

	}

}
 8000eb4:	bf00      	nop
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	08005a10 	.word	0x08005a10

08000ec0 <_ZN6Player11generateHITEv>:
void Player::generateHIT(){ //generating hit box
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
	LHIT=pos_x;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	68da      	ldr	r2, [r3, #12]
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	61da      	str	r2, [r3, #28]
	RHIT=pos_x+width;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	68da      	ldr	r2, [r3, #12]
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	695b      	ldr	r3, [r3, #20]
 8000ed8:	441a      	add	r2, r3
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	621a      	str	r2, [r3, #32]
	THIT=pos_y;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	691a      	ldr	r2, [r3, #16]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	625a      	str	r2, [r3, #36]	; 0x24
	BHIT=pos_y+height;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	691a      	ldr	r2, [r3, #16]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	699b      	ldr	r3, [r3, #24]
 8000eee:	441a      	add	r2, r3
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ef4:	bf00      	nop
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr

08000f00 <_ZN6Player15Change_positionEii>:
void Player::Change_position(int x,int y){
 8000f00:	b480      	push	{r7}
 8000f02:	b085      	sub	sp, #20
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
	pos_x=x;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	68ba      	ldr	r2, [r7, #8]
 8000f10:	60da      	str	r2, [r3, #12]
	pos_y=y;
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	687a      	ldr	r2, [r7, #4]
 8000f16:	611a      	str	r2, [r3, #16]
}
 8000f18:	bf00      	nop
 8000f1a:	3714      	adds	r7, #20
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr

08000f24 <_ZN6PlayerD1Ev>:
Player::~Player() {
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	4a04      	ldr	r2, [pc, #16]	; (8000f40 <_ZN6PlayerD1Ev+0x1c>)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4618      	mov	r0, r3
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr
 8000f40:	08005a20 	.word	0x08005a20

08000f44 <_ZN6PlayerD0Ev>:
Player::~Player() {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
}
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f7ff ffe9 	bl	8000f24 <_ZN6PlayerD1Ev>
 8000f52:	2130      	movs	r1, #48	; 0x30
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	f004 fc9d 	bl	8005894 <_ZdlPvj>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <_ZN5SpikeC1EiiiiPKh>:
#include"ssd1306_tests.h"
#include"Bitmaps.h"
#include"Player.h"
#include <Spike.h>

Spike::Spike(int x,int y,int w, int h,const unsigned char* b) {//writing primary data to spike object
 8000f64:	b480      	push	{r7}
 8000f66:	b085      	sub	sp, #20
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	60f8      	str	r0, [r7, #12]
 8000f6c:	60b9      	str	r1, [r7, #8]
 8000f6e:	607a      	str	r2, [r7, #4]
 8000f70:	603b      	str	r3, [r7, #0]
 8000f72:	4a0c      	ldr	r2, [pc, #48]	; (8000fa4 <_ZN5SpikeC1EiiiiPKh+0x40>)
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	601a      	str	r2, [r3, #0]
	 pos_x=x;
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	68ba      	ldr	r2, [r7, #8]
 8000f7c:	605a      	str	r2, [r3, #4]
     pos_y=y;
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	687a      	ldr	r2, [r7, #4]
 8000f82:	609a      	str	r2, [r3, #8]
   	 width=w;
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	683a      	ldr	r2, [r7, #0]
 8000f88:	60da      	str	r2, [r3, #12]
     height=h;
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	69ba      	ldr	r2, [r7, #24]
 8000f8e:	611a      	str	r2, [r3, #16]
	 bitmap=b;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	69fa      	ldr	r2, [r7, #28]
 8000f94:	625a      	str	r2, [r3, #36]	; 0x24

}
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	4618      	mov	r0, r3
 8000f9a:	3714      	adds	r7, #20
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr
 8000fa4:	08005a30 	.word	0x08005a30

08000fa8 <_ZN5Spike11generateHITEv>:

void Spike::generateHIT(){//generating hit box of spike
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
	LHIT=pos_x;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	685a      	ldr	r2, [r3, #4]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	615a      	str	r2, [r3, #20]
	RHIT=pos_x+width;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	685a      	ldr	r2, [r3, #4]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	441a      	add	r2, r3
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	619a      	str	r2, [r3, #24]
	THIT=pos_y;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	689a      	ldr	r2, [r3, #8]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	61da      	str	r2, [r3, #28]
	BHIT=pos_y+height;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	689a      	ldr	r2, [r3, #8]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	691b      	ldr	r3, [r3, #16]
 8000fd6:	441a      	add	r2, r3
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	621a      	str	r2, [r3, #32]
}
 8000fdc:	bf00      	nop
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <_ZN5Spike5CheckERiR6Player>:

void Spike::Check(int &barrier,Player &player){//reacting on collisions with player
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
	player.generateHIT();
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	f7ff ff63 	bl	8000ec0 <_ZN6Player11generateHITEv>
	generateHIT();
 8000ffa:	68f8      	ldr	r0, [r7, #12]
 8000ffc:	f7ff ffd4 	bl	8000fa8 <_ZN5Spike11generateHITEv>
	if((player.RHIT>LHIT)&&(player.LHIT<RHIT)&&(player.BHIT==THIT)){
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6a1a      	ldr	r2, [r3, #32]
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	695b      	ldr	r3, [r3, #20]
 8001008:	429a      	cmp	r2, r3
 800100a:	dd13      	ble.n	8001034 <_ZN5Spike5CheckERiR6Player+0x4c>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	69da      	ldr	r2, [r3, #28]
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	699b      	ldr	r3, [r3, #24]
 8001014:	429a      	cmp	r2, r3
 8001016:	da0d      	bge.n	8001034 <_ZN5Spike5CheckERiR6Player+0x4c>
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	69db      	ldr	r3, [r3, #28]
 8001020:	429a      	cmp	r2, r3
 8001022:	d107      	bne.n	8001034 <_ZN5Spike5CheckERiR6Player+0x4c>
	barrier=1; //function turn of our gravitation so we do not fall of this block b is barrier for gravitation
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	2201      	movs	r2, #1
 8001028:	601a      	str	r2, [r3, #0]
	player.Player_live--;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	1e5a      	subs	r2, r3, #1
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	605a      	str	r2, [r3, #4]
	}

	if((player.RHIT>=LHIT)&&(((player.THIT>=THIT)&&(player.THIT<=BHIT))||((player.BHIT<=BHIT)&&(player.BHIT>THIT)))&&(player.RHIT<RHIT)){//if player hit left side of spike
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6a1a      	ldr	r2, [r3, #32]
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	695b      	ldr	r3, [r3, #20]
 800103c:	429a      	cmp	r2, r3
 800103e:	db22      	blt.n	8001086 <_ZN5Spike5CheckERiR6Player+0x9e>
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	69db      	ldr	r3, [r3, #28]
 8001048:	429a      	cmp	r2, r3
 800104a:	db05      	blt.n	8001058 <_ZN5Spike5CheckERiR6Player+0x70>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	6a1b      	ldr	r3, [r3, #32]
 8001054:	429a      	cmp	r2, r3
 8001056:	dd0b      	ble.n	8001070 <_ZN5Spike5CheckERiR6Player+0x88>
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	6a1b      	ldr	r3, [r3, #32]
 8001060:	429a      	cmp	r2, r3
 8001062:	dc10      	bgt.n	8001086 <_ZN5Spike5CheckERiR6Player+0x9e>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	69db      	ldr	r3, [r3, #28]
 800106c:	429a      	cmp	r2, r3
 800106e:	dd0a      	ble.n	8001086 <_ZN5Spike5CheckERiR6Player+0x9e>
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6a1a      	ldr	r2, [r3, #32]
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	699b      	ldr	r3, [r3, #24]
 8001078:	429a      	cmp	r2, r3
 800107a:	da04      	bge.n	8001086 <_ZN5Spike5CheckERiR6Player+0x9e>
	  player.pos_x--;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	1e5a      	subs	r2, r3, #1
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	60da      	str	r2, [r3, #12]
	}

	if((player.LHIT<=RHIT)&&(((player.THIT>=THIT)&&(player.THIT<=BHIT))||((player.BHIT<=BHIT)&&(player.BHIT>THIT)))&&(player.LHIT>LHIT)){// if player hit right side of spike
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	69da      	ldr	r2, [r3, #28]
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	699b      	ldr	r3, [r3, #24]
 800108e:	429a      	cmp	r2, r3
 8001090:	dc22      	bgt.n	80010d8 <_ZN5Spike5CheckERiR6Player+0xf0>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	69db      	ldr	r3, [r3, #28]
 800109a:	429a      	cmp	r2, r3
 800109c:	db05      	blt.n	80010aa <_ZN5Spike5CheckERiR6Player+0xc2>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	6a1b      	ldr	r3, [r3, #32]
 80010a6:	429a      	cmp	r2, r3
 80010a8:	dd0b      	ble.n	80010c2 <_ZN5Spike5CheckERiR6Player+0xda>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	6a1b      	ldr	r3, [r3, #32]
 80010b2:	429a      	cmp	r2, r3
 80010b4:	dc10      	bgt.n	80010d8 <_ZN5Spike5CheckERiR6Player+0xf0>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	69db      	ldr	r3, [r3, #28]
 80010be:	429a      	cmp	r2, r3
 80010c0:	dd0a      	ble.n	80010d8 <_ZN5Spike5CheckERiR6Player+0xf0>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	69da      	ldr	r2, [r3, #28]
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	695b      	ldr	r3, [r3, #20]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	dd04      	ble.n	80010d8 <_ZN5Spike5CheckERiR6Player+0xf0>
	 player.pos_x++;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	68db      	ldr	r3, [r3, #12]
 80010d2:	1c5a      	adds	r2, r3, #1
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	60da      	str	r2, [r3, #12]
	 }
}
 80010d8:	bf00      	nop
 80010da:	3710      	adds	r7, #16
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}

080010e0 <_ZN5Spike13Display_SpikeEv>:
void Spike::Display_Spike(){//draws spike
 80010e0:	b5b0      	push	{r4, r5, r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af02      	add	r7, sp, #8
 80010e6:	6078      	str	r0, [r7, #4]
	ssd1306_DrawBitmap(pos_x, pos_y, bitmap, width, height, White);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	b2d8      	uxtb	r0, r3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	b2d9      	uxtb	r1, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	b2dc      	uxtb	r4, r3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	691b      	ldr	r3, [r3, #16]
 8001102:	b2db      	uxtb	r3, r3
 8001104:	2501      	movs	r5, #1
 8001106:	9501      	str	r5, [sp, #4]
 8001108:	9300      	str	r3, [sp, #0]
 800110a:	4623      	mov	r3, r4
 800110c:	f001 fb8a 	bl	8002824 <ssd1306_DrawBitmap>
}
 8001110:	bf00      	nop
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bdb0      	pop	{r4, r5, r7, pc}

08001118 <_ZN5Spike15Change_positionEii>:
void Spike::Change_position(int x,int y){//changes position of spike
 8001118:	b480      	push	{r7}
 800111a:	b085      	sub	sp, #20
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
	pos_x=x;
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	68ba      	ldr	r2, [r7, #8]
 8001128:	605a      	str	r2, [r3, #4]
	pos_y=y;
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	609a      	str	r2, [r3, #8]
}
 8001130:	bf00      	nop
 8001132:	3714      	adds	r7, #20
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr

0800113c <_ZN5SpikeD1Ev>:

Spike::~Spike() {
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	4a04      	ldr	r2, [pc, #16]	; (8001158 <_ZN5SpikeD1Ev+0x1c>)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4618      	mov	r0, r3
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	08005a30 	.word	0x08005a30

0800115c <_ZN5SpikeD0Ev>:
Spike::~Spike() {
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
}
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f7ff ffe9 	bl	800113c <_ZN5SpikeD1Ev>
 800116a:	2128      	movs	r1, #40	; 0x28
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f004 fb91 	bl	8005894 <_ZdlPvj>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4618      	mov	r0, r3
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b088      	sub	sp, #32
 8001180:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001182:	f107 030c 	add.w	r3, r7, #12
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	605a      	str	r2, [r3, #4]
 800118c:	609a      	str	r2, [r3, #8]
 800118e:	60da      	str	r2, [r3, #12]
 8001190:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001192:	4b25      	ldr	r3, [pc, #148]	; (8001228 <MX_GPIO_Init+0xac>)
 8001194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001196:	4a24      	ldr	r2, [pc, #144]	; (8001228 <MX_GPIO_Init+0xac>)
 8001198:	f043 0301 	orr.w	r3, r3, #1
 800119c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800119e:	4b22      	ldr	r3, [pc, #136]	; (8001228 <MX_GPIO_Init+0xac>)
 80011a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	60bb      	str	r3, [r7, #8]
 80011a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011aa:	4b1f      	ldr	r3, [pc, #124]	; (8001228 <MX_GPIO_Init+0xac>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ae:	4a1e      	ldr	r2, [pc, #120]	; (8001228 <MX_GPIO_Init+0xac>)
 80011b0:	f043 0302 	orr.w	r3, r3, #2
 80011b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011b6:	4b1c      	ldr	r3, [pc, #112]	; (8001228 <MX_GPIO_Init+0xac>)
 80011b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ba:	f003 0302 	and.w	r3, r3, #2
 80011be:	607b      	str	r3, [r7, #4]
 80011c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80011c2:	2200      	movs	r2, #0
 80011c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011c8:	4818      	ldr	r0, [pc, #96]	; (800122c <MX_GPIO_Init+0xb0>)
 80011ca:	f002 f82b 	bl	8003224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = A_Pin;
 80011ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80011d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d4:	2300      	movs	r3, #0
 80011d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011d8:	2301      	movs	r3, #1
 80011da:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(A_GPIO_Port, &GPIO_InitStruct);
 80011dc:	f107 030c 	add.w	r3, r7, #12
 80011e0:	4619      	mov	r1, r3
 80011e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011e6:	f001 fe83 	bl	8002ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LEFT_Pin|UP_Pin;
 80011ea:	2330      	movs	r3, #48	; 0x30
 80011ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ee:	2300      	movs	r3, #0
 80011f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011f2:	2301      	movs	r3, #1
 80011f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f6:	f107 030c 	add.w	r3, r7, #12
 80011fa:	4619      	mov	r1, r3
 80011fc:	480b      	ldr	r0, [pc, #44]	; (800122c <MX_GPIO_Init+0xb0>)
 80011fe:	f001 fe77 	bl	8002ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001202:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001206:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001208:	2301      	movs	r3, #1
 800120a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	2300      	movs	r3, #0
 800120e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001210:	2300      	movs	r3, #0
 8001212:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001214:	f107 030c 	add.w	r3, r7, #12
 8001218:	4619      	mov	r1, r3
 800121a:	4804      	ldr	r0, [pc, #16]	; (800122c <MX_GPIO_Init+0xb0>)
 800121c:	f001 fe68 	bl	8002ef0 <HAL_GPIO_Init>

}
 8001220:	bf00      	nop
 8001222:	3720      	adds	r7, #32
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	40021000 	.word	0x40021000
 800122c:	48000400 	.word	0x48000400

08001230 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001234:	4b1b      	ldr	r3, [pc, #108]	; (80012a4 <MX_I2C1_Init+0x74>)
 8001236:	4a1c      	ldr	r2, [pc, #112]	; (80012a8 <MX_I2C1_Init+0x78>)
 8001238:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00E063FF;
 800123a:	4b1a      	ldr	r3, [pc, #104]	; (80012a4 <MX_I2C1_Init+0x74>)
 800123c:	4a1b      	ldr	r2, [pc, #108]	; (80012ac <MX_I2C1_Init+0x7c>)
 800123e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001240:	4b18      	ldr	r3, [pc, #96]	; (80012a4 <MX_I2C1_Init+0x74>)
 8001242:	2200      	movs	r2, #0
 8001244:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001246:	4b17      	ldr	r3, [pc, #92]	; (80012a4 <MX_I2C1_Init+0x74>)
 8001248:	2201      	movs	r2, #1
 800124a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800124c:	4b15      	ldr	r3, [pc, #84]	; (80012a4 <MX_I2C1_Init+0x74>)
 800124e:	2200      	movs	r2, #0
 8001250:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001252:	4b14      	ldr	r3, [pc, #80]	; (80012a4 <MX_I2C1_Init+0x74>)
 8001254:	2200      	movs	r2, #0
 8001256:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001258:	4b12      	ldr	r3, [pc, #72]	; (80012a4 <MX_I2C1_Init+0x74>)
 800125a:	2200      	movs	r2, #0
 800125c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800125e:	4b11      	ldr	r3, [pc, #68]	; (80012a4 <MX_I2C1_Init+0x74>)
 8001260:	2200      	movs	r2, #0
 8001262:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001264:	4b0f      	ldr	r3, [pc, #60]	; (80012a4 <MX_I2C1_Init+0x74>)
 8001266:	2200      	movs	r2, #0
 8001268:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800126a:	480e      	ldr	r0, [pc, #56]	; (80012a4 <MX_I2C1_Init+0x74>)
 800126c:	f001 fff2 	bl	8003254 <HAL_I2C_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001276:	f000 ff82 	bl	800217e <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800127a:	2100      	movs	r1, #0
 800127c:	4809      	ldr	r0, [pc, #36]	; (80012a4 <MX_I2C1_Init+0x74>)
 800127e:	f002 fbdf 	bl	8003a40 <HAL_I2CEx_ConfigAnalogFilter>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001288:	f000 ff79 	bl	800217e <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800128c:	2100      	movs	r1, #0
 800128e:	4805      	ldr	r0, [pc, #20]	; (80012a4 <MX_I2C1_Init+0x74>)
 8001290:	f002 fc21 	bl	8003ad6 <HAL_I2CEx_ConfigDigitalFilter>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800129a:	f000 ff70 	bl	800217e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	200000e4 	.word	0x200000e4
 80012a8:	40005400 	.word	0x40005400
 80012ac:	00e063ff 	.word	0x00e063ff

080012b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b09c      	sub	sp, #112	; 0x70
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	605a      	str	r2, [r3, #4]
 80012c2:	609a      	str	r2, [r3, #8]
 80012c4:	60da      	str	r2, [r3, #12]
 80012c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012c8:	f107 0318 	add.w	r3, r7, #24
 80012cc:	2244      	movs	r2, #68	; 0x44
 80012ce:	2100      	movs	r1, #0
 80012d0:	4618      	mov	r0, r3
 80012d2:	f004 fb0f 	bl	80058f4 <memset>
  if(i2cHandle->Instance==I2C1)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a2d      	ldr	r2, [pc, #180]	; (8001390 <HAL_I2C_MspInit+0xe0>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d153      	bne.n	8001388 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80012e0:	2340      	movs	r3, #64	; 0x40
 80012e2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80012e4:	2300      	movs	r3, #0
 80012e6:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012e8:	f107 0318 	add.w	r3, r7, #24
 80012ec:	4618      	mov	r0, r3
 80012ee:	f003 fa17 	bl	8004720 <HAL_RCCEx_PeriphCLKConfig>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80012f8:	f000 ff41 	bl	800217e <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fc:	4b25      	ldr	r3, [pc, #148]	; (8001394 <HAL_I2C_MspInit+0xe4>)
 80012fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001300:	4a24      	ldr	r2, [pc, #144]	; (8001394 <HAL_I2C_MspInit+0xe4>)
 8001302:	f043 0301 	orr.w	r3, r3, #1
 8001306:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001308:	4b22      	ldr	r3, [pc, #136]	; (8001394 <HAL_I2C_MspInit+0xe4>)
 800130a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800130c:	f003 0301 	and.w	r3, r3, #1
 8001310:	617b      	str	r3, [r7, #20]
 8001312:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001314:	4b1f      	ldr	r3, [pc, #124]	; (8001394 <HAL_I2C_MspInit+0xe4>)
 8001316:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001318:	4a1e      	ldr	r2, [pc, #120]	; (8001394 <HAL_I2C_MspInit+0xe4>)
 800131a:	f043 0302 	orr.w	r3, r3, #2
 800131e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001320:	4b1c      	ldr	r3, [pc, #112]	; (8001394 <HAL_I2C_MspInit+0xe4>)
 8001322:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001324:	f003 0302 	and.w	r3, r3, #2
 8001328:	613b      	str	r3, [r7, #16]
 800132a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800132c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001330:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001332:	2312      	movs	r3, #18
 8001334:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133a:	2300      	movs	r3, #0
 800133c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800133e:	2304      	movs	r3, #4
 8001340:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001342:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001346:	4619      	mov	r1, r3
 8001348:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800134c:	f001 fdd0 	bl	8002ef0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001350:	2380      	movs	r3, #128	; 0x80
 8001352:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001354:	2312      	movs	r3, #18
 8001356:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001358:	2300      	movs	r3, #0
 800135a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800135c:	2300      	movs	r3, #0
 800135e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001360:	2304      	movs	r3, #4
 8001362:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001364:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001368:	4619      	mov	r1, r3
 800136a:	480b      	ldr	r0, [pc, #44]	; (8001398 <HAL_I2C_MspInit+0xe8>)
 800136c:	f001 fdc0 	bl	8002ef0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001370:	4b08      	ldr	r3, [pc, #32]	; (8001394 <HAL_I2C_MspInit+0xe4>)
 8001372:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001374:	4a07      	ldr	r2, [pc, #28]	; (8001394 <HAL_I2C_MspInit+0xe4>)
 8001376:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800137a:	6593      	str	r3, [r2, #88]	; 0x58
 800137c:	4b05      	ldr	r3, [pc, #20]	; (8001394 <HAL_I2C_MspInit+0xe4>)
 800137e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001380:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001384:	60fb      	str	r3, [r7, #12]
 8001386:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001388:	bf00      	nop
 800138a:	3770      	adds	r7, #112	; 0x70
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40005400 	.word	0x40005400
 8001394:	40021000 	.word	0x40021000
 8001398:	48000400 	.word	0x48000400

0800139c <_Z10change_mapRiS_S_S_S_S_4Coin>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/*-------------------------------change map function---------------------------------------*/
void change_map(int &cur_map,int &is_map_changed,int &Block_1_A,int &Block_1_B,int &Mob_1_A,int &Mob_1_B,Coin coin){//maps~
 800139c:	b580      	push	{r7, lr}
 800139e:	b086      	sub	sp, #24
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	60f8      	str	r0, [r7, #12]
 80013a4:	60b9      	str	r1, [r7, #8]
 80013a6:	607a      	str	r2, [r7, #4]
 80013a8:	603b      	str	r3, [r7, #0]
if(coin.is_coin_gathered==true){//if coin gathered boxi is go to the next map
 80013aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	f040 82b0 	bne.w	8001914 <_Z10change_mapRiS_S_S_S_S_4Coin+0x578>
	//random number generation for choosing a map
	uint32_t random_num=0;
 80013b4:	2300      	movs	r3, #0
 80013b6:	617b      	str	r3, [r7, #20]
	HAL_RNG_GenerateRandomNumber(&hrng, &random_num);
 80013b8:	f107 0314 	add.w	r3, r7, #20
 80013bc:	4619      	mov	r1, r3
 80013be:	48c0      	ldr	r0, [pc, #768]	; (80016c0 <_Z10change_mapRiS_S_S_S_S_4Coin+0x324>)
 80013c0:	f003 fbd3 	bl	8004b6a <HAL_RNG_GenerateRandomNumber>
	cur_map=random_num%6;
 80013c4:	6979      	ldr	r1, [r7, #20]
 80013c6:	4bbf      	ldr	r3, [pc, #764]	; (80016c4 <_Z10change_mapRiS_S_S_S_S_4Coin+0x328>)
 80013c8:	fba3 2301 	umull	r2, r3, r3, r1
 80013cc:	089a      	lsrs	r2, r3, #2
 80013ce:	4613      	mov	r3, r2
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	4413      	add	r3, r2
 80013d4:	005b      	lsls	r3, r3, #1
 80013d6:	1aca      	subs	r2, r1, r3
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	601a      	str	r2, [r3, #0]

if(cur_map==0){//map 1
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d177      	bne.n	80014d4 <_Z10change_mapRiS_S_S_S_S_4Coin+0x138>
if(was_map_activated[0]!=true){
 80013e4:	4bb8      	ldr	r3, [pc, #736]	; (80016c8 <_Z10change_mapRiS_S_S_S_S_4Coin+0x32c>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d073      	beq.n	80014d4 <_Z10change_mapRiS_S_S_S_S_4Coin+0x138>
//-----POSITIONING OBJECTS-----//
//--------PLAYER------------//
boxi.Change_position(12, 0);
 80013ec:	2200      	movs	r2, #0
 80013ee:	210c      	movs	r1, #12
 80013f0:	48b6      	ldr	r0, [pc, #728]	; (80016cc <_Z10change_mapRiS_S_S_S_S_4Coin+0x330>)
 80013f2:	f7ff fd85 	bl	8000f00 <_ZN6Player15Change_positionEii>
//--------BLOCKS------------//
B[0].Change_position(1,20);
 80013f6:	2214      	movs	r2, #20
 80013f8:	2101      	movs	r1, #1
 80013fa:	48b5      	ldr	r0, [pc, #724]	; (80016d0 <_Z10change_mapRiS_S_S_S_S_4Coin+0x334>)
 80013fc:	f7ff f9de 	bl	80007bc <_ZN5Block15Change_positionEii>
B[1].Change_position(11,20);
 8001400:	2214      	movs	r2, #20
 8001402:	210b      	movs	r1, #11
 8001404:	48b3      	ldr	r0, [pc, #716]	; (80016d4 <_Z10change_mapRiS_S_S_S_S_4Coin+0x338>)
 8001406:	f7ff f9d9 	bl	80007bc <_ZN5Block15Change_positionEii>

B[2].Change_position(21,20);
 800140a:	2214      	movs	r2, #20
 800140c:	2115      	movs	r1, #21
 800140e:	48b2      	ldr	r0, [pc, #712]	; (80016d8 <_Z10change_mapRiS_S_S_S_S_4Coin+0x33c>)
 8001410:	f7ff f9d4 	bl	80007bc <_ZN5Block15Change_positionEii>
B[3].Change_position(91,20);
 8001414:	2214      	movs	r2, #20
 8001416:	215b      	movs	r1, #91	; 0x5b
 8001418:	48b0      	ldr	r0, [pc, #704]	; (80016dc <_Z10change_mapRiS_S_S_S_S_4Coin+0x340>)
 800141a:	f7ff f9cf 	bl	80007bc <_ZN5Block15Change_positionEii>
B[4].Change_position(101,20);
 800141e:	2214      	movs	r2, #20
 8001420:	2165      	movs	r1, #101	; 0x65
 8001422:	48af      	ldr	r0, [pc, #700]	; (80016e0 <_Z10change_mapRiS_S_S_S_S_4Coin+0x344>)
 8001424:	f7ff f9ca 	bl	80007bc <_ZN5Block15Change_positionEii>

B[5].Change_position(81,52);
 8001428:	2234      	movs	r2, #52	; 0x34
 800142a:	2151      	movs	r1, #81	; 0x51
 800142c:	48ad      	ldr	r0, [pc, #692]	; (80016e4 <_Z10change_mapRiS_S_S_S_S_4Coin+0x348>)
 800142e:	f7ff f9c5 	bl	80007bc <_ZN5Block15Change_positionEii>
B[6].Change_position(91,52);
 8001432:	2234      	movs	r2, #52	; 0x34
 8001434:	215b      	movs	r1, #91	; 0x5b
 8001436:	48ac      	ldr	r0, [pc, #688]	; (80016e8 <_Z10change_mapRiS_S_S_S_S_4Coin+0x34c>)
 8001438:	f7ff f9c0 	bl	80007bc <_ZN5Block15Change_positionEii>
B[8].Change_position(101,52);
 800143c:	2234      	movs	r2, #52	; 0x34
 800143e:	2165      	movs	r1, #101	; 0x65
 8001440:	48aa      	ldr	r0, [pc, #680]	; (80016ec <_Z10change_mapRiS_S_S_S_S_4Coin+0x350>)
 8001442:	f7ff f9bb 	bl	80007bc <_ZN5Block15Change_positionEii>
B[9].Change_position(111,52);
 8001446:	2234      	movs	r2, #52	; 0x34
 8001448:	216f      	movs	r1, #111	; 0x6f
 800144a:	48a9      	ldr	r0, [pc, #676]	; (80016f0 <_Z10change_mapRiS_S_S_S_S_4Coin+0x354>)
 800144c:	f7ff f9b6 	bl	80007bc <_ZN5Block15Change_positionEii>
B[7].Change_position(70,20);
 8001450:	2214      	movs	r2, #20
 8001452:	2146      	movs	r1, #70	; 0x46
 8001454:	48a7      	ldr	r0, [pc, #668]	; (80016f4 <_Z10change_mapRiS_S_S_S_S_4Coin+0x358>)
 8001456:	f7ff f9b1 	bl	80007bc <_ZN5Block15Change_positionEii>
Block_1_A=31;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	221f      	movs	r2, #31
 800145e:	601a      	str	r2, [r3, #0]
Block_1_B=81;
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	2251      	movs	r2, #81	; 0x51
 8001464:	601a      	str	r2, [r3, #0]
//--------MOBS----------------//
m1.Change_position(91, 44);
 8001466:	222c      	movs	r2, #44	; 0x2c
 8001468:	215b      	movs	r1, #91	; 0x5b
 800146a:	48a3      	ldr	r0, [pc, #652]	; (80016f8 <_Z10change_mapRiS_S_S_S_S_4Coin+0x35c>)
 800146c:	f7ff fc61 	bl	8000d32 <_ZN3Mob15Change_positionEii>
m1.is_mob_alive=true;
 8001470:	4ba1      	ldr	r3, [pc, #644]	; (80016f8 <_Z10change_mapRiS_S_S_S_S_4Coin+0x35c>)
 8001472:	2201      	movs	r2, #1
 8001474:	605a      	str	r2, [r3, #4]
Mob_1_A=90;
 8001476:	6a3b      	ldr	r3, [r7, #32]
 8001478:	225a      	movs	r2, #90	; 0x5a
 800147a:	601a      	str	r2, [r3, #0]
Mob_1_B=120;
 800147c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800147e:	2278      	movs	r2, #120	; 0x78
 8001480:	601a      	str	r2, [r3, #0]
//--------SPIKES--------------//
S[0].Change_position(42, 34); //14
 8001482:	2222      	movs	r2, #34	; 0x22
 8001484:	212a      	movs	r1, #42	; 0x2a
 8001486:	489d      	ldr	r0, [pc, #628]	; (80016fc <_Z10change_mapRiS_S_S_S_S_4Coin+0x360>)
 8001488:	f7ff fe46 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[1].Change_position(57, 34);
 800148c:	2222      	movs	r2, #34	; 0x22
 800148e:	2139      	movs	r1, #57	; 0x39
 8001490:	489b      	ldr	r0, [pc, #620]	; (8001700 <_Z10change_mapRiS_S_S_S_S_4Coin+0x364>)
 8001492:	f7ff fe41 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[2].Change_position(81, 26);
 8001496:	221a      	movs	r2, #26
 8001498:	2151      	movs	r1, #81	; 0x51
 800149a:	489a      	ldr	r0, [pc, #616]	; (8001704 <_Z10change_mapRiS_S_S_S_S_4Coin+0x368>)
 800149c:	f7ff fe3c 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[3].Change_position(86, 26);
 80014a0:	221a      	movs	r2, #26
 80014a2:	2156      	movs	r1, #86	; 0x56
 80014a4:	4898      	ldr	r0, [pc, #608]	; (8001708 <_Z10change_mapRiS_S_S_S_S_4Coin+0x36c>)
 80014a6:	f7ff fe37 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[4].Change_position(122, 16);
 80014aa:	2210      	movs	r2, #16
 80014ac:	217a      	movs	r1, #122	; 0x7a
 80014ae:	4897      	ldr	r0, [pc, #604]	; (800170c <_Z10change_mapRiS_S_S_S_S_4Coin+0x370>)
 80014b0:	f7ff fe32 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[5].Change_position(122, 48);
 80014b4:	2230      	movs	r2, #48	; 0x30
 80014b6:	217a      	movs	r1, #122	; 0x7a
 80014b8:	4895      	ldr	r0, [pc, #596]	; (8001710 <_Z10change_mapRiS_S_S_S_S_4Coin+0x374>)
 80014ba:	f7ff fe2d 	bl	8001118 <_ZN5Spike15Change_positionEii>
//--------COIN--------------/
c1.Change_position(82,44);
 80014be:	222c      	movs	r2, #44	; 0x2c
 80014c0:	2152      	movs	r1, #82	; 0x52
 80014c2:	4894      	ldr	r0, [pc, #592]	; (8001714 <_Z10change_mapRiS_S_S_S_S_4Coin+0x378>)
 80014c4:	f7ff faa5 	bl	8000a12 <_ZN4Coin15Change_positionEii>
c1.is_coin_alive=true;
 80014c8:	4b92      	ldr	r3, [pc, #584]	; (8001714 <_Z10change_mapRiS_S_S_S_S_4Coin+0x378>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	609a      	str	r2, [r3, #8]
was_map_activated[0]=true;
 80014ce:	4b7e      	ldr	r3, [pc, #504]	; (80016c8 <_Z10change_mapRiS_S_S_S_S_4Coin+0x32c>)
 80014d0:	2201      	movs	r2, #1
 80014d2:	601a      	str	r2, [r3, #0]

}
}
if(cur_map==1){// map 2
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d177      	bne.n	80015cc <_Z10change_mapRiS_S_S_S_S_4Coin+0x230>
if(was_map_activated[1]!=true){
 80014dc:	4b7a      	ldr	r3, [pc, #488]	; (80016c8 <_Z10change_mapRiS_S_S_S_S_4Coin+0x32c>)
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d073      	beq.n	80015cc <_Z10change_mapRiS_S_S_S_S_4Coin+0x230>
//-----POSITIONING OBJECTS-----//
//--------PLAYER------------//
boxi.Change_position(2, 0);
 80014e4:	2200      	movs	r2, #0
 80014e6:	2102      	movs	r1, #2
 80014e8:	4878      	ldr	r0, [pc, #480]	; (80016cc <_Z10change_mapRiS_S_S_S_S_4Coin+0x330>)
 80014ea:	f7ff fd09 	bl	8000f00 <_ZN6Player15Change_positionEii>
//--------BLOCKS------------//
B[0].Change_position(1,20);
 80014ee:	2214      	movs	r2, #20
 80014f0:	2101      	movs	r1, #1
 80014f2:	4877      	ldr	r0, [pc, #476]	; (80016d0 <_Z10change_mapRiS_S_S_S_S_4Coin+0x334>)
 80014f4:	f7ff f962 	bl	80007bc <_ZN5Block15Change_positionEii>
B[1].Change_position(26,20);
 80014f8:	2214      	movs	r2, #20
 80014fa:	211a      	movs	r1, #26
 80014fc:	4875      	ldr	r0, [pc, #468]	; (80016d4 <_Z10change_mapRiS_S_S_S_S_4Coin+0x338>)
 80014fe:	f7ff f95d 	bl	80007bc <_ZN5Block15Change_positionEii>
B[2].Change_position(31,58);
 8001502:	223a      	movs	r2, #58	; 0x3a
 8001504:	211f      	movs	r1, #31
 8001506:	4874      	ldr	r0, [pc, #464]	; (80016d8 <_Z10change_mapRiS_S_S_S_S_4Coin+0x33c>)
 8001508:	f7ff f958 	bl	80007bc <_ZN5Block15Change_positionEii>
B[3].Change_position(56,58);
 800150c:	223a      	movs	r2, #58	; 0x3a
 800150e:	2138      	movs	r1, #56	; 0x38
 8001510:	4872      	ldr	r0, [pc, #456]	; (80016dc <_Z10change_mapRiS_S_S_S_S_4Coin+0x340>)
 8001512:	f7ff f953 	bl	80007bc <_ZN5Block15Change_positionEii>
B[4].Change_position(86,58);
 8001516:	223a      	movs	r2, #58	; 0x3a
 8001518:	2156      	movs	r1, #86	; 0x56
 800151a:	4871      	ldr	r0, [pc, #452]	; (80016e0 <_Z10change_mapRiS_S_S_S_S_4Coin+0x344>)
 800151c:	f7ff f94e 	bl	80007bc <_ZN5Block15Change_positionEii>
B[5].Change_position(96,58);
 8001520:	223a      	movs	r2, #58	; 0x3a
 8001522:	2160      	movs	r1, #96	; 0x60
 8001524:	486f      	ldr	r0, [pc, #444]	; (80016e4 <_Z10change_mapRiS_S_S_S_S_4Coin+0x348>)
 8001526:	f7ff f949 	bl	80007bc <_ZN5Block15Change_positionEii>
B[6].Change_position(106,58);
 800152a:	223a      	movs	r2, #58	; 0x3a
 800152c:	216a      	movs	r1, #106	; 0x6a
 800152e:	486e      	ldr	r0, [pc, #440]	; (80016e8 <_Z10change_mapRiS_S_S_S_S_4Coin+0x34c>)
 8001530:	f7ff f944 	bl	80007bc <_ZN5Block15Change_positionEii>
B[8].Change_position(116,58);
 8001534:	223a      	movs	r2, #58	; 0x3a
 8001536:	2174      	movs	r1, #116	; 0x74
 8001538:	486c      	ldr	r0, [pc, #432]	; (80016ec <_Z10change_mapRiS_S_S_S_S_4Coin+0x350>)
 800153a:	f7ff f93f 	bl	80007bc <_ZN5Block15Change_positionEii>
B[9].Change_position(21,58);
 800153e:	223a      	movs	r2, #58	; 0x3a
 8001540:	2115      	movs	r1, #21
 8001542:	486b      	ldr	r0, [pc, #428]	; (80016f0 <_Z10change_mapRiS_S_S_S_S_4Coin+0x354>)
 8001544:	f7ff f93a 	bl	80007bc <_ZN5Block15Change_positionEii>
B[7].Change_position(70,20);
 8001548:	2214      	movs	r2, #20
 800154a:	2146      	movs	r1, #70	; 0x46
 800154c:	4869      	ldr	r0, [pc, #420]	; (80016f4 <_Z10change_mapRiS_S_S_S_S_4Coin+0x358>)
 800154e:	f7ff f935 	bl	80007bc <_ZN5Block15Change_positionEii>
Block_1_A=36;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2224      	movs	r2, #36	; 0x24
 8001556:	601a      	str	r2, [r3, #0]
Block_1_B=96;
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	2260      	movs	r2, #96	; 0x60
 800155c:	601a      	str	r2, [r3, #0]
//--------MOBS----------------//
m1.Change_position(91, 50);
 800155e:	2232      	movs	r2, #50	; 0x32
 8001560:	215b      	movs	r1, #91	; 0x5b
 8001562:	4865      	ldr	r0, [pc, #404]	; (80016f8 <_Z10change_mapRiS_S_S_S_S_4Coin+0x35c>)
 8001564:	f7ff fbe5 	bl	8000d32 <_ZN3Mob15Change_positionEii>
m1.is_mob_alive=true;
 8001568:	4b63      	ldr	r3, [pc, #396]	; (80016f8 <_Z10change_mapRiS_S_S_S_S_4Coin+0x35c>)
 800156a:	2201      	movs	r2, #1
 800156c:	605a      	str	r2, [r3, #4]
Mob_1_A=86;
 800156e:	6a3b      	ldr	r3, [r7, #32]
 8001570:	2256      	movs	r2, #86	; 0x56
 8001572:	601a      	str	r2, [r3, #0]
Mob_1_B=126;
 8001574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001576:	227e      	movs	r2, #126	; 0x7e
 8001578:	601a      	str	r2, [r3, #0]
//--------SPIKES--------------//
S[0].Change_position(18, 32);
 800157a:	2220      	movs	r2, #32
 800157c:	2112      	movs	r1, #18
 800157e:	485f      	ldr	r0, [pc, #380]	; (80016fc <_Z10change_mapRiS_S_S_S_S_4Coin+0x360>)
 8001580:	f7ff fdca 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[1].Change_position(40, 30);
 8001584:	221e      	movs	r2, #30
 8001586:	2128      	movs	r1, #40	; 0x28
 8001588:	485d      	ldr	r0, [pc, #372]	; (8001700 <_Z10change_mapRiS_S_S_S_S_4Coin+0x364>)
 800158a:	f7ff fdc5 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[2].Change_position(47, 30);
 800158e:	221e      	movs	r2, #30
 8001590:	212f      	movs	r1, #47	; 0x2f
 8001592:	485c      	ldr	r0, [pc, #368]	; (8001704 <_Z10change_mapRiS_S_S_S_S_4Coin+0x368>)
 8001594:	f7ff fdc0 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[3].Change_position(54, 30);
 8001598:	221e      	movs	r2, #30
 800159a:	2136      	movs	r1, #54	; 0x36
 800159c:	485a      	ldr	r0, [pc, #360]	; (8001708 <_Z10change_mapRiS_S_S_S_S_4Coin+0x36c>)
 800159e:	f7ff fdbb 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[4].Change_position(61, 30);
 80015a2:	221e      	movs	r2, #30
 80015a4:	213d      	movs	r1, #61	; 0x3d
 80015a6:	4859      	ldr	r0, [pc, #356]	; (800170c <_Z10change_mapRiS_S_S_S_S_4Coin+0x370>)
 80015a8:	f7ff fdb6 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[5].Change_position(96, 32);
 80015ac:	2220      	movs	r2, #32
 80015ae:	2160      	movs	r1, #96	; 0x60
 80015b0:	4857      	ldr	r0, [pc, #348]	; (8001710 <_Z10change_mapRiS_S_S_S_S_4Coin+0x374>)
 80015b2:	f7ff fdb1 	bl	8001118 <_ZN5Spike15Change_positionEii>
//--------COIN--------------/
c1.Change_position(32,45);
 80015b6:	222d      	movs	r2, #45	; 0x2d
 80015b8:	2120      	movs	r1, #32
 80015ba:	4856      	ldr	r0, [pc, #344]	; (8001714 <_Z10change_mapRiS_S_S_S_S_4Coin+0x378>)
 80015bc:	f7ff fa29 	bl	8000a12 <_ZN4Coin15Change_positionEii>
c1.is_coin_alive=true;
 80015c0:	4b54      	ldr	r3, [pc, #336]	; (8001714 <_Z10change_mapRiS_S_S_S_S_4Coin+0x378>)
 80015c2:	2201      	movs	r2, #1
 80015c4:	609a      	str	r2, [r3, #8]
was_map_activated[1]=true;
 80015c6:	4b40      	ldr	r3, [pc, #256]	; (80016c8 <_Z10change_mapRiS_S_S_S_S_4Coin+0x32c>)
 80015c8:	2201      	movs	r2, #1
 80015ca:	605a      	str	r2, [r3, #4]
 }
}

if(cur_map==2){// map 3
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	f040 80a7 	bne.w	8001724 <_Z10change_mapRiS_S_S_S_S_4Coin+0x388>
if(was_map_activated[2]!=true){
 80015d6:	4b3c      	ldr	r3, [pc, #240]	; (80016c8 <_Z10change_mapRiS_S_S_S_S_4Coin+0x32c>)
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	2b01      	cmp	r3, #1
 80015dc:	f000 80a2 	beq.w	8001724 <_Z10change_mapRiS_S_S_S_S_4Coin+0x388>
//-----POSITIONING OBJECTS-----//
//--------PLAYER------------//
boxi.Change_position(5, 0);
 80015e0:	2200      	movs	r2, #0
 80015e2:	2105      	movs	r1, #5
 80015e4:	4839      	ldr	r0, [pc, #228]	; (80016cc <_Z10change_mapRiS_S_S_S_S_4Coin+0x330>)
 80015e6:	f7ff fc8b 	bl	8000f00 <_ZN6Player15Change_positionEii>
//--------BLOCKS------------//
B[0].Change_position(1,46);
 80015ea:	222e      	movs	r2, #46	; 0x2e
 80015ec:	2101      	movs	r1, #1
 80015ee:	4838      	ldr	r0, [pc, #224]	; (80016d0 <_Z10change_mapRiS_S_S_S_S_4Coin+0x334>)
 80015f0:	f7ff f8e4 	bl	80007bc <_ZN5Block15Change_positionEii>
B[1].Change_position(31,58);
 80015f4:	223a      	movs	r2, #58	; 0x3a
 80015f6:	211f      	movs	r1, #31
 80015f8:	4836      	ldr	r0, [pc, #216]	; (80016d4 <_Z10change_mapRiS_S_S_S_S_4Coin+0x338>)
 80015fa:	f7ff f8df 	bl	80007bc <_ZN5Block15Change_positionEii>
B[2].Change_position(51,58);
 80015fe:	223a      	movs	r2, #58	; 0x3a
 8001600:	2133      	movs	r1, #51	; 0x33
 8001602:	4835      	ldr	r0, [pc, #212]	; (80016d8 <_Z10change_mapRiS_S_S_S_S_4Coin+0x33c>)
 8001604:	f7ff f8da 	bl	80007bc <_ZN5Block15Change_positionEii>
B[3].Change_position(51,58);
 8001608:	223a      	movs	r2, #58	; 0x3a
 800160a:	2133      	movs	r1, #51	; 0x33
 800160c:	4833      	ldr	r0, [pc, #204]	; (80016dc <_Z10change_mapRiS_S_S_S_S_4Coin+0x340>)
 800160e:	f7ff f8d5 	bl	80007bc <_ZN5Block15Change_positionEii>
B[4].Change_position(61,58);
 8001612:	223a      	movs	r2, #58	; 0x3a
 8001614:	213d      	movs	r1, #61	; 0x3d
 8001616:	4832      	ldr	r0, [pc, #200]	; (80016e0 <_Z10change_mapRiS_S_S_S_S_4Coin+0x344>)
 8001618:	f7ff f8d0 	bl	80007bc <_ZN5Block15Change_positionEii>
B[5].Change_position(71,58);
 800161c:	223a      	movs	r2, #58	; 0x3a
 800161e:	2147      	movs	r1, #71	; 0x47
 8001620:	4830      	ldr	r0, [pc, #192]	; (80016e4 <_Z10change_mapRiS_S_S_S_S_4Coin+0x348>)
 8001622:	f7ff f8cb 	bl	80007bc <_ZN5Block15Change_positionEii>
B[6].Change_position(96,52);
 8001626:	2234      	movs	r2, #52	; 0x34
 8001628:	2160      	movs	r1, #96	; 0x60
 800162a:	482f      	ldr	r0, [pc, #188]	; (80016e8 <_Z10change_mapRiS_S_S_S_S_4Coin+0x34c>)
 800162c:	f7ff f8c6 	bl	80007bc <_ZN5Block15Change_positionEii>
B[8].Change_position(106,42);
 8001630:	222a      	movs	r2, #42	; 0x2a
 8001632:	216a      	movs	r1, #106	; 0x6a
 8001634:	482d      	ldr	r0, [pc, #180]	; (80016ec <_Z10change_mapRiS_S_S_S_S_4Coin+0x350>)
 8001636:	f7ff f8c1 	bl	80007bc <_ZN5Block15Change_positionEii>
B[9].Change_position(41,22);
 800163a:	2216      	movs	r2, #22
 800163c:	2129      	movs	r1, #41	; 0x29
 800163e:	482c      	ldr	r0, [pc, #176]	; (80016f0 <_Z10change_mapRiS_S_S_S_S_4Coin+0x354>)
 8001640:	f7ff f8bc 	bl	80007bc <_ZN5Block15Change_positionEii>
B[7].Change_position(70,32);
 8001644:	2220      	movs	r2, #32
 8001646:	2146      	movs	r1, #70	; 0x46
 8001648:	482a      	ldr	r0, [pc, #168]	; (80016f4 <_Z10change_mapRiS_S_S_S_S_4Coin+0x358>)
 800164a:	f7ff f8b7 	bl	80007bc <_ZN5Block15Change_positionEii>
Block_1_A=51;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2233      	movs	r2, #51	; 0x33
 8001652:	601a      	str	r2, [r3, #0]
Block_1_B=106;
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	226a      	movs	r2, #106	; 0x6a
 8001658:	601a      	str	r2, [r3, #0]
//--------MOBS----------------//
m1.Change_position(60, 50);
 800165a:	2232      	movs	r2, #50	; 0x32
 800165c:	213c      	movs	r1, #60	; 0x3c
 800165e:	4826      	ldr	r0, [pc, #152]	; (80016f8 <_Z10change_mapRiS_S_S_S_S_4Coin+0x35c>)
 8001660:	f7ff fb67 	bl	8000d32 <_ZN3Mob15Change_positionEii>
m1.is_mob_alive=true;
 8001664:	4b24      	ldr	r3, [pc, #144]	; (80016f8 <_Z10change_mapRiS_S_S_S_S_4Coin+0x35c>)
 8001666:	2201      	movs	r2, #1
 8001668:	605a      	str	r2, [r3, #4]
Mob_1_A=51;
 800166a:	6a3b      	ldr	r3, [r7, #32]
 800166c:	2233      	movs	r2, #51	; 0x33
 800166e:	601a      	str	r2, [r3, #0]
Mob_1_B=81;
 8001670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001672:	2251      	movs	r2, #81	; 0x51
 8001674:	601a      	str	r2, [r3, #0]
//--------SPIKES--------------//
S[0].Change_position(17, 56);
 8001676:	2238      	movs	r2, #56	; 0x38
 8001678:	2111      	movs	r1, #17
 800167a:	4820      	ldr	r0, [pc, #128]	; (80016fc <_Z10change_mapRiS_S_S_S_S_4Coin+0x360>)
 800167c:	f7ff fd4c 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[1].Change_position(22, 56);
 8001680:	2238      	movs	r2, #56	; 0x38
 8001682:	2116      	movs	r1, #22
 8001684:	481e      	ldr	r0, [pc, #120]	; (8001700 <_Z10change_mapRiS_S_S_S_S_4Coin+0x364>)
 8001686:	f7ff fd47 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[2].Change_position(83, 56);
 800168a:	2238      	movs	r2, #56	; 0x38
 800168c:	2153      	movs	r1, #83	; 0x53
 800168e:	481d      	ldr	r0, [pc, #116]	; (8001704 <_Z10change_mapRiS_S_S_S_S_4Coin+0x368>)
 8001690:	f7ff fd42 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[3].Change_position(89, 56);
 8001694:	2238      	movs	r2, #56	; 0x38
 8001696:	2159      	movs	r1, #89	; 0x59
 8001698:	481b      	ldr	r0, [pc, #108]	; (8001708 <_Z10change_mapRiS_S_S_S_S_4Coin+0x36c>)
 800169a:	f7ff fd3d 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[4].Change_position(12, 56);
 800169e:	2238      	movs	r2, #56	; 0x38
 80016a0:	210c      	movs	r1, #12
 80016a2:	481a      	ldr	r0, [pc, #104]	; (800170c <_Z10change_mapRiS_S_S_S_S_4Coin+0x370>)
 80016a4:	f7ff fd38 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[5].Change_position(120, 35);
 80016a8:	2223      	movs	r2, #35	; 0x23
 80016aa:	2178      	movs	r1, #120	; 0x78
 80016ac:	4818      	ldr	r0, [pc, #96]	; (8001710 <_Z10change_mapRiS_S_S_S_S_4Coin+0x374>)
 80016ae:	f7ff fd33 	bl	8001118 <_ZN5Spike15Change_positionEii>
//--------COIN--------------/
c1.Change_position(42,12);
 80016b2:	220c      	movs	r2, #12
 80016b4:	212a      	movs	r1, #42	; 0x2a
 80016b6:	4817      	ldr	r0, [pc, #92]	; (8001714 <_Z10change_mapRiS_S_S_S_S_4Coin+0x378>)
 80016b8:	f7ff f9ab 	bl	8000a12 <_ZN4Coin15Change_positionEii>
 80016bc:	e02c      	b.n	8001718 <_Z10change_mapRiS_S_S_S_S_4Coin+0x37c>
 80016be:	bf00      	nop
 80016c0:	20000568 	.word	0x20000568
 80016c4:	aaaaaaab 	.word	0xaaaaaaab
 80016c8:	20000524 	.word	0x20000524
 80016cc:	20000190 	.word	0x20000190
 80016d0:	200001c0 	.word	0x200001c0
 80016d4:	200001f4 	.word	0x200001f4
 80016d8:	20000228 	.word	0x20000228
 80016dc:	2000025c 	.word	0x2000025c
 80016e0:	20000290 	.word	0x20000290
 80016e4:	200002c4 	.word	0x200002c4
 80016e8:	200002f8 	.word	0x200002f8
 80016ec:	20000360 	.word	0x20000360
 80016f0:	20000394 	.word	0x20000394
 80016f4:	2000032c 	.word	0x2000032c
 80016f8:	200003c8 	.word	0x200003c8
 80016fc:	200003fc 	.word	0x200003fc
 8001700:	20000424 	.word	0x20000424
 8001704:	2000044c 	.word	0x2000044c
 8001708:	20000474 	.word	0x20000474
 800170c:	2000049c 	.word	0x2000049c
 8001710:	200004c4 	.word	0x200004c4
 8001714:	200004ec 	.word	0x200004ec
c1.is_coin_alive=true;
 8001718:	4b80      	ldr	r3, [pc, #512]	; (800191c <_Z10change_mapRiS_S_S_S_S_4Coin+0x580>)
 800171a:	2201      	movs	r2, #1
 800171c:	609a      	str	r2, [r3, #8]
was_map_activated[2]=true;
 800171e:	4b80      	ldr	r3, [pc, #512]	; (8001920 <_Z10change_mapRiS_S_S_S_S_4Coin+0x584>)
 8001720:	2201      	movs	r2, #1
 8001722:	609a      	str	r2, [r3, #8]
 }
}
if(cur_map==3){// map 4
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2b03      	cmp	r3, #3
 800172a:	d177      	bne.n	800181c <_Z10change_mapRiS_S_S_S_S_4Coin+0x480>
if(was_map_activated[3]!=true){
 800172c:	4b7c      	ldr	r3, [pc, #496]	; (8001920 <_Z10change_mapRiS_S_S_S_S_4Coin+0x584>)
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d073      	beq.n	800181c <_Z10change_mapRiS_S_S_S_S_4Coin+0x480>

//-----POSITIONING OBJECTS-----//
//--------PLAYER------------//
boxi.Change_position(111, 0);
 8001734:	2200      	movs	r2, #0
 8001736:	216f      	movs	r1, #111	; 0x6f
 8001738:	487a      	ldr	r0, [pc, #488]	; (8001924 <_Z10change_mapRiS_S_S_S_S_4Coin+0x588>)
 800173a:	f7ff fbe1 	bl	8000f00 <_ZN6Player15Change_positionEii>
//--------BLOCKS------------//
B[0].Change_position(111,30);
 800173e:	221e      	movs	r2, #30
 8001740:	216f      	movs	r1, #111	; 0x6f
 8001742:	4879      	ldr	r0, [pc, #484]	; (8001928 <_Z10change_mapRiS_S_S_S_S_4Coin+0x58c>)
 8001744:	f7ff f83a 	bl	80007bc <_ZN5Block15Change_positionEii>
B[1].Change_position(86,30);
 8001748:	221e      	movs	r2, #30
 800174a:	2156      	movs	r1, #86	; 0x56
 800174c:	4877      	ldr	r0, [pc, #476]	; (800192c <_Z10change_mapRiS_S_S_S_S_4Coin+0x590>)
 800174e:	f7ff f835 	bl	80007bc <_ZN5Block15Change_positionEii>
B[2].Change_position(66,20);
 8001752:	2214      	movs	r2, #20
 8001754:	2142      	movs	r1, #66	; 0x42
 8001756:	4876      	ldr	r0, [pc, #472]	; (8001930 <_Z10change_mapRiS_S_S_S_S_4Coin+0x594>)
 8001758:	f7ff f830 	bl	80007bc <_ZN5Block15Change_positionEii>
B[3].Change_position(1,52);
 800175c:	2234      	movs	r2, #52	; 0x34
 800175e:	2101      	movs	r1, #1
 8001760:	4874      	ldr	r0, [pc, #464]	; (8001934 <_Z10change_mapRiS_S_S_S_S_4Coin+0x598>)
 8001762:	f7ff f82b 	bl	80007bc <_ZN5Block15Change_positionEii>
B[4].Change_position(21,52);
 8001766:	2234      	movs	r2, #52	; 0x34
 8001768:	2115      	movs	r1, #21
 800176a:	4873      	ldr	r0, [pc, #460]	; (8001938 <_Z10change_mapRiS_S_S_S_S_4Coin+0x59c>)
 800176c:	f7ff f826 	bl	80007bc <_ZN5Block15Change_positionEii>
B[5].Change_position(46,52);
 8001770:	2234      	movs	r2, #52	; 0x34
 8001772:	212e      	movs	r1, #46	; 0x2e
 8001774:	4871      	ldr	r0, [pc, #452]	; (800193c <_Z10change_mapRiS_S_S_S_S_4Coin+0x5a0>)
 8001776:	f7ff f821 	bl	80007bc <_ZN5Block15Change_positionEii>
B[6].Change_position(46,30);
 800177a:	221e      	movs	r2, #30
 800177c:	212e      	movs	r1, #46	; 0x2e
 800177e:	4870      	ldr	r0, [pc, #448]	; (8001940 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5a4>)
 8001780:	f7ff f81c 	bl	80007bc <_ZN5Block15Change_positionEii>
B[8].Change_position(101,58);
 8001784:	223a      	movs	r2, #58	; 0x3a
 8001786:	2165      	movs	r1, #101	; 0x65
 8001788:	486e      	ldr	r0, [pc, #440]	; (8001944 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5a8>)
 800178a:	f7ff f817 	bl	80007bc <_ZN5Block15Change_positionEii>
B[9].Change_position(121,58);
 800178e:	223a      	movs	r2, #58	; 0x3a
 8001790:	2179      	movs	r1, #121	; 0x79
 8001792:	486d      	ldr	r0, [pc, #436]	; (8001948 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5ac>)
 8001794:	f7ff f812 	bl	80007bc <_ZN5Block15Change_positionEii>
B[7].Change_position(46,16);
 8001798:	2210      	movs	r2, #16
 800179a:	212e      	movs	r1, #46	; 0x2e
 800179c:	486b      	ldr	r0, [pc, #428]	; (800194c <_Z10change_mapRiS_S_S_S_S_4Coin+0x5b0>)
 800179e:	f7ff f80d 	bl	80007bc <_ZN5Block15Change_positionEii>
Block_1_A=21;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2215      	movs	r2, #21
 80017a6:	601a      	str	r2, [r3, #0]
Block_1_B=66;
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	2242      	movs	r2, #66	; 0x42
 80017ac:	601a      	str	r2, [r3, #0]
//--------MOBS----------------//
m1.Change_position(21, 44);
 80017ae:	222c      	movs	r2, #44	; 0x2c
 80017b0:	2115      	movs	r1, #21
 80017b2:	4867      	ldr	r0, [pc, #412]	; (8001950 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5b4>)
 80017b4:	f7ff fabd 	bl	8000d32 <_ZN3Mob15Change_positionEii>
m1.is_mob_alive=true;
 80017b8:	4b65      	ldr	r3, [pc, #404]	; (8001950 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5b4>)
 80017ba:	2201      	movs	r2, #1
 80017bc:	605a      	str	r2, [r3, #4]
Mob_1_A=1;
 80017be:	6a3b      	ldr	r3, [r7, #32]
 80017c0:	2201      	movs	r2, #1
 80017c2:	601a      	str	r2, [r3, #0]
Mob_1_B=46;
 80017c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c6:	222e      	movs	r2, #46	; 0x2e
 80017c8:	601a      	str	r2, [r3, #0]
//--------SPIKES--------------//
S[0].Change_position(11, 20);
 80017ca:	2214      	movs	r2, #20
 80017cc:	210b      	movs	r1, #11
 80017ce:	4861      	ldr	r0, [pc, #388]	; (8001954 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5b8>)
 80017d0:	f7ff fca2 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[1].Change_position(17, 20);
 80017d4:	2214      	movs	r2, #20
 80017d6:	2111      	movs	r1, #17
 80017d8:	485f      	ldr	r0, [pc, #380]	; (8001958 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5bc>)
 80017da:	f7ff fc9d 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[2].Change_position(26, 30);
 80017de:	221e      	movs	r2, #30
 80017e0:	211a      	movs	r1, #26
 80017e2:	485e      	ldr	r0, [pc, #376]	; (800195c <_Z10change_mapRiS_S_S_S_S_4Coin+0x5c0>)
 80017e4:	f7ff fc98 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[3].Change_position(31, 30);
 80017e8:	221e      	movs	r2, #30
 80017ea:	211f      	movs	r1, #31
 80017ec:	485c      	ldr	r0, [pc, #368]	; (8001960 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5c4>)
 80017ee:	f7ff fc93 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[4].Change_position(46, 24);
 80017f2:	2218      	movs	r2, #24
 80017f4:	212e      	movs	r1, #46	; 0x2e
 80017f6:	485b      	ldr	r0, [pc, #364]	; (8001964 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5c8>)
 80017f8:	f7ff fc8e 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[5].Change_position(51,24);
 80017fc:	2218      	movs	r2, #24
 80017fe:	2133      	movs	r1, #51	; 0x33
 8001800:	4859      	ldr	r0, [pc, #356]	; (8001968 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5cc>)
 8001802:	f7ff fc89 	bl	8001118 <_ZN5Spike15Change_positionEii>
//--------COIN--------------/
c1.Change_position(48,44);
 8001806:	222c      	movs	r2, #44	; 0x2c
 8001808:	2130      	movs	r1, #48	; 0x30
 800180a:	4844      	ldr	r0, [pc, #272]	; (800191c <_Z10change_mapRiS_S_S_S_S_4Coin+0x580>)
 800180c:	f7ff f901 	bl	8000a12 <_ZN4Coin15Change_positionEii>
c1.is_coin_alive=true;
 8001810:	4b42      	ldr	r3, [pc, #264]	; (800191c <_Z10change_mapRiS_S_S_S_S_4Coin+0x580>)
 8001812:	2201      	movs	r2, #1
 8001814:	609a      	str	r2, [r3, #8]
was_map_activated[3]=true;
 8001816:	4b42      	ldr	r3, [pc, #264]	; (8001920 <_Z10change_mapRiS_S_S_S_S_4Coin+0x584>)
 8001818:	2201      	movs	r2, #1
 800181a:	60da      	str	r2, [r3, #12]
 }
}
if(cur_map==4){// map 5
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	2b04      	cmp	r3, #4
 8001822:	d177      	bne.n	8001914 <_Z10change_mapRiS_S_S_S_S_4Coin+0x578>
if(was_map_activated[4]!=true){
 8001824:	4b3e      	ldr	r3, [pc, #248]	; (8001920 <_Z10change_mapRiS_S_S_S_S_4Coin+0x584>)
 8001826:	691b      	ldr	r3, [r3, #16]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d073      	beq.n	8001914 <_Z10change_mapRiS_S_S_S_S_4Coin+0x578>
//-----POSITIONING OBJECTS-----//
//--------PLAYER------------//
boxi.Change_position(3, 26);
 800182c:	221a      	movs	r2, #26
 800182e:	2103      	movs	r1, #3
 8001830:	483c      	ldr	r0, [pc, #240]	; (8001924 <_Z10change_mapRiS_S_S_S_S_4Coin+0x588>)
 8001832:	f7ff fb65 	bl	8000f00 <_ZN6Player15Change_positionEii>
//--------BLOCKS------------//
B[0].Change_position(1,36);
 8001836:	2224      	movs	r2, #36	; 0x24
 8001838:	2101      	movs	r1, #1
 800183a:	483b      	ldr	r0, [pc, #236]	; (8001928 <_Z10change_mapRiS_S_S_S_S_4Coin+0x58c>)
 800183c:	f7fe ffbe 	bl	80007bc <_ZN5Block15Change_positionEii>
B[1].Change_position(11,36);
 8001840:	2224      	movs	r2, #36	; 0x24
 8001842:	210b      	movs	r1, #11
 8001844:	4839      	ldr	r0, [pc, #228]	; (800192c <_Z10change_mapRiS_S_S_S_S_4Coin+0x590>)
 8001846:	f7fe ffb9 	bl	80007bc <_ZN5Block15Change_positionEii>

B[2].Change_position(31,44);
 800184a:	222c      	movs	r2, #44	; 0x2c
 800184c:	211f      	movs	r1, #31
 800184e:	4838      	ldr	r0, [pc, #224]	; (8001930 <_Z10change_mapRiS_S_S_S_S_4Coin+0x594>)
 8001850:	f7fe ffb4 	bl	80007bc <_ZN5Block15Change_positionEii>
B[3].Change_position(46,44);
 8001854:	222c      	movs	r2, #44	; 0x2c
 8001856:	212e      	movs	r1, #46	; 0x2e
 8001858:	4836      	ldr	r0, [pc, #216]	; (8001934 <_Z10change_mapRiS_S_S_S_S_4Coin+0x598>)
 800185a:	f7fe ffaf 	bl	80007bc <_ZN5Block15Change_positionEii>
B[4].Change_position(61,44);
 800185e:	222c      	movs	r2, #44	; 0x2c
 8001860:	213d      	movs	r1, #61	; 0x3d
 8001862:	4835      	ldr	r0, [pc, #212]	; (8001938 <_Z10change_mapRiS_S_S_S_S_4Coin+0x59c>)
 8001864:	f7fe ffaa 	bl	80007bc <_ZN5Block15Change_positionEii>

B[5].Change_position(81,36);
 8001868:	2224      	movs	r2, #36	; 0x24
 800186a:	2151      	movs	r1, #81	; 0x51
 800186c:	4833      	ldr	r0, [pc, #204]	; (800193c <_Z10change_mapRiS_S_S_S_S_4Coin+0x5a0>)
 800186e:	f7fe ffa5 	bl	80007bc <_ZN5Block15Change_positionEii>
B[6].Change_position(96,26);
 8001872:	221a      	movs	r2, #26
 8001874:	2160      	movs	r1, #96	; 0x60
 8001876:	4832      	ldr	r0, [pc, #200]	; (8001940 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5a4>)
 8001878:	f7fe ffa0 	bl	80007bc <_ZN5Block15Change_positionEii>
B[8].Change_position(106,16);
 800187c:	2210      	movs	r2, #16
 800187e:	216a      	movs	r1, #106	; 0x6a
 8001880:	4830      	ldr	r0, [pc, #192]	; (8001944 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5a8>)
 8001882:	f7fe ff9b 	bl	80007bc <_ZN5Block15Change_positionEii>
B[9].Change_position(1,16);
 8001886:	2210      	movs	r2, #16
 8001888:	2101      	movs	r1, #1
 800188a:	482f      	ldr	r0, [pc, #188]	; (8001948 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5ac>)
 800188c:	f7fe ff96 	bl	80007bc <_ZN5Block15Change_positionEii>
B[7].Change_position(56,16);
 8001890:	2210      	movs	r2, #16
 8001892:	2138      	movs	r1, #56	; 0x38
 8001894:	482d      	ldr	r0, [pc, #180]	; (800194c <_Z10change_mapRiS_S_S_S_S_4Coin+0x5b0>)
 8001896:	f7fe ff91 	bl	80007bc <_ZN5Block15Change_positionEii>
Block_1_A=11;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	220b      	movs	r2, #11
 800189e:	601a      	str	r2, [r3, #0]
Block_1_B=106;
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	226a      	movs	r2, #106	; 0x6a
 80018a4:	601a      	str	r2, [r3, #0]
//--------MOBS----------------//
m1.Change_position(46,36);
 80018a6:	2224      	movs	r2, #36	; 0x24
 80018a8:	212e      	movs	r1, #46	; 0x2e
 80018aa:	4829      	ldr	r0, [pc, #164]	; (8001950 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5b4>)
 80018ac:	f7ff fa41 	bl	8000d32 <_ZN3Mob15Change_positionEii>
m1.is_mob_alive=true;
 80018b0:	4b27      	ldr	r3, [pc, #156]	; (8001950 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5b4>)
 80018b2:	2201      	movs	r2, #1
 80018b4:	605a      	str	r2, [r3, #4]
Mob_1_A=31;
 80018b6:	6a3b      	ldr	r3, [r7, #32]
 80018b8:	221f      	movs	r2, #31
 80018ba:	601a      	str	r2, [r3, #0]
Mob_1_B=71;
 80018bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018be:	2247      	movs	r2, #71	; 0x47
 80018c0:	601a      	str	r2, [r3, #0]
//--------SPIKES--------------//
S[0].Change_position(21, 42);
 80018c2:	222a      	movs	r2, #42	; 0x2a
 80018c4:	2115      	movs	r1, #21
 80018c6:	4823      	ldr	r0, [pc, #140]	; (8001954 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5b8>)
 80018c8:	f7ff fc26 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[1].Change_position(26, 42);
 80018cc:	222a      	movs	r2, #42	; 0x2a
 80018ce:	211a      	movs	r1, #26
 80018d0:	4821      	ldr	r0, [pc, #132]	; (8001958 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5bc>)
 80018d2:	f7ff fc21 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[2].Change_position(71, 42);
 80018d6:	222a      	movs	r2, #42	; 0x2a
 80018d8:	2147      	movs	r1, #71	; 0x47
 80018da:	4820      	ldr	r0, [pc, #128]	; (800195c <_Z10change_mapRiS_S_S_S_S_4Coin+0x5c0>)
 80018dc:	f7ff fc1c 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[3].Change_position(76, 42);
 80018e0:	222a      	movs	r2, #42	; 0x2a
 80018e2:	214c      	movs	r1, #76	; 0x4c
 80018e4:	481e      	ldr	r0, [pc, #120]	; (8001960 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5c4>)
 80018e6:	f7ff fc17 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[4].Change_position(91, 30);
 80018ea:	221e      	movs	r2, #30
 80018ec:	215b      	movs	r1, #91	; 0x5b
 80018ee:	481d      	ldr	r0, [pc, #116]	; (8001964 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5c8>)
 80018f0:	f7ff fc12 	bl	8001118 <_ZN5Spike15Change_positionEii>
S[5].Change_position(116,20);
 80018f4:	2214      	movs	r2, #20
 80018f6:	2174      	movs	r1, #116	; 0x74
 80018f8:	481b      	ldr	r0, [pc, #108]	; (8001968 <_Z10change_mapRiS_S_S_S_S_4Coin+0x5cc>)
 80018fa:	f7ff fc0d 	bl	8001118 <_ZN5Spike15Change_positionEii>
//--------COIN--------------/
c1.Change_position(3,8);
 80018fe:	2208      	movs	r2, #8
 8001900:	2103      	movs	r1, #3
 8001902:	4806      	ldr	r0, [pc, #24]	; (800191c <_Z10change_mapRiS_S_S_S_S_4Coin+0x580>)
 8001904:	f7ff f885 	bl	8000a12 <_ZN4Coin15Change_positionEii>
c1.is_coin_alive=true;
 8001908:	4b04      	ldr	r3, [pc, #16]	; (800191c <_Z10change_mapRiS_S_S_S_S_4Coin+0x580>)
 800190a:	2201      	movs	r2, #1
 800190c:	609a      	str	r2, [r3, #8]
was_map_activated[4]=true;
 800190e:	4b04      	ldr	r3, [pc, #16]	; (8001920 <_Z10change_mapRiS_S_S_S_S_4Coin+0x584>)
 8001910:	2201      	movs	r2, #1
 8001912:	611a      	str	r2, [r3, #16]
 }
}
}
}
 8001914:	bf00      	nop
 8001916:	3718      	adds	r7, #24
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	200004ec 	.word	0x200004ec
 8001920:	20000524 	.word	0x20000524
 8001924:	20000190 	.word	0x20000190
 8001928:	200001c0 	.word	0x200001c0
 800192c:	200001f4 	.word	0x200001f4
 8001930:	20000228 	.word	0x20000228
 8001934:	2000025c 	.word	0x2000025c
 8001938:	20000290 	.word	0x20000290
 800193c:	200002c4 	.word	0x200002c4
 8001940:	200002f8 	.word	0x200002f8
 8001944:	20000360 	.word	0x20000360
 8001948:	20000394 	.word	0x20000394
 800194c:	2000032c 	.word	0x2000032c
 8001950:	200003c8 	.word	0x200003c8
 8001954:	200003fc 	.word	0x200003fc
 8001958:	20000424 	.word	0x20000424
 800195c:	2000044c 	.word	0x2000044c
 8001960:	20000474 	.word	0x20000474
 8001964:	2000049c 	.word	0x2000049c
 8001968:	200004c4 	.word	0x200004c4

0800196c <_Z16Check_the_borderR6Playeri>:
/*--------------------Check border--------------------------------------------*/

// Our screen is 128x64px width=128px

void Check_the_border(Player &player,int width){//function blocking boxi on the borders of the map
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	6039      	str	r1, [r7, #0]
	if(player.LHIT<=0){//if boxi hit the left wall of the map
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	69db      	ldr	r3, [r3, #28]
 800197a:	2b00      	cmp	r3, #0
 800197c:	dc04      	bgt.n	8001988 <_Z16Check_the_borderR6Playeri+0x1c>
		player.pos_x++;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	1c5a      	adds	r2, r3, #1
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	60da      	str	r2, [r3, #12]
	}
	if(player.RHIT>=width){//if boxi hit the right wall of the map
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6a1b      	ldr	r3, [r3, #32]
 800198c:	683a      	ldr	r2, [r7, #0]
 800198e:	429a      	cmp	r2, r3
 8001990:	dc04      	bgt.n	800199c <_Z16Check_the_borderR6Playeri+0x30>
		player.pos_x--;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	1e5a      	subs	r2, r3, #1
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	60da      	str	r2, [r3, #12]
	}
}
 800199c:	bf00      	nop
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr

080019a8 <_Z10easter_eggR6Player>:
/*-------------------Easter egg----------------------------------------------*/
//Its easter egg on map 5 on the right bottom corner of the map
void easter_egg(Player &player){
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
	if((player.RHIT>=124)&&(player.pos_y>=40)&&(current_map==3)){
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6a1b      	ldr	r3, [r3, #32]
 80019b4:	2b7b      	cmp	r3, #123	; 0x7b
 80019b6:	dd4d      	ble.n	8001a54 <_Z10easter_eggR6Player+0xac>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	2b27      	cmp	r3, #39	; 0x27
 80019be:	dd49      	ble.n	8001a54 <_Z10easter_eggR6Player+0xac>
 80019c0:	4b26      	ldr	r3, [pc, #152]	; (8001a5c <_Z10easter_eggR6Player+0xb4>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2b03      	cmp	r3, #3
 80019c6:	d145      	bne.n	8001a54 <_Z10easter_eggR6Player+0xac>
	  //--CHANGE POSINTIONS--//
	  player.Change_position(80,34);
 80019c8:	2222      	movs	r2, #34	; 0x22
 80019ca:	2150      	movs	r1, #80	; 0x50
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f7ff fa97 	bl	8000f00 <_ZN6Player15Change_positionEii>
	  m1.Change_position(80,43);
 80019d2:	222b      	movs	r2, #43	; 0x2b
 80019d4:	2150      	movs	r1, #80	; 0x50
 80019d6:	4822      	ldr	r0, [pc, #136]	; (8001a60 <_Z10easter_eggR6Player+0xb8>)
 80019d8:	f7ff f9ab 	bl	8000d32 <_ZN3Mob15Change_positionEii>
	  B[0].Change_position(80,52);
 80019dc:	2234      	movs	r2, #52	; 0x34
 80019de:	2150      	movs	r1, #80	; 0x50
 80019e0:	4820      	ldr	r0, [pc, #128]	; (8001a64 <_Z10easter_eggR6Player+0xbc>)
 80019e2:	f7fe feeb 	bl	80007bc <_ZN5Block15Change_positionEii>
	  //--DISPLAY--//
	  ssd1306_Fill(Black);
 80019e6:	2000      	movs	r0, #0
 80019e8:	f000 fdb6 	bl	8002558 <ssd1306_Fill>
	  player.Display_Player();
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f7ff f9f9 	bl	8000de4 <_ZN6Player14Display_PlayerEv>
	  m1.Display_mob();
 80019f2:	481b      	ldr	r0, [pc, #108]	; (8001a60 <_Z10easter_eggR6Player+0xb8>)
 80019f4:	f7ff f97d 	bl	8000cf2 <_ZN3Mob11Display_mobEv>
	  B[0].Display_Block();
 80019f8:	481a      	ldr	r0, [pc, #104]	; (8001a64 <_Z10easter_eggR6Player+0xbc>)
 80019fa:	f7fe fdd7 	bl	80005ac <_ZN5Block13Display_BlockEv>
	  easter_egg_map.Display_map();
 80019fe:	481a      	ldr	r0, [pc, #104]	; (8001a68 <_Z10easter_eggR6Player+0xc0>)
 8001a00:	f7ff f85c 	bl	8000abc <_ZN3Map11Display_mapEv>
	  ssd1306_SetCursor(30, 34);
 8001a04:	2122      	movs	r1, #34	; 0x22
 8001a06:	201e      	movs	r0, #30
 8001a08:	f000 fef4 	bl	80027f4 <ssd1306_SetCursor>
	  ssd1306_WriteString(Szymon_string, Font_6x8, White);
 8001a0c:	4a17      	ldr	r2, [pc, #92]	; (8001a6c <_Z10easter_eggR6Player+0xc4>)
 8001a0e:	2301      	movs	r3, #1
 8001a10:	ca06      	ldmia	r2, {r1, r2}
 8001a12:	4817      	ldr	r0, [pc, #92]	; (8001a70 <_Z10easter_eggR6Player+0xc8>)
 8001a14:	f000 fec8 	bl	80027a8 <ssd1306_WriteString>
	  ssd1306_SetCursor(30, 43);
 8001a18:	212b      	movs	r1, #43	; 0x2b
 8001a1a:	201e      	movs	r0, #30
 8001a1c:	f000 feea 	bl	80027f4 <ssd1306_SetCursor>
	  ssd1306_WriteString(Nyderek_string, Font_6x8, White);
 8001a20:	4a12      	ldr	r2, [pc, #72]	; (8001a6c <_Z10easter_eggR6Player+0xc4>)
 8001a22:	2301      	movs	r3, #1
 8001a24:	ca06      	ldmia	r2, {r1, r2}
 8001a26:	4813      	ldr	r0, [pc, #76]	; (8001a74 <_Z10easter_eggR6Player+0xcc>)
 8001a28:	f000 febe 	bl	80027a8 <ssd1306_WriteString>
	  ssd1306_SetCursor(30,54);
 8001a2c:	2136      	movs	r1, #54	; 0x36
 8001a2e:	201e      	movs	r0, #30
 8001a30:	f000 fee0 	bl	80027f4 <ssd1306_SetCursor>
	  ssd1306_WriteString(year_string, Font_6x8, White);
 8001a34:	4a0d      	ldr	r2, [pc, #52]	; (8001a6c <_Z10easter_eggR6Player+0xc4>)
 8001a36:	2301      	movs	r3, #1
 8001a38:	ca06      	ldmia	r2, {r1, r2}
 8001a3a:	480f      	ldr	r0, [pc, #60]	; (8001a78 <_Z10easter_eggR6Player+0xd0>)
 8001a3c:	f000 feb4 	bl	80027a8 <ssd1306_WriteString>
	  ssd1306_UpdateScreen();
 8001a40:	f000 fdae 	bl	80025a0 <ssd1306_UpdateScreen>
	  HAL_Delay(10000);
 8001a44:	f242 7010 	movw	r0, #10000	; 0x2710
 8001a48:	f001 f920 	bl	8002c8c <HAL_Delay>
	  //---WIN----//
	  player.Player_coins=3000;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001a52:	609a      	str	r2, [r3, #8]
	}
}
 8001a54:	bf00      	nop
 8001a56:	3708      	adds	r7, #8
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20000520 	.word	0x20000520
 8001a60:	200003c8 	.word	0x200003c8
 8001a64:	200001c0 	.word	0x200001c0
 8001a68:	20000178 	.word	0x20000178
 8001a6c:	20000050 	.word	0x20000050
 8001a70:	20000000 	.word	0x20000000
 8001a74:	20000014 	.word	0x20000014
 8001a78:	20000028 	.word	0x20000028

08001a7c <_Z8WIN_GAMEv>:
/*-------------------WIN FUNCTION-------------------------------------------*/
void WIN_GAME(){
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af02      	add	r7, sp, #8
	if(boxi.Player_coins>=5){
 8001a82:	4b30      	ldr	r3, [pc, #192]	; (8001b44 <_Z8WIN_GAMEv+0xc8>)
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	2b04      	cmp	r3, #4
 8001a88:	dd58      	ble.n	8001b3c <_Z8WIN_GAMEv+0xc0>
	boxi.Change_position(3,54);
 8001a8a:	2236      	movs	r2, #54	; 0x36
 8001a8c:	2103      	movs	r1, #3
 8001a8e:	482d      	ldr	r0, [pc, #180]	; (8001b44 <_Z8WIN_GAMEv+0xc8>)
 8001a90:	f7ff fa36 	bl	8000f00 <_ZN6Player15Change_positionEii>
	//----go to the castle-----//
	for(int i=0;i<=45;i++){//display boxi going to the castle
 8001a94:	2300      	movs	r3, #0
 8001a96:	607b      	str	r3, [r7, #4]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b2d      	cmp	r3, #45	; 0x2d
 8001a9c:	dc13      	bgt.n	8001ac6 <_Z8WIN_GAMEv+0x4a>
		boxi.pos_x++;
 8001a9e:	4b29      	ldr	r3, [pc, #164]	; (8001b44 <_Z8WIN_GAMEv+0xc8>)
 8001aa0:	68db      	ldr	r3, [r3, #12]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	4a27      	ldr	r2, [pc, #156]	; (8001b44 <_Z8WIN_GAMEv+0xc8>)
 8001aa6:	60d3      	str	r3, [r2, #12]
		ssd1306_Fill(Black);
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	f000 fd55 	bl	8002558 <ssd1306_Fill>
		castle_map.Display_map();
 8001aae:	4826      	ldr	r0, [pc, #152]	; (8001b48 <_Z8WIN_GAMEv+0xcc>)
 8001ab0:	f7ff f804 	bl	8000abc <_ZN3Map11Display_mapEv>
        boxi.Display_Player();
 8001ab4:	4823      	ldr	r0, [pc, #140]	; (8001b44 <_Z8WIN_GAMEv+0xc8>)
 8001ab6:	f7ff f995 	bl	8000de4 <_ZN6Player14Display_PlayerEv>
        ssd1306_UpdateScreen();
 8001aba:	f000 fd71 	bl	80025a0 <ssd1306_UpdateScreen>
	for(int i=0;i<=45;i++){//display boxi going to the castle
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	607b      	str	r3, [r7, #4]
 8001ac4:	e7e8      	b.n	8001a98 <_Z8WIN_GAMEv+0x1c>
	}
	  ssd1306_Fill(Black);
 8001ac6:	2000      	movs	r0, #0
 8001ac8:	f000 fd46 	bl	8002558 <ssd1306_Fill>
	  castle_map.Display_map();
 8001acc:	481e      	ldr	r0, [pc, #120]	; (8001b48 <_Z8WIN_GAMEv+0xcc>)
 8001ace:	f7fe fff5 	bl	8000abc <_ZN3Map11Display_mapEv>
	  ssd1306_UpdateScreen();
 8001ad2:	f000 fd65 	bl	80025a0 <ssd1306_UpdateScreen>
	  HAL_Delay(4500);
 8001ad6:	f241 1094 	movw	r0, #4500	; 0x1194
 8001ada:	f001 f8d7 	bl	8002c8c <HAL_Delay>
	//---WIN SCREEN---//
	for(int i=0;i>=0;i++){
 8001ade:	2300      	movs	r3, #0
 8001ae0:	603b      	str	r3, [r7, #0]
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	db29      	blt.n	8001b3c <_Z8WIN_GAMEv+0xc0>
	 ssd1306_Fill(White);
 8001ae8:	2001      	movs	r0, #1
 8001aea:	f000 fd35 	bl	8002558 <ssd1306_Fill>
     ssd1306_DrawBitmap(0, 0, Bitmap_win, 128, 64, Black);
 8001aee:	2300      	movs	r3, #0
 8001af0:	9301      	str	r3, [sp, #4]
 8001af2:	2340      	movs	r3, #64	; 0x40
 8001af4:	9300      	str	r3, [sp, #0]
 8001af6:	2380      	movs	r3, #128	; 0x80
 8001af8:	4a14      	ldr	r2, [pc, #80]	; (8001b4c <_Z8WIN_GAMEv+0xd0>)
 8001afa:	2100      	movs	r1, #0
 8001afc:	2000      	movs	r0, #0
 8001afe:	f000 fe91 	bl	8002824 <ssd1306_DrawBitmap>
     ssd1306_UpdateScreen();
 8001b02:	f000 fd4d 	bl	80025a0 <ssd1306_UpdateScreen>
     HAL_Delay(700);
 8001b06:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8001b0a:	f001 f8bf 	bl	8002c8c <HAL_Delay>
     ssd1306_Fill(Black);
 8001b0e:	2000      	movs	r0, #0
 8001b10:	f000 fd22 	bl	8002558 <ssd1306_Fill>
     ssd1306_DrawBitmap(0, 0, Bitmap_win, 128, 64,White);
 8001b14:	2301      	movs	r3, #1
 8001b16:	9301      	str	r3, [sp, #4]
 8001b18:	2340      	movs	r3, #64	; 0x40
 8001b1a:	9300      	str	r3, [sp, #0]
 8001b1c:	2380      	movs	r3, #128	; 0x80
 8001b1e:	4a0b      	ldr	r2, [pc, #44]	; (8001b4c <_Z8WIN_GAMEv+0xd0>)
 8001b20:	2100      	movs	r1, #0
 8001b22:	2000      	movs	r0, #0
 8001b24:	f000 fe7e 	bl	8002824 <ssd1306_DrawBitmap>
     ssd1306_UpdateScreen();
 8001b28:	f000 fd3a 	bl	80025a0 <ssd1306_UpdateScreen>
     HAL_Delay(700);
 8001b2c:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8001b30:	f001 f8ac 	bl	8002c8c <HAL_Delay>
	for(int i=0;i>=0;i++){
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	3301      	adds	r3, #1
 8001b38:	603b      	str	r3, [r7, #0]
 8001b3a:	e7d2      	b.n	8001ae2 <_Z8WIN_GAMEv+0x66>
	}
	}
}
 8001b3c:	bf00      	nop
 8001b3e:	3708      	adds	r7, #8
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	20000190 	.word	0x20000190
 8001b48:	20000148 	.word	0x20000148
 8001b4c:	08006638 	.word	0x08006638

08001b50 <_Z4JumpR6PlayerRiS1_>:
/*-------------------jump function------------------------------------------*/
	void Jump(Player &player,int &jump_height,int &barrier){
 8001b50:	b480      	push	{r7}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	60f8      	str	r0, [r7, #12]
 8001b58:	60b9      	str	r1, [r7, #8]
 8001b5a:	607a      	str	r2, [r7, #4]

	 if((jump_height>0)&&(barrier==true))
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	dd1a      	ble.n	8001b9a <_Z4JumpR6PlayerRiS1_+0x4a>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d116      	bne.n	8001b9a <_Z4JumpR6PlayerRiS1_+0x4a>
	 {
		player.pos_y--;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	691b      	ldr	r3, [r3, #16]
 8001b70:	1e5a      	subs	r2, r3, #1
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	611a      	str	r2, [r3, #16]
	    jump_height--;   /////////////////////////////////////////////////////
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	1e5a      	subs	r2, r3, #1
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	601a      	str	r2, [r3, #0]
		player.pos_y--; /* if gravitation is off we can jump on Jump_height */
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	691b      	ldr	r3, [r3, #16]
 8001b84:	1e5a      	subs	r2, r3, #1
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	611a      	str	r2, [r3, #16]
		jump_height--; /*     in jump we are losing Jump_height             */
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	1e5a      	subs	r2, r3, #1
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	601a      	str	r2, [r3, #0]
		barrier=true; /*    when we are jumping gravitation is off          */
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2201      	movs	r2, #1
 8001b98:	601a      	str	r2, [r3, #0]
                     /////////////////////////////////////////////////////////
		}
	 if(jump_height==0){
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d102      	bne.n	8001ba8 <_Z4JumpR6PlayerRiS1_+0x58>
		 barrier=false;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
	 }
	 }
 8001ba8:	bf00      	nop
 8001baa:	3714      	adds	r7, #20
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <_Z11GravitationR6PlayeriRi>:

/*---------------------gravitation function-----------------------------------*/
	void Gravitation(Player &player,int ground_level,int &barrier){
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]

	  player.generateHIT();//generating actual hit box of player
 8001bc0:	68f8      	ldr	r0, [r7, #12]
 8001bc2:	f7ff f97d 	bl	8000ec0 <_ZN6Player11generateHITEv>

	 if(player.BHIT>=ground_level){
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bca:	68ba      	ldr	r2, [r7, #8]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	dc07      	bgt.n	8001be0 <_Z11GravitationR6PlayeriRi+0x2c>
		barrier=true;// if player hit the ground
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	601a      	str	r2, [r3, #0]
		player.Player_live--;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	1e5a      	subs	r2, r3, #1
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	605a      	str	r2, [r3, #4]
	 }

	if(barrier==false){ // if player is in free air we are falling fastest
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d109      	bne.n	8001bfc <_Z11GravitationR6PlayeriRi+0x48>
		player.pos_y++;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	691b      	ldr	r3, [r3, #16]
 8001bec:	1c5a      	adds	r2, r3, #1
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	611a      	str	r2, [r3, #16]
		player.pos_y++;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	691b      	ldr	r3, [r3, #16]
 8001bf6:	1c5a      	adds	r2, r3, #1
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	611a      	str	r2, [r3, #16]
	 }
	}
 8001bfc:	bf00      	nop
 8001bfe:	3710      	adds	r7, #16
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <_Z13Check_buttonsR6Playeri>:

/*----------------------checking buttons---------------------------------------*/
	void Check_buttons(Player &player,int barrier){
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]
		player.generateHIT();//generating actual hit box of player
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f7ff f956 	bl	8000ec0 <_ZN6Player11generateHITEv>

		if((HAL_GPIO_ReadPin(UP_GPIO_Port, UP_Pin)==0)&&(barrier==true))//jumping
 8001c14:	2120      	movs	r1, #32
 8001c16:	4820      	ldr	r0, [pc, #128]	; (8001c98 <_Z13Check_buttonsR6Playeri+0x94>)
 8001c18:	f001 faec 	bl	80031f4 <HAL_GPIO_ReadPin>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d104      	bne.n	8001c2c <_Z13Check_buttonsR6Playeri+0x28>
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d101      	bne.n	8001c2c <_Z13Check_buttonsR6Playeri+0x28>
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e000      	b.n	8001c2e <_Z13Check_buttonsR6Playeri+0x2a>
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d009      	beq.n	8001c46 <_Z13Check_buttonsR6Playeri+0x42>
		{
          if((Jump_height==0)&&(barrier==true)){//checking if player has end his jump
 8001c32:	4b1a      	ldr	r3, [pc, #104]	; (8001c9c <_Z13Check_buttonsR6Playeri+0x98>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d105      	bne.n	8001c46 <_Z13Check_buttonsR6Playeri+0x42>
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d102      	bne.n	8001c46 <_Z13Check_buttonsR6Playeri+0x42>
        	  Jump_height=18;                   // and if he is on something that he jump of
 8001c40:	4b16      	ldr	r3, [pc, #88]	; (8001c9c <_Z13Check_buttonsR6Playeri+0x98>)
 8001c42:	2212      	movs	r2, #18
 8001c44:	601a      	str	r2, [r3, #0]
          }
		}

		if(HAL_GPIO_ReadPin(A_GPIO_Port, A_Pin)==0){ //go into right side
 8001c46:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c4e:	f001 fad1 	bl	80031f4 <HAL_GPIO_ReadPin>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	bf0c      	ite	eq
 8001c58:	2301      	moveq	r3, #1
 8001c5a:	2300      	movne	r3, #0
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d004      	beq.n	8001c6c <_Z13Check_buttonsR6Playeri+0x68>
			player.pos_x++;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	1c5a      	adds	r2, r3, #1
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	60da      	str	r2, [r3, #12]
		}
		if(HAL_GPIO_ReadPin(LEFT_GPIO_Port, LEFT_Pin)==0){//go into left side
 8001c6c:	2110      	movs	r1, #16
 8001c6e:	480a      	ldr	r0, [pc, #40]	; (8001c98 <_Z13Check_buttonsR6Playeri+0x94>)
 8001c70:	f001 fac0 	bl	80031f4 <HAL_GPIO_ReadPin>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	bf0c      	ite	eq
 8001c7a:	2301      	moveq	r3, #1
 8001c7c:	2300      	movne	r3, #0
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d004      	beq.n	8001c8e <_Z13Check_buttonsR6Playeri+0x8a>
			player.pos_x--;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	1e5a      	subs	r2, r3, #1
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	60da      	str	r2, [r3, #12]
		}
		}
 8001c8e:	bf00      	nop
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	48000400 	.word	0x48000400
 8001c9c:	20000560 	.word	0x20000560

08001ca0 <_Z19Display_Over_Screenv>:
/*-----------------------------GAME OVER SCREEN--------------------------------*/
	void Display_Over_Screen(){//displaying a 128x64 game over bitmap function
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af02      	add	r7, sp, #8
		ssd1306_Fill(Black);
 8001ca6:	2000      	movs	r0, #0
 8001ca8:	f000 fc56 	bl	8002558 <ssd1306_Fill>
		ssd1306_DrawBitmap(0, 0, Bitmap_game_over, 128, 64, White);
 8001cac:	2301      	movs	r3, #1
 8001cae:	9301      	str	r3, [sp, #4]
 8001cb0:	2340      	movs	r3, #64	; 0x40
 8001cb2:	9300      	str	r3, [sp, #0]
 8001cb4:	2380      	movs	r3, #128	; 0x80
 8001cb6:	4a07      	ldr	r2, [pc, #28]	; (8001cd4 <_Z19Display_Over_Screenv+0x34>)
 8001cb8:	2100      	movs	r1, #0
 8001cba:	2000      	movs	r0, #0
 8001cbc:	f000 fdb2 	bl	8002824 <ssd1306_DrawBitmap>
		ssd1306_UpdateScreen();
 8001cc0:	f000 fc6e 	bl	80025a0 <ssd1306_UpdateScreen>
		HAL_Delay(2000);
 8001cc4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001cc8:	f000 ffe0 	bl	8002c8c <HAL_Delay>
	}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	08005a38 	.word	0x08005a38

08001cd8 <_ZN4CoinC1ERKS_>:
#include"ssd1306.h"
#include"ssd1306_tests.h"
#include"Bitmaps.h"
#include"Player.h"

class Coin {
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
 8001ce0:	6039      	str	r1, [r7, #0]
 8001ce2:	4a1b      	ldr	r2, [pc, #108]	; (8001d50 <_ZN4CoinC1ERKS_+0x78>)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685a      	ldr	r2, [r3, #4]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	605a      	str	r2, [r3, #4]
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	689a      	ldr	r2, [r3, #8]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	68da      	ldr	r2, [r3, #12]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	60da      	str	r2, [r3, #12]
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	691a      	ldr	r2, [r3, #16]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	611a      	str	r2, [r3, #16]
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	695a      	ldr	r2, [r3, #20]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	615a      	str	r2, [r3, #20]
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	699a      	ldr	r2, [r3, #24]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	619a      	str	r2, [r3, #24]
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	69da      	ldr	r2, [r3, #28]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	61da      	str	r2, [r3, #28]
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	6a1a      	ldr	r2, [r3, #32]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	621a      	str	r2, [r3, #32]
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	625a      	str	r2, [r3, #36]	; 0x24
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	629a      	str	r2, [r3, #40]	; 0x28
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	4618      	mov	r0, r3
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	080059e8 	.word	0x080059e8

08001d54 <_Z4Game6PlayerRiS0_>:

/*-----------------------------GAME LOOP----------------------------------------*/
	void Game(Player player,int &barrier,int &Jump_height){//main loop of boxi game
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b098      	sub	sp, #96	; 0x60
 8001d58:	af04      	add	r7, sp, #16
 8001d5a:	60f8      	str	r0, [r7, #12]
 8001d5c:	60b9      	str	r1, [r7, #8]
 8001d5e:	607a      	str	r2, [r7, #4]
	if(player.Player_live>0){//if player is alive
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	f340 80b1 	ble.w	8001ecc <_Z4Game6PlayerRiS0_+0x178>

		//---------DISPLAYING LAST FRAME-----------//
		//displaying all objects//
		  ssd1306_Fill(Black);
 8001d6a:	2000      	movs	r0, #0
 8001d6c:	f000 fbf4 	bl	8002558 <ssd1306_Fill>
		  boxi.Display_Player_hearts();
 8001d70:	4859      	ldr	r0, [pc, #356]	; (8001ed8 <_Z4Game6PlayerRiS0_+0x184>)
 8001d72:	f7ff f853 	bl	8000e1c <_ZN6Player21Display_Player_heartsEv>
		  map1.Display_map();
 8001d76:	4859      	ldr	r0, [pc, #356]	; (8001edc <_Z4Game6PlayerRiS0_+0x188>)
 8001d78:	f7fe fea0 	bl	8000abc <_ZN3Map11Display_mapEv>
          c1.Display_Coin();
 8001d7c:	4858      	ldr	r0, [pc, #352]	; (8001ee0 <_Z4Game6PlayerRiS0_+0x18c>)
 8001d7e:	f7fe fe28 	bl	80009d2 <_ZN4Coin12Display_CoinEv>

		  for(int i=0; i<=9; i++){//displaying blocks
 8001d82:	2300      	movs	r3, #0
 8001d84:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001d86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d88:	2b09      	cmp	r3, #9
 8001d8a:	dc0c      	bgt.n	8001da6 <_Z4Game6PlayerRiS0_+0x52>
			  B[i].Display_Block();
 8001d8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d8e:	2234      	movs	r2, #52	; 0x34
 8001d90:	fb02 f303 	mul.w	r3, r2, r3
 8001d94:	4a53      	ldr	r2, [pc, #332]	; (8001ee4 <_Z4Game6PlayerRiS0_+0x190>)
 8001d96:	4413      	add	r3, r2
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7fe fc07 	bl	80005ac <_ZN5Block13Display_BlockEv>
		  for(int i=0; i<=9; i++){//displaying blocks
 8001d9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001da0:	3301      	adds	r3, #1
 8001da2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001da4:	e7ef      	b.n	8001d86 <_Z4Game6PlayerRiS0_+0x32>
		  }

		  for(int i=0; i<=5; i++){//displaying spikes
 8001da6:	2300      	movs	r3, #0
 8001da8:	64bb      	str	r3, [r7, #72]	; 0x48
 8001daa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001dac:	2b05      	cmp	r3, #5
 8001dae:	dc0d      	bgt.n	8001dcc <_Z4Game6PlayerRiS0_+0x78>
		      S[i].Display_Spike();
 8001db0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001db2:	4613      	mov	r3, r2
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	4413      	add	r3, r2
 8001db8:	00db      	lsls	r3, r3, #3
 8001dba:	4a4b      	ldr	r2, [pc, #300]	; (8001ee8 <_Z4Game6PlayerRiS0_+0x194>)
 8001dbc:	4413      	add	r3, r2
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7ff f98e 	bl	80010e0 <_ZN5Spike13Display_SpikeEv>
		  for(int i=0; i<=5; i++){//displaying spikes
 8001dc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	64bb      	str	r3, [r7, #72]	; 0x48
 8001dca:	e7ee      	b.n	8001daa <_Z4Game6PlayerRiS0_+0x56>
		   }

		  m1.Display_mob();//displaying mob
 8001dcc:	4847      	ldr	r0, [pc, #284]	; (8001eec <_Z4Game6PlayerRiS0_+0x198>)
 8001dce:	f7fe ff90 	bl	8000cf2 <_ZN3Mob11Display_mobEv>

		  boxi.Display_Player();//displaying boxi
 8001dd2:	4841      	ldr	r0, [pc, #260]	; (8001ed8 <_Z4Game6PlayerRiS0_+0x184>)
 8001dd4:	f7ff f806 	bl	8000de4 <_ZN6Player14Display_PlayerEv>

		  //updating the screen//
		  ssd1306_UpdateScreen();
 8001dd8:	f000 fbe2 	bl	80025a0 <ssd1306_UpdateScreen>

		  //----------MOVING BLOCKS------------------//
		  B[7].Move_Block(Block_1_A, Block_1_B, barrier,boxi);
 8001ddc:	4b44      	ldr	r3, [pc, #272]	; (8001ef0 <_Z4Game6PlayerRiS0_+0x19c>)
 8001dde:	6819      	ldr	r1, [r3, #0]
 8001de0:	4b44      	ldr	r3, [pc, #272]	; (8001ef4 <_Z4Game6PlayerRiS0_+0x1a0>)
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	4b3c      	ldr	r3, [pc, #240]	; (8001ed8 <_Z4Game6PlayerRiS0_+0x184>)
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	4843      	ldr	r0, [pc, #268]	; (8001ef8 <_Z4Game6PlayerRiS0_+0x1a4>)
 8001dec:	f7fe fc83 	bl	80006f6 <_ZN5Block10Move_BlockEiiRiR6Player>

		  //----------MOVING MOBS-------------------//
		  m1.Move_mob(Mob_1_A,Mob_1_B);
 8001df0:	4b42      	ldr	r3, [pc, #264]	; (8001efc <_Z4Game6PlayerRiS0_+0x1a8>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a42      	ldr	r2, [pc, #264]	; (8001f00 <_Z4Game6PlayerRiS0_+0x1ac>)
 8001df6:	6812      	ldr	r2, [r2, #0]
 8001df8:	4619      	mov	r1, r3
 8001dfa:	483c      	ldr	r0, [pc, #240]	; (8001eec <_Z4Game6PlayerRiS0_+0x198>)
 8001dfc:	f7fe ff40 	bl	8000c80 <_ZN3Mob8Move_mobEii>

		  //--------CHECKING BARRIERS----------------//
		  Check_the_border(boxi,Screen_width);
 8001e00:	2180      	movs	r1, #128	; 0x80
 8001e02:	4835      	ldr	r0, [pc, #212]	; (8001ed8 <_Z4Game6PlayerRiS0_+0x184>)
 8001e04:	f7ff fdb2 	bl	800196c <_Z16Check_the_borderR6Playeri>
		  c1.Check(boxi,current_map);
 8001e08:	4a3e      	ldr	r2, [pc, #248]	; (8001f04 <_Z4Game6PlayerRiS0_+0x1b0>)
 8001e0a:	4933      	ldr	r1, [pc, #204]	; (8001ed8 <_Z4Game6PlayerRiS0_+0x184>)
 8001e0c:	4834      	ldr	r0, [pc, #208]	; (8001ee0 <_Z4Game6PlayerRiS0_+0x18c>)
 8001e0e:	f7fe fd2d 	bl	800086c <_ZN4Coin5CheckER6PlayerRi>
		  m1.check(boxi);
 8001e12:	4931      	ldr	r1, [pc, #196]	; (8001ed8 <_Z4Game6PlayerRiS0_+0x184>)
 8001e14:	4835      	ldr	r0, [pc, #212]	; (8001eec <_Z4Game6PlayerRiS0_+0x198>)
 8001e16:	f7fe fed9 	bl	8000bcc <_ZN3Mob5checkER6Player>
		  for(int i=0; i<=5; i++){//checking spikes
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	647b      	str	r3, [r7, #68]	; 0x44
 8001e1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e20:	2b05      	cmp	r3, #5
 8001e22:	dc0f      	bgt.n	8001e44 <_Z4Game6PlayerRiS0_+0xf0>
		  	 S[i].Check(barrier, boxi);
 8001e24:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001e26:	4613      	mov	r3, r2
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	4413      	add	r3, r2
 8001e2c:	00db      	lsls	r3, r3, #3
 8001e2e:	4a2e      	ldr	r2, [pc, #184]	; (8001ee8 <_Z4Game6PlayerRiS0_+0x194>)
 8001e30:	4413      	add	r3, r2
 8001e32:	4a29      	ldr	r2, [pc, #164]	; (8001ed8 <_Z4Game6PlayerRiS0_+0x184>)
 8001e34:	68b9      	ldr	r1, [r7, #8]
 8001e36:	4618      	mov	r0, r3
 8001e38:	f7ff f8d6 	bl	8000fe8 <_ZN5Spike5CheckERiR6Player>
		  for(int i=0; i<=5; i++){//checking spikes
 8001e3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e3e:	3301      	adds	r3, #1
 8001e40:	647b      	str	r3, [r7, #68]	; 0x44
 8001e42:	e7ec      	b.n	8001e1e <_Z4Game6PlayerRiS0_+0xca>
		  }


		  for(int i=0; i<=9; i++){ // checking if player(boxi) is on block
 8001e44:	2300      	movs	r3, #0
 8001e46:	643b      	str	r3, [r7, #64]	; 0x40
 8001e48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e4a:	2b09      	cmp	r3, #9
 8001e4c:	dc0e      	bgt.n	8001e6c <_Z4Game6PlayerRiS0_+0x118>
		  	B[i].Check(barrier, boxi);
 8001e4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e50:	2234      	movs	r2, #52	; 0x34
 8001e52:	fb02 f303 	mul.w	r3, r2, r3
 8001e56:	4a23      	ldr	r2, [pc, #140]	; (8001ee4 <_Z4Game6PlayerRiS0_+0x190>)
 8001e58:	4413      	add	r3, r2
 8001e5a:	4a1f      	ldr	r2, [pc, #124]	; (8001ed8 <_Z4Game6PlayerRiS0_+0x184>)
 8001e5c:	68b9      	ldr	r1, [r7, #8]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7fe fbc0 	bl	80005e4 <_ZN5Block5CheckERiR6Player>
		  for(int i=0; i<=9; i++){ // checking if player(boxi) is on block
 8001e64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e66:	3301      	adds	r3, #1
 8001e68:	643b      	str	r3, [r7, #64]	; 0x40
 8001e6a:	e7ed      	b.n	8001e48 <_Z4Game6PlayerRiS0_+0xf4>
		  }

		  //----------GRAVITATION FUNCTION----------//
		  Gravitation(boxi, ground_level,barrier);
 8001e6c:	4b26      	ldr	r3, [pc, #152]	; (8001f08 <_Z4Game6PlayerRiS0_+0x1b4>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68ba      	ldr	r2, [r7, #8]
 8001e72:	4619      	mov	r1, r3
 8001e74:	4818      	ldr	r0, [pc, #96]	; (8001ed8 <_Z4Game6PlayerRiS0_+0x184>)
 8001e76:	f7ff fe9d 	bl	8001bb4 <_Z11GravitationR6PlayeriRi>
		  //--------BUTTONS CHECKING ---------------//
	      Check_buttons(boxi,barrier);
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4619      	mov	r1, r3
 8001e80:	4815      	ldr	r0, [pc, #84]	; (8001ed8 <_Z4Game6PlayerRiS0_+0x184>)
 8001e82:	f7ff febf 	bl	8001c04 <_Z13Check_buttonsR6Playeri>
	      //----------JUMPING FUNCTION--------------//
	      Jump(boxi,Jump_height,barrier);
 8001e86:	68ba      	ldr	r2, [r7, #8]
 8001e88:	6879      	ldr	r1, [r7, #4]
 8001e8a:	4813      	ldr	r0, [pc, #76]	; (8001ed8 <_Z4Game6PlayerRiS0_+0x184>)
 8001e8c:	f7ff fe60 	bl	8001b50 <_Z4JumpR6PlayerRiS1_>
	      //-----------CHANGE MAP FUNCTION----------//
	      change_map(current_map,is_map_changed,Block_1_A,Block_1_B,Mob_1_A,Mob_1_B,c1);
 8001e90:	f107 0310 	add.w	r3, r7, #16
 8001e94:	4912      	ldr	r1, [pc, #72]	; (8001ee0 <_Z4Game6PlayerRiS0_+0x18c>)
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7ff ff1e 	bl	8001cd8 <_ZN4CoinC1ERKS_>
 8001e9c:	f107 0310 	add.w	r3, r7, #16
 8001ea0:	9302      	str	r3, [sp, #8]
 8001ea2:	4b17      	ldr	r3, [pc, #92]	; (8001f00 <_Z4Game6PlayerRiS0_+0x1ac>)
 8001ea4:	9301      	str	r3, [sp, #4]
 8001ea6:	4b15      	ldr	r3, [pc, #84]	; (8001efc <_Z4Game6PlayerRiS0_+0x1a8>)
 8001ea8:	9300      	str	r3, [sp, #0]
 8001eaa:	4b12      	ldr	r3, [pc, #72]	; (8001ef4 <_Z4Game6PlayerRiS0_+0x1a0>)
 8001eac:	4a10      	ldr	r2, [pc, #64]	; (8001ef0 <_Z4Game6PlayerRiS0_+0x19c>)
 8001eae:	4917      	ldr	r1, [pc, #92]	; (8001f0c <_Z4Game6PlayerRiS0_+0x1b8>)
 8001eb0:	4814      	ldr	r0, [pc, #80]	; (8001f04 <_Z4Game6PlayerRiS0_+0x1b0>)
 8001eb2:	f7ff fa73 	bl	800139c <_Z10change_mapRiS_S_S_S_S_4Coin>
 8001eb6:	f107 0310 	add.w	r3, r7, #16
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7fe fdbc 	bl	8000a38 <_ZN4CoinD1Ev>
	      //------------WIN FUNCTION----------------//
	      WIN_GAME();
 8001ec0:	f7ff fddc 	bl	8001a7c <_Z8WIN_GAMEv>
	      //-------------easter egg----------------//
	      easter_egg(boxi);
 8001ec4:	4804      	ldr	r0, [pc, #16]	; (8001ed8 <_Z4Game6PlayerRiS0_+0x184>)
 8001ec6:	f7ff fd6f 	bl	80019a8 <_Z10easter_eggR6Player>

	}
	else {
		Display_Over_Screen();
	}
}
 8001eca:	e001      	b.n	8001ed0 <_Z4Game6PlayerRiS0_+0x17c>
		Display_Over_Screen();
 8001ecc:	f7ff fee8 	bl	8001ca0 <_Z19Display_Over_Screenv>
}
 8001ed0:	bf00      	nop
 8001ed2:	3750      	adds	r7, #80	; 0x50
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	20000190 	.word	0x20000190
 8001edc:	20000130 	.word	0x20000130
 8001ee0:	200004ec 	.word	0x200004ec
 8001ee4:	200001c0 	.word	0x200001c0
 8001ee8:	200003fc 	.word	0x200003fc
 8001eec:	200003c8 	.word	0x200003c8
 8001ef0:	20000048 	.word	0x20000048
 8001ef4:	2000004c 	.word	0x2000004c
 8001ef8:	2000032c 	.word	0x2000032c
 8001efc:	20000040 	.word	0x20000040
 8001f00:	20000044 	.word	0x20000044
 8001f04:	20000520 	.word	0x20000520
 8001f08:	2000003c 	.word	0x2000003c
 8001f0c:	2000051c 	.word	0x2000051c

08001f10 <_ZN6PlayerC1ERKS_>:
#include"ssd1306_tests.h"
#include"Bitmaps.h"
#ifndef INC_PLAYER_H_
#define INC_PLAYER_H_

class Player {
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
 8001f1a:	4a1b      	ldr	r2, [pc, #108]	; (8001f88 <_ZN6PlayerC1ERKS_+0x78>)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685a      	ldr	r2, [r3, #4]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	605a      	str	r2, [r3, #4]
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	689a      	ldr	r2, [r3, #8]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	609a      	str	r2, [r3, #8]
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	68da      	ldr	r2, [r3, #12]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	60da      	str	r2, [r3, #12]
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	691a      	ldr	r2, [r3, #16]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	611a      	str	r2, [r3, #16]
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	695a      	ldr	r2, [r3, #20]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	615a      	str	r2, [r3, #20]
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	699a      	ldr	r2, [r3, #24]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	619a      	str	r2, [r3, #24]
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	69da      	ldr	r2, [r3, #28]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	61da      	str	r2, [r3, #28]
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	6a1a      	ldr	r2, [r3, #32]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	621a      	str	r2, [r3, #32]
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	625a      	str	r2, [r3, #36]	; 0x24
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	629a      	str	r2, [r3, #40]	; 0x28
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	62da      	str	r2, [r3, #44]	; 0x2c
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	370c      	adds	r7, #12
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	08005a20 	.word	0x08005a20

08001f8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b08c      	sub	sp, #48	; 0x30
 8001f90:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f92:	f000 fe0a 	bl	8002baa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f96:	f000 f89d 	bl	80020d4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f9a:	f7ff f8ef 	bl	800117c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001f9e:	f000 fd37 	bl	8002a10 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001fa2:	f7ff f945 	bl	8001230 <MX_I2C1_Init>
  MX_RNG_Init();
 8001fa6:	f000 f9e1 	bl	800236c <MX_RNG_Init>
  /* USER CODE BEGIN 2 */
  	  //Initialize  of libraries//
  	  ssd1306_Init();
 8001faa:	f000 fa6b 	bl	8002484 <ssd1306_Init>

  	  //fill black the display
  	  ssd1306_Fill(Black);
 8001fae:	2000      	movs	r0, #0
 8001fb0:	f000 fad2 	bl	8002558 <ssd1306_Fill>
  	  ssd1306_UpdateScreen();
 8001fb4:	f000 faf4 	bl	80025a0 <ssd1306_UpdateScreen>
  	//-----POSITIONING OBJECTS-----//
     //--------BLOCKS------------//
  	  B[0].Change_position(1,52);
 8001fb8:	2234      	movs	r2, #52	; 0x34
 8001fba:	2101      	movs	r1, #1
 8001fbc:	4831      	ldr	r0, [pc, #196]	; (8002084 <main+0xf8>)
 8001fbe:	f7fe fbfd 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[1].Change_position(11,52);
 8001fc2:	2234      	movs	r2, #52	; 0x34
 8001fc4:	210b      	movs	r1, #11
 8001fc6:	4830      	ldr	r0, [pc, #192]	; (8002088 <main+0xfc>)
 8001fc8:	f7fe fbf8 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[2].Change_position(21,52);
 8001fcc:	2234      	movs	r2, #52	; 0x34
 8001fce:	2115      	movs	r1, #21
 8001fd0:	482e      	ldr	r0, [pc, #184]	; (800208c <main+0x100>)
 8001fd2:	f7fe fbf3 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[3].Change_position(41,42);
 8001fd6:	222a      	movs	r2, #42	; 0x2a
 8001fd8:	2129      	movs	r1, #41	; 0x29
 8001fda:	482d      	ldr	r0, [pc, #180]	; (8002090 <main+0x104>)
 8001fdc:	f7fe fbee 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[4].Change_position(41,52);
 8001fe0:	2234      	movs	r2, #52	; 0x34
 8001fe2:	2129      	movs	r1, #41	; 0x29
 8001fe4:	482b      	ldr	r0, [pc, #172]	; (8002094 <main+0x108>)
 8001fe6:	f7fe fbe9 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[5].Change_position(71,42);
 8001fea:	222a      	movs	r2, #42	; 0x2a
 8001fec:	2147      	movs	r1, #71	; 0x47
 8001fee:	482a      	ldr	r0, [pc, #168]	; (8002098 <main+0x10c>)
 8001ff0:	f7fe fbe4 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[6].Change_position(71,52);
 8001ff4:	2234      	movs	r2, #52	; 0x34
 8001ff6:	2147      	movs	r1, #71	; 0x47
 8001ff8:	4828      	ldr	r0, [pc, #160]	; (800209c <main+0x110>)
 8001ffa:	f7fe fbdf 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[7].Change_position(91,42);
 8001ffe:	222a      	movs	r2, #42	; 0x2a
 8002000:	215b      	movs	r1, #91	; 0x5b
 8002002:	4827      	ldr	r0, [pc, #156]	; (80020a0 <main+0x114>)
 8002004:	f7fe fbda 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[8].Change_position(117,42);
 8002008:	222a      	movs	r2, #42	; 0x2a
 800200a:	2175      	movs	r1, #117	; 0x75
 800200c:	4825      	ldr	r0, [pc, #148]	; (80020a4 <main+0x118>)
 800200e:	f7fe fbd5 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[9].Change_position(117,52);
 8002012:	2234      	movs	r2, #52	; 0x34
 8002014:	2175      	movs	r1, #117	; 0x75
 8002016:	4824      	ldr	r0, [pc, #144]	; (80020a8 <main+0x11c>)
 8002018:	f7fe fbd0 	bl	80007bc <_ZN5Block15Change_positionEii>
  	 //--------SPIKES--------------//
  	  S[0].Change_position(51, 56);
 800201c:	2238      	movs	r2, #56	; 0x38
 800201e:	2133      	movs	r1, #51	; 0x33
 8002020:	4822      	ldr	r0, [pc, #136]	; (80020ac <main+0x120>)
 8002022:	f7ff f879 	bl	8001118 <_ZN5Spike15Change_positionEii>
  	  S[1].Change_position(56, 56);
 8002026:	2238      	movs	r2, #56	; 0x38
 8002028:	2138      	movs	r1, #56	; 0x38
 800202a:	4821      	ldr	r0, [pc, #132]	; (80020b0 <main+0x124>)
 800202c:	f7ff f874 	bl	8001118 <_ZN5Spike15Change_positionEii>
  	  S[2].Change_position(61, 56);
 8002030:	2238      	movs	r2, #56	; 0x38
 8002032:	213d      	movs	r1, #61	; 0x3d
 8002034:	481f      	ldr	r0, [pc, #124]	; (80020b4 <main+0x128>)
 8002036:	f7ff f86f 	bl	8001118 <_ZN5Spike15Change_positionEii>
  	  S[3].Change_position(66, 56);
 800203a:	2238      	movs	r2, #56	; 0x38
 800203c:	2142      	movs	r1, #66	; 0x42
 800203e:	481e      	ldr	r0, [pc, #120]	; (80020b8 <main+0x12c>)
 8002040:	f7ff f86a 	bl	8001118 <_ZN5Spike15Change_positionEii>
  	  S[4].Change_position(31, 56);
 8002044:	2238      	movs	r2, #56	; 0x38
 8002046:	211f      	movs	r1, #31
 8002048:	481c      	ldr	r0, [pc, #112]	; (80020bc <main+0x130>)
 800204a:	f7ff f865 	bl	8001118 <_ZN5Spike15Change_positionEii>
  	  S[5].Change_position(36, 56);
 800204e:	2238      	movs	r2, #56	; 0x38
 8002050:	2124      	movs	r1, #36	; 0x24
 8002052:	481b      	ldr	r0, [pc, #108]	; (80020c0 <main+0x134>)
 8002054:	f7ff f860 	bl	8001118 <_ZN5Spike15Change_positionEii>
  	  c1.Change_position(119, 36);
 8002058:	2224      	movs	r2, #36	; 0x24
 800205a:	2177      	movs	r1, #119	; 0x77
 800205c:	4819      	ldr	r0, [pc, #100]	; (80020c4 <main+0x138>)
 800205e:	f7fe fcd8 	bl	8000a12 <_ZN4Coin15Change_positionEii>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    Game(boxi,barrier,Jump_height); //Game loop
 8002062:	463b      	mov	r3, r7
 8002064:	4918      	ldr	r1, [pc, #96]	; (80020c8 <main+0x13c>)
 8002066:	4618      	mov	r0, r3
 8002068:	f7ff ff52 	bl	8001f10 <_ZN6PlayerC1ERKS_>
 800206c:	463b      	mov	r3, r7
 800206e:	4a17      	ldr	r2, [pc, #92]	; (80020cc <main+0x140>)
 8002070:	4917      	ldr	r1, [pc, #92]	; (80020d0 <main+0x144>)
 8002072:	4618      	mov	r0, r3
 8002074:	f7ff fe6e 	bl	8001d54 <_Z4Game6PlayerRiS0_>
 8002078:	463b      	mov	r3, r7
 800207a:	4618      	mov	r0, r3
 800207c:	f7fe ff52 	bl	8000f24 <_ZN6PlayerD1Ev>
 8002080:	e7ef      	b.n	8002062 <main+0xd6>
 8002082:	bf00      	nop
 8002084:	200001c0 	.word	0x200001c0
 8002088:	200001f4 	.word	0x200001f4
 800208c:	20000228 	.word	0x20000228
 8002090:	2000025c 	.word	0x2000025c
 8002094:	20000290 	.word	0x20000290
 8002098:	200002c4 	.word	0x200002c4
 800209c:	200002f8 	.word	0x200002f8
 80020a0:	2000032c 	.word	0x2000032c
 80020a4:	20000360 	.word	0x20000360
 80020a8:	20000394 	.word	0x20000394
 80020ac:	200003fc 	.word	0x200003fc
 80020b0:	20000424 	.word	0x20000424
 80020b4:	2000044c 	.word	0x2000044c
 80020b8:	20000474 	.word	0x20000474
 80020bc:	2000049c 	.word	0x2000049c
 80020c0:	200004c4 	.word	0x200004c4
 80020c4:	200004ec 	.word	0x200004ec
 80020c8:	20000190 	.word	0x20000190
 80020cc:	20000560 	.word	0x20000560
 80020d0:	20000564 	.word	0x20000564

080020d4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b094      	sub	sp, #80	; 0x50
 80020d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020da:	f107 0318 	add.w	r3, r7, #24
 80020de:	2238      	movs	r2, #56	; 0x38
 80020e0:	2100      	movs	r1, #0
 80020e2:	4618      	mov	r0, r3
 80020e4:	f003 fc06 	bl	80058f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020e8:	1d3b      	adds	r3, r7, #4
 80020ea:	2200      	movs	r2, #0
 80020ec:	601a      	str	r2, [r3, #0]
 80020ee:	605a      	str	r2, [r3, #4]
 80020f0:	609a      	str	r2, [r3, #8]
 80020f2:	60da      	str	r2, [r3, #12]
 80020f4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80020f6:	2000      	movs	r0, #0
 80020f8:	f001 fd3a 	bl	8003b70 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020fc:	2302      	movs	r3, #2
 80020fe:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002100:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002104:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002106:	2340      	movs	r3, #64	; 0x40
 8002108:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800210a:	2302      	movs	r3, #2
 800210c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800210e:	2302      	movs	r3, #2
 8002110:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8002112:	2304      	movs	r3, #4
 8002114:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002116:	2355      	movs	r3, #85	; 0x55
 8002118:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800211a:	2302      	movs	r3, #2
 800211c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800211e:	2302      	movs	r3, #2
 8002120:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002122:	2302      	movs	r3, #2
 8002124:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002126:	f107 0318 	add.w	r3, r7, #24
 800212a:	4618      	mov	r0, r3
 800212c:	f001 fdc4 	bl	8003cb8 <HAL_RCC_OscConfig>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	bf14      	ite	ne
 8002136:	2301      	movne	r3, #1
 8002138:	2300      	moveq	r3, #0
 800213a:	b2db      	uxtb	r3, r3
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 8002140:	f000 f81d 	bl	800217e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002144:	230f      	movs	r3, #15
 8002146:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002148:	2303      	movs	r3, #3
 800214a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800214c:	2300      	movs	r3, #0
 800214e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002150:	2300      	movs	r3, #0
 8002152:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002154:	2300      	movs	r3, #0
 8002156:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002158:	1d3b      	adds	r3, r7, #4
 800215a:	2104      	movs	r1, #4
 800215c:	4618      	mov	r0, r3
 800215e:	f002 f8c3 	bl	80042e8 <HAL_RCC_ClockConfig>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	bf14      	ite	ne
 8002168:	2301      	movne	r3, #1
 800216a:	2300      	moveq	r3, #0
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 8002172:	f000 f804 	bl	800217e <Error_Handler>
  }
}
 8002176:	bf00      	nop
 8002178:	3750      	adds	r7, #80	; 0x50
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800217e:	b480      	push	{r7}
 8002180:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002182:	b672      	cpsid	i
}
 8002184:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002186:	e7fe      	b.n	8002186 <Error_Handler+0x8>

08002188 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002188:	b5b0      	push	{r4, r5, r7, lr}
 800218a:	b088      	sub	sp, #32
 800218c:	af06      	add	r7, sp, #24
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d17c      	bne.n	8002292 <_Z41__static_initialization_and_destruction_0ii+0x10a>
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800219e:	4293      	cmp	r3, r2
 80021a0:	d177      	bne.n	8002292 <_Z41__static_initialization_and_destruction_0ii+0x10a>
#include"string.h"
#include "Spike.h"
#include "Coin.h"

 // creating a map//
Map map1(Bitmap_map);
 80021a2:	2300      	movs	r3, #0
 80021a4:	9301      	str	r3, [sp, #4]
 80021a6:	2300      	movs	r3, #0
 80021a8:	9300      	str	r3, [sp, #0]
 80021aa:	2340      	movs	r3, #64	; 0x40
 80021ac:	2280      	movs	r2, #128	; 0x80
 80021ae:	4953      	ldr	r1, [pc, #332]	; (80022fc <_Z41__static_initialization_and_destruction_0ii+0x174>)
 80021b0:	4853      	ldr	r0, [pc, #332]	; (8002300 <_Z41__static_initialization_and_destruction_0ii+0x178>)
 80021b2:	f7fe fc61 	bl	8000a78 <_ZN3MapC1EPKhiiii>
Map castle_map(Bitmap_castle);
 80021b6:	2300      	movs	r3, #0
 80021b8:	9301      	str	r3, [sp, #4]
 80021ba:	2300      	movs	r3, #0
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	2340      	movs	r3, #64	; 0x40
 80021c0:	2280      	movs	r2, #128	; 0x80
 80021c2:	4950      	ldr	r1, [pc, #320]	; (8002304 <_Z41__static_initialization_and_destruction_0ii+0x17c>)
 80021c4:	4850      	ldr	r0, [pc, #320]	; (8002308 <_Z41__static_initialization_and_destruction_0ii+0x180>)
 80021c6:	f7fe fc57 	bl	8000a78 <_ZN3MapC1EPKhiiii>
Map Win_map(Bitmap_win);
 80021ca:	2300      	movs	r3, #0
 80021cc:	9301      	str	r3, [sp, #4]
 80021ce:	2300      	movs	r3, #0
 80021d0:	9300      	str	r3, [sp, #0]
 80021d2:	2340      	movs	r3, #64	; 0x40
 80021d4:	2280      	movs	r2, #128	; 0x80
 80021d6:	494d      	ldr	r1, [pc, #308]	; (800230c <_Z41__static_initialization_and_destruction_0ii+0x184>)
 80021d8:	484d      	ldr	r0, [pc, #308]	; (8002310 <_Z41__static_initialization_and_destruction_0ii+0x188>)
 80021da:	f7fe fc4d 	bl	8000a78 <_ZN3MapC1EPKhiiii>
Map easter_egg_map(Bitmap_easter_egg);
 80021de:	2300      	movs	r3, #0
 80021e0:	9301      	str	r3, [sp, #4]
 80021e2:	2300      	movs	r3, #0
 80021e4:	9300      	str	r3, [sp, #0]
 80021e6:	2340      	movs	r3, #64	; 0x40
 80021e8:	2280      	movs	r2, #128	; 0x80
 80021ea:	494a      	ldr	r1, [pc, #296]	; (8002314 <_Z41__static_initialization_and_destruction_0ii+0x18c>)
 80021ec:	484a      	ldr	r0, [pc, #296]	; (8002318 <_Z41__static_initialization_and_destruction_0ii+0x190>)
 80021ee:	f7fe fc43 	bl	8000a78 <_ZN3MapC1EPKhiiii>
// creating the player//
Player boxi(10,4,8,8);       //there we are creating our map adding player ,blocks, mobs and spikes
 80021f2:	4b4a      	ldr	r3, [pc, #296]	; (800231c <_Z41__static_initialization_and_destruction_0ii+0x194>)
 80021f4:	9302      	str	r3, [sp, #8]
 80021f6:	2303      	movs	r3, #3
 80021f8:	9301      	str	r3, [sp, #4]
 80021fa:	2308      	movs	r3, #8
 80021fc:	9300      	str	r3, [sp, #0]
 80021fe:	2308      	movs	r3, #8
 8002200:	2204      	movs	r2, #4
 8002202:	210a      	movs	r1, #10
 8002204:	4846      	ldr	r0, [pc, #280]	; (8002320 <_Z41__static_initialization_and_destruction_0ii+0x198>)
 8002206:	f7fe fdc7 	bl	8000d98 <_ZN6PlayerC1EiiiiiPKh>

//creating blocks//
Block B[10];
 800220a:	4b46      	ldr	r3, [pc, #280]	; (8002324 <_Z41__static_initialization_and_destruction_0ii+0x19c>)
 800220c:	2409      	movs	r4, #9
 800220e:	461d      	mov	r5, r3
 8002210:	2c00      	cmp	r4, #0
 8002212:	db10      	blt.n	8002236 <_Z41__static_initialization_and_destruction_0ii+0xae>
 8002214:	2301      	movs	r3, #1
 8002216:	9303      	str	r3, [sp, #12]
 8002218:	2300      	movs	r3, #0
 800221a:	9302      	str	r3, [sp, #8]
 800221c:	4b42      	ldr	r3, [pc, #264]	; (8002328 <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 800221e:	9301      	str	r3, [sp, #4]
 8002220:	230a      	movs	r3, #10
 8002222:	9300      	str	r3, [sp, #0]
 8002224:	230a      	movs	r3, #10
 8002226:	2200      	movs	r2, #0
 8002228:	2100      	movs	r1, #0
 800222a:	4628      	mov	r0, r5
 800222c:	f7fe f976 	bl	800051c <_ZN5BlockC1EiiiiPKhii>
 8002230:	3534      	adds	r5, #52	; 0x34
 8002232:	3c01      	subs	r4, #1
 8002234:	e7ec      	b.n	8002210 <_Z41__static_initialization_and_destruction_0ii+0x88>

//creating Mobs//
Mob m1(95,54);
 8002236:	2300      	movs	r3, #0
 8002238:	9304      	str	r3, [sp, #16]
 800223a:	2301      	movs	r3, #1
 800223c:	9303      	str	r3, [sp, #12]
 800223e:	4b3b      	ldr	r3, [pc, #236]	; (800232c <_Z41__static_initialization_and_destruction_0ii+0x1a4>)
 8002240:	9302      	str	r3, [sp, #8]
 8002242:	2308      	movs	r3, #8
 8002244:	9301      	str	r3, [sp, #4]
 8002246:	2308      	movs	r3, #8
 8002248:	9300      	str	r3, [sp, #0]
 800224a:	2301      	movs	r3, #1
 800224c:	2236      	movs	r2, #54	; 0x36
 800224e:	215f      	movs	r1, #95	; 0x5f
 8002250:	4837      	ldr	r0, [pc, #220]	; (8002330 <_Z41__static_initialization_and_destruction_0ii+0x1a8>)
 8002252:	f7fe fc6f 	bl	8000b34 <_ZN3MobC1EiiiiiPKhii>

//creating spikes//
Spike S[6];
 8002256:	4b37      	ldr	r3, [pc, #220]	; (8002334 <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 8002258:	2405      	movs	r4, #5
 800225a:	461d      	mov	r5, r3
 800225c:	2c00      	cmp	r4, #0
 800225e:	db0c      	blt.n	800227a <_Z41__static_initialization_and_destruction_0ii+0xf2>
 8002260:	4b35      	ldr	r3, [pc, #212]	; (8002338 <_Z41__static_initialization_and_destruction_0ii+0x1b0>)
 8002262:	9301      	str	r3, [sp, #4]
 8002264:	2305      	movs	r3, #5
 8002266:	9300      	str	r3, [sp, #0]
 8002268:	2305      	movs	r3, #5
 800226a:	2200      	movs	r2, #0
 800226c:	2100      	movs	r1, #0
 800226e:	4628      	mov	r0, r5
 8002270:	f7fe fe78 	bl	8000f64 <_ZN5SpikeC1EiiiiPKh>
 8002274:	3528      	adds	r5, #40	; 0x28
 8002276:	3c01      	subs	r4, #1
 8002278:	e7f0      	b.n	800225c <_Z41__static_initialization_and_destruction_0ii+0xd4>

//creating coins
Coin c1(119,36);
 800227a:	2301      	movs	r3, #1
 800227c:	9302      	str	r3, [sp, #8]
 800227e:	4b2f      	ldr	r3, [pc, #188]	; (800233c <_Z41__static_initialization_and_destruction_0ii+0x1b4>)
 8002280:	9301      	str	r3, [sp, #4]
 8002282:	2306      	movs	r3, #6
 8002284:	9300      	str	r3, [sp, #0]
 8002286:	2306      	movs	r3, #6
 8002288:	2224      	movs	r2, #36	; 0x24
 800228a:	2177      	movs	r1, #119	; 0x77
 800228c:	482c      	ldr	r0, [pc, #176]	; (8002340 <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 800228e:	f7fe fac7 	bl	8000820 <_ZN4CoinC1EiiiiPKhi>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d12d      	bne.n	80022f4 <_Z41__static_initialization_and_destruction_0ii+0x16c>
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800229e:	4293      	cmp	r3, r2
 80022a0:	d128      	bne.n	80022f4 <_Z41__static_initialization_and_destruction_0ii+0x16c>
 80022a2:	4827      	ldr	r0, [pc, #156]	; (8002340 <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 80022a4:	f7fe fbc8 	bl	8000a38 <_ZN4CoinD1Ev>
Spike S[6];
 80022a8:	4c26      	ldr	r4, [pc, #152]	; (8002344 <_Z41__static_initialization_and_destruction_0ii+0x1bc>)
 80022aa:	4b22      	ldr	r3, [pc, #136]	; (8002334 <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 80022ac:	429c      	cmp	r4, r3
 80022ae:	d005      	beq.n	80022bc <_Z41__static_initialization_and_destruction_0ii+0x134>
 80022b0:	3c28      	subs	r4, #40	; 0x28
 80022b2:	6823      	ldr	r3, [r4, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4620      	mov	r0, r4
 80022b8:	4798      	blx	r3
 80022ba:	e7f6      	b.n	80022aa <_Z41__static_initialization_and_destruction_0ii+0x122>
Mob m1(95,54);
 80022bc:	481c      	ldr	r0, [pc, #112]	; (8002330 <_Z41__static_initialization_and_destruction_0ii+0x1a8>)
 80022be:	f7fe fd4b 	bl	8000d58 <_ZN3MobD1Ev>
Block B[10];
 80022c2:	4c21      	ldr	r4, [pc, #132]	; (8002348 <_Z41__static_initialization_and_destruction_0ii+0x1c0>)
 80022c4:	4b17      	ldr	r3, [pc, #92]	; (8002324 <_Z41__static_initialization_and_destruction_0ii+0x19c>)
 80022c6:	429c      	cmp	r4, r3
 80022c8:	d005      	beq.n	80022d6 <_Z41__static_initialization_and_destruction_0ii+0x14e>
 80022ca:	3c34      	subs	r4, #52	; 0x34
 80022cc:	6823      	ldr	r3, [r4, #0]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4620      	mov	r0, r4
 80022d2:	4798      	blx	r3
 80022d4:	e7f6      	b.n	80022c4 <_Z41__static_initialization_and_destruction_0ii+0x13c>
Player boxi(10,4,8,8);       //there we are creating our map adding player ,blocks, mobs and spikes
 80022d6:	4812      	ldr	r0, [pc, #72]	; (8002320 <_Z41__static_initialization_and_destruction_0ii+0x198>)
 80022d8:	f7fe fe24 	bl	8000f24 <_ZN6PlayerD1Ev>
Map easter_egg_map(Bitmap_easter_egg);
 80022dc:	480e      	ldr	r0, [pc, #56]	; (8002318 <_Z41__static_initialization_and_destruction_0ii+0x190>)
 80022de:	f7fe fc09 	bl	8000af4 <_ZN3MapD1Ev>
Map Win_map(Bitmap_win);
 80022e2:	480b      	ldr	r0, [pc, #44]	; (8002310 <_Z41__static_initialization_and_destruction_0ii+0x188>)
 80022e4:	f7fe fc06 	bl	8000af4 <_ZN3MapD1Ev>
Map castle_map(Bitmap_castle);
 80022e8:	4807      	ldr	r0, [pc, #28]	; (8002308 <_Z41__static_initialization_and_destruction_0ii+0x180>)
 80022ea:	f7fe fc03 	bl	8000af4 <_ZN3MapD1Ev>
Map map1(Bitmap_map);
 80022ee:	4804      	ldr	r0, [pc, #16]	; (8002300 <_Z41__static_initialization_and_destruction_0ii+0x178>)
 80022f0:	f7fe fc00 	bl	8000af4 <_ZN3MapD1Ev>
 80022f4:	bf00      	nop
 80022f6:	3708      	adds	r7, #8
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bdb0      	pop	{r4, r5, r7, pc}
 80022fc:	08005e38 	.word	0x08005e38
 8002300:	20000130 	.word	0x20000130
 8002304:	08006238 	.word	0x08006238
 8002308:	20000148 	.word	0x20000148
 800230c:	08006638 	.word	0x08006638
 8002310:	20000160 	.word	0x20000160
 8002314:	08006a38 	.word	0x08006a38
 8002318:	20000178 	.word	0x20000178
 800231c:	08006e4c 	.word	0x08006e4c
 8002320:	20000190 	.word	0x20000190
 8002324:	200001c0 	.word	0x200001c0
 8002328:	08006e38 	.word	0x08006e38
 800232c:	08006e54 	.word	0x08006e54
 8002330:	200003c8 	.word	0x200003c8
 8002334:	200003fc 	.word	0x200003fc
 8002338:	08006e5c 	.word	0x08006e5c
 800233c:	08006e64 	.word	0x08006e64
 8002340:	200004ec 	.word	0x200004ec
 8002344:	200004ec 	.word	0x200004ec
 8002348:	200003c8 	.word	0x200003c8

0800234c <_GLOBAL__sub_I_map1>:
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
 8002350:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002354:	2001      	movs	r0, #1
 8002356:	f7ff ff17 	bl	8002188 <_Z41__static_initialization_and_destruction_0ii>
 800235a:	bd80      	pop	{r7, pc}

0800235c <_GLOBAL__sub_D_map1>:
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
 8002360:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002364:	2000      	movs	r0, #0
 8002366:	f7ff ff0f 	bl	8002188 <_Z41__static_initialization_and_destruction_0ii>
 800236a:	bd80      	pop	{r7, pc}

0800236c <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8002370:	4b07      	ldr	r3, [pc, #28]	; (8002390 <MX_RNG_Init+0x24>)
 8002372:	4a08      	ldr	r2, [pc, #32]	; (8002394 <MX_RNG_Init+0x28>)
 8002374:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 8002376:	4b06      	ldr	r3, [pc, #24]	; (8002390 <MX_RNG_Init+0x24>)
 8002378:	2200      	movs	r2, #0
 800237a:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800237c:	4804      	ldr	r0, [pc, #16]	; (8002390 <MX_RNG_Init+0x24>)
 800237e:	f002 fbbf 	bl	8004b00 <HAL_RNG_Init>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <MX_RNG_Init+0x20>
  {
    Error_Handler();
 8002388:	f7ff fef9 	bl	800217e <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800238c:	bf00      	nop
 800238e:	bd80      	pop	{r7, pc}
 8002390:	20000568 	.word	0x20000568
 8002394:	50060800 	.word	0x50060800

08002398 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b094      	sub	sp, #80	; 0x50
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023a0:	f107 030c 	add.w	r3, r7, #12
 80023a4:	2244      	movs	r2, #68	; 0x44
 80023a6:	2100      	movs	r1, #0
 80023a8:	4618      	mov	r0, r3
 80023aa:	f003 faa3 	bl	80058f4 <memset>
  if(rngHandle->Instance==RNG)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a15      	ldr	r2, [pc, #84]	; (8002408 <HAL_RNG_MspInit+0x70>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d123      	bne.n	8002400 <HAL_RNG_MspInit+0x68>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 80023b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80023bc:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLL;
 80023be:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80023c2:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023c4:	f107 030c 	add.w	r3, r7, #12
 80023c8:	4618      	mov	r0, r3
 80023ca:	f002 f9a9 	bl	8004720 <HAL_RCCEx_PeriphCLKConfig>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 80023d4:	f7ff fed3 	bl	800217e <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80023d8:	4b0c      	ldr	r3, [pc, #48]	; (800240c <HAL_RNG_MspInit+0x74>)
 80023da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023dc:	4a0b      	ldr	r2, [pc, #44]	; (800240c <HAL_RNG_MspInit+0x74>)
 80023de:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80023e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023e4:	4b09      	ldr	r3, [pc, #36]	; (800240c <HAL_RNG_MspInit+0x74>)
 80023e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80023ec:	60bb      	str	r3, [r7, #8]
 80023ee:	68bb      	ldr	r3, [r7, #8]

    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(RNG_IRQn, 0, 0);
 80023f0:	2200      	movs	r2, #0
 80023f2:	2100      	movs	r1, #0
 80023f4:	205a      	movs	r0, #90	; 0x5a
 80023f6:	f000 fd46 	bl	8002e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RNG_IRQn);
 80023fa:	205a      	movs	r0, #90	; 0x5a
 80023fc:	f000 fd5d 	bl	8002eba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8002400:	bf00      	nop
 8002402:	3750      	adds	r7, #80	; 0x50
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	50060800 	.word	0x50060800
 800240c:	40021000 	.word	0x40021000

08002410 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002414:	bf00      	nop
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
	...

08002420 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af04      	add	r7, sp, #16
 8002426:	4603      	mov	r3, r0
 8002428:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800242a:	f04f 33ff 	mov.w	r3, #4294967295
 800242e:	9302      	str	r3, [sp, #8]
 8002430:	2301      	movs	r3, #1
 8002432:	9301      	str	r3, [sp, #4]
 8002434:	1dfb      	adds	r3, r7, #7
 8002436:	9300      	str	r3, [sp, #0]
 8002438:	2301      	movs	r3, #1
 800243a:	2200      	movs	r2, #0
 800243c:	2178      	movs	r1, #120	; 0x78
 800243e:	4803      	ldr	r0, [pc, #12]	; (800244c <ssd1306_WriteCommand+0x2c>)
 8002440:	f000 ff98 	bl	8003374 <HAL_I2C_Mem_Write>
}
 8002444:	bf00      	nop
 8002446:	3708      	adds	r7, #8
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	200000e4 	.word	0x200000e4

08002450 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002450:	b580      	push	{r7, lr}
 8002452:	b086      	sub	sp, #24
 8002454:	af04      	add	r7, sp, #16
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	b29b      	uxth	r3, r3
 800245e:	f04f 32ff 	mov.w	r2, #4294967295
 8002462:	9202      	str	r2, [sp, #8]
 8002464:	9301      	str	r3, [sp, #4]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	9300      	str	r3, [sp, #0]
 800246a:	2301      	movs	r3, #1
 800246c:	2240      	movs	r2, #64	; 0x40
 800246e:	2178      	movs	r1, #120	; 0x78
 8002470:	4803      	ldr	r0, [pc, #12]	; (8002480 <ssd1306_WriteData+0x30>)
 8002472:	f000 ff7f 	bl	8003374 <HAL_I2C_Mem_Write>
}
 8002476:	bf00      	nop
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	200000e4 	.word	0x200000e4

08002484 <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002488:	f7ff ffc2 	bl	8002410 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800248c:	2064      	movs	r0, #100	; 0x64
 800248e:	f000 fbfd 	bl	8002c8c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002492:	2000      	movs	r0, #0
 8002494:	f000 fa34 	bl	8002900 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002498:	2020      	movs	r0, #32
 800249a:	f7ff ffc1 	bl	8002420 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800249e:	2000      	movs	r0, #0
 80024a0:	f7ff ffbe 	bl	8002420 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80024a4:	20b0      	movs	r0, #176	; 0xb0
 80024a6:	f7ff ffbb 	bl	8002420 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80024aa:	20c8      	movs	r0, #200	; 0xc8
 80024ac:	f7ff ffb8 	bl	8002420 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80024b0:	2000      	movs	r0, #0
 80024b2:	f7ff ffb5 	bl	8002420 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80024b6:	2010      	movs	r0, #16
 80024b8:	f7ff ffb2 	bl	8002420 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80024bc:	2040      	movs	r0, #64	; 0x40
 80024be:	f7ff ffaf 	bl	8002420 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80024c2:	20ff      	movs	r0, #255	; 0xff
 80024c4:	f000 fa09 	bl	80028da <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80024c8:	20a1      	movs	r0, #161	; 0xa1
 80024ca:	f7ff ffa9 	bl	8002420 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80024ce:	20a6      	movs	r0, #166	; 0xa6
 80024d0:	f7ff ffa6 	bl	8002420 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80024d4:	20a8      	movs	r0, #168	; 0xa8
 80024d6:	f7ff ffa3 	bl	8002420 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80024da:	203f      	movs	r0, #63	; 0x3f
 80024dc:	f7ff ffa0 	bl	8002420 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80024e0:	20a4      	movs	r0, #164	; 0xa4
 80024e2:	f7ff ff9d 	bl	8002420 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80024e6:	20d3      	movs	r0, #211	; 0xd3
 80024e8:	f7ff ff9a 	bl	8002420 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80024ec:	2000      	movs	r0, #0
 80024ee:	f7ff ff97 	bl	8002420 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80024f2:	20d5      	movs	r0, #213	; 0xd5
 80024f4:	f7ff ff94 	bl	8002420 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80024f8:	20f0      	movs	r0, #240	; 0xf0
 80024fa:	f7ff ff91 	bl	8002420 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80024fe:	20d9      	movs	r0, #217	; 0xd9
 8002500:	f7ff ff8e 	bl	8002420 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002504:	2022      	movs	r0, #34	; 0x22
 8002506:	f7ff ff8b 	bl	8002420 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800250a:	20da      	movs	r0, #218	; 0xda
 800250c:	f7ff ff88 	bl	8002420 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002510:	2012      	movs	r0, #18
 8002512:	f7ff ff85 	bl	8002420 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002516:	20db      	movs	r0, #219	; 0xdb
 8002518:	f7ff ff82 	bl	8002420 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800251c:	2020      	movs	r0, #32
 800251e:	f7ff ff7f 	bl	8002420 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002522:	208d      	movs	r0, #141	; 0x8d
 8002524:	f7ff ff7c 	bl	8002420 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002528:	2014      	movs	r0, #20
 800252a:	f7ff ff79 	bl	8002420 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800252e:	2001      	movs	r0, #1
 8002530:	f000 f9e6 	bl	8002900 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002534:	2000      	movs	r0, #0
 8002536:	f000 f80f 	bl	8002558 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800253a:	f000 f831 	bl	80025a0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800253e:	4b05      	ldr	r3, [pc, #20]	; (8002554 <ssd1306_Init+0xd0>)
 8002540:	2200      	movs	r2, #0
 8002542:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002544:	4b03      	ldr	r3, [pc, #12]	; (8002554 <ssd1306_Init+0xd0>)
 8002546:	2200      	movs	r2, #0
 8002548:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800254a:	4b02      	ldr	r3, [pc, #8]	; (8002554 <ssd1306_Init+0xd0>)
 800254c:	2201      	movs	r2, #1
 800254e:	711a      	strb	r2, [r3, #4]
}
 8002550:	bf00      	nop
 8002552:	bd80      	pop	{r7, pc}
 8002554:	2000097c 	.word	0x2000097c

08002558 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8002558:	b480      	push	{r7}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
 800255e:	4603      	mov	r3, r0
 8002560:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002562:	2300      	movs	r3, #0
 8002564:	60fb      	str	r3, [r7, #12]
 8002566:	e00d      	b.n	8002584 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002568:	79fb      	ldrb	r3, [r7, #7]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d101      	bne.n	8002572 <ssd1306_Fill+0x1a>
 800256e:	2100      	movs	r1, #0
 8002570:	e000      	b.n	8002574 <ssd1306_Fill+0x1c>
 8002572:	21ff      	movs	r1, #255	; 0xff
 8002574:	4a09      	ldr	r2, [pc, #36]	; (800259c <ssd1306_Fill+0x44>)
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	4413      	add	r3, r2
 800257a:	460a      	mov	r2, r1
 800257c:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	3301      	adds	r3, #1
 8002582:	60fb      	str	r3, [r7, #12]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800258a:	d3ed      	bcc.n	8002568 <ssd1306_Fill+0x10>
    }
}
 800258c:	bf00      	nop
 800258e:	bf00      	nop
 8002590:	3714      	adds	r7, #20
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	2000057c 	.word	0x2000057c

080025a0 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80025a6:	2300      	movs	r3, #0
 80025a8:	71fb      	strb	r3, [r7, #7]
 80025aa:	e016      	b.n	80025da <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80025ac:	79fb      	ldrb	r3, [r7, #7]
 80025ae:	3b50      	subs	r3, #80	; 0x50
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7ff ff34 	bl	8002420 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80025b8:	2000      	movs	r0, #0
 80025ba:	f7ff ff31 	bl	8002420 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80025be:	2010      	movs	r0, #16
 80025c0:	f7ff ff2e 	bl	8002420 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80025c4:	79fb      	ldrb	r3, [r7, #7]
 80025c6:	01db      	lsls	r3, r3, #7
 80025c8:	4a08      	ldr	r2, [pc, #32]	; (80025ec <ssd1306_UpdateScreen+0x4c>)
 80025ca:	4413      	add	r3, r2
 80025cc:	2180      	movs	r1, #128	; 0x80
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7ff ff3e 	bl	8002450 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80025d4:	79fb      	ldrb	r3, [r7, #7]
 80025d6:	3301      	adds	r3, #1
 80025d8:	71fb      	strb	r3, [r7, #7]
 80025da:	79fb      	ldrb	r3, [r7, #7]
 80025dc:	2b07      	cmp	r3, #7
 80025de:	d9e5      	bls.n	80025ac <ssd1306_UpdateScreen+0xc>
    }
}
 80025e0:	bf00      	nop
 80025e2:	bf00      	nop
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	2000057c 	.word	0x2000057c

080025f0 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4603      	mov	r3, r0
 80025f8:	71fb      	strb	r3, [r7, #7]
 80025fa:	460b      	mov	r3, r1
 80025fc:	71bb      	strb	r3, [r7, #6]
 80025fe:	4613      	mov	r3, r2
 8002600:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002606:	2b00      	cmp	r3, #0
 8002608:	db3d      	blt.n	8002686 <ssd1306_DrawPixel+0x96>
 800260a:	79bb      	ldrb	r3, [r7, #6]
 800260c:	2b3f      	cmp	r3, #63	; 0x3f
 800260e:	d83a      	bhi.n	8002686 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002610:	797b      	ldrb	r3, [r7, #5]
 8002612:	2b01      	cmp	r3, #1
 8002614:	d11a      	bne.n	800264c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002616:	79fa      	ldrb	r2, [r7, #7]
 8002618:	79bb      	ldrb	r3, [r7, #6]
 800261a:	08db      	lsrs	r3, r3, #3
 800261c:	b2d8      	uxtb	r0, r3
 800261e:	4603      	mov	r3, r0
 8002620:	01db      	lsls	r3, r3, #7
 8002622:	4413      	add	r3, r2
 8002624:	4a1b      	ldr	r2, [pc, #108]	; (8002694 <ssd1306_DrawPixel+0xa4>)
 8002626:	5cd3      	ldrb	r3, [r2, r3]
 8002628:	b25a      	sxtb	r2, r3
 800262a:	79bb      	ldrb	r3, [r7, #6]
 800262c:	f003 0307 	and.w	r3, r3, #7
 8002630:	2101      	movs	r1, #1
 8002632:	fa01 f303 	lsl.w	r3, r1, r3
 8002636:	b25b      	sxtb	r3, r3
 8002638:	4313      	orrs	r3, r2
 800263a:	b259      	sxtb	r1, r3
 800263c:	79fa      	ldrb	r2, [r7, #7]
 800263e:	4603      	mov	r3, r0
 8002640:	01db      	lsls	r3, r3, #7
 8002642:	4413      	add	r3, r2
 8002644:	b2c9      	uxtb	r1, r1
 8002646:	4a13      	ldr	r2, [pc, #76]	; (8002694 <ssd1306_DrawPixel+0xa4>)
 8002648:	54d1      	strb	r1, [r2, r3]
 800264a:	e01d      	b.n	8002688 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800264c:	79fa      	ldrb	r2, [r7, #7]
 800264e:	79bb      	ldrb	r3, [r7, #6]
 8002650:	08db      	lsrs	r3, r3, #3
 8002652:	b2d8      	uxtb	r0, r3
 8002654:	4603      	mov	r3, r0
 8002656:	01db      	lsls	r3, r3, #7
 8002658:	4413      	add	r3, r2
 800265a:	4a0e      	ldr	r2, [pc, #56]	; (8002694 <ssd1306_DrawPixel+0xa4>)
 800265c:	5cd3      	ldrb	r3, [r2, r3]
 800265e:	b25a      	sxtb	r2, r3
 8002660:	79bb      	ldrb	r3, [r7, #6]
 8002662:	f003 0307 	and.w	r3, r3, #7
 8002666:	2101      	movs	r1, #1
 8002668:	fa01 f303 	lsl.w	r3, r1, r3
 800266c:	b25b      	sxtb	r3, r3
 800266e:	43db      	mvns	r3, r3
 8002670:	b25b      	sxtb	r3, r3
 8002672:	4013      	ands	r3, r2
 8002674:	b259      	sxtb	r1, r3
 8002676:	79fa      	ldrb	r2, [r7, #7]
 8002678:	4603      	mov	r3, r0
 800267a:	01db      	lsls	r3, r3, #7
 800267c:	4413      	add	r3, r2
 800267e:	b2c9      	uxtb	r1, r1
 8002680:	4a04      	ldr	r2, [pc, #16]	; (8002694 <ssd1306_DrawPixel+0xa4>)
 8002682:	54d1      	strb	r1, [r2, r3]
 8002684:	e000      	b.n	8002688 <ssd1306_DrawPixel+0x98>
        return;
 8002686:	bf00      	nop
    }
}
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	2000057c 	.word	0x2000057c

08002698 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002698:	b590      	push	{r4, r7, lr}
 800269a:	b089      	sub	sp, #36	; 0x24
 800269c:	af00      	add	r7, sp, #0
 800269e:	4604      	mov	r4, r0
 80026a0:	1d38      	adds	r0, r7, #4
 80026a2:	e880 0006 	stmia.w	r0, {r1, r2}
 80026a6:	461a      	mov	r2, r3
 80026a8:	4623      	mov	r3, r4
 80026aa:	73fb      	strb	r3, [r7, #15]
 80026ac:	4613      	mov	r3, r2
 80026ae:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80026b0:	7bfb      	ldrb	r3, [r7, #15]
 80026b2:	2b1f      	cmp	r3, #31
 80026b4:	d902      	bls.n	80026bc <ssd1306_WriteChar+0x24>
 80026b6:	7bfb      	ldrb	r3, [r7, #15]
 80026b8:	2b7e      	cmp	r3, #126	; 0x7e
 80026ba:	d901      	bls.n	80026c0 <ssd1306_WriteChar+0x28>
        return 0;
 80026bc:	2300      	movs	r3, #0
 80026be:	e06d      	b.n	800279c <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80026c0:	4b38      	ldr	r3, [pc, #224]	; (80027a4 <ssd1306_WriteChar+0x10c>)
 80026c2:	881b      	ldrh	r3, [r3, #0]
 80026c4:	461a      	mov	r2, r3
 80026c6:	793b      	ldrb	r3, [r7, #4]
 80026c8:	4413      	add	r3, r2
 80026ca:	2b80      	cmp	r3, #128	; 0x80
 80026cc:	dc06      	bgt.n	80026dc <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 80026ce:	4b35      	ldr	r3, [pc, #212]	; (80027a4 <ssd1306_WriteChar+0x10c>)
 80026d0:	885b      	ldrh	r3, [r3, #2]
 80026d2:	461a      	mov	r2, r3
 80026d4:	797b      	ldrb	r3, [r7, #5]
 80026d6:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80026d8:	2b40      	cmp	r3, #64	; 0x40
 80026da:	dd01      	ble.n	80026e0 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 80026dc:	2300      	movs	r3, #0
 80026de:	e05d      	b.n	800279c <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80026e0:	2300      	movs	r3, #0
 80026e2:	61fb      	str	r3, [r7, #28]
 80026e4:	e04c      	b.n	8002780 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80026e6:	68ba      	ldr	r2, [r7, #8]
 80026e8:	7bfb      	ldrb	r3, [r7, #15]
 80026ea:	3b20      	subs	r3, #32
 80026ec:	7979      	ldrb	r1, [r7, #5]
 80026ee:	fb01 f303 	mul.w	r3, r1, r3
 80026f2:	4619      	mov	r1, r3
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	440b      	add	r3, r1
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	4413      	add	r3, r2
 80026fc:	881b      	ldrh	r3, [r3, #0]
 80026fe:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002700:	2300      	movs	r3, #0
 8002702:	61bb      	str	r3, [r7, #24]
 8002704:	e034      	b.n	8002770 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002706:	697a      	ldr	r2, [r7, #20]
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	fa02 f303 	lsl.w	r3, r2, r3
 800270e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d012      	beq.n	800273c <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002716:	4b23      	ldr	r3, [pc, #140]	; (80027a4 <ssd1306_WriteChar+0x10c>)
 8002718:	881b      	ldrh	r3, [r3, #0]
 800271a:	b2da      	uxtb	r2, r3
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	b2db      	uxtb	r3, r3
 8002720:	4413      	add	r3, r2
 8002722:	b2d8      	uxtb	r0, r3
 8002724:	4b1f      	ldr	r3, [pc, #124]	; (80027a4 <ssd1306_WriteChar+0x10c>)
 8002726:	885b      	ldrh	r3, [r3, #2]
 8002728:	b2da      	uxtb	r2, r3
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	b2db      	uxtb	r3, r3
 800272e:	4413      	add	r3, r2
 8002730:	b2db      	uxtb	r3, r3
 8002732:	7bba      	ldrb	r2, [r7, #14]
 8002734:	4619      	mov	r1, r3
 8002736:	f7ff ff5b 	bl	80025f0 <ssd1306_DrawPixel>
 800273a:	e016      	b.n	800276a <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800273c:	4b19      	ldr	r3, [pc, #100]	; (80027a4 <ssd1306_WriteChar+0x10c>)
 800273e:	881b      	ldrh	r3, [r3, #0]
 8002740:	b2da      	uxtb	r2, r3
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	b2db      	uxtb	r3, r3
 8002746:	4413      	add	r3, r2
 8002748:	b2d8      	uxtb	r0, r3
 800274a:	4b16      	ldr	r3, [pc, #88]	; (80027a4 <ssd1306_WriteChar+0x10c>)
 800274c:	885b      	ldrh	r3, [r3, #2]
 800274e:	b2da      	uxtb	r2, r3
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	b2db      	uxtb	r3, r3
 8002754:	4413      	add	r3, r2
 8002756:	b2d9      	uxtb	r1, r3
 8002758:	7bbb      	ldrb	r3, [r7, #14]
 800275a:	2b00      	cmp	r3, #0
 800275c:	bf0c      	ite	eq
 800275e:	2301      	moveq	r3, #1
 8002760:	2300      	movne	r3, #0
 8002762:	b2db      	uxtb	r3, r3
 8002764:	461a      	mov	r2, r3
 8002766:	f7ff ff43 	bl	80025f0 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 800276a:	69bb      	ldr	r3, [r7, #24]
 800276c:	3301      	adds	r3, #1
 800276e:	61bb      	str	r3, [r7, #24]
 8002770:	793b      	ldrb	r3, [r7, #4]
 8002772:	461a      	mov	r2, r3
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	4293      	cmp	r3, r2
 8002778:	d3c5      	bcc.n	8002706 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	3301      	adds	r3, #1
 800277e:	61fb      	str	r3, [r7, #28]
 8002780:	797b      	ldrb	r3, [r7, #5]
 8002782:	461a      	mov	r2, r3
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	4293      	cmp	r3, r2
 8002788:	d3ad      	bcc.n	80026e6 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800278a:	4b06      	ldr	r3, [pc, #24]	; (80027a4 <ssd1306_WriteChar+0x10c>)
 800278c:	881a      	ldrh	r2, [r3, #0]
 800278e:	793b      	ldrb	r3, [r7, #4]
 8002790:	b29b      	uxth	r3, r3
 8002792:	4413      	add	r3, r2
 8002794:	b29a      	uxth	r2, r3
 8002796:	4b03      	ldr	r3, [pc, #12]	; (80027a4 <ssd1306_WriteChar+0x10c>)
 8002798:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 800279a:	7bfb      	ldrb	r3, [r7, #15]
}
 800279c:	4618      	mov	r0, r3
 800279e:	3724      	adds	r7, #36	; 0x24
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd90      	pop	{r4, r7, pc}
 80027a4:	2000097c 	.word	0x2000097c

080027a8 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	1d38      	adds	r0, r7, #4
 80027b2:	e880 0006 	stmia.w	r0, {r1, r2}
 80027b6:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 80027b8:	e012      	b.n	80027e0 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	7818      	ldrb	r0, [r3, #0]
 80027be:	78fb      	ldrb	r3, [r7, #3]
 80027c0:	1d3a      	adds	r2, r7, #4
 80027c2:	ca06      	ldmia	r2, {r1, r2}
 80027c4:	f7ff ff68 	bl	8002698 <ssd1306_WriteChar>
 80027c8:	4603      	mov	r3, r0
 80027ca:	461a      	mov	r2, r3
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d002      	beq.n	80027da <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	e008      	b.n	80027ec <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	3301      	adds	r3, #1
 80027de:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d1e8      	bne.n	80027ba <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	781b      	ldrb	r3, [r3, #0]
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3710      	adds	r7, #16
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	4603      	mov	r3, r0
 80027fc:	460a      	mov	r2, r1
 80027fe:	71fb      	strb	r3, [r7, #7]
 8002800:	4613      	mov	r3, r2
 8002802:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002804:	79fb      	ldrb	r3, [r7, #7]
 8002806:	b29a      	uxth	r2, r3
 8002808:	4b05      	ldr	r3, [pc, #20]	; (8002820 <ssd1306_SetCursor+0x2c>)
 800280a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800280c:	79bb      	ldrb	r3, [r7, #6]
 800280e:	b29a      	uxth	r2, r3
 8002810:	4b03      	ldr	r3, [pc, #12]	; (8002820 <ssd1306_SetCursor+0x2c>)
 8002812:	805a      	strh	r2, [r3, #2]
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr
 8002820:	2000097c 	.word	0x2000097c

08002824 <ssd1306_DrawBitmap>:
}

//Draw bitmap - ported from the ADAFruit GFX library

void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	603a      	str	r2, [r7, #0]
 800282c:	461a      	mov	r2, r3
 800282e:	4603      	mov	r3, r0
 8002830:	71fb      	strb	r3, [r7, #7]
 8002832:	460b      	mov	r3, r1
 8002834:	71bb      	strb	r3, [r7, #6]
 8002836:	4613      	mov	r3, r2
 8002838:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 800283a:	797b      	ldrb	r3, [r7, #5]
 800283c:	3307      	adds	r3, #7
 800283e:	2b00      	cmp	r3, #0
 8002840:	da00      	bge.n	8002844 <ssd1306_DrawBitmap+0x20>
 8002842:	3307      	adds	r3, #7
 8002844:	10db      	asrs	r3, r3, #3
 8002846:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8002848:	2300      	movs	r3, #0
 800284a:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800284c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002850:	2b00      	cmp	r3, #0
 8002852:	db3e      	blt.n	80028d2 <ssd1306_DrawBitmap+0xae>
 8002854:	79bb      	ldrb	r3, [r7, #6]
 8002856:	2b3f      	cmp	r3, #63	; 0x3f
 8002858:	d83b      	bhi.n	80028d2 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 800285a:	2300      	movs	r3, #0
 800285c:	73bb      	strb	r3, [r7, #14]
 800285e:	e033      	b.n	80028c8 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8002860:	2300      	movs	r3, #0
 8002862:	737b      	strb	r3, [r7, #13]
 8002864:	e026      	b.n	80028b4 <ssd1306_DrawBitmap+0x90>
            if (i & 7)
 8002866:	7b7b      	ldrb	r3, [r7, #13]
 8002868:	f003 0307 	and.w	r3, r3, #7
 800286c:	2b00      	cmp	r3, #0
 800286e:	d003      	beq.n	8002878 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8002870:	7bfb      	ldrb	r3, [r7, #15]
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	73fb      	strb	r3, [r7, #15]
 8002876:	e00d      	b.n	8002894 <ssd1306_DrawBitmap+0x70>
            else
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8002878:	7bbb      	ldrb	r3, [r7, #14]
 800287a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800287e:	fb02 f303 	mul.w	r3, r2, r3
 8002882:	7b7a      	ldrb	r2, [r7, #13]
 8002884:	08d2      	lsrs	r2, r2, #3
 8002886:	b2d2      	uxtb	r2, r2
 8002888:	4413      	add	r3, r2
 800288a:	461a      	mov	r2, r3
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	4413      	add	r3, r2
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	73fb      	strb	r3, [r7, #15]
            if (byte & 0x80)
 8002894:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002898:	2b00      	cmp	r3, #0
 800289a:	da08      	bge.n	80028ae <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 800289c:	79fa      	ldrb	r2, [r7, #7]
 800289e:	7b7b      	ldrb	r3, [r7, #13]
 80028a0:	4413      	add	r3, r2
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	7f3a      	ldrb	r2, [r7, #28]
 80028a6:	79b9      	ldrb	r1, [r7, #6]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f7ff fea1 	bl	80025f0 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 80028ae:	7b7b      	ldrb	r3, [r7, #13]
 80028b0:	3301      	adds	r3, #1
 80028b2:	737b      	strb	r3, [r7, #13]
 80028b4:	7b7a      	ldrb	r2, [r7, #13]
 80028b6:	797b      	ldrb	r3, [r7, #5]
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d3d4      	bcc.n	8002866 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 80028bc:	7bbb      	ldrb	r3, [r7, #14]
 80028be:	3301      	adds	r3, #1
 80028c0:	73bb      	strb	r3, [r7, #14]
 80028c2:	79bb      	ldrb	r3, [r7, #6]
 80028c4:	3301      	adds	r3, #1
 80028c6:	71bb      	strb	r3, [r7, #6]
 80028c8:	7bba      	ldrb	r2, [r7, #14]
 80028ca:	7e3b      	ldrb	r3, [r7, #24]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d3c7      	bcc.n	8002860 <ssd1306_DrawBitmap+0x3c>
        }
    }
    return;
 80028d0:	e000      	b.n	80028d4 <ssd1306_DrawBitmap+0xb0>
        return;
 80028d2:	bf00      	nop
}
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}

080028da <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 80028da:	b580      	push	{r7, lr}
 80028dc:	b084      	sub	sp, #16
 80028de:	af00      	add	r7, sp, #0
 80028e0:	4603      	mov	r3, r0
 80028e2:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80028e4:	2381      	movs	r3, #129	; 0x81
 80028e6:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80028e8:	7bfb      	ldrb	r3, [r7, #15]
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7ff fd98 	bl	8002420 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80028f0:	79fb      	ldrb	r3, [r7, #7]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7ff fd94 	bl	8002420 <ssd1306_WriteCommand>
}
 80028f8:	bf00      	nop
 80028fa:	3710      	adds	r7, #16
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}

08002900 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	4603      	mov	r3, r0
 8002908:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800290a:	79fb      	ldrb	r3, [r7, #7]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d005      	beq.n	800291c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002910:	23af      	movs	r3, #175	; 0xaf
 8002912:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002914:	4b08      	ldr	r3, [pc, #32]	; (8002938 <ssd1306_SetDisplayOn+0x38>)
 8002916:	2201      	movs	r2, #1
 8002918:	715a      	strb	r2, [r3, #5]
 800291a:	e004      	b.n	8002926 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 800291c:	23ae      	movs	r3, #174	; 0xae
 800291e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002920:	4b05      	ldr	r3, [pc, #20]	; (8002938 <ssd1306_SetDisplayOn+0x38>)
 8002922:	2200      	movs	r2, #0
 8002924:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002926:	7bfb      	ldrb	r3, [r7, #15]
 8002928:	4618      	mov	r0, r3
 800292a:	f7ff fd79 	bl	8002420 <ssd1306_WriteCommand>
}
 800292e:	bf00      	nop
 8002930:	3710      	adds	r7, #16
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	2000097c 	.word	0x2000097c

0800293c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002942:	4b0f      	ldr	r3, [pc, #60]	; (8002980 <HAL_MspInit+0x44>)
 8002944:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002946:	4a0e      	ldr	r2, [pc, #56]	; (8002980 <HAL_MspInit+0x44>)
 8002948:	f043 0301 	orr.w	r3, r3, #1
 800294c:	6613      	str	r3, [r2, #96]	; 0x60
 800294e:	4b0c      	ldr	r3, [pc, #48]	; (8002980 <HAL_MspInit+0x44>)
 8002950:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	607b      	str	r3, [r7, #4]
 8002958:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800295a:	4b09      	ldr	r3, [pc, #36]	; (8002980 <HAL_MspInit+0x44>)
 800295c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800295e:	4a08      	ldr	r2, [pc, #32]	; (8002980 <HAL_MspInit+0x44>)
 8002960:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002964:	6593      	str	r3, [r2, #88]	; 0x58
 8002966:	4b06      	ldr	r3, [pc, #24]	; (8002980 <HAL_MspInit+0x44>)
 8002968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800296a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800296e:	603b      	str	r3, [r7, #0]
 8002970:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002972:	bf00      	nop
 8002974:	370c      	adds	r7, #12
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	40021000 	.word	0x40021000

08002984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002988:	e7fe      	b.n	8002988 <NMI_Handler+0x4>

0800298a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800298a:	b480      	push	{r7}
 800298c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800298e:	e7fe      	b.n	800298e <HardFault_Handler+0x4>

08002990 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002994:	e7fe      	b.n	8002994 <MemManage_Handler+0x4>

08002996 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002996:	b480      	push	{r7}
 8002998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800299a:	e7fe      	b.n	800299a <BusFault_Handler+0x4>

0800299c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029a0:	e7fe      	b.n	80029a0 <UsageFault_Handler+0x4>

080029a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029a2:	b480      	push	{r7}
 80029a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029a6:	bf00      	nop
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029b4:	bf00      	nop
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr

080029be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029be:	b480      	push	{r7}
 80029c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029c2:	bf00      	nop
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr

080029cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029d0:	f000 f93e 	bl	8002c50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029d4:	bf00      	nop
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <RNG_IRQHandler>:

/**
  * @brief This function handles RNG global interrupt.
  */
void RNG_IRQHandler(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RNG_IRQn 0 */

  /* USER CODE END RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 80029dc:	4802      	ldr	r0, [pc, #8]	; (80029e8 <RNG_IRQHandler+0x10>)
 80029de:	f002 f91a 	bl	8004c16 <HAL_RNG_IRQHandler>
  /* USER CODE BEGIN RNG_IRQn 1 */

  /* USER CODE END RNG_IRQn 1 */
}
 80029e2:	bf00      	nop
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	20000568 	.word	0x20000568

080029ec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80029f0:	4b06      	ldr	r3, [pc, #24]	; (8002a0c <SystemInit+0x20>)
 80029f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029f6:	4a05      	ldr	r2, [pc, #20]	; (8002a0c <SystemInit+0x20>)
 80029f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a00:	bf00      	nop
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	e000ed00 	.word	0xe000ed00

08002a10 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a14:	4b22      	ldr	r3, [pc, #136]	; (8002aa0 <MX_USART2_UART_Init+0x90>)
 8002a16:	4a23      	ldr	r2, [pc, #140]	; (8002aa4 <MX_USART2_UART_Init+0x94>)
 8002a18:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002a1a:	4b21      	ldr	r3, [pc, #132]	; (8002aa0 <MX_USART2_UART_Init+0x90>)
 8002a1c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a20:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a22:	4b1f      	ldr	r3, [pc, #124]	; (8002aa0 <MX_USART2_UART_Init+0x90>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a28:	4b1d      	ldr	r3, [pc, #116]	; (8002aa0 <MX_USART2_UART_Init+0x90>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a2e:	4b1c      	ldr	r3, [pc, #112]	; (8002aa0 <MX_USART2_UART_Init+0x90>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a34:	4b1a      	ldr	r3, [pc, #104]	; (8002aa0 <MX_USART2_UART_Init+0x90>)
 8002a36:	220c      	movs	r2, #12
 8002a38:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a3a:	4b19      	ldr	r3, [pc, #100]	; (8002aa0 <MX_USART2_UART_Init+0x90>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a40:	4b17      	ldr	r3, [pc, #92]	; (8002aa0 <MX_USART2_UART_Init+0x90>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a46:	4b16      	ldr	r3, [pc, #88]	; (8002aa0 <MX_USART2_UART_Init+0x90>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a4c:	4b14      	ldr	r3, [pc, #80]	; (8002aa0 <MX_USART2_UART_Init+0x90>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a52:	4b13      	ldr	r3, [pc, #76]	; (8002aa0 <MX_USART2_UART_Init+0x90>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a58:	4811      	ldr	r0, [pc, #68]	; (8002aa0 <MX_USART2_UART_Init+0x90>)
 8002a5a:	f002 f947 	bl	8004cec <HAL_UART_Init>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002a64:	f7ff fb8b 	bl	800217e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a68:	2100      	movs	r1, #0
 8002a6a:	480d      	ldr	r0, [pc, #52]	; (8002aa0 <MX_USART2_UART_Init+0x90>)
 8002a6c:	f002 fe48 	bl	8005700 <HAL_UARTEx_SetTxFifoThreshold>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d001      	beq.n	8002a7a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002a76:	f7ff fb82 	bl	800217e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a7a:	2100      	movs	r1, #0
 8002a7c:	4808      	ldr	r0, [pc, #32]	; (8002aa0 <MX_USART2_UART_Init+0x90>)
 8002a7e:	f002 fe7d 	bl	800577c <HAL_UARTEx_SetRxFifoThreshold>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d001      	beq.n	8002a8c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002a88:	f7ff fb79 	bl	800217e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002a8c:	4804      	ldr	r0, [pc, #16]	; (8002aa0 <MX_USART2_UART_Init+0x90>)
 8002a8e:	f002 fdfe 	bl	800568e <HAL_UARTEx_DisableFifoMode>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002a98:	f7ff fb71 	bl	800217e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a9c:	bf00      	nop
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	20000984 	.word	0x20000984
 8002aa4:	40004400 	.word	0x40004400

08002aa8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b09a      	sub	sp, #104	; 0x68
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	601a      	str	r2, [r3, #0]
 8002ab8:	605a      	str	r2, [r3, #4]
 8002aba:	609a      	str	r2, [r3, #8]
 8002abc:	60da      	str	r2, [r3, #12]
 8002abe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ac0:	f107 0310 	add.w	r3, r7, #16
 8002ac4:	2244      	movs	r2, #68	; 0x44
 8002ac6:	2100      	movs	r1, #0
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f002 ff13 	bl	80058f4 <memset>
  if(uartHandle->Instance==USART2)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a1f      	ldr	r2, [pc, #124]	; (8002b50 <HAL_UART_MspInit+0xa8>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d136      	bne.n	8002b46 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002ad8:	2302      	movs	r3, #2
 8002ada:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002adc:	2300      	movs	r3, #0
 8002ade:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ae0:	f107 0310 	add.w	r3, r7, #16
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f001 fe1b 	bl	8004720 <HAL_RCCEx_PeriphCLKConfig>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d001      	beq.n	8002af4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002af0:	f7ff fb45 	bl	800217e <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002af4:	4b17      	ldr	r3, [pc, #92]	; (8002b54 <HAL_UART_MspInit+0xac>)
 8002af6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002af8:	4a16      	ldr	r2, [pc, #88]	; (8002b54 <HAL_UART_MspInit+0xac>)
 8002afa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002afe:	6593      	str	r3, [r2, #88]	; 0x58
 8002b00:	4b14      	ldr	r3, [pc, #80]	; (8002b54 <HAL_UART_MspInit+0xac>)
 8002b02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b08:	60fb      	str	r3, [r7, #12]
 8002b0a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b0c:	4b11      	ldr	r3, [pc, #68]	; (8002b54 <HAL_UART_MspInit+0xac>)
 8002b0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b10:	4a10      	ldr	r2, [pc, #64]	; (8002b54 <HAL_UART_MspInit+0xac>)
 8002b12:	f043 0301 	orr.w	r3, r3, #1
 8002b16:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b18:	4b0e      	ldr	r3, [pc, #56]	; (8002b54 <HAL_UART_MspInit+0xac>)
 8002b1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	60bb      	str	r3, [r7, #8]
 8002b22:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8002b24:	230c      	movs	r3, #12
 8002b26:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b28:	2302      	movs	r3, #2
 8002b2a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b30:	2300      	movs	r3, #0
 8002b32:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b34:	2307      	movs	r3, #7
 8002b36:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b38:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b42:	f000 f9d5 	bl	8002ef0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002b46:	bf00      	nop
 8002b48:	3768      	adds	r7, #104	; 0x68
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	40004400 	.word	0x40004400
 8002b54:	40021000 	.word	0x40021000

08002b58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002b58:	480d      	ldr	r0, [pc, #52]	; (8002b90 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002b5a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b5c:	480d      	ldr	r0, [pc, #52]	; (8002b94 <LoopForever+0x6>)
  ldr r1, =_edata
 8002b5e:	490e      	ldr	r1, [pc, #56]	; (8002b98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b60:	4a0e      	ldr	r2, [pc, #56]	; (8002b9c <LoopForever+0xe>)
  movs r3, #0
 8002b62:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002b64:	e002      	b.n	8002b6c <LoopCopyDataInit>

08002b66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b6a:	3304      	adds	r3, #4

08002b6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b70:	d3f9      	bcc.n	8002b66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b72:	4a0b      	ldr	r2, [pc, #44]	; (8002ba0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b74:	4c0b      	ldr	r4, [pc, #44]	; (8002ba4 <LoopForever+0x16>)
  movs r3, #0
 8002b76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b78:	e001      	b.n	8002b7e <LoopFillZerobss>

08002b7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b7c:	3204      	adds	r2, #4

08002b7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b80:	d3fb      	bcc.n	8002b7a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002b82:	f7ff ff33 	bl	80029ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b86:	f002 fe89 	bl	800589c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002b8a:	f7ff f9ff 	bl	8001f8c <main>

08002b8e <LoopForever>:

LoopForever:
    b LoopForever
 8002b8e:	e7fe      	b.n	8002b8e <LoopForever>
  ldr   r0, =_estack
 8002b90:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002b94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b98:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 8002b9c:	080074b4 	.word	0x080074b4
  ldr r2, =_sbss
 8002ba0:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 8002ba4:	20000a20 	.word	0x20000a20

08002ba8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ba8:	e7fe      	b.n	8002ba8 <ADC1_2_IRQHandler>

08002baa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b082      	sub	sp, #8
 8002bae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bb4:	2003      	movs	r0, #3
 8002bb6:	f000 f95b 	bl	8002e70 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002bba:	2000      	movs	r0, #0
 8002bbc:	f000 f80e 	bl	8002bdc <HAL_InitTick>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d002      	beq.n	8002bcc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	71fb      	strb	r3, [r7, #7]
 8002bca:	e001      	b.n	8002bd0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002bcc:	f7ff feb6 	bl	800293c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002bd0:	79fb      	ldrb	r3, [r7, #7]

}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3708      	adds	r7, #8
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
	...

08002bdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002be4:	2300      	movs	r3, #0
 8002be6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002be8:	4b16      	ldr	r3, [pc, #88]	; (8002c44 <HAL_InitTick+0x68>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d022      	beq.n	8002c36 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002bf0:	4b15      	ldr	r3, [pc, #84]	; (8002c48 <HAL_InitTick+0x6c>)
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	4b13      	ldr	r3, [pc, #76]	; (8002c44 <HAL_InitTick+0x68>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002bfc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c04:	4618      	mov	r0, r3
 8002c06:	f000 f966 	bl	8002ed6 <HAL_SYSTICK_Config>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d10f      	bne.n	8002c30 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b0f      	cmp	r3, #15
 8002c14:	d809      	bhi.n	8002c2a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c16:	2200      	movs	r2, #0
 8002c18:	6879      	ldr	r1, [r7, #4]
 8002c1a:	f04f 30ff 	mov.w	r0, #4294967295
 8002c1e:	f000 f932 	bl	8002e86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002c22:	4a0a      	ldr	r2, [pc, #40]	; (8002c4c <HAL_InitTick+0x70>)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6013      	str	r3, [r2, #0]
 8002c28:	e007      	b.n	8002c3a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	73fb      	strb	r3, [r7, #15]
 8002c2e:	e004      	b.n	8002c3a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	73fb      	strb	r3, [r7, #15]
 8002c34:	e001      	b.n	8002c3a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3710      	adds	r7, #16
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	20000060 	.word	0x20000060
 8002c48:	20000058 	.word	0x20000058
 8002c4c:	2000005c 	.word	0x2000005c

08002c50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c54:	4b05      	ldr	r3, [pc, #20]	; (8002c6c <HAL_IncTick+0x1c>)
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	4b05      	ldr	r3, [pc, #20]	; (8002c70 <HAL_IncTick+0x20>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4413      	add	r3, r2
 8002c5e:	4a03      	ldr	r2, [pc, #12]	; (8002c6c <HAL_IncTick+0x1c>)
 8002c60:	6013      	str	r3, [r2, #0]
}
 8002c62:	bf00      	nop
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr
 8002c6c:	20000a14 	.word	0x20000a14
 8002c70:	20000060 	.word	0x20000060

08002c74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
  return uwTick;
 8002c78:	4b03      	ldr	r3, [pc, #12]	; (8002c88 <HAL_GetTick+0x14>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	20000a14 	.word	0x20000a14

08002c8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c94:	f7ff ffee 	bl	8002c74 <HAL_GetTick>
 8002c98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ca4:	d004      	beq.n	8002cb0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ca6:	4b09      	ldr	r3, [pc, #36]	; (8002ccc <HAL_Delay+0x40>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	68fa      	ldr	r2, [r7, #12]
 8002cac:	4413      	add	r3, r2
 8002cae:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002cb0:	bf00      	nop
 8002cb2:	f7ff ffdf 	bl	8002c74 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	68fa      	ldr	r2, [r7, #12]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d8f7      	bhi.n	8002cb2 <HAL_Delay+0x26>
  {
  }
}
 8002cc2:	bf00      	nop
 8002cc4:	bf00      	nop
 8002cc6:	3710      	adds	r7, #16
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	20000060 	.word	0x20000060

08002cd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f003 0307 	and.w	r3, r3, #7
 8002cde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ce0:	4b0c      	ldr	r3, [pc, #48]	; (8002d14 <__NVIC_SetPriorityGrouping+0x44>)
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ce6:	68ba      	ldr	r2, [r7, #8]
 8002ce8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cec:	4013      	ands	r3, r2
 8002cee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002cfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d02:	4a04      	ldr	r2, [pc, #16]	; (8002d14 <__NVIC_SetPriorityGrouping+0x44>)
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	60d3      	str	r3, [r2, #12]
}
 8002d08:	bf00      	nop
 8002d0a:	3714      	adds	r7, #20
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr
 8002d14:	e000ed00 	.word	0xe000ed00

08002d18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d1c:	4b04      	ldr	r3, [pc, #16]	; (8002d30 <__NVIC_GetPriorityGrouping+0x18>)
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	0a1b      	lsrs	r3, r3, #8
 8002d22:	f003 0307 	and.w	r3, r3, #7
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr
 8002d30:	e000ed00 	.word	0xe000ed00

08002d34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	db0b      	blt.n	8002d5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d46:	79fb      	ldrb	r3, [r7, #7]
 8002d48:	f003 021f 	and.w	r2, r3, #31
 8002d4c:	4907      	ldr	r1, [pc, #28]	; (8002d6c <__NVIC_EnableIRQ+0x38>)
 8002d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d52:	095b      	lsrs	r3, r3, #5
 8002d54:	2001      	movs	r0, #1
 8002d56:	fa00 f202 	lsl.w	r2, r0, r2
 8002d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d5e:	bf00      	nop
 8002d60:	370c      	adds	r7, #12
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	e000e100 	.word	0xe000e100

08002d70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	4603      	mov	r3, r0
 8002d78:	6039      	str	r1, [r7, #0]
 8002d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	db0a      	blt.n	8002d9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	b2da      	uxtb	r2, r3
 8002d88:	490c      	ldr	r1, [pc, #48]	; (8002dbc <__NVIC_SetPriority+0x4c>)
 8002d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d8e:	0112      	lsls	r2, r2, #4
 8002d90:	b2d2      	uxtb	r2, r2
 8002d92:	440b      	add	r3, r1
 8002d94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d98:	e00a      	b.n	8002db0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	b2da      	uxtb	r2, r3
 8002d9e:	4908      	ldr	r1, [pc, #32]	; (8002dc0 <__NVIC_SetPriority+0x50>)
 8002da0:	79fb      	ldrb	r3, [r7, #7]
 8002da2:	f003 030f 	and.w	r3, r3, #15
 8002da6:	3b04      	subs	r3, #4
 8002da8:	0112      	lsls	r2, r2, #4
 8002daa:	b2d2      	uxtb	r2, r2
 8002dac:	440b      	add	r3, r1
 8002dae:	761a      	strb	r2, [r3, #24]
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr
 8002dbc:	e000e100 	.word	0xe000e100
 8002dc0:	e000ed00 	.word	0xe000ed00

08002dc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b089      	sub	sp, #36	; 0x24
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f003 0307 	and.w	r3, r3, #7
 8002dd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	f1c3 0307 	rsb	r3, r3, #7
 8002dde:	2b04      	cmp	r3, #4
 8002de0:	bf28      	it	cs
 8002de2:	2304      	movcs	r3, #4
 8002de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	3304      	adds	r3, #4
 8002dea:	2b06      	cmp	r3, #6
 8002dec:	d902      	bls.n	8002df4 <NVIC_EncodePriority+0x30>
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	3b03      	subs	r3, #3
 8002df2:	e000      	b.n	8002df6 <NVIC_EncodePriority+0x32>
 8002df4:	2300      	movs	r3, #0
 8002df6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002df8:	f04f 32ff 	mov.w	r2, #4294967295
 8002dfc:	69bb      	ldr	r3, [r7, #24]
 8002dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002e02:	43da      	mvns	r2, r3
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	401a      	ands	r2, r3
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e0c:	f04f 31ff 	mov.w	r1, #4294967295
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	fa01 f303 	lsl.w	r3, r1, r3
 8002e16:	43d9      	mvns	r1, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e1c:	4313      	orrs	r3, r2
         );
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3724      	adds	r7, #36	; 0x24
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
	...

08002e2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	3b01      	subs	r3, #1
 8002e38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e3c:	d301      	bcc.n	8002e42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e00f      	b.n	8002e62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e42:	4a0a      	ldr	r2, [pc, #40]	; (8002e6c <SysTick_Config+0x40>)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	3b01      	subs	r3, #1
 8002e48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e4a:	210f      	movs	r1, #15
 8002e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e50:	f7ff ff8e 	bl	8002d70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e54:	4b05      	ldr	r3, [pc, #20]	; (8002e6c <SysTick_Config+0x40>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e5a:	4b04      	ldr	r3, [pc, #16]	; (8002e6c <SysTick_Config+0x40>)
 8002e5c:	2207      	movs	r2, #7
 8002e5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3708      	adds	r7, #8
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	e000e010 	.word	0xe000e010

08002e70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f7ff ff29 	bl	8002cd0 <__NVIC_SetPriorityGrouping>
}
 8002e7e:	bf00      	nop
 8002e80:	3708      	adds	r7, #8
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e86:	b580      	push	{r7, lr}
 8002e88:	b086      	sub	sp, #24
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	60b9      	str	r1, [r7, #8]
 8002e90:	607a      	str	r2, [r7, #4]
 8002e92:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e94:	f7ff ff40 	bl	8002d18 <__NVIC_GetPriorityGrouping>
 8002e98:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	68b9      	ldr	r1, [r7, #8]
 8002e9e:	6978      	ldr	r0, [r7, #20]
 8002ea0:	f7ff ff90 	bl	8002dc4 <NVIC_EncodePriority>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002eaa:	4611      	mov	r1, r2
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7ff ff5f 	bl	8002d70 <__NVIC_SetPriority>
}
 8002eb2:	bf00      	nop
 8002eb4:	3718      	adds	r7, #24
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}

08002eba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eba:	b580      	push	{r7, lr}
 8002ebc:	b082      	sub	sp, #8
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7ff ff33 	bl	8002d34 <__NVIC_EnableIRQ>
}
 8002ece:	bf00      	nop
 8002ed0:	3708      	adds	r7, #8
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b082      	sub	sp, #8
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f7ff ffa4 	bl	8002e2c <SysTick_Config>
 8002ee4:	4603      	mov	r3, r0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
	...

08002ef0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b087      	sub	sp, #28
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002efa:	2300      	movs	r3, #0
 8002efc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002efe:	e15a      	b.n	80031b6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	2101      	movs	r1, #1
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	fa01 f303 	lsl.w	r3, r1, r3
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	f000 814c 	beq.w	80031b0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f003 0303 	and.w	r3, r3, #3
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d005      	beq.n	8002f30 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	d130      	bne.n	8002f92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	2203      	movs	r2, #3
 8002f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f40:	43db      	mvns	r3, r3
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	4013      	ands	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	68da      	ldr	r2, [r3, #12]
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	fa02 f303 	lsl.w	r3, r2, r3
 8002f54:	693a      	ldr	r2, [r7, #16]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f66:	2201      	movs	r2, #1
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6e:	43db      	mvns	r3, r3
 8002f70:	693a      	ldr	r2, [r7, #16]
 8002f72:	4013      	ands	r3, r2
 8002f74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	091b      	lsrs	r3, r3, #4
 8002f7c:	f003 0201 	and.w	r2, r3, #1
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	fa02 f303 	lsl.w	r3, r2, r3
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	693a      	ldr	r2, [r7, #16]
 8002f90:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f003 0303 	and.w	r3, r3, #3
 8002f9a:	2b03      	cmp	r3, #3
 8002f9c:	d017      	beq.n	8002fce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	2203      	movs	r2, #3
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	43db      	mvns	r3, r3
 8002fb0:	693a      	ldr	r2, [r7, #16]
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	689a      	ldr	r2, [r3, #8]
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc2:	693a      	ldr	r2, [r7, #16]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f003 0303 	and.w	r3, r3, #3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d123      	bne.n	8003022 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	08da      	lsrs	r2, r3, #3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	3208      	adds	r2, #8
 8002fe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	f003 0307 	and.w	r3, r3, #7
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	220f      	movs	r2, #15
 8002ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff6:	43db      	mvns	r3, r3
 8002ff8:	693a      	ldr	r2, [r7, #16]
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	691a      	ldr	r2, [r3, #16]
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	f003 0307 	and.w	r3, r3, #7
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	fa02 f303 	lsl.w	r3, r2, r3
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	4313      	orrs	r3, r2
 8003012:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	08da      	lsrs	r2, r3, #3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	3208      	adds	r2, #8
 800301c:	6939      	ldr	r1, [r7, #16]
 800301e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	2203      	movs	r2, #3
 800302e:	fa02 f303 	lsl.w	r3, r2, r3
 8003032:	43db      	mvns	r3, r3
 8003034:	693a      	ldr	r2, [r7, #16]
 8003036:	4013      	ands	r3, r2
 8003038:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f003 0203 	and.w	r2, r3, #3
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	fa02 f303 	lsl.w	r3, r2, r3
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	4313      	orrs	r3, r2
 800304e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800305e:	2b00      	cmp	r3, #0
 8003060:	f000 80a6 	beq.w	80031b0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003064:	4b5b      	ldr	r3, [pc, #364]	; (80031d4 <HAL_GPIO_Init+0x2e4>)
 8003066:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003068:	4a5a      	ldr	r2, [pc, #360]	; (80031d4 <HAL_GPIO_Init+0x2e4>)
 800306a:	f043 0301 	orr.w	r3, r3, #1
 800306e:	6613      	str	r3, [r2, #96]	; 0x60
 8003070:	4b58      	ldr	r3, [pc, #352]	; (80031d4 <HAL_GPIO_Init+0x2e4>)
 8003072:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003074:	f003 0301 	and.w	r3, r3, #1
 8003078:	60bb      	str	r3, [r7, #8]
 800307a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800307c:	4a56      	ldr	r2, [pc, #344]	; (80031d8 <HAL_GPIO_Init+0x2e8>)
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	089b      	lsrs	r3, r3, #2
 8003082:	3302      	adds	r3, #2
 8003084:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003088:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	f003 0303 	and.w	r3, r3, #3
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	220f      	movs	r2, #15
 8003094:	fa02 f303 	lsl.w	r3, r2, r3
 8003098:	43db      	mvns	r3, r3
 800309a:	693a      	ldr	r2, [r7, #16]
 800309c:	4013      	ands	r3, r2
 800309e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80030a6:	d01f      	beq.n	80030e8 <HAL_GPIO_Init+0x1f8>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	4a4c      	ldr	r2, [pc, #304]	; (80031dc <HAL_GPIO_Init+0x2ec>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d019      	beq.n	80030e4 <HAL_GPIO_Init+0x1f4>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a4b      	ldr	r2, [pc, #300]	; (80031e0 <HAL_GPIO_Init+0x2f0>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d013      	beq.n	80030e0 <HAL_GPIO_Init+0x1f0>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a4a      	ldr	r2, [pc, #296]	; (80031e4 <HAL_GPIO_Init+0x2f4>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d00d      	beq.n	80030dc <HAL_GPIO_Init+0x1ec>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	4a49      	ldr	r2, [pc, #292]	; (80031e8 <HAL_GPIO_Init+0x2f8>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d007      	beq.n	80030d8 <HAL_GPIO_Init+0x1e8>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a48      	ldr	r2, [pc, #288]	; (80031ec <HAL_GPIO_Init+0x2fc>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d101      	bne.n	80030d4 <HAL_GPIO_Init+0x1e4>
 80030d0:	2305      	movs	r3, #5
 80030d2:	e00a      	b.n	80030ea <HAL_GPIO_Init+0x1fa>
 80030d4:	2306      	movs	r3, #6
 80030d6:	e008      	b.n	80030ea <HAL_GPIO_Init+0x1fa>
 80030d8:	2304      	movs	r3, #4
 80030da:	e006      	b.n	80030ea <HAL_GPIO_Init+0x1fa>
 80030dc:	2303      	movs	r3, #3
 80030de:	e004      	b.n	80030ea <HAL_GPIO_Init+0x1fa>
 80030e0:	2302      	movs	r3, #2
 80030e2:	e002      	b.n	80030ea <HAL_GPIO_Init+0x1fa>
 80030e4:	2301      	movs	r3, #1
 80030e6:	e000      	b.n	80030ea <HAL_GPIO_Init+0x1fa>
 80030e8:	2300      	movs	r3, #0
 80030ea:	697a      	ldr	r2, [r7, #20]
 80030ec:	f002 0203 	and.w	r2, r2, #3
 80030f0:	0092      	lsls	r2, r2, #2
 80030f2:	4093      	lsls	r3, r2
 80030f4:	693a      	ldr	r2, [r7, #16]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030fa:	4937      	ldr	r1, [pc, #220]	; (80031d8 <HAL_GPIO_Init+0x2e8>)
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	089b      	lsrs	r3, r3, #2
 8003100:	3302      	adds	r3, #2
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003108:	4b39      	ldr	r3, [pc, #228]	; (80031f0 <HAL_GPIO_Init+0x300>)
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	43db      	mvns	r3, r3
 8003112:	693a      	ldr	r2, [r7, #16]
 8003114:	4013      	ands	r3, r2
 8003116:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d003      	beq.n	800312c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003124:	693a      	ldr	r2, [r7, #16]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	4313      	orrs	r3, r2
 800312a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800312c:	4a30      	ldr	r2, [pc, #192]	; (80031f0 <HAL_GPIO_Init+0x300>)
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003132:	4b2f      	ldr	r3, [pc, #188]	; (80031f0 <HAL_GPIO_Init+0x300>)
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	43db      	mvns	r3, r3
 800313c:	693a      	ldr	r2, [r7, #16]
 800313e:	4013      	ands	r3, r2
 8003140:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d003      	beq.n	8003156 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800314e:	693a      	ldr	r2, [r7, #16]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	4313      	orrs	r3, r2
 8003154:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003156:	4a26      	ldr	r2, [pc, #152]	; (80031f0 <HAL_GPIO_Init+0x300>)
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800315c:	4b24      	ldr	r3, [pc, #144]	; (80031f0 <HAL_GPIO_Init+0x300>)
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	43db      	mvns	r3, r3
 8003166:	693a      	ldr	r2, [r7, #16]
 8003168:	4013      	ands	r3, r2
 800316a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d003      	beq.n	8003180 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003178:	693a      	ldr	r2, [r7, #16]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	4313      	orrs	r3, r2
 800317e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003180:	4a1b      	ldr	r2, [pc, #108]	; (80031f0 <HAL_GPIO_Init+0x300>)
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003186:	4b1a      	ldr	r3, [pc, #104]	; (80031f0 <HAL_GPIO_Init+0x300>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	43db      	mvns	r3, r3
 8003190:	693a      	ldr	r2, [r7, #16]
 8003192:	4013      	ands	r3, r2
 8003194:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d003      	beq.n	80031aa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80031aa:	4a11      	ldr	r2, [pc, #68]	; (80031f0 <HAL_GPIO_Init+0x300>)
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	3301      	adds	r3, #1
 80031b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	fa22 f303 	lsr.w	r3, r2, r3
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f47f ae9d 	bne.w	8002f00 <HAL_GPIO_Init+0x10>
  }
}
 80031c6:	bf00      	nop
 80031c8:	bf00      	nop
 80031ca:	371c      	adds	r7, #28
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr
 80031d4:	40021000 	.word	0x40021000
 80031d8:	40010000 	.word	0x40010000
 80031dc:	48000400 	.word	0x48000400
 80031e0:	48000800 	.word	0x48000800
 80031e4:	48000c00 	.word	0x48000c00
 80031e8:	48001000 	.word	0x48001000
 80031ec:	48001400 	.word	0x48001400
 80031f0:	40010400 	.word	0x40010400

080031f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b085      	sub	sp, #20
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	460b      	mov	r3, r1
 80031fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	691a      	ldr	r2, [r3, #16]
 8003204:	887b      	ldrh	r3, [r7, #2]
 8003206:	4013      	ands	r3, r2
 8003208:	2b00      	cmp	r3, #0
 800320a:	d002      	beq.n	8003212 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800320c:	2301      	movs	r3, #1
 800320e:	73fb      	strb	r3, [r7, #15]
 8003210:	e001      	b.n	8003216 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003212:	2300      	movs	r3, #0
 8003214:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003216:	7bfb      	ldrb	r3, [r7, #15]
}
 8003218:	4618      	mov	r0, r3
 800321a:	3714      	adds	r7, #20
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	460b      	mov	r3, r1
 800322e:	807b      	strh	r3, [r7, #2]
 8003230:	4613      	mov	r3, r2
 8003232:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003234:	787b      	ldrb	r3, [r7, #1]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d003      	beq.n	8003242 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800323a:	887a      	ldrh	r2, [r7, #2]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003240:	e002      	b.n	8003248 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003242:	887a      	ldrh	r2, [r7, #2]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003248:	bf00      	nop
 800324a:	370c      	adds	r7, #12
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr

08003254 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e081      	b.n	800336a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800326c:	b2db      	uxtb	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d106      	bne.n	8003280 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f7fe f818 	bl	80012b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2224      	movs	r2, #36	; 0x24
 8003284:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f022 0201 	bic.w	r2, r2, #1
 8003296:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	685a      	ldr	r2, [r3, #4]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80032a4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	689a      	ldr	r2, [r3, #8]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80032b4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d107      	bne.n	80032ce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	689a      	ldr	r2, [r3, #8]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032ca:	609a      	str	r2, [r3, #8]
 80032cc:	e006      	b.n	80032dc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	689a      	ldr	r2, [r3, #8]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80032da:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d104      	bne.n	80032ee <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80032ec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	6812      	ldr	r2, [r2, #0]
 80032f8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80032fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003300:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	68da      	ldr	r2, [r3, #12]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003310:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	691a      	ldr	r2, [r3, #16]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	430a      	orrs	r2, r1
 800332a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	69d9      	ldr	r1, [r3, #28]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a1a      	ldr	r2, [r3, #32]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	430a      	orrs	r2, r1
 800333a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f042 0201 	orr.w	r2, r2, #1
 800334a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2220      	movs	r2, #32
 8003356:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
	...

08003374 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b088      	sub	sp, #32
 8003378:	af02      	add	r7, sp, #8
 800337a:	60f8      	str	r0, [r7, #12]
 800337c:	4608      	mov	r0, r1
 800337e:	4611      	mov	r1, r2
 8003380:	461a      	mov	r2, r3
 8003382:	4603      	mov	r3, r0
 8003384:	817b      	strh	r3, [r7, #10]
 8003386:	460b      	mov	r3, r1
 8003388:	813b      	strh	r3, [r7, #8]
 800338a:	4613      	mov	r3, r2
 800338c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b20      	cmp	r3, #32
 8003398:	f040 80f9 	bne.w	800358e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800339c:	6a3b      	ldr	r3, [r7, #32]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d002      	beq.n	80033a8 <HAL_I2C_Mem_Write+0x34>
 80033a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d105      	bne.n	80033b4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033ae:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e0ed      	b.n	8003590 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d101      	bne.n	80033c2 <HAL_I2C_Mem_Write+0x4e>
 80033be:	2302      	movs	r3, #2
 80033c0:	e0e6      	b.n	8003590 <HAL_I2C_Mem_Write+0x21c>
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2201      	movs	r2, #1
 80033c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80033ca:	f7ff fc53 	bl	8002c74 <HAL_GetTick>
 80033ce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	9300      	str	r3, [sp, #0]
 80033d4:	2319      	movs	r3, #25
 80033d6:	2201      	movs	r2, #1
 80033d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80033dc:	68f8      	ldr	r0, [r7, #12]
 80033de:	f000 f955 	bl	800368c <I2C_WaitOnFlagUntilTimeout>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d001      	beq.n	80033ec <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e0d1      	b.n	8003590 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2221      	movs	r2, #33	; 0x21
 80033f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2240      	movs	r2, #64	; 0x40
 80033f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2200      	movs	r2, #0
 8003400:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	6a3a      	ldr	r2, [r7, #32]
 8003406:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800340c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2200      	movs	r2, #0
 8003412:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003414:	88f8      	ldrh	r0, [r7, #6]
 8003416:	893a      	ldrh	r2, [r7, #8]
 8003418:	8979      	ldrh	r1, [r7, #10]
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	9301      	str	r3, [sp, #4]
 800341e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	4603      	mov	r3, r0
 8003424:	68f8      	ldr	r0, [r7, #12]
 8003426:	f000 f8b9 	bl	800359c <I2C_RequestMemoryWrite>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d005      	beq.n	800343c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2200      	movs	r2, #0
 8003434:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e0a9      	b.n	8003590 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003440:	b29b      	uxth	r3, r3
 8003442:	2bff      	cmp	r3, #255	; 0xff
 8003444:	d90e      	bls.n	8003464 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	22ff      	movs	r2, #255	; 0xff
 800344a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003450:	b2da      	uxtb	r2, r3
 8003452:	8979      	ldrh	r1, [r7, #10]
 8003454:	2300      	movs	r3, #0
 8003456:	9300      	str	r3, [sp, #0]
 8003458:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800345c:	68f8      	ldr	r0, [r7, #12]
 800345e:	f000 fabd 	bl	80039dc <I2C_TransferConfig>
 8003462:	e00f      	b.n	8003484 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003468:	b29a      	uxth	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003472:	b2da      	uxtb	r2, r3
 8003474:	8979      	ldrh	r1, [r7, #10]
 8003476:	2300      	movs	r3, #0
 8003478:	9300      	str	r3, [sp, #0]
 800347a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800347e:	68f8      	ldr	r0, [r7, #12]
 8003480:	f000 faac 	bl	80039dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003484:	697a      	ldr	r2, [r7, #20]
 8003486:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003488:	68f8      	ldr	r0, [r7, #12]
 800348a:	f000 f93f 	bl	800370c <I2C_WaitOnTXISFlagUntilTimeout>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d001      	beq.n	8003498 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e07b      	b.n	8003590 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349c:	781a      	ldrb	r2, [r3, #0]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a8:	1c5a      	adds	r2, r3, #1
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	3b01      	subs	r3, #1
 80034b6:	b29a      	uxth	r2, r3
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d034      	beq.n	800353c <HAL_I2C_Mem_Write+0x1c8>
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d130      	bne.n	800353c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	9300      	str	r3, [sp, #0]
 80034de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034e0:	2200      	movs	r2, #0
 80034e2:	2180      	movs	r1, #128	; 0x80
 80034e4:	68f8      	ldr	r0, [r7, #12]
 80034e6:	f000 f8d1 	bl	800368c <I2C_WaitOnFlagUntilTimeout>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d001      	beq.n	80034f4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e04d      	b.n	8003590 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	2bff      	cmp	r3, #255	; 0xff
 80034fc:	d90e      	bls.n	800351c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	22ff      	movs	r2, #255	; 0xff
 8003502:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003508:	b2da      	uxtb	r2, r3
 800350a:	8979      	ldrh	r1, [r7, #10]
 800350c:	2300      	movs	r3, #0
 800350e:	9300      	str	r3, [sp, #0]
 8003510:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003514:	68f8      	ldr	r0, [r7, #12]
 8003516:	f000 fa61 	bl	80039dc <I2C_TransferConfig>
 800351a:	e00f      	b.n	800353c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003520:	b29a      	uxth	r2, r3
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800352a:	b2da      	uxtb	r2, r3
 800352c:	8979      	ldrh	r1, [r7, #10]
 800352e:	2300      	movs	r3, #0
 8003530:	9300      	str	r3, [sp, #0]
 8003532:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003536:	68f8      	ldr	r0, [r7, #12]
 8003538:	f000 fa50 	bl	80039dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003540:	b29b      	uxth	r3, r3
 8003542:	2b00      	cmp	r3, #0
 8003544:	d19e      	bne.n	8003484 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003546:	697a      	ldr	r2, [r7, #20]
 8003548:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800354a:	68f8      	ldr	r0, [r7, #12]
 800354c:	f000 f91e 	bl	800378c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d001      	beq.n	800355a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e01a      	b.n	8003590 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2220      	movs	r2, #32
 8003560:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	6859      	ldr	r1, [r3, #4]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	4b0a      	ldr	r3, [pc, #40]	; (8003598 <HAL_I2C_Mem_Write+0x224>)
 800356e:	400b      	ands	r3, r1
 8003570:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2220      	movs	r2, #32
 8003576:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800358a:	2300      	movs	r3, #0
 800358c:	e000      	b.n	8003590 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800358e:	2302      	movs	r3, #2
  }
}
 8003590:	4618      	mov	r0, r3
 8003592:	3718      	adds	r7, #24
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	fe00e800 	.word	0xfe00e800

0800359c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b086      	sub	sp, #24
 80035a0:	af02      	add	r7, sp, #8
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	4608      	mov	r0, r1
 80035a6:	4611      	mov	r1, r2
 80035a8:	461a      	mov	r2, r3
 80035aa:	4603      	mov	r3, r0
 80035ac:	817b      	strh	r3, [r7, #10]
 80035ae:	460b      	mov	r3, r1
 80035b0:	813b      	strh	r3, [r7, #8]
 80035b2:	4613      	mov	r3, r2
 80035b4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80035b6:	88fb      	ldrh	r3, [r7, #6]
 80035b8:	b2da      	uxtb	r2, r3
 80035ba:	8979      	ldrh	r1, [r7, #10]
 80035bc:	4b20      	ldr	r3, [pc, #128]	; (8003640 <I2C_RequestMemoryWrite+0xa4>)
 80035be:	9300      	str	r3, [sp, #0]
 80035c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80035c4:	68f8      	ldr	r0, [r7, #12]
 80035c6:	f000 fa09 	bl	80039dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035ca:	69fa      	ldr	r2, [r7, #28]
 80035cc:	69b9      	ldr	r1, [r7, #24]
 80035ce:	68f8      	ldr	r0, [r7, #12]
 80035d0:	f000 f89c 	bl	800370c <I2C_WaitOnTXISFlagUntilTimeout>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d001      	beq.n	80035de <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e02c      	b.n	8003638 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035de:	88fb      	ldrh	r3, [r7, #6]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d105      	bne.n	80035f0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035e4:	893b      	ldrh	r3, [r7, #8]
 80035e6:	b2da      	uxtb	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	629a      	str	r2, [r3, #40]	; 0x28
 80035ee:	e015      	b.n	800361c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80035f0:	893b      	ldrh	r3, [r7, #8]
 80035f2:	0a1b      	lsrs	r3, r3, #8
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	b2da      	uxtb	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035fe:	69fa      	ldr	r2, [r7, #28]
 8003600:	69b9      	ldr	r1, [r7, #24]
 8003602:	68f8      	ldr	r0, [r7, #12]
 8003604:	f000 f882 	bl	800370c <I2C_WaitOnTXISFlagUntilTimeout>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d001      	beq.n	8003612 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e012      	b.n	8003638 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003612:	893b      	ldrh	r3, [r7, #8]
 8003614:	b2da      	uxtb	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	9300      	str	r3, [sp, #0]
 8003620:	69bb      	ldr	r3, [r7, #24]
 8003622:	2200      	movs	r2, #0
 8003624:	2180      	movs	r1, #128	; 0x80
 8003626:	68f8      	ldr	r0, [r7, #12]
 8003628:	f000 f830 	bl	800368c <I2C_WaitOnFlagUntilTimeout>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d001      	beq.n	8003636 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e000      	b.n	8003638 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003636:	2300      	movs	r3, #0
}
 8003638:	4618      	mov	r0, r3
 800363a:	3710      	adds	r7, #16
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	80002000 	.word	0x80002000

08003644 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	699b      	ldr	r3, [r3, #24]
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b02      	cmp	r3, #2
 8003658:	d103      	bne.n	8003662 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	2200      	movs	r2, #0
 8003660:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	2b01      	cmp	r3, #1
 800366e:	d007      	beq.n	8003680 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	699a      	ldr	r2, [r3, #24]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f042 0201 	orr.w	r2, r2, #1
 800367e:	619a      	str	r2, [r3, #24]
  }
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	603b      	str	r3, [r7, #0]
 8003698:	4613      	mov	r3, r2
 800369a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800369c:	e022      	b.n	80036e4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036a4:	d01e      	beq.n	80036e4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036a6:	f7ff fae5 	bl	8002c74 <HAL_GetTick>
 80036aa:	4602      	mov	r2, r0
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	683a      	ldr	r2, [r7, #0]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d302      	bcc.n	80036bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d113      	bne.n	80036e4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c0:	f043 0220 	orr.w	r2, r3, #32
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2220      	movs	r2, #32
 80036cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2200      	movs	r2, #0
 80036dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e00f      	b.n	8003704 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	699a      	ldr	r2, [r3, #24]
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	4013      	ands	r3, r2
 80036ee:	68ba      	ldr	r2, [r7, #8]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	bf0c      	ite	eq
 80036f4:	2301      	moveq	r3, #1
 80036f6:	2300      	movne	r3, #0
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	461a      	mov	r2, r3
 80036fc:	79fb      	ldrb	r3, [r7, #7]
 80036fe:	429a      	cmp	r2, r3
 8003700:	d0cd      	beq.n	800369e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003702:	2300      	movs	r3, #0
}
 8003704:	4618      	mov	r0, r3
 8003706:	3710      	adds	r7, #16
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003718:	e02c      	b.n	8003774 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	68b9      	ldr	r1, [r7, #8]
 800371e:	68f8      	ldr	r0, [r7, #12]
 8003720:	f000 f870 	bl	8003804 <I2C_IsErrorOccurred>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e02a      	b.n	8003784 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003734:	d01e      	beq.n	8003774 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003736:	f7ff fa9d 	bl	8002c74 <HAL_GetTick>
 800373a:	4602      	mov	r2, r0
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	68ba      	ldr	r2, [r7, #8]
 8003742:	429a      	cmp	r2, r3
 8003744:	d302      	bcc.n	800374c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d113      	bne.n	8003774 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003750:	f043 0220 	orr.w	r2, r3, #32
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2220      	movs	r2, #32
 800375c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e007      	b.n	8003784 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	699b      	ldr	r3, [r3, #24]
 800377a:	f003 0302 	and.w	r3, r3, #2
 800377e:	2b02      	cmp	r3, #2
 8003780:	d1cb      	bne.n	800371a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003782:	2300      	movs	r3, #0
}
 8003784:	4618      	mov	r0, r3
 8003786:	3710      	adds	r7, #16
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}

0800378c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003798:	e028      	b.n	80037ec <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	68b9      	ldr	r1, [r7, #8]
 800379e:	68f8      	ldr	r0, [r7, #12]
 80037a0:	f000 f830 	bl	8003804 <I2C_IsErrorOccurred>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d001      	beq.n	80037ae <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e026      	b.n	80037fc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037ae:	f7ff fa61 	bl	8002c74 <HAL_GetTick>
 80037b2:	4602      	mov	r2, r0
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	1ad3      	subs	r3, r2, r3
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d302      	bcc.n	80037c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d113      	bne.n	80037ec <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c8:	f043 0220 	orr.w	r2, r3, #32
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2220      	movs	r2, #32
 80037d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e007      	b.n	80037fc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	699b      	ldr	r3, [r3, #24]
 80037f2:	f003 0320 	and.w	r3, r3, #32
 80037f6:	2b20      	cmp	r3, #32
 80037f8:	d1cf      	bne.n	800379a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3710      	adds	r7, #16
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b08a      	sub	sp, #40	; 0x28
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003810:	2300      	movs	r3, #0
 8003812:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800381e:	2300      	movs	r3, #0
 8003820:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	f003 0310 	and.w	r3, r3, #16
 800382c:	2b00      	cmp	r3, #0
 800382e:	d075      	beq.n	800391c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2210      	movs	r2, #16
 8003836:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003838:	e056      	b.n	80038e8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003840:	d052      	beq.n	80038e8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003842:	f7ff fa17 	bl	8002c74 <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	68ba      	ldr	r2, [r7, #8]
 800384e:	429a      	cmp	r2, r3
 8003850:	d302      	bcc.n	8003858 <I2C_IsErrorOccurred+0x54>
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d147      	bne.n	80038e8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003862:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800386a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003876:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800387a:	d12e      	bne.n	80038da <I2C_IsErrorOccurred+0xd6>
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003882:	d02a      	beq.n	80038da <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8003884:	7cfb      	ldrb	r3, [r7, #19]
 8003886:	2b20      	cmp	r3, #32
 8003888:	d027      	beq.n	80038da <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	685a      	ldr	r2, [r3, #4]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003898:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800389a:	f7ff f9eb 	bl	8002c74 <HAL_GetTick>
 800389e:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038a0:	e01b      	b.n	80038da <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80038a2:	f7ff f9e7 	bl	8002c74 <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	2b19      	cmp	r3, #25
 80038ae:	d914      	bls.n	80038da <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038b4:	f043 0220 	orr.w	r2, r3, #32
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2220      	movs	r2, #32
 80038c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2200      	movs	r2, #0
 80038d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	699b      	ldr	r3, [r3, #24]
 80038e0:	f003 0320 	and.w	r3, r3, #32
 80038e4:	2b20      	cmp	r3, #32
 80038e6:	d1dc      	bne.n	80038a2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	699b      	ldr	r3, [r3, #24]
 80038ee:	f003 0320 	and.w	r3, r3, #32
 80038f2:	2b20      	cmp	r3, #32
 80038f4:	d003      	beq.n	80038fe <I2C_IsErrorOccurred+0xfa>
 80038f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d09d      	beq.n	800383a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80038fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003902:	2b00      	cmp	r3, #0
 8003904:	d103      	bne.n	800390e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2220      	movs	r2, #32
 800390c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800390e:	6a3b      	ldr	r3, [r7, #32]
 8003910:	f043 0304 	orr.w	r3, r3, #4
 8003914:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	699b      	ldr	r3, [r3, #24]
 8003922:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00b      	beq.n	8003946 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800392e:	6a3b      	ldr	r3, [r7, #32]
 8003930:	f043 0301 	orr.w	r3, r3, #1
 8003934:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800393e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800394c:	2b00      	cmp	r3, #0
 800394e:	d00b      	beq.n	8003968 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003950:	6a3b      	ldr	r3, [r7, #32]
 8003952:	f043 0308 	orr.w	r3, r3, #8
 8003956:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003960:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00b      	beq.n	800398a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003972:	6a3b      	ldr	r3, [r7, #32]
 8003974:	f043 0302 	orr.w	r3, r3, #2
 8003978:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003982:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800398a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800398e:	2b00      	cmp	r3, #0
 8003990:	d01c      	beq.n	80039cc <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003992:	68f8      	ldr	r0, [r7, #12]
 8003994:	f7ff fe56 	bl	8003644 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	6859      	ldr	r1, [r3, #4]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	4b0d      	ldr	r3, [pc, #52]	; (80039d8 <I2C_IsErrorOccurred+0x1d4>)
 80039a4:	400b      	ands	r3, r1
 80039a6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039ac:	6a3b      	ldr	r3, [r7, #32]
 80039ae:	431a      	orrs	r2, r3
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2220      	movs	r2, #32
 80039b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80039cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3728      	adds	r7, #40	; 0x28
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	fe00e800 	.word	0xfe00e800

080039dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80039dc:	b480      	push	{r7}
 80039de:	b087      	sub	sp, #28
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	607b      	str	r3, [r7, #4]
 80039e6:	460b      	mov	r3, r1
 80039e8:	817b      	strh	r3, [r7, #10]
 80039ea:	4613      	mov	r3, r2
 80039ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80039ee:	897b      	ldrh	r3, [r7, #10]
 80039f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80039f4:	7a7b      	ldrb	r3, [r7, #9]
 80039f6:	041b      	lsls	r3, r3, #16
 80039f8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80039fc:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a02:	6a3b      	ldr	r3, [r7, #32]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003a0a:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	685a      	ldr	r2, [r3, #4]
 8003a12:	6a3b      	ldr	r3, [r7, #32]
 8003a14:	0d5b      	lsrs	r3, r3, #21
 8003a16:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003a1a:	4b08      	ldr	r3, [pc, #32]	; (8003a3c <I2C_TransferConfig+0x60>)
 8003a1c:	430b      	orrs	r3, r1
 8003a1e:	43db      	mvns	r3, r3
 8003a20:	ea02 0103 	and.w	r1, r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	697a      	ldr	r2, [r7, #20]
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003a2e:	bf00      	nop
 8003a30:	371c      	adds	r7, #28
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	03ff63ff 	.word	0x03ff63ff

08003a40 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b20      	cmp	r3, #32
 8003a54:	d138      	bne.n	8003ac8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d101      	bne.n	8003a64 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003a60:	2302      	movs	r3, #2
 8003a62:	e032      	b.n	8003aca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2224      	movs	r2, #36	; 0x24
 8003a70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f022 0201 	bic.w	r2, r2, #1
 8003a82:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003a92:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	6819      	ldr	r1, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	683a      	ldr	r2, [r7, #0]
 8003aa0:	430a      	orrs	r2, r1
 8003aa2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f042 0201 	orr.w	r2, r2, #1
 8003ab2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2220      	movs	r2, #32
 8003ab8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	e000      	b.n	8003aca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003ac8:	2302      	movs	r3, #2
  }
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	370c      	adds	r7, #12
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr

08003ad6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003ad6:	b480      	push	{r7}
 8003ad8:	b085      	sub	sp, #20
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
 8003ade:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	2b20      	cmp	r3, #32
 8003aea:	d139      	bne.n	8003b60 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d101      	bne.n	8003afa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003af6:	2302      	movs	r3, #2
 8003af8:	e033      	b.n	8003b62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2201      	movs	r2, #1
 8003afe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2224      	movs	r2, #36	; 0x24
 8003b06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f022 0201 	bic.w	r2, r2, #1
 8003b18:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003b28:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	021b      	lsls	r3, r3, #8
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	68fa      	ldr	r2, [r7, #12]
 8003b3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f042 0201 	orr.w	r2, r2, #1
 8003b4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2220      	movs	r2, #32
 8003b50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	e000      	b.n	8003b62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003b60:	2302      	movs	r3, #2
  }
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3714      	adds	r7, #20
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
	...

08003b70 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b085      	sub	sp, #20
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d141      	bne.n	8003c02 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b7e:	4b4b      	ldr	r3, [pc, #300]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b8a:	d131      	bne.n	8003bf0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b8c:	4b47      	ldr	r3, [pc, #284]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b92:	4a46      	ldr	r2, [pc, #280]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b98:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b9c:	4b43      	ldr	r3, [pc, #268]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003ba4:	4a41      	ldr	r2, [pc, #260]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ba6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003baa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003bac:	4b40      	ldr	r3, [pc, #256]	; (8003cb0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2232      	movs	r2, #50	; 0x32
 8003bb2:	fb02 f303 	mul.w	r3, r2, r3
 8003bb6:	4a3f      	ldr	r2, [pc, #252]	; (8003cb4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bbc:	0c9b      	lsrs	r3, r3, #18
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003bc2:	e002      	b.n	8003bca <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	3b01      	subs	r3, #1
 8003bc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003bca:	4b38      	ldr	r3, [pc, #224]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bcc:	695b      	ldr	r3, [r3, #20]
 8003bce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bd6:	d102      	bne.n	8003bde <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d1f2      	bne.n	8003bc4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003bde:	4b33      	ldr	r3, [pc, #204]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003be6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bea:	d158      	bne.n	8003c9e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003bec:	2303      	movs	r3, #3
 8003bee:	e057      	b.n	8003ca0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003bf0:	4b2e      	ldr	r3, [pc, #184]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bf6:	4a2d      	ldr	r2, [pc, #180]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bf8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003bfc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003c00:	e04d      	b.n	8003c9e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c08:	d141      	bne.n	8003c8e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c0a:	4b28      	ldr	r3, [pc, #160]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c16:	d131      	bne.n	8003c7c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c18:	4b24      	ldr	r3, [pc, #144]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c1e:	4a23      	ldr	r2, [pc, #140]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c24:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c28:	4b20      	ldr	r3, [pc, #128]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c30:	4a1e      	ldr	r2, [pc, #120]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c36:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c38:	4b1d      	ldr	r3, [pc, #116]	; (8003cb0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2232      	movs	r2, #50	; 0x32
 8003c3e:	fb02 f303 	mul.w	r3, r2, r3
 8003c42:	4a1c      	ldr	r2, [pc, #112]	; (8003cb4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c44:	fba2 2303 	umull	r2, r3, r2, r3
 8003c48:	0c9b      	lsrs	r3, r3, #18
 8003c4a:	3301      	adds	r3, #1
 8003c4c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c4e:	e002      	b.n	8003c56 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	3b01      	subs	r3, #1
 8003c54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c56:	4b15      	ldr	r3, [pc, #84]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c58:	695b      	ldr	r3, [r3, #20]
 8003c5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c62:	d102      	bne.n	8003c6a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d1f2      	bne.n	8003c50 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c6a:	4b10      	ldr	r3, [pc, #64]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c6c:	695b      	ldr	r3, [r3, #20]
 8003c6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c76:	d112      	bne.n	8003c9e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003c78:	2303      	movs	r3, #3
 8003c7a:	e011      	b.n	8003ca0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c7c:	4b0b      	ldr	r3, [pc, #44]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c82:	4a0a      	ldr	r2, [pc, #40]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c88:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003c8c:	e007      	b.n	8003c9e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003c8e:	4b07      	ldr	r3, [pc, #28]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c96:	4a05      	ldr	r2, [pc, #20]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c98:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c9c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003c9e:	2300      	movs	r3, #0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3714      	adds	r7, #20
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr
 8003cac:	40007000 	.word	0x40007000
 8003cb0:	20000058 	.word	0x20000058
 8003cb4:	431bde83 	.word	0x431bde83

08003cb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b088      	sub	sp, #32
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e306      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0301 	and.w	r3, r3, #1
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d075      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cd6:	4b97      	ldr	r3, [pc, #604]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	f003 030c 	and.w	r3, r3, #12
 8003cde:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ce0:	4b94      	ldr	r3, [pc, #592]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	f003 0303 	and.w	r3, r3, #3
 8003ce8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	2b0c      	cmp	r3, #12
 8003cee:	d102      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x3e>
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	2b03      	cmp	r3, #3
 8003cf4:	d002      	beq.n	8003cfc <HAL_RCC_OscConfig+0x44>
 8003cf6:	69bb      	ldr	r3, [r7, #24]
 8003cf8:	2b08      	cmp	r3, #8
 8003cfa:	d10b      	bne.n	8003d14 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cfc:	4b8d      	ldr	r3, [pc, #564]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d05b      	beq.n	8003dc0 <HAL_RCC_OscConfig+0x108>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d157      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e2e1      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d1c:	d106      	bne.n	8003d2c <HAL_RCC_OscConfig+0x74>
 8003d1e:	4b85      	ldr	r3, [pc, #532]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a84      	ldr	r2, [pc, #528]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d28:	6013      	str	r3, [r2, #0]
 8003d2a:	e01d      	b.n	8003d68 <HAL_RCC_OscConfig+0xb0>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d34:	d10c      	bne.n	8003d50 <HAL_RCC_OscConfig+0x98>
 8003d36:	4b7f      	ldr	r3, [pc, #508]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a7e      	ldr	r2, [pc, #504]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d40:	6013      	str	r3, [r2, #0]
 8003d42:	4b7c      	ldr	r3, [pc, #496]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a7b      	ldr	r2, [pc, #492]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d4c:	6013      	str	r3, [r2, #0]
 8003d4e:	e00b      	b.n	8003d68 <HAL_RCC_OscConfig+0xb0>
 8003d50:	4b78      	ldr	r3, [pc, #480]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a77      	ldr	r2, [pc, #476]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d5a:	6013      	str	r3, [r2, #0]
 8003d5c:	4b75      	ldr	r3, [pc, #468]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a74      	ldr	r2, [pc, #464]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d013      	beq.n	8003d98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d70:	f7fe ff80 	bl	8002c74 <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d76:	e008      	b.n	8003d8a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d78:	f7fe ff7c 	bl	8002c74 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b64      	cmp	r3, #100	; 0x64
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e2a6      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d8a:	4b6a      	ldr	r3, [pc, #424]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d0f0      	beq.n	8003d78 <HAL_RCC_OscConfig+0xc0>
 8003d96:	e014      	b.n	8003dc2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d98:	f7fe ff6c 	bl	8002c74 <HAL_GetTick>
 8003d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d9e:	e008      	b.n	8003db2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003da0:	f7fe ff68 	bl	8002c74 <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	2b64      	cmp	r3, #100	; 0x64
 8003dac:	d901      	bls.n	8003db2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e292      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003db2:	4b60      	ldr	r3, [pc, #384]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d1f0      	bne.n	8003da0 <HAL_RCC_OscConfig+0xe8>
 8003dbe:	e000      	b.n	8003dc2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d075      	beq.n	8003eba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003dce:	4b59      	ldr	r3, [pc, #356]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	f003 030c 	and.w	r3, r3, #12
 8003dd6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003dd8:	4b56      	ldr	r3, [pc, #344]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	f003 0303 	and.w	r3, r3, #3
 8003de0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	2b0c      	cmp	r3, #12
 8003de6:	d102      	bne.n	8003dee <HAL_RCC_OscConfig+0x136>
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d002      	beq.n	8003df4 <HAL_RCC_OscConfig+0x13c>
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	2b04      	cmp	r3, #4
 8003df2:	d11f      	bne.n	8003e34 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003df4:	4b4f      	ldr	r3, [pc, #316]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d005      	beq.n	8003e0c <HAL_RCC_OscConfig+0x154>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d101      	bne.n	8003e0c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e265      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e0c:	4b49      	ldr	r3, [pc, #292]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	061b      	lsls	r3, r3, #24
 8003e1a:	4946      	ldr	r1, [pc, #280]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003e20:	4b45      	ldr	r3, [pc, #276]	; (8003f38 <HAL_RCC_OscConfig+0x280>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7fe fed9 	bl	8002bdc <HAL_InitTick>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d043      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e251      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d023      	beq.n	8003e84 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e3c:	4b3d      	ldr	r3, [pc, #244]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a3c      	ldr	r2, [pc, #240]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e48:	f7fe ff14 	bl	8002c74 <HAL_GetTick>
 8003e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e4e:	e008      	b.n	8003e62 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e50:	f7fe ff10 	bl	8002c74 <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e23a      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e62:	4b34      	ldr	r3, [pc, #208]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d0f0      	beq.n	8003e50 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e6e:	4b31      	ldr	r3, [pc, #196]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	061b      	lsls	r3, r3, #24
 8003e7c:	492d      	ldr	r1, [pc, #180]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	604b      	str	r3, [r1, #4]
 8003e82:	e01a      	b.n	8003eba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e84:	4b2b      	ldr	r3, [pc, #172]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a2a      	ldr	r2, [pc, #168]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003e8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e90:	f7fe fef0 	bl	8002c74 <HAL_GetTick>
 8003e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e96:	e008      	b.n	8003eaa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e98:	f7fe feec 	bl	8002c74 <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d901      	bls.n	8003eaa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e216      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003eaa:	4b22      	ldr	r3, [pc, #136]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d1f0      	bne.n	8003e98 <HAL_RCC_OscConfig+0x1e0>
 8003eb6:	e000      	b.n	8003eba <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003eb8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0308 	and.w	r3, r3, #8
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d041      	beq.n	8003f4a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	695b      	ldr	r3, [r3, #20]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d01c      	beq.n	8003f08 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ece:	4b19      	ldr	r3, [pc, #100]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003ed0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ed4:	4a17      	ldr	r2, [pc, #92]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003ed6:	f043 0301 	orr.w	r3, r3, #1
 8003eda:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ede:	f7fe fec9 	bl	8002c74 <HAL_GetTick>
 8003ee2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ee4:	e008      	b.n	8003ef8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ee6:	f7fe fec5 	bl	8002c74 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d901      	bls.n	8003ef8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e1ef      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ef8:	4b0e      	ldr	r3, [pc, #56]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003efa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003efe:	f003 0302 	and.w	r3, r3, #2
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d0ef      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x22e>
 8003f06:	e020      	b.n	8003f4a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f08:	4b0a      	ldr	r3, [pc, #40]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003f0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f0e:	4a09      	ldr	r2, [pc, #36]	; (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003f10:	f023 0301 	bic.w	r3, r3, #1
 8003f14:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f18:	f7fe feac 	bl	8002c74 <HAL_GetTick>
 8003f1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f1e:	e00d      	b.n	8003f3c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f20:	f7fe fea8 	bl	8002c74 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d906      	bls.n	8003f3c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e1d2      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
 8003f32:	bf00      	nop
 8003f34:	40021000 	.word	0x40021000
 8003f38:	2000005c 	.word	0x2000005c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f3c:	4b8c      	ldr	r3, [pc, #560]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003f3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d1ea      	bne.n	8003f20 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0304 	and.w	r3, r3, #4
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	f000 80a6 	beq.w	80040a4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003f5c:	4b84      	ldr	r3, [pc, #528]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d101      	bne.n	8003f6c <HAL_RCC_OscConfig+0x2b4>
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e000      	b.n	8003f6e <HAL_RCC_OscConfig+0x2b6>
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00d      	beq.n	8003f8e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f72:	4b7f      	ldr	r3, [pc, #508]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003f74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f76:	4a7e      	ldr	r2, [pc, #504]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003f78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f7c:	6593      	str	r3, [r2, #88]	; 0x58
 8003f7e:	4b7c      	ldr	r3, [pc, #496]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003f80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f86:	60fb      	str	r3, [r7, #12]
 8003f88:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f8e:	4b79      	ldr	r3, [pc, #484]	; (8004174 <HAL_RCC_OscConfig+0x4bc>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d118      	bne.n	8003fcc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f9a:	4b76      	ldr	r3, [pc, #472]	; (8004174 <HAL_RCC_OscConfig+0x4bc>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a75      	ldr	r2, [pc, #468]	; (8004174 <HAL_RCC_OscConfig+0x4bc>)
 8003fa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fa6:	f7fe fe65 	bl	8002c74 <HAL_GetTick>
 8003faa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fac:	e008      	b.n	8003fc0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fae:	f7fe fe61 	bl	8002c74 <HAL_GetTick>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d901      	bls.n	8003fc0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	e18b      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fc0:	4b6c      	ldr	r3, [pc, #432]	; (8004174 <HAL_RCC_OscConfig+0x4bc>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d0f0      	beq.n	8003fae <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d108      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x32e>
 8003fd4:	4b66      	ldr	r3, [pc, #408]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fda:	4a65      	ldr	r2, [pc, #404]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003fdc:	f043 0301 	orr.w	r3, r3, #1
 8003fe0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003fe4:	e024      	b.n	8004030 <HAL_RCC_OscConfig+0x378>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	2b05      	cmp	r3, #5
 8003fec:	d110      	bne.n	8004010 <HAL_RCC_OscConfig+0x358>
 8003fee:	4b60      	ldr	r3, [pc, #384]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ff4:	4a5e      	ldr	r2, [pc, #376]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8003ff6:	f043 0304 	orr.w	r3, r3, #4
 8003ffa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ffe:	4b5c      	ldr	r3, [pc, #368]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004000:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004004:	4a5a      	ldr	r2, [pc, #360]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004006:	f043 0301 	orr.w	r3, r3, #1
 800400a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800400e:	e00f      	b.n	8004030 <HAL_RCC_OscConfig+0x378>
 8004010:	4b57      	ldr	r3, [pc, #348]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004012:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004016:	4a56      	ldr	r2, [pc, #344]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004018:	f023 0301 	bic.w	r3, r3, #1
 800401c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004020:	4b53      	ldr	r3, [pc, #332]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004022:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004026:	4a52      	ldr	r2, [pc, #328]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004028:	f023 0304 	bic.w	r3, r3, #4
 800402c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d016      	beq.n	8004066 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004038:	f7fe fe1c 	bl	8002c74 <HAL_GetTick>
 800403c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800403e:	e00a      	b.n	8004056 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004040:	f7fe fe18 	bl	8002c74 <HAL_GetTick>
 8004044:	4602      	mov	r2, r0
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	1ad3      	subs	r3, r2, r3
 800404a:	f241 3288 	movw	r2, #5000	; 0x1388
 800404e:	4293      	cmp	r3, r2
 8004050:	d901      	bls.n	8004056 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e140      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004056:	4b46      	ldr	r3, [pc, #280]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004058:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800405c:	f003 0302 	and.w	r3, r3, #2
 8004060:	2b00      	cmp	r3, #0
 8004062:	d0ed      	beq.n	8004040 <HAL_RCC_OscConfig+0x388>
 8004064:	e015      	b.n	8004092 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004066:	f7fe fe05 	bl	8002c74 <HAL_GetTick>
 800406a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800406c:	e00a      	b.n	8004084 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800406e:	f7fe fe01 	bl	8002c74 <HAL_GetTick>
 8004072:	4602      	mov	r2, r0
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	f241 3288 	movw	r2, #5000	; 0x1388
 800407c:	4293      	cmp	r3, r2
 800407e:	d901      	bls.n	8004084 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004080:	2303      	movs	r3, #3
 8004082:	e129      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004084:	4b3a      	ldr	r3, [pc, #232]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004086:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800408a:	f003 0302 	and.w	r3, r3, #2
 800408e:	2b00      	cmp	r3, #0
 8004090:	d1ed      	bne.n	800406e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004092:	7ffb      	ldrb	r3, [r7, #31]
 8004094:	2b01      	cmp	r3, #1
 8004096:	d105      	bne.n	80040a4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004098:	4b35      	ldr	r3, [pc, #212]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 800409a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800409c:	4a34      	ldr	r2, [pc, #208]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 800409e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040a2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0320 	and.w	r3, r3, #32
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d03c      	beq.n	800412a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d01c      	beq.n	80040f2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80040b8:	4b2d      	ldr	r3, [pc, #180]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 80040ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040be:	4a2c      	ldr	r2, [pc, #176]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 80040c0:	f043 0301 	orr.w	r3, r3, #1
 80040c4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040c8:	f7fe fdd4 	bl	8002c74 <HAL_GetTick>
 80040cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80040ce:	e008      	b.n	80040e2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80040d0:	f7fe fdd0 	bl	8002c74 <HAL_GetTick>
 80040d4:	4602      	mov	r2, r0
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d901      	bls.n	80040e2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e0fa      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80040e2:	4b23      	ldr	r3, [pc, #140]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 80040e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040e8:	f003 0302 	and.w	r3, r3, #2
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d0ef      	beq.n	80040d0 <HAL_RCC_OscConfig+0x418>
 80040f0:	e01b      	b.n	800412a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80040f2:	4b1f      	ldr	r3, [pc, #124]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 80040f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040f8:	4a1d      	ldr	r2, [pc, #116]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 80040fa:	f023 0301 	bic.w	r3, r3, #1
 80040fe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004102:	f7fe fdb7 	bl	8002c74 <HAL_GetTick>
 8004106:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004108:	e008      	b.n	800411c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800410a:	f7fe fdb3 	bl	8002c74 <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	2b02      	cmp	r3, #2
 8004116:	d901      	bls.n	800411c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e0dd      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800411c:	4b14      	ldr	r3, [pc, #80]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 800411e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1ef      	bne.n	800410a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	69db      	ldr	r3, [r3, #28]
 800412e:	2b00      	cmp	r3, #0
 8004130:	f000 80d1 	beq.w	80042d6 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004134:	4b0e      	ldr	r3, [pc, #56]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f003 030c 	and.w	r3, r3, #12
 800413c:	2b0c      	cmp	r3, #12
 800413e:	f000 808b 	beq.w	8004258 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	69db      	ldr	r3, [r3, #28]
 8004146:	2b02      	cmp	r3, #2
 8004148:	d15e      	bne.n	8004208 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800414a:	4b09      	ldr	r3, [pc, #36]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a08      	ldr	r2, [pc, #32]	; (8004170 <HAL_RCC_OscConfig+0x4b8>)
 8004150:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004154:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004156:	f7fe fd8d 	bl	8002c74 <HAL_GetTick>
 800415a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800415c:	e00c      	b.n	8004178 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800415e:	f7fe fd89 	bl	8002c74 <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	2b02      	cmp	r3, #2
 800416a:	d905      	bls.n	8004178 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e0b3      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
 8004170:	40021000 	.word	0x40021000
 8004174:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004178:	4b59      	ldr	r3, [pc, #356]	; (80042e0 <HAL_RCC_OscConfig+0x628>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004180:	2b00      	cmp	r3, #0
 8004182:	d1ec      	bne.n	800415e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004184:	4b56      	ldr	r3, [pc, #344]	; (80042e0 <HAL_RCC_OscConfig+0x628>)
 8004186:	68da      	ldr	r2, [r3, #12]
 8004188:	4b56      	ldr	r3, [pc, #344]	; (80042e4 <HAL_RCC_OscConfig+0x62c>)
 800418a:	4013      	ands	r3, r2
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	6a11      	ldr	r1, [r2, #32]
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004194:	3a01      	subs	r2, #1
 8004196:	0112      	lsls	r2, r2, #4
 8004198:	4311      	orrs	r1, r2
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800419e:	0212      	lsls	r2, r2, #8
 80041a0:	4311      	orrs	r1, r2
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80041a6:	0852      	lsrs	r2, r2, #1
 80041a8:	3a01      	subs	r2, #1
 80041aa:	0552      	lsls	r2, r2, #21
 80041ac:	4311      	orrs	r1, r2
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80041b2:	0852      	lsrs	r2, r2, #1
 80041b4:	3a01      	subs	r2, #1
 80041b6:	0652      	lsls	r2, r2, #25
 80041b8:	4311      	orrs	r1, r2
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80041be:	06d2      	lsls	r2, r2, #27
 80041c0:	430a      	orrs	r2, r1
 80041c2:	4947      	ldr	r1, [pc, #284]	; (80042e0 <HAL_RCC_OscConfig+0x628>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041c8:	4b45      	ldr	r3, [pc, #276]	; (80042e0 <HAL_RCC_OscConfig+0x628>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a44      	ldr	r2, [pc, #272]	; (80042e0 <HAL_RCC_OscConfig+0x628>)
 80041ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041d2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80041d4:	4b42      	ldr	r3, [pc, #264]	; (80042e0 <HAL_RCC_OscConfig+0x628>)
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	4a41      	ldr	r2, [pc, #260]	; (80042e0 <HAL_RCC_OscConfig+0x628>)
 80041da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041de:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e0:	f7fe fd48 	bl	8002c74 <HAL_GetTick>
 80041e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041e6:	e008      	b.n	80041fa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041e8:	f7fe fd44 	bl	8002c74 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d901      	bls.n	80041fa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e06e      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041fa:	4b39      	ldr	r3, [pc, #228]	; (80042e0 <HAL_RCC_OscConfig+0x628>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004202:	2b00      	cmp	r3, #0
 8004204:	d0f0      	beq.n	80041e8 <HAL_RCC_OscConfig+0x530>
 8004206:	e066      	b.n	80042d6 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004208:	4b35      	ldr	r3, [pc, #212]	; (80042e0 <HAL_RCC_OscConfig+0x628>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a34      	ldr	r2, [pc, #208]	; (80042e0 <HAL_RCC_OscConfig+0x628>)
 800420e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004212:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004214:	4b32      	ldr	r3, [pc, #200]	; (80042e0 <HAL_RCC_OscConfig+0x628>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	4a31      	ldr	r2, [pc, #196]	; (80042e0 <HAL_RCC_OscConfig+0x628>)
 800421a:	f023 0303 	bic.w	r3, r3, #3
 800421e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004220:	4b2f      	ldr	r3, [pc, #188]	; (80042e0 <HAL_RCC_OscConfig+0x628>)
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	4a2e      	ldr	r2, [pc, #184]	; (80042e0 <HAL_RCC_OscConfig+0x628>)
 8004226:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800422a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800422e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004230:	f7fe fd20 	bl	8002c74 <HAL_GetTick>
 8004234:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004236:	e008      	b.n	800424a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004238:	f7fe fd1c 	bl	8002c74 <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	1ad3      	subs	r3, r2, r3
 8004242:	2b02      	cmp	r3, #2
 8004244:	d901      	bls.n	800424a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e046      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800424a:	4b25      	ldr	r3, [pc, #148]	; (80042e0 <HAL_RCC_OscConfig+0x628>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d1f0      	bne.n	8004238 <HAL_RCC_OscConfig+0x580>
 8004256:	e03e      	b.n	80042d6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	69db      	ldr	r3, [r3, #28]
 800425c:	2b01      	cmp	r3, #1
 800425e:	d101      	bne.n	8004264 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	e039      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004264:	4b1e      	ldr	r3, [pc, #120]	; (80042e0 <HAL_RCC_OscConfig+0x628>)
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	f003 0203 	and.w	r2, r3, #3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a1b      	ldr	r3, [r3, #32]
 8004274:	429a      	cmp	r2, r3
 8004276:	d12c      	bne.n	80042d2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004282:	3b01      	subs	r3, #1
 8004284:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004286:	429a      	cmp	r2, r3
 8004288:	d123      	bne.n	80042d2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004294:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004296:	429a      	cmp	r2, r3
 8004298:	d11b      	bne.n	80042d2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042a4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d113      	bne.n	80042d2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b4:	085b      	lsrs	r3, r3, #1
 80042b6:	3b01      	subs	r3, #1
 80042b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d109      	bne.n	80042d2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042c8:	085b      	lsrs	r3, r3, #1
 80042ca:	3b01      	subs	r3, #1
 80042cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d001      	beq.n	80042d6 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e000      	b.n	80042d8 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3720      	adds	r7, #32
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	40021000 	.word	0x40021000
 80042e4:	019f800c 	.word	0x019f800c

080042e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b086      	sub	sp, #24
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80042f2:	2300      	movs	r3, #0
 80042f4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d101      	bne.n	8004300 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e11e      	b.n	800453e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004300:	4b91      	ldr	r3, [pc, #580]	; (8004548 <HAL_RCC_ClockConfig+0x260>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 030f 	and.w	r3, r3, #15
 8004308:	683a      	ldr	r2, [r7, #0]
 800430a:	429a      	cmp	r2, r3
 800430c:	d910      	bls.n	8004330 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800430e:	4b8e      	ldr	r3, [pc, #568]	; (8004548 <HAL_RCC_ClockConfig+0x260>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f023 020f 	bic.w	r2, r3, #15
 8004316:	498c      	ldr	r1, [pc, #560]	; (8004548 <HAL_RCC_ClockConfig+0x260>)
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	4313      	orrs	r3, r2
 800431c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800431e:	4b8a      	ldr	r3, [pc, #552]	; (8004548 <HAL_RCC_ClockConfig+0x260>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 030f 	and.w	r3, r3, #15
 8004326:	683a      	ldr	r2, [r7, #0]
 8004328:	429a      	cmp	r2, r3
 800432a:	d001      	beq.n	8004330 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e106      	b.n	800453e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0301 	and.w	r3, r3, #1
 8004338:	2b00      	cmp	r3, #0
 800433a:	d073      	beq.n	8004424 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	2b03      	cmp	r3, #3
 8004342:	d129      	bne.n	8004398 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004344:	4b81      	ldr	r3, [pc, #516]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d101      	bne.n	8004354 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e0f4      	b.n	800453e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004354:	f000 f99e 	bl	8004694 <RCC_GetSysClockFreqFromPLLSource>
 8004358:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	4a7c      	ldr	r2, [pc, #496]	; (8004550 <HAL_RCC_ClockConfig+0x268>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d93f      	bls.n	80043e2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004362:	4b7a      	ldr	r3, [pc, #488]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d009      	beq.n	8004382 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004376:	2b00      	cmp	r3, #0
 8004378:	d033      	beq.n	80043e2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800437e:	2b00      	cmp	r3, #0
 8004380:	d12f      	bne.n	80043e2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004382:	4b72      	ldr	r3, [pc, #456]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800438a:	4a70      	ldr	r2, [pc, #448]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 800438c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004390:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004392:	2380      	movs	r3, #128	; 0x80
 8004394:	617b      	str	r3, [r7, #20]
 8004396:	e024      	b.n	80043e2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	2b02      	cmp	r3, #2
 800439e:	d107      	bne.n	80043b0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043a0:	4b6a      	ldr	r3, [pc, #424]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d109      	bne.n	80043c0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e0c6      	b.n	800453e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043b0:	4b66      	ldr	r3, [pc, #408]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d101      	bne.n	80043c0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e0be      	b.n	800453e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80043c0:	f000 f8ce 	bl	8004560 <HAL_RCC_GetSysClockFreq>
 80043c4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	4a61      	ldr	r2, [pc, #388]	; (8004550 <HAL_RCC_ClockConfig+0x268>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d909      	bls.n	80043e2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80043ce:	4b5f      	ldr	r3, [pc, #380]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043d6:	4a5d      	ldr	r2, [pc, #372]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 80043d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043dc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80043de:	2380      	movs	r3, #128	; 0x80
 80043e0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80043e2:	4b5a      	ldr	r3, [pc, #360]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	f023 0203 	bic.w	r2, r3, #3
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	4957      	ldr	r1, [pc, #348]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 80043f0:	4313      	orrs	r3, r2
 80043f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043f4:	f7fe fc3e 	bl	8002c74 <HAL_GetTick>
 80043f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043fa:	e00a      	b.n	8004412 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043fc:	f7fe fc3a 	bl	8002c74 <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	f241 3288 	movw	r2, #5000	; 0x1388
 800440a:	4293      	cmp	r3, r2
 800440c:	d901      	bls.n	8004412 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e095      	b.n	800453e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004412:	4b4e      	ldr	r3, [pc, #312]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	f003 020c 	and.w	r2, r3, #12
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	429a      	cmp	r2, r3
 8004422:	d1eb      	bne.n	80043fc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0302 	and.w	r3, r3, #2
 800442c:	2b00      	cmp	r3, #0
 800442e:	d023      	beq.n	8004478 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0304 	and.w	r3, r3, #4
 8004438:	2b00      	cmp	r3, #0
 800443a:	d005      	beq.n	8004448 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800443c:	4b43      	ldr	r3, [pc, #268]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	4a42      	ldr	r2, [pc, #264]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 8004442:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004446:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0308 	and.w	r3, r3, #8
 8004450:	2b00      	cmp	r3, #0
 8004452:	d007      	beq.n	8004464 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004454:	4b3d      	ldr	r3, [pc, #244]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800445c:	4a3b      	ldr	r2, [pc, #236]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 800445e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004462:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004464:	4b39      	ldr	r3, [pc, #228]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	4936      	ldr	r1, [pc, #216]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 8004472:	4313      	orrs	r3, r2
 8004474:	608b      	str	r3, [r1, #8]
 8004476:	e008      	b.n	800448a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	2b80      	cmp	r3, #128	; 0x80
 800447c:	d105      	bne.n	800448a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800447e:	4b33      	ldr	r3, [pc, #204]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	4a32      	ldr	r2, [pc, #200]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 8004484:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004488:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800448a:	4b2f      	ldr	r3, [pc, #188]	; (8004548 <HAL_RCC_ClockConfig+0x260>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 030f 	and.w	r3, r3, #15
 8004492:	683a      	ldr	r2, [r7, #0]
 8004494:	429a      	cmp	r2, r3
 8004496:	d21d      	bcs.n	80044d4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004498:	4b2b      	ldr	r3, [pc, #172]	; (8004548 <HAL_RCC_ClockConfig+0x260>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f023 020f 	bic.w	r2, r3, #15
 80044a0:	4929      	ldr	r1, [pc, #164]	; (8004548 <HAL_RCC_ClockConfig+0x260>)
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	4313      	orrs	r3, r2
 80044a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80044a8:	f7fe fbe4 	bl	8002c74 <HAL_GetTick>
 80044ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ae:	e00a      	b.n	80044c6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044b0:	f7fe fbe0 	bl	8002c74 <HAL_GetTick>
 80044b4:	4602      	mov	r2, r0
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80044be:	4293      	cmp	r3, r2
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e03b      	b.n	800453e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044c6:	4b20      	ldr	r3, [pc, #128]	; (8004548 <HAL_RCC_ClockConfig+0x260>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 030f 	and.w	r3, r3, #15
 80044ce:	683a      	ldr	r2, [r7, #0]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d1ed      	bne.n	80044b0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0304 	and.w	r3, r3, #4
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d008      	beq.n	80044f2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044e0:	4b1a      	ldr	r3, [pc, #104]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	4917      	ldr	r1, [pc, #92]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 80044ee:	4313      	orrs	r3, r2
 80044f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 0308 	and.w	r3, r3, #8
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d009      	beq.n	8004512 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80044fe:	4b13      	ldr	r3, [pc, #76]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	00db      	lsls	r3, r3, #3
 800450c:	490f      	ldr	r1, [pc, #60]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 800450e:	4313      	orrs	r3, r2
 8004510:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004512:	f000 f825 	bl	8004560 <HAL_RCC_GetSysClockFreq>
 8004516:	4602      	mov	r2, r0
 8004518:	4b0c      	ldr	r3, [pc, #48]	; (800454c <HAL_RCC_ClockConfig+0x264>)
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	091b      	lsrs	r3, r3, #4
 800451e:	f003 030f 	and.w	r3, r3, #15
 8004522:	490c      	ldr	r1, [pc, #48]	; (8004554 <HAL_RCC_ClockConfig+0x26c>)
 8004524:	5ccb      	ldrb	r3, [r1, r3]
 8004526:	f003 031f 	and.w	r3, r3, #31
 800452a:	fa22 f303 	lsr.w	r3, r2, r3
 800452e:	4a0a      	ldr	r2, [pc, #40]	; (8004558 <HAL_RCC_ClockConfig+0x270>)
 8004530:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004532:	4b0a      	ldr	r3, [pc, #40]	; (800455c <HAL_RCC_ClockConfig+0x274>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4618      	mov	r0, r3
 8004538:	f7fe fb50 	bl	8002bdc <HAL_InitTick>
 800453c:	4603      	mov	r3, r0
}
 800453e:	4618      	mov	r0, r3
 8004540:	3718      	adds	r7, #24
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	40022000 	.word	0x40022000
 800454c:	40021000 	.word	0x40021000
 8004550:	04c4b400 	.word	0x04c4b400
 8004554:	0800745c 	.word	0x0800745c
 8004558:	20000058 	.word	0x20000058
 800455c:	2000005c 	.word	0x2000005c

08004560 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004560:	b480      	push	{r7}
 8004562:	b087      	sub	sp, #28
 8004564:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004566:	4b2c      	ldr	r3, [pc, #176]	; (8004618 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f003 030c 	and.w	r3, r3, #12
 800456e:	2b04      	cmp	r3, #4
 8004570:	d102      	bne.n	8004578 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004572:	4b2a      	ldr	r3, [pc, #168]	; (800461c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004574:	613b      	str	r3, [r7, #16]
 8004576:	e047      	b.n	8004608 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004578:	4b27      	ldr	r3, [pc, #156]	; (8004618 <HAL_RCC_GetSysClockFreq+0xb8>)
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	f003 030c 	and.w	r3, r3, #12
 8004580:	2b08      	cmp	r3, #8
 8004582:	d102      	bne.n	800458a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004584:	4b26      	ldr	r3, [pc, #152]	; (8004620 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004586:	613b      	str	r3, [r7, #16]
 8004588:	e03e      	b.n	8004608 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800458a:	4b23      	ldr	r3, [pc, #140]	; (8004618 <HAL_RCC_GetSysClockFreq+0xb8>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f003 030c 	and.w	r3, r3, #12
 8004592:	2b0c      	cmp	r3, #12
 8004594:	d136      	bne.n	8004604 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004596:	4b20      	ldr	r3, [pc, #128]	; (8004618 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	f003 0303 	and.w	r3, r3, #3
 800459e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80045a0:	4b1d      	ldr	r3, [pc, #116]	; (8004618 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	091b      	lsrs	r3, r3, #4
 80045a6:	f003 030f 	and.w	r3, r3, #15
 80045aa:	3301      	adds	r3, #1
 80045ac:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2b03      	cmp	r3, #3
 80045b2:	d10c      	bne.n	80045ce <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80045b4:	4a1a      	ldr	r2, [pc, #104]	; (8004620 <HAL_RCC_GetSysClockFreq+0xc0>)
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80045bc:	4a16      	ldr	r2, [pc, #88]	; (8004618 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045be:	68d2      	ldr	r2, [r2, #12]
 80045c0:	0a12      	lsrs	r2, r2, #8
 80045c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80045c6:	fb02 f303 	mul.w	r3, r2, r3
 80045ca:	617b      	str	r3, [r7, #20]
      break;
 80045cc:	e00c      	b.n	80045e8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80045ce:	4a13      	ldr	r2, [pc, #76]	; (800461c <HAL_RCC_GetSysClockFreq+0xbc>)
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80045d6:	4a10      	ldr	r2, [pc, #64]	; (8004618 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045d8:	68d2      	ldr	r2, [r2, #12]
 80045da:	0a12      	lsrs	r2, r2, #8
 80045dc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80045e0:	fb02 f303 	mul.w	r3, r2, r3
 80045e4:	617b      	str	r3, [r7, #20]
      break;
 80045e6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80045e8:	4b0b      	ldr	r3, [pc, #44]	; (8004618 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	0e5b      	lsrs	r3, r3, #25
 80045ee:	f003 0303 	and.w	r3, r3, #3
 80045f2:	3301      	adds	r3, #1
 80045f4:	005b      	lsls	r3, r3, #1
 80045f6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80045f8:	697a      	ldr	r2, [r7, #20]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004600:	613b      	str	r3, [r7, #16]
 8004602:	e001      	b.n	8004608 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004604:	2300      	movs	r3, #0
 8004606:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004608:	693b      	ldr	r3, [r7, #16]
}
 800460a:	4618      	mov	r0, r3
 800460c:	371c      	adds	r7, #28
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	40021000 	.word	0x40021000
 800461c:	00f42400 	.word	0x00f42400
 8004620:	007a1200 	.word	0x007a1200

08004624 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004624:	b480      	push	{r7}
 8004626:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004628:	4b03      	ldr	r3, [pc, #12]	; (8004638 <HAL_RCC_GetHCLKFreq+0x14>)
 800462a:	681b      	ldr	r3, [r3, #0]
}
 800462c:	4618      	mov	r0, r3
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr
 8004636:	bf00      	nop
 8004638:	20000058 	.word	0x20000058

0800463c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004640:	f7ff fff0 	bl	8004624 <HAL_RCC_GetHCLKFreq>
 8004644:	4602      	mov	r2, r0
 8004646:	4b06      	ldr	r3, [pc, #24]	; (8004660 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	0a1b      	lsrs	r3, r3, #8
 800464c:	f003 0307 	and.w	r3, r3, #7
 8004650:	4904      	ldr	r1, [pc, #16]	; (8004664 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004652:	5ccb      	ldrb	r3, [r1, r3]
 8004654:	f003 031f 	and.w	r3, r3, #31
 8004658:	fa22 f303 	lsr.w	r3, r2, r3
}
 800465c:	4618      	mov	r0, r3
 800465e:	bd80      	pop	{r7, pc}
 8004660:	40021000 	.word	0x40021000
 8004664:	0800746c 	.word	0x0800746c

08004668 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800466c:	f7ff ffda 	bl	8004624 <HAL_RCC_GetHCLKFreq>
 8004670:	4602      	mov	r2, r0
 8004672:	4b06      	ldr	r3, [pc, #24]	; (800468c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	0adb      	lsrs	r3, r3, #11
 8004678:	f003 0307 	and.w	r3, r3, #7
 800467c:	4904      	ldr	r1, [pc, #16]	; (8004690 <HAL_RCC_GetPCLK2Freq+0x28>)
 800467e:	5ccb      	ldrb	r3, [r1, r3]
 8004680:	f003 031f 	and.w	r3, r3, #31
 8004684:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004688:	4618      	mov	r0, r3
 800468a:	bd80      	pop	{r7, pc}
 800468c:	40021000 	.word	0x40021000
 8004690:	0800746c 	.word	0x0800746c

08004694 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004694:	b480      	push	{r7}
 8004696:	b087      	sub	sp, #28
 8004698:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800469a:	4b1e      	ldr	r3, [pc, #120]	; (8004714 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	f003 0303 	and.w	r3, r3, #3
 80046a2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80046a4:	4b1b      	ldr	r3, [pc, #108]	; (8004714 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	091b      	lsrs	r3, r3, #4
 80046aa:	f003 030f 	and.w	r3, r3, #15
 80046ae:	3301      	adds	r3, #1
 80046b0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	2b03      	cmp	r3, #3
 80046b6:	d10c      	bne.n	80046d2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80046b8:	4a17      	ldr	r2, [pc, #92]	; (8004718 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80046c0:	4a14      	ldr	r2, [pc, #80]	; (8004714 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80046c2:	68d2      	ldr	r2, [r2, #12]
 80046c4:	0a12      	lsrs	r2, r2, #8
 80046c6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80046ca:	fb02 f303 	mul.w	r3, r2, r3
 80046ce:	617b      	str	r3, [r7, #20]
    break;
 80046d0:	e00c      	b.n	80046ec <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80046d2:	4a12      	ldr	r2, [pc, #72]	; (800471c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80046da:	4a0e      	ldr	r2, [pc, #56]	; (8004714 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80046dc:	68d2      	ldr	r2, [r2, #12]
 80046de:	0a12      	lsrs	r2, r2, #8
 80046e0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80046e4:	fb02 f303 	mul.w	r3, r2, r3
 80046e8:	617b      	str	r3, [r7, #20]
    break;
 80046ea:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80046ec:	4b09      	ldr	r3, [pc, #36]	; (8004714 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	0e5b      	lsrs	r3, r3, #25
 80046f2:	f003 0303 	and.w	r3, r3, #3
 80046f6:	3301      	adds	r3, #1
 80046f8:	005b      	lsls	r3, r3, #1
 80046fa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80046fc:	697a      	ldr	r2, [r7, #20]
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	fbb2 f3f3 	udiv	r3, r2, r3
 8004704:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004706:	687b      	ldr	r3, [r7, #4]
}
 8004708:	4618      	mov	r0, r3
 800470a:	371c      	adds	r7, #28
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr
 8004714:	40021000 	.word	0x40021000
 8004718:	007a1200 	.word	0x007a1200
 800471c:	00f42400 	.word	0x00f42400

08004720 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b086      	sub	sp, #24
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004728:	2300      	movs	r3, #0
 800472a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800472c:	2300      	movs	r3, #0
 800472e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004738:	2b00      	cmp	r3, #0
 800473a:	f000 8098 	beq.w	800486e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800473e:	2300      	movs	r3, #0
 8004740:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004742:	4b43      	ldr	r3, [pc, #268]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004744:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004746:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d10d      	bne.n	800476a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800474e:	4b40      	ldr	r3, [pc, #256]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004752:	4a3f      	ldr	r2, [pc, #252]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004754:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004758:	6593      	str	r3, [r2, #88]	; 0x58
 800475a:	4b3d      	ldr	r3, [pc, #244]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800475c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800475e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004762:	60bb      	str	r3, [r7, #8]
 8004764:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004766:	2301      	movs	r3, #1
 8004768:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800476a:	4b3a      	ldr	r3, [pc, #232]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a39      	ldr	r2, [pc, #228]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004770:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004774:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004776:	f7fe fa7d 	bl	8002c74 <HAL_GetTick>
 800477a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800477c:	e009      	b.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800477e:	f7fe fa79 	bl	8002c74 <HAL_GetTick>
 8004782:	4602      	mov	r2, r0
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	1ad3      	subs	r3, r2, r3
 8004788:	2b02      	cmp	r3, #2
 800478a:	d902      	bls.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	74fb      	strb	r3, [r7, #19]
        break;
 8004790:	e005      	b.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004792:	4b30      	ldr	r3, [pc, #192]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800479a:	2b00      	cmp	r3, #0
 800479c:	d0ef      	beq.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800479e:	7cfb      	ldrb	r3, [r7, #19]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d159      	bne.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80047a4:	4b2a      	ldr	r3, [pc, #168]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047ae:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d01e      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ba:	697a      	ldr	r2, [r7, #20]
 80047bc:	429a      	cmp	r2, r3
 80047be:	d019      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80047c0:	4b23      	ldr	r3, [pc, #140]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047ca:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80047cc:	4b20      	ldr	r3, [pc, #128]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047d2:	4a1f      	ldr	r2, [pc, #124]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80047dc:	4b1c      	ldr	r3, [pc, #112]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047e2:	4a1b      	ldr	r2, [pc, #108]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80047ec:	4a18      	ldr	r2, [pc, #96]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	f003 0301 	and.w	r3, r3, #1
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d016      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047fe:	f7fe fa39 	bl	8002c74 <HAL_GetTick>
 8004802:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004804:	e00b      	b.n	800481e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004806:	f7fe fa35 	bl	8002c74 <HAL_GetTick>
 800480a:	4602      	mov	r2, r0
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	f241 3288 	movw	r2, #5000	; 0x1388
 8004814:	4293      	cmp	r3, r2
 8004816:	d902      	bls.n	800481e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004818:	2303      	movs	r3, #3
 800481a:	74fb      	strb	r3, [r7, #19]
            break;
 800481c:	e006      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800481e:	4b0c      	ldr	r3, [pc, #48]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004820:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004824:	f003 0302 	and.w	r3, r3, #2
 8004828:	2b00      	cmp	r3, #0
 800482a:	d0ec      	beq.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800482c:	7cfb      	ldrb	r3, [r7, #19]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d10b      	bne.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004832:	4b07      	ldr	r3, [pc, #28]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004834:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004838:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004840:	4903      	ldr	r1, [pc, #12]	; (8004850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004842:	4313      	orrs	r3, r2
 8004844:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004848:	e008      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800484a:	7cfb      	ldrb	r3, [r7, #19]
 800484c:	74bb      	strb	r3, [r7, #18]
 800484e:	e005      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004850:	40021000 	.word	0x40021000
 8004854:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004858:	7cfb      	ldrb	r3, [r7, #19]
 800485a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800485c:	7c7b      	ldrb	r3, [r7, #17]
 800485e:	2b01      	cmp	r3, #1
 8004860:	d105      	bne.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004862:	4ba6      	ldr	r3, [pc, #664]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004864:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004866:	4aa5      	ldr	r2, [pc, #660]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004868:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800486c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 0301 	and.w	r3, r3, #1
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00a      	beq.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800487a:	4ba0      	ldr	r3, [pc, #640]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800487c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004880:	f023 0203 	bic.w	r2, r3, #3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	499c      	ldr	r1, [pc, #624]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800488a:	4313      	orrs	r3, r2
 800488c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0302 	and.w	r3, r3, #2
 8004898:	2b00      	cmp	r3, #0
 800489a:	d00a      	beq.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800489c:	4b97      	ldr	r3, [pc, #604]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800489e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048a2:	f023 020c 	bic.w	r2, r3, #12
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	4994      	ldr	r1, [pc, #592]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048ac:	4313      	orrs	r3, r2
 80048ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f003 0304 	and.w	r3, r3, #4
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d00a      	beq.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80048be:	4b8f      	ldr	r3, [pc, #572]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048c4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	498b      	ldr	r1, [pc, #556]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048ce:	4313      	orrs	r3, r2
 80048d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0308 	and.w	r3, r3, #8
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d00a      	beq.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80048e0:	4b86      	ldr	r3, [pc, #536]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048e6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	691b      	ldr	r3, [r3, #16]
 80048ee:	4983      	ldr	r1, [pc, #524]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048f0:	4313      	orrs	r3, r2
 80048f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 0320 	and.w	r3, r3, #32
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d00a      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004902:	4b7e      	ldr	r3, [pc, #504]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004904:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004908:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	695b      	ldr	r3, [r3, #20]
 8004910:	497a      	ldr	r1, [pc, #488]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004912:	4313      	orrs	r3, r2
 8004914:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004920:	2b00      	cmp	r3, #0
 8004922:	d00a      	beq.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004924:	4b75      	ldr	r3, [pc, #468]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800492a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	4972      	ldr	r1, [pc, #456]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004934:	4313      	orrs	r3, r2
 8004936:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004942:	2b00      	cmp	r3, #0
 8004944:	d00a      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004946:	4b6d      	ldr	r3, [pc, #436]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800494c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	69db      	ldr	r3, [r3, #28]
 8004954:	4969      	ldr	r1, [pc, #420]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004956:	4313      	orrs	r3, r2
 8004958:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00a      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004968:	4b64      	ldr	r3, [pc, #400]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800496a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800496e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6a1b      	ldr	r3, [r3, #32]
 8004976:	4961      	ldr	r1, [pc, #388]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004978:	4313      	orrs	r3, r2
 800497a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00a      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800498a:	4b5c      	ldr	r3, [pc, #368]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800498c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004990:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004998:	4958      	ldr	r1, [pc, #352]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800499a:	4313      	orrs	r3, r2
 800499c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d015      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80049ac:	4b53      	ldr	r3, [pc, #332]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049b2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ba:	4950      	ldr	r1, [pc, #320]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049bc:	4313      	orrs	r3, r2
 80049be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80049ca:	d105      	bne.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049cc:	4b4b      	ldr	r3, [pc, #300]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	4a4a      	ldr	r2, [pc, #296]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80049d6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d015      	beq.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80049e4:	4b45      	ldr	r3, [pc, #276]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049ea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f2:	4942      	ldr	r1, [pc, #264]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049f4:	4313      	orrs	r3, r2
 80049f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a02:	d105      	bne.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a04:	4b3d      	ldr	r3, [pc, #244]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	4a3c      	ldr	r2, [pc, #240]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a0e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d015      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004a1c:	4b37      	ldr	r3, [pc, #220]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a22:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a2a:	4934      	ldr	r1, [pc, #208]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a36:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a3a:	d105      	bne.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a3c:	4b2f      	ldr	r3, [pc, #188]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	4a2e      	ldr	r2, [pc, #184]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a46:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d015      	beq.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a54:	4b29      	ldr	r3, [pc, #164]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a5a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a62:	4926      	ldr	r1, [pc, #152]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a64:	4313      	orrs	r3, r2
 8004a66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a6e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a72:	d105      	bne.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a74:	4b21      	ldr	r3, [pc, #132]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	4a20      	ldr	r2, [pc, #128]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a7e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d015      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004a8c:	4b1b      	ldr	r3, [pc, #108]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a92:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a9a:	4918      	ldr	r1, [pc, #96]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aa6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004aaa:	d105      	bne.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004aac:	4b13      	ldr	r3, [pc, #76]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	4a12      	ldr	r2, [pc, #72]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ab2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ab6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d015      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004ac4:	4b0d      	ldr	r3, [pc, #52]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ad2:	490a      	ldr	r1, [pc, #40]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ade:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004ae2:	d105      	bne.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004ae4:	4b05      	ldr	r3, [pc, #20]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	4a04      	ldr	r2, [pc, #16]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aee:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004af0:	7cbb      	ldrb	r3, [r7, #18]
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3718      	adds	r7, #24
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	bf00      	nop
 8004afc:	40021000 	.word	0x40021000

08004b00 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b082      	sub	sp, #8
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d101      	bne.n	8004b12 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e027      	b.n	8004b62 <HAL_RNG_Init+0x62>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	7a5b      	ldrb	r3, [r3, #9]
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d105      	bne.n	8004b28 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f7fd fc38 	bl	8002398 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2202      	movs	r2, #2
 8004b2c:	725a      	strb	r2, [r3, #9]

  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f023 0108 	bic.w	r1, r3, #8
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	685a      	ldr	r2, [r3, #4]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	430a      	orrs	r2, r1
 8004b42:	601a      	str	r2, [r3, #0]

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f042 0204 	orr.w	r2, r2, #4
 8004b52:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3708      	adds	r7, #8
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}

08004b6a <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8004b6a:	b580      	push	{r7, lr}
 8004b6c:	b084      	sub	sp, #16
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
 8004b72:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b74:	2300      	movs	r3, #0
 8004b76:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	7a1b      	ldrb	r3, [r3, #8]
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d101      	bne.n	8004b84 <HAL_RNG_GenerateRandomNumber+0x1a>
 8004b80:	2302      	movs	r3, #2
 8004b82:	e044      	b.n	8004c0e <HAL_RNG_GenerateRandomNumber+0xa4>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	721a      	strb	r2, [r3, #8]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	7a5b      	ldrb	r3, [r3, #9]
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d133      	bne.n	8004bfc <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2202      	movs	r2, #2
 8004b98:	725a      	strb	r2, [r3, #9]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004b9a:	f7fe f86b 	bl	8002c74 <HAL_GetTick>
 8004b9e:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8004ba0:	e018      	b.n	8004bd4 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8004ba2:	f7fe f867 	bl	8002c74 <HAL_GetTick>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	d911      	bls.n	8004bd4 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f003 0301 	and.w	r3, r3, #1
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d00a      	beq.n	8004bd4 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	725a      	strb	r2, [r3, #9]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2202      	movs	r2, #2
 8004bc8:	60da      	str	r2, [r3, #12]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	721a      	strb	r2, [r3, #8]
          return HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e01c      	b.n	8004c0e <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f003 0301 	and.w	r3, r3, #1
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d1df      	bne.n	8004ba2 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	689a      	ldr	r2, [r3, #8]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	611a      	str	r2, [r3, #16]
    *random32bit = hrng->RandomNumber;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	691a      	ldr	r2, [r3, #16]
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	725a      	strb	r2, [r3, #9]
 8004bfa:	e004      	b.n	8004c06 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2204      	movs	r2, #4
 8004c00:	60da      	str	r2, [r3, #12]
    status = HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	721a      	strb	r2, [r3, #8]

  return status;
 8004c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3710      	adds	r7, #16
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}

08004c16 <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 8004c16:	b580      	push	{r7, lr}
 8004c18:	b084      	sub	sp, #16
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	60fb      	str	r3, [r7, #12]

  /* RNG clock error interrupt occurred */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_CEI) != RESET)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f003 0320 	and.w	r3, r3, #32
 8004c2c:	2b20      	cmp	r3, #32
 8004c2e:	d105      	bne.n	8004c3c <HAL_RNG_IRQHandler+0x26>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2210      	movs	r2, #16
 8004c34:	60da      	str	r2, [r3, #12]
    rngclockerror = 1U;
 8004c36:	2301      	movs	r3, #1
 8004c38:	60fb      	str	r3, [r7, #12]
 8004c3a:	e00b      	b.n	8004c54 <HAL_RNG_IRQHandler+0x3e>
  }
  else if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c46:	2b40      	cmp	r3, #64	; 0x40
 8004c48:	d104      	bne.n	8004c54 <HAL_RNG_IRQHandler+0x3e>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2208      	movs	r2, #8
 8004c4e:	60da      	str	r2, [r3, #12]
    rngclockerror = 1U;
 8004c50:	2301      	movs	r3, #1
 8004c52:	60fb      	str	r3, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	d10b      	bne.n	8004c72 <HAL_RNG_IRQHandler+0x5c>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2204      	movs	r2, #4
 8004c5e:	725a      	strb	r2, [r3, #9]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	f000 f839 	bl	8004cd8 <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f06f 0260 	mvn.w	r2, #96	; 0x60
 8004c6e:	605a      	str	r2, [r3, #4]

    return;
 8004c70:	e024      	b.n	8004cbc <HAL_RNG_IRQHandler+0xa6>
  }

  /* Check RNG data ready interrupt occurred */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_DRDY) != RESET)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	f003 0301 	and.w	r3, r3, #1
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d11d      	bne.n	8004cbc <HAL_RNG_IRQHandler+0xa6>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f022 0208 	bic.w	r2, r2, #8
 8004c8e:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	689a      	ldr	r2, [r3, #8]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	611a      	str	r2, [r3, #16]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	7a5b      	ldrb	r3, [r3, #9]
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	2b04      	cmp	r3, #4
 8004ca2:	d00b      	beq.n	8004cbc <HAL_RNG_IRQHandler+0xa6>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	725a      	strb	r2, [r3, #9]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f000 f803 	bl	8004cc2 <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 8004cbc:	3710      	adds	r7, #16
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}

08004cc2 <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 8004cc2:	b480      	push	{r7}
 8004cc4:	b083      	sub	sp, #12
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	6078      	str	r0, [r7, #4]
 8004cca:	6039      	str	r1, [r7, #0]
  UNUSED(hrng);
  UNUSED(random32bit);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
   */
}
 8004ccc:	bf00      	nop
 8004cce:	370c      	adds	r7, #12
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr

08004cd8 <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 8004ce0:	bf00      	nop
 8004ce2:	370c      	adds	r7, #12
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr

08004cec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b082      	sub	sp, #8
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d101      	bne.n	8004cfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e042      	b.n	8004d84 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d106      	bne.n	8004d16 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d10:	6878      	ldr	r0, [r7, #4]
 8004d12:	f7fd fec9 	bl	8002aa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2224      	movs	r2, #36	; 0x24
 8004d1a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f022 0201 	bic.w	r2, r2, #1
 8004d2c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f000 f82c 	bl	8004d8c <UART_SetConfig>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b01      	cmp	r3, #1
 8004d38:	d101      	bne.n	8004d3e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e022      	b.n	8004d84 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d002      	beq.n	8004d4c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 faec 	bl	8005324 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	685a      	ldr	r2, [r3, #4]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	689a      	ldr	r2, [r3, #8]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f042 0201 	orr.w	r2, r2, #1
 8004d7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f000 fb73 	bl	8005468 <UART_CheckIdleState>
 8004d82:	4603      	mov	r3, r0
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3708      	adds	r7, #8
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}

08004d8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d90:	b08c      	sub	sp, #48	; 0x30
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d96:	2300      	movs	r3, #0
 8004d98:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	689a      	ldr	r2, [r3, #8]
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	691b      	ldr	r3, [r3, #16]
 8004da4:	431a      	orrs	r2, r3
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	695b      	ldr	r3, [r3, #20]
 8004daa:	431a      	orrs	r2, r3
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	69db      	ldr	r3, [r3, #28]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	4bab      	ldr	r3, [pc, #684]	; (8005068 <UART_SetConfig+0x2dc>)
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	697a      	ldr	r2, [r7, #20]
 8004dc0:	6812      	ldr	r2, [r2, #0]
 8004dc2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004dc4:	430b      	orrs	r3, r1
 8004dc6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	68da      	ldr	r2, [r3, #12]
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	699b      	ldr	r3, [r3, #24]
 8004de2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4aa0      	ldr	r2, [pc, #640]	; (800506c <UART_SetConfig+0x2e0>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d004      	beq.n	8004df8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	6a1b      	ldr	r3, [r3, #32]
 8004df2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004df4:	4313      	orrs	r3, r2
 8004df6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004e02:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004e06:	697a      	ldr	r2, [r7, #20]
 8004e08:	6812      	ldr	r2, [r2, #0]
 8004e0a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e0c:	430b      	orrs	r3, r1
 8004e0e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e16:	f023 010f 	bic.w	r1, r3, #15
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	430a      	orrs	r2, r1
 8004e24:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a91      	ldr	r2, [pc, #580]	; (8005070 <UART_SetConfig+0x2e4>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d125      	bne.n	8004e7c <UART_SetConfig+0xf0>
 8004e30:	4b90      	ldr	r3, [pc, #576]	; (8005074 <UART_SetConfig+0x2e8>)
 8004e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e36:	f003 0303 	and.w	r3, r3, #3
 8004e3a:	2b03      	cmp	r3, #3
 8004e3c:	d81a      	bhi.n	8004e74 <UART_SetConfig+0xe8>
 8004e3e:	a201      	add	r2, pc, #4	; (adr r2, 8004e44 <UART_SetConfig+0xb8>)
 8004e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e44:	08004e55 	.word	0x08004e55
 8004e48:	08004e65 	.word	0x08004e65
 8004e4c:	08004e5d 	.word	0x08004e5d
 8004e50:	08004e6d 	.word	0x08004e6d
 8004e54:	2301      	movs	r3, #1
 8004e56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e5a:	e0d6      	b.n	800500a <UART_SetConfig+0x27e>
 8004e5c:	2302      	movs	r3, #2
 8004e5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e62:	e0d2      	b.n	800500a <UART_SetConfig+0x27e>
 8004e64:	2304      	movs	r3, #4
 8004e66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e6a:	e0ce      	b.n	800500a <UART_SetConfig+0x27e>
 8004e6c:	2308      	movs	r3, #8
 8004e6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e72:	e0ca      	b.n	800500a <UART_SetConfig+0x27e>
 8004e74:	2310      	movs	r3, #16
 8004e76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e7a:	e0c6      	b.n	800500a <UART_SetConfig+0x27e>
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a7d      	ldr	r2, [pc, #500]	; (8005078 <UART_SetConfig+0x2ec>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d138      	bne.n	8004ef8 <UART_SetConfig+0x16c>
 8004e86:	4b7b      	ldr	r3, [pc, #492]	; (8005074 <UART_SetConfig+0x2e8>)
 8004e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e8c:	f003 030c 	and.w	r3, r3, #12
 8004e90:	2b0c      	cmp	r3, #12
 8004e92:	d82d      	bhi.n	8004ef0 <UART_SetConfig+0x164>
 8004e94:	a201      	add	r2, pc, #4	; (adr r2, 8004e9c <UART_SetConfig+0x110>)
 8004e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e9a:	bf00      	nop
 8004e9c:	08004ed1 	.word	0x08004ed1
 8004ea0:	08004ef1 	.word	0x08004ef1
 8004ea4:	08004ef1 	.word	0x08004ef1
 8004ea8:	08004ef1 	.word	0x08004ef1
 8004eac:	08004ee1 	.word	0x08004ee1
 8004eb0:	08004ef1 	.word	0x08004ef1
 8004eb4:	08004ef1 	.word	0x08004ef1
 8004eb8:	08004ef1 	.word	0x08004ef1
 8004ebc:	08004ed9 	.word	0x08004ed9
 8004ec0:	08004ef1 	.word	0x08004ef1
 8004ec4:	08004ef1 	.word	0x08004ef1
 8004ec8:	08004ef1 	.word	0x08004ef1
 8004ecc:	08004ee9 	.word	0x08004ee9
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ed6:	e098      	b.n	800500a <UART_SetConfig+0x27e>
 8004ed8:	2302      	movs	r3, #2
 8004eda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ede:	e094      	b.n	800500a <UART_SetConfig+0x27e>
 8004ee0:	2304      	movs	r3, #4
 8004ee2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ee6:	e090      	b.n	800500a <UART_SetConfig+0x27e>
 8004ee8:	2308      	movs	r3, #8
 8004eea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004eee:	e08c      	b.n	800500a <UART_SetConfig+0x27e>
 8004ef0:	2310      	movs	r3, #16
 8004ef2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ef6:	e088      	b.n	800500a <UART_SetConfig+0x27e>
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a5f      	ldr	r2, [pc, #380]	; (800507c <UART_SetConfig+0x2f0>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d125      	bne.n	8004f4e <UART_SetConfig+0x1c2>
 8004f02:	4b5c      	ldr	r3, [pc, #368]	; (8005074 <UART_SetConfig+0x2e8>)
 8004f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f08:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004f0c:	2b30      	cmp	r3, #48	; 0x30
 8004f0e:	d016      	beq.n	8004f3e <UART_SetConfig+0x1b2>
 8004f10:	2b30      	cmp	r3, #48	; 0x30
 8004f12:	d818      	bhi.n	8004f46 <UART_SetConfig+0x1ba>
 8004f14:	2b20      	cmp	r3, #32
 8004f16:	d00a      	beq.n	8004f2e <UART_SetConfig+0x1a2>
 8004f18:	2b20      	cmp	r3, #32
 8004f1a:	d814      	bhi.n	8004f46 <UART_SetConfig+0x1ba>
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d002      	beq.n	8004f26 <UART_SetConfig+0x19a>
 8004f20:	2b10      	cmp	r3, #16
 8004f22:	d008      	beq.n	8004f36 <UART_SetConfig+0x1aa>
 8004f24:	e00f      	b.n	8004f46 <UART_SetConfig+0x1ba>
 8004f26:	2300      	movs	r3, #0
 8004f28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f2c:	e06d      	b.n	800500a <UART_SetConfig+0x27e>
 8004f2e:	2302      	movs	r3, #2
 8004f30:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f34:	e069      	b.n	800500a <UART_SetConfig+0x27e>
 8004f36:	2304      	movs	r3, #4
 8004f38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f3c:	e065      	b.n	800500a <UART_SetConfig+0x27e>
 8004f3e:	2308      	movs	r3, #8
 8004f40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f44:	e061      	b.n	800500a <UART_SetConfig+0x27e>
 8004f46:	2310      	movs	r3, #16
 8004f48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f4c:	e05d      	b.n	800500a <UART_SetConfig+0x27e>
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a4b      	ldr	r2, [pc, #300]	; (8005080 <UART_SetConfig+0x2f4>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d125      	bne.n	8004fa4 <UART_SetConfig+0x218>
 8004f58:	4b46      	ldr	r3, [pc, #280]	; (8005074 <UART_SetConfig+0x2e8>)
 8004f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f5e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004f62:	2bc0      	cmp	r3, #192	; 0xc0
 8004f64:	d016      	beq.n	8004f94 <UART_SetConfig+0x208>
 8004f66:	2bc0      	cmp	r3, #192	; 0xc0
 8004f68:	d818      	bhi.n	8004f9c <UART_SetConfig+0x210>
 8004f6a:	2b80      	cmp	r3, #128	; 0x80
 8004f6c:	d00a      	beq.n	8004f84 <UART_SetConfig+0x1f8>
 8004f6e:	2b80      	cmp	r3, #128	; 0x80
 8004f70:	d814      	bhi.n	8004f9c <UART_SetConfig+0x210>
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d002      	beq.n	8004f7c <UART_SetConfig+0x1f0>
 8004f76:	2b40      	cmp	r3, #64	; 0x40
 8004f78:	d008      	beq.n	8004f8c <UART_SetConfig+0x200>
 8004f7a:	e00f      	b.n	8004f9c <UART_SetConfig+0x210>
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f82:	e042      	b.n	800500a <UART_SetConfig+0x27e>
 8004f84:	2302      	movs	r3, #2
 8004f86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f8a:	e03e      	b.n	800500a <UART_SetConfig+0x27e>
 8004f8c:	2304      	movs	r3, #4
 8004f8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f92:	e03a      	b.n	800500a <UART_SetConfig+0x27e>
 8004f94:	2308      	movs	r3, #8
 8004f96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f9a:	e036      	b.n	800500a <UART_SetConfig+0x27e>
 8004f9c:	2310      	movs	r3, #16
 8004f9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fa2:	e032      	b.n	800500a <UART_SetConfig+0x27e>
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a30      	ldr	r2, [pc, #192]	; (800506c <UART_SetConfig+0x2e0>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d12a      	bne.n	8005004 <UART_SetConfig+0x278>
 8004fae:	4b31      	ldr	r3, [pc, #196]	; (8005074 <UART_SetConfig+0x2e8>)
 8004fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fb4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004fb8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004fbc:	d01a      	beq.n	8004ff4 <UART_SetConfig+0x268>
 8004fbe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004fc2:	d81b      	bhi.n	8004ffc <UART_SetConfig+0x270>
 8004fc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fc8:	d00c      	beq.n	8004fe4 <UART_SetConfig+0x258>
 8004fca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fce:	d815      	bhi.n	8004ffc <UART_SetConfig+0x270>
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d003      	beq.n	8004fdc <UART_SetConfig+0x250>
 8004fd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fd8:	d008      	beq.n	8004fec <UART_SetConfig+0x260>
 8004fda:	e00f      	b.n	8004ffc <UART_SetConfig+0x270>
 8004fdc:	2300      	movs	r3, #0
 8004fde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fe2:	e012      	b.n	800500a <UART_SetConfig+0x27e>
 8004fe4:	2302      	movs	r3, #2
 8004fe6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fea:	e00e      	b.n	800500a <UART_SetConfig+0x27e>
 8004fec:	2304      	movs	r3, #4
 8004fee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ff2:	e00a      	b.n	800500a <UART_SetConfig+0x27e>
 8004ff4:	2308      	movs	r3, #8
 8004ff6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ffa:	e006      	b.n	800500a <UART_SetConfig+0x27e>
 8004ffc:	2310      	movs	r3, #16
 8004ffe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005002:	e002      	b.n	800500a <UART_SetConfig+0x27e>
 8005004:	2310      	movs	r3, #16
 8005006:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a17      	ldr	r2, [pc, #92]	; (800506c <UART_SetConfig+0x2e0>)
 8005010:	4293      	cmp	r3, r2
 8005012:	f040 80a8 	bne.w	8005166 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005016:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800501a:	2b08      	cmp	r3, #8
 800501c:	d834      	bhi.n	8005088 <UART_SetConfig+0x2fc>
 800501e:	a201      	add	r2, pc, #4	; (adr r2, 8005024 <UART_SetConfig+0x298>)
 8005020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005024:	08005049 	.word	0x08005049
 8005028:	08005089 	.word	0x08005089
 800502c:	08005051 	.word	0x08005051
 8005030:	08005089 	.word	0x08005089
 8005034:	08005057 	.word	0x08005057
 8005038:	08005089 	.word	0x08005089
 800503c:	08005089 	.word	0x08005089
 8005040:	08005089 	.word	0x08005089
 8005044:	0800505f 	.word	0x0800505f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005048:	f7ff faf8 	bl	800463c <HAL_RCC_GetPCLK1Freq>
 800504c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800504e:	e021      	b.n	8005094 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005050:	4b0c      	ldr	r3, [pc, #48]	; (8005084 <UART_SetConfig+0x2f8>)
 8005052:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005054:	e01e      	b.n	8005094 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005056:	f7ff fa83 	bl	8004560 <HAL_RCC_GetSysClockFreq>
 800505a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800505c:	e01a      	b.n	8005094 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800505e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005062:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005064:	e016      	b.n	8005094 <UART_SetConfig+0x308>
 8005066:	bf00      	nop
 8005068:	cfff69f3 	.word	0xcfff69f3
 800506c:	40008000 	.word	0x40008000
 8005070:	40013800 	.word	0x40013800
 8005074:	40021000 	.word	0x40021000
 8005078:	40004400 	.word	0x40004400
 800507c:	40004800 	.word	0x40004800
 8005080:	40004c00 	.word	0x40004c00
 8005084:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005088:	2300      	movs	r3, #0
 800508a:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005092:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005096:	2b00      	cmp	r3, #0
 8005098:	f000 812a 	beq.w	80052f0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a0:	4a9e      	ldr	r2, [pc, #632]	; (800531c <UART_SetConfig+0x590>)
 80050a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050a6:	461a      	mov	r2, r3
 80050a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80050ae:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	685a      	ldr	r2, [r3, #4]
 80050b4:	4613      	mov	r3, r2
 80050b6:	005b      	lsls	r3, r3, #1
 80050b8:	4413      	add	r3, r2
 80050ba:	69ba      	ldr	r2, [r7, #24]
 80050bc:	429a      	cmp	r2, r3
 80050be:	d305      	bcc.n	80050cc <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80050c6:	69ba      	ldr	r2, [r7, #24]
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d903      	bls.n	80050d4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80050d2:	e10d      	b.n	80052f0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d6:	2200      	movs	r2, #0
 80050d8:	60bb      	str	r3, [r7, #8]
 80050da:	60fa      	str	r2, [r7, #12]
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e0:	4a8e      	ldr	r2, [pc, #568]	; (800531c <UART_SetConfig+0x590>)
 80050e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	2200      	movs	r2, #0
 80050ea:	603b      	str	r3, [r7, #0]
 80050ec:	607a      	str	r2, [r7, #4]
 80050ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80050f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80050f6:	f7fb f88f 	bl	8000218 <__aeabi_uldivmod>
 80050fa:	4602      	mov	r2, r0
 80050fc:	460b      	mov	r3, r1
 80050fe:	4610      	mov	r0, r2
 8005100:	4619      	mov	r1, r3
 8005102:	f04f 0200 	mov.w	r2, #0
 8005106:	f04f 0300 	mov.w	r3, #0
 800510a:	020b      	lsls	r3, r1, #8
 800510c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005110:	0202      	lsls	r2, r0, #8
 8005112:	6979      	ldr	r1, [r7, #20]
 8005114:	6849      	ldr	r1, [r1, #4]
 8005116:	0849      	lsrs	r1, r1, #1
 8005118:	2000      	movs	r0, #0
 800511a:	460c      	mov	r4, r1
 800511c:	4605      	mov	r5, r0
 800511e:	eb12 0804 	adds.w	r8, r2, r4
 8005122:	eb43 0905 	adc.w	r9, r3, r5
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	469a      	mov	sl, r3
 800512e:	4693      	mov	fp, r2
 8005130:	4652      	mov	r2, sl
 8005132:	465b      	mov	r3, fp
 8005134:	4640      	mov	r0, r8
 8005136:	4649      	mov	r1, r9
 8005138:	f7fb f86e 	bl	8000218 <__aeabi_uldivmod>
 800513c:	4602      	mov	r2, r0
 800513e:	460b      	mov	r3, r1
 8005140:	4613      	mov	r3, r2
 8005142:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005144:	6a3b      	ldr	r3, [r7, #32]
 8005146:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800514a:	d308      	bcc.n	800515e <UART_SetConfig+0x3d2>
 800514c:	6a3b      	ldr	r3, [r7, #32]
 800514e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005152:	d204      	bcs.n	800515e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	6a3a      	ldr	r2, [r7, #32]
 800515a:	60da      	str	r2, [r3, #12]
 800515c:	e0c8      	b.n	80052f0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005164:	e0c4      	b.n	80052f0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	69db      	ldr	r3, [r3, #28]
 800516a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800516e:	d167      	bne.n	8005240 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8005170:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005174:	2b08      	cmp	r3, #8
 8005176:	d828      	bhi.n	80051ca <UART_SetConfig+0x43e>
 8005178:	a201      	add	r2, pc, #4	; (adr r2, 8005180 <UART_SetConfig+0x3f4>)
 800517a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800517e:	bf00      	nop
 8005180:	080051a5 	.word	0x080051a5
 8005184:	080051ad 	.word	0x080051ad
 8005188:	080051b5 	.word	0x080051b5
 800518c:	080051cb 	.word	0x080051cb
 8005190:	080051bb 	.word	0x080051bb
 8005194:	080051cb 	.word	0x080051cb
 8005198:	080051cb 	.word	0x080051cb
 800519c:	080051cb 	.word	0x080051cb
 80051a0:	080051c3 	.word	0x080051c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051a4:	f7ff fa4a 	bl	800463c <HAL_RCC_GetPCLK1Freq>
 80051a8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80051aa:	e014      	b.n	80051d6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051ac:	f7ff fa5c 	bl	8004668 <HAL_RCC_GetPCLK2Freq>
 80051b0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80051b2:	e010      	b.n	80051d6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051b4:	4b5a      	ldr	r3, [pc, #360]	; (8005320 <UART_SetConfig+0x594>)
 80051b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80051b8:	e00d      	b.n	80051d6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051ba:	f7ff f9d1 	bl	8004560 <HAL_RCC_GetSysClockFreq>
 80051be:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80051c0:	e009      	b.n	80051d6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80051c8:	e005      	b.n	80051d6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80051ca:	2300      	movs	r3, #0
 80051cc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80051d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d8:	2b00      	cmp	r3, #0
 80051da:	f000 8089 	beq.w	80052f0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e2:	4a4e      	ldr	r2, [pc, #312]	; (800531c <UART_SetConfig+0x590>)
 80051e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051e8:	461a      	mov	r2, r3
 80051ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80051f0:	005a      	lsls	r2, r3, #1
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	085b      	lsrs	r3, r3, #1
 80051f8:	441a      	add	r2, r3
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005202:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005204:	6a3b      	ldr	r3, [r7, #32]
 8005206:	2b0f      	cmp	r3, #15
 8005208:	d916      	bls.n	8005238 <UART_SetConfig+0x4ac>
 800520a:	6a3b      	ldr	r3, [r7, #32]
 800520c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005210:	d212      	bcs.n	8005238 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005212:	6a3b      	ldr	r3, [r7, #32]
 8005214:	b29b      	uxth	r3, r3
 8005216:	f023 030f 	bic.w	r3, r3, #15
 800521a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800521c:	6a3b      	ldr	r3, [r7, #32]
 800521e:	085b      	lsrs	r3, r3, #1
 8005220:	b29b      	uxth	r3, r3
 8005222:	f003 0307 	and.w	r3, r3, #7
 8005226:	b29a      	uxth	r2, r3
 8005228:	8bfb      	ldrh	r3, [r7, #30]
 800522a:	4313      	orrs	r3, r2
 800522c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	8bfa      	ldrh	r2, [r7, #30]
 8005234:	60da      	str	r2, [r3, #12]
 8005236:	e05b      	b.n	80052f0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800523e:	e057      	b.n	80052f0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005240:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005244:	2b08      	cmp	r3, #8
 8005246:	d828      	bhi.n	800529a <UART_SetConfig+0x50e>
 8005248:	a201      	add	r2, pc, #4	; (adr r2, 8005250 <UART_SetConfig+0x4c4>)
 800524a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800524e:	bf00      	nop
 8005250:	08005275 	.word	0x08005275
 8005254:	0800527d 	.word	0x0800527d
 8005258:	08005285 	.word	0x08005285
 800525c:	0800529b 	.word	0x0800529b
 8005260:	0800528b 	.word	0x0800528b
 8005264:	0800529b 	.word	0x0800529b
 8005268:	0800529b 	.word	0x0800529b
 800526c:	0800529b 	.word	0x0800529b
 8005270:	08005293 	.word	0x08005293
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005274:	f7ff f9e2 	bl	800463c <HAL_RCC_GetPCLK1Freq>
 8005278:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800527a:	e014      	b.n	80052a6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800527c:	f7ff f9f4 	bl	8004668 <HAL_RCC_GetPCLK2Freq>
 8005280:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005282:	e010      	b.n	80052a6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005284:	4b26      	ldr	r3, [pc, #152]	; (8005320 <UART_SetConfig+0x594>)
 8005286:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005288:	e00d      	b.n	80052a6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800528a:	f7ff f969 	bl	8004560 <HAL_RCC_GetSysClockFreq>
 800528e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005290:	e009      	b.n	80052a6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005292:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005296:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005298:	e005      	b.n	80052a6 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800529a:	2300      	movs	r3, #0
 800529c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80052a4:	bf00      	nop
    }

    if (pclk != 0U)
 80052a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d021      	beq.n	80052f0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b0:	4a1a      	ldr	r2, [pc, #104]	; (800531c <UART_SetConfig+0x590>)
 80052b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052b6:	461a      	mov	r2, r3
 80052b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ba:	fbb3 f2f2 	udiv	r2, r3, r2
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	085b      	lsrs	r3, r3, #1
 80052c4:	441a      	add	r2, r3
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052d0:	6a3b      	ldr	r3, [r7, #32]
 80052d2:	2b0f      	cmp	r3, #15
 80052d4:	d909      	bls.n	80052ea <UART_SetConfig+0x55e>
 80052d6:	6a3b      	ldr	r3, [r7, #32]
 80052d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052dc:	d205      	bcs.n	80052ea <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80052de:	6a3b      	ldr	r3, [r7, #32]
 80052e0:	b29a      	uxth	r2, r3
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	60da      	str	r2, [r3, #12]
 80052e8:	e002      	b.n	80052f0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	2200      	movs	r2, #0
 8005304:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	2200      	movs	r2, #0
 800530a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800530c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005310:	4618      	mov	r0, r3
 8005312:	3730      	adds	r7, #48	; 0x30
 8005314:	46bd      	mov	sp, r7
 8005316:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800531a:	bf00      	nop
 800531c:	08007474 	.word	0x08007474
 8005320:	00f42400 	.word	0x00f42400

08005324 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005330:	f003 0301 	and.w	r3, r3, #1
 8005334:	2b00      	cmp	r3, #0
 8005336:	d00a      	beq.n	800534e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	430a      	orrs	r2, r1
 800534c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005352:	f003 0302 	and.w	r3, r3, #2
 8005356:	2b00      	cmp	r3, #0
 8005358:	d00a      	beq.n	8005370 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	430a      	orrs	r2, r1
 800536e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005374:	f003 0304 	and.w	r3, r3, #4
 8005378:	2b00      	cmp	r3, #0
 800537a:	d00a      	beq.n	8005392 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	430a      	orrs	r2, r1
 8005390:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005396:	f003 0308 	and.w	r3, r3, #8
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00a      	beq.n	80053b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	430a      	orrs	r2, r1
 80053b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053b8:	f003 0310 	and.w	r3, r3, #16
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d00a      	beq.n	80053d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053da:	f003 0320 	and.w	r3, r3, #32
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00a      	beq.n	80053f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	430a      	orrs	r2, r1
 80053f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005400:	2b00      	cmp	r3, #0
 8005402:	d01a      	beq.n	800543a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	430a      	orrs	r2, r1
 8005418:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800541e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005422:	d10a      	bne.n	800543a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	430a      	orrs	r2, r1
 8005438:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800543e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00a      	beq.n	800545c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	430a      	orrs	r2, r1
 800545a:	605a      	str	r2, [r3, #4]
  }
}
 800545c:	bf00      	nop
 800545e:	370c      	adds	r7, #12
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr

08005468 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b086      	sub	sp, #24
 800546c:	af02      	add	r7, sp, #8
 800546e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005478:	f7fd fbfc 	bl	8002c74 <HAL_GetTick>
 800547c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 0308 	and.w	r3, r3, #8
 8005488:	2b08      	cmp	r3, #8
 800548a:	d10e      	bne.n	80054aa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800548c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005490:	9300      	str	r3, [sp, #0]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2200      	movs	r2, #0
 8005496:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 f82f 	bl	80054fe <UART_WaitOnFlagUntilTimeout>
 80054a0:	4603      	mov	r3, r0
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d001      	beq.n	80054aa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e025      	b.n	80054f6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f003 0304 	and.w	r3, r3, #4
 80054b4:	2b04      	cmp	r3, #4
 80054b6:	d10e      	bne.n	80054d6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80054bc:	9300      	str	r3, [sp, #0]
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2200      	movs	r2, #0
 80054c2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f000 f819 	bl	80054fe <UART_WaitOnFlagUntilTimeout>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d001      	beq.n	80054d6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e00f      	b.n	80054f6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2220      	movs	r2, #32
 80054da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2220      	movs	r2, #32
 80054e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80054f4:	2300      	movs	r3, #0
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3710      	adds	r7, #16
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}

080054fe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80054fe:	b580      	push	{r7, lr}
 8005500:	b09c      	sub	sp, #112	; 0x70
 8005502:	af00      	add	r7, sp, #0
 8005504:	60f8      	str	r0, [r7, #12]
 8005506:	60b9      	str	r1, [r7, #8]
 8005508:	603b      	str	r3, [r7, #0]
 800550a:	4613      	mov	r3, r2
 800550c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800550e:	e0a9      	b.n	8005664 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005510:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005516:	f000 80a5 	beq.w	8005664 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800551a:	f7fd fbab 	bl	8002c74 <HAL_GetTick>
 800551e:	4602      	mov	r2, r0
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	1ad3      	subs	r3, r2, r3
 8005524:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005526:	429a      	cmp	r2, r3
 8005528:	d302      	bcc.n	8005530 <UART_WaitOnFlagUntilTimeout+0x32>
 800552a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800552c:	2b00      	cmp	r3, #0
 800552e:	d140      	bne.n	80055b2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005536:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005538:	e853 3f00 	ldrex	r3, [r3]
 800553c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800553e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005540:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005544:	667b      	str	r3, [r7, #100]	; 0x64
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	461a      	mov	r2, r3
 800554c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800554e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005550:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005552:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005554:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005556:	e841 2300 	strex	r3, r2, [r1]
 800555a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800555c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800555e:	2b00      	cmp	r3, #0
 8005560:	d1e6      	bne.n	8005530 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	3308      	adds	r3, #8
 8005568:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800556a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800556c:	e853 3f00 	ldrex	r3, [r3]
 8005570:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005574:	f023 0301 	bic.w	r3, r3, #1
 8005578:	663b      	str	r3, [r7, #96]	; 0x60
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	3308      	adds	r3, #8
 8005580:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005582:	64ba      	str	r2, [r7, #72]	; 0x48
 8005584:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005586:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005588:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800558a:	e841 2300 	strex	r3, r2, [r1]
 800558e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005590:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005592:	2b00      	cmp	r3, #0
 8005594:	d1e5      	bne.n	8005562 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2220      	movs	r2, #32
 800559a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2220      	movs	r2, #32
 80055a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2200      	movs	r2, #0
 80055aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	e069      	b.n	8005686 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0304 	and.w	r3, r3, #4
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d051      	beq.n	8005664 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	69db      	ldr	r3, [r3, #28]
 80055c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055ce:	d149      	bne.n	8005664 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055d8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055e2:	e853 3f00 	ldrex	r3, [r3]
 80055e6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80055e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ea:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80055ee:	66fb      	str	r3, [r7, #108]	; 0x6c
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	461a      	mov	r2, r3
 80055f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055f8:	637b      	str	r3, [r7, #52]	; 0x34
 80055fa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80055fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005600:	e841 2300 	strex	r3, r2, [r1]
 8005604:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1e6      	bne.n	80055da <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	3308      	adds	r3, #8
 8005612:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	e853 3f00 	ldrex	r3, [r3]
 800561a:	613b      	str	r3, [r7, #16]
   return(result);
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	f023 0301 	bic.w	r3, r3, #1
 8005622:	66bb      	str	r3, [r7, #104]	; 0x68
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	3308      	adds	r3, #8
 800562a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800562c:	623a      	str	r2, [r7, #32]
 800562e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005630:	69f9      	ldr	r1, [r7, #28]
 8005632:	6a3a      	ldr	r2, [r7, #32]
 8005634:	e841 2300 	strex	r3, r2, [r1]
 8005638:	61bb      	str	r3, [r7, #24]
   return(result);
 800563a:	69bb      	ldr	r3, [r7, #24]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d1e5      	bne.n	800560c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2220      	movs	r2, #32
 8005644:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2220      	movs	r2, #32
 800564c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2220      	movs	r2, #32
 8005654:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2200      	movs	r2, #0
 800565c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8005660:	2303      	movs	r3, #3
 8005662:	e010      	b.n	8005686 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	69da      	ldr	r2, [r3, #28]
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	4013      	ands	r3, r2
 800566e:	68ba      	ldr	r2, [r7, #8]
 8005670:	429a      	cmp	r2, r3
 8005672:	bf0c      	ite	eq
 8005674:	2301      	moveq	r3, #1
 8005676:	2300      	movne	r3, #0
 8005678:	b2db      	uxtb	r3, r3
 800567a:	461a      	mov	r2, r3
 800567c:	79fb      	ldrb	r3, [r7, #7]
 800567e:	429a      	cmp	r2, r3
 8005680:	f43f af46 	beq.w	8005510 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005684:	2300      	movs	r3, #0
}
 8005686:	4618      	mov	r0, r3
 8005688:	3770      	adds	r7, #112	; 0x70
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}

0800568e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800568e:	b480      	push	{r7}
 8005690:	b085      	sub	sp, #20
 8005692:	af00      	add	r7, sp, #0
 8005694:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800569c:	2b01      	cmp	r3, #1
 800569e:	d101      	bne.n	80056a4 <HAL_UARTEx_DisableFifoMode+0x16>
 80056a0:	2302      	movs	r3, #2
 80056a2:	e027      	b.n	80056f4 <HAL_UARTEx_DisableFifoMode+0x66>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2224      	movs	r2, #36	; 0x24
 80056b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f022 0201 	bic.w	r2, r2, #1
 80056ca:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80056d2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	68fa      	ldr	r2, [r7, #12]
 80056e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2220      	movs	r2, #32
 80056e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80056f2:	2300      	movs	r3, #0
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3714      	adds	r7, #20
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b084      	sub	sp, #16
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005710:	2b01      	cmp	r3, #1
 8005712:	d101      	bne.n	8005718 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005714:	2302      	movs	r3, #2
 8005716:	e02d      	b.n	8005774 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2224      	movs	r2, #36	; 0x24
 8005724:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f022 0201 	bic.w	r2, r2, #1
 800573e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	683a      	ldr	r2, [r7, #0]
 8005750:	430a      	orrs	r2, r1
 8005752:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 f84f 	bl	80057f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2220      	movs	r2, #32
 8005766:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005772:	2300      	movs	r3, #0
}
 8005774:	4618      	mov	r0, r3
 8005776:	3710      	adds	r7, #16
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800578c:	2b01      	cmp	r3, #1
 800578e:	d101      	bne.n	8005794 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005790:	2302      	movs	r3, #2
 8005792:	e02d      	b.n	80057f0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2224      	movs	r2, #36	; 0x24
 80057a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f022 0201 	bic.w	r2, r2, #1
 80057ba:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	683a      	ldr	r2, [r7, #0]
 80057cc:	430a      	orrs	r2, r1
 80057ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f000 f811 	bl	80057f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2220      	movs	r2, #32
 80057e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80057ee:	2300      	movs	r3, #0
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3710      	adds	r7, #16
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b085      	sub	sp, #20
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005804:	2b00      	cmp	r3, #0
 8005806:	d108      	bne.n	800581a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005818:	e031      	b.n	800587e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800581a:	2308      	movs	r3, #8
 800581c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800581e:	2308      	movs	r3, #8
 8005820:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	0e5b      	lsrs	r3, r3, #25
 800582a:	b2db      	uxtb	r3, r3
 800582c:	f003 0307 	and.w	r3, r3, #7
 8005830:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	0f5b      	lsrs	r3, r3, #29
 800583a:	b2db      	uxtb	r3, r3
 800583c:	f003 0307 	and.w	r3, r3, #7
 8005840:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005842:	7bbb      	ldrb	r3, [r7, #14]
 8005844:	7b3a      	ldrb	r2, [r7, #12]
 8005846:	4911      	ldr	r1, [pc, #68]	; (800588c <UARTEx_SetNbDataToProcess+0x94>)
 8005848:	5c8a      	ldrb	r2, [r1, r2]
 800584a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800584e:	7b3a      	ldrb	r2, [r7, #12]
 8005850:	490f      	ldr	r1, [pc, #60]	; (8005890 <UARTEx_SetNbDataToProcess+0x98>)
 8005852:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005854:	fb93 f3f2 	sdiv	r3, r3, r2
 8005858:	b29a      	uxth	r2, r3
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005860:	7bfb      	ldrb	r3, [r7, #15]
 8005862:	7b7a      	ldrb	r2, [r7, #13]
 8005864:	4909      	ldr	r1, [pc, #36]	; (800588c <UARTEx_SetNbDataToProcess+0x94>)
 8005866:	5c8a      	ldrb	r2, [r1, r2]
 8005868:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800586c:	7b7a      	ldrb	r2, [r7, #13]
 800586e:	4908      	ldr	r1, [pc, #32]	; (8005890 <UARTEx_SetNbDataToProcess+0x98>)
 8005870:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005872:	fb93 f3f2 	sdiv	r3, r3, r2
 8005876:	b29a      	uxth	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800587e:	bf00      	nop
 8005880:	3714      	adds	r7, #20
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr
 800588a:	bf00      	nop
 800588c:	0800748c 	.word	0x0800748c
 8005890:	08007494 	.word	0x08007494

08005894 <_ZdlPvj>:
 8005894:	f000 b800 	b.w	8005898 <_ZdlPv>

08005898 <_ZdlPv>:
 8005898:	f000 b824 	b.w	80058e4 <free>

0800589c <__libc_init_array>:
 800589c:	b570      	push	{r4, r5, r6, lr}
 800589e:	4d0d      	ldr	r5, [pc, #52]	; (80058d4 <__libc_init_array+0x38>)
 80058a0:	4c0d      	ldr	r4, [pc, #52]	; (80058d8 <__libc_init_array+0x3c>)
 80058a2:	1b64      	subs	r4, r4, r5
 80058a4:	10a4      	asrs	r4, r4, #2
 80058a6:	2600      	movs	r6, #0
 80058a8:	42a6      	cmp	r6, r4
 80058aa:	d109      	bne.n	80058c0 <__libc_init_array+0x24>
 80058ac:	4d0b      	ldr	r5, [pc, #44]	; (80058dc <__libc_init_array+0x40>)
 80058ae:	4c0c      	ldr	r4, [pc, #48]	; (80058e0 <__libc_init_array+0x44>)
 80058b0:	f000 f882 	bl	80059b8 <_init>
 80058b4:	1b64      	subs	r4, r4, r5
 80058b6:	10a4      	asrs	r4, r4, #2
 80058b8:	2600      	movs	r6, #0
 80058ba:	42a6      	cmp	r6, r4
 80058bc:	d105      	bne.n	80058ca <__libc_init_array+0x2e>
 80058be:	bd70      	pop	{r4, r5, r6, pc}
 80058c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80058c4:	4798      	blx	r3
 80058c6:	3601      	adds	r6, #1
 80058c8:	e7ee      	b.n	80058a8 <__libc_init_array+0xc>
 80058ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80058ce:	4798      	blx	r3
 80058d0:	3601      	adds	r6, #1
 80058d2:	e7f2      	b.n	80058ba <__libc_init_array+0x1e>
 80058d4:	080074a4 	.word	0x080074a4
 80058d8:	080074a4 	.word	0x080074a4
 80058dc:	080074a4 	.word	0x080074a4
 80058e0:	080074ac 	.word	0x080074ac

080058e4 <free>:
 80058e4:	4b02      	ldr	r3, [pc, #8]	; (80058f0 <free+0xc>)
 80058e6:	4601      	mov	r1, r0
 80058e8:	6818      	ldr	r0, [r3, #0]
 80058ea:	f000 b80b 	b.w	8005904 <_free_r>
 80058ee:	bf00      	nop
 80058f0:	20000064 	.word	0x20000064

080058f4 <memset>:
 80058f4:	4402      	add	r2, r0
 80058f6:	4603      	mov	r3, r0
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d100      	bne.n	80058fe <memset+0xa>
 80058fc:	4770      	bx	lr
 80058fe:	f803 1b01 	strb.w	r1, [r3], #1
 8005902:	e7f9      	b.n	80058f8 <memset+0x4>

08005904 <_free_r>:
 8005904:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005906:	2900      	cmp	r1, #0
 8005908:	d044      	beq.n	8005994 <_free_r+0x90>
 800590a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800590e:	9001      	str	r0, [sp, #4]
 8005910:	2b00      	cmp	r3, #0
 8005912:	f1a1 0404 	sub.w	r4, r1, #4
 8005916:	bfb8      	it	lt
 8005918:	18e4      	addlt	r4, r4, r3
 800591a:	f000 f83f 	bl	800599c <__malloc_lock>
 800591e:	4a1e      	ldr	r2, [pc, #120]	; (8005998 <_free_r+0x94>)
 8005920:	9801      	ldr	r0, [sp, #4]
 8005922:	6813      	ldr	r3, [r2, #0]
 8005924:	b933      	cbnz	r3, 8005934 <_free_r+0x30>
 8005926:	6063      	str	r3, [r4, #4]
 8005928:	6014      	str	r4, [r2, #0]
 800592a:	b003      	add	sp, #12
 800592c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005930:	f000 b83a 	b.w	80059a8 <__malloc_unlock>
 8005934:	42a3      	cmp	r3, r4
 8005936:	d908      	bls.n	800594a <_free_r+0x46>
 8005938:	6825      	ldr	r5, [r4, #0]
 800593a:	1961      	adds	r1, r4, r5
 800593c:	428b      	cmp	r3, r1
 800593e:	bf01      	itttt	eq
 8005940:	6819      	ldreq	r1, [r3, #0]
 8005942:	685b      	ldreq	r3, [r3, #4]
 8005944:	1949      	addeq	r1, r1, r5
 8005946:	6021      	streq	r1, [r4, #0]
 8005948:	e7ed      	b.n	8005926 <_free_r+0x22>
 800594a:	461a      	mov	r2, r3
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	b10b      	cbz	r3, 8005954 <_free_r+0x50>
 8005950:	42a3      	cmp	r3, r4
 8005952:	d9fa      	bls.n	800594a <_free_r+0x46>
 8005954:	6811      	ldr	r1, [r2, #0]
 8005956:	1855      	adds	r5, r2, r1
 8005958:	42a5      	cmp	r5, r4
 800595a:	d10b      	bne.n	8005974 <_free_r+0x70>
 800595c:	6824      	ldr	r4, [r4, #0]
 800595e:	4421      	add	r1, r4
 8005960:	1854      	adds	r4, r2, r1
 8005962:	42a3      	cmp	r3, r4
 8005964:	6011      	str	r1, [r2, #0]
 8005966:	d1e0      	bne.n	800592a <_free_r+0x26>
 8005968:	681c      	ldr	r4, [r3, #0]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	6053      	str	r3, [r2, #4]
 800596e:	4421      	add	r1, r4
 8005970:	6011      	str	r1, [r2, #0]
 8005972:	e7da      	b.n	800592a <_free_r+0x26>
 8005974:	d902      	bls.n	800597c <_free_r+0x78>
 8005976:	230c      	movs	r3, #12
 8005978:	6003      	str	r3, [r0, #0]
 800597a:	e7d6      	b.n	800592a <_free_r+0x26>
 800597c:	6825      	ldr	r5, [r4, #0]
 800597e:	1961      	adds	r1, r4, r5
 8005980:	428b      	cmp	r3, r1
 8005982:	bf04      	itt	eq
 8005984:	6819      	ldreq	r1, [r3, #0]
 8005986:	685b      	ldreq	r3, [r3, #4]
 8005988:	6063      	str	r3, [r4, #4]
 800598a:	bf04      	itt	eq
 800598c:	1949      	addeq	r1, r1, r5
 800598e:	6021      	streq	r1, [r4, #0]
 8005990:	6054      	str	r4, [r2, #4]
 8005992:	e7ca      	b.n	800592a <_free_r+0x26>
 8005994:	b003      	add	sp, #12
 8005996:	bd30      	pop	{r4, r5, pc}
 8005998:	20000a18 	.word	0x20000a18

0800599c <__malloc_lock>:
 800599c:	4801      	ldr	r0, [pc, #4]	; (80059a4 <__malloc_lock+0x8>)
 800599e:	f000 b809 	b.w	80059b4 <__retarget_lock_acquire_recursive>
 80059a2:	bf00      	nop
 80059a4:	20000a1c 	.word	0x20000a1c

080059a8 <__malloc_unlock>:
 80059a8:	4801      	ldr	r0, [pc, #4]	; (80059b0 <__malloc_unlock+0x8>)
 80059aa:	f000 b804 	b.w	80059b6 <__retarget_lock_release_recursive>
 80059ae:	bf00      	nop
 80059b0:	20000a1c 	.word	0x20000a1c

080059b4 <__retarget_lock_acquire_recursive>:
 80059b4:	4770      	bx	lr

080059b6 <__retarget_lock_release_recursive>:
 80059b6:	4770      	bx	lr

080059b8 <_init>:
 80059b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ba:	bf00      	nop
 80059bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059be:	bc08      	pop	{r3}
 80059c0:	469e      	mov	lr, r3
 80059c2:	4770      	bx	lr

080059c4 <_fini>:
 80059c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059c6:	bf00      	nop
 80059c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059ca:	bc08      	pop	{r3}
 80059cc:	469e      	mov	lr, r3
 80059ce:	4770      	bx	lr
