{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512071150107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512071150108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 16:45:49 2017 " "Processing started: Thu Nov 30 16:45:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512071150108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512071150108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modulo_saida -c modulo_saida " "Command: quartus_map --read_settings_files=on --write_settings_files=off modulo_saida -c modulo_saida" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512071150108 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1512071150616 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"SEG_A\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" Display.vhd(50) " "VHDL syntax error at Display.vhd(50) near text \"SEG_A\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "Display.vhd" "" { Text "/home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512071166340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Display.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512071166356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_F.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display_F.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_F-arch " "Found design unit 1: Display_F-arch" {  } { { "Display_F.vhd" "" { Text "/home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_F.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512071166380 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_F " "Found entity 1: Display_F" {  } { { "Display_F.vhd" "" { Text "/home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_F.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512071166380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512071166380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_E.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display_E.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_E-arch " "Found design unit 1: Display_E-arch" {  } { { "Display_E.vhd" "" { Text "/home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_E.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512071166381 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_E " "Found entity 1: Display_E" {  } { { "Display_E.vhd" "" { Text "/home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512071166381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512071166381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_B.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_B-arch " "Found design unit 1: Display_B-arch" {  } { { "Display_B.vhd" "" { Text "/home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_B.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512071166382 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_B " "Found entity 1: Display_B" {  } { { "Display_B.vhd" "" { Text "/home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_B.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512071166382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512071166382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_C.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display_C.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_C-arch " "Found design unit 1: Display_C-arch" {  } { { "Display_C.vhd" "" { Text "/home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_C.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512071166382 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_C " "Found entity 1: Display_C" {  } { { "Display_C.vhd" "" { Text "/home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_C.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512071166382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512071166382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_G.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display_G.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_G-arch " "Found design unit 1: Display_G-arch" {  } { { "Display_G.vhd" "" { Text "/home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_G.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512071166383 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_G " "Found entity 1: Display_G" {  } { { "Display_G.vhd" "" { Text "/home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_G.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512071166383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512071166383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_D.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display_D.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_D-arch " "Found design unit 1: Display_D-arch" {  } { { "Display_D.vhd" "" { Text "/home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_D.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512071166384 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_D " "Found entity 1: Display_D" {  } { { "Display_D.vhd" "" { Text "/home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_D.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512071166384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512071166384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_A-arch " "Found design unit 1: Display_A-arch" {  } { { "Display_A.vhd" "" { Text "/home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_A.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512071166385 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_A " "Found entity 1: Display_A" {  } { { "Display_A.vhd" "" { Text "/home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_A.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512071166385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512071166385 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or an identifier (\"port\" is a reserved keyword), or a sequential statement modulo_saida.vhd(37) " "VHDL syntax error at modulo_saida.vhd(37) near text \"PORT\";  expecting \"(\", or an identifier (\"port\" is a reserved keyword), or a sequential statement" {  } { { "modulo_saida.vhd" "" { Text "/home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/modulo_saida.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512071166385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_saida.vhd 0 0 " "Found 0 design units, including 0 entities, in source file modulo_saida.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512071166386 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1170 " "Peak virtual memory: 1170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512071166508 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 30 16:46:06 2017 " "Processing ended: Thu Nov 30 16:46:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512071166508 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512071166508 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512071166508 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512071166508 ""}
