#Look at imbalance, limited by one channel -- we should have, standard
deviation across channels to analyze throughput of all 32
channels. That we can look at: -- TCC_EA1_RDREQ_32B_sum: 
-- TCC_EA1_RDREQ_sum
-- TCC_EA1_WRREQ_sum
-- TCC_EA1_WRREQ_64B_sum
-- standard deviation across events, could be a metric that can
correlate with performance target.

#Are we collecting all the counters? I do not see TCC_TCP or TCP_TCC
 counters in the list.

# Some counters are doubly printed. What's up?

# Keept the TCC_*_sum variables, leave out the max, min, avg ones.

TCC
-- TCC_EA1_RDREQ_32B_sum
-- TCC_EA1_RDREQ_sum
-- TCC_EA1_WRREQ_sum
-- TCC_EA1_WRREQ_64B_sum
-- TCC_MISS_sum
-- TCC_EA_RDREQ_32B_sum
-- TCC_EA_RDREQ_sum
-- TCC_EA_WRREQ_sum
-- TCC_EA_WRREQ_64B_sum
-- TCC_HIT_sum
-- TCC_MISS_sum
-- TCC_WRREQ_STALL_max
-- TCC_HIT[0]
-- TCC_MISS[0]
-- TCC_HIT[0]
-- TCC_MISS[0]
EA #Output interface between TCC and memory, from L2. Arbitrar is a logic, how
any commands sent out to the chip. It is the bus end point, or
entracne to bus from GPU. 
-- TCC_EA1_RDREQ_32B_sum -->EA1
-- TCC_EA1_RDREQ_sum
-- TCC_EA1_WRREQ_sum
-- TCC_EA1_WRREQ_64B_sum
-- TA_FLAT_READ_WAVEFRONTS_sum
-- TCC_EA_RDREQ_32B_sum
-- TCC_EA_RDREQ_sum
-- TCC_EA_WRREQ_sum
-- TCC_EA_WRREQ_64B_sum
-- TCC_EA1_RDREQ_32B_sum
-- TCC_EA1_RDREQ_sum
-- TCC_EA1_WRREQ_sum
-- TCC_EA1_WRREQ_64B_sum
-- TA_FLAT_READ_WAVEFRONTS_sum
-- TCC_EA_RDREQ_32B_sum
-- TCC_EA_RDREQ_sum
-- TCC_EA_WRREQ_sum
-- TCC_EA_WRREQ_64B_sum
-- TCC_EA1_WRREQ[0]
-- TCC_EA1_WRREQ_64B[0]
-- TCC_EA1_WRREQ_STALL[0]
-- TCC_EA1_RDREQ[0]
-- TCC_EA1_RDREQ_32B[0]
-- SQ_THREAD_CYCLES_VALU
-- TA_FLAT_READ_WAVEFRONTS[0]
-- TCC_EA_WRREQ[0]
-- TCC_EA_WRREQ_64B[0]
-- TCC_EA_WRREQ_STALL[0]
-- TCC_EA_RDREQ[0]
-- TCC_EA_RDREQ_32B[0]
-- TCC_EA1_WRREQ[0]
-- TCC_EA1_WRREQ_64B[0]
-- TCC_EA1_WRREQ_STALL[0]
-- TCC_EA1_RDREQ[0]
-- TCC_EA1_RDREQ_32B[0]
-- SQ_THREAD_CYCLES_VALU
-- TA_FLAT_READ_WAVEFRONTS[0]
-- TCC_EA_WRREQ[0]
-- TCC_EA_WRREQ_64B[0]
-- TCC_EA_WRREQ_STALL[0]
-- TCC_EA_RDREQ[0]
-- TCC_EA_RDREQ_32B[0]
TA #L1 counter is the control bus.
-- TCC_WRREQ1_STALL_max ## Should be in stall
-- RDATA1_SIZE # Remove
-- WDATA1_SIZE #Remove
-- TA_BUSY_avr
-- TA_BUSY_max
-- TA_BUSY_min
-- TA_FLAT_READ_WAVEFRONTS_sum
-- TA_FLAT_WRITE_WAVEFRONTS_sum
-- TCC_WRREQ_STALL_max
STALL
-- MemUnitStalled
-- WriteUnitStalled
-- ALUStalledByLDS
-- TCC_WRREQ1_STALL_max
-- TA_BUSY_avr
-- TA_BUSY_max
-- TA_BUSY_min
-- TA_FLAT_READ_WAVEFRONTS_sum
-- TA_FLAT_WRITE_WAVEFRONTS_sum
-- TCC_WRREQ_STALL_max
-- TCC_EA1_WRREQ_STALL[0]
-- TA_TA_BUSY[0]
-- TA_FLAT_READ_WAVEFRONTS[0]
-- TA_FLAT_WRITE_WAVEFRONTS[0]
-- TCC_EA_WRREQ_STALL[0]
-- TCC_EA1_WRREQ_STALL[0]
-- TA_TA_BUSY[0]
-- TA_FLAT_READ_WAVEFRONTS[0]
-- TA_FLAT_WRITE_WAVEFRONTS[0]
-- TCC_EA_WRREQ_STALL[0]

UNDEFINED
-- FETCH_SIZE
-- WRITE_SIZE
-- WRITE_REQ_32B
-- GPUBusy
-- Wavefronts
-- VFetchInsts
-- SFetchInsts
-- VWriteInsts
-- FetchSize
-- WriteSize
-- MemWrites32B
-- L2CacheHit
-- MemUnitBusy
-- FETCH_SIZE
-- WRITE_SIZE
-- WRITE_REQ_32B
-- GPUBusy
-- Wavefronts
-- VFetchInsts
-- SFetchInsts
-- VWriteInsts
-- FetchSize
-- WriteSize
-- MemWrites32B
-- L2CacheHit
-- MemUnitBusy
-- GRBM_COUNT
-- GRBM_GUI_ACTIVE
-- GRBM_COUNT
-- GRBM_GUI_ACTIVE
VALU
-- VALUInsts
-- VALUUtilization
-- VALUBusy
-- VALUInsts
-- VALUUtilization
-- VALUBusy
-- SQ_INSTS_VALU
-- SQ_ACTIVE_INST_VALU
-- SQ_THREAD_CYCLES_VALU
-- SQ_INSTS_VALU
-- SQ_ACTIVE_INST_VALU
-- SQ_THREAD_CYCLES_VALU
SALU
-- SALUInsts
-- SALUBusy
-- SALUInsts
-- SALUBusy
-- SQ_INSTS_SALU
-- SQ_INST_CYCLES_SALU
-- SQ_INSTS_SALU
-- SQ_INST_CYCLES_SALU
VMEM
-- FlatVMemInsts
-- FlatVMemInsts
-- SQ_INSTS_VMEM_WR
-- SQ_INSTS_VMEM_RD
-- SQ_INSTS_VMEM_WR
-- SQ_INSTS_VMEM_RD
LDS
-- LDSInsts
-- FlatLDSInsts
-- ALUStalledByLDS
-- LDSBankConflict
-- LDSInsts
-- FlatLDSInsts
-- ALUStalledByLDS
-- LDSBankConflict
-- SQ_INSTS_FLAT_LDS_ONLY
-- SQ_INSTS_LDS
-- SQ_WAIT_INST_LDS
-- SQ_LDS_BANK_CONFLICT
-- SQ_INSTS_FLAT_LDS_ONLY
-- SQ_INSTS_LDS
-- SQ_WAIT_INST_LDS
-- SQ_LDS_BANK_CONFLICT
GDS #Global memory -- higher latency than TCP and TCC.
-- GDSInsts
-- SQ_INSTS_GDS
SQ ### CORE counters
-- SQ_WAVES #Aggregated or per core value?
-- SQ_INSTS_VALU #Aggregated across all GPUs.
-- SQ_INSTS_VMEM_WR
-- SQ_INSTS_VMEM_RD
-- SQ_INSTS_SALU #Aggregated across all GPUs.
-- SQ_INSTS_SMEM
-- SQ_INSTS_FLAT
-- SQ_INSTS_FLAT_LDS_ONLY
-- SQ_INSTS_LDS
-- SQ_INSTS_GDS
-- SQ_WAIT_INST_LDS
-- SQ_ACTIVE_INST_VALU
-- SQ_INST_CYCLES_SALU
-- SQ_THREAD_CYCLES_VALU
-- SQ_WAVES
-- SQ_INSTS_VALU
-- SQ_INSTS_VMEM_WR
-- SQ_INSTS_VMEM_RD
-- SQ_INSTS_SALU
-- SQ_INSTS_SMEM
-- SQ_INSTS_FLAT
-- SQ_INSTS_FLAT_LDS_ONLY
-- SQ_INSTS_LDS
-- SQ_INSTS_GDS
-- SQ_WAIT_INST_LDS
-- SQ_ACTIVE_INST_VALU
-- SQ_INST_CYCLES_SALU
-- SQ_THREAD_CYCLES_VALU
TCP : Per channel. Data bus.
-- TCP_TCP_TA_DATA_STALL_CYCLES[0] --> standard deviation across
channels, as well as the sum across all channels and correlate those
derive metrics.
-- TCP_TCP_TA_DATA_STALL_CYCLES[0]

