# do Basic_Organ_Solution.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:15 on May 26,2025
# vlog -work work Basic_Organ_Solution.vo 
# -- Compiling module Basic_Organ_Solution
# 
# Top level modules:
# 	Basic_Organ_Solution
# End time: 21:40:16 on May 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:16 on May 26,2025
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Basic_Organ_Solution_vlg_vec_tst
# 
# Top level modules:
# 	Basic_Organ_Solution_vlg_vec_tst
# End time: 21:40:16 on May 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Basic_Organ_Solution_vlg_vec_tst 
# Start time: 21:40:16 on May 26,2025
# Loading work.Basic_Organ_Solution_vlg_vec_tst
# Loading work.Basic_Organ_Solution
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# ** Warning: (vsim-3017) Waveform.vwf.vt(68): [TFMPC] - Too few port connections. Expected 24, found 20.
#    Time: 0 ps  Iteration: 0  Instance: /Basic_Organ_Solution_vlg_vec_tst/i1 File: Basic_Organ_Solution.vo
# ** Warning: (vsim-3722) Waveform.vwf.vt(68): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(68): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(68): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(68): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) Basic_Organ_Solution.vo(105624): [TFMPC] - Too few port connections. Expected 21, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /Basic_Organ_Solution_vlg_vec_tst/i1/altera_internal_jtag File: nofile
# ** Warning: (vsim-3722) Basic_Organ_Solution.vo(105624): [TFMPC] - Missing connection for port 'ntrst'.
# ** Warning: (vsim-3722) Basic_Organ_Solution.vo(105624): [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: (vsim-3722) Basic_Organ_Solution.vo(105624): [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: (vsim-3722) Basic_Organ_Solution.vo(105624): [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: (vsim-3722) Basic_Organ_Solution.vo(105624): [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: (vsim-3722) Basic_Organ_Solution.vo(105624): [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: (vsim-3722) Basic_Organ_Solution.vo(105624): [TFMPC] - Missing connection for port 'tdocore'.
# ** Warning: Design size of 42848 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# ** Note: $stop    : Waveform.vwf.vt(93)
#    Time: 200 ns  Iteration: 0  Instance: /Basic_Organ_Solution_vlg_vec_tst
# Break in Module Basic_Organ_Solution_vlg_vec_tst at Waveform.vwf.vt line 93
# Stopped at Waveform.vwf.vt line 93
# End time: 21:40:20 on May 26,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 14
