* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Aug 6 2023 18:36:17

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       VQ100

Design statistics:
------------------
    FFs:                  121
    LUTs:                 211
    RAMs:                 0
    IOBs:                 23
    GBs:                  5
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 216/1280
        Combinational Logic Cells: 95       out of   1280      7.42188%
        Sequential Logic Cells:    121      out of   1280      9.45313%
        Logic Tiles:               44       out of   160       27.5%
    Registers: 
        Logic Registers:           121      out of   1280      9.45313%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                5        out of   72        6.94444%
        Output Pins:               18       out of   72        25%
        InOut Pins:                0        out of   72        0%
    Global Buffers:                5        out of   8         62.5%
    PLLs:                          0        out of   0       

IO Bank Utilization:
--------------------
    Bank 3: 6        out of   18        33.3333%
    Bank 1: 8        out of   19        42.1053%
    Bank 0: 9        out of   19        47.3684%
    Bank 2: 0        out of   16        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name   
    ----------  ---------  -----------  -------  -------  -----------    -----------   
    15          Input      SB_LVCMOS    No       3        Simple Input   i_Clk         
    51          Input      SB_LVCMOS    No       1        Simple Input   i_Switch_2    
    52          Input      SB_LVCMOS    No       1        Simple Input   i_Switch_4    
    53          Input      SB_LVCMOS    No       1        Simple Input   i_Switch_1    
    54          Input      SB_LVCMOS    No       1        Simple Input   i_Switch_3    

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name   
    ----------  ---------  -----------  -------  -------  -----------    -----------   
    1           Output     SB_LVCMOS    No       3        Simple Output  o_Segment1_F  
    2           Output     SB_LVCMOS    No       3        Simple Output  o_Segment1_G  
    3           Output     SB_LVCMOS    No       3        Simple Output  o_Segment1_A  
    4           Output     SB_LVCMOS    No       3        Simple Output  o_Segment1_B  
    8           Output     SB_LVCMOS    No       3        Simple Output  o_Segment2_F  
    56          Output     SB_LVCMOS    No       1        Simple Output  o_LED_1       
    57          Output     SB_LVCMOS    No       1        Simple Output  o_LED_2       
    59          Output     SB_LVCMOS    No       1        Simple Output  o_LED_3       
    60          Output     SB_LVCMOS    No       1        Simple Output  o_LED_4       
    90          Output     SB_LVCMOS    No       0        Simple Output  o_Segment1_E  
    91          Output     SB_LVCMOS    No       0        Simple Output  o_Segment1_D  
    93          Output     SB_LVCMOS    No       0        Simple Output  o_Segment1_C  
    94          Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_E  
    95          Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_D  
    96          Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_G  
    97          Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_C  
    99          Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_B  
    100         Output     SB_LVCMOS    No       0        Simple Output  o_Segment2_A  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name              
    -------------  -------  ---------  ------  -----------              
    1              3        IO         121     i_Clk_c_g                
    6              3                   18      Instance1.r_Count12_i_g  
    0              2                   18      Instance4.r_Count12_i_g  
    4              0                   18      Instance2.r_Count12_i_g  
    2              1                   18      Instance3.r_Count12_i_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 2 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     1520 out of  28666      5.30245%
                          Span 4      165 out of   6944      2.37615%
                         Span 12       26 out of   1440      1.80556%
                  Global network        5 out of      8      62.5%
      Vertical Inter-LUT Connect       23 out of   1120      2.05357%

