arch                         	circuit                      	script_params                	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS 	hold_WNS 	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.27                 	     	0.00           	4980        	1        	0.00          	-1          	-1          	29608      	-1      	-1         	1      	2     	-1          	-1      	7c0ebd55d   	success   	50628      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	4                    	0.00      	0.570641      	-0.944653           	-0.570641           	2             	3                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	3                          	2                                	3                          	3                                 	56                         	48                       	0.577715           	-1.04204 	-0.577715	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.26                 	     	0.00           	5124        	1        	0.00          	-1          	-1          	29804      	-1      	-1         	1      	2     	-1          	-1      	7c0ebd55d   	success   	50664      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	6                    	0.00      	0.524421      	-0.946421           	-0.524421           	2             	5                	1                                     	53894                 	53894                	1588.16                          	176.462                             	0.00                     	5                          	1                                	3                          	3                                 	73                         	60                       	0.7307             	-1.06327 	-0.7307  	-0.155434	-0.155434	1588.16                     	176.462                        	0.00                	0              	3              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	4.03                 	     	0.22           	53264       	2        	1.03          	-1          	-1          	52740      	-1      	-1         	155    	5     	-1          	-1      	7c0ebd55d   	success   	55308      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.05     	22                   	0.20      	1.10064       	-11.3943            	-1.10064            	8             	52               	10                                    	9.10809e+06           	8.35357e+06          	130230.                          	578.801                             	0.21                     	43                         	10                               	31                         	36                                	998                        	523                      	1.17328            	-12.97   	-1.17328 	0        	0        	158426.                     	704.117                        	0.01                	154            	9              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_route	3.83                 	     	0.24           	53252       	2        	0.98          	-1          	-1          	52868      	-1      	-1         	155    	5     	-1          	-1      	7c0ebd55d   	success   	55304      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.03     	25                   	0.21      	1.079         	-11.7073            	-1.079              	18            	50               	3                                     	9.10809e+06           	8.35357e+06          	300883.                          	1337.26                             	0.10                     	62                         	16                               	47                         	67                                	2953                       	1303                     	1.41953            	-13.1967 	-1.41953 	-3.08534 	-0.337149	394005.                     	1751.13                        	0.01                	153            	10             
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.28                 	     	0.00           	5712        	1        	0.00          	-1          	-1          	29660      	-1      	-1         	1      	2     	0           	0       	7c0ebd55d   	success   	55744      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	4                    	0.00      	0.570641      	-0.944653           	-0.570641           	2             	3                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	3                          	2                                	3                          	3                                 	56                         	48                       	0.577715           	-1.04204 	-0.577715	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.32                 	     	0.00           	5688        	1        	0.01          	-1          	-1          	29868      	-1      	-1         	1      	2     	0           	0       	7c0ebd55d   	success   	55716      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	6                    	0.01      	0.524421      	-0.946421           	-0.524421           	2             	5                	1                                     	53894                 	53894                	1588.16                          	176.462                             	0.00                     	5                          	1                                	3                          	3                                 	73                         	60                       	0.7307             	-1.06327 	-0.7307  	-0.155434	-0.155434	1588.16                     	176.462                        	0.00                	0              	3              
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	8.59                 	     	0.11           	16852       	2        	0.08          	-1          	-1          	34076      	-1      	-1         	33     	311   	15          	0       	7c0ebd55d   	success   	89248      	311               	156                	972                	1128                 	1                 	954                 	515                   	28          	28           	784              	memory                   	auto       	0.29     	7878                 	1.54      	3.89073       	-4256.99            	-3.89073            	38            	13571            	31                                    	4.25198e+07           	9.9985e+06           	1.95643e+06                      	2495.44                             	4.08                     	12719                      	17                               	3046                       	3476                              	6943161                    	2785363                  	4.20345            	-5040.31 	-4.20345 	-16.6107 	-0.360359	2.46901e+06                 	3149.24                        	1.05                	15             	939            
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_route	8.00                 	     	0.08           	16960       	2        	0.07          	-1          	-1          	34148      	-1      	-1         	33     	311   	15          	0       	7c0ebd55d   	success   	89132      	311               	156                	972                	1128                 	1                 	954                 	515                   	28          	28           	784              	memory                   	auto       	0.29     	7916                 	1.62      	4.71695       	-3079.57            	-4.71695            	40            	13787            	22                                    	4.25198e+07           	9.9985e+06           	2.07480e+06                      	2646.43                             	3.80                     	12848                      	16                               	3231                       	3833                              	4782554                    	1664845                  	4.6381             	-3270.91 	-4.6381  	-1011.47 	-2.19763 	2.60581e+06                 	3323.74                        	0.74                	14             	940            
