<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_matrix_processor_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">1e+08</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>matrix_processor</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Nov 28 12:05:54 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3ad9df0c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_matrix_processor_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Nov 28 12:05:54 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3ad9df0c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>matrix_processor</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Nov 28 12:05:54 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:023f61b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_matrix_processor_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Nov 28 12:05:54 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:023f61b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Nov 28 12:07:30 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3ad9df0c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>address</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>write_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>idle</spirit:name>
        <spirit:displayName>Idle</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.idle" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>fetch</spirit:name>
        <spirit:displayName>Fetch</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.fetch" spirit:bitStringLength="3">&quot;001&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>read</spirit:name>
        <spirit:displayName>Read</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.read" spirit:bitStringLength="3">&quot;010&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>cal</spirit:name>
        <spirit:displayName>Cal</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.cal" spirit:bitStringLength="3">&quot;011&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>out</spirit:name>
        <spirit:displayName>Out</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.out" spirit:bitStringLength="3">&quot;100&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>finish</spirit:name>
        <spirit:displayName>Finish</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.finish" spirit:bitStringLength="3">&quot;101&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>add</spirit:name>
        <spirit:displayName>Add</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.add" spirit:bitStringLength="8">&quot;00000000&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>sub</spirit:name>
        <spirit:displayName>Sub</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.sub" spirit:bitStringLength="8">&quot;00000001&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>mul</spirit:name>
        <spirit:displayName>Mul</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.mul" spirit:bitStringLength="8">&quot;00000010&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>det</spirit:name>
        <spirit:displayName>Det</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.det" spirit:bitStringLength="8">&quot;00000011&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>trans</spirit:name>
        <spirit:displayName>Trans</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.trans" spirit:bitStringLength="8">&quot;00000100&quot;</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/7353/src/matrix_processor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../matrix_processor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_matrix_processor_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/7353/src/matrix_processor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../matrix_processor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_matrix_processor_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_matrix_processor_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_matrix_processor_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_matrix_processor_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_matrix_processor_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_matrix_processor_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>matrix_processor_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>idle</spirit:name>
      <spirit:displayName>Idle</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.idle" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>fetch</spirit:name>
      <spirit:displayName>Fetch</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.fetch" spirit:bitStringLength="3">&quot;001&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>read</spirit:name>
      <spirit:displayName>Read</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.read" spirit:bitStringLength="3">&quot;010&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>cal</spirit:name>
      <spirit:displayName>Cal</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.cal" spirit:bitStringLength="3">&quot;011&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>out</spirit:name>
      <spirit:displayName>Out</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.out" spirit:bitStringLength="3">&quot;100&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>finish</spirit:name>
      <spirit:displayName>Finish</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.finish" spirit:bitStringLength="3">&quot;101&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>add</spirit:name>
      <spirit:displayName>Add</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.add" spirit:bitStringLength="8">&quot;00000000&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>sub</spirit:name>
      <spirit:displayName>Sub</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.sub" spirit:bitStringLength="8">&quot;00000001&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>mul</spirit:name>
      <spirit:displayName>Mul</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.mul" spirit:bitStringLength="8">&quot;00000010&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>det</spirit:name>
      <spirit:displayName>Det</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.det" spirit:bitStringLength="8">&quot;00000011&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>trans</spirit:name>
      <spirit:displayName>Trans</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.trans" spirit:bitStringLength="8">&quot;00000100&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_matrix_processor_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>matrix_processor_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>15</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b20980b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d1c2c6_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6043c65b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ca0574_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47857b2f_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5554e1ce_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eae8201_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313ccba4_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c2a914_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3b3c6c_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1817ae13_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aff8249_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbfe2f9_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee112e3_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dea9679_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4bb5d8_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c1f542_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cec87d5_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4433ff76_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b748b0_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16223d83_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461e32fa_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd2e74e_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6681aec6_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@210aaec_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbe303e_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d703a33_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f43b4a_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485a0417_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb1b024_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bde81ad_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212bf7b8_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c108321_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48678579_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95c4869_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@173f1499_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff5f1e9_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d43c8da_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87789b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d3ea4f_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a8a20c0_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238b1187_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac66286_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1837b459_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669de284_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78fbfeb5_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6a2557_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c36a63_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d44e67_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49113e88_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2e8dae_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ecc124a_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cacf688_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c8f6886_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb1f6bd_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46fc7adb_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3e98f1_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7a8ad2_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@488c61ff_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f91cd67_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce67b5c_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ac942e_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29daebc2_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477b07f4_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35075b52_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1738ab6_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152dbff6_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcfe4db_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77db38d_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138abc5a_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40463ea8_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd09d22_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d91a40d_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37df7978_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58956066_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e4a827_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f941eaa_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@783a3f60_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb462d1_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3c201b_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dafcb1e_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62204b4_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e13ad06_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e59c5ce_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7514f216_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32568fcb_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d64d674_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335fa8dd_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc3ca47_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f45145d_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f64514a_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5ba439_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db33b8e_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca146d4_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc6ce77_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1952bfed_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac32e4d_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124d9d45_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1b2fec_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157353c7_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f452ec_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f73b08_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17fe3b75_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e827d07_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70aee16_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f25308a_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@accfafa_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c06b3ac_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dad1da0_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79696561_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f2cc8fa_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff5962e_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b2d9a9_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9fb464d_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e6f238_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cda2a6c_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4d4ab4_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53886282_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b00c592_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f09d215_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee1ea10_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@defd559_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669a80ca_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e3ee22_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311243b3_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753c7ef8_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b5f141_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220639f7_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2a1d12_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d3d733_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595fb41a_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461dee4a_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114200f2_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503acf57_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b25058_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c64e171_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@205980de_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727814ef_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c821955_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a3bd66_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f1a99a_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10377bbd_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbdd04e_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dcadbad_ARCHIVE_LOCATION">d:/FPGA/ip_repo/matrix_processor</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.POLARITY" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="25031715"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="05327ed4"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f0299ac9"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="56d3bfd2"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1c9b4428"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
