
---------- Begin Simulation Statistics ----------
final_tick                                 7981535500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131875                       # Simulator instruction rate (inst/s)
host_mem_usage                                 864000                       # Number of bytes of host memory used
host_op_rate                                   233105                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    75.83                       # Real time elapsed on the host
host_tick_rate                              105256456                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      17676214                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007982                       # Number of seconds simulated
sim_ticks                                  7981535500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                    39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       223008                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        446339                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        12711                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1704179                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1494933                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1522234                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        27301                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1746121                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           20414                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6742                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           9433601                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         10849713                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        13396                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1659082                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1761914                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          282                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       469373                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17676193                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15672401                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.127855                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.635904                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     12700597     81.04%     81.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       482853      3.08%     84.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        80598      0.51%     84.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       325366      2.08%     86.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        42013      0.27%     86.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        37642      0.24%     87.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        85454      0.55%     87.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       155964      1.00%     88.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1761914     11.24%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15672401                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             476832                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        15588                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17313384                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2812035                       # Number of loads committed
system.switch_cpus.commit.membars                 120                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11916      0.07%      0.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14025791     79.35%     79.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         6231      0.04%     79.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         1795      0.01%     79.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       147622      0.84%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          112      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           14      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           62      0.00%     80.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        16541      0.09%     80.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd        28658      0.16%     80.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt        34832      0.20%     80.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv           22      0.00%     80.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        49128      0.28%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2729798     15.44%     96.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       497576      2.81%     99.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        82237      0.47%     99.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        43858      0.25%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17676193                       # Class of committed instruction
system.switch_cpus.commit.refs                3353469                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17676193                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.596305                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.596305                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12318415                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       18291593                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           811281                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1834342                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13657                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        767590                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2864542                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1926                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              553866                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   601                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1746121                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1350704                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14208014                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          5014                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10401655                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          736                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         4718                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           27314                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.109385                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1518111                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1515347                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.651608                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15745287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.169881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.508160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12417529     78.87%     78.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           417291      2.65%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           102626      0.65%     82.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            96771      0.61%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           145458      0.92%     83.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           994533      6.32%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           200216      1.27%     91.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           215438      1.37%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1155425      7.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15745287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            529240                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           415981                       # number of floating regfile writes
system.switch_cpus.idleCycles                  217763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        16454                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1680934                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.127070                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3430032                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             553864                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1016917                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2880077                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          459                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          994                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       562850                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18146789                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2876168                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        23254                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      17991470                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          14154                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         56641                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13657                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         84754                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         3219                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        62158                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          173                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         8921                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        68017                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        21416                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          173                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        13967                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2487                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21018245                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17953821                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.692723                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14559815                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.124711                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17960692                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         26531480                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        15286212                       # number of integer regfile writes
system.switch_cpus.ipc                       0.626447                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.626447                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        16285      0.09%      0.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      14274672     79.24%     79.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         6289      0.03%     79.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1922      0.01%     79.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       148768      0.83%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          126      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu          119      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           76      0.00%     80.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        16571      0.09%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd        28682      0.16%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        34852      0.19%     80.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv           22      0.00%     80.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        49198      0.27%     80.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2789444     15.48%     96.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       511432      2.84%     99.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        91751      0.51%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        44516      0.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18014725                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          496031                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       984619                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       478737                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       483518                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              154957                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008602                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          142552     91.99%     91.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     91.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     91.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          5152      3.32%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              1      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             1      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         1641      1.06%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     96.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           4402      2.84%     99.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1049      0.68%     99.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           48      0.03%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          111      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       17657366                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     50948393                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     17475084                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     18133852                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18145692                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18014725                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         1097                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       470437                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3319                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          815                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       656160                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15745287                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.144134                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.987856                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10485212     66.59%     66.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1085395      6.89%     73.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1005317      6.38%     79.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       930663      5.91%     85.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       701262      4.45%     90.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       587929      3.73%     93.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       435577      2.77%     96.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       342904      2.18%     98.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       171028      1.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15745287                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.128527                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1351450                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   879                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        58847                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        28936                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2880077                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       562850                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6813792                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             64                       # number of misc regfile writes
system.switch_cpus.numCycles                 15963050                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         6442697                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      26230122                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         432095                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1138558                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3730626                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       1168997                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      44090995                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       18237983                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     26914047                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2198980                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1096744                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13657                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5946426                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           683658                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       530942                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     26985726                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         4968                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          170                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3744384                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          142                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             32054233                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            36365159                       # The number of ROB writes
system.switch_cpus.timesIdled                    2910                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       231942                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3060                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       464016                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3061                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             214243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        95329                       # Transaction distribution
system.membus.trans_dist::CleanEvict           127679                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9087                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9087                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        214244                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       669669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       669669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 669669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20394176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     20394176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20394176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            223331                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  223331    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              223331                       # Request fanout histogram
system.membus.reqLayer2.occupancy           869400000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              10.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1168116750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7981535500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7981535500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7981535500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   7981535500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            221835                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       193990                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5062                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          258541                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10236                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10236                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5127                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       216710                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        15315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       680772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                696087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       652032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20838720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               21490752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          225652                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6101120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           457725                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006703                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081622                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 454658     99.33%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3066      0.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             457725                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          335729000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         340417492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7703468                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7981535500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst         2239                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         6499                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8738                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         2239                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         6499                       # number of overall hits
system.l2.overall_hits::total                    8738                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         2885                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       220445                       # number of demand (read+write) misses
system.l2.demand_misses::total                 223334                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         2885                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       220445                       # number of overall misses
system.l2.overall_misses::total                223334                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    240799000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  17742006500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17982805500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    240799000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  17742006500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17982805500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         5124                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       226944                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               232072                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         5124                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       226944                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              232072                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.563037                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.971363                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.962348                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.563037                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.971363                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.962348                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83465.857886                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80482.689560                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80519.784269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83465.857886                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80482.689560                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80519.784269                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               95329                       # number of writebacks
system.l2.writebacks::total                     95329                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         2884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       220444                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            223328                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       220444                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           223328                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    211890500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  15537526000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15749416500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    211890500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  15537526000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15749416500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.562842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.971359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.962322                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.562842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.971359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.962322                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73471.047157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70482.870933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70521.459468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73471.047157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70482.870933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70521.459468                       # average overall mshr miss latency
system.l2.replacements                         225651                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        98661                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            98661                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        98661                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        98661                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5061                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5061                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5061                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5061                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          416                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           416                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         1149                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1149                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         9085                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9087                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    694276000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     694276000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        10234                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10236                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.887727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.887749                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76420.033021                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76403.213382                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9085                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9085                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    603426000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    603426000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.887727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.887554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66420.033021                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66420.033021                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         2239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2885                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2887                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    240799000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    240799000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         5124                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.563037                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.563207                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83465.857886                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83408.036024                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2884                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2884                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    211890500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    211890500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.562842                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.562622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73471.047157                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73471.047157                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       211360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          211360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  17047730500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17047730500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       216710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        216710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.975313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.975313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80657.316900                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80657.316900                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       211359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       211359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  14934100000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14934100000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.975308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.975308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70657.506896                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70657.506896                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7981535500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.843043                       # Cycle average of tags in use
system.l2.tags.total_refs                      463141                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    225651                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.052466                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.209834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.002758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.004243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.497448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   247.128760                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.017568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.965347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999387                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          256                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3937995                       # Number of tag accesses
system.l2.tags.data_accesses                  3937995                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7981535500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       184576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     14108288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14293120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       184576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        184704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6101056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6101056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       220442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              223330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        95329                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              95329                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             16037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     23125375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1767615768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1790773217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     23125375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23141412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      764396274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            764396274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      764396274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            16037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     23125375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1767615768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2555169491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     94401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    213679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000238094500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5873                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5873                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              505086                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              88667                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      223327                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      95329                       # Number of write requests accepted
system.mem_ctrls.readBursts                    223327                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    95329                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6764                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   928                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             26846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            50643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            50264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            20992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10473                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2594391000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1082815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6654947250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11979.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30729.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   199646                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87505                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                223327                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                95329                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  127972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   70136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    836.755393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   674.914200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   340.114712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1744      7.33%      7.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1409      5.92%     13.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          961      4.04%     17.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          521      2.19%     19.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          421      1.77%     21.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          405      1.70%     22.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          454      1.91%     24.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          886      3.73%     28.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16980     71.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23781                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.811851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.759606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    193.266123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          5755     97.99%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           10      0.17%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.02%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           46      0.78%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           21      0.36%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           11      0.19%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.03%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.02%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            6      0.10%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.03%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            5      0.09%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.02%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5873                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.068449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.063013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.444173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5717     97.34%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      0.20%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               77      1.31%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               38      0.65%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.43%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5873                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13860032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  432896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6039680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14292928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6101056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1736.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       756.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1790.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    764.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7981462500                       # Total gap between requests
system.mem_ctrls.avgGap                      25047.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       184576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     13675456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6039680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 23125374.810398325324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1713386603.367234468460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 756706525.956064581871                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       220443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        95329                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     92929000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6562018250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 196382979000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32222.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29767.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2060054.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            133889280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             71160045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1295274540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          415271880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     630006000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3485081460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        130100160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6160783365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        771.879467                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    280627750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    266500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7434397250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             35914200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             19088850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           250985280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           77339520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     630006000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2222465910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1193355360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4429155120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.925192                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3075496500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    266500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4639528500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7981535500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1344263                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1344271                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1344263                       # number of overall hits
system.cpu.icache.overall_hits::total         1344271                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         6440                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6442                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         6440                       # number of overall misses
system.cpu.icache.overall_misses::total          6442                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    344455000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    344455000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    344455000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    344455000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1350703                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1350713                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1350703                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1350713                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004768                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004769                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004768                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004769                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 53486.801242                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53470.195591                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 53486.801242                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53470.195591                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          537                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.850000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5062                       # number of writebacks
system.cpu.icache.writebacks::total              5062                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         1315                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1315                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         1315                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1315                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         5125                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5125                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         5125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5125                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    274862000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    274862000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    274862000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    274862000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.003794                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003794                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.003794                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003794                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 53631.609756                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53631.609756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 53631.609756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53631.609756                       # average overall mshr miss latency
system.cpu.icache.replacements                   5062                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1344263                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1344271                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         6440                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6442                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    344455000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    344455000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1350703                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1350713                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004768                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004769                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 53486.801242                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53470.195591                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         1315                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1315                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         5125                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5125                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    274862000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    274862000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.003794                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003794                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 53631.609756                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53631.609756                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7981535500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.974870                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              752268                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5063                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            148.581473                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000931                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.973939                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999593                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999607                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2706553                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2706553                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7981535500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7981535500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7981535500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7981535500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7981535500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7981535500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7981535500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2490598                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2490603                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2490598                       # number of overall hits
system.cpu.dcache.overall_hits::total         2490603                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       842324                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         842326                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       842324                       # number of overall misses
system.cpu.dcache.overall_misses::total        842326                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  62384888428                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  62384888428                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  62384888428                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  62384888428                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3332922                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3332929                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3332922                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3332929                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.252728                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.252728                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.252728                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.252728                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 74062.817191                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74062.641338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 74062.817191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74062.641338                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       195435                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1374                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3586                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.499442                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   105.692308                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        98661                       # number of writebacks
system.cpu.dcache.writebacks::total             98661                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       615379                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       615379                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       615379                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       615379                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       226945                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       226945                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       226945                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       226945                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  18161550936                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18161550936                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  18161550936                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18161550936                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.068092                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.068092                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.068092                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.068092                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80026.221930                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80026.221930                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80026.221930                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80026.221930                       # average overall mshr miss latency
system.cpu.dcache.replacements                 226880                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1959808                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1959808                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       831678                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        831678                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  61635937000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  61635937000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2791486                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2791486                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.297934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.297934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 74110.337174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74110.337174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       614967                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       614967                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       216711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       216711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  17431725000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17431725000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.077633                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.077633                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80437.656603                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80437.656603                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       530790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530795                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10646                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10648                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    748951428                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    748951428                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       541436                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       541443                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019663                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019666                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70350.500470                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70337.286627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          412                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          412                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10234                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10234                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    729825936                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    729825936                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.018902                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71313.849521                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71313.849521                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7981535500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.980426                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1119541                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            226880                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.934507                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.001690                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.978735                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999668                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999694                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6892802                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6892802                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7981535500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   7981525000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 8678555500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1484663                       # Simulator instruction rate (inst/s)
host_mem_usage                                 865024                       # Number of bytes of host memory used
host_op_rate                                  2624234                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.41                       # Real time elapsed on the host
host_tick_rate                               94058169                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000012                       # Number of instructions simulated
sim_ops                                      19445691                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000697                       # Number of seconds simulated
sim_ticks                                   697020000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23062                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46127                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          131                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       183976                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       177405                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       177654                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          249                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          186814                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            1381                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           72                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1035351                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1112050                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          131                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             186130                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        190261                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts         3995                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      1000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1769477                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      1391673                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.271475                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.813842                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1111445     79.86%     79.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1        41879      3.01%     82.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         4488      0.32%     83.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        24467      1.76%     84.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         1971      0.14%     85.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         1494      0.11%     85.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         1897      0.14%     85.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        13771      0.99%     86.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       190261     13.67%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1391673                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1310                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1768342                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                277591                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1111      0.06%      0.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1469711     83.06%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     83.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       277591     15.69%     98.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        21064      1.19%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1769477                       # Class of committed instruction
system.switch_cpus.commit.refs                 298655                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             1000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1769477                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.394039                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.394039                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       1049166                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        1775135                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            78837                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            193378                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            134                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         70724                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              277905                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses               21185                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              186814                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            171812                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               1215572                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            53                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                1003978                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             268                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.134009                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       176533                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       178786                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.720193                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      1392239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.276221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.507067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1047214     75.22%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            47281      3.40%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            10931      0.79%     79.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            10135      0.73%     80.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            32962      2.37%     82.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           126682      9.10%     91.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             7803      0.56%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8667      0.62%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           100564      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1392239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                28                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               20                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          151                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           186282                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.271365                       # Inst execution rate
system.switch_cpus.iew.exec_refs               299526                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              21185                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           34635                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        278089                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           32                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        21274                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1773471                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        278341                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          202                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1772334                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            642                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          1385                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            134                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          2337                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          144                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         2734                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          513                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          202                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          101                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           50                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2065726                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1771780                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.709467                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1465565                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.270968                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1771813                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2591790                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1563172                       # number of integer regfile writes
system.switch_cpus.ipc                       0.717340                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.717340                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         1128      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1471814     83.03%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            8      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            8      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     83.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       278376     15.70%     98.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        21188      1.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            7      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           13      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1772542                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              37                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           73                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           32                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           78                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               17932                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010117                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           17881     99.72%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             44      0.25%     99.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             6      0.03%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            1      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1789309                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      4955191                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1771748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1777391                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1773471                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1772542                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         3995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           15                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         5174                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1392239                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.273159                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.006604                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       856072     61.49%     61.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       114726      8.24%     69.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       103986      7.47%     77.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       103390      7.43%     84.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        71567      5.14%     89.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        59221      4.25%     94.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        39868      2.86%     96.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        29179      2.10%     98.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        14230      1.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1392239                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.271514                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              171812                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          129                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           47                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       278089                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        21274                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          672297                       # number of misc regfile reads
system.switch_cpus.numCycles                  1394040                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          568471                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2672374                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          27131                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           109356                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         381811                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        316313                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       4305393                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        1774485                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2678666                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            225718                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            177                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles            134                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        488560                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             6290                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           43                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      2595856                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            322943                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              2974884                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3547517                       # The number of ROB writes
system.switch_cpus.timesIdled                      42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        23088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           56                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        46174                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             56                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              22922                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3856                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19206                       # Transaction distribution
system.membus.trans_dist::ReadExReq               144                       # Transaction distribution
system.membus.trans_dist::ReadExResp              144                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22921                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        69193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        69193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  69193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1723008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1723008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1723008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23065                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23065    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23065                       # Request fanout histogram
system.membus.reqLayer2.occupancy            66205000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               9.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120758750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    697020000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    697020000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    697020000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    697020000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             22944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         7904                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           60                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           38242                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              144                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             144                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            60                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22882                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        69082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 69262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1732864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1740544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           23118                       # Total snoops (count)
system.tol2bus.snoopTraffic                    246784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            46204                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001212                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034793                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  46148     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     56      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              46204                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           27195000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          34542000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             90000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    697020000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst           22                       # number of demand (read+write) hits
system.l2.demand_hits::total                       22                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           22                       # number of overall hits
system.l2.overall_hits::total                      22                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        23026                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23064                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        23026                       # number of overall misses
system.l2.overall_misses::total                 23064                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3264500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1746144000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1749408500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3264500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1746144000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1749408500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           60                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        23026                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                23086                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           60                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        23026                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               23086                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.633333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999047                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.633333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999047                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85907.894737                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75833.579432                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75850.177766                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85907.894737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75833.579432                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75850.177766                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3856                       # number of writebacks
system.l2.writebacks::total                      3856                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        23026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23064                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        23026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23064                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2884500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1515864000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1518748500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2884500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1515864000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1518748500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.633333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999047                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.633333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999047                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75907.894737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65832.710849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65849.310614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75907.894737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65832.710849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65849.310614                       # average overall mshr miss latency
system.l2.replacements                          23118                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         4048                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4048                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         4048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           60                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               60                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           60                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           60                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data          144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 144                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      7750500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7750500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 53822.916667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53822.916667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      6310500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6310500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 43822.916667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 43822.916667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3264500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3264500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           60                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             60                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.633333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.633333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85907.894737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85907.894737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2884500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2884500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.633333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.633333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75907.894737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75907.894737                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data        22882                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           22882                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1738393500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1738393500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        22882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75972.095971                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75972.095971                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        22882                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        22882                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1509553500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1509553500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65971.221921                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65971.221921                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    697020000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                       46626                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23374                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.994781                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.565894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.387655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   255.046451                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.996275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    392510                       # Number of tag accesses
system.l2.tags.data_accesses                   392510                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    697020000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1473792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1476224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       246784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          246784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        23028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               23066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3856                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3856                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3489139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   2114418525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2117907664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3489139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3489139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      354055838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            354055838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      354055838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3489139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2114418525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2471963502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     22181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000294894500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          229                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          229                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               47413                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3466                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       23065                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3856                       # Number of write requests accepted
system.mem_ctrls.readBursts                     23065                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    846                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   179                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              477                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    164760000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  111095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               581366250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7415.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26165.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    20622                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3415                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 23065                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3856                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    890.979044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   754.430895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.255503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          123      6.61%      6.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           58      3.12%      9.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           29      1.56%     11.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      2.04%     13.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      1.77%     15.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      1.02%     16.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      1.24%     17.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           96      5.16%     22.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1442     77.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1861                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.580786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.595367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    484.836705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           219     95.63%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.87%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.87%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.44%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.44%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            3      1.31%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           229                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.069869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.063356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.490623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              224     97.82%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      0.87%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      1.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           229                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1422016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   54144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  235520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1476160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               246784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2040.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       337.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2117.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    354.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     697006000                       # Total gap between requests
system.mem_ctrls.avgGap                      25890.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1419584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       235520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3489139.479498436209                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 2036647441.967231988907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 337895612.751427471638                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        23027                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3856                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1310250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    580056000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16553346500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34480.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25190.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4292880.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             11224080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5961945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           138187560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           16876260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     54702960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        312744180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          4292160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          543989145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        780.449836                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      5605000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     23140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    668275000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2070600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1100550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            20456100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2333340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     54702960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        137522190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        151847520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          370033260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        530.878970                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    393274500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     23140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    280605500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    697020000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1516007                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1516015                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1516007                       # number of overall hits
system.cpu.icache.overall_hits::total         1516015                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         6508                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6510                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         6508                       # number of overall misses
system.cpu.icache.overall_misses::total          6510                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    348737000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    348737000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    348737000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    348737000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1522515                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1522525                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1522515                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1522525                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004275                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004276                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004275                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004276                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 53585.894284                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53569.431644                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 53585.894284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53569.431644                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          537                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.850000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5122                       # number of writebacks
system.cpu.icache.writebacks::total              5122                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         1323                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1323                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         1323                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1323                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         5185                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5185                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         5185                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5185                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    278592500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    278592500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    278592500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    278592500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.003406                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003406                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.003406                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003406                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 53730.472517                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53730.472517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 53730.472517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53730.472517                       # average overall mshr miss latency
system.cpu.icache.replacements                   5122                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1516007                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1516015                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         6508                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6510                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    348737000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    348737000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1522515                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1522525                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004275                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 53585.894284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53569.431644                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         1323                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1323                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         5185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    278592500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    278592500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.003406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 53730.472517                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53730.472517                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8678555500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.976889                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1521202                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5187                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            293.272026                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000856                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.976032                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999626                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3050237                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3050237                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8678555500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8678555500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8678555500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8678555500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8678555500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8678555500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8678555500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2696110                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2696115                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2696110                       # number of overall hits
system.cpu.dcache.overall_hits::total         2696115                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       933040                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         933042                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       933040                       # number of overall misses
system.cpu.dcache.overall_misses::total        933042                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  68826075925                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  68826075925                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  68826075925                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  68826075925                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3629150                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3629157                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3629150                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3629157                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.257096                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.257096                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.257096                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.257096                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 73765.407619                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73765.249501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 73765.407619                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73765.249501                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       206223                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1374                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3753                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.948841                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   105.692308                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       102709                       # number of writebacks
system.cpu.dcache.writebacks::total            102709                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       683069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       683069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       683069                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       683069                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       249971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       249971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       249971                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       249971                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  19942275933                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19942275933                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  19942275933                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19942275933                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.068879                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.068879                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.068879                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.068879                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79778.358022                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79778.358022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79778.358022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79778.358022                       # average overall mshr miss latency
system.cpu.dcache.replacements                 249908                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2144407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2144407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       922250                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        922250                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  68069006000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  68069006000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3066657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3066657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.300735                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.300735                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73807.542423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73807.542423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       682657                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       682657                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       239593                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       239593                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  19204475500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19204475500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.078128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.078128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80154.576720                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80154.576720                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       551703                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         551708                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10790                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10792                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    757069925                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    757069925                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       562493                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       562500                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019182                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019186                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70164.033828                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70151.030856                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          412                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          412                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10378                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10378                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    737800433                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    737800433                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.018450                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018450                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71092.737811                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71092.737811                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8678555500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.981998                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2946088                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            249972                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.785672                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.001555                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.980443                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999694                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999719                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7508286                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7508286                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8678555500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   8678545000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
