/// Auto-generated bit field definitions for SYSCFG
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f7::syscfg {

using namespace alloy::hal::bitfields;

// ============================================================================
// SYSCFG Bit Field Definitions
// ============================================================================

/// MEMRMP - memory remap register
namespace memrmp {
    /// Memory boot mapping
    /// Position: 0, Width: 1
    using MEM_BOOT = BitField<0, 1>;
    constexpr uint32_t MEM_BOOT_Pos = 0;
    constexpr uint32_t MEM_BOOT_Msk = MEM_BOOT::mask;

    /// FMC memory mapping swap
    /// Position: 10, Width: 2
    using SWP_FMC = BitField<10, 2>;
    constexpr uint32_t SWP_FMC_Pos = 10;
    constexpr uint32_t SWP_FMC_Msk = SWP_FMC::mask;

}  // namespace memrmp

/// PMC - peripheral mode configuration register
namespace pmc {
    /// I2C1_FMP I2C1 Fast Mode + Enable
    /// Position: 0, Width: 1
    using I2C1_FMP = BitField<0, 1>;
    constexpr uint32_t I2C1_FMP_Pos = 0;
    constexpr uint32_t I2C1_FMP_Msk = I2C1_FMP::mask;

    /// I2C2_FMP I2C2 Fast Mode + Enable
    /// Position: 1, Width: 1
    using I2C2_FMP = BitField<1, 1>;
    constexpr uint32_t I2C2_FMP_Pos = 1;
    constexpr uint32_t I2C2_FMP_Msk = I2C2_FMP::mask;

    /// I2C3_FMP I2C3 Fast Mode + Enable
    /// Position: 2, Width: 1
    using I2C3_FMP = BitField<2, 1>;
    constexpr uint32_t I2C3_FMP_Pos = 2;
    constexpr uint32_t I2C3_FMP_Msk = I2C3_FMP::mask;

    /// PB6_FMP Fast Mode
    /// Position: 4, Width: 1
    using PB6_FMP = BitField<4, 1>;
    constexpr uint32_t PB6_FMP_Pos = 4;
    constexpr uint32_t PB6_FMP_Msk = PB6_FMP::mask;

    /// PB7_FMP Fast Mode + Enable
    /// Position: 5, Width: 1
    using PB7_FMP = BitField<5, 1>;
    constexpr uint32_t PB7_FMP_Pos = 5;
    constexpr uint32_t PB7_FMP_Msk = PB7_FMP::mask;

    /// PB8_FMP Fast Mode + Enable
    /// Position: 6, Width: 1
    using PB8_FMP = BitField<6, 1>;
    constexpr uint32_t PB8_FMP_Pos = 6;
    constexpr uint32_t PB8_FMP_Msk = PB8_FMP::mask;

    /// Fast Mode + Enable
    /// Position: 7, Width: 1
    using PB9_FMP = BitField<7, 1>;
    constexpr uint32_t PB9_FMP_Pos = 7;
    constexpr uint32_t PB9_FMP_Msk = PB9_FMP::mask;

    /// ADC3DC2
    /// Position: 16, Width: 3
    using ADCDC2 = BitField<16, 3>;
    constexpr uint32_t ADCDC2_Pos = 16;
    constexpr uint32_t ADCDC2_Msk = ADCDC2::mask;

}  // namespace pmc

/// EXTICR1 - external interrupt configuration register 1
namespace exticr1 {
    /// EXTI x configuration (x = 0 to 3)
    /// Position: 0, Width: 4
    using EXTI0 = BitField<0, 4>;
    constexpr uint32_t EXTI0_Pos = 0;
    constexpr uint32_t EXTI0_Msk = EXTI0::mask;

    /// EXTI x configuration (x = 0 to 3)
    /// Position: 4, Width: 4
    using EXTI1 = BitField<4, 4>;
    constexpr uint32_t EXTI1_Pos = 4;
    constexpr uint32_t EXTI1_Msk = EXTI1::mask;

    /// EXTI x configuration (x = 0 to 3)
    /// Position: 8, Width: 4
    using EXTI2 = BitField<8, 4>;
    constexpr uint32_t EXTI2_Pos = 8;
    constexpr uint32_t EXTI2_Msk = EXTI2::mask;

    /// EXTI x configuration (x = 0 to 3)
    /// Position: 12, Width: 4
    using EXTI3 = BitField<12, 4>;
    constexpr uint32_t EXTI3_Pos = 12;
    constexpr uint32_t EXTI3_Msk = EXTI3::mask;

}  // namespace exticr1

/// EXTICR2 - external interrupt configuration register 2
namespace exticr2 {
    /// EXTI x configuration (x = 4 to 7)
    /// Position: 0, Width: 4
    using EXTI4 = BitField<0, 4>;
    constexpr uint32_t EXTI4_Pos = 0;
    constexpr uint32_t EXTI4_Msk = EXTI4::mask;

    /// EXTI x configuration (x = 4 to 7)
    /// Position: 4, Width: 4
    using EXTI5 = BitField<4, 4>;
    constexpr uint32_t EXTI5_Pos = 4;
    constexpr uint32_t EXTI5_Msk = EXTI5::mask;

    /// EXTI x configuration (x = 4 to 7)
    /// Position: 8, Width: 4
    using EXTI6 = BitField<8, 4>;
    constexpr uint32_t EXTI6_Pos = 8;
    constexpr uint32_t EXTI6_Msk = EXTI6::mask;

    /// EXTI x configuration (x = 4 to 7)
    /// Position: 12, Width: 4
    using EXTI7 = BitField<12, 4>;
    constexpr uint32_t EXTI7_Pos = 12;
    constexpr uint32_t EXTI7_Msk = EXTI7::mask;

}  // namespace exticr2

/// EXTICR3 - external interrupt configuration register 3
namespace exticr3 {
    /// EXTI x configuration (x = 8 to 11)
    /// Position: 0, Width: 4
    using EXTI8 = BitField<0, 4>;
    constexpr uint32_t EXTI8_Pos = 0;
    constexpr uint32_t EXTI8_Msk = EXTI8::mask;

    /// EXTI x configuration (x = 8 to 11)
    /// Position: 4, Width: 4
    using EXTI9 = BitField<4, 4>;
    constexpr uint32_t EXTI9_Pos = 4;
    constexpr uint32_t EXTI9_Msk = EXTI9::mask;

    /// EXTI10
    /// Position: 8, Width: 4
    using EXTI10 = BitField<8, 4>;
    constexpr uint32_t EXTI10_Pos = 8;
    constexpr uint32_t EXTI10_Msk = EXTI10::mask;

    /// EXTI x configuration (x = 8 to 11)
    /// Position: 12, Width: 4
    using EXTI11 = BitField<12, 4>;
    constexpr uint32_t EXTI11_Pos = 12;
    constexpr uint32_t EXTI11_Msk = EXTI11::mask;

}  // namespace exticr3

/// EXTICR4 - external interrupt configuration register 4
namespace exticr4 {
    /// EXTI x configuration (x = 12 to 15)
    /// Position: 0, Width: 4
    using EXTI12 = BitField<0, 4>;
    constexpr uint32_t EXTI12_Pos = 0;
    constexpr uint32_t EXTI12_Msk = EXTI12::mask;

    /// EXTI x configuration (x = 12 to 15)
    /// Position: 4, Width: 4
    using EXTI13 = BitField<4, 4>;
    constexpr uint32_t EXTI13_Pos = 4;
    constexpr uint32_t EXTI13_Msk = EXTI13::mask;

    /// EXTI x configuration (x = 12 to 15)
    /// Position: 8, Width: 4
    using EXTI14 = BitField<8, 4>;
    constexpr uint32_t EXTI14_Pos = 8;
    constexpr uint32_t EXTI14_Msk = EXTI14::mask;

    /// EXTI x configuration (x = 12 to 15)
    /// Position: 12, Width: 4
    using EXTI15 = BitField<12, 4>;
    constexpr uint32_t EXTI15_Pos = 12;
    constexpr uint32_t EXTI15_Msk = EXTI15::mask;

}  // namespace exticr4

/// CMPCR - Compensation cell control register
namespace cmpcr {
    /// Compensation cell power-down
    /// Position: 0, Width: 1
    using CMP_PD = BitField<0, 1>;
    constexpr uint32_t CMP_PD_Pos = 0;
    constexpr uint32_t CMP_PD_Msk = CMP_PD::mask;

    /// READY
    /// Position: 8, Width: 1
    using READY = BitField<8, 1>;
    constexpr uint32_t READY_Pos = 8;
    constexpr uint32_t READY_Msk = READY::mask;

}  // namespace cmpcr

}  // namespace alloy::hal::st::stm32f7::syscfg
