Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 75026cbd556f44439f2d2cc9132dd5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip -L xpm --snapshot all_design_tb_behav xil_defaultlib.all_design_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.btn_debounce_toggle [btn_debounce_toggle_default]
Compiling architecture handle_min_max of entity xil_defaultlib.error_handler [error_handler_default]
Compiling architecture bdf_type of entity xil_defaultlib.lpm_constant_0 [lpm_constant_0_default]
Compiling architecture arch of entity xil_defaultlib.Reset_Delay [reset_delay_default]
Compiling architecture arch of entity xil_defaultlib.univ_bin_counter [\univ_bin_counter(n=5,n2=25)\]
Compiling architecture behavior of entity xil_defaultlib.StateMachine_Rotary_Encoder [statemachine_rotary_encoder_defa...]
Compiling architecture bdf_type of entity xil_defaultlib.topLevel [toplevel_default]
Compiling architecture all_tb of entity xil_defaultlib.all_design_tb
Built simulation snapshot all_design_tb_behav
