{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 16:02:38 2017 " "Info: Processing started: Tue Nov 07 16:02:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Equalizer -c Equalizer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Equalizer -c Equalizer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 14 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register tap\[1\]\[7\] register y\[7\]~reg0 77.71 MHz 12.868 ns Internal " "Info: Clock \"clk\" has Internal fmax of 77.71 MHz between source register \"tap\[1\]\[7\]\" and destination register \"y\[7\]~reg0\" (period= 12.868 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.631 ns + Longest register register " "Info: + Longest register to register delay is 12.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tap\[1\]\[7\] 1 REG LCFF_X44_Y21_N7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y21_N7; Fanout = 10; REG Node = 'tap\[1\]\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { tap[1][7] } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.620 ns) 1.599 ns Add1~109 2 COMB LCCOMB_X44_Y22_N14 2 " "Info: 2: + IC(0.979 ns) + CELL(0.620 ns) = 1.599 ns; Loc. = LCCOMB_X44_Y22_N14; Fanout = 2; COMB Node = 'Add1~109'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { tap[1][7] Add1~109 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.057 ns Add1~110 3 COMB LCCOMB_X44_Y22_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 2.057 ns; Loc. = LCCOMB_X44_Y22_N16; Fanout = 2; COMB Node = 'Add1~110'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add1~109 Add1~110 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.495 ns) 3.071 ns Add2~181 4 COMB LCCOMB_X45_Y22_N4 2 " "Info: 4: + IC(0.519 ns) + CELL(0.495 ns) = 3.071 ns; Loc. = LCCOMB_X45_Y22_N4; Fanout = 2; COMB Node = 'Add2~181'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { Add1~110 Add2~181 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.529 ns Add2~182 5 COMB LCCOMB_X45_Y22_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 3.529 ns; Loc. = LCCOMB_X45_Y22_N6; Fanout = 2; COMB Node = 'Add2~182'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add2~181 Add2~182 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.495 ns) 4.894 ns Add4~115 6 COMB LCCOMB_X45_Y21_N18 2 " "Info: 6: + IC(0.870 ns) + CELL(0.495 ns) = 4.894 ns; Loc. = LCCOMB_X45_Y21_N18; Fanout = 2; COMB Node = 'Add4~115'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { Add2~182 Add4~115 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.352 ns Add4~116 7 COMB LCCOMB_X45_Y21_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 5.352 ns; Loc. = LCCOMB_X45_Y21_N20; Fanout = 2; COMB Node = 'Add4~116'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add4~115 Add4~116 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.517 ns) 6.184 ns Add5~103 8 COMB LCCOMB_X45_Y21_N4 2 " "Info: 8: + IC(0.315 ns) + CELL(0.517 ns) = 6.184 ns; Loc. = LCCOMB_X45_Y21_N4; Fanout = 2; COMB Node = 'Add5~103'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { Add4~116 Add5~103 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.642 ns Add5~104 9 COMB LCCOMB_X45_Y21_N6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 6.642 ns; Loc. = LCCOMB_X45_Y21_N6; Fanout = 2; COMB Node = 'Add5~104'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add5~103 Add5~104 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.495 ns) 7.668 ns Add6~149 10 COMB LCCOMB_X46_Y21_N22 2 " "Info: 10: + IC(0.531 ns) + CELL(0.495 ns) = 7.668 ns; Loc. = LCCOMB_X46_Y21_N22; Fanout = 2; COMB Node = 'Add6~149'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { Add5~104 Add6~149 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.126 ns Add6~150 11 COMB LCCOMB_X46_Y21_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 8.126 ns; Loc. = LCCOMB_X46_Y21_N24; Fanout = 2; COMB Node = 'Add6~150'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add6~149 Add6~150 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.517 ns) 8.962 ns Add10~113 12 COMB LCCOMB_X46_Y21_N8 2 " "Info: 12: + IC(0.319 ns) + CELL(0.517 ns) = 8.962 ns; Loc. = LCCOMB_X46_Y21_N8; Fanout = 2; COMB Node = 'Add10~113'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { Add6~150 Add10~113 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.420 ns Add10~114 13 COMB LCCOMB_X46_Y21_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 9.420 ns; Loc. = LCCOMB_X46_Y21_N10; Fanout = 2; COMB Node = 'Add10~114'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add10~113 Add10~114 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.517 ns) 10.491 ns Add11~140 14 COMB LCCOMB_X47_Y21_N26 2 " "Info: 14: + IC(0.554 ns) + CELL(0.517 ns) = 10.491 ns; Loc. = LCCOMB_X47_Y21_N26; Fanout = 2; COMB Node = 'Add11~140'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { Add10~114 Add11~140 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.949 ns Add11~141 15 COMB LCCOMB_X47_Y21_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 10.949 ns; Loc. = LCCOMB_X47_Y21_N28; Fanout = 2; COMB Node = 'Add11~141'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add11~140 Add11~141 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.596 ns) 12.077 ns y\[6\]~65 16 COMB LCCOMB_X48_Y21_N14 1 " "Info: 16: + IC(0.532 ns) + CELL(0.596 ns) = 12.077 ns; Loc. = LCCOMB_X48_Y21_N14; Fanout = 1; COMB Node = 'y\[6\]~65'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { Add11~141 y[6]~65 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.535 ns y\[7\]~66 17 COMB LCCOMB_X48_Y21_N16 1 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 12.535 ns; Loc. = LCCOMB_X48_Y21_N16; Fanout = 1; COMB Node = 'y\[7\]~66'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { y[6]~65 y[7]~66 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 12.631 ns y\[7\]~reg0 18 REG LCFF_X48_Y21_N17 1 " "Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 12.631 ns; Loc. = LCFF_X48_Y21_N17; Fanout = 1; REG Node = 'y\[7\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { y[7]~66 y[7]~reg0 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.012 ns ( 63.43 % ) " "Info: Total cell delay = 8.012 ns ( 63.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.619 ns ( 36.57 % ) " "Info: Total interconnect delay = 4.619 ns ( 36.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.631 ns" { tap[1][7] Add1~109 Add1~110 Add2~181 Add2~182 Add4~115 Add4~116 Add5~103 Add5~104 Add6~149 Add6~150 Add10~113 Add10~114 Add11~140 Add11~141 y[6]~65 y[7]~66 y[7]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.631 ns" { tap[1][7] {} Add1~109 {} Add1~110 {} Add2~181 {} Add2~182 {} Add4~115 {} Add4~116 {} Add5~103 {} Add5~104 {} Add6~149 {} Add6~150 {} Add10~113 {} Add10~114 {} Add11~140 {} Add11~141 {} y[6]~65 {} y[7]~66 {} y[7]~reg0 {} } { 0.000ns 0.979ns 0.000ns 0.519ns 0.000ns 0.870ns 0.000ns 0.315ns 0.000ns 0.531ns 0.000ns 0.319ns 0.000ns 0.554ns 0.000ns 0.532ns 0.000ns 0.000ns } { 0.000ns 0.620ns 0.458ns 0.495ns 0.458ns 0.495ns 0.458ns 0.517ns 0.458ns 0.495ns 0.458ns 0.517ns 0.458ns 0.517ns 0.458ns 0.596ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.854 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns y\[7\]~reg0 3 REG LCFF_X48_Y21_N17 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X48_Y21_N17; Fanout = 1; REG Node = 'y\[7\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl y[7]~reg0 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl y[7]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} y[7]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.852 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.852 ns tap\[1\]\[7\] 3 REG LCFF_X44_Y21_N7 10 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.852 ns; Loc. = LCFF_X44_Y21_N7; Fanout = 10; REG Node = 'tap\[1\]\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clk~clkctrl tap[1][7] } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.08 % ) " "Info: Total cell delay = 1.628 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.224 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl tap[1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} tap[1][7] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl y[7]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} y[7]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl tap[1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} tap[1][7] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.631 ns" { tap[1][7] Add1~109 Add1~110 Add2~181 Add2~182 Add4~115 Add4~116 Add5~103 Add5~104 Add6~149 Add6~150 Add10~113 Add10~114 Add11~140 Add11~141 y[6]~65 y[7]~66 y[7]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.631 ns" { tap[1][7] {} Add1~109 {} Add1~110 {} Add2~181 {} Add2~182 {} Add4~115 {} Add4~116 {} Add5~103 {} Add5~104 {} Add6~149 {} Add6~150 {} Add10~113 {} Add10~114 {} Add11~140 {} Add11~141 {} y[6]~65 {} y[7]~66 {} y[7]~reg0 {} } { 0.000ns 0.979ns 0.000ns 0.519ns 0.000ns 0.870ns 0.000ns 0.315ns 0.000ns 0.531ns 0.000ns 0.319ns 0.000ns 0.554ns 0.000ns 0.532ns 0.000ns 0.000ns } { 0.000ns 0.620ns 0.458ns 0.495ns 0.458ns 0.495ns 0.458ns 0.517ns 0.458ns 0.495ns 0.458ns 0.517ns 0.458ns 0.517ns 0.458ns 0.596ns 0.458ns 0.096ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl y[7]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} y[7]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl tap[1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} tap[1][7] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "tap\[0\]\[4\] x\[4\] clk 4.169 ns register " "Info: tsu for register \"tap\[0\]\[4\]\" (data pin = \"x\[4\]\", clock pin = \"clk\") is 4.169 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.061 ns + Longest pin register " "Info: + Longest pin to register delay is 7.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns x\[4\] 1 PIN PIN_C14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_C14; Fanout = 1; PIN Node = 'x\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[4] } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.944 ns) + CELL(0.178 ns) 6.965 ns tap\[0\]\[4\]~feeder 2 COMB LCCOMB_X48_Y21_N20 1 " "Info: 2: + IC(5.944 ns) + CELL(0.178 ns) = 6.965 ns; Loc. = LCCOMB_X48_Y21_N20; Fanout = 1; COMB Node = 'tap\[0\]\[4\]~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.122 ns" { x[4] tap[0][4]~feeder } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.061 ns tap\[0\]\[4\] 3 REG LCFF_X48_Y21_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.061 ns; Loc. = LCFF_X48_Y21_N21; Fanout = 3; REG Node = 'tap\[0\]\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tap[0][4]~feeder tap[0][4] } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 15.82 % ) " "Info: Total cell delay = 1.117 ns ( 15.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.944 ns ( 84.18 % ) " "Info: Total interconnect delay = 5.944 ns ( 84.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.061 ns" { x[4] tap[0][4]~feeder tap[0][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.061 ns" { x[4] {} x[4]~combout {} tap[0][4]~feeder {} tap[0][4] {} } { 0.000ns 0.000ns 5.944ns 0.000ns } { 0.000ns 0.843ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.854 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns tap\[0\]\[4\] 3 REG LCFF_X48_Y21_N21 3 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X48_Y21_N21; Fanout = 3; REG Node = 'tap\[0\]\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl tap[0][4] } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl tap[0][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} tap[0][4] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.061 ns" { x[4] tap[0][4]~feeder tap[0][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.061 ns" { x[4] {} x[4]~combout {} tap[0][4]~feeder {} tap[0][4] {} } { 0.000ns 0.000ns 5.944ns 0.000ns } { 0.000ns 0.843ns 0.178ns 0.096ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl tap[0][4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} tap[0][4] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk y\[2\] y\[2\]~reg0 8.681 ns register " "Info: tco from clock \"clk\" to destination pin \"y\[2\]\" through register \"y\[2\]~reg0\" is 8.681 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.854 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns y\[2\]~reg0 3 REG LCFF_X48_Y21_N7 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X48_Y21_N7; Fanout = 1; REG Node = 'y\[2\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl y[2]~reg0 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl y[2]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} y[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.550 ns + Longest register pin " "Info: + Longest register to pin delay is 5.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y\[2\]~reg0 1 REG LCFF_X48_Y21_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y21_N7; Fanout = 1; REG Node = 'y\[2\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[2]~reg0 } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.554 ns) + CELL(2.996 ns) 5.550 ns y\[2\] 2 PIN PIN_Y17 0 " "Info: 2: + IC(2.554 ns) + CELL(2.996 ns) = 5.550 ns; Loc. = PIN_Y17; Fanout = 0; PIN Node = 'y\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { y[2]~reg0 y[2] } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.996 ns ( 53.98 % ) " "Info: Total cell delay = 2.996 ns ( 53.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.554 ns ( 46.02 % ) " "Info: Total interconnect delay = 2.554 ns ( 46.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { y[2]~reg0 y[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { y[2]~reg0 {} y[2] {} } { 0.000ns 2.554ns } { 0.000ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl y[2]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} y[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { y[2]~reg0 y[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { y[2]~reg0 {} y[2] {} } { 0.000ns 2.554ns } { 0.000ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "tap\[0\]\[6\] x\[6\] clk -3.112 ns register " "Info: th for register \"tap\[0\]\[6\]\" (data pin = \"x\[6\]\", clock pin = \"clk\") is -3.112 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.854 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns tap\[0\]\[6\] 3 REG LCFF_X48_Y21_N1 3 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X48_Y21_N1; Fanout = 3; REG Node = 'tap\[0\]\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl tap[0][6] } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl tap[0][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} tap[0][6] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.252 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns x\[6\] 1 PIN PIN_E22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_E22; Fanout = 1; PIN Node = 'x\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[6] } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.104 ns) + CELL(0.178 ns) 6.156 ns tap\[0\]\[6\]~feeder 2 COMB LCCOMB_X48_Y21_N0 1 " "Info: 2: + IC(5.104 ns) + CELL(0.178 ns) = 6.156 ns; Loc. = LCCOMB_X48_Y21_N0; Fanout = 1; COMB Node = 'tap\[0\]\[6\]~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.282 ns" { x[6] tap[0][6]~feeder } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.252 ns tap\[0\]\[6\] 3 REG LCFF_X48_Y21_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.252 ns; Loc. = LCFF_X48_Y21_N1; Fanout = 3; REG Node = 'tap\[0\]\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tap[0][6]~feeder tap[0][6] } "NODE_NAME" } } { "Equalizer.vhd" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Equalizer.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.148 ns ( 18.36 % ) " "Info: Total cell delay = 1.148 ns ( 18.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.104 ns ( 81.64 % ) " "Info: Total interconnect delay = 5.104 ns ( 81.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.252 ns" { x[6] tap[0][6]~feeder tap[0][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.252 ns" { x[6] {} x[6]~combout {} tap[0][6]~feeder {} tap[0][6] {} } { 0.000ns 0.000ns 5.104ns 0.000ns } { 0.000ns 0.874ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl tap[0][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} tap[0][6] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.252 ns" { x[6] tap[0][6]~feeder tap[0][6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.252 ns" { x[6] {} x[6]~combout {} tap[0][6]~feeder {} tap[0][6] {} } { 0.000ns 0.000ns 5.104ns 0.000ns } { 0.000ns 0.874ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Allocated 164 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 16:02:38 2017 " "Info: Processing ended: Tue Nov 07 16:02:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
