

================================================================
== Vitis HLS Report for 'fir_Pipeline_read_a'
================================================================
* Date:           Tue Feb  4 17:14:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir2
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.651 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       12|       12|  60.000 ns|  60.000 ns|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_a  |       10|       10|         2|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      28|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|     331|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     331|      73|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_204_p2              |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_198_p2             |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  28|          10|           8|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_TDATA_blk_n            |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1     |   9|          2|    4|          8|
    |k_fu_70                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_19_fu_78           |  32|   0|   32|          0|
    |empty_20_fu_82           |  32|   0|   32|          0|
    |empty_21_fu_86           |  32|   0|   32|          0|
    |empty_22_fu_90           |  32|   0|   32|          0|
    |empty_23_fu_94           |  32|   0|   32|          0|
    |empty_24_fu_98           |  32|   0|   32|          0|
    |empty_25_fu_102          |  32|   0|   32|          0|
    |empty_26_fu_106          |  32|   0|   32|          0|
    |empty_27_fu_110          |  32|   0|   32|          0|
    |empty_fu_74              |  32|   0|   32|          0|
    |k_1_reg_372              |   4|   0|    4|          0|
    |k_fu_70                  |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 331|   0|  331|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------+-----+-----+------------+---------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  fir_Pipeline_read_a|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  fir_Pipeline_read_a|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  fir_Pipeline_read_a|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  fir_Pipeline_read_a|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  fir_Pipeline_read_a|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  fir_Pipeline_read_a|  return value|
|a_TVALID       |   in|    1|        axis|                    a|       pointer|
|a_TDATA        |   in|   32|        axis|                    a|       pointer|
|a_TREADY       |  out|    1|        axis|                    a|       pointer|
|p_out          |  out|   32|      ap_vld|                p_out|       pointer|
|p_out_ap_vld   |  out|    1|      ap_vld|                p_out|       pointer|
|p_out1         |  out|   32|      ap_vld|               p_out1|       pointer|
|p_out1_ap_vld  |  out|    1|      ap_vld|               p_out1|       pointer|
|p_out2         |  out|   32|      ap_vld|               p_out2|       pointer|
|p_out2_ap_vld  |  out|    1|      ap_vld|               p_out2|       pointer|
|p_out3         |  out|   32|      ap_vld|               p_out3|       pointer|
|p_out3_ap_vld  |  out|    1|      ap_vld|               p_out3|       pointer|
|p_out4         |  out|   32|      ap_vld|               p_out4|       pointer|
|p_out4_ap_vld  |  out|    1|      ap_vld|               p_out4|       pointer|
|p_out5         |  out|   32|      ap_vld|               p_out5|       pointer|
|p_out5_ap_vld  |  out|    1|      ap_vld|               p_out5|       pointer|
|p_out6         |  out|   32|      ap_vld|               p_out6|       pointer|
|p_out6_ap_vld  |  out|    1|      ap_vld|               p_out6|       pointer|
|p_out7         |  out|   32|      ap_vld|               p_out7|       pointer|
|p_out7_ap_vld  |  out|    1|      ap_vld|               p_out7|       pointer|
|p_out8         |  out|   32|      ap_vld|               p_out8|       pointer|
|p_out8_ap_vld  |  out|    1|      ap_vld|               p_out8|       pointer|
|p_out9         |  out|   32|      ap_vld|               p_out9|       pointer|
|p_out9_ap_vld  |  out|    1|      ap_vld|               p_out9|       pointer|
+---------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [fir.cpp:13]   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_19 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_20 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_21 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_22 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_23 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_24 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_25 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_26 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_27 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln13 = store i4 0, i4 %k" [fir.cpp:13]   --->   Operation 17 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc" [fir.cpp:13]   --->   Operation 18 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%k_1 = load i4 %k" [fir.cpp:13]   --->   Operation 19 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%icmp_ln13 = icmp_eq  i4 %k_1, i4 10" [fir.cpp:13]   --->   Operation 20 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%add_ln13 = add i4 %k_1, i4 1" [fir.cpp:13]   --->   Operation 21 'add' 'add_ln13' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc.split, void %shift_loop.preheader.exitStub" [fir.cpp:13]   --->   Operation 22 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%switch_ln14 = switch i4 %k_1, void %arrayidx2.case.9, i4 0, void %for.inc.split.arrayidx2.exit_crit_edge, i4 1, void %arrayidx2.case.1, i4 2, void %arrayidx2.case.2, i4 3, void %arrayidx2.case.3, i4 4, void %arrayidx2.case.4, i4 5, void %arrayidx2.case.5, i4 6, void %arrayidx2.case.6, i4 7, void %arrayidx2.case.7, i4 8, void %arrayidx2.case.8" [fir.cpp:14]   --->   Operation 23 'switch' 'switch_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.79>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln13 = store i4 %add_ln13, i4 %k" [fir.cpp:13]   --->   Operation 24 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc" [fir.cpp:13]   --->   Operation 25 'br' 'br_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_load18 = load i32 %empty"   --->   Operation 50 'load' 'p_load18' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_load17 = load i32 %empty_19"   --->   Operation 51 'load' 'p_load17' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_load16 = load i32 %empty_20"   --->   Operation 52 'load' 'p_load16' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_load15 = load i32 %empty_21"   --->   Operation 53 'load' 'p_load15' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_load14 = load i32 %empty_22"   --->   Operation 54 'load' 'p_load14' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_load13 = load i32 %empty_23"   --->   Operation 55 'load' 'p_load13' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_load12 = load i32 %empty_24"   --->   Operation 56 'load' 'p_load12' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_load11 = load i32 %empty_25"   --->   Operation 57 'load' 'p_load11' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_load10 = load i32 %empty_26"   --->   Operation 58 'load' 'p_load10' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_27"   --->   Operation 59 'load' 'p_load' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %p_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out1, i32 %p_load10"   --->   Operation 61 'write' 'write_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out2, i32 %p_load11"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out3, i32 %p_load12"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out4, i32 %p_load13"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out5, i32 %p_load14"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out6, i32 %p_load15"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out7, i32 %p_load16"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out8, i32 %p_load17"   --->   Operation 68 'write' 'write_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out9, i32 %p_load18"   --->   Operation 69 'write' 'write_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.07>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [fir.cpp:13]   --->   Operation 26 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [fir.cpp:13]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [fir.cpp:13]   --->   Operation 28 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.07ns)   --->   "%a_local = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %a" [fir.cpp:14]   --->   Operation 29 'read' 'a_local' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 %a_local, i32 %empty_26" [fir.cpp:14]   --->   Operation 30 'store' 'store_ln14' <Predicate = (k_1 == 8)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx2.exit" [fir.cpp:14]   --->   Operation 31 'br' 'br_ln14' <Predicate = (k_1 == 8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 %a_local, i32 %empty_25" [fir.cpp:14]   --->   Operation 32 'store' 'store_ln14' <Predicate = (k_1 == 7)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx2.exit" [fir.cpp:14]   --->   Operation 33 'br' 'br_ln14' <Predicate = (k_1 == 7)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 %a_local, i32 %empty_24" [fir.cpp:14]   --->   Operation 34 'store' 'store_ln14' <Predicate = (k_1 == 6)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx2.exit" [fir.cpp:14]   --->   Operation 35 'br' 'br_ln14' <Predicate = (k_1 == 6)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 %a_local, i32 %empty_23" [fir.cpp:14]   --->   Operation 36 'store' 'store_ln14' <Predicate = (k_1 == 5)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx2.exit" [fir.cpp:14]   --->   Operation 37 'br' 'br_ln14' <Predicate = (k_1 == 5)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 %a_local, i32 %empty_22" [fir.cpp:14]   --->   Operation 38 'store' 'store_ln14' <Predicate = (k_1 == 4)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx2.exit" [fir.cpp:14]   --->   Operation 39 'br' 'br_ln14' <Predicate = (k_1 == 4)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 %a_local, i32 %empty_21" [fir.cpp:14]   --->   Operation 40 'store' 'store_ln14' <Predicate = (k_1 == 3)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx2.exit" [fir.cpp:14]   --->   Operation 41 'br' 'br_ln14' <Predicate = (k_1 == 3)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 %a_local, i32 %empty_20" [fir.cpp:14]   --->   Operation 42 'store' 'store_ln14' <Predicate = (k_1 == 2)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx2.exit" [fir.cpp:14]   --->   Operation 43 'br' 'br_ln14' <Predicate = (k_1 == 2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 %a_local, i32 %empty_19" [fir.cpp:14]   --->   Operation 44 'store' 'store_ln14' <Predicate = (k_1 == 1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx2.exit" [fir.cpp:14]   --->   Operation 45 'br' 'br_ln14' <Predicate = (k_1 == 1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 %a_local, i32 %empty" [fir.cpp:14]   --->   Operation 46 'store' 'store_ln14' <Predicate = (k_1 == 0)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx2.exit" [fir.cpp:14]   --->   Operation 47 'br' 'br_ln14' <Predicate = (k_1 == 0)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln14 = store i32 %a_local, i32 %empty_27" [fir.cpp:14]   --->   Operation 48 'store' 'store_ln14' <Predicate = (k_1 != 0 & k_1 != 1 & k_1 != 2 & k_1 != 3 & k_1 != 4 & k_1 != 5 & k_1 != 6 & k_1 != 7 & k_1 != 8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx2.exit" [fir.cpp:14]   --->   Operation 49 'br' 'br_ln14' <Predicate = (k_1 != 0 & k_1 != 1 & k_1 != 2 & k_1 != 3 & k_1 != 4 & k_1 != 5 & k_1 != 6 & k_1 != 7 & k_1 != 8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                      (alloca           ) [ 010]
empty                  (alloca           ) [ 011]
empty_19               (alloca           ) [ 011]
empty_20               (alloca           ) [ 011]
empty_21               (alloca           ) [ 011]
empty_22               (alloca           ) [ 011]
empty_23               (alloca           ) [ 011]
empty_24               (alloca           ) [ 011]
empty_25               (alloca           ) [ 011]
empty_26               (alloca           ) [ 011]
empty_27               (alloca           ) [ 011]
specinterface_ln0      (specinterface    ) [ 000]
store_ln13             (store            ) [ 000]
br_ln13                (br               ) [ 000]
k_1                    (load             ) [ 011]
icmp_ln13              (icmp             ) [ 010]
add_ln13               (add              ) [ 000]
br_ln13                (br               ) [ 000]
switch_ln14            (switch           ) [ 000]
store_ln13             (store            ) [ 000]
br_ln13                (br               ) [ 000]
specpipeline_ln13      (specpipeline     ) [ 000]
speclooptripcount_ln13 (speclooptripcount) [ 000]
specloopname_ln13      (specloopname     ) [ 000]
a_local                (read             ) [ 000]
store_ln14             (store            ) [ 000]
br_ln14                (br               ) [ 000]
store_ln14             (store            ) [ 000]
br_ln14                (br               ) [ 000]
store_ln14             (store            ) [ 000]
br_ln14                (br               ) [ 000]
store_ln14             (store            ) [ 000]
br_ln14                (br               ) [ 000]
store_ln14             (store            ) [ 000]
br_ln14                (br               ) [ 000]
store_ln14             (store            ) [ 000]
br_ln14                (br               ) [ 000]
store_ln14             (store            ) [ 000]
br_ln14                (br               ) [ 000]
store_ln14             (store            ) [ 000]
br_ln14                (br               ) [ 000]
store_ln14             (store            ) [ 000]
br_ln14                (br               ) [ 000]
store_ln14             (store            ) [ 000]
br_ln14                (br               ) [ 000]
p_load18               (load             ) [ 000]
p_load17               (load             ) [ 000]
p_load16               (load             ) [ 000]
p_load15               (load             ) [ 000]
p_load14               (load             ) [ 000]
p_load13               (load             ) [ 000]
p_load12               (load             ) [ 000]
p_load11               (load             ) [ 000]
p_load10               (load             ) [ 000]
p_load                 (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_out1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_out2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_out3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_out4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_out5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_out6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_out7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_out8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_out9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="k_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="empty_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="empty_19_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_19/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="empty_20_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_20/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="empty_21_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_21/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="empty_22_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_22/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="empty_23_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="empty_24_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_24/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="empty_25_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="empty_26_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_26/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="empty_27_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_27/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="a_local_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_local/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="write_ln0_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln0_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln0_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln0_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="write_ln0_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_ln0_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="write_ln0_write_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln13_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="k_1_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln13_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln13_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln13_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln14_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="1"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln14_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln14_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln14_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln14_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="1"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln14_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln14_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="1"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln14_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln14_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln14_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="1"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_load18_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load18/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_load17_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load17/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_load16_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load16/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_load15_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load15/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_load14_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load14/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_load13_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load13/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_load12_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load12/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_load11_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load11/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_load10_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load10/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="k_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="312" class="1005" name="empty_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="318" class="1005" name="empty_19_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_19 "/>
</bind>
</comp>

<comp id="324" class="1005" name="empty_20_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_20 "/>
</bind>
</comp>

<comp id="330" class="1005" name="empty_21_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_21 "/>
</bind>
</comp>

<comp id="336" class="1005" name="empty_22_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_22 "/>
</bind>
</comp>

<comp id="342" class="1005" name="empty_23_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="348" class="1005" name="empty_24_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_24 "/>
</bind>
</comp>

<comp id="354" class="1005" name="empty_25_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

<comp id="360" class="1005" name="empty_26_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="366" class="1005" name="empty_27_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_27 "/>
</bind>
</comp>

<comp id="372" class="1005" name="k_1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="1"/>
<pin id="374" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="66" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="68" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="68" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="68" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="68" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="68" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="68" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="68" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="68" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="195" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="114" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="114" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="114" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="114" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="114" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="114" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="114" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="114" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="114" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="114" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="280"><net_src comp="277" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="288"><net_src comp="285" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="308"><net_src comp="70" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="315"><net_src comp="74" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="321"><net_src comp="78" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="327"><net_src comp="82" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="333"><net_src comp="86" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="339"><net_src comp="90" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="345"><net_src comp="94" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="351"><net_src comp="98" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="357"><net_src comp="102" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="363"><net_src comp="106" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="369"><net_src comp="110" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="375"><net_src comp="195" pin="1"/><net_sink comp="372" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: p_out | {1 }
	Port: p_out1 | {1 }
	Port: p_out2 | {1 }
	Port: p_out3 | {1 }
	Port: p_out4 | {1 }
	Port: p_out5 | {1 }
	Port: p_out6 | {1 }
	Port: p_out7 | {1 }
	Port: p_out8 | {1 }
	Port: p_out9 | {1 }
 - Input state : 
	Port: fir_Pipeline_read_a : a | {2 }
  - Chain level:
	State 1
		store_ln13 : 1
		k_1 : 1
		icmp_ln13 : 2
		add_ln13 : 2
		br_ln13 : 3
		switch_ln14 : 2
		store_ln13 : 3
		p_load18 : 1
		p_load17 : 1
		p_load16 : 1
		p_load15 : 1
		p_load14 : 1
		p_load13 : 1
		p_load12 : 1
		p_load11 : 1
		p_load10 : 1
		p_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln13_fu_198    |    0    |    12   |
|----------|------------------------|---------|---------|
|    add   |     add_ln13_fu_204    |    0    |    12   |
|----------|------------------------|---------|---------|
|   read   |   a_local_read_fu_114  |    0    |    0    |
|----------|------------------------|---------|---------|
|          | write_ln0_write_fu_120 |    0    |    0    |
|          | write_ln0_write_fu_127 |    0    |    0    |
|          | write_ln0_write_fu_134 |    0    |    0    |
|          | write_ln0_write_fu_141 |    0    |    0    |
|   write  | write_ln0_write_fu_148 |    0    |    0    |
|          | write_ln0_write_fu_155 |    0    |    0    |
|          | write_ln0_write_fu_162 |    0    |    0    |
|          | write_ln0_write_fu_169 |    0    |    0    |
|          | write_ln0_write_fu_176 |    0    |    0    |
|          | write_ln0_write_fu_183 |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    24   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|empty_19_reg_318|   32   |
|empty_20_reg_324|   32   |
|empty_21_reg_330|   32   |
|empty_22_reg_336|   32   |
|empty_23_reg_342|   32   |
|empty_24_reg_348|   32   |
|empty_25_reg_354|   32   |
|empty_26_reg_360|   32   |
|empty_27_reg_366|   32   |
|  empty_reg_312 |   32   |
|   k_1_reg_372  |    4   |
|    k_reg_305   |    4   |
+----------------+--------+
|      Total     |   328  |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   328  |    -   |
+-----------+--------+--------+
|   Total   |   328  |   24   |
+-----------+--------+--------+
