Analysis & Synthesis report for ram_fp
Tue Nov 23 14:52:47 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |datapath_mips|memory_mips:u_mem|factorial:U_fact0|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated
 13. Parameter Settings for User Entity Instance: Top-level Entity: |datapath_mips
 14. Parameter Settings for User Entity Instance: pc:U_pc
 15. Parameter Settings for User Entity Instance: mux_2x1:U_mux0
 16. Parameter Settings for User Entity Instance: memory_mips:u_mem
 17. Parameter Settings for User Entity Instance: memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: memory_mips:u_mem|factorial:U_fact0
 19. Parameter Settings for User Entity Instance: memory_mips:u_mem|regist_fp:U_import0
 20. Parameter Settings for User Entity Instance: memory_mips:u_mem|regist_fp:U_import1
 21. Parameter Settings for User Entity Instance: memory_mips:u_mem|regist_fp:U_outport0
 22. Parameter Settings for User Entity Instance: memory_mips:u_mem|regist_fp:U_go0
 23. Parameter Settings for User Entity Instance: memory_mips:u_mem|regist_fp:U_n0
 24. Parameter Settings for User Entity Instance: memory_mips:u_mem|regist_fp:U_result0
 25. Parameter Settings for User Entity Instance: memory_mips:u_mem|regist_fp:U_done0
 26. Parameter Settings for User Entity Instance: memory_mips:u_mem|regist_fp:U_data0
 27. Parameter Settings for User Entity Instance: memory_mips:u_mem|logic_mips:U_logic0
 28. Parameter Settings for User Entity Instance: memory_mips:u_mem|mux_7x1:U_data_select_mux
 29. Parameter Settings for User Entity Instance: zero_extend:U_ze
 30. Parameter Settings for User Entity Instance: IR:U_IR
 31. Parameter Settings for User Entity Instance: IR:U_IR|regist_fp:out0
 32. Parameter Settings for User Entity Instance: IR:U_IR|regist_fp:out1
 33. Parameter Settings for User Entity Instance: IR:U_IR|regist_fp:out2
 34. Parameter Settings for User Entity Instance: IR:U_IR|regist_fp:out3
 35. Parameter Settings for User Entity Instance: IR:U_IR|regist_fp:out4
 36. Parameter Settings for User Entity Instance: IR:U_IR|regist_fp:out5
 37. Parameter Settings for User Entity Instance: IR:U_IR|regist_fp:out6
 38. Parameter Settings for User Entity Instance: IR:U_IR|regist_fp:out7
 39. Parameter Settings for User Entity Instance: mux_2x1:U_mux1
 40. Parameter Settings for User Entity Instance: regist_fp:U_mdr
 41. Parameter Settings for User Entity Instance: mux_2x1:U_mux2
 42. Parameter Settings for User Entity Instance: reg_file:U_regfile
 43. Parameter Settings for User Entity Instance: mux_2x1:U_mux3
 44. Parameter Settings for User Entity Instance: sign_extend:U_sx
 45. Parameter Settings for User Entity Instance: Shift_Left_2:U_sl0
 46. Parameter Settings for User Entity Instance: mux_4x1:U_mux4
 47. Parameter Settings for User Entity Instance: regist_fp:U_regA
 48. Parameter Settings for User Entity Instance: regist_fp:U_regB
 49. Parameter Settings for User Entity Instance: alu_mips:U_alu
 50. Parameter Settings for User Entity Instance: regist_fp:U_alu_out
 51. Parameter Settings for User Entity Instance: regist_fp:U_reg1
 52. Parameter Settings for User Entity Instance: regist_fp:U_reg2
 53. Parameter Settings for User Entity Instance: Shift_Left_25:U_sl1
 54. Parameter Settings for User Entity Instance: Concat:U_cat
 55. Parameter Settings for User Entity Instance: mux_3x1:U_mux5
 56. Parameter Settings for User Entity Instance: mux_3x1:U_mux6
 57. Parameter Settings for User Entity Instance: alu_controller:U_alu_ctrl
 58. altsyncram Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "regist_fp:U_reg2"
 60. Port Connectivity Checks: "regist_fp:U_reg1"
 61. Port Connectivity Checks: "regist_fp:U_alu_out"
 62. Port Connectivity Checks: "regist_fp:U_regB"
 63. Port Connectivity Checks: "regist_fp:U_regA"
 64. Port Connectivity Checks: "mux_4x1:U_mux4"
 65. Port Connectivity Checks: "reg_file:U_regfile"
 66. Port Connectivity Checks: "regist_fp:U_mdr"
 67. Port Connectivity Checks: "IR:U_IR"
 68. Port Connectivity Checks: "memory_mips:u_mem|regist_fp:U_data0"
 69. Port Connectivity Checks: "memory_mips:u_mem|regist_fp:U_done0"
 70. Port Connectivity Checks: "memory_mips:u_mem|regist_fp:U_result0"
 71. Port Connectivity Checks: "memory_mips:u_mem"
 72. Post-Synthesis Netlist Statistics for Top Partition
 73. Elapsed Time Per Partition
 74. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 23 14:52:47 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; ram_fp                                      ;
; Top-level Entity Name              ; datapath_mips                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 71                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; datapath_mips      ; ram_fp             ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; ../or_mips.vhd                   ; yes             ; User VHDL File               ; D:/DD/final project/week1/or_mips.vhd                            ;         ;
; ../and_mips.vhd                  ; yes             ; User VHDL File               ; D:/DD/final project/week1/and_mips.vhd                           ;         ;
; ../zero_extend.vhd               ; yes             ; User VHDL File               ; D:/DD/final project/week1/zero_extend.vhd                        ;         ;
; ../Shift_Left_25.vhd             ; yes             ; User VHDL File               ; D:/DD/final project/week1/Shift_Left_25.vhd                      ;         ;
; ../sign_extend.vhd               ; yes             ; User VHDL File               ; D:/DD/final project/week1/sign_extend.vhd                        ;         ;
; ../Shift_Left_2.vhd              ; yes             ; User VHDL File               ; D:/DD/final project/week1/Shift_Left_2.vhd                       ;         ;
; ../regist_fp.vhd                 ; yes             ; User VHDL File               ; D:/DD/final project/week1/regist_fp.vhd                          ;         ;
; ../reg_file.vhd                  ; yes             ; User VHDL File               ; D:/DD/final project/week1/reg_file.vhd                           ;         ;
; ../ram_fp.vhd                    ; yes             ; User Wizard-Generated File   ; D:/DD/final project/week1/ram_fp.vhd                             ;         ;
; ../pc.vhd                        ; yes             ; User VHDL File               ; D:/DD/final project/week1/pc.vhd                                 ;         ;
; ../mux_7x1.vhd                   ; yes             ; User VHDL File               ; D:/DD/final project/week1/mux_7x1.vhd                            ;         ;
; ../mux_4x1.vhd                   ; yes             ; User VHDL File               ; D:/DD/final project/week1/mux_4x1.vhd                            ;         ;
; ../mux_3x1.vhd                   ; yes             ; User VHDL File               ; D:/DD/final project/week1/mux_3x1.vhd                            ;         ;
; ../mux_2x1.vhd                   ; yes             ; User VHDL File               ; D:/DD/final project/week1/mux_2x1.vhd                            ;         ;
; ../memory_mips.vhd               ; yes             ; User VHDL File               ; D:/DD/final project/week1/memory_mips.vhd                        ;         ;
; ../logic_mips.vhd                ; yes             ; User VHDL File               ; D:/DD/final project/week1/logic_mips.vhd                         ;         ;
; ../IR.vhd                        ; yes             ; User VHDL File               ; D:/DD/final project/week1/IR.vhd                                 ;         ;
; ../factorial.vhd                 ; yes             ; User VHDL File               ; D:/DD/final project/week1/factorial.vhd                          ;         ;
; ../datapath_mips.vhd             ; yes             ; User VHDL File               ; D:/DD/final project/week1/datapath_mips.vhd                      ;         ;
; ../concat.vhd                    ; yes             ; User VHDL File               ; D:/DD/final project/week1/concat.vhd                             ;         ;
; ../alu_mips.vhd                  ; yes             ; User VHDL File               ; D:/DD/final project/week1/alu_mips.vhd                           ;         ;
; ../alu_controller.vhd            ; yes             ; User VHDL File               ; D:/DD/final project/week1/alu_controller.vhd                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_3bp3.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf     ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
;                                             ;        ;
; Total combinational functions               ; 0      ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 0      ;
;     -- 3 input functions                    ; 0      ;
;     -- <=2 input functions                  ; 0      ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 0      ;
;     -- arithmetic mode                      ; 0      ;
;                                             ;        ;
; Total registers                             ; 0      ;
;     -- Dedicated logic registers            ; 0      ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 71     ;
;                                             ;        ;
; Embedded Multiplier 9-bit elements          ; 0      ;
;                                             ;        ;
; Maximum fan-out node                        ; enable ;
; Maximum fan-out                             ; 1      ;
; Total fan-out                               ; 71     ;
; Average fan-out                             ; 0.50   ;
+---------------------------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                  ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+---------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name   ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+---------------+--------------+
; |datapath_mips             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 71   ; 0            ; 0          ; |datapath_mips      ; datapath_mips ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |datapath_mips|memory_mips:u_mem|factorial:U_fact0|state               ;
+-------------------+-----------------+--------------+-------------------+---------------+
; Name              ; state.S_RESTART ; state.S_DONE ; state.S_FACTORIAL ; state.S_START ;
+-------------------+-----------------+--------------+-------------------+---------------+
; state.S_START     ; 0               ; 0            ; 0                 ; 0             ;
; state.S_FACTORIAL ; 0               ; 0            ; 1                 ; 1             ;
; state.S_DONE      ; 0               ; 1            ; 0                 ; 1             ;
; state.S_RESTART   ; 1               ; 0            ; 0                 ; 1             ;
+-------------------+-----------------+--------------+-------------------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+-------------------------------------------------------+-----------------------------------------------+
; Register name                                         ; Reason for Removal                            ;
+-------------------------------------------------------+-----------------------------------------------+
; reg_file:U_regfile|regFile[0][31]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][30]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][29]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][28]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][27]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][26]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][25]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][24]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][23]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][22]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][21]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][20]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][19]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][18]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][17]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][16]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][15]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][14]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][13]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][12]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][11]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][10]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][9]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][8]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][7]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][6]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][5]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][4]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][3]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][2]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][1]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[0][0]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][31]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][30]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][29]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][28]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][27]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][26]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][25]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][24]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][23]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][22]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][21]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][20]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][19]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][18]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][17]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][16]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][15]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][14]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][13]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][12]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][11]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][10]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][9]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][8]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][7]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][6]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][5]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][4]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][3]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][2]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][1]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[1][0]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][31]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][30]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][29]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][28]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][27]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][26]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][25]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][24]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][23]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][22]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][21]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][20]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][19]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][18]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][17]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][16]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][15]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][14]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][13]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][12]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][11]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][10]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][9]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][8]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][7]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][6]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][5]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][4]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][3]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][2]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][1]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[2][0]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][31]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][30]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][29]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][28]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][27]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][26]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][25]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][24]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][23]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][22]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][21]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][20]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][19]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][18]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][17]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][16]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][15]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][14]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][13]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][12]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][11]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][10]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][9]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][8]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][7]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][6]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][5]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][4]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][3]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][2]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][1]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[3][0]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][31]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][30]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][29]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][28]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][27]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][26]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][25]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][24]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][23]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][22]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][21]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][20]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][19]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][18]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][17]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][16]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][15]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][14]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][13]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][12]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][11]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][10]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][9]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][8]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][7]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][6]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][5]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][4]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][3]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][2]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][1]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[4][0]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][31]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][30]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][29]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][28]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][27]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][26]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][25]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][24]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][23]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][22]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][21]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][20]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][19]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][18]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][17]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][16]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][15]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][14]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][13]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][12]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][11]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][10]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][9]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][8]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][7]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][6]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][5]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][4]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][3]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][2]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][1]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[5][0]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][31]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][30]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][29]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][28]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][27]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][26]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][25]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][24]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][23]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][22]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][21]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][20]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][19]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][18]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][17]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][16]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][15]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][14]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][13]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][12]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][11]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][10]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][9]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][8]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][7]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][6]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][5]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][4]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][3]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][2]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][1]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[6][0]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][31]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][30]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][29]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][28]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][27]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][26]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][25]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][24]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][23]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][22]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][21]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][20]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][19]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][18]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][17]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][16]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][15]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][14]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][13]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][12]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][11]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][10]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][9]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][8]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][7]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][6]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][5]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][4]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][3]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][2]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][1]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[7][0]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][31]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][30]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][29]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][28]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][27]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][26]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][25]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][24]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][23]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][22]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][21]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][20]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][19]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][18]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][17]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][16]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][15]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][14]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][13]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][12]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][11]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][10]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][9]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][8]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][7]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][6]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][5]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][4]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][3]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][2]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][1]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[8][0]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][31]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][30]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][29]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][28]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][27]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][26]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][25]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][24]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][23]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][22]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][21]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][20]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][19]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][18]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][17]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][16]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][15]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][14]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][13]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][12]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][11]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][10]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][9]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][8]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][7]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][6]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][5]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][4]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][3]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][2]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][1]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[9][0]                      ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][31]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][30]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][29]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][28]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][27]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][26]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][25]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][24]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][23]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][22]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][21]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][20]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][19]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][18]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][17]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][16]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][15]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][14]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][13]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][12]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][11]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][10]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][9]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][8]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][7]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][6]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][5]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][4]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][3]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][2]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][1]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[10][0]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][31]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][30]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][29]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][28]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][27]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][26]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][25]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][24]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][23]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][22]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][21]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][20]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][19]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][18]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][17]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][16]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][15]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][14]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][13]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][12]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][11]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][10]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][9]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][8]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][7]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][6]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][5]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][4]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][3]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][2]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][1]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[11][0]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][31]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][30]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][29]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][28]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][27]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][26]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][25]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][24]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][23]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][22]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][21]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][20]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][19]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][18]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][17]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][16]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][15]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][14]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][13]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][12]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][11]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][10]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][9]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][8]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][7]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][6]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][5]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][4]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][3]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][2]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][1]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[12][0]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][31]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][30]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][29]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][28]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][27]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][26]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][25]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][24]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][23]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][22]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][21]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][20]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][19]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][18]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][17]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][16]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][15]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][14]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][13]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][12]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][11]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][10]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][9]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][8]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][7]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][6]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][5]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][4]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][3]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][2]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][1]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[13][0]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][31]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][30]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][29]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][28]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][27]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][26]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][25]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][24]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][23]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][22]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][21]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][20]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][19]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][18]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][17]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][16]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][15]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][14]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][13]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][12]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][11]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][10]                    ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][9]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][8]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][7]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][6]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][5]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][4]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][3]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][2]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][1]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[14][0]                     ; Stuck at GND due to stuck port clock_enable   ;
; reg_file:U_regfile|regFile[15][31]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[31]                            ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_go0|output[31]          ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_result0|output[31]      ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_done0|output[31]        ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_import0|output[31]      ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_import1|output[31]      ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][30]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[30]                            ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_go0|output[30]          ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_result0|output[30]      ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_done0|output[30]        ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_import0|output[30]      ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_import1|output[30]      ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][29]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[29]                            ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_go0|output[29]          ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_result0|output[29]      ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_done0|output[29]        ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_import0|output[29]      ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_import1|output[29]      ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][28]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[28]                            ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_go0|output[28]          ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_result0|output[28]      ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_done0|output[28]        ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_import0|output[28]      ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_import1|output[28]      ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][27]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[27]                            ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_go0|output[27]          ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_result0|output[27]      ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_done0|output[27]        ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_import0|output[27]      ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_import1|output[27]      ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][26]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[26]                            ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_go0|output[26]          ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_result0|output[26]      ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_done0|output[26]        ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_import0|output[26]      ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_import1|output[26]      ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][25]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[25]                            ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][24]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[24]                            ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][23]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[23]                            ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][22]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[22]                            ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][21]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[21]                            ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][20]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[20]                            ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][19]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[19]                            ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][18]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[18]                            ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][17]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[17]                            ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][16]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[16]                            ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][15]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[15]                            ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][14]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[14]                            ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][13]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[13]                            ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][12]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[12]                            ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][11]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[11]                            ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][10]                    ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[10]                            ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][9]                     ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[9]                             ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][8]                     ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[8]                             ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][7]                     ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[7]                             ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][6]                     ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[6]                             ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][5]                     ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[5]                             ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][4]                     ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[4]                             ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][3]                     ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[3]                             ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][2]                     ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[2]                             ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][1]                     ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[1]                             ; Lost fanout                                   ;
; reg_file:U_regfile|regFile[15][0]                     ; Stuck at GND due to stuck port clock_enable   ;
; regist_fp:U_mdr|output[0]                             ; Lost fanout                                   ;
; IR:U_IR|regist_fp:out4|output[0..3]                   ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_done0|output[1..25]     ; Stuck at GND due to stuck port data_in        ;
; memory_mips:u_mem|regist_fp:U_import1|output[10..25]  ; Stuck at GND due to stuck port data_in        ;
; memory_mips:u_mem|regist_fp:U_import0|output[10..25]  ; Stuck at GND due to stuck port data_in        ;
; memory_mips:u_mem|factorial:U_fact0|tempFact[31]      ; Lost fanout                                   ;
; memory_mips:u_mem|factorial:U_fact0|output[26..31]    ; Lost fanout                                   ;
; regist_fp:U_regB|output[1..9,11..31]                  ; Merged with regist_fp:U_regB|output[10]       ;
; IR:U_IR|regist_fp:out7|output[15]                     ; Merged with IR:U_IR|regist_fp:out0|output[15] ;
; IR:U_IR|regist_fp:out7|output[14]                     ; Merged with IR:U_IR|regist_fp:out0|output[14] ;
; IR:U_IR|regist_fp:out7|output[13]                     ; Merged with IR:U_IR|regist_fp:out0|output[13] ;
; IR:U_IR|regist_fp:out7|output[12]                     ; Merged with IR:U_IR|regist_fp:out0|output[12] ;
; IR:U_IR|regist_fp:out7|output[11]                     ; Merged with IR:U_IR|regist_fp:out0|output[11] ;
; IR:U_IR|regist_fp:out5|output[4]                      ; Merged with IR:U_IR|regist_fp:out0|output[10] ;
; IR:U_IR|regist_fp:out7|output[10]                     ; Merged with IR:U_IR|regist_fp:out0|output[10] ;
; IR:U_IR|regist_fp:out5|output[3]                      ; Merged with IR:U_IR|regist_fp:out0|output[9]  ;
; IR:U_IR|regist_fp:out7|output[9]                      ; Merged with IR:U_IR|regist_fp:out0|output[9]  ;
; IR:U_IR|regist_fp:out5|output[2]                      ; Merged with IR:U_IR|regist_fp:out0|output[8]  ;
; IR:U_IR|regist_fp:out7|output[8]                      ; Merged with IR:U_IR|regist_fp:out0|output[8]  ;
; IR:U_IR|regist_fp:out5|output[1]                      ; Merged with IR:U_IR|regist_fp:out0|output[7]  ;
; IR:U_IR|regist_fp:out7|output[7]                      ; Merged with IR:U_IR|regist_fp:out0|output[7]  ;
; IR:U_IR|regist_fp:out7|output[6]                      ; Merged with IR:U_IR|regist_fp:out0|output[6]  ;
; IR:U_IR|regist_fp:out7|output[5]                      ; Merged with IR:U_IR|regist_fp:out0|output[5]  ;
; IR:U_IR|regist_fp:out7|output[4]                      ; Merged with IR:U_IR|regist_fp:out0|output[4]  ;
; IR:U_IR|regist_fp:out7|output[3]                      ; Merged with IR:U_IR|regist_fp:out0|output[3]  ;
; IR:U_IR|regist_fp:out7|output[2]                      ; Merged with IR:U_IR|regist_fp:out0|output[2]  ;
; IR:U_IR|regist_fp:out7|output[1]                      ; Merged with IR:U_IR|regist_fp:out0|output[1]  ;
; IR:U_IR|regist_fp:out7|output[0]                      ; Merged with IR:U_IR|regist_fp:out0|output[0]  ;
; regist_fp:U_regA|output[1..9,11..31]                  ; Merged with regist_fp:U_regA|output[10]       ;
; reg_file:U_regfile|rd_data1[1..31]                    ; Merged with reg_file:U_regfile|rd_data1[0]    ;
; reg_file:U_regfile|rd_data0[1..31]                    ; Merged with reg_file:U_regfile|rd_data0[0]    ;
; IR:U_IR|regist_fp:out3|output[3]                      ; Merged with IR:U_IR|regist_fp:out0|output[19] ;
; IR:U_IR|regist_fp:out3|output[2]                      ; Merged with IR:U_IR|regist_fp:out0|output[18] ;
; IR:U_IR|regist_fp:out3|output[1]                      ; Merged with IR:U_IR|regist_fp:out0|output[17] ;
; IR:U_IR|regist_fp:out2|output[3]                      ; Merged with IR:U_IR|regist_fp:out0|output[24] ;
; IR:U_IR|regist_fp:out2|output[2]                      ; Merged with IR:U_IR|regist_fp:out0|output[23] ;
; IR:U_IR|regist_fp:out2|output[1]                      ; Merged with IR:U_IR|regist_fp:out0|output[22] ;
; reg_file:U_regfile|rd_data1[0]                        ; Stuck at GND due to stuck port data_in        ;
; reg_file:U_regfile|rd_data0[0]                        ; Stuck at GND due to stuck port data_in        ;
; regist_fp:U_regB|output[10]                           ; Stuck at GND due to stuck port data_in        ;
; regist_fp:U_regA|output[10]                           ; Stuck at GND due to stuck port data_in        ;
; memory_mips:u_mem|regist_fp:U_data0|output[1,2]       ; Stuck at GND due to stuck port data_in        ;
; memory_mips:u_mem|regist_fp:U_n0|output[1..31]        ; Stuck at GND due to stuck port data_in        ;
; memory_mips:u_mem|regist_fp:U_go0|output[1..25]       ; Stuck at GND due to stuck port clock_enable   ;
; memory_mips:u_mem|regist_fp:U_go0|output[0]           ; Stuck at VCC due to stuck port clock_enable   ;
; memory_mips:u_mem|regist_fp:U_import1|output[1..9]    ; Stuck at GND due to stuck port clock_enable   ;
; memory_mips:u_mem|regist_fp:U_import1|output[0]       ; Stuck at VCC due to stuck port clock_enable   ;
; memory_mips:u_mem|regist_fp:U_import0|output[1..9]    ; Stuck at GND due to stuck port clock_enable   ;
; memory_mips:u_mem|regist_fp:U_import0|output[0]       ; Stuck at VCC due to stuck port clock_enable   ;
; IR:U_IR|regist_fp:out0|output[1..25]                  ; Stuck at GND due to stuck port data_in        ;
; regist_fp:U_alu_out|output[0..31]                     ; Lost fanout                                   ;
; regist_fp:U_regB|output[0]                            ; Lost fanout                                   ;
; regist_fp:U_regA|output[0]                            ; Lost fanout                                   ;
; IR:U_IR|regist_fp:out5|output[0]                      ; Lost fanout                                   ;
; IR:U_IR|regist_fp:out0|output[0]                      ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_data0|output[0]         ; Lost fanout                                   ;
; memory_mips:u_mem|factorial:U_fact0|tempFact[0..30]   ; Lost fanout                                   ;
; pc:U_pc|counter[0..31]                                ; Lost fanout                                   ;
; memory_mips:u_mem|factorial:U_fact0|regN[0..31]       ; Lost fanout                                   ;
; memory_mips:u_mem|regist_fp:U_n0|output[0]            ; Lost fanout                                   ;
; memory_mips:u_mem|factorial:U_fact0|state.S_START     ; Lost fanout                                   ;
; memory_mips:u_mem|factorial:U_fact0|state.S_FACTORIAL ; Lost fanout                                   ;
; memory_mips:u_mem|factorial:U_fact0|state.S_DONE      ; Lost fanout                                   ;
; memory_mips:u_mem|factorial:U_fact0|state.S_RESTART   ; Lost fanout                                   ;
; Total Number of Removed Registers = 1035              ;                                               ;
+-------------------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                            ;
+------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------+
; Register name                                  ; Reason for Removal             ; Registers Removed due to This Register                                               ;
+------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------+
; reg_file:U_regfile|regFile[0][31]              ; Stuck at GND                   ; regist_fp:U_mdr|output[31], memory_mips:u_mem|regist_fp:U_go0|output[31],            ;
;                                                ; due to stuck port clock_enable ; memory_mips:u_mem|regist_fp:U_result0|output[31],                                    ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_done0|output[31],                                      ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_import0|output[31],                                    ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_import1|output[31], IR:U_IR|regist_fp:out4|output[3],  ;
;                                                ;                                ; IR:U_IR|regist_fp:out4|output[2], IR:U_IR|regist_fp:out4|output[1],                  ;
;                                                ;                                ; IR:U_IR|regist_fp:out4|output[0], memory_mips:u_mem|factorial:U_fact0|output[31],    ;
;                                                ;                                ; regist_fp:U_alu_out|output[31], pc:U_pc|counter[9], pc:U_pc|counter[8],              ;
;                                                ;                                ; pc:U_pc|counter[4], pc:U_pc|counter[2]                                               ;
; reg_file:U_regfile|regFile[0][0]               ; Stuck at GND                   ; regist_fp:U_mdr|output[0], reg_file:U_regfile|rd_data1[0],                           ;
;                                                ; due to stuck port clock_enable ; reg_file:U_regfile|rd_data0[0], regist_fp:U_regB|output[10],                         ;
;                                                ;                                ; regist_fp:U_regA|output[10], regist_fp:U_alu_out|output[0],                          ;
;                                                ;                                ; regist_fp:U_regA|output[0], IR:U_IR|regist_fp:out0|output[0],                        ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_data0|output[0], pc:U_pc|counter[31],                  ;
;                                                ;                                ; pc:U_pc|counter[30], pc:U_pc|counter[29], memory_mips:u_mem|regist_fp:U_n0|output[0] ;
; reg_file:U_regfile|regFile[0][30]              ; Stuck at GND                   ; regist_fp:U_mdr|output[30], memory_mips:u_mem|regist_fp:U_go0|output[30],            ;
;                                                ; due to stuck port clock_enable ; memory_mips:u_mem|regist_fp:U_result0|output[30],                                    ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_done0|output[30],                                      ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_import0|output[30],                                    ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_import1|output[30],                                    ;
;                                                ;                                ; memory_mips:u_mem|factorial:U_fact0|output[30], regist_fp:U_alu_out|output[30]       ;
; reg_file:U_regfile|regFile[0][29]              ; Stuck at GND                   ; regist_fp:U_mdr|output[29], memory_mips:u_mem|regist_fp:U_go0|output[29],            ;
;                                                ; due to stuck port clock_enable ; memory_mips:u_mem|regist_fp:U_result0|output[29],                                    ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_done0|output[29],                                      ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_import0|output[29],                                    ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_import1|output[29],                                    ;
;                                                ;                                ; memory_mips:u_mem|factorial:U_fact0|output[29], regist_fp:U_alu_out|output[29]       ;
; reg_file:U_regfile|regFile[0][28]              ; Stuck at GND                   ; regist_fp:U_mdr|output[28], memory_mips:u_mem|regist_fp:U_go0|output[28],            ;
;                                                ; due to stuck port clock_enable ; memory_mips:u_mem|regist_fp:U_result0|output[28],                                    ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_done0|output[28],                                      ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_import0|output[28],                                    ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_import1|output[28],                                    ;
;                                                ;                                ; memory_mips:u_mem|factorial:U_fact0|output[28], regist_fp:U_alu_out|output[28]       ;
; reg_file:U_regfile|regFile[0][27]              ; Stuck at GND                   ; regist_fp:U_mdr|output[27], memory_mips:u_mem|regist_fp:U_go0|output[27],            ;
;                                                ; due to stuck port clock_enable ; memory_mips:u_mem|regist_fp:U_result0|output[27],                                    ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_done0|output[27],                                      ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_import0|output[27],                                    ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_import1|output[27],                                    ;
;                                                ;                                ; memory_mips:u_mem|factorial:U_fact0|output[27], regist_fp:U_alu_out|output[27]       ;
; reg_file:U_regfile|regFile[0][26]              ; Stuck at GND                   ; regist_fp:U_mdr|output[26], memory_mips:u_mem|regist_fp:U_go0|output[26],            ;
;                                                ; due to stuck port clock_enable ; memory_mips:u_mem|regist_fp:U_result0|output[26],                                    ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_done0|output[26],                                      ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_import0|output[26],                                    ;
;                                                ;                                ; memory_mips:u_mem|regist_fp:U_import1|output[26],                                    ;
;                                                ;                                ; memory_mips:u_mem|factorial:U_fact0|output[26], regist_fp:U_alu_out|output[26]       ;
; memory_mips:u_mem|factorial:U_fact0|regN[31]   ; Lost Fanouts                   ; memory_mips:u_mem|factorial:U_fact0|regN[30],                                        ;
;                                                ;                                ; memory_mips:u_mem|factorial:U_fact0|state.S_FACTORIAL,                               ;
;                                                ;                                ; memory_mips:u_mem|factorial:U_fact0|state.S_DONE,                                    ;
;                                                ;                                ; memory_mips:u_mem|factorial:U_fact0|state.S_RESTART                                  ;
; memory_mips:u_mem|regist_fp:U_n0|output[31]    ; Stuck at GND                   ; memory_mips:u_mem|factorial:U_fact0|regN[2],                                         ;
;                                                ; due to stuck port data_in      ; memory_mips:u_mem|factorial:U_fact0|regN[1],                                         ;
;                                                ;                                ; memory_mips:u_mem|factorial:U_fact0|regN[0],                                         ;
;                                                ;                                ; memory_mips:u_mem|factorial:U_fact0|state.S_START                                    ;
; reg_file:U_regfile|regFile[0][22]              ; Stuck at GND                   ; regist_fp:U_mdr|output[22], regist_fp:U_alu_out|output[22]                           ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][21]              ; Stuck at GND                   ; regist_fp:U_mdr|output[21], regist_fp:U_alu_out|output[21]                           ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][20]              ; Stuck at GND                   ; regist_fp:U_mdr|output[20], regist_fp:U_alu_out|output[20]                           ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][19]              ; Stuck at GND                   ; regist_fp:U_mdr|output[19], regist_fp:U_alu_out|output[19]                           ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][18]              ; Stuck at GND                   ; regist_fp:U_mdr|output[18], regist_fp:U_alu_out|output[18]                           ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][17]              ; Stuck at GND                   ; regist_fp:U_mdr|output[17], regist_fp:U_alu_out|output[17]                           ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][16]              ; Stuck at GND                   ; regist_fp:U_mdr|output[16], regist_fp:U_alu_out|output[16]                           ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][15]              ; Stuck at GND                   ; regist_fp:U_mdr|output[15], regist_fp:U_alu_out|output[15]                           ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][14]              ; Stuck at GND                   ; regist_fp:U_mdr|output[14], regist_fp:U_alu_out|output[14]                           ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][13]              ; Stuck at GND                   ; regist_fp:U_mdr|output[13], regist_fp:U_alu_out|output[13]                           ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][12]              ; Stuck at GND                   ; regist_fp:U_mdr|output[12], regist_fp:U_alu_out|output[12]                           ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][11]              ; Stuck at GND                   ; regist_fp:U_mdr|output[11], regist_fp:U_alu_out|output[11]                           ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][10]              ; Stuck at GND                   ; regist_fp:U_mdr|output[10], regist_fp:U_alu_out|output[10]                           ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][9]               ; Stuck at GND                   ; regist_fp:U_mdr|output[9], regist_fp:U_alu_out|output[9]                             ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][8]               ; Stuck at GND                   ; regist_fp:U_mdr|output[8], regist_fp:U_alu_out|output[8]                             ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][7]               ; Stuck at GND                   ; regist_fp:U_mdr|output[7], regist_fp:U_alu_out|output[7]                             ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][6]               ; Stuck at GND                   ; regist_fp:U_mdr|output[6], regist_fp:U_alu_out|output[6]                             ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][5]               ; Stuck at GND                   ; regist_fp:U_mdr|output[5], regist_fp:U_alu_out|output[5]                             ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][4]               ; Stuck at GND                   ; regist_fp:U_mdr|output[4], regist_fp:U_alu_out|output[4]                             ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][3]               ; Stuck at GND                   ; regist_fp:U_mdr|output[3], regist_fp:U_alu_out|output[3]                             ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][2]               ; Stuck at GND                   ; regist_fp:U_mdr|output[2], regist_fp:U_alu_out|output[2]                             ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][1]               ; Stuck at GND                   ; regist_fp:U_mdr|output[1], regist_fp:U_alu_out|output[1]                             ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][25]              ; Stuck at GND                   ; regist_fp:U_mdr|output[25], regist_fp:U_alu_out|output[25]                           ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][24]              ; Stuck at GND                   ; regist_fp:U_mdr|output[24], regist_fp:U_alu_out|output[24]                           ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; reg_file:U_regfile|regFile[0][23]              ; Stuck at GND                   ; regist_fp:U_mdr|output[23], regist_fp:U_alu_out|output[23]                           ;
;                                                ; due to stuck port clock_enable ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[23] ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[23]                                                    ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[22] ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[22]                                                    ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[21] ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[21]                                                    ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[20] ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[20]                                                    ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[19] ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[19]                                                    ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[18] ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[18]                                                    ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[17] ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[17]                                                    ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[16] ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[16]                                                    ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[15] ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[15]                                                    ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[14] ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[14]                                                    ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[25] ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[25]                                                    ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[12] ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[12]                                                    ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[11] ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[11]                                                    ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[10] ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[10]                                                    ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[9]  ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[9]                                                     ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[8]  ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[8]                                                     ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[7]  ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[7]                                                     ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[13] ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[13]                                                    ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[5]  ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[5]                                                     ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[4]  ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[4]                                                     ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[3]  ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[3]                                                     ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[2]  ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[2]                                                     ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[1]  ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[1]                                                     ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[24] ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[24]                                                    ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
; memory_mips:u_mem|regist_fp:U_done0|output[6]  ; Stuck at GND                   ; IR:U_IR|regist_fp:out0|output[6]                                                     ;
;                                                ; due to stuck port data_in      ;                                                                                      ;
+------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |datapath_mips ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc:U_pc ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; width          ; 32    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2x1:U_mux0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_mips:u_mem ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Signed Integer                                   ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                   ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_3bp3      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_mips:u_mem|factorial:U_fact0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_mips:u_mem|regist_fp:U_import0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_mips:u_mem|regist_fp:U_import1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_mips:u_mem|regist_fp:U_outport0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_mips:u_mem|regist_fp:U_go0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_mips:u_mem|regist_fp:U_n0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_mips:u_mem|regist_fp:U_result0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_mips:u_mem|regist_fp:U_done0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_mips:u_mem|regist_fp:U_data0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 3     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_mips:u_mem|logic_mips:U_logic0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_mips:u_mem|mux_7x1:U_data_select_mux ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zero_extend:U_ze ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR:U_IR ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; width          ; 32    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR:U_IR|regist_fp:out0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 26    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR:U_IR|regist_fp:out1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 6     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR:U_IR|regist_fp:out2 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR:U_IR|regist_fp:out3 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR:U_IR|regist_fp:out4 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR:U_IR|regist_fp:out5 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR:U_IR|regist_fp:out6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 6     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR:U_IR|regist_fp:out7 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2x1:U_mux1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 5     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regist_fp:U_mdr ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; width          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2x1:U_mux2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:U_regfile ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; width          ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2x1:U_mux3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sign_extend:U_sx ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shift_Left_2:U_sl0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; width          ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4x1:U_mux4 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regist_fp:U_regA ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regist_fp:U_regB ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_mips:U_alu ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regist_fp:U_alu_out ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; width          ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regist_fp:U_reg1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regist_fp:U_reg2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shift_Left_25:U_sl1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; width          ; 28    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Concat:U_cat ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_3x1:U_mux5 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_3x1:U_mux6 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_controller:U_alu_ctrl ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; width          ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 1                                                               ;
; Entity Instance                           ; memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 32                                                              ;
;     -- NUMWORDS_A                         ; 256                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 0                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regist_fp:U_reg2"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regist_fp:U_reg1"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "regist_fp:U_alu_out" ;
+--------+-------+----------+---------------------+
; Port   ; Type  ; Severity ; Details             ;
+--------+-------+----------+---------------------+
; enable ; Input ; Info     ; Stuck at VCC        ;
+--------+-------+----------+---------------------+


+----------------------------------------------+
; Port Connectivity Checks: "regist_fp:U_regB" ;
+--------+-------+----------+------------------+
; Port   ; Type  ; Severity ; Details          ;
+--------+-------+----------+------------------+
; enable ; Input ; Info     ; Stuck at VCC     ;
+--------+-------+----------+------------------+


+----------------------------------------------+
; Port Connectivity Checks: "regist_fp:U_regA" ;
+--------+-------+----------+------------------+
; Port   ; Type  ; Severity ; Details          ;
+--------+-------+----------+------------------+
; enable ; Input ; Info     ; Stuck at VCC     ;
+--------+-------+----------+------------------+


+----------------------------------------------+
; Port Connectivity Checks: "mux_4x1:U_mux4"   ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; in2[31..3] ; Input ; Info     ; Stuck at GND ;
; in2[1..0]  ; Input ; Info     ; Stuck at GND ;
; in2[2]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "reg_file:U_regfile" ;
+-------+-------+----------+---------------------+
; Port  ; Type  ; Severity ; Details             ;
+-------+-------+----------+---------------------+
; wr_en ; Input ; Info     ; Stuck at GND        ;
+-------+-------+----------+---------------------+


+---------------------------------------------+
; Port Connectivity Checks: "regist_fp:U_mdr" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; enable ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IR:U_IR"                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; out31to26 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out5to0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "memory_mips:u_mem|regist_fp:U_data0" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                        ;
+--------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "memory_mips:u_mem|regist_fp:U_done0" ;
+------------+-------+----------+---------------------------------+
; Port       ; Type  ; Severity ; Details                         ;
+------------+-------+----------+---------------------------------+
; in1[31..1] ; Input ; Info     ; Stuck at GND                    ;
; enable     ; Input ; Info     ; Stuck at VCC                    ;
+------------+-------+----------+---------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "memory_mips:u_mem|regist_fp:U_result0" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_mips:u_mem"                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; outport ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Nov 23 14:52:33 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ram_fp -c ram_fp
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/or_mips.vhd
    Info (12022): Found design unit 1: or_mips-bhv File: D:/DD/final project/week1/or_mips.vhd Line: 16
    Info (12023): Found entity 1: or_mips File: D:/DD/final project/week1/or_mips.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/and_mips.vhd
    Info (12022): Found design unit 1: and_mips-bhv File: D:/DD/final project/week1/and_mips.vhd Line: 15
    Info (12023): Found entity 1: and_mips File: D:/DD/final project/week1/and_mips.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/zero_extend.vhd
    Info (12022): Found design unit 1: zero_extend-bhv File: D:/DD/final project/week1/zero_extend.vhd Line: 16
    Info (12023): Found entity 1: zero_extend File: D:/DD/final project/week1/zero_extend.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/shift_left_25.vhd
    Info (12022): Found design unit 1: Shift_Left_25-bhv File: D:/DD/final project/week1/Shift_Left_25.vhd Line: 16
    Info (12023): Found entity 1: Shift_Left_25 File: D:/DD/final project/week1/Shift_Left_25.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/sign_extend.vhd
    Info (12022): Found design unit 1: sign_extend-bhv File: D:/DD/final project/week1/sign_extend.vhd Line: 19
    Info (12023): Found entity 1: sign_extend File: D:/DD/final project/week1/sign_extend.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/shift_left_2.vhd
    Info (12022): Found design unit 1: Shift_Left_2-bhv File: D:/DD/final project/week1/Shift_Left_2.vhd Line: 16
    Info (12023): Found entity 1: Shift_Left_2 File: D:/DD/final project/week1/Shift_Left_2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/regist_fp.vhd
    Info (12022): Found design unit 1: regist_fp-bhv File: D:/DD/final project/week1/regist_fp.vhd Line: 21
    Info (12023): Found entity 1: regist_fp File: D:/DD/final project/week1/regist_fp.vhd Line: 5
Info (12021): Found 4 design units, including 1 entities, in source file /dd/final project/week1/reg_file.vhd
    Info (12022): Found design unit 1: reg_file-async_read File: D:/DD/final project/week1/reg_file.vhd Line: 27
    Info (12022): Found design unit 2: reg_file-sync_read_during_write File: D:/DD/final project/week1/reg_file.vhd Line: 58
    Info (12022): Found design unit 3: reg_file-sync_read File: D:/DD/final project/week1/reg_file.vhd Line: 92
    Info (12023): Found entity 1: reg_file File: D:/DD/final project/week1/reg_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/ram_fp.vhd
    Info (12022): Found design unit 1: ram_fp-SYN File: D:/DD/final project/week1/ram_fp.vhd Line: 54
    Info (12023): Found entity 1: ram_fp File: D:/DD/final project/week1/ram_fp.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/pc.vhd
    Info (12022): Found design unit 1: pc-bhv File: D:/DD/final project/week1/pc.vhd Line: 17
    Info (12023): Found entity 1: pc File: D:/DD/final project/week1/pc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/mux_7x1.vhd
    Info (12022): Found design unit 1: mux_7x1-bhv File: D:/DD/final project/week1/mux_7x1.vhd Line: 14
    Info (12023): Found entity 1: mux_7x1 File: D:/DD/final project/week1/mux_7x1.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/mux_4x1.vhd
    Info (12022): Found design unit 1: mux_4x1-bhv File: D:/DD/final project/week1/mux_4x1.vhd Line: 14
    Info (12023): Found entity 1: mux_4x1 File: D:/DD/final project/week1/mux_4x1.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/mux_3x1.vhd
    Info (12022): Found design unit 1: mux_3x1-bhv File: D:/DD/final project/week1/mux_3x1.vhd Line: 14
    Info (12023): Found entity 1: mux_3x1 File: D:/DD/final project/week1/mux_3x1.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/mux_2x1.vhd
    Info (12022): Found design unit 1: mux_2x1-bhv File: D:/DD/final project/week1/mux_2x1.vhd Line: 18
    Info (12023): Found entity 1: mux_2x1 File: D:/DD/final project/week1/mux_2x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/memory_tb.vhd
    Info (12022): Found design unit 1: memory_tb-tb File: D:/DD/final project/week1/memory_tb.vhd Line: 8
    Info (12023): Found entity 1: memory_tb File: D:/DD/final project/week1/memory_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/memory_mips.vhd
    Info (12022): Found design unit 1: memory_mips-bhv File: D:/DD/final project/week1/memory_mips.vhd Line: 25
    Info (12023): Found entity 1: memory_mips File: D:/DD/final project/week1/memory_mips.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/logic_mips.vhd
    Info (12022): Found design unit 1: logic_mips-bhv File: D:/DD/final project/week1/logic_mips.vhd Line: 23
    Info (12023): Found entity 1: logic_mips File: D:/DD/final project/week1/logic_mips.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/ir.vhd
    Info (12022): Found design unit 1: IR-bhv File: D:/DD/final project/week1/IR.vhd Line: 28
    Info (12023): Found entity 1: IR File: D:/DD/final project/week1/IR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/factorial.vhd
    Info (12022): Found design unit 1: factorial-FSMD File: D:/DD/final project/week1/factorial.vhd Line: 20
    Info (12023): Found entity 1: factorial File: D:/DD/final project/week1/factorial.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/datapath_mips.vhd
    Info (12022): Found design unit 1: datapath_mips-bhv File: D:/DD/final project/week1/datapath_mips.vhd Line: 48
    Info (12023): Found entity 1: datapath_mips File: D:/DD/final project/week1/datapath_mips.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/concat.vhd
    Info (12022): Found design unit 1: Concat-bhv File: D:/DD/final project/week1/concat.vhd Line: 17
    Info (12023): Found entity 1: Concat File: D:/DD/final project/week1/concat.vhd Line: 6
Warning (10639): VHDL warning at alu_mips_tb.vhd(88): constant value overflow File: D:/DD/final project/week1/alu_mips_tb.vhd Line: 88
Warning (10639): VHDL warning at alu_mips_tb.vhd(102): constant value overflow File: D:/DD/final project/week1/alu_mips_tb.vhd Line: 102
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/alu_mips_tb.vhd
    Info (12022): Found design unit 1: alu_mips_tb-TB File: D:/DD/final project/week1/alu_mips_tb.vhd Line: 9
    Info (12023): Found entity 1: alu_mips_tb File: D:/DD/final project/week1/alu_mips_tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/alu_mips.vhd
    Info (12022): Found design unit 1: alu_mips-BHV File: D:/DD/final project/week1/alu_mips.vhd Line: 22
    Info (12023): Found entity 1: alu_mips File: D:/DD/final project/week1/alu_mips.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /dd/final project/week1/alu_controller.vhd
    Info (12022): Found design unit 1: alu_controller-bhv File: D:/DD/final project/week1/alu_controller.vhd Line: 19
    Info (12023): Found entity 1: alu_controller File: D:/DD/final project/week1/alu_controller.vhd Line: 6
Info (15248): File "D:/DD/final project/ram_fp.vhd" is a duplicate of already analyzed file "D:/DD/final project/week1/ram_fp.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file /dd/final project/ram_fp.vhd
Info (12127): Elaborating entity "datapath_mips" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at datapath_mips.vhd(39): used implicit default value for signal "leds" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/DD/final project/week1/datapath_mips.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at datapath_mips.vhd(53): object "out31to26" assigned a value but never read File: D:/DD/final project/week1/datapath_mips.vhd Line: 53
Warning (10036): Verilog HDL or VHDL warning at datapath_mips.vhd(58): object "out5to0" assigned a value but never read File: D:/DD/final project/week1/datapath_mips.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at datapath_mips.vhd(77): object "reg1_out" assigned a value but never read File: D:/DD/final project/week1/datapath_mips.vhd Line: 77
Warning (10036): Verilog HDL or VHDL warning at datapath_mips.vhd(78): object "reg2_out" assigned a value but never read File: D:/DD/final project/week1/datapath_mips.vhd Line: 78
Warning (10541): VHDL Signal Declaration warning at datapath_mips.vhd(94): used implicit default value for signal "WrData" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/DD/final project/week1/datapath_mips.vhd Line: 94
Warning (10541): VHDL Signal Declaration warning at datapath_mips.vhd(96): used implicit default value for signal "inport0En" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/DD/final project/week1/datapath_mips.vhd Line: 96
Warning (10541): VHDL Signal Declaration warning at datapath_mips.vhd(97): used implicit default value for signal "inport1en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/DD/final project/week1/datapath_mips.vhd Line: 97
Warning (10541): VHDL Signal Declaration warning at datapath_mips.vhd(98): used implicit default value for signal "Mem_write" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/DD/final project/week1/datapath_mips.vhd Line: 98
Warning (10541): VHDL Signal Declaration warning at datapath_mips.vhd(99): used implicit default value for signal "Mem_read" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/DD/final project/week1/datapath_mips.vhd Line: 99
Warning (10036): Verilog HDL or VHDL warning at datapath_mips.vhd(100): object "Outport" assigned a value but never read File: D:/DD/final project/week1/datapath_mips.vhd Line: 100
Info (12128): Elaborating entity "pc" for hierarchy "pc:U_pc" File: D:/DD/final project/week1/datapath_mips.vhd Line: 120
Info (12128): Elaborating entity "mux_2x1" for hierarchy "mux_2x1:U_mux0" File: D:/DD/final project/week1/datapath_mips.vhd Line: 133
Info (12128): Elaborating entity "memory_mips" for hierarchy "memory_mips:u_mem" File: D:/DD/final project/week1/datapath_mips.vhd Line: 145
Warning (10873): Using initial value X (don't care) for net "done_reg_in[31..1]" at memory_mips.vhd(28) File: D:/DD/final project/week1/memory_mips.vhd Line: 28
Info (12128): Elaborating entity "ram_fp" for hierarchy "memory_mips:u_mem|ram_fp:U_ram0" File: D:/DD/final project/week1/memory_mips.vhd Line: 35
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component" File: D:/DD/final project/week1/ram_fp.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component" File: D:/DD/final project/week1/ram_fp.vhd Line: 61
Info (12133): Instantiated megafunction "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component" with the following parameter: File: D:/DD/final project/week1/ram_fp.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3bp3.tdf
    Info (12023): Found entity 1: altsyncram_3bp3 File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3bp3" for hierarchy "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "factorial" for hierarchy "memory_mips:u_mem|factorial:U_fact0" File: D:/DD/final project/week1/memory_mips.vhd Line: 44
Info (12128): Elaborating entity "regist_fp" for hierarchy "memory_mips:u_mem|regist_fp:U_import0" File: D:/DD/final project/week1/memory_mips.vhd Line: 56
Info (12128): Elaborating entity "regist_fp" for hierarchy "memory_mips:u_mem|regist_fp:U_data0" File: D:/DD/final project/week1/memory_mips.vhd Line: 133
Info (12128): Elaborating entity "logic_mips" for hierarchy "memory_mips:u_mem|logic_mips:U_logic0" File: D:/DD/final project/week1/memory_mips.vhd Line: 144
Warning (10492): VHDL Process Statement warning at logic_mips.vhd(39): signal "Mem_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/DD/final project/week1/logic_mips.vhd Line: 39
Warning (10492): VHDL Process Statement warning at logic_mips.vhd(46): signal "Mem_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/DD/final project/week1/logic_mips.vhd Line: 46
Warning (10492): VHDL Process Statement warning at logic_mips.vhd(52): signal "Mem_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/DD/final project/week1/logic_mips.vhd Line: 52
Warning (10492): VHDL Process Statement warning at logic_mips.vhd(57): signal "Mem_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/DD/final project/week1/logic_mips.vhd Line: 57
Warning (10492): VHDL Process Statement warning at logic_mips.vhd(65): signal "Mem_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/DD/final project/week1/logic_mips.vhd Line: 65
Warning (10492): VHDL Process Statement warning at logic_mips.vhd(71): signal "Mem_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/DD/final project/week1/logic_mips.vhd Line: 71
Warning (10631): VHDL Process Statement warning at logic_mips.vhd(26): inferring latch(es) for signal or variable "NWrEn", which holds its previous value in one or more paths through the process File: D:/DD/final project/week1/logic_mips.vhd Line: 26
Info (10041): Inferred latch for "NWrEn" at logic_mips.vhd(26) File: D:/DD/final project/week1/logic_mips.vhd Line: 26
Info (12128): Elaborating entity "mux_7x1" for hierarchy "memory_mips:u_mem|mux_7x1:U_data_select_mux" File: D:/DD/final project/week1/memory_mips.vhd Line: 159
Warning (10631): VHDL Process Statement warning at mux_7x1.vhd(18): inferring latch(es) for signal or variable "output", which holds its previous value in one or more paths through the process File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[0]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[1]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[2]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[3]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[4]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[5]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[6]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[7]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[8]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[9]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[10]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[11]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[12]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[13]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[14]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[15]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[16]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[17]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[18]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[19]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[20]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[21]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[22]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[23]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[24]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[25]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[26]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[27]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[28]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[29]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[30]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (10041): Inferred latch for "output[31]" at mux_7x1.vhd(18) File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Info (12128): Elaborating entity "zero_extend" for hierarchy "zero_extend:U_ze" File: D:/DD/final project/week1/datapath_mips.vhd Line: 162
Info (12128): Elaborating entity "IR" for hierarchy "IR:U_IR" File: D:/DD/final project/week1/datapath_mips.vhd Line: 171
Info (12128): Elaborating entity "regist_fp" for hierarchy "IR:U_IR|regist_fp:out0" File: D:/DD/final project/week1/IR.vhd Line: 47
Info (12128): Elaborating entity "regist_fp" for hierarchy "IR:U_IR|regist_fp:out1" File: D:/DD/final project/week1/IR.vhd Line: 59
Info (12128): Elaborating entity "regist_fp" for hierarchy "IR:U_IR|regist_fp:out2" File: D:/DD/final project/week1/IR.vhd Line: 71
Info (12128): Elaborating entity "regist_fp" for hierarchy "IR:U_IR|regist_fp:out7" File: D:/DD/final project/week1/IR.vhd Line: 132
Info (12128): Elaborating entity "mux_2x1" for hierarchy "mux_2x1:U_mux1" File: D:/DD/final project/week1/datapath_mips.vhd Line: 190
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:U_regfile" File: D:/DD/final project/week1/datapath_mips.vhd Line: 225
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:U_sx" File: D:/DD/final project/week1/datapath_mips.vhd Line: 255
Info (12128): Elaborating entity "Shift_Left_2" for hierarchy "Shift_Left_2:U_sl0" File: D:/DD/final project/week1/datapath_mips.vhd Line: 265
Info (12128): Elaborating entity "mux_4x1" for hierarchy "mux_4x1:U_mux4" File: D:/DD/final project/week1/datapath_mips.vhd Line: 275
Info (12128): Elaborating entity "alu_mips" for hierarchy "alu_mips:U_alu" File: D:/DD/final project/week1/datapath_mips.vhd Line: 313
Warning (10631): VHDL Process Statement warning at alu_mips.vhd(27): inferring latch(es) for signal or variable "Branch", which holds its previous value in one or more paths through the process File: D:/DD/final project/week1/alu_mips.vhd Line: 27
Info (10041): Inferred latch for "Branch" at alu_mips.vhd(27) File: D:/DD/final project/week1/alu_mips.vhd Line: 27
Info (12128): Elaborating entity "and_mips" for hierarchy "and_mips:U_and0" File: D:/DD/final project/week1/datapath_mips.vhd Line: 327
Info (12128): Elaborating entity "or_mips" for hierarchy "or_mips:U_or0" File: D:/DD/final project/week1/datapath_mips.vhd Line: 335
Info (12128): Elaborating entity "Shift_Left_25" for hierarchy "Shift_Left_25:U_sl1" File: D:/DD/final project/week1/datapath_mips.vhd Line: 380
Info (12128): Elaborating entity "Concat" for hierarchy "Concat:U_cat" File: D:/DD/final project/week1/datapath_mips.vhd Line: 390
Info (12128): Elaborating entity "mux_3x1" for hierarchy "mux_3x1:U_mux5" File: D:/DD/final project/week1/datapath_mips.vhd Line: 400
Warning (10631): VHDL Process Statement warning at mux_3x1.vhd(18): inferring latch(es) for signal or variable "output", which holds its previous value in one or more paths through the process File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[0]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[1]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[2]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[3]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[4]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[5]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[6]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[7]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[8]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[9]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[10]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[11]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[12]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[13]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[14]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[15]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[16]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[17]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[18]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[19]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[20]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[21]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[22]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[23]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[24]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[25]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[26]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[27]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[28]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[29]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[30]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (10041): Inferred latch for "output[31]" at mux_3x1.vhd(18) File: D:/DD/final project/week1/mux_3x1.vhd Line: 18
Info (12128): Elaborating entity "alu_controller" for hierarchy "alu_controller:U_alu_ctrl" File: D:/DD/final project/week1/datapath_mips.vhd Line: 424
Warning (10541): VHDL Signal Declaration warning at alu_controller.vhd(12): used implicit default value for signal "HI_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/DD/final project/week1/alu_controller.vhd Line: 12
Warning (10541): VHDL Signal Declaration warning at alu_controller.vhd(13): used implicit default value for signal "Lo_en" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/DD/final project/week1/alu_controller.vhd Line: 13
Warning (10541): VHDL Signal Declaration warning at alu_controller.vhd(14): used implicit default value for signal "ALU_LO_HI" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/DD/final project/week1/alu_controller.vhd Line: 14
Warning (10541): VHDL Signal Declaration warning at alu_controller.vhd(15): used implicit default value for signal "OPSelect" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/DD/final project/week1/alu_controller.vhd Line: 15
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[26]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 608
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[27]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 630
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[28]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 652
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[29]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 674
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[30]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 696
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[31]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 718
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[0]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 36
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[1]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 58
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[2]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 80
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[3]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 102
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[4]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 124
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[5]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 146
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[6]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 168
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[7]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 190
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[8]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 212
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[9]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 234
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[10]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 256
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[11]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 278
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[12]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 300
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[13]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 322
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[14]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 344
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[15]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 366
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[16]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 388
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[17]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 410
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[18]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 432
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[19]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 454
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[20]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 476
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[21]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 498
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[22]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 520
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[23]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 542
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[24]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 564
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[25]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 586
Warning (14026): LATCH primitive "memory_mips:u_mem|mux_7x1:U_data_select_mux|output[0]" is permanently enabled File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[0]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 36
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[1]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 58
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[2]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 80
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[3]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 102
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[4]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 124
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[5]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 146
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[6]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 168
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[7]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 190
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[8]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 212
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[9]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 234
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[10]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 256
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[11]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 278
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[12]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 300
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[13]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 322
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[14]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 344
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[15]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 366
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[16]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 388
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[17]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 410
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[18]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 432
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[19]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 454
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[20]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 476
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[21]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 498
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[22]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 520
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[23]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 542
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[24]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 564
        Warning (14320): Synthesized away node "memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|q_a[25]" File: D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf Line: 586
Warning (14026): LATCH primitive "memory_mips:u_mem|mux_7x1:U_data_select_mux|output[0]" is permanently enabled File: D:/DD/final project/week1/mux_7x1.vhd Line: 18
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "leds[0]" is stuck at GND File: D:/DD/final project/week1/datapath_mips.vhd Line: 39
    Warning (13410): Pin "leds[1]" is stuck at GND File: D:/DD/final project/week1/datapath_mips.vhd Line: 39
    Warning (13410): Pin "leds[2]" is stuck at GND File: D:/DD/final project/week1/datapath_mips.vhd Line: 39
    Warning (13410): Pin "leds[3]" is stuck at GND File: D:/DD/final project/week1/datapath_mips.vhd Line: 39
    Warning (13410): Pin "leds[4]" is stuck at GND File: D:/DD/final project/week1/datapath_mips.vhd Line: 39
    Warning (13410): Pin "leds[5]" is stuck at GND File: D:/DD/final project/week1/datapath_mips.vhd Line: 39
    Warning (13410): Pin "leds[6]" is stuck at GND File: D:/DD/final project/week1/datapath_mips.vhd Line: 39
    Warning (13410): Pin "leds[7]" is stuck at GND File: D:/DD/final project/week1/datapath_mips.vhd Line: 39
    Warning (13410): Pin "leds[8]" is stuck at GND File: D:/DD/final project/week1/datapath_mips.vhd Line: 39
    Warning (13410): Pin "leds[9]" is stuck at GND File: D:/DD/final project/week1/datapath_mips.vhd Line: 39
Info (17049): 210 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 61 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "enable" File: D:/DD/final project/week1/datapath_mips.vhd Line: 12
    Warning (15610): No output dependent on input pin "PCWriteCond" File: D:/DD/final project/week1/datapath_mips.vhd Line: 15
    Warning (15610): No output dependent on input pin "PCWrite" File: D:/DD/final project/week1/datapath_mips.vhd Line: 16
    Warning (15610): No output dependent on input pin "IorD" File: D:/DD/final project/week1/datapath_mips.vhd Line: 17
    Warning (15610): No output dependent on input pin "MemRead" File: D:/DD/final project/week1/datapath_mips.vhd Line: 18
    Warning (15610): No output dependent on input pin "MemWrite" File: D:/DD/final project/week1/datapath_mips.vhd Line: 19
    Warning (15610): No output dependent on input pin "MemToReg" File: D:/DD/final project/week1/datapath_mips.vhd Line: 20
    Warning (15610): No output dependent on input pin "IRWrite" File: D:/DD/final project/week1/datapath_mips.vhd Line: 21
    Warning (15610): No output dependent on input pin "JumpAndLink" File: D:/DD/final project/week1/datapath_mips.vhd Line: 22
    Warning (15610): No output dependent on input pin "IsSigned" File: D:/DD/final project/week1/datapath_mips.vhd Line: 23
    Warning (15610): No output dependent on input pin "PCSource[0]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 24
    Warning (15610): No output dependent on input pin "PCSource[1]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 24
    Warning (15610): No output dependent on input pin "ALUOp[0]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 25
    Warning (15610): No output dependent on input pin "ALUOp[1]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 25
    Warning (15610): No output dependent on input pin "ALUSrcB[0]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUSrcB[1]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 26
    Warning (15610): No output dependent on input pin "ALUSrcA" File: D:/DD/final project/week1/datapath_mips.vhd Line: 27
    Warning (15610): No output dependent on input pin "RegWrite" File: D:/DD/final project/week1/datapath_mips.vhd Line: 28
    Warning (15610): No output dependent on input pin "RegDst" File: D:/DD/final project/week1/datapath_mips.vhd Line: 29
    Warning (15610): No output dependent on input pin "IR_Ctrl_out[26]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 32
    Warning (15610): No output dependent on input pin "IR_Ctrl_out[27]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 32
    Warning (15610): No output dependent on input pin "IR_Ctrl_out[28]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 32
    Warning (15610): No output dependent on input pin "IR_Ctrl_out[29]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 32
    Warning (15610): No output dependent on input pin "IR_Ctrl_out[30]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 32
    Warning (15610): No output dependent on input pin "IR_Ctrl_out[31]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 32
    Warning (15610): No output dependent on input pin "buttons[0]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 35
    Warning (15610): No output dependent on input pin "buttons[1]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 35
    Warning (15610): No output dependent on input pin "switches[0]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[1]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[2]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[3]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[4]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[5]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[6]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[7]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[8]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[9]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[10]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[11]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[12]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[13]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[14]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[15]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[16]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[17]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[18]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[19]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[20]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[21]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[22]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[23]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[24]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[25]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[26]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[27]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[28]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[29]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[30]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "switches[31]" File: D:/DD/final project/week1/datapath_mips.vhd Line: 36
    Warning (15610): No output dependent on input pin "clk" File: D:/DD/final project/week1/datapath_mips.vhd Line: 10
    Warning (15610): No output dependent on input pin "rst" File: D:/DD/final project/week1/datapath_mips.vhd Line: 11
Info (21057): Implemented 71 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 61 input pins
    Info (21059): Implemented 10 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 168 warnings
    Info: Peak virtual memory: 4810 megabytes
    Info: Processing ended: Tue Nov 23 14:52:47 2021
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:28


