
*** Running vivado
    with args -log fifo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source fifo.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 327.012 ; gain = 80.902
INFO: [Synth 8-638] synthesizing module 'fifo' [c:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram/rs232-dma-ram.srcs/sources_1/ip/fifo/synth/fifo.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'fifo' (24#1) [c:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram/rs232-dma-ram.srcs/sources_1/ip/fifo/synth/fifo.vhd:72]
Finished RTL Elaboration : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 545.785 ; gain = 299.676
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 545.785 ; gain = 299.676
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 622.438 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:52 ; elapsed = 00:01:56 . Memory (MB): peak = 622.438 ; gain = 376.328
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:52 ; elapsed = 00:01:56 . Memory (MB): peak = 622.438 ; gain = 376.328
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:01:56 . Memory (MB): peak = 622.438 ; gain = 376.328
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 622.438 ; gain = 376.328
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 622.438 ; gain = 376.328
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 639.203 ; gain = 393.094
Finished Timing Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:20 . Memory (MB): peak = 650.352 ; gain = 404.242
Finished Technology Mapping : Time (s): cpu = 00:02:15 ; elapsed = 00:02:20 . Memory (MB): peak = 659.492 ; gain = 413.383
Finished IO Insertion : Time (s): cpu = 00:02:16 ; elapsed = 00:02:21 . Memory (MB): peak = 659.492 ; gain = 413.383
Finished Renaming Generated Instances : Time (s): cpu = 00:02:16 ; elapsed = 00:02:21 . Memory (MB): peak = 659.492 ; gain = 413.383
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:16 ; elapsed = 00:02:21 . Memory (MB): peak = 659.492 ; gain = 413.383
Finished Renaming Generated Ports : Time (s): cpu = 00:02:16 ; elapsed = 00:02:21 . Memory (MB): peak = 659.492 ; gain = 413.383
Finished Handling Custom Attributes : Time (s): cpu = 00:02:16 ; elapsed = 00:02:21 . Memory (MB): peak = 659.492 ; gain = 413.383
Finished Renaming Generated Nets : Time (s): cpu = 00:02:16 ; elapsed = 00:02:21 . Memory (MB): peak = 659.492 ; gain = 413.383

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     4|
|2     |LUT2     |     4|
|3     |LUT3     |     5|
|4     |LUT4     |     2|
|5     |LUT5     |     2|
|6     |LUT6     |     4|
|7     |RAMB18E1 |     1|
|8     |FDRE     |    16|
|9     |FDSE     |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:16 ; elapsed = 00:02:21 . Memory (MB): peak = 659.492 ; gain = 413.383
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:24 . Memory (MB): peak = 662.715 ; gain = 421.238
