# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../prvsdra_lab_2.srcs/sources_1/imports/Desktop/control.vhd" \
"../../../../prvsdra_lab_2.srcs/sources_1/imports/Desktop/ROM.vhd" \
"../../../../prvsdra_lab_2.srcs/sources_1/imports/Desktop/mult.vhd" \
"../../../../prvsdra_lab_2.srcs/sources_1/imports/Desktop/reg.vhd" \
"../../../../prvsdra_lab_2.srcs/sources_1/imports/Desktop/controller.vhd" \
"../../../../prvsdra_lab_2.srcs/sources_1/imports/Desktop/mac.vhd" \
"../../../../prvsdra_lab_2.srcs/sources_1/imports/Desktop/IIR.vhd" \
"../../../../prvsdra_lab_2.srcs/sources_1/imports/Desktop/IIR_tb.vhd" \

# Do not sort compile order
nosort
