
---------- Begin Simulation Statistics ----------
final_tick                                79819341500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 364494                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688824                       # Number of bytes of host memory used
host_op_rate                                   365210                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   274.35                       # Real time elapsed on the host
host_tick_rate                              290936662                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079819                       # Number of seconds simulated
sim_ticks                                 79819341500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615669                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095571                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103656                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728261                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478364                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65360                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.596387                       # CPI: cycles per instruction
system.cpu.discardedOps                        190033                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42609059                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402672                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001142                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        27638898                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.626415                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        159638683                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       131999785                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229955                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       319445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2392                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       641357                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2395                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  79819341500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37662                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        73333                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33248                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85712                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85712                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37662                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       353329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 353329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25178496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25178496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123374                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123374    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123374                       # Request fanout histogram
system.membus.respLayer1.occupancy         1153395250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           845409500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  79819341500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            138804                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       347088                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           79408                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           183109                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          183108                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           420                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       138384                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       962429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                963269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     76191616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               76245376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          107052                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9386624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           428965                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005784                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.075923                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 426487     99.42%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2475      0.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             428965                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          868188500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         803732495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1050000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  79819341500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               198519                       # number of demand (read+write) hits
system.l2.demand_hits::total                   198534                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data              198519                       # number of overall hits
system.l2.overall_hits::total                  198534                       # number of overall hits
system.l2.demand_misses::.cpu.inst                405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             122974                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123379                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               405                       # number of overall misses
system.l2.overall_misses::.cpu.data            122974                       # number of overall misses
system.l2.overall_misses::total                123379                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35257500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11251751000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11287008500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35257500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11251751000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11287008500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           321493                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               321913                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          321493                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              321913                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.382509                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.383268                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.382509                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.383268                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87055.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91496.991234                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91482.411918                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87055.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91496.991234                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91482.411918                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               73333                       # number of writebacks
system.l2.writebacks::total                     73333                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        122969                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123374                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       122969                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123374                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31207500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10021714500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10052922000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31207500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10021714500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10052922000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.382494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.383253                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.382494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.383253                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77055.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81497.893778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81483.310908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77055.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81497.893778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81483.310908                       # average overall mshr miss latency
system.l2.replacements                         107052                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       273755                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           273755                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       273755                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       273755                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1924                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1924                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             97397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 97397                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85712                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7987672500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7987672500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        183109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            183109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.468093                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.468093                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93191.997620                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93191.997620                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85712                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85712                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7130552500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7130552500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.468093                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.468093                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83191.997620                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83191.997620                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35257500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35257500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87055.555556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87055.555556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31207500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31207500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77055.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77055.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        101122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            101122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3264078500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3264078500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       138384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        138384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.269265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.269265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87598.048951                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87598.048951                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37257                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37257                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2891162000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2891162000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.269229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.269229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77600.504603                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77600.504603                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  79819341500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15927.364393                       # Cycle average of tags in use
system.l2.tags.total_refs                      639346                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123436                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.179575                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.181080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        42.443491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15872.739822                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972129                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8914                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6543                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2688536                       # Number of tag accesses
system.l2.tags.data_accesses                  2688536                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  79819341500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15740032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15791872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9386624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9386624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          122969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        73333                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73333                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            649467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         197195714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             197845180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       649467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           649467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      117598364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            117598364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      117598364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           649467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        197195714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            315443544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    146666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004075815500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8821                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8821                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              450567                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137984                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123374                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73333                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246748                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146666                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     68                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9188                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4688265250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1233400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9313515250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19005.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37755.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203605                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  117145                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246748                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               146666                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  103923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    346.884516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.002005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   361.127556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3465      4.78%      4.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44738     61.65%     66.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4410      6.08%     72.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1475      2.03%     74.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1011      1.39%     75.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1510      2.08%     78.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1266      1.74%     79.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          832      1.15%     80.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13857     19.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72564                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.964403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.137127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.179142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8800     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           11      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            7      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8821                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.624532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.593712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.040585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6296     71.38%     71.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      0.36%     71.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2237     25.36%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               41      0.46%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              203      2.30%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8821                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15787520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9385280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15791872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9386624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       197.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       117.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    197.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    117.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79819303000                       # Total gap between requests
system.mem_ctrls.avgGap                     405777.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15735680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9385280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 649466.645875548827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 197141190.396816283464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 117581526.277061551809                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       245938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       146666                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27187000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9286328250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1843572648500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33564.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37758.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12569870.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            256497360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136316400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           878712660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          379979460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6300674640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16677213330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      16606658400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41236052250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.617294                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  42980989000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2665260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  34173092500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            261688140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139063980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           882582540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          385507440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6300674640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16951233420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16375904640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41296654800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        517.376541                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  42378930250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2665260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34775151250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     79819341500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  79819341500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050102                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050102                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050102                       # number of overall hits
system.cpu.icache.overall_hits::total         8050102                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          420                       # number of overall misses
system.cpu.icache.overall_misses::total           420                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36493500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36493500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36493500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36493500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050522                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050522                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050522                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050522                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86889.285714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86889.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86889.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86889.285714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36073500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36073500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36073500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36073500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85889.285714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85889.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85889.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85889.285714                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050102                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050102                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           420                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36493500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36493500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050522                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050522                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86889.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86889.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36073500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36073500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85889.285714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85889.285714                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  79819341500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           352.197885                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050522                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19167.909524                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   352.197885                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.085986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.085986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.102539                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32202508                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32202508                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  79819341500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  79819341500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  79819341500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51713203                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51713203                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51713801                       # number of overall hits
system.cpu.dcache.overall_hits::total        51713801                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       352923                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         352923                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       360744                       # number of overall misses
system.cpu.dcache.overall_misses::total        360744                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16239627000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16239627000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16239627000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16239627000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52066126                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52066126                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52074545                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52074545                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006778                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006778                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006927                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006927                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46014.646254                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46014.646254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45017.039784                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45017.039784                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       273755                       # number of writebacks
system.cpu.dcache.writebacks::total            273755                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35385                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35385                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35385                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35385                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       317538                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       317538                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       321493                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       321493                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13454566000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13454566000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13827457000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13827457000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006099                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006099                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006174                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006174                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42371.514590                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42371.514590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43010.133969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43010.133969                       # average overall mshr miss latency
system.cpu.dcache.replacements                 319444                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40979030                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40979030                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       137004                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137004                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4468030000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4468030000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41116034                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41116034                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003332                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003332                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32612.405477                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32612.405477                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2575                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2575                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       134429                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       134429                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4167579500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4167579500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003270                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003270                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31002.086603                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31002.086603                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10734173                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10734173                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215919                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215919                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11771597000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11771597000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019718                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019718                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54518.578726                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54518.578726                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32810                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32810                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       183109                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       183109                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9286986500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9286986500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50718.350818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50718.350818                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    372891000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    372891000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 94283.438685                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94283.438685                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  79819341500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2007.635734                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52035369                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            321492                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            161.855875                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2007.635734                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980291                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980291                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          675                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104470734                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104470734                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  79819341500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  79819341500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
