
*** Running vivado
    with args -log design_1_custom2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_custom2_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_custom2_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1328.250 ; gain = 32.016 ; free physical = 141 ; free virtual = 2495
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shubham/HLS_Exercises/CustomClocks2/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1361.102 ; gain = 32.852 ; free physical = 172 ; free virtual = 2362
Command: synth_design -top design_1_custom2_0_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1481.621 ; gain = 75.000 ; free physical = 166 ; free virtual = 2140
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_custom2_0_0' [/home/shubham/Vivado_Exercises/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_custom2_0_0/synth/design_1_custom2_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'custom2' [/home/shubham/Vivado_Exercises/project_7/project_7.srcs/sources_1/bd/design_1/ipshared/1153/hdl/verilog/custom2.v:12]
INFO: [Synth 8-6157] synthesizing module 'first_counter' [/home/shubham/Vivado_Exercises/project_7/project_7.srcs/sources_1/bd/design_1/ipshared/1153/hdl/verilog/first_counter.v:12]
INFO: [Synth 8-6157] synthesizing module 'first_counter_increment' [/home/shubham/Vivado_Exercises/project_7/project_7.srcs/sources_1/bd/design_1/ipshared/1153/hdl/verilog/first_counter_increment.v:10]
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shubham/Vivado_Exercises/project_7/project_7.srcs/sources_1/bd/design_1/ipshared/1153/hdl/verilog/first_counter_increment.v:36]
INFO: [Synth 8-6155] done synthesizing module 'first_counter_increment' (1#1) [/home/shubham/Vivado_Exercises/project_7/project_7.srcs/sources_1/bd/design_1/ipshared/1153/hdl/verilog/first_counter_increment.v:10]
INFO: [Synth 8-6155] done synthesizing module 'first_counter' (2#1) [/home/shubham/Vivado_Exercises/project_7/project_7.srcs/sources_1/bd/design_1/ipshared/1153/hdl/verilog/first_counter.v:12]
INFO: [Synth 8-6155] done synthesizing module 'custom2' (3#1) [/home/shubham/Vivado_Exercises/project_7/project_7.srcs/sources_1/bd/design_1/ipshared/1153/hdl/verilog/custom2.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_custom2_0_0' (4#1) [/home/shubham/Vivado_Exercises/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_custom2_0_0/synth/design_1_custom2_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.371 ; gain = 121.750 ; free physical = 283 ; free virtual = 2167
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.371 ; gain = 121.750 ; free physical = 280 ; free virtual = 2166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.371 ; gain = 121.750 ; free physical = 280 ; free virtual = 2166
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shubham/Vivado_Exercises/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_custom2_0_0/constraints/custom2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/project_7/project_7.srcs/sources_1/bd/design_1/ip/design_1_custom2_0_0/constraints/custom2_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/shubham/Vivado_Exercises/project_7/project_7.runs/design_1_custom2_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/project_7/project_7.runs/design_1_custom2_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.441 ; gain = 0.000 ; free physical = 2051 ; free virtual = 3273
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.441 ; gain = 0.000 ; free physical = 2047 ; free virtual = 3272
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2505.441 ; gain = 0.000 ; free physical = 2046 ; free virtual = 3272
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:02:47 . Memory (MB): peak = 2505.441 ; gain = 1098.820 ; free physical = 2154 ; free virtual = 3401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:02:47 . Memory (MB): peak = 2505.441 ; gain = 1098.820 ; free physical = 2154 ; free virtual = 3401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/shubham/Vivado_Exercises/project_7/project_7.runs/design_1_custom2_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:02:47 . Memory (MB): peak = 2505.441 ; gain = 1098.820 ; free physical = 2156 ; free virtual = 3404
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:02:48 . Memory (MB): peak = 2505.441 ; gain = 1098.820 ; free physical = 2150 ; free virtual = 3406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module first_counter_increment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module first_counter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'grp_first_counter_fu_70/first_counter_count_V_reg[3:0]' into 'grp_first_counter_fu_70/out_counter_reg[3:0]' [/home/shubham/Vivado_Exercises/project_7/project_7.srcs/sources_1/bd/design_1/ipshared/1153/hdl/verilog/first_counter.v:41]
INFO: [Synth 8-4471] merging register 'grp_first_counter_fu_86/first_counter_count_V_reg[3:0]' into 'grp_first_counter_fu_86/out_counter_reg[3:0]' [/home/shubham/Vivado_Exercises/project_7/project_7.srcs/sources_1/bd/design_1/ipshared/1153/hdl/verilog/first_counter.v:41]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_first_counter_fu_86/grp_first_counter_increment_fu_50/ap_CS_fsm_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_first_counter_fu_70/grp_first_counter_increment_fu_50/ap_CS_fsm_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:02:48 . Memory (MB): peak = 2505.441 ; gain = 1098.820 ; free physical = 2113 ; free virtual = 3396
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:03:24 . Memory (MB): peak = 2732.105 ; gain = 1325.484 ; free physical = 939 ; free virtual = 2266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:03:24 . Memory (MB): peak = 2742.121 ; gain = 1335.500 ; free physical = 938 ; free virtual = 2265
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:03:24 . Memory (MB): peak = 2742.121 ; gain = 1335.500 ; free physical = 937 ; free virtual = 2264
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:03:25 . Memory (MB): peak = 2742.121 ; gain = 1335.500 ; free physical = 936 ; free virtual = 2264
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:03:25 . Memory (MB): peak = 2742.121 ; gain = 1335.500 ; free physical = 936 ; free virtual = 2264
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:03:25 . Memory (MB): peak = 2742.121 ; gain = 1335.500 ; free physical = 936 ; free virtual = 2264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:03:25 . Memory (MB): peak = 2742.121 ; gain = 1335.500 ; free physical = 936 ; free virtual = 2264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:03:25 . Memory (MB): peak = 2742.121 ; gain = 1335.500 ; free physical = 938 ; free virtual = 2266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:03:25 . Memory (MB): peak = 2742.121 ; gain = 1335.500 ; free physical = 938 ; free virtual = 2266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT4 |     2|
|5     |FDRE |     8|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------+----------------+------+
|      |Instance                    |Module          |Cells |
+------+----------------------------+----------------+------+
|1     |top                         |                |    16|
|2     |  inst                      |custom2         |    16|
|3     |    grp_first_counter_fu_70 |first_counter   |     8|
|4     |    grp_first_counter_fu_86 |first_counter_0 |     8|
+------+----------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:03:25 . Memory (MB): peak = 2742.121 ; gain = 1335.500 ; free physical = 939 ; free virtual = 2267
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 2742.121 ; gain = 358.430 ; free physical = 1011 ; free virtual = 2339
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:03:25 . Memory (MB): peak = 2742.129 ; gain = 1335.500 ; free physical = 1011 ; free virtual = 2339
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.137 ; gain = 0.000 ; free physical = 865 ; free virtual = 2205
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:03:28 . Memory (MB): peak = 2814.137 ; gain = 1435.191 ; free physical = 960 ; free virtual = 2301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.137 ; gain = 0.000 ; free physical = 960 ; free virtual = 2301
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/shubham/Vivado_Exercises/project_7/project_7.runs/design_1_custom2_0_0_synth_1/design_1_custom2_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_custom2_0_0, cache-ID = 9dd5ddcb471ffce6
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2842.148 ; gain = 0.000 ; free physical = 951 ; free virtual = 2304
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/shubham/Vivado_Exercises/project_7/project_7.runs/design_1_custom2_0_0_synth_1/design_1_custom2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_custom2_0_0_utilization_synth.rpt -pb design_1_custom2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 28 16:09:54 2020...
