-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    aPipes_8_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    aPipes_8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    aPipes_8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    aPipes_8_empty_n : IN STD_LOGIC;
    aPipes_8_read : OUT STD_LOGIC;
    aPipes_9_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    aPipes_9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    aPipes_9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    aPipes_9_full_n : IN STD_LOGIC;
    aPipes_9_write : OUT STD_LOGIC;
    bPipes_8_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    bPipes_8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    bPipes_8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    bPipes_8_empty_n : IN STD_LOGIC;
    bPipes_8_read : OUT STD_LOGIC;
    bPipes_9_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    bPipes_9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    bPipes_9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    bPipes_9_full_n : IN STD_LOGIC;
    bPipes_9_write : OUT STD_LOGIC;
    m0 : IN STD_LOGIC_VECTOR (22 downto 0);
    cBuffer_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cBuffer_ce0 : OUT STD_LOGIC;
    cBuffer_we0 : OUT STD_LOGIC;
    cBuffer_d0 : OUT STD_LOGIC_VECTOR (255 downto 0);
    cBuffer_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cBuffer_ce1 : OUT STD_LOGIC;
    cBuffer_q1 : IN STD_LOGIC_VECTOR (255 downto 0);
    cmp111 : IN STD_LOGIC_VECTOR (0 downto 0);
    size_m : IN STD_LOGIC_VECTOR (31 downto 0);
    cond90 : IN STD_LOGIC_VECTOR (4 downto 0);
    aBuffer_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    aBuffer_ce0 : OUT STD_LOGIC;
    aBuffer_we0 : OUT STD_LOGIC;
    aBuffer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    aBuffer_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    aBuffer_ce1 : OUT STD_LOGIC;
    aBuffer_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    mul : IN STD_LOGIC_VECTOR (26 downto 0);
    cond : IN STD_LOGIC_VECTOR (4 downto 0);
    size_n : IN STD_LOGIC_VECTOR (31 downto 0);
    brmerge282 : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of MatrixMultiplicationKernel_ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal and_ln80_1_reg_1121 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_reg_1125 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op64_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln64_fu_371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal bPipes_8_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal bPipes_9_blk_n : STD_LOGIC;
    signal aPipes_8_blk_n : STD_LOGIC;
    signal aPipes_9_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln67_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_reg_1110 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln64_fu_392_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln64_reg_1115 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln64_reg_1115_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln64_reg_1115_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln80_1_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_fu_444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add91_fu_486_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add91_reg_1129 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_160_fu_500_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_160_reg_1134 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_160_reg_1134_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal inBoundsN_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsN_reg_1139 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsN_reg_1139_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsN_reg_1139_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsN_reg_1139_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsN_reg_1139_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsN_reg_1139_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cBuffer_addr_reg_1156 : STD_LOGIC_VECTOR (9 downto 0);
    signal cBuffer_addr_reg_1156_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal cBuffer_addr_reg_1156_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal cBuffer_addr_reg_1156_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal cBuffer_addr_reg_1156_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal inBoundsM_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_reg_1162 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_reg_1162_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_reg_1162_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_reg_1162_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln32_fu_566_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal inBoundsM_8_fu_596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_8_reg_1184 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_8_reg_1184_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_8_reg_1184_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_8_reg_1184_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_9_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_9_reg_1194 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_9_reg_1194_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_9_reg_1194_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_9_reg_1194_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_10_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_10_reg_1204 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_10_reg_1204_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_10_reg_1204_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_10_reg_1204_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_11_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_11_reg_1214 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_11_reg_1214_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_11_reg_1214_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_11_reg_1214_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_12_fu_712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_12_reg_1224 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_12_reg_1224_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_12_reg_1224_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_12_reg_1224_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_13_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_13_reg_1234 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_13_reg_1234_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_13_reg_1234_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_13_reg_1234_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_14_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_14_reg_1244 : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_14_reg_1244_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_14_reg_1244_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inBoundsM_14_reg_1244_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_321_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_35_reg_1254 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln170_2_fu_797_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln170_2_reg_1259 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_325_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_36_reg_1264 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_reg_1269 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_329_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_37_reg_1274 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_reg_1279 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_333_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_38_reg_1284 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_reg_1289 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_337_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_39_reg_1294 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_reg_1299 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_341_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_40_reg_1304 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_reg_1309 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_345_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_41_reg_1314 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_reg_1319 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_349_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_42_reg_1324 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_reg_1329 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_2_fu_871_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_2_reg_1334 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_2_reg_1334_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_4_fu_875_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_4_reg_1340 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_4_reg_1340_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_6_fu_879_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_6_reg_1346 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_6_reg_1346_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_8_fu_883_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_8_reg_1352 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_8_reg_1352_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_10_fu_887_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_10_reg_1358 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_10_reg_1358_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_12_fu_891_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_12_reg_1364 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_12_reg_1364_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_14_fu_895_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_14_reg_1370 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_14_reg_1370_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_16_fu_899_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_16_reg_1376 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln32_16_reg_1376_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln296_fu_907_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln296_reg_1382 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln296_1_fu_918_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln296_1_reg_1387 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln296_2_fu_929_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln296_2_reg_1392 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln296_3_fu_940_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln296_3_reg_1397 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln296_4_fu_951_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln296_4_reg_1402 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln296_5_fu_962_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln296_5_reg_1407 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln296_6_fu_973_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln296_6_reg_1412 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln296_7_fu_984_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln296_7_reg_1417 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_cast_fu_509_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add91_cast_fu_524_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add115_cast_fu_544_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m1_fu_158 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln67_fu_450_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_m1_load : STD_LOGIC_VECTOR (6 downto 0);
    signal n1_3_fu_162 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal select_ln64_1_fu_475_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten6_fu_166 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln64_1_fu_377_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_indvar_flatten6_load : STD_LOGIC_VECTOR (10 downto 0);
    signal aPipes_8_read_local : STD_LOGIC;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal aPipes_9_write_local : STD_LOGIC;
    signal bPipes_8_read_local : STD_LOGIC;
    signal bPipes_9_write_local : STD_LOGIC;
    signal aBuffer_we0_local : STD_LOGIC;
    signal aBuffer_ce0_local : STD_LOGIC;
    signal aBuffer_ce1_local : STD_LOGIC;
    signal cBuffer_ce1_local : STD_LOGIC;
    signal cBuffer_we0_local : STD_LOGIC;
    signal tmp_28_fu_1015_p9 : STD_LOGIC_VECTOR (255 downto 0);
    signal cBuffer_ce0_local : STD_LOGIC;
    signal grp_fu_289_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_293_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_297_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_301_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_305_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_309_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_313_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_317_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_321_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_325_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_329_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_333_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_337_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_341_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_345_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_349_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_400_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_416_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln82_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln64_fu_469_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln64_fu_482_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal add106_fu_491_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_fu_504_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add106_cast_fu_496_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2_fu_528_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln67_fu_535_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add115_fu_538_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_fu_549_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add1_fu_552_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln170_fu_578_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln_fu_587_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_601_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln125_1_fu_616_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_630_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln125_2_fu_645_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_659_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln125_3_fu_674_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_688_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln125_4_fu_703_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_717_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln125_5_fu_732_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_746_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln125_6_fu_761_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_fu_775_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal cPrev_1_fu_790_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal inBounds_fu_903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_289_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inBounds_8_fu_914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_293_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inBounds_9_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_297_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inBounds_10_fu_936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_301_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inBounds_11_fu_947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_305_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inBounds_12_fu_958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_309_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inBounds_13_fu_969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_313_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inBounds_14_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_317_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_7_fu_1012_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_6_fu_1009_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_5_fu_1006_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_4_fu_1003_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_3_fu_1000_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_2_fu_997_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_1_fu_994_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln36_fu_991_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_289_ce : STD_LOGIC;
    signal grp_fu_293_ce : STD_LOGIC;
    signal grp_fu_297_ce : STD_LOGIC;
    signal grp_fu_301_ce : STD_LOGIC;
    signal grp_fu_305_ce : STD_LOGIC;
    signal grp_fu_309_ce : STD_LOGIC;
    signal grp_fu_313_ce : STD_LOGIC;
    signal grp_fu_317_ce : STD_LOGIC;
    signal grp_fu_321_ce : STD_LOGIC;
    signal grp_fu_325_ce : STD_LOGIC;
    signal grp_fu_329_ce : STD_LOGIC;
    signal grp_fu_333_ce : STD_LOGIC;
    signal grp_fu_337_ce : STD_LOGIC;
    signal grp_fu_341_ce : STD_LOGIC;
    signal grp_fu_345_ce : STD_LOGIC;
    signal grp_fu_349_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op66_store_state2 : BOOLEAN;
    signal ap_enable_operation_66 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_enable_operation_71 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_enable_operation_77 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component MatrixMultiplicationKernel_fadd_32ns_32ns_32_3_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MatrixMultiplicationKernel_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fadd_32ns_32ns_32_3_full_dsp_1_U547 : component MatrixMultiplicationKernel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_289_p0,
        din1 => res_35_reg_1254,
        ce => grp_fu_289_ce,
        dout => grp_fu_289_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U548 : component MatrixMultiplicationKernel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_293_p0,
        din1 => res_36_reg_1264,
        ce => grp_fu_293_ce,
        dout => grp_fu_293_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U549 : component MatrixMultiplicationKernel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_297_p0,
        din1 => res_37_reg_1274,
        ce => grp_fu_297_ce,
        dout => grp_fu_297_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U550 : component MatrixMultiplicationKernel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_301_p0,
        din1 => res_38_reg_1284,
        ce => grp_fu_301_ce,
        dout => grp_fu_301_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U551 : component MatrixMultiplicationKernel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_305_p0,
        din1 => res_39_reg_1294,
        ce => grp_fu_305_ce,
        dout => grp_fu_305_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U552 : component MatrixMultiplicationKernel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_309_p0,
        din1 => res_40_reg_1304,
        ce => grp_fu_309_ce,
        dout => grp_fu_309_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U553 : component MatrixMultiplicationKernel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_313_p0,
        din1 => res_41_reg_1314,
        ce => grp_fu_313_ce,
        dout => grp_fu_313_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U554 : component MatrixMultiplicationKernel_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_317_p0,
        din1 => res_42_reg_1324,
        ce => grp_fu_317_ce,
        dout => grp_fu_317_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U555 : component MatrixMultiplicationKernel_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln32_fu_566_p1,
        din1 => grp_fu_321_p1,
        ce => grp_fu_321_ce,
        dout => grp_fu_321_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U556 : component MatrixMultiplicationKernel_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln32_fu_566_p1,
        din1 => grp_fu_325_p1,
        ce => grp_fu_325_ce,
        dout => grp_fu_325_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U557 : component MatrixMultiplicationKernel_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln32_fu_566_p1,
        din1 => grp_fu_329_p1,
        ce => grp_fu_329_ce,
        dout => grp_fu_329_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U558 : component MatrixMultiplicationKernel_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln32_fu_566_p1,
        din1 => grp_fu_333_p1,
        ce => grp_fu_333_ce,
        dout => grp_fu_333_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U559 : component MatrixMultiplicationKernel_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln32_fu_566_p1,
        din1 => grp_fu_337_p1,
        ce => grp_fu_337_ce,
        dout => grp_fu_337_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U560 : component MatrixMultiplicationKernel_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln32_fu_566_p1,
        din1 => grp_fu_341_p1,
        ce => grp_fu_341_ce,
        dout => grp_fu_341_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U561 : component MatrixMultiplicationKernel_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln32_fu_566_p1,
        din1 => grp_fu_345_p1,
        ce => grp_fu_345_ce,
        dout => grp_fu_345_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U562 : component MatrixMultiplicationKernel_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln32_fu_566_p1,
        din1 => grp_fu_349_p1,
        ce => grp_fu_349_ce,
        dout => grp_fu_349_p2);

    flow_control_loop_pipe_sequential_init_U : component MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten6_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln64_fu_371_p2 = ap_const_lv1_0))) then 
                    indvar_flatten6_fu_166 <= add_ln64_1_fu_377_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten6_fu_166 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    m1_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln64_fu_371_p2 = ap_const_lv1_0))) then 
                    m1_fu_158 <= add_ln67_fu_450_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    m1_fu_158 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    n1_3_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    n1_3_fu_162 <= ap_const_lv5_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    n1_3_fu_162 <= select_ln64_1_fu_475_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add91_reg_1129 <= add91_fu_486_p2;
                and_ln80_1_reg_1121 <= and_ln80_1_fu_438_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                empty_160_reg_1134 <= empty_160_fu_500_p1;
                icmp_ln67_reg_1110 <= icmp_ln67_fu_386_p2;
                icmp_ln85_reg_1125 <= icmp_ln85_fu_444_p2;
                inBoundsN_reg_1139 <= inBoundsN_fu_514_p2;
                select_ln64_reg_1115 <= select_ln64_fu_392_p3;
                select_ln64_reg_1115_pp0_iter1_reg <= select_ln64_reg_1115;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                bitcast_ln32_10_reg_1358 <= bitcast_ln32_10_fu_887_p1;
                bitcast_ln32_10_reg_1358_pp0_iter6_reg <= bitcast_ln32_10_reg_1358;
                bitcast_ln32_12_reg_1364 <= bitcast_ln32_12_fu_891_p1;
                bitcast_ln32_12_reg_1364_pp0_iter6_reg <= bitcast_ln32_12_reg_1364;
                bitcast_ln32_14_reg_1370 <= bitcast_ln32_14_fu_895_p1;
                bitcast_ln32_14_reg_1370_pp0_iter6_reg <= bitcast_ln32_14_reg_1370;
                bitcast_ln32_16_reg_1376 <= bitcast_ln32_16_fu_899_p1;
                bitcast_ln32_16_reg_1376_pp0_iter6_reg <= bitcast_ln32_16_reg_1376;
                bitcast_ln32_2_reg_1334 <= bitcast_ln32_2_fu_871_p1;
                bitcast_ln32_2_reg_1334_pp0_iter6_reg <= bitcast_ln32_2_reg_1334;
                bitcast_ln32_4_reg_1340 <= bitcast_ln32_4_fu_875_p1;
                bitcast_ln32_4_reg_1340_pp0_iter6_reg <= bitcast_ln32_4_reg_1340;
                bitcast_ln32_6_reg_1346 <= bitcast_ln32_6_fu_879_p1;
                bitcast_ln32_6_reg_1346_pp0_iter6_reg <= bitcast_ln32_6_reg_1346;
                bitcast_ln32_8_reg_1352 <= bitcast_ln32_8_fu_883_p1;
                bitcast_ln32_8_reg_1352_pp0_iter6_reg <= bitcast_ln32_8_reg_1352;
                cBuffer_addr_reg_1156 <= add115_cast_fu_544_p1(10 - 1 downto 0);
                cBuffer_addr_reg_1156_pp0_iter4_reg <= cBuffer_addr_reg_1156;
                cBuffer_addr_reg_1156_pp0_iter5_reg <= cBuffer_addr_reg_1156_pp0_iter4_reg;
                cBuffer_addr_reg_1156_pp0_iter6_reg <= cBuffer_addr_reg_1156_pp0_iter5_reg;
                cBuffer_addr_reg_1156_pp0_iter7_reg <= cBuffer_addr_reg_1156_pp0_iter6_reg;
                empty_160_reg_1134_pp0_iter2_reg <= empty_160_reg_1134;
                inBoundsM_10_reg_1204 <= inBoundsM_10_fu_654_p2;
                inBoundsM_10_reg_1204_pp0_iter4_reg <= inBoundsM_10_reg_1204;
                inBoundsM_10_reg_1204_pp0_iter5_reg <= inBoundsM_10_reg_1204_pp0_iter4_reg;
                inBoundsM_10_reg_1204_pp0_iter6_reg <= inBoundsM_10_reg_1204_pp0_iter5_reg;
                inBoundsM_11_reg_1214 <= inBoundsM_11_fu_683_p2;
                inBoundsM_11_reg_1214_pp0_iter4_reg <= inBoundsM_11_reg_1214;
                inBoundsM_11_reg_1214_pp0_iter5_reg <= inBoundsM_11_reg_1214_pp0_iter4_reg;
                inBoundsM_11_reg_1214_pp0_iter6_reg <= inBoundsM_11_reg_1214_pp0_iter5_reg;
                inBoundsM_12_reg_1224 <= inBoundsM_12_fu_712_p2;
                inBoundsM_12_reg_1224_pp0_iter4_reg <= inBoundsM_12_reg_1224;
                inBoundsM_12_reg_1224_pp0_iter5_reg <= inBoundsM_12_reg_1224_pp0_iter4_reg;
                inBoundsM_12_reg_1224_pp0_iter6_reg <= inBoundsM_12_reg_1224_pp0_iter5_reg;
                inBoundsM_13_reg_1234 <= inBoundsM_13_fu_741_p2;
                inBoundsM_13_reg_1234_pp0_iter4_reg <= inBoundsM_13_reg_1234;
                inBoundsM_13_reg_1234_pp0_iter5_reg <= inBoundsM_13_reg_1234_pp0_iter4_reg;
                inBoundsM_13_reg_1234_pp0_iter6_reg <= inBoundsM_13_reg_1234_pp0_iter5_reg;
                inBoundsM_14_reg_1244 <= inBoundsM_14_fu_770_p2;
                inBoundsM_14_reg_1244_pp0_iter4_reg <= inBoundsM_14_reg_1244;
                inBoundsM_14_reg_1244_pp0_iter5_reg <= inBoundsM_14_reg_1244_pp0_iter4_reg;
                inBoundsM_14_reg_1244_pp0_iter6_reg <= inBoundsM_14_reg_1244_pp0_iter5_reg;
                inBoundsM_8_reg_1184 <= inBoundsM_8_fu_596_p2;
                inBoundsM_8_reg_1184_pp0_iter4_reg <= inBoundsM_8_reg_1184;
                inBoundsM_8_reg_1184_pp0_iter5_reg <= inBoundsM_8_reg_1184_pp0_iter4_reg;
                inBoundsM_8_reg_1184_pp0_iter6_reg <= inBoundsM_8_reg_1184_pp0_iter5_reg;
                inBoundsM_9_reg_1194 <= inBoundsM_9_fu_625_p2;
                inBoundsM_9_reg_1194_pp0_iter4_reg <= inBoundsM_9_reg_1194;
                inBoundsM_9_reg_1194_pp0_iter5_reg <= inBoundsM_9_reg_1194_pp0_iter4_reg;
                inBoundsM_9_reg_1194_pp0_iter6_reg <= inBoundsM_9_reg_1194_pp0_iter5_reg;
                inBoundsM_reg_1162 <= inBoundsM_fu_561_p2;
                inBoundsM_reg_1162_pp0_iter4_reg <= inBoundsM_reg_1162;
                inBoundsM_reg_1162_pp0_iter5_reg <= inBoundsM_reg_1162_pp0_iter4_reg;
                inBoundsM_reg_1162_pp0_iter6_reg <= inBoundsM_reg_1162_pp0_iter5_reg;
                inBoundsN_reg_1139_pp0_iter2_reg <= inBoundsN_reg_1139;
                inBoundsN_reg_1139_pp0_iter3_reg <= inBoundsN_reg_1139_pp0_iter2_reg;
                inBoundsN_reg_1139_pp0_iter4_reg <= inBoundsN_reg_1139_pp0_iter3_reg;
                inBoundsN_reg_1139_pp0_iter5_reg <= inBoundsN_reg_1139_pp0_iter4_reg;
                inBoundsN_reg_1139_pp0_iter6_reg <= inBoundsN_reg_1139_pp0_iter5_reg;
                res_35_reg_1254 <= grp_fu_321_p2;
                res_36_reg_1264 <= grp_fu_325_p2;
                res_37_reg_1274 <= grp_fu_329_p2;
                res_38_reg_1284 <= grp_fu_333_p2;
                res_39_reg_1294 <= grp_fu_337_p2;
                res_40_reg_1304 <= grp_fu_341_p2;
                res_41_reg_1314 <= grp_fu_345_p2;
                res_42_reg_1324 <= grp_fu_349_p2;
                select_ln296_1_reg_1387 <= select_ln296_1_fu_918_p3;
                select_ln296_2_reg_1392 <= select_ln296_2_fu_929_p3;
                select_ln296_3_reg_1397 <= select_ln296_3_fu_940_p3;
                select_ln296_4_reg_1402 <= select_ln296_4_fu_951_p3;
                select_ln296_5_reg_1407 <= select_ln296_5_fu_962_p3;
                select_ln296_6_reg_1412 <= select_ln296_6_fu_973_p3;
                select_ln296_7_reg_1417 <= select_ln296_7_fu_984_p3;
                select_ln296_reg_1382 <= select_ln296_fu_907_p3;
                select_ln64_reg_1115_pp0_iter2_reg <= select_ln64_reg_1115_pp0_iter1_reg;
                tmp_15_reg_1269 <= cPrev_1_fu_790_p3(63 downto 32);
                tmp_17_reg_1279 <= cPrev_1_fu_790_p3(95 downto 64);
                tmp_19_reg_1289 <= cPrev_1_fu_790_p3(127 downto 96);
                tmp_21_reg_1299 <= cPrev_1_fu_790_p3(159 downto 128);
                tmp_23_reg_1309 <= cPrev_1_fu_790_p3(191 downto 160);
                tmp_25_reg_1319 <= cPrev_1_fu_790_p3(223 downto 192);
                tmp_27_reg_1329 <= cPrev_1_fu_790_p3(255 downto 224);
                trunc_ln170_2_reg_1259 <= trunc_ln170_2_fu_797_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    aBuffer_address0 <= add_cast_fu_509_p1(5 - 1 downto 0);
    aBuffer_address1 <= add91_cast_fu_524_p1(5 - 1 downto 0);
    aBuffer_ce0 <= aBuffer_ce0_local;

    aBuffer_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            aBuffer_ce0_local <= ap_const_logic_1;
        else 
            aBuffer_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    aBuffer_ce1 <= aBuffer_ce1_local;

    aBuffer_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            aBuffer_ce1_local <= ap_const_logic_1;
        else 
            aBuffer_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    aBuffer_d0 <= aPipes_8_dout;
    aBuffer_we0 <= aBuffer_we0_local;

    aBuffer_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln80_1_reg_1121, icmp_ln85_reg_1125, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln85_reg_1125 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln80_1_reg_1121) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            aBuffer_we0_local <= ap_const_logic_1;
        else 
            aBuffer_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    aPipes_8_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, aPipes_8_empty_n, and_ln80_1_reg_1121, ap_block_pp0_stage0)
    begin
        if (((ap_const_lv1_1 = and_ln80_1_reg_1121) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            aPipes_8_blk_n <= aPipes_8_empty_n;
        else 
            aPipes_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aPipes_8_read <= aPipes_8_read_local;

    aPipes_8_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln80_1_reg_1121, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln80_1_reg_1121) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            aPipes_8_read_local <= ap_const_logic_1;
        else 
            aPipes_8_read_local <= ap_const_logic_0;
        end if; 
    end process;


    aPipes_9_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, aPipes_9_full_n, ap_predicate_op64_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op64_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            aPipes_9_blk_n <= aPipes_9_full_n;
        else 
            aPipes_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aPipes_9_din <= aPipes_8_dout;
    aPipes_9_write <= aPipes_9_write_local;

    aPipes_9_write_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op64_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op64_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            aPipes_9_write_local <= ap_const_logic_1;
        else 
            aPipes_9_write_local <= ap_const_logic_0;
        end if; 
    end process;

    add106_cast_fu_496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add106_fu_491_p2),32));
    add106_fu_491_p2 <= std_logic_vector(unsigned(mul) + unsigned(zext_ln64_fu_482_p1));
    add115_cast_fu_544_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add115_fu_538_p2),64));
    add115_fu_538_p2 <= std_logic_vector(unsigned(mul2_fu_528_p3) + unsigned(zext_ln67_fu_535_p1));
    add1_fu_552_p4 <= ((m0 & empty_fu_549_p1) & ap_const_lv3_0);
    add91_cast_fu_524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add91_reg_1129),64));
    add91_fu_486_p2 <= std_logic_vector(unsigned(select_ln64_1_fu_475_p3) + unsigned(cond90));
    add_cast_fu_509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_fu_504_p2),64));
    add_fu_504_p2 <= std_logic_vector(unsigned(select_ln64_1_fu_475_p3) + unsigned(cond));
    add_ln64_1_fu_377_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten6_load) + unsigned(ap_const_lv11_1));
    add_ln64_fu_469_p2 <= std_logic_vector(unsigned(n1_3_fu_162) + unsigned(ap_const_lv5_1));
    add_ln67_fu_450_p2 <= std_logic_vector(unsigned(select_ln64_fu_392_p3) + unsigned(ap_const_lv7_1));
    and_ln80_1_fu_438_p2 <= (icmp_ln83_fu_426_p2 and and_ln80_fu_432_p2);
    and_ln80_fu_432_p2 <= (icmp_ln82_fu_410_p2 and brmerge282);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_state2_pp0_stage0_iter1, ap_block_state4_pp0_stage0_iter3)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_state2_pp0_stage0_iter1, ap_block_state4_pp0_stage0_iter3)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_state2_pp0_stage0_iter1, ap_block_state4_pp0_stage0_iter3)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(aPipes_8_empty_n, and_ln80_1_reg_1121, aPipes_9_full_n, ap_predicate_op64_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_predicate_op64_write_state2 = ap_const_boolean_1) and (ap_const_logic_0 = aPipes_9_full_n)) or ((ap_const_lv1_1 = and_ln80_1_reg_1121) and (ap_const_logic_0 = aPipes_8_empty_n)));
    end process;


    ap_block_state4_pp0_stage0_iter3_assign_proc : process(bPipes_8_empty_n, bPipes_9_full_n)
    begin
                ap_block_state4_pp0_stage0_iter3 <= ((bPipes_9_full_n = ap_const_logic_0) or (bPipes_8_empty_n = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln64_fu_371_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln64_fu_371_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_66_assign_proc : process(ap_predicate_op66_store_state2)
    begin
                ap_enable_operation_66 <= (ap_predicate_op66_store_state2 = ap_const_boolean_1);
    end process;

        ap_enable_operation_71 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_77 <= (ap_const_boolean_1 = ap_const_boolean_1);
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_predicate_op64_write_state2_assign_proc : process(and_ln80_1_reg_1121, icmp_ln85_reg_1125)
    begin
                ap_predicate_op64_write_state2 <= ((icmp_ln85_reg_1125 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln80_1_reg_1121));
    end process;


    ap_predicate_op66_store_state2_assign_proc : process(and_ln80_1_reg_1121, icmp_ln85_reg_1125)
    begin
                ap_predicate_op66_store_state2 <= ((icmp_ln85_reg_1125 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln80_1_reg_1121));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten6_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten6_fu_166)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten6_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_indvar_flatten6_load <= indvar_flatten6_fu_166;
        end if; 
    end process;


    ap_sig_allocacmp_m1_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, m1_fu_158, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_m1_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_m1_load <= m1_fu_158;
        end if; 
    end process;


    bPipes_8_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, bPipes_8_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            bPipes_8_blk_n <= bPipes_8_empty_n;
        else 
            bPipes_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bPipes_8_read <= bPipes_8_read_local;

    bPipes_8_read_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bPipes_8_read_local <= ap_const_logic_1;
        else 
            bPipes_8_read_local <= ap_const_logic_0;
        end if; 
    end process;


    bPipes_9_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, bPipes_9_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            bPipes_9_blk_n <= bPipes_9_full_n;
        else 
            bPipes_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bPipes_9_din <= bPipes_8_dout;
    bPipes_9_write <= bPipes_9_write_local;

    bPipes_9_write_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bPipes_9_write_local <= ap_const_logic_1;
        else 
            bPipes_9_write_local <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln32_10_fu_887_p1 <= tmp_21_reg_1299;
    bitcast_ln32_12_fu_891_p1 <= tmp_23_reg_1309;
    bitcast_ln32_14_fu_895_p1 <= tmp_25_reg_1319;
    bitcast_ln32_16_fu_899_p1 <= tmp_27_reg_1329;
    bitcast_ln32_2_fu_871_p1 <= trunc_ln170_2_reg_1259;
    bitcast_ln32_4_fu_875_p1 <= tmp_15_reg_1269;
    bitcast_ln32_6_fu_879_p1 <= tmp_17_reg_1279;
    bitcast_ln32_8_fu_883_p1 <= tmp_19_reg_1289;
    bitcast_ln32_fu_566_p1 <= aBuffer_q1;
    bitcast_ln36_1_fu_994_p1 <= select_ln296_1_reg_1387;
    bitcast_ln36_2_fu_997_p1 <= select_ln296_2_reg_1392;
    bitcast_ln36_3_fu_1000_p1 <= select_ln296_3_reg_1397;
    bitcast_ln36_4_fu_1003_p1 <= select_ln296_4_reg_1402;
    bitcast_ln36_5_fu_1006_p1 <= select_ln296_5_reg_1407;
    bitcast_ln36_6_fu_1009_p1 <= select_ln296_6_reg_1412;
    bitcast_ln36_7_fu_1012_p1 <= select_ln296_7_reg_1417;
    bitcast_ln36_fu_991_p1 <= select_ln296_reg_1382;
    cBuffer_address0 <= cBuffer_addr_reg_1156_pp0_iter7_reg;
    cBuffer_address1 <= add115_cast_fu_544_p1(10 - 1 downto 0);
    cBuffer_ce0 <= cBuffer_ce0_local;

    cBuffer_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cBuffer_ce0_local <= ap_const_logic_1;
        else 
            cBuffer_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    cBuffer_ce1 <= cBuffer_ce1_local;

    cBuffer_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cBuffer_ce1_local <= ap_const_logic_1;
        else 
            cBuffer_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    cBuffer_d0 <= tmp_28_fu_1015_p9;
    cBuffer_we0 <= cBuffer_we0_local;

    cBuffer_we0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cBuffer_we0_local <= ap_const_logic_1;
        else 
            cBuffer_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    cPrev_1_fu_790_p3 <= 
        ap_const_lv256_lc_1 when (cmp111(0) = '1') else 
        cBuffer_q1;
    empty_160_fu_500_p1 <= select_ln64_1_fu_475_p3(4 - 1 downto 0);
    empty_fu_549_p1 <= select_ln64_reg_1115_pp0_iter2_reg(6 - 1 downto 0);

    grp_fu_289_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_289_ce <= ap_const_logic_1;
        else 
            grp_fu_289_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_289_p0 <= trunc_ln170_2_reg_1259;

    grp_fu_293_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_293_ce <= ap_const_logic_1;
        else 
            grp_fu_293_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_293_p0 <= tmp_15_reg_1269;

    grp_fu_297_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_297_ce <= ap_const_logic_1;
        else 
            grp_fu_297_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_297_p0 <= tmp_17_reg_1279;

    grp_fu_301_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_301_ce <= ap_const_logic_1;
        else 
            grp_fu_301_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_301_p0 <= tmp_19_reg_1289;

    grp_fu_305_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_305_ce <= ap_const_logic_1;
        else 
            grp_fu_305_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_305_p0 <= tmp_21_reg_1299;

    grp_fu_309_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_309_ce <= ap_const_logic_1;
        else 
            grp_fu_309_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_309_p0 <= tmp_23_reg_1309;

    grp_fu_313_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_313_ce <= ap_const_logic_1;
        else 
            grp_fu_313_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_313_p0 <= tmp_25_reg_1319;

    grp_fu_317_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_317_ce <= ap_const_logic_1;
        else 
            grp_fu_317_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_317_p0 <= tmp_27_reg_1329;

    grp_fu_321_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_321_ce <= ap_const_logic_1;
        else 
            grp_fu_321_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_321_p1 <= trunc_ln170_fu_578_p1;

    grp_fu_325_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_325_ce <= ap_const_logic_1;
        else 
            grp_fu_325_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_325_p1 <= tmp_s_fu_601_p4;

    grp_fu_329_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_329_ce <= ap_const_logic_1;
        else 
            grp_fu_329_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_329_p1 <= tmp_16_fu_630_p4;

    grp_fu_333_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_333_ce <= ap_const_logic_1;
        else 
            grp_fu_333_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_333_p1 <= tmp_18_fu_659_p4;

    grp_fu_337_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_337_ce <= ap_const_logic_1;
        else 
            grp_fu_337_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_337_p1 <= tmp_20_fu_688_p4;

    grp_fu_341_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_341_ce <= ap_const_logic_1;
        else 
            grp_fu_341_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_341_p1 <= tmp_22_fu_717_p4;

    grp_fu_345_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_345_ce <= ap_const_logic_1;
        else 
            grp_fu_345_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_345_p1 <= tmp_24_fu_746_p4;

    grp_fu_349_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_349_ce <= ap_const_logic_1;
        else 
            grp_fu_349_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_349_p1 <= tmp_26_fu_775_p4;
    icmp_ln64_fu_371_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten6_load = ap_const_lv11_400) else "0";
    icmp_ln67_fu_386_p2 <= "1" when (ap_sig_allocacmp_m1_load = ap_const_lv7_40) else "0";
    icmp_ln82_fu_410_p2 <= "0" when (tmp_fu_400_p4 = ap_const_lv4_0) else "1";
    icmp_ln83_fu_426_p2 <= "1" when (tmp_3_fu_416_p4 = ap_const_lv2_0) else "0";
    icmp_ln85_fu_444_p2 <= "1" when (select_ln64_fu_392_p3 = ap_const_lv7_8) else "0";
    inBoundsM_10_fu_654_p2 <= "1" when (unsigned(or_ln125_2_fu_645_p4) < unsigned(size_m)) else "0";
    inBoundsM_11_fu_683_p2 <= "1" when (unsigned(or_ln125_3_fu_674_p4) < unsigned(size_m)) else "0";
    inBoundsM_12_fu_712_p2 <= "1" when (unsigned(or_ln125_4_fu_703_p4) < unsigned(size_m)) else "0";
    inBoundsM_13_fu_741_p2 <= "1" when (unsigned(or_ln125_5_fu_732_p4) < unsigned(size_m)) else "0";
    inBoundsM_14_fu_770_p2 <= "1" when (unsigned(or_ln125_6_fu_761_p4) < unsigned(size_m)) else "0";
    inBoundsM_8_fu_596_p2 <= "1" when (unsigned(or_ln_fu_587_p4) < unsigned(size_m)) else "0";
    inBoundsM_9_fu_625_p2 <= "1" when (unsigned(or_ln125_1_fu_616_p4) < unsigned(size_m)) else "0";
    inBoundsM_fu_561_p2 <= "1" when (unsigned(add1_fu_552_p4) < unsigned(size_m)) else "0";
    inBoundsN_fu_514_p2 <= "1" when (unsigned(add106_cast_fu_496_p1) < unsigned(size_n)) else "0";
    inBounds_10_fu_936_p2 <= (inBoundsN_reg_1139_pp0_iter6_reg and inBoundsM_10_reg_1204_pp0_iter6_reg);
    inBounds_11_fu_947_p2 <= (inBoundsN_reg_1139_pp0_iter6_reg and inBoundsM_11_reg_1214_pp0_iter6_reg);
    inBounds_12_fu_958_p2 <= (inBoundsN_reg_1139_pp0_iter6_reg and inBoundsM_12_reg_1224_pp0_iter6_reg);
    inBounds_13_fu_969_p2 <= (inBoundsN_reg_1139_pp0_iter6_reg and inBoundsM_13_reg_1234_pp0_iter6_reg);
    inBounds_14_fu_980_p2 <= (inBoundsN_reg_1139_pp0_iter6_reg and inBoundsM_14_reg_1244_pp0_iter6_reg);
    inBounds_8_fu_914_p2 <= (inBoundsN_reg_1139_pp0_iter6_reg and inBoundsM_8_reg_1184_pp0_iter6_reg);
    inBounds_9_fu_925_p2 <= (inBoundsN_reg_1139_pp0_iter6_reg and inBoundsM_9_reg_1194_pp0_iter6_reg);
    inBounds_fu_903_p2 <= (inBoundsN_reg_1139_pp0_iter6_reg and inBoundsM_reg_1162_pp0_iter6_reg);
    mul2_fu_528_p3 <= (empty_160_reg_1134_pp0_iter2_reg & ap_const_lv6_0);
    or_ln125_1_fu_616_p4 <= ((m0 & empty_fu_549_p1) & ap_const_lv3_2);
    or_ln125_2_fu_645_p4 <= ((m0 & empty_fu_549_p1) & ap_const_lv3_3);
    or_ln125_3_fu_674_p4 <= ((m0 & empty_fu_549_p1) & ap_const_lv3_4);
    or_ln125_4_fu_703_p4 <= ((m0 & empty_fu_549_p1) & ap_const_lv3_5);
    or_ln125_5_fu_732_p4 <= ((m0 & empty_fu_549_p1) & ap_const_lv3_6);
    or_ln125_6_fu_761_p4 <= ((m0 & empty_fu_549_p1) & ap_const_lv3_7);
    or_ln_fu_587_p4 <= ((m0 & empty_fu_549_p1) & ap_const_lv3_1);
    select_ln296_1_fu_918_p3 <= 
        grp_fu_293_p2 when (inBounds_8_fu_914_p2(0) = '1') else 
        bitcast_ln32_4_reg_1340_pp0_iter6_reg;
    select_ln296_2_fu_929_p3 <= 
        grp_fu_297_p2 when (inBounds_9_fu_925_p2(0) = '1') else 
        bitcast_ln32_6_reg_1346_pp0_iter6_reg;
    select_ln296_3_fu_940_p3 <= 
        grp_fu_301_p2 when (inBounds_10_fu_936_p2(0) = '1') else 
        bitcast_ln32_8_reg_1352_pp0_iter6_reg;
    select_ln296_4_fu_951_p3 <= 
        grp_fu_305_p2 when (inBounds_11_fu_947_p2(0) = '1') else 
        bitcast_ln32_10_reg_1358_pp0_iter6_reg;
    select_ln296_5_fu_962_p3 <= 
        grp_fu_309_p2 when (inBounds_12_fu_958_p2(0) = '1') else 
        bitcast_ln32_12_reg_1364_pp0_iter6_reg;
    select_ln296_6_fu_973_p3 <= 
        grp_fu_313_p2 when (inBounds_13_fu_969_p2(0) = '1') else 
        bitcast_ln32_14_reg_1370_pp0_iter6_reg;
    select_ln296_7_fu_984_p3 <= 
        grp_fu_317_p2 when (inBounds_14_fu_980_p2(0) = '1') else 
        bitcast_ln32_16_reg_1376_pp0_iter6_reg;
    select_ln296_fu_907_p3 <= 
        grp_fu_289_p2 when (inBounds_fu_903_p2(0) = '1') else 
        bitcast_ln32_2_reg_1334_pp0_iter6_reg;
    select_ln64_1_fu_475_p3 <= 
        add_ln64_fu_469_p2 when (icmp_ln67_reg_1110(0) = '1') else 
        n1_3_fu_162;
    select_ln64_fu_392_p3 <= 
        ap_const_lv7_0 when (icmp_ln67_fu_386_p2(0) = '1') else 
        ap_sig_allocacmp_m1_load;
    tmp_16_fu_630_p4 <= bPipes_8_dout(95 downto 64);
    tmp_18_fu_659_p4 <= bPipes_8_dout(127 downto 96);
    tmp_20_fu_688_p4 <= bPipes_8_dout(159 downto 128);
    tmp_22_fu_717_p4 <= bPipes_8_dout(191 downto 160);
    tmp_24_fu_746_p4 <= bPipes_8_dout(223 downto 192);
    tmp_26_fu_775_p4 <= bPipes_8_dout(255 downto 224);
    tmp_28_fu_1015_p9 <= (((((((bitcast_ln36_7_fu_1012_p1 & bitcast_ln36_6_fu_1009_p1) & bitcast_ln36_5_fu_1006_p1) & bitcast_ln36_4_fu_1003_p1) & bitcast_ln36_3_fu_1000_p1) & bitcast_ln36_2_fu_997_p1) & bitcast_ln36_1_fu_994_p1) & bitcast_ln36_fu_991_p1);
    tmp_3_fu_416_p4 <= select_ln64_fu_392_p3(6 downto 5);
    tmp_fu_400_p4 <= select_ln64_fu_392_p3(6 downto 3);
    tmp_s_fu_601_p4 <= bPipes_8_dout(63 downto 32);
    trunc_ln170_2_fu_797_p1 <= cPrev_1_fu_790_p3(32 - 1 downto 0);
    trunc_ln170_fu_578_p1 <= bPipes_8_dout(32 - 1 downto 0);
    zext_ln64_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln64_1_fu_475_p3),27));
    zext_ln67_fu_535_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln64_reg_1115_pp0_iter2_reg),10));
end behav;
