
can-sniffer-v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093b0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  08009470  08009470  0000a470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095e4  080095e4  0000b074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080095e4  080095e4  0000b074  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080095e4  080095e4  0000b074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095e4  080095e4  0000a5e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080095e8  080095e8  0000a5e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080095ec  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d28  20000078  08009660  0000b078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001da0  08009660  0000bda0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018d6d  00000000  00000000  0000b09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039fb  00000000  00000000  00023e09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001638  00000000  00000000  00027808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001154  00000000  00000000  00028e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d30b  00000000  00000000  00029f94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d526  00000000  00000000  0004729f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2eff  00000000  00000000  000647c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001076c4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005544  00000000  00000000  00107708  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0010cc4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000078 	.word	0x20000078
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08009458 	.word	0x08009458

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000007c 	.word	0x2000007c
 8000104:	08009458 	.word	0x08009458

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <CANbus_Init>:

//	static void CAN_Receive(void);
static void CAN_Config(void);


void CANbus_Init(void){
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
	CANqueue_write_index = CANqueue_read_index=0;
 8000238:	2200      	movs	r2, #0
 800023a:	4b06      	ldr	r3, [pc, #24]	@ (8000254 <CANbus_Init+0x20>)
 800023c:	601a      	str	r2, [r3, #0]
 800023e:	4b06      	ldr	r3, [pc, #24]	@ (8000258 <CANbus_Init+0x24>)
 8000240:	601a      	str	r2, [r3, #0]
	collection_active=0;
 8000242:	4b06      	ldr	r3, [pc, #24]	@ (800025c <CANbus_Init+0x28>)
 8000244:	2200      	movs	r2, #0
 8000246:	601a      	str	r2, [r3, #0]
	CAN_Config();
 8000248:	f000 f814 	bl	8000274 <CAN_Config>
//		CAN_Receive();
}
 800024c:	46c0      	nop			@ (mov r8, r8)
 800024e:	46bd      	mov	sp, r7
 8000250:	bd80      	pop	{r7, pc}
 8000252:	46c0      	nop			@ (mov r8, r8)
 8000254:	20001098 	.word	0x20001098
 8000258:	20001094 	.word	0x20001094
 800025c:	2000109c 	.word	0x2000109c

08000260 <CAN_EnableCollection>:

void CAN_EnableCollection(void){
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
	collection_active = 1;
 8000264:	4b02      	ldr	r3, [pc, #8]	@ (8000270 <CAN_EnableCollection+0x10>)
 8000266:	2201      	movs	r2, #1
 8000268:	601a      	str	r2, [r3, #0]
}
 800026a:	46c0      	nop			@ (mov r8, r8)
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}
 8000270:	2000109c 	.word	0x2000109c

08000274 <CAN_Config>:

static void CAN_Config(void){
 8000274:	b580      	push	{r7, lr}
 8000276:	b08a      	sub	sp, #40	@ 0x28
 8000278:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef sFilterConfig;
//		static CanRxMsgTypeDef RxMessage;

	hcan.Instance = CAN;
 800027a:	4b33      	ldr	r3, [pc, #204]	@ (8000348 <CAN_Config+0xd4>)
 800027c:	4a33      	ldr	r2, [pc, #204]	@ (800034c <CAN_Config+0xd8>)
 800027e:	601a      	str	r2, [r3, #0]
	hcan.Init.Prescaler = 6;
 8000280:	4b31      	ldr	r3, [pc, #196]	@ (8000348 <CAN_Config+0xd4>)
 8000282:	2206      	movs	r2, #6
 8000284:	605a      	str	r2, [r3, #4]
	hcan.Init.Mode = CAN_MODE_NORMAL;
 8000286:	4b30      	ldr	r3, [pc, #192]	@ (8000348 <CAN_Config+0xd4>)
 8000288:	2200      	movs	r2, #0
 800028a:	609a      	str	r2, [r3, #8]
	hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800028c:	4b2e      	ldr	r3, [pc, #184]	@ (8000348 <CAN_Config+0xd4>)
 800028e:	2200      	movs	r2, #0
 8000290:	60da      	str	r2, [r3, #12]
	hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8000292:	4b2d      	ldr	r3, [pc, #180]	@ (8000348 <CAN_Config+0xd4>)
 8000294:	22b0      	movs	r2, #176	@ 0xb0
 8000296:	0312      	lsls	r2, r2, #12
 8000298:	611a      	str	r2, [r3, #16]
	hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 800029a:	4b2b      	ldr	r3, [pc, #172]	@ (8000348 <CAN_Config+0xd4>)
 800029c:	2280      	movs	r2, #128	@ 0x80
 800029e:	0392      	lsls	r2, r2, #14
 80002a0:	615a      	str	r2, [r3, #20]
	hcan.Init.TimeTriggeredMode = DISABLE;
 80002a2:	4b29      	ldr	r3, [pc, #164]	@ (8000348 <CAN_Config+0xd4>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	761a      	strb	r2, [r3, #24]
	hcan.Init.AutoBusOff = DISABLE;
 80002a8:	4b27      	ldr	r3, [pc, #156]	@ (8000348 <CAN_Config+0xd4>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	765a      	strb	r2, [r3, #25]
	hcan.Init.AutoWakeUp = DISABLE;
 80002ae:	4b26      	ldr	r3, [pc, #152]	@ (8000348 <CAN_Config+0xd4>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	769a      	strb	r2, [r3, #26]
	hcan.Init.AutoRetransmission = DISABLE;
 80002b4:	4b24      	ldr	r3, [pc, #144]	@ (8000348 <CAN_Config+0xd4>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	76da      	strb	r2, [r3, #27]
	hcan.Init.ReceiveFifoLocked = DISABLE;
 80002ba:	4b23      	ldr	r3, [pc, #140]	@ (8000348 <CAN_Config+0xd4>)
 80002bc:	2200      	movs	r2, #0
 80002be:	771a      	strb	r2, [r3, #28]
	hcan.Init.TransmitFifoPriority = DISABLE;
 80002c0:	4b21      	ldr	r3, [pc, #132]	@ (8000348 <CAN_Config+0xd4>)
 80002c2:	2200      	movs	r2, #0
 80002c4:	775a      	strb	r2, [r3, #29]

	if (HAL_CAN_Init(&hcan) != HAL_OK)
 80002c6:	4b20      	ldr	r3, [pc, #128]	@ (8000348 <CAN_Config+0xd4>)
 80002c8:	0018      	movs	r0, r3
 80002ca:	f000 ff7d 	bl	80011c8 <HAL_CAN_Init>
 80002ce:	1e03      	subs	r3, r0, #0
 80002d0:	d000      	beq.n	80002d4 <CAN_Config+0x60>
	{
		ERROR_CONDITION();
 80002d2:	be00      	bkpt	0x0000
	}

	sFilterConfig.FilterBank = 0;
 80002d4:	003b      	movs	r3, r7
 80002d6:	2200      	movs	r2, #0
 80002d8:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80002da:	003b      	movs	r3, r7
 80002dc:	2200      	movs	r2, #0
 80002de:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80002e0:	003b      	movs	r3, r7
 80002e2:	2201      	movs	r2, #1
 80002e4:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 80002e6:	003b      	movs	r3, r7
 80002e8:	2200      	movs	r2, #0
 80002ea:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 80002ec:	003b      	movs	r3, r7
 80002ee:	2200      	movs	r2, #0
 80002f0:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 80002f2:	003b      	movs	r3, r7
 80002f4:	2200      	movs	r2, #0
 80002f6:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 80002f8:	003b      	movs	r3, r7
 80002fa:	2200      	movs	r2, #0
 80002fc:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80002fe:	003b      	movs	r3, r7
 8000300:	2200      	movs	r2, #0
 8000302:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8000304:	003b      	movs	r3, r7
 8000306:	2201      	movs	r2, #1
 8000308:	621a      	str	r2, [r3, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 800030a:	003b      	movs	r3, r7
 800030c:	220e      	movs	r2, #14
 800030e:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK){
 8000310:	003a      	movs	r2, r7
 8000312:	4b0d      	ldr	r3, [pc, #52]	@ (8000348 <CAN_Config+0xd4>)
 8000314:	0011      	movs	r1, r2
 8000316:	0018      	movs	r0, r3
 8000318:	f001 f854 	bl	80013c4 <HAL_CAN_ConfigFilter>
 800031c:	1e03      	subs	r3, r0, #0
 800031e:	d000      	beq.n	8000322 <CAN_Config+0xae>
	//filter configuration error
		ERROR_CONDITION();
 8000320:	be00      	bkpt	0x0000
	}
	//Starting CAN peripheral
	if (HAL_CAN_Start(&hcan) != HAL_OK){
 8000322:	4b09      	ldr	r3, [pc, #36]	@ (8000348 <CAN_Config+0xd4>)
 8000324:	0018      	movs	r0, r3
 8000326:	f001 f93f 	bl	80015a8 <HAL_CAN_Start>
 800032a:	1e03      	subs	r3, r0, #0
 800032c:	d000      	beq.n	8000330 <CAN_Config+0xbc>
	  //start error
		ERROR_CONDITION();
 800032e:	be00      	bkpt	0x0000
	}
	//Activate CAN RX notification on FIFO0
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)){
 8000330:	4b05      	ldr	r3, [pc, #20]	@ (8000348 <CAN_Config+0xd4>)
 8000332:	2102      	movs	r1, #2
 8000334:	0018      	movs	r0, r3
 8000336:	f001 faa8 	bl	800188a <HAL_CAN_ActivateNotification>
 800033a:	1e03      	subs	r3, r0, #0
 800033c:	d000      	beq.n	8000340 <CAN_Config+0xcc>
	//notification error
		ERROR_CONDITION();
 800033e:	be00      	bkpt	0x0000
	}
}
 8000340:	46c0      	nop			@ (mov r8, r8)
 8000342:	46bd      	mov	sp, r7
 8000344:	b00a      	add	sp, #40	@ 0x28
 8000346:	bd80      	pop	{r7, pc}
 8000348:	200010cc 	.word	0x200010cc
 800034c:	40006400 	.word	0x40006400

08000350 <HAL_CAN_RxFifo0MsgPendingCallback>:
//ISR: copy, enqueue, exit; main loop: dequeue, parse.
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b084      	sub	sp, #16
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]

  uint32_t next_write_index, index;
  //next_write_index: where the ring buffer would move if we accept this message
  //loop counter for copying payload bytes

  can_rx_irq_count++;
 8000358:	4b3a      	ldr	r3, [pc, #232]	@ (8000444 <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	1c5a      	adds	r2, r3, #1
 800035e:	4b39      	ldr	r3, [pc, #228]	@ (8000444 <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>)
 8000360:	601a      	str	r2, [r3, #0]

  if (collection_active)
 8000362:	4b39      	ldr	r3, [pc, #228]	@ (8000448 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	2b00      	cmp	r3, #0
 8000368:	d068      	beq.n	800043c <HAL_CAN_RxFifo0MsgPendingCallback+0xec>
  //0->ignore all received frames, 1->accept/queue frames
  {

	if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK){
 800036a:	4b38      	ldr	r3, [pc, #224]	@ (800044c <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
 800036c:	4a38      	ldr	r2, [pc, #224]	@ (8000450 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 800036e:	6878      	ldr	r0, [r7, #4]
 8000370:	2100      	movs	r1, #0
 8000372:	f001 f95f 	bl	8001634 <HAL_CAN_GetRxMessage>
 8000376:	1e03      	subs	r3, r0, #0
 8000378:	d001      	beq.n	800037e <HAL_CAN_RxFifo0MsgPendingCallback+0x2e>
	  ERROR_CONDITION();
 800037a:	be00      	bkpt	0x0000
	  return;
 800037c:	e05e      	b.n	800043c <HAL_CAN_RxFifo0MsgPendingCallback+0xec>
	}
	//compute ring-buffer position, wraps around at end
	next_write_index = CANqueue_write_index + 1;
 800037e:	4b35      	ldr	r3, [pc, #212]	@ (8000454 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	3301      	adds	r3, #1
 8000384:	60fb      	str	r3, [r7, #12]
	if (CANQUEUE_SIZE == next_write_index)
 8000386:	68fa      	ldr	r2, [r7, #12]
 8000388:	2380      	movs	r3, #128	@ 0x80
 800038a:	005b      	lsls	r3, r3, #1
 800038c:	429a      	cmp	r2, r3
 800038e:	d101      	bne.n	8000394 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>
	  next_write_index = 0;
 8000390:	2300      	movs	r3, #0
 8000392:	60fb      	str	r3, [r7, #12]

	//overflow protection: if write pointer overlaps read pointer, then buffer full
	if (next_write_index != CANqueue_read_index) /* only write if space left in queue */
 8000394:	4b30      	ldr	r3, [pc, #192]	@ (8000458 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	68fa      	ldr	r2, [r7, #12]
 800039a:	429a      	cmp	r2, r3
 800039c:	d04e      	beq.n	800043c <HAL_CAN_RxFifo0MsgPendingCallback+0xec>
	{
//	  CANqueue[CANqueue_write_index].Id = RxHeader.StdId;
	if (RxHeader.IDE == CAN_ID_STD) {
 800039e:	4b2c      	ldr	r3, [pc, #176]	@ (8000450 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 80003a0:	689b      	ldr	r3, [r3, #8]
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d107      	bne.n	80003b6 <HAL_CAN_RxFifo0MsgPendingCallback+0x66>
		  CANqueue[CANqueue_write_index].Id = RxHeader.StdId;
 80003a6:	4b2b      	ldr	r3, [pc, #172]	@ (8000454 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 80003a8:	681a      	ldr	r2, [r3, #0]
 80003aa:	4b29      	ldr	r3, [pc, #164]	@ (8000450 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 80003ac:	6819      	ldr	r1, [r3, #0]
 80003ae:	4b2b      	ldr	r3, [pc, #172]	@ (800045c <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80003b0:	0112      	lsls	r2, r2, #4
 80003b2:	50d1      	str	r1, [r2, r3]
 80003b4:	e006      	b.n	80003c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
	  } else {
		  CANqueue[CANqueue_write_index].Id = RxHeader.ExtId;
 80003b6:	4b27      	ldr	r3, [pc, #156]	@ (8000454 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 80003b8:	681a      	ldr	r2, [r3, #0]
 80003ba:	4b25      	ldr	r3, [pc, #148]	@ (8000450 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 80003bc:	6859      	ldr	r1, [r3, #4]
 80003be:	4b27      	ldr	r3, [pc, #156]	@ (800045c <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80003c0:	0112      	lsls	r2, r2, #4
 80003c2:	50d1      	str	r1, [r2, r3]
	  }
	  CANqueue[CANqueue_write_index].flags = (RxHeader.IDE == CAN_ID_STD) ? 0x01: 0x00;
 80003c4:	4b22      	ldr	r3, [pc, #136]	@ (8000450 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 80003c6:	689b      	ldr	r3, [r3, #8]
 80003c8:	425a      	negs	r2, r3
 80003ca:	4153      	adcs	r3, r2
 80003cc:	b2da      	uxtb	r2, r3
 80003ce:	4b21      	ldr	r3, [pc, #132]	@ (8000454 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	0011      	movs	r1, r2
 80003d4:	4a21      	ldr	r2, [pc, #132]	@ (800045c <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80003d6:	011b      	lsls	r3, r3, #4
 80003d8:	18d3      	adds	r3, r2, r3
 80003da:	3304      	adds	r3, #4
 80003dc:	1c0a      	adds	r2, r1, #0
 80003de:	701a      	strb	r2, [r3, #0]
	  CANqueue[CANqueue_write_index].DLC = RxHeader.DLC;
 80003e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000450 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 80003e2:	691a      	ldr	r2, [r3, #16]
 80003e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000454 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	b2d1      	uxtb	r1, r2
 80003ea:	4a1c      	ldr	r2, [pc, #112]	@ (800045c <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80003ec:	011b      	lsls	r3, r3, #4
 80003ee:	18d3      	adds	r3, r2, r3
 80003f0:	3305      	adds	r3, #5
 80003f2:	1c0a      	adds	r2, r1, #0
 80003f4:	701a      	strb	r2, [r3, #0]

	  //DLC tells how many bytes are in data bytes
//	  for (index = 0; index < RxHeader.DLC; index++)
//		CANqueue[CANqueue_write_index].Data[index] = RxData[index]; /* ST's CAN driver stores byte data in uint32_t for some unexplained reason */

	  for (index = 0; index < RxHeader.DLC && index < 8; index++) {
 80003f6:	2300      	movs	r3, #0
 80003f8:	60bb      	str	r3, [r7, #8]
 80003fa:	e010      	b.n	800041e <HAL_CAN_RxFifo0MsgPendingCallback+0xce>
		CANqueue[CANqueue_write_index].Data[index] = RxData[index];
 80003fc:	4b15      	ldr	r3, [pc, #84]	@ (8000454 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	4912      	ldr	r1, [pc, #72]	@ (800044c <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
 8000402:	68ba      	ldr	r2, [r7, #8]
 8000404:	188a      	adds	r2, r1, r2
 8000406:	7811      	ldrb	r1, [r2, #0]
 8000408:	4a14      	ldr	r2, [pc, #80]	@ (800045c <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 800040a:	011b      	lsls	r3, r3, #4
 800040c:	18d2      	adds	r2, r2, r3
 800040e:	68bb      	ldr	r3, [r7, #8]
 8000410:	18d3      	adds	r3, r2, r3
 8000412:	3306      	adds	r3, #6
 8000414:	1c0a      	adds	r2, r1, #0
 8000416:	701a      	strb	r2, [r3, #0]
	  for (index = 0; index < RxHeader.DLC && index < 8; index++) {
 8000418:	68bb      	ldr	r3, [r7, #8]
 800041a:	3301      	adds	r3, #1
 800041c:	60bb      	str	r3, [r7, #8]
 800041e:	4b0c      	ldr	r3, [pc, #48]	@ (8000450 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 8000420:	691b      	ldr	r3, [r3, #16]
 8000422:	68ba      	ldr	r2, [r7, #8]
 8000424:	429a      	cmp	r2, r3
 8000426:	d202      	bcs.n	800042e <HAL_CAN_RxFifo0MsgPendingCallback+0xde>
 8000428:	68bb      	ldr	r3, [r7, #8]
 800042a:	2b07      	cmp	r3, #7
 800042c:	d9e6      	bls.n	80003fc <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
	  }

	  last_queue_index = CANqueue_write_index;
 800042e:	4b09      	ldr	r3, [pc, #36]	@ (8000454 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8000430:	681a      	ldr	r2, [r3, #0]
 8000432:	4b0b      	ldr	r3, [pc, #44]	@ (8000460 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 8000434:	601a      	str	r2, [r3, #0]
	  CANqueue_write_index = next_write_index;
 8000436:	4b07      	ldr	r3, [pc, #28]	@ (8000454 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8000438:	68fa      	ldr	r2, [r7, #12]
 800043a:	601a      	str	r2, [r3, #0]
	}
  }
//			  CAN_Receive();
}
 800043c:	46bd      	mov	sp, r7
 800043e:	b004      	add	sp, #16
 8000440:	bd80      	pop	{r7, pc}
 8000442:	46c0      	nop			@ (mov r8, r8)
 8000444:	200010c4 	.word	0x200010c4
 8000448:	2000109c 	.word	0x2000109c
 800044c:	200010bc 	.word	0x200010bc
 8000450:	200010a0 	.word	0x200010a0
 8000454:	20001094 	.word	0x20001094
 8000458:	20001098 	.word	0x20001098
 800045c:	20000094 	.word	0x20000094
 8000460:	200010c8 	.word	0x200010c8

08000464 <HAL_CAN_ErrorCallback>:

	//Clears the error-interrupt pending flag
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b082      	sub	sp, #8
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
  /* acknowledge the peripheral's error */
  hcan->Instance->MSR = CAN_MSR_ERRI;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	2204      	movs	r2, #4
 8000472:	605a      	str	r2, [r3, #4]
}
 8000474:	46c0      	nop			@ (mov r8, r8)
 8000476:	46bd      	mov	sp, r7
 8000478:	b002      	add	sp, #8
 800047a:	bd80      	pop	{r7, pc}

0800047c <CAN_Dequeue>:
		}
	}

}

int CAN_Dequeue(struct CANmessage *msg){
 800047c:	b590      	push	{r4, r7, lr}
 800047e:	b083      	sub	sp, #12
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
	//check if queue is empty
	if(CANqueue_read_index == CANqueue_write_index){
 8000484:	4b11      	ldr	r3, [pc, #68]	@ (80004cc <CAN_Dequeue+0x50>)
 8000486:	681a      	ldr	r2, [r3, #0]
 8000488:	4b11      	ldr	r3, [pc, #68]	@ (80004d0 <CAN_Dequeue+0x54>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	429a      	cmp	r2, r3
 800048e:	d101      	bne.n	8000494 <CAN_Dequeue+0x18>
		return 0;
 8000490:	2300      	movs	r3, #0
 8000492:	e016      	b.n	80004c2 <CAN_Dequeue+0x46>
	}

	//copy message
	*msg = CANqueue[CANqueue_read_index];
 8000494:	4b0d      	ldr	r3, [pc, #52]	@ (80004cc <CAN_Dequeue+0x50>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	687a      	ldr	r2, [r7, #4]
 800049a:	490e      	ldr	r1, [pc, #56]	@ (80004d4 <CAN_Dequeue+0x58>)
 800049c:	011b      	lsls	r3, r3, #4
 800049e:	18cb      	adds	r3, r1, r3
 80004a0:	cb13      	ldmia	r3!, {r0, r1, r4}
 80004a2:	c213      	stmia	r2!, {r0, r1, r4}
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	6013      	str	r3, [r2, #0]

	//advance read index using next_read_index;
	CANqueue_read_index++;
 80004a8:	4b08      	ldr	r3, [pc, #32]	@ (80004cc <CAN_Dequeue+0x50>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	1c5a      	adds	r2, r3, #1
 80004ae:	4b07      	ldr	r3, [pc, #28]	@ (80004cc <CAN_Dequeue+0x50>)
 80004b0:	601a      	str	r2, [r3, #0]
	if(CANqueue_read_index >= CANQUEUE_SIZE)
 80004b2:	4b06      	ldr	r3, [pc, #24]	@ (80004cc <CAN_Dequeue+0x50>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	2bff      	cmp	r3, #255	@ 0xff
 80004b8:	d902      	bls.n	80004c0 <CAN_Dequeue+0x44>
		CANqueue_read_index = 0;
 80004ba:	4b04      	ldr	r3, [pc, #16]	@ (80004cc <CAN_Dequeue+0x50>)
 80004bc:	2200      	movs	r2, #0
 80004be:	601a      	str	r2, [r3, #0]

//	CANqueue_read_index = next_read_index;

	return 1;
 80004c0:	2301      	movs	r3, #1
}
 80004c2:	0018      	movs	r0, r3
 80004c4:	46bd      	mov	sp, r7
 80004c6:	b003      	add	sp, #12
 80004c8:	bd90      	pop	{r4, r7, pc}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	20001098 	.word	0x20001098
 80004d0:	20001094 	.word	0x20001094
 80004d4:	20000094 	.word	0x20000094

080004d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004dc:	f000 fdec 	bl	80010b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004e0:	f000 f850 	bl	8000584 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e4:	f000 fa1a 	bl	800091c <MX_GPIO_Init>
  MX_USB_PCD_Init();
 80004e8:	f000 f9f2 	bl	80008d0 <MX_USB_PCD_Init>
  MX_CAN_Init();
 80004ec:	f000 f8b4 	bl	8000658 <MX_CAN_Init>
  MX_SPI1_Init();
 80004f0:	f000 f8ea 	bl	80006c8 <MX_SPI1_Init>
  MX_FATFS_Init();
 80004f4:	f004 fbb0 	bl	8004c58 <MX_FATFS_Init>
  MX_USART2_UART_Init();
 80004f8:	f000 f9ba 	bl	8000870 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80004fc:	f000 f922 	bl	8000744 <MX_SPI2_Init>
  MX_TIM2_Init();
 8000500:	f000 f95e 	bl	80007c0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  CANbus_Init();
 8000504:	f7ff fe96 	bl	8000234 <CANbus_Init>
  HAL_CAN_Start(&hcan);
 8000508:	4b17      	ldr	r3, [pc, #92]	@ (8000568 <main+0x90>)
 800050a:	0018      	movs	r0, r3
 800050c:	f001 f84c 	bl	80015a8 <HAL_CAN_Start>
  CAN_EnableCollection();
 8000510:	f7ff fea6 	bl	8000260 <CAN_EnableCollection>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000514:	4b14      	ldr	r3, [pc, #80]	@ (8000568 <main+0x90>)
 8000516:	2102      	movs	r1, #2
 8000518:	0018      	movs	r0, r3
 800051a:	f001 f9b6 	bl	800188a <HAL_CAN_ActivateNotification>
  HAL_CAN_IRQHandler(&hcan);
 800051e:	4b12      	ldr	r3, [pc, #72]	@ (8000568 <main+0x90>)
 8000520:	0018      	movs	r0, r3
 8000522:	f001 f9dc 	bl	80018de <HAL_CAN_IRQHandler>

//  HAL_CAN_Receive_IT(&hcan, CAN_RX_FIFO0);


	res = f_mount(&fs, "", 1);
 8000526:	4911      	ldr	r1, [pc, #68]	@ (800056c <main+0x94>)
 8000528:	4b11      	ldr	r3, [pc, #68]	@ (8000570 <main+0x98>)
 800052a:	2201      	movs	r2, #1
 800052c:	0018      	movs	r0, r3
 800052e:	f007 fa1b 	bl	8007968 <f_mount>
 8000532:	0003      	movs	r3, r0
 8000534:	001a      	movs	r2, r3
 8000536:	4b0f      	ldr	r3, [pc, #60]	@ (8000574 <main+0x9c>)
 8000538:	701a      	strb	r2, [r3, #0]

	if (res == FR_OK) {
 800053a:	4b0e      	ldr	r3, [pc, #56]	@ (8000574 <main+0x9c>)
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	2b00      	cmp	r3, #0
 8000540:	d102      	bne.n	8000548 <main+0x70>
		sd_state=1;
 8000542:	4b0d      	ldr	r3, [pc, #52]	@ (8000578 <main+0xa0>)
 8000544:	2201      	movs	r2, #1
 8000546:	801a      	strh	r2, [r3, #0]
//	}

//	if (f_open(&myFile, "LOG.TXT", FA_OPEN_ALWAYS | FA_WRITE) == FR_OK){
//		f_lseek(&myFile, f_size(&myFile));
//	}
	memset(sd_buffer, 0, 512); // Clean the buffer
 8000548:	2380      	movs	r3, #128	@ 0x80
 800054a:	009a      	lsls	r2, r3, #2
 800054c:	4b0b      	ldr	r3, [pc, #44]	@ (800057c <main+0xa4>)
 800054e:	2100      	movs	r1, #0
 8000550:	0018      	movs	r0, r3
 8000552:	f008 fb05 	bl	8008b60 <memset>
	sd_idx = 0;                // Reset index
 8000556:	4b0a      	ldr	r3, [pc, #40]	@ (8000580 <main+0xa8>)
 8000558:	2200      	movs	r2, #0
 800055a:	801a      	strh	r2, [r3, #0]
	HAL_Delay(100);
 800055c:	2064      	movs	r0, #100	@ 0x64
 800055e:	f000 fe0f 	bl	8001180 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  Logging_Task();
 8000562:	f000 fa7b 	bl	8000a5c <Logging_Task>
 8000566:	e7fc      	b.n	8000562 <main+0x8a>
 8000568:	200010cc 	.word	0x200010cc
 800056c:	08009470 	.word	0x08009470
 8000570:	20001784 	.word	0x20001784
 8000574:	200019b4 	.word	0x200019b4
 8000578:	20001578 	.word	0x20001578
 800057c:	2000157c 	.word	0x2000157c
 8000580:	2000177c 	.word	0x2000177c

08000584 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000584:	b590      	push	{r4, r7, lr}
 8000586:	b099      	sub	sp, #100	@ 0x64
 8000588:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800058a:	242c      	movs	r4, #44	@ 0x2c
 800058c:	193b      	adds	r3, r7, r4
 800058e:	0018      	movs	r0, r3
 8000590:	2334      	movs	r3, #52	@ 0x34
 8000592:	001a      	movs	r2, r3
 8000594:	2100      	movs	r1, #0
 8000596:	f008 fae3 	bl	8008b60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800059a:	231c      	movs	r3, #28
 800059c:	18fb      	adds	r3, r7, r3
 800059e:	0018      	movs	r0, r3
 80005a0:	2310      	movs	r3, #16
 80005a2:	001a      	movs	r2, r3
 80005a4:	2100      	movs	r1, #0
 80005a6:	f008 fadb 	bl	8008b60 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005aa:	003b      	movs	r3, r7
 80005ac:	0018      	movs	r0, r3
 80005ae:	231c      	movs	r3, #28
 80005b0:	001a      	movs	r2, r3
 80005b2:	2100      	movs	r1, #0
 80005b4:	f008 fad4 	bl	8008b60 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80005b8:	0021      	movs	r1, r4
 80005ba:	187b      	adds	r3, r7, r1
 80005bc:	2222      	movs	r2, #34	@ 0x22
 80005be:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005c0:	187b      	adds	r3, r7, r1
 80005c2:	2201      	movs	r2, #1
 80005c4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80005c6:	187b      	adds	r3, r7, r1
 80005c8:	2201      	movs	r2, #1
 80005ca:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005cc:	187b      	adds	r3, r7, r1
 80005ce:	2210      	movs	r2, #16
 80005d0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005d2:	187b      	adds	r3, r7, r1
 80005d4:	2202      	movs	r2, #2
 80005d6:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005d8:	187b      	adds	r3, r7, r1
 80005da:	2280      	movs	r2, #128	@ 0x80
 80005dc:	0212      	lsls	r2, r2, #8
 80005de:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80005e0:	187b      	adds	r3, r7, r1
 80005e2:	2280      	movs	r2, #128	@ 0x80
 80005e4:	0352      	lsls	r2, r2, #13
 80005e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80005e8:	187b      	adds	r3, r7, r1
 80005ea:	2200      	movs	r2, #0
 80005ec:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ee:	187b      	adds	r3, r7, r1
 80005f0:	0018      	movs	r0, r3
 80005f2:	f002 f89b 	bl	800272c <HAL_RCC_OscConfig>
 80005f6:	1e03      	subs	r3, r0, #0
 80005f8:	d001      	beq.n	80005fe <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80005fa:	f000 faeb 	bl	8000bd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005fe:	211c      	movs	r1, #28
 8000600:	187b      	adds	r3, r7, r1
 8000602:	2207      	movs	r2, #7
 8000604:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000606:	187b      	adds	r3, r7, r1
 8000608:	2202      	movs	r2, #2
 800060a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800060c:	187b      	adds	r3, r7, r1
 800060e:	2200      	movs	r2, #0
 8000610:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000612:	187b      	adds	r3, r7, r1
 8000614:	2200      	movs	r2, #0
 8000616:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000618:	187b      	adds	r3, r7, r1
 800061a:	2101      	movs	r1, #1
 800061c:	0018      	movs	r0, r3
 800061e:	f002 fc0b 	bl	8002e38 <HAL_RCC_ClockConfig>
 8000622:	1e03      	subs	r3, r0, #0
 8000624:	d001      	beq.n	800062a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000626:	f000 fad5 	bl	8000bd4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART2;
 800062a:	003b      	movs	r3, r7
 800062c:	4a09      	ldr	r2, [pc, #36]	@ (8000654 <SystemClock_Config+0xd0>)
 800062e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000630:	003b      	movs	r3, r7
 8000632:	2200      	movs	r2, #0
 8000634:	60da      	str	r2, [r3, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000636:	003b      	movs	r3, r7
 8000638:	2200      	movs	r2, #0
 800063a:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800063c:	003b      	movs	r3, r7
 800063e:	0018      	movs	r0, r3
 8000640:	f002 fd66 	bl	8003110 <HAL_RCCEx_PeriphCLKConfig>
 8000644:	1e03      	subs	r3, r0, #0
 8000646:	d001      	beq.n	800064c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000648:	f000 fac4 	bl	8000bd4 <Error_Handler>
  }
}
 800064c:	46c0      	nop			@ (mov r8, r8)
 800064e:	46bd      	mov	sp, r7
 8000650:	b019      	add	sp, #100	@ 0x64
 8000652:	bd90      	pop	{r4, r7, pc}
 8000654:	00020002 	.word	0x00020002

08000658 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */
////
  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 800065c:	4b18      	ldr	r3, [pc, #96]	@ (80006c0 <MX_CAN_Init+0x68>)
 800065e:	4a19      	ldr	r2, [pc, #100]	@ (80006c4 <MX_CAN_Init+0x6c>)
 8000660:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 6;
 8000662:	4b17      	ldr	r3, [pc, #92]	@ (80006c0 <MX_CAN_Init+0x68>)
 8000664:	2206      	movs	r2, #6
 8000666:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000668:	4b15      	ldr	r3, [pc, #84]	@ (80006c0 <MX_CAN_Init+0x68>)
 800066a:	2200      	movs	r2, #0
 800066c:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800066e:	4b14      	ldr	r3, [pc, #80]	@ (80006c0 <MX_CAN_Init+0x68>)
 8000670:	2200      	movs	r2, #0
 8000672:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8000674:	4b12      	ldr	r3, [pc, #72]	@ (80006c0 <MX_CAN_Init+0x68>)
 8000676:	22b0      	movs	r2, #176	@ 0xb0
 8000678:	0312      	lsls	r2, r2, #12
 800067a:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 800067c:	4b10      	ldr	r3, [pc, #64]	@ (80006c0 <MX_CAN_Init+0x68>)
 800067e:	2280      	movs	r2, #128	@ 0x80
 8000680:	0392      	lsls	r2, r2, #14
 8000682:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000684:	4b0e      	ldr	r3, [pc, #56]	@ (80006c0 <MX_CAN_Init+0x68>)
 8000686:	2200      	movs	r2, #0
 8000688:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800068a:	4b0d      	ldr	r3, [pc, #52]	@ (80006c0 <MX_CAN_Init+0x68>)
 800068c:	2200      	movs	r2, #0
 800068e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000690:	4b0b      	ldr	r3, [pc, #44]	@ (80006c0 <MX_CAN_Init+0x68>)
 8000692:	2200      	movs	r2, #0
 8000694:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000696:	4b0a      	ldr	r3, [pc, #40]	@ (80006c0 <MX_CAN_Init+0x68>)
 8000698:	2200      	movs	r2, #0
 800069a:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800069c:	4b08      	ldr	r3, [pc, #32]	@ (80006c0 <MX_CAN_Init+0x68>)
 800069e:	2200      	movs	r2, #0
 80006a0:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80006a2:	4b07      	ldr	r3, [pc, #28]	@ (80006c0 <MX_CAN_Init+0x68>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80006a8:	4b05      	ldr	r3, [pc, #20]	@ (80006c0 <MX_CAN_Init+0x68>)
 80006aa:	0018      	movs	r0, r3
 80006ac:	f000 fd8c 	bl	80011c8 <HAL_CAN_Init>
 80006b0:	1e03      	subs	r3, r0, #0
 80006b2:	d001      	beq.n	80006b8 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80006b4:	f000 fa8e 	bl	8000bd4 <Error_Handler>
//	  Error_Handler();
//  }
////
  /* USER CODE END CAN_Init 2 */

}
 80006b8:	46c0      	nop			@ (mov r8, r8)
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	46c0      	nop			@ (mov r8, r8)
 80006c0:	200010cc 	.word	0x200010cc
 80006c4:	40006400 	.word	0x40006400

080006c8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006cc:	4b1b      	ldr	r3, [pc, #108]	@ (800073c <MX_SPI1_Init+0x74>)
 80006ce:	4a1c      	ldr	r2, [pc, #112]	@ (8000740 <MX_SPI1_Init+0x78>)
 80006d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006d2:	4b1a      	ldr	r3, [pc, #104]	@ (800073c <MX_SPI1_Init+0x74>)
 80006d4:	2282      	movs	r2, #130	@ 0x82
 80006d6:	0052      	lsls	r2, r2, #1
 80006d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006da:	4b18      	ldr	r3, [pc, #96]	@ (800073c <MX_SPI1_Init+0x74>)
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006e0:	4b16      	ldr	r3, [pc, #88]	@ (800073c <MX_SPI1_Init+0x74>)
 80006e2:	22e0      	movs	r2, #224	@ 0xe0
 80006e4:	00d2      	lsls	r2, r2, #3
 80006e6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006e8:	4b14      	ldr	r3, [pc, #80]	@ (800073c <MX_SPI1_Init+0x74>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006ee:	4b13      	ldr	r3, [pc, #76]	@ (800073c <MX_SPI1_Init+0x74>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006f4:	4b11      	ldr	r3, [pc, #68]	@ (800073c <MX_SPI1_Init+0x74>)
 80006f6:	2280      	movs	r2, #128	@ 0x80
 80006f8:	0092      	lsls	r2, r2, #2
 80006fa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80006fc:	4b0f      	ldr	r3, [pc, #60]	@ (800073c <MX_SPI1_Init+0x74>)
 80006fe:	2238      	movs	r2, #56	@ 0x38
 8000700:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000702:	4b0e      	ldr	r3, [pc, #56]	@ (800073c <MX_SPI1_Init+0x74>)
 8000704:	2200      	movs	r2, #0
 8000706:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000708:	4b0c      	ldr	r3, [pc, #48]	@ (800073c <MX_SPI1_Init+0x74>)
 800070a:	2200      	movs	r2, #0
 800070c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800070e:	4b0b      	ldr	r3, [pc, #44]	@ (800073c <MX_SPI1_Init+0x74>)
 8000710:	2200      	movs	r2, #0
 8000712:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000714:	4b09      	ldr	r3, [pc, #36]	@ (800073c <MX_SPI1_Init+0x74>)
 8000716:	2207      	movs	r2, #7
 8000718:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800071a:	4b08      	ldr	r3, [pc, #32]	@ (800073c <MX_SPI1_Init+0x74>)
 800071c:	2200      	movs	r2, #0
 800071e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000720:	4b06      	ldr	r3, [pc, #24]	@ (800073c <MX_SPI1_Init+0x74>)
 8000722:	2208      	movs	r2, #8
 8000724:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000726:	4b05      	ldr	r3, [pc, #20]	@ (800073c <MX_SPI1_Init+0x74>)
 8000728:	0018      	movs	r0, r3
 800072a:	f002 fdef 	bl	800330c <HAL_SPI_Init>
 800072e:	1e03      	subs	r3, r0, #0
 8000730:	d001      	beq.n	8000736 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000732:	f000 fa4f 	bl	8000bd4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000736:	46c0      	nop			@ (mov r8, r8)
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	200010f4 	.word	0x200010f4
 8000740:	40013000 	.word	0x40013000

08000744 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000748:	4b1b      	ldr	r3, [pc, #108]	@ (80007b8 <MX_SPI2_Init+0x74>)
 800074a:	4a1c      	ldr	r2, [pc, #112]	@ (80007bc <MX_SPI2_Init+0x78>)
 800074c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800074e:	4b1a      	ldr	r3, [pc, #104]	@ (80007b8 <MX_SPI2_Init+0x74>)
 8000750:	2282      	movs	r2, #130	@ 0x82
 8000752:	0052      	lsls	r2, r2, #1
 8000754:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000756:	4b18      	ldr	r3, [pc, #96]	@ (80007b8 <MX_SPI2_Init+0x74>)
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 800075c:	4b16      	ldr	r3, [pc, #88]	@ (80007b8 <MX_SPI2_Init+0x74>)
 800075e:	22c0      	movs	r2, #192	@ 0xc0
 8000760:	0092      	lsls	r2, r2, #2
 8000762:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000764:	4b14      	ldr	r3, [pc, #80]	@ (80007b8 <MX_SPI2_Init+0x74>)
 8000766:	2200      	movs	r2, #0
 8000768:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800076a:	4b13      	ldr	r3, [pc, #76]	@ (80007b8 <MX_SPI2_Init+0x74>)
 800076c:	2200      	movs	r2, #0
 800076e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000770:	4b11      	ldr	r3, [pc, #68]	@ (80007b8 <MX_SPI2_Init+0x74>)
 8000772:	2280      	movs	r2, #128	@ 0x80
 8000774:	0092      	lsls	r2, r2, #2
 8000776:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000778:	4b0f      	ldr	r3, [pc, #60]	@ (80007b8 <MX_SPI2_Init+0x74>)
 800077a:	2238      	movs	r2, #56	@ 0x38
 800077c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800077e:	4b0e      	ldr	r3, [pc, #56]	@ (80007b8 <MX_SPI2_Init+0x74>)
 8000780:	2200      	movs	r2, #0
 8000782:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000784:	4b0c      	ldr	r3, [pc, #48]	@ (80007b8 <MX_SPI2_Init+0x74>)
 8000786:	2200      	movs	r2, #0
 8000788:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800078a:	4b0b      	ldr	r3, [pc, #44]	@ (80007b8 <MX_SPI2_Init+0x74>)
 800078c:	2200      	movs	r2, #0
 800078e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000790:	4b09      	ldr	r3, [pc, #36]	@ (80007b8 <MX_SPI2_Init+0x74>)
 8000792:	2207      	movs	r2, #7
 8000794:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000796:	4b08      	ldr	r3, [pc, #32]	@ (80007b8 <MX_SPI2_Init+0x74>)
 8000798:	2200      	movs	r2, #0
 800079a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800079c:	4b06      	ldr	r3, [pc, #24]	@ (80007b8 <MX_SPI2_Init+0x74>)
 800079e:	2208      	movs	r2, #8
 80007a0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80007a2:	4b05      	ldr	r3, [pc, #20]	@ (80007b8 <MX_SPI2_Init+0x74>)
 80007a4:	0018      	movs	r0, r3
 80007a6:	f002 fdb1 	bl	800330c <HAL_SPI_Init>
 80007aa:	1e03      	subs	r3, r0, #0
 80007ac:	d001      	beq.n	80007b2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80007ae:	f000 fa11 	bl	8000bd4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80007b2:	46c0      	nop			@ (mov r8, r8)
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	20001158 	.word	0x20001158
 80007bc:	40003800 	.word	0x40003800

080007c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b086      	sub	sp, #24
 80007c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007c6:	2308      	movs	r3, #8
 80007c8:	18fb      	adds	r3, r7, r3
 80007ca:	0018      	movs	r0, r3
 80007cc:	2310      	movs	r3, #16
 80007ce:	001a      	movs	r2, r3
 80007d0:	2100      	movs	r1, #0
 80007d2:	f008 f9c5 	bl	8008b60 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007d6:	003b      	movs	r3, r7
 80007d8:	0018      	movs	r0, r3
 80007da:	2308      	movs	r3, #8
 80007dc:	001a      	movs	r2, r3
 80007de:	2100      	movs	r1, #0
 80007e0:	f008 f9be 	bl	8008b60 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007e4:	4b21      	ldr	r3, [pc, #132]	@ (800086c <MX_TIM2_Init+0xac>)
 80007e6:	2280      	movs	r2, #128	@ 0x80
 80007e8:	05d2      	lsls	r2, r2, #23
 80007ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;
 80007ec:	4b1f      	ldr	r3, [pc, #124]	@ (800086c <MX_TIM2_Init+0xac>)
 80007ee:	222f      	movs	r2, #47	@ 0x2f
 80007f0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007f2:	4b1e      	ldr	r3, [pc, #120]	@ (800086c <MX_TIM2_Init+0xac>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80007f8:	4b1c      	ldr	r3, [pc, #112]	@ (800086c <MX_TIM2_Init+0xac>)
 80007fa:	2201      	movs	r2, #1
 80007fc:	4252      	negs	r2, r2
 80007fe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000800:	4b1a      	ldr	r3, [pc, #104]	@ (800086c <MX_TIM2_Init+0xac>)
 8000802:	2200      	movs	r2, #0
 8000804:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000806:	4b19      	ldr	r3, [pc, #100]	@ (800086c <MX_TIM2_Init+0xac>)
 8000808:	2200      	movs	r2, #0
 800080a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800080c:	4b17      	ldr	r3, [pc, #92]	@ (800086c <MX_TIM2_Init+0xac>)
 800080e:	0018      	movs	r0, r3
 8000810:	f003 faec 	bl	8003dec <HAL_TIM_Base_Init>
 8000814:	1e03      	subs	r3, r0, #0
 8000816:	d001      	beq.n	800081c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000818:	f000 f9dc 	bl	8000bd4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800081c:	2108      	movs	r1, #8
 800081e:	187b      	adds	r3, r7, r1
 8000820:	2280      	movs	r2, #128	@ 0x80
 8000822:	0152      	lsls	r2, r2, #5
 8000824:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000826:	187a      	adds	r2, r7, r1
 8000828:	4b10      	ldr	r3, [pc, #64]	@ (800086c <MX_TIM2_Init+0xac>)
 800082a:	0011      	movs	r1, r2
 800082c:	0018      	movs	r0, r3
 800082e:	f003 fb77 	bl	8003f20 <HAL_TIM_ConfigClockSource>
 8000832:	1e03      	subs	r3, r0, #0
 8000834:	d001      	beq.n	800083a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8000836:	f000 f9cd 	bl	8000bd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800083a:	003b      	movs	r3, r7
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000840:	003b      	movs	r3, r7
 8000842:	2200      	movs	r2, #0
 8000844:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000846:	003a      	movs	r2, r7
 8000848:	4b08      	ldr	r3, [pc, #32]	@ (800086c <MX_TIM2_Init+0xac>)
 800084a:	0011      	movs	r1, r2
 800084c:	0018      	movs	r0, r3
 800084e:	f003 fd63 	bl	8004318 <HAL_TIMEx_MasterConfigSynchronization>
 8000852:	1e03      	subs	r3, r0, #0
 8000854:	d001      	beq.n	800085a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000856:	f000 f9bd 	bl	8000bd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  //start timer
  HAL_TIM_Base_Start(&htim2);
 800085a:	4b04      	ldr	r3, [pc, #16]	@ (800086c <MX_TIM2_Init+0xac>)
 800085c:	0018      	movs	r0, r3
 800085e:	f003 fb15 	bl	8003e8c <HAL_TIM_Base_Start>
  /* USER CODE END TIM2_Init 2 */

}
 8000862:	46c0      	nop			@ (mov r8, r8)
 8000864:	46bd      	mov	sp, r7
 8000866:	b006      	add	sp, #24
 8000868:	bd80      	pop	{r7, pc}
 800086a:	46c0      	nop			@ (mov r8, r8)
 800086c:	200011bc 	.word	0x200011bc

08000870 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000874:	4b14      	ldr	r3, [pc, #80]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 8000876:	4a15      	ldr	r2, [pc, #84]	@ (80008cc <MX_USART2_UART_Init+0x5c>)
 8000878:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800087a:	4b13      	ldr	r3, [pc, #76]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 800087c:	22e1      	movs	r2, #225	@ 0xe1
 800087e:	0252      	lsls	r2, r2, #9
 8000880:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000882:	4b11      	ldr	r3, [pc, #68]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 8000884:	2200      	movs	r2, #0
 8000886:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000888:	4b0f      	ldr	r3, [pc, #60]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 800088a:	2200      	movs	r2, #0
 800088c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800088e:	4b0e      	ldr	r3, [pc, #56]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 8000890:	2200      	movs	r2, #0
 8000892:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000894:	4b0c      	ldr	r3, [pc, #48]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 8000896:	220c      	movs	r2, #12
 8000898:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800089a:	4b0b      	ldr	r3, [pc, #44]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 800089c:	2200      	movs	r2, #0
 800089e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008a0:	4b09      	ldr	r3, [pc, #36]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008a6:	4b08      	ldr	r3, [pc, #32]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008ac:	4b06      	ldr	r3, [pc, #24]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008b2:	4b05      	ldr	r3, [pc, #20]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 80008b4:	0018      	movs	r0, r3
 80008b6:	f003 fd8d 	bl	80043d4 <HAL_UART_Init>
 80008ba:	1e03      	subs	r3, r0, #0
 80008bc:	d001      	beq.n	80008c2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008be:	f000 f989 	bl	8000bd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008c2:	46c0      	nop			@ (mov r8, r8)
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	20001204 	.word	0x20001204
 80008cc:	40004400 	.word	0x40004400

080008d0 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80008d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000914 <MX_USB_PCD_Init+0x44>)
 80008d6:	4a10      	ldr	r2, [pc, #64]	@ (8000918 <MX_USB_PCD_Init+0x48>)
 80008d8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80008da:	4b0e      	ldr	r3, [pc, #56]	@ (8000914 <MX_USB_PCD_Init+0x44>)
 80008dc:	2208      	movs	r2, #8
 80008de:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80008e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000914 <MX_USB_PCD_Init+0x44>)
 80008e2:	2202      	movs	r2, #2
 80008e4:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80008e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000914 <MX_USB_PCD_Init+0x44>)
 80008e8:	2202      	movs	r2, #2
 80008ea:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80008ec:	4b09      	ldr	r3, [pc, #36]	@ (8000914 <MX_USB_PCD_Init+0x44>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80008f2:	4b08      	ldr	r3, [pc, #32]	@ (8000914 <MX_USB_PCD_Init+0x44>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80008f8:	4b06      	ldr	r3, [pc, #24]	@ (8000914 <MX_USB_PCD_Init+0x44>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80008fe:	4b05      	ldr	r3, [pc, #20]	@ (8000914 <MX_USB_PCD_Init+0x44>)
 8000900:	0018      	movs	r0, r3
 8000902:	f001 fdf5 	bl	80024f0 <HAL_PCD_Init>
 8000906:	1e03      	subs	r3, r0, #0
 8000908:	d001      	beq.n	800090e <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 800090a:	f000 f963 	bl	8000bd4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 800090e:	46c0      	nop			@ (mov r8, r8)
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	2000128c 	.word	0x2000128c
 8000918:	40005c00 	.word	0x40005c00

0800091c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800091c:	b590      	push	{r4, r7, lr}
 800091e:	b08b      	sub	sp, #44	@ 0x2c
 8000920:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000922:	2414      	movs	r4, #20
 8000924:	193b      	adds	r3, r7, r4
 8000926:	0018      	movs	r0, r3
 8000928:	2314      	movs	r3, #20
 800092a:	001a      	movs	r2, r3
 800092c:	2100      	movs	r1, #0
 800092e:	f008 f917 	bl	8008b60 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000932:	4b47      	ldr	r3, [pc, #284]	@ (8000a50 <MX_GPIO_Init+0x134>)
 8000934:	695a      	ldr	r2, [r3, #20]
 8000936:	4b46      	ldr	r3, [pc, #280]	@ (8000a50 <MX_GPIO_Init+0x134>)
 8000938:	2180      	movs	r1, #128	@ 0x80
 800093a:	0309      	lsls	r1, r1, #12
 800093c:	430a      	orrs	r2, r1
 800093e:	615a      	str	r2, [r3, #20]
 8000940:	4b43      	ldr	r3, [pc, #268]	@ (8000a50 <MX_GPIO_Init+0x134>)
 8000942:	695a      	ldr	r2, [r3, #20]
 8000944:	2380      	movs	r3, #128	@ 0x80
 8000946:	031b      	lsls	r3, r3, #12
 8000948:	4013      	ands	r3, r2
 800094a:	613b      	str	r3, [r7, #16]
 800094c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800094e:	4b40      	ldr	r3, [pc, #256]	@ (8000a50 <MX_GPIO_Init+0x134>)
 8000950:	695a      	ldr	r2, [r3, #20]
 8000952:	4b3f      	ldr	r3, [pc, #252]	@ (8000a50 <MX_GPIO_Init+0x134>)
 8000954:	2180      	movs	r1, #128	@ 0x80
 8000956:	03c9      	lsls	r1, r1, #15
 8000958:	430a      	orrs	r2, r1
 800095a:	615a      	str	r2, [r3, #20]
 800095c:	4b3c      	ldr	r3, [pc, #240]	@ (8000a50 <MX_GPIO_Init+0x134>)
 800095e:	695a      	ldr	r2, [r3, #20]
 8000960:	2380      	movs	r3, #128	@ 0x80
 8000962:	03db      	lsls	r3, r3, #15
 8000964:	4013      	ands	r3, r2
 8000966:	60fb      	str	r3, [r7, #12]
 8000968:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800096a:	4b39      	ldr	r3, [pc, #228]	@ (8000a50 <MX_GPIO_Init+0x134>)
 800096c:	695a      	ldr	r2, [r3, #20]
 800096e:	4b38      	ldr	r3, [pc, #224]	@ (8000a50 <MX_GPIO_Init+0x134>)
 8000970:	2180      	movs	r1, #128	@ 0x80
 8000972:	0289      	lsls	r1, r1, #10
 8000974:	430a      	orrs	r2, r1
 8000976:	615a      	str	r2, [r3, #20]
 8000978:	4b35      	ldr	r3, [pc, #212]	@ (8000a50 <MX_GPIO_Init+0x134>)
 800097a:	695a      	ldr	r2, [r3, #20]
 800097c:	2380      	movs	r3, #128	@ 0x80
 800097e:	029b      	lsls	r3, r3, #10
 8000980:	4013      	ands	r3, r2
 8000982:	60bb      	str	r3, [r7, #8]
 8000984:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000986:	4b32      	ldr	r3, [pc, #200]	@ (8000a50 <MX_GPIO_Init+0x134>)
 8000988:	695a      	ldr	r2, [r3, #20]
 800098a:	4b31      	ldr	r3, [pc, #196]	@ (8000a50 <MX_GPIO_Init+0x134>)
 800098c:	2180      	movs	r1, #128	@ 0x80
 800098e:	02c9      	lsls	r1, r1, #11
 8000990:	430a      	orrs	r2, r1
 8000992:	615a      	str	r2, [r3, #20]
 8000994:	4b2e      	ldr	r3, [pc, #184]	@ (8000a50 <MX_GPIO_Init+0x134>)
 8000996:	695a      	ldr	r2, [r3, #20]
 8000998:	2380      	movs	r3, #128	@ 0x80
 800099a:	02db      	lsls	r3, r3, #11
 800099c:	4013      	ands	r3, r2
 800099e:	607b      	str	r3, [r7, #4]
 80009a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RS_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 80009a2:	23c0      	movs	r3, #192	@ 0xc0
 80009a4:	01db      	lsls	r3, r3, #7
 80009a6:	482b      	ldr	r0, [pc, #172]	@ (8000a54 <MX_GPIO_Init+0x138>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	0019      	movs	r1, r3
 80009ac:	f001 fd5c 	bl	8002468 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 80009b0:	2380      	movs	r3, #128	@ 0x80
 80009b2:	0219      	lsls	r1, r3, #8
 80009b4:	2390      	movs	r3, #144	@ 0x90
 80009b6:	05db      	lsls	r3, r3, #23
 80009b8:	2200      	movs	r2, #0
 80009ba:	0018      	movs	r0, r3
 80009bc:	f001 fd54 	bl	8002468 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 80009c0:	193b      	adds	r3, r7, r4
 80009c2:	2280      	movs	r2, #128	@ 0x80
 80009c4:	0192      	lsls	r2, r2, #6
 80009c6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009c8:	193b      	adds	r3, r7, r4
 80009ca:	2284      	movs	r2, #132	@ 0x84
 80009cc:	0392      	lsls	r2, r2, #14
 80009ce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d0:	193b      	adds	r3, r7, r4
 80009d2:	2200      	movs	r2, #0
 80009d4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 80009d6:	193b      	adds	r3, r7, r4
 80009d8:	4a1f      	ldr	r2, [pc, #124]	@ (8000a58 <MX_GPIO_Init+0x13c>)
 80009da:	0019      	movs	r1, r3
 80009dc:	0010      	movs	r0, r2
 80009de:	f001 fbcb 	bl	8002178 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RS_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_RST_Pin;
 80009e2:	0021      	movs	r1, r4
 80009e4:	193b      	adds	r3, r7, r4
 80009e6:	22c0      	movs	r2, #192	@ 0xc0
 80009e8:	01d2      	lsls	r2, r2, #7
 80009ea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ec:	000c      	movs	r4, r1
 80009ee:	193b      	adds	r3, r7, r4
 80009f0:	2201      	movs	r2, #1
 80009f2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	193b      	adds	r3, r7, r4
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fa:	193b      	adds	r3, r7, r4
 80009fc:	2200      	movs	r2, #0
 80009fe:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a00:	193b      	adds	r3, r7, r4
 8000a02:	4a14      	ldr	r2, [pc, #80]	@ (8000a54 <MX_GPIO_Init+0x138>)
 8000a04:	0019      	movs	r1, r3
 8000a06:	0010      	movs	r0, r2
 8000a08:	f001 fbb6 	bl	8002178 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8000a0c:	0021      	movs	r1, r4
 8000a0e:	187b      	adds	r3, r7, r1
 8000a10:	2280      	movs	r2, #128	@ 0x80
 8000a12:	0212      	lsls	r2, r2, #8
 8000a14:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a16:	187b      	adds	r3, r7, r1
 8000a18:	2201      	movs	r2, #1
 8000a1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1c:	187b      	adds	r3, r7, r1
 8000a1e:	2200      	movs	r2, #0
 8000a20:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a22:	187b      	adds	r3, r7, r1
 8000a24:	2200      	movs	r2, #0
 8000a26:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000a28:	187a      	adds	r2, r7, r1
 8000a2a:	2390      	movs	r3, #144	@ 0x90
 8000a2c:	05db      	lsls	r3, r3, #23
 8000a2e:	0011      	movs	r1, r2
 8000a30:	0018      	movs	r0, r3
 8000a32:	f001 fba1 	bl	8002178 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000a36:	2200      	movs	r2, #0
 8000a38:	2100      	movs	r1, #0
 8000a3a:	2007      	movs	r0, #7
 8000a3c:	f001 fa08 	bl	8001e50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000a40:	2007      	movs	r0, #7
 8000a42:	f001 fa1a 	bl	8001e7a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a46:	46c0      	nop			@ (mov r8, r8)
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	b00b      	add	sp, #44	@ 0x2c
 8000a4c:	bd90      	pop	{r4, r7, pc}
 8000a4e:	46c0      	nop			@ (mov r8, r8)
 8000a50:	40021000 	.word	0x40021000
 8000a54:	48000400 	.word	0x48000400
 8000a58:	48000800 	.word	0x48000800

08000a5c <Logging_Task>:

/* USER CODE BEGIN 4 */
void Logging_Task(void){
 8000a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a5e:	46de      	mov	lr, fp
 8000a60:	4657      	mov	r7, sl
 8000a62:	464e      	mov	r6, r9
 8000a64:	4645      	mov	r5, r8
 8000a66:	b5e0      	push	{r5, r6, r7, lr}
 8000a68:	b0a5      	sub	sp, #148	@ 0x94
 8000a6a:	af0a      	add	r7, sp, #40	@ 0x28
	while(CAN_Dequeue(&temp_msg)){
 8000a6c:	e08d      	b.n	8000b8a <Logging_Task+0x12e>
		char line[74];
		uint32_t new_time = __HAL_TIM_GET_COUNTER(&htim2);
 8000a6e:	4b4f      	ldr	r3, [pc, #316]	@ (8000bac <Logging_Task+0x150>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a74:	667b      	str	r3, [r7, #100]	@ 0x64

		if(!first_frame_found){
 8000a76:	4b4e      	ldr	r3, [pc, #312]	@ (8000bb0 <Logging_Task+0x154>)
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	4053      	eors	r3, r2
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d005      	beq.n	8000a90 <Logging_Task+0x34>
			  can_start_time = new_time;
 8000a84:	4b4b      	ldr	r3, [pc, #300]	@ (8000bb4 <Logging_Task+0x158>)
 8000a86:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8000a88:	601a      	str	r2, [r3, #0]
			  first_frame_found = true;
 8000a8a:	4b49      	ldr	r3, [pc, #292]	@ (8000bb0 <Logging_Task+0x154>)
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	701a      	strb	r2, [r3, #0]
		  }

		  uint32_t relative_time = new_time - can_start_time;
 8000a90:	4b48      	ldr	r3, [pc, #288]	@ (8000bb4 <Logging_Task+0x158>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8000a96:	1ad3      	subs	r3, r2, r3
 8000a98:	663b      	str	r3, [r7, #96]	@ 0x60

		int len = sprintf(line, "%03lX,%d,%02X%02X%02X%02X%02X%02X%02X%02X\n,%03lX",
 8000a9a:	4b47      	ldr	r3, [pc, #284]	@ (8000bb8 <Logging_Task+0x15c>)
 8000a9c:	681a      	ldr	r2, [r3, #0]
                temp_msg.Id, temp_msg.DLC,
 8000a9e:	4b46      	ldr	r3, [pc, #280]	@ (8000bb8 <Logging_Task+0x15c>)
 8000aa0:	795b      	ldrb	r3, [r3, #5]
		int len = sprintf(line, "%03lX,%d,%02X%02X%02X%02X%02X%02X%02X%02X\n,%03lX",
 8000aa2:	607b      	str	r3, [r7, #4]
                temp_msg.Data[0], temp_msg.Data[1], temp_msg.Data[2], temp_msg.Data[3],
 8000aa4:	4b44      	ldr	r3, [pc, #272]	@ (8000bb8 <Logging_Task+0x15c>)
 8000aa6:	799b      	ldrb	r3, [r3, #6]
		int len = sprintf(line, "%03lX,%d,%02X%02X%02X%02X%02X%02X%02X%02X\n,%03lX",
 8000aa8:	001c      	movs	r4, r3
                temp_msg.Data[0], temp_msg.Data[1], temp_msg.Data[2], temp_msg.Data[3],
 8000aaa:	4b43      	ldr	r3, [pc, #268]	@ (8000bb8 <Logging_Task+0x15c>)
 8000aac:	79db      	ldrb	r3, [r3, #7]
		int len = sprintf(line, "%03lX,%d,%02X%02X%02X%02X%02X%02X%02X%02X\n,%03lX",
 8000aae:	001d      	movs	r5, r3
                temp_msg.Data[0], temp_msg.Data[1], temp_msg.Data[2], temp_msg.Data[3],
 8000ab0:	4b41      	ldr	r3, [pc, #260]	@ (8000bb8 <Logging_Task+0x15c>)
 8000ab2:	7a1b      	ldrb	r3, [r3, #8]
		int len = sprintf(line, "%03lX,%d,%02X%02X%02X%02X%02X%02X%02X%02X\n,%03lX",
 8000ab4:	001e      	movs	r6, r3
                temp_msg.Data[0], temp_msg.Data[1], temp_msg.Data[2], temp_msg.Data[3],
 8000ab6:	4b40      	ldr	r3, [pc, #256]	@ (8000bb8 <Logging_Task+0x15c>)
 8000ab8:	7a5b      	ldrb	r3, [r3, #9]
		int len = sprintf(line, "%03lX,%d,%02X%02X%02X%02X%02X%02X%02X%02X\n,%03lX",
 8000aba:	469c      	mov	ip, r3
                temp_msg.Data[4], temp_msg.Data[5], temp_msg.Data[6], temp_msg.Data[7], relative_time);
 8000abc:	4b3e      	ldr	r3, [pc, #248]	@ (8000bb8 <Logging_Task+0x15c>)
 8000abe:	7a9b      	ldrb	r3, [r3, #10]
		int len = sprintf(line, "%03lX,%d,%02X%02X%02X%02X%02X%02X%02X%02X\n,%03lX",
 8000ac0:	4698      	mov	r8, r3
                temp_msg.Data[4], temp_msg.Data[5], temp_msg.Data[6], temp_msg.Data[7], relative_time);
 8000ac2:	4b3d      	ldr	r3, [pc, #244]	@ (8000bb8 <Logging_Task+0x15c>)
 8000ac4:	7adb      	ldrb	r3, [r3, #11]
		int len = sprintf(line, "%03lX,%d,%02X%02X%02X%02X%02X%02X%02X%02X\n,%03lX",
 8000ac6:	4699      	mov	r9, r3
                temp_msg.Data[4], temp_msg.Data[5], temp_msg.Data[6], temp_msg.Data[7], relative_time);
 8000ac8:	4b3b      	ldr	r3, [pc, #236]	@ (8000bb8 <Logging_Task+0x15c>)
 8000aca:	7b1b      	ldrb	r3, [r3, #12]
		int len = sprintf(line, "%03lX,%d,%02X%02X%02X%02X%02X%02X%02X%02X\n,%03lX",
 8000acc:	469a      	mov	sl, r3
                temp_msg.Data[4], temp_msg.Data[5], temp_msg.Data[6], temp_msg.Data[7], relative_time);
 8000ace:	4b3a      	ldr	r3, [pc, #232]	@ (8000bb8 <Logging_Task+0x15c>)
 8000ad0:	7b5b      	ldrb	r3, [r3, #13]
		int len = sprintf(line, "%03lX,%d,%02X%02X%02X%02X%02X%02X%02X%02X\n,%03lX",
 8000ad2:	469b      	mov	fp, r3
 8000ad4:	4939      	ldr	r1, [pc, #228]	@ (8000bbc <Logging_Task+0x160>)
 8000ad6:	230c      	movs	r3, #12
 8000ad8:	18f8      	adds	r0, r7, r3
 8000ada:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000adc:	9308      	str	r3, [sp, #32]
 8000ade:	465b      	mov	r3, fp
 8000ae0:	9307      	str	r3, [sp, #28]
 8000ae2:	4653      	mov	r3, sl
 8000ae4:	9306      	str	r3, [sp, #24]
 8000ae6:	464b      	mov	r3, r9
 8000ae8:	9305      	str	r3, [sp, #20]
 8000aea:	4643      	mov	r3, r8
 8000aec:	9304      	str	r3, [sp, #16]
 8000aee:	4663      	mov	r3, ip
 8000af0:	9303      	str	r3, [sp, #12]
 8000af2:	9602      	str	r6, [sp, #8]
 8000af4:	9501      	str	r5, [sp, #4]
 8000af6:	9400      	str	r4, [sp, #0]
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	f008 f80f 	bl	8008b1c <siprintf>
 8000afe:	0003      	movs	r3, r0
 8000b00:	65fb      	str	r3, [r7, #92]	@ 0x5c

		// Add the IRQ count as a "fake" data byte to see if it's changing
//		int len = sprintf(line, "%03lX,%d,IRQ:%lu\n",
//		                  temp_msg.Id, temp_msg.DLC, can_rx_irq_count);

		if (sd_idx + len >= 512){
 8000b02:	4b2f      	ldr	r3, [pc, #188]	@ (8000bc0 <Logging_Task+0x164>)
 8000b04:	881b      	ldrh	r3, [r3, #0]
 8000b06:	001a      	movs	r2, r3
 8000b08:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000b0a:	18d2      	adds	r2, r2, r3
 8000b0c:	2380      	movs	r3, #128	@ 0x80
 8000b0e:	009b      	lsls	r3, r3, #2
 8000b10:	429a      	cmp	r2, r3
 8000b12:	db22      	blt.n	8000b5a <Logging_Task+0xfe>
			UINT bw;
			if (f_open(&myFile, "DATA7.TXT", FA_OPEN_ALWAYS | FA_WRITE) == FR_OK) {
 8000b14:	492b      	ldr	r1, [pc, #172]	@ (8000bc4 <Logging_Task+0x168>)
 8000b16:	4b2c      	ldr	r3, [pc, #176]	@ (8000bc8 <Logging_Task+0x16c>)
 8000b18:	2212      	movs	r2, #18
 8000b1a:	0018      	movs	r0, r3
 8000b1c:	f006 ff74 	bl	8007a08 <f_open>
 8000b20:	1e03      	subs	r3, r0, #0
 8000b22:	d117      	bne.n	8000b54 <Logging_Task+0xf8>
				f_lseek(&myFile, myFile.fsize);
 8000b24:	4a28      	ldr	r2, [pc, #160]	@ (8000bc8 <Logging_Task+0x16c>)
 8000b26:	2383      	movs	r3, #131	@ 0x83
 8000b28:	009b      	lsls	r3, r3, #2
 8000b2a:	58d2      	ldr	r2, [r2, r3]
 8000b2c:	4b26      	ldr	r3, [pc, #152]	@ (8000bc8 <Logging_Task+0x16c>)
 8000b2e:	0011      	movs	r1, r2
 8000b30:	0018      	movs	r0, r3
 8000b32:	f007 fce3 	bl	80084fc <f_lseek>
				f_write(&myFile, sd_buffer, sd_idx, &bw);
 8000b36:	4b22      	ldr	r3, [pc, #136]	@ (8000bc0 <Logging_Task+0x164>)
 8000b38:	881b      	ldrh	r3, [r3, #0]
 8000b3a:	001a      	movs	r2, r3
 8000b3c:	2350      	movs	r3, #80	@ 0x50
 8000b3e:	2108      	movs	r1, #8
 8000b40:	185b      	adds	r3, r3, r1
 8000b42:	19db      	adds	r3, r3, r7
 8000b44:	4921      	ldr	r1, [pc, #132]	@ (8000bcc <Logging_Task+0x170>)
 8000b46:	4820      	ldr	r0, [pc, #128]	@ (8000bc8 <Logging_Task+0x16c>)
 8000b48:	f007 f9e2 	bl	8007f10 <f_write>
				f_close(&myFile);
 8000b4c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bc8 <Logging_Task+0x16c>)
 8000b4e:	0018      	movs	r0, r3
 8000b50:	f007 fc9c 	bl	800848c <f_close>
			}
			sd_idx = 0;
 8000b54:	4b1a      	ldr	r3, [pc, #104]	@ (8000bc0 <Logging_Task+0x164>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	801a      	strh	r2, [r3, #0]
		}

		memcpy(&sd_buffer[sd_idx], line, len);
 8000b5a:	4b19      	ldr	r3, [pc, #100]	@ (8000bc0 <Logging_Task+0x164>)
 8000b5c:	881b      	ldrh	r3, [r3, #0]
 8000b5e:	001a      	movs	r2, r3
 8000b60:	4b1a      	ldr	r3, [pc, #104]	@ (8000bcc <Logging_Task+0x170>)
 8000b62:	18d3      	adds	r3, r2, r3
 8000b64:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000b66:	210c      	movs	r1, #12
 8000b68:	1879      	adds	r1, r7, r1
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f008 f82c 	bl	8008bc8 <memcpy>
		sd_idx += len;
 8000b70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000b72:	b29a      	uxth	r2, r3
 8000b74:	4b12      	ldr	r3, [pc, #72]	@ (8000bc0 <Logging_Task+0x164>)
 8000b76:	881b      	ldrh	r3, [r3, #0]
 8000b78:	18d3      	adds	r3, r2, r3
 8000b7a:	b29a      	uxth	r2, r3
 8000b7c:	4b10      	ldr	r3, [pc, #64]	@ (8000bc0 <Logging_Task+0x164>)
 8000b7e:	801a      	strh	r2, [r3, #0]

		total_frames_logged++;
 8000b80:	4b13      	ldr	r3, [pc, #76]	@ (8000bd0 <Logging_Task+0x174>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	1c5a      	adds	r2, r3, #1
 8000b86:	4b12      	ldr	r3, [pc, #72]	@ (8000bd0 <Logging_Task+0x174>)
 8000b88:	601a      	str	r2, [r3, #0]
	while(CAN_Dequeue(&temp_msg)){
 8000b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb8 <Logging_Task+0x15c>)
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	f7ff fc75 	bl	800047c <CAN_Dequeue>
 8000b92:	1e03      	subs	r3, r0, #0
 8000b94:	d000      	beq.n	8000b98 <Logging_Task+0x13c>
 8000b96:	e76a      	b.n	8000a6e <Logging_Task+0x12>
	}

}
 8000b98:	46c0      	nop			@ (mov r8, r8)
 8000b9a:	46c0      	nop			@ (mov r8, r8)
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	b01b      	add	sp, #108	@ 0x6c
 8000ba0:	bcf0      	pop	{r4, r5, r6, r7}
 8000ba2:	46bb      	mov	fp, r7
 8000ba4:	46b2      	mov	sl, r6
 8000ba6:	46a9      	mov	r9, r5
 8000ba8:	46a0      	mov	r8, r4
 8000baa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bac:	200011bc 	.word	0x200011bc
 8000bb0:	20001be8 	.word	0x20001be8
 8000bb4:	20001be4 	.word	0x20001be4
 8000bb8:	20001568 	.word	0x20001568
 8000bbc:	08009474 	.word	0x08009474
 8000bc0:	2000177c 	.word	0x2000177c
 8000bc4:	080094a8 	.word	0x080094a8
 8000bc8:	200019b8 	.word	0x200019b8
 8000bcc:	2000157c 	.word	0x2000157c
 8000bd0:	20001780 	.word	0x20001780

08000bd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bd8:	b672      	cpsid	i
}
 8000bda:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  __disable_irq();
  while (1)
 8000bdc:	46c0      	nop			@ (mov r8, r8)
 8000bde:	e7fd      	b.n	8000bdc <Error_Handler+0x8>

08000be0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000be6:	4b13      	ldr	r3, [pc, #76]	@ (8000c34 <HAL_MspInit+0x54>)
 8000be8:	699a      	ldr	r2, [r3, #24]
 8000bea:	4b12      	ldr	r3, [pc, #72]	@ (8000c34 <HAL_MspInit+0x54>)
 8000bec:	2101      	movs	r1, #1
 8000bee:	430a      	orrs	r2, r1
 8000bf0:	619a      	str	r2, [r3, #24]
 8000bf2:	4b10      	ldr	r3, [pc, #64]	@ (8000c34 <HAL_MspInit+0x54>)
 8000bf4:	699b      	ldr	r3, [r3, #24]
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	607b      	str	r3, [r7, #4]
 8000bfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8000c34 <HAL_MspInit+0x54>)
 8000c00:	69da      	ldr	r2, [r3, #28]
 8000c02:	4b0c      	ldr	r3, [pc, #48]	@ (8000c34 <HAL_MspInit+0x54>)
 8000c04:	2180      	movs	r1, #128	@ 0x80
 8000c06:	0549      	lsls	r1, r1, #21
 8000c08:	430a      	orrs	r2, r1
 8000c0a:	61da      	str	r2, [r3, #28]
 8000c0c:	4b09      	ldr	r3, [pc, #36]	@ (8000c34 <HAL_MspInit+0x54>)
 8000c0e:	69da      	ldr	r2, [r3, #28]
 8000c10:	2380      	movs	r3, #128	@ 0x80
 8000c12:	055b      	lsls	r3, r3, #21
 8000c14:	4013      	ands	r3, r2
 8000c16:	603b      	str	r3, [r7, #0]
 8000c18:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	2003      	movs	r0, #3
 8000c20:	f001 f916 	bl	8001e50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8000c24:	2003      	movs	r0, #3
 8000c26:	f001 f928 	bl	8001e7a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c2a:	46c0      	nop			@ (mov r8, r8)
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	b002      	add	sp, #8
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	46c0      	nop			@ (mov r8, r8)
 8000c34:	40021000 	.word	0x40021000

08000c38 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000c38:	b590      	push	{r4, r7, lr}
 8000c3a:	b08b      	sub	sp, #44	@ 0x2c
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c40:	2414      	movs	r4, #20
 8000c42:	193b      	adds	r3, r7, r4
 8000c44:	0018      	movs	r0, r3
 8000c46:	2314      	movs	r3, #20
 8000c48:	001a      	movs	r2, r3
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	f007 ff88 	bl	8008b60 <memset>
  if(hcan->Instance==CAN)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a20      	ldr	r2, [pc, #128]	@ (8000cd8 <HAL_CAN_MspInit+0xa0>)
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d13a      	bne.n	8000cd0 <HAL_CAN_MspInit+0x98>
  {
    /* USER CODE BEGIN CAN_MspInit 0 */

    /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000c5a:	4b20      	ldr	r3, [pc, #128]	@ (8000cdc <HAL_CAN_MspInit+0xa4>)
 8000c5c:	69da      	ldr	r2, [r3, #28]
 8000c5e:	4b1f      	ldr	r3, [pc, #124]	@ (8000cdc <HAL_CAN_MspInit+0xa4>)
 8000c60:	2180      	movs	r1, #128	@ 0x80
 8000c62:	0489      	lsls	r1, r1, #18
 8000c64:	430a      	orrs	r2, r1
 8000c66:	61da      	str	r2, [r3, #28]
 8000c68:	4b1c      	ldr	r3, [pc, #112]	@ (8000cdc <HAL_CAN_MspInit+0xa4>)
 8000c6a:	69da      	ldr	r2, [r3, #28]
 8000c6c:	2380      	movs	r3, #128	@ 0x80
 8000c6e:	049b      	lsls	r3, r3, #18
 8000c70:	4013      	ands	r3, r2
 8000c72:	613b      	str	r3, [r7, #16]
 8000c74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c76:	4b19      	ldr	r3, [pc, #100]	@ (8000cdc <HAL_CAN_MspInit+0xa4>)
 8000c78:	695a      	ldr	r2, [r3, #20]
 8000c7a:	4b18      	ldr	r3, [pc, #96]	@ (8000cdc <HAL_CAN_MspInit+0xa4>)
 8000c7c:	2180      	movs	r1, #128	@ 0x80
 8000c7e:	02c9      	lsls	r1, r1, #11
 8000c80:	430a      	orrs	r2, r1
 8000c82:	615a      	str	r2, [r3, #20]
 8000c84:	4b15      	ldr	r3, [pc, #84]	@ (8000cdc <HAL_CAN_MspInit+0xa4>)
 8000c86:	695a      	ldr	r2, [r3, #20]
 8000c88:	2380      	movs	r3, #128	@ 0x80
 8000c8a:	02db      	lsls	r3, r3, #11
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	60fb      	str	r3, [r7, #12]
 8000c90:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c92:	193b      	adds	r3, r7, r4
 8000c94:	22c0      	movs	r2, #192	@ 0xc0
 8000c96:	0092      	lsls	r2, r2, #2
 8000c98:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9a:	0021      	movs	r1, r4
 8000c9c:	187b      	adds	r3, r7, r1
 8000c9e:	2202      	movs	r2, #2
 8000ca0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ca2:	187b      	adds	r3, r7, r1
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ca8:	187b      	adds	r3, r7, r1
 8000caa:	2203      	movs	r2, #3
 8000cac:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8000cae:	187b      	adds	r3, r7, r1
 8000cb0:	2204      	movs	r2, #4
 8000cb2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb4:	187b      	adds	r3, r7, r1
 8000cb6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ce0 <HAL_CAN_MspInit+0xa8>)
 8000cb8:	0019      	movs	r1, r3
 8000cba:	0010      	movs	r0, r2
 8000cbc:	f001 fa5c 	bl	8002178 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	201e      	movs	r0, #30
 8000cc6:	f001 f8c3 	bl	8001e50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8000cca:	201e      	movs	r0, #30
 8000ccc:	f001 f8d5 	bl	8001e7a <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN_MspInit 1 */

  }

}
 8000cd0:	46c0      	nop			@ (mov r8, r8)
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	b00b      	add	sp, #44	@ 0x2c
 8000cd6:	bd90      	pop	{r4, r7, pc}
 8000cd8:	40006400 	.word	0x40006400
 8000cdc:	40021000 	.word	0x40021000
 8000ce0:	48000400 	.word	0x48000400

08000ce4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ce4:	b590      	push	{r4, r7, lr}
 8000ce6:	b08d      	sub	sp, #52	@ 0x34
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cec:	241c      	movs	r4, #28
 8000cee:	193b      	adds	r3, r7, r4
 8000cf0:	0018      	movs	r0, r3
 8000cf2:	2314      	movs	r3, #20
 8000cf4:	001a      	movs	r2, r3
 8000cf6:	2100      	movs	r1, #0
 8000cf8:	f007 ff32 	bl	8008b60 <memset>
  if(hspi->Instance==SPI1)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a56      	ldr	r2, [pc, #344]	@ (8000e5c <HAL_SPI_MspInit+0x178>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d132      	bne.n	8000d6c <HAL_SPI_MspInit+0x88>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d06:	4b56      	ldr	r3, [pc, #344]	@ (8000e60 <HAL_SPI_MspInit+0x17c>)
 8000d08:	699a      	ldr	r2, [r3, #24]
 8000d0a:	4b55      	ldr	r3, [pc, #340]	@ (8000e60 <HAL_SPI_MspInit+0x17c>)
 8000d0c:	2180      	movs	r1, #128	@ 0x80
 8000d0e:	0149      	lsls	r1, r1, #5
 8000d10:	430a      	orrs	r2, r1
 8000d12:	619a      	str	r2, [r3, #24]
 8000d14:	4b52      	ldr	r3, [pc, #328]	@ (8000e60 <HAL_SPI_MspInit+0x17c>)
 8000d16:	699a      	ldr	r2, [r3, #24]
 8000d18:	2380      	movs	r3, #128	@ 0x80
 8000d1a:	015b      	lsls	r3, r3, #5
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	61bb      	str	r3, [r7, #24]
 8000d20:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d22:	4b4f      	ldr	r3, [pc, #316]	@ (8000e60 <HAL_SPI_MspInit+0x17c>)
 8000d24:	695a      	ldr	r2, [r3, #20]
 8000d26:	4b4e      	ldr	r3, [pc, #312]	@ (8000e60 <HAL_SPI_MspInit+0x17c>)
 8000d28:	2180      	movs	r1, #128	@ 0x80
 8000d2a:	02c9      	lsls	r1, r1, #11
 8000d2c:	430a      	orrs	r2, r1
 8000d2e:	615a      	str	r2, [r3, #20]
 8000d30:	4b4b      	ldr	r3, [pc, #300]	@ (8000e60 <HAL_SPI_MspInit+0x17c>)
 8000d32:	695a      	ldr	r2, [r3, #20]
 8000d34:	2380      	movs	r3, #128	@ 0x80
 8000d36:	02db      	lsls	r3, r3, #11
 8000d38:	4013      	ands	r3, r2
 8000d3a:	617b      	str	r3, [r7, #20]
 8000d3c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 8000d3e:	0021      	movs	r1, r4
 8000d40:	187b      	adds	r3, r7, r1
 8000d42:	2238      	movs	r2, #56	@ 0x38
 8000d44:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d46:	187b      	adds	r3, r7, r1
 8000d48:	2202      	movs	r2, #2
 8000d4a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4c:	187b      	adds	r3, r7, r1
 8000d4e:	2200      	movs	r2, #0
 8000d50:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000d52:	187b      	adds	r3, r7, r1
 8000d54:	2201      	movs	r2, #1
 8000d56:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000d58:	187b      	adds	r3, r7, r1
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d5e:	187b      	adds	r3, r7, r1
 8000d60:	4a40      	ldr	r2, [pc, #256]	@ (8000e64 <HAL_SPI_MspInit+0x180>)
 8000d62:	0019      	movs	r1, r3
 8000d64:	0010      	movs	r0, r2
 8000d66:	f001 fa07 	bl	8002178 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000d6a:	e073      	b.n	8000e54 <HAL_SPI_MspInit+0x170>
  else if(hspi->Instance==SPI2)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a3d      	ldr	r2, [pc, #244]	@ (8000e68 <HAL_SPI_MspInit+0x184>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d16e      	bne.n	8000e54 <HAL_SPI_MspInit+0x170>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000d76:	4b3a      	ldr	r3, [pc, #232]	@ (8000e60 <HAL_SPI_MspInit+0x17c>)
 8000d78:	69da      	ldr	r2, [r3, #28]
 8000d7a:	4b39      	ldr	r3, [pc, #228]	@ (8000e60 <HAL_SPI_MspInit+0x17c>)
 8000d7c:	2180      	movs	r1, #128	@ 0x80
 8000d7e:	01c9      	lsls	r1, r1, #7
 8000d80:	430a      	orrs	r2, r1
 8000d82:	61da      	str	r2, [r3, #28]
 8000d84:	4b36      	ldr	r3, [pc, #216]	@ (8000e60 <HAL_SPI_MspInit+0x17c>)
 8000d86:	69da      	ldr	r2, [r3, #28]
 8000d88:	2380      	movs	r3, #128	@ 0x80
 8000d8a:	01db      	lsls	r3, r3, #7
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	613b      	str	r3, [r7, #16]
 8000d90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d92:	4b33      	ldr	r3, [pc, #204]	@ (8000e60 <HAL_SPI_MspInit+0x17c>)
 8000d94:	695a      	ldr	r2, [r3, #20]
 8000d96:	4b32      	ldr	r3, [pc, #200]	@ (8000e60 <HAL_SPI_MspInit+0x17c>)
 8000d98:	2180      	movs	r1, #128	@ 0x80
 8000d9a:	0309      	lsls	r1, r1, #12
 8000d9c:	430a      	orrs	r2, r1
 8000d9e:	615a      	str	r2, [r3, #20]
 8000da0:	4b2f      	ldr	r3, [pc, #188]	@ (8000e60 <HAL_SPI_MspInit+0x17c>)
 8000da2:	695a      	ldr	r2, [r3, #20]
 8000da4:	2380      	movs	r3, #128	@ 0x80
 8000da6:	031b      	lsls	r3, r3, #12
 8000da8:	4013      	ands	r3, r2
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dae:	4b2c      	ldr	r3, [pc, #176]	@ (8000e60 <HAL_SPI_MspInit+0x17c>)
 8000db0:	695a      	ldr	r2, [r3, #20]
 8000db2:	4b2b      	ldr	r3, [pc, #172]	@ (8000e60 <HAL_SPI_MspInit+0x17c>)
 8000db4:	2180      	movs	r1, #128	@ 0x80
 8000db6:	02c9      	lsls	r1, r1, #11
 8000db8:	430a      	orrs	r2, r1
 8000dba:	615a      	str	r2, [r3, #20]
 8000dbc:	4b28      	ldr	r3, [pc, #160]	@ (8000e60 <HAL_SPI_MspInit+0x17c>)
 8000dbe:	695a      	ldr	r2, [r3, #20]
 8000dc0:	2380      	movs	r3, #128	@ 0x80
 8000dc2:	02db      	lsls	r3, r3, #11
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	60bb      	str	r3, [r7, #8]
 8000dc8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000dca:	241c      	movs	r4, #28
 8000dcc:	193b      	adds	r3, r7, r4
 8000dce:	2204      	movs	r2, #4
 8000dd0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd2:	193b      	adds	r3, r7, r4
 8000dd4:	2202      	movs	r2, #2
 8000dd6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	193b      	adds	r3, r7, r4
 8000dda:	2200      	movs	r2, #0
 8000ddc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dde:	193b      	adds	r3, r7, r4
 8000de0:	2203      	movs	r2, #3
 8000de2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8000de4:	193b      	adds	r3, r7, r4
 8000de6:	2201      	movs	r2, #1
 8000de8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dea:	193b      	adds	r3, r7, r4
 8000dec:	4a1f      	ldr	r2, [pc, #124]	@ (8000e6c <HAL_SPI_MspInit+0x188>)
 8000dee:	0019      	movs	r1, r3
 8000df0:	0010      	movs	r0, r2
 8000df2:	f001 f9c1 	bl	8002178 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LCD_SCL_Pin;
 8000df6:	0021      	movs	r1, r4
 8000df8:	187b      	adds	r3, r7, r1
 8000dfa:	2280      	movs	r2, #128	@ 0x80
 8000dfc:	00d2      	lsls	r2, r2, #3
 8000dfe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e00:	000c      	movs	r4, r1
 8000e02:	193b      	adds	r3, r7, r4
 8000e04:	2202      	movs	r2, #2
 8000e06:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e08:	193b      	adds	r3, r7, r4
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e0e:	193b      	adds	r3, r7, r4
 8000e10:	2203      	movs	r2, #3
 8000e12:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e14:	193b      	adds	r3, r7, r4
 8000e16:	2205      	movs	r2, #5
 8000e18:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(LCD_SCL_GPIO_Port, &GPIO_InitStruct);
 8000e1a:	193b      	adds	r3, r7, r4
 8000e1c:	4a11      	ldr	r2, [pc, #68]	@ (8000e64 <HAL_SPI_MspInit+0x180>)
 8000e1e:	0019      	movs	r1, r3
 8000e20:	0010      	movs	r0, r2
 8000e22:	f001 f9a9 	bl	8002178 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LCD_CSB_Pin|LCD_MOSI_Pin;
 8000e26:	0021      	movs	r1, r4
 8000e28:	187b      	adds	r3, r7, r1
 8000e2a:	2290      	movs	r2, #144	@ 0x90
 8000e2c:	0212      	lsls	r2, r2, #8
 8000e2e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e30:	187b      	adds	r3, r7, r1
 8000e32:	2202      	movs	r2, #2
 8000e34:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	187b      	adds	r3, r7, r1
 8000e38:	2200      	movs	r2, #0
 8000e3a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e3c:	187b      	adds	r3, r7, r1
 8000e3e:	2203      	movs	r2, #3
 8000e40:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000e42:	187b      	adds	r3, r7, r1
 8000e44:	2200      	movs	r2, #0
 8000e46:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e48:	187b      	adds	r3, r7, r1
 8000e4a:	4a06      	ldr	r2, [pc, #24]	@ (8000e64 <HAL_SPI_MspInit+0x180>)
 8000e4c:	0019      	movs	r1, r3
 8000e4e:	0010      	movs	r0, r2
 8000e50:	f001 f992 	bl	8002178 <HAL_GPIO_Init>
}
 8000e54:	46c0      	nop			@ (mov r8, r8)
 8000e56:	46bd      	mov	sp, r7
 8000e58:	b00d      	add	sp, #52	@ 0x34
 8000e5a:	bd90      	pop	{r4, r7, pc}
 8000e5c:	40013000 	.word	0x40013000
 8000e60:	40021000 	.word	0x40021000
 8000e64:	48000400 	.word	0x48000400
 8000e68:	40003800 	.word	0x40003800
 8000e6c:	48000800 	.word	0x48000800

08000e70 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	2380      	movs	r3, #128	@ 0x80
 8000e7e:	05db      	lsls	r3, r3, #23
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d10b      	bne.n	8000e9c <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e84:	4b07      	ldr	r3, [pc, #28]	@ (8000ea4 <HAL_TIM_Base_MspInit+0x34>)
 8000e86:	69da      	ldr	r2, [r3, #28]
 8000e88:	4b06      	ldr	r3, [pc, #24]	@ (8000ea4 <HAL_TIM_Base_MspInit+0x34>)
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	430a      	orrs	r2, r1
 8000e8e:	61da      	str	r2, [r3, #28]
 8000e90:	4b04      	ldr	r3, [pc, #16]	@ (8000ea4 <HAL_TIM_Base_MspInit+0x34>)
 8000e92:	69db      	ldr	r3, [r3, #28]
 8000e94:	2201      	movs	r2, #1
 8000e96:	4013      	ands	r3, r2
 8000e98:	60fb      	str	r3, [r7, #12]
 8000e9a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000e9c:	46c0      	nop			@ (mov r8, r8)
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	b004      	add	sp, #16
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40021000 	.word	0x40021000

08000ea8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ea8:	b590      	push	{r4, r7, lr}
 8000eaa:	b08b      	sub	sp, #44	@ 0x2c
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb0:	2414      	movs	r4, #20
 8000eb2:	193b      	adds	r3, r7, r4
 8000eb4:	0018      	movs	r0, r3
 8000eb6:	2314      	movs	r3, #20
 8000eb8:	001a      	movs	r2, r3
 8000eba:	2100      	movs	r1, #0
 8000ebc:	f007 fe50 	bl	8008b60 <memset>
  if(huart->Instance==USART2)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a1c      	ldr	r2, [pc, #112]	@ (8000f38 <HAL_UART_MspInit+0x90>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d132      	bne.n	8000f30 <HAL_UART_MspInit+0x88>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000eca:	4b1c      	ldr	r3, [pc, #112]	@ (8000f3c <HAL_UART_MspInit+0x94>)
 8000ecc:	69da      	ldr	r2, [r3, #28]
 8000ece:	4b1b      	ldr	r3, [pc, #108]	@ (8000f3c <HAL_UART_MspInit+0x94>)
 8000ed0:	2180      	movs	r1, #128	@ 0x80
 8000ed2:	0289      	lsls	r1, r1, #10
 8000ed4:	430a      	orrs	r2, r1
 8000ed6:	61da      	str	r2, [r3, #28]
 8000ed8:	4b18      	ldr	r3, [pc, #96]	@ (8000f3c <HAL_UART_MspInit+0x94>)
 8000eda:	69da      	ldr	r2, [r3, #28]
 8000edc:	2380      	movs	r3, #128	@ 0x80
 8000ede:	029b      	lsls	r3, r3, #10
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	613b      	str	r3, [r7, #16]
 8000ee4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee6:	4b15      	ldr	r3, [pc, #84]	@ (8000f3c <HAL_UART_MspInit+0x94>)
 8000ee8:	695a      	ldr	r2, [r3, #20]
 8000eea:	4b14      	ldr	r3, [pc, #80]	@ (8000f3c <HAL_UART_MspInit+0x94>)
 8000eec:	2180      	movs	r1, #128	@ 0x80
 8000eee:	0289      	lsls	r1, r1, #10
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	615a      	str	r2, [r3, #20]
 8000ef4:	4b11      	ldr	r3, [pc, #68]	@ (8000f3c <HAL_UART_MspInit+0x94>)
 8000ef6:	695a      	ldr	r2, [r3, #20]
 8000ef8:	2380      	movs	r3, #128	@ 0x80
 8000efa:	029b      	lsls	r3, r3, #10
 8000efc:	4013      	ands	r3, r2
 8000efe:	60fb      	str	r3, [r7, #12]
 8000f00:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f02:	0021      	movs	r1, r4
 8000f04:	187b      	adds	r3, r7, r1
 8000f06:	220c      	movs	r2, #12
 8000f08:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0a:	187b      	adds	r3, r7, r1
 8000f0c:	2202      	movs	r2, #2
 8000f0e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	187b      	adds	r3, r7, r1
 8000f12:	2200      	movs	r2, #0
 8000f14:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f16:	187b      	adds	r3, r7, r1
 8000f18:	2203      	movs	r2, #3
 8000f1a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000f1c:	187b      	adds	r3, r7, r1
 8000f1e:	2201      	movs	r2, #1
 8000f20:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f22:	187a      	adds	r2, r7, r1
 8000f24:	2390      	movs	r3, #144	@ 0x90
 8000f26:	05db      	lsls	r3, r3, #23
 8000f28:	0011      	movs	r1, r2
 8000f2a:	0018      	movs	r0, r3
 8000f2c:	f001 f924 	bl	8002178 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000f30:	46c0      	nop			@ (mov r8, r8)
 8000f32:	46bd      	mov	sp, r7
 8000f34:	b00b      	add	sp, #44	@ 0x2c
 8000f36:	bd90      	pop	{r4, r7, pc}
 8000f38:	40004400 	.word	0x40004400
 8000f3c:	40021000 	.word	0x40021000

08000f40 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f78 <HAL_PCD_MspInit+0x38>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d10d      	bne.n	8000f6e <HAL_PCD_MspInit+0x2e>
  {
    /* USER CODE BEGIN USB_MspInit 0 */

    /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000f52:	4b0a      	ldr	r3, [pc, #40]	@ (8000f7c <HAL_PCD_MspInit+0x3c>)
 8000f54:	69da      	ldr	r2, [r3, #28]
 8000f56:	4b09      	ldr	r3, [pc, #36]	@ (8000f7c <HAL_PCD_MspInit+0x3c>)
 8000f58:	2180      	movs	r1, #128	@ 0x80
 8000f5a:	0409      	lsls	r1, r1, #16
 8000f5c:	430a      	orrs	r2, r1
 8000f5e:	61da      	str	r2, [r3, #28]
 8000f60:	4b06      	ldr	r3, [pc, #24]	@ (8000f7c <HAL_PCD_MspInit+0x3c>)
 8000f62:	69da      	ldr	r2, [r3, #28]
 8000f64:	2380      	movs	r3, #128	@ 0x80
 8000f66:	041b      	lsls	r3, r3, #16
 8000f68:	4013      	ands	r3, r2
 8000f6a:	60fb      	str	r3, [r7, #12]
 8000f6c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_MspInit 1 */

  }

}
 8000f6e:	46c0      	nop			@ (mov r8, r8)
 8000f70:	46bd      	mov	sp, r7
 8000f72:	b004      	add	sp, #16
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	46c0      	nop			@ (mov r8, r8)
 8000f78:	40005c00 	.word	0x40005c00
 8000f7c:	40021000 	.word	0x40021000

08000f80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f84:	46c0      	nop			@ (mov r8, r8)
 8000f86:	e7fd      	b.n	8000f84 <NMI_Handler+0x4>

08000f88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f8c:	46c0      	nop			@ (mov r8, r8)
 8000f8e:	e7fd      	b.n	8000f8c <HardFault_Handler+0x4>

08000f90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f94:	46c0      	nop			@ (mov r8, r8)
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f9e:	46c0      	nop			@ (mov r8, r8)
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fa8:	f000 f8ce 	bl	8001148 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fac:	46c0      	nop			@ (mov r8, r8)
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}

08000fb2 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8000fb6:	f000 ff7d 	bl	8001eb4 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8000fba:	46c0      	nop			@ (mov r8, r8)
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_Pin);
 8000fc4:	2380      	movs	r3, #128	@ 0x80
 8000fc6:	019b      	lsls	r3, r3, #6
 8000fc8:	0018      	movs	r0, r3
 8000fca:	f001 fa6b 	bl	80024a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000fce:	46c0      	nop			@ (mov r8, r8)
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000fd8:	4b03      	ldr	r3, [pc, #12]	@ (8000fe8 <CEC_CAN_IRQHandler+0x14>)
 8000fda:	0018      	movs	r0, r3
 8000fdc:	f000 fc7f 	bl	80018de <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8000fe0:	46c0      	nop			@ (mov r8, r8)
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	46c0      	nop			@ (mov r8, r8)
 8000fe8:	200010cc 	.word	0x200010cc

08000fec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b086      	sub	sp, #24
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ff4:	4a14      	ldr	r2, [pc, #80]	@ (8001048 <_sbrk+0x5c>)
 8000ff6:	4b15      	ldr	r3, [pc, #84]	@ (800104c <_sbrk+0x60>)
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001000:	4b13      	ldr	r3, [pc, #76]	@ (8001050 <_sbrk+0x64>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d102      	bne.n	800100e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001008:	4b11      	ldr	r3, [pc, #68]	@ (8001050 <_sbrk+0x64>)
 800100a:	4a12      	ldr	r2, [pc, #72]	@ (8001054 <_sbrk+0x68>)
 800100c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800100e:	4b10      	ldr	r3, [pc, #64]	@ (8001050 <_sbrk+0x64>)
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	18d3      	adds	r3, r2, r3
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	429a      	cmp	r2, r3
 800101a:	d207      	bcs.n	800102c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800101c:	f007 fda8 	bl	8008b70 <__errno>
 8001020:	0003      	movs	r3, r0
 8001022:	220c      	movs	r2, #12
 8001024:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001026:	2301      	movs	r3, #1
 8001028:	425b      	negs	r3, r3
 800102a:	e009      	b.n	8001040 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800102c:	4b08      	ldr	r3, [pc, #32]	@ (8001050 <_sbrk+0x64>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001032:	4b07      	ldr	r3, [pc, #28]	@ (8001050 <_sbrk+0x64>)
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	18d2      	adds	r2, r2, r3
 800103a:	4b05      	ldr	r3, [pc, #20]	@ (8001050 <_sbrk+0x64>)
 800103c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800103e:	68fb      	ldr	r3, [r7, #12]
}
 8001040:	0018      	movs	r0, r3
 8001042:	46bd      	mov	sp, r7
 8001044:	b006      	add	sp, #24
 8001046:	bd80      	pop	{r7, pc}
 8001048:	20004000 	.word	0x20004000
 800104c:	00000400 	.word	0x00000400
 8001050:	20001bec 	.word	0x20001bec
 8001054:	20001da0 	.word	0x20001da0

08001058 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800105c:	46c0      	nop			@ (mov r8, r8)
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
	...

08001064 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001064:	480d      	ldr	r0, [pc, #52]	@ (800109c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001066:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001068:	f7ff fff6 	bl	8001058 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800106c:	480c      	ldr	r0, [pc, #48]	@ (80010a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800106e:	490d      	ldr	r1, [pc, #52]	@ (80010a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001070:	4a0d      	ldr	r2, [pc, #52]	@ (80010a8 <LoopForever+0xe>)
  movs r3, #0
 8001072:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001074:	e002      	b.n	800107c <LoopCopyDataInit>

08001076 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001076:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001078:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800107a:	3304      	adds	r3, #4

0800107c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800107c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800107e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001080:	d3f9      	bcc.n	8001076 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001082:	4a0a      	ldr	r2, [pc, #40]	@ (80010ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8001084:	4c0a      	ldr	r4, [pc, #40]	@ (80010b0 <LoopForever+0x16>)
  movs r3, #0
 8001086:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001088:	e001      	b.n	800108e <LoopFillZerobss>

0800108a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800108a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800108c:	3204      	adds	r2, #4

0800108e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800108e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001090:	d3fb      	bcc.n	800108a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001092:	f007 fd73 	bl	8008b7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001096:	f7ff fa1f 	bl	80004d8 <main>

0800109a <LoopForever>:

LoopForever:
    b LoopForever
 800109a:	e7fe      	b.n	800109a <LoopForever>
  ldr   r0, =_estack
 800109c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80010a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010a4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80010a8:	080095ec 	.word	0x080095ec
  ldr r2, =_sbss
 80010ac:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80010b0:	20001da0 	.word	0x20001da0

080010b4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010b4:	e7fe      	b.n	80010b4 <ADC1_COMP_IRQHandler>
	...

080010b8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010bc:	4b07      	ldr	r3, [pc, #28]	@ (80010dc <HAL_Init+0x24>)
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	4b06      	ldr	r3, [pc, #24]	@ (80010dc <HAL_Init+0x24>)
 80010c2:	2110      	movs	r1, #16
 80010c4:	430a      	orrs	r2, r1
 80010c6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80010c8:	2003      	movs	r0, #3
 80010ca:	f000 f809 	bl	80010e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010ce:	f7ff fd87 	bl	8000be0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010d2:	2300      	movs	r3, #0
}
 80010d4:	0018      	movs	r0, r3
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	46c0      	nop			@ (mov r8, r8)
 80010dc:	40022000 	.word	0x40022000

080010e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010e0:	b590      	push	{r4, r7, lr}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010e8:	4b14      	ldr	r3, [pc, #80]	@ (800113c <HAL_InitTick+0x5c>)
 80010ea:	681c      	ldr	r4, [r3, #0]
 80010ec:	4b14      	ldr	r3, [pc, #80]	@ (8001140 <HAL_InitTick+0x60>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	0019      	movs	r1, r3
 80010f2:	23fa      	movs	r3, #250	@ 0xfa
 80010f4:	0098      	lsls	r0, r3, #2
 80010f6:	f7ff f811 	bl	800011c <__udivsi3>
 80010fa:	0003      	movs	r3, r0
 80010fc:	0019      	movs	r1, r3
 80010fe:	0020      	movs	r0, r4
 8001100:	f7ff f80c 	bl	800011c <__udivsi3>
 8001104:	0003      	movs	r3, r0
 8001106:	0018      	movs	r0, r3
 8001108:	f000 fec7 	bl	8001e9a <HAL_SYSTICK_Config>
 800110c:	1e03      	subs	r3, r0, #0
 800110e:	d001      	beq.n	8001114 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001110:	2301      	movs	r3, #1
 8001112:	e00f      	b.n	8001134 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2b03      	cmp	r3, #3
 8001118:	d80b      	bhi.n	8001132 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800111a:	6879      	ldr	r1, [r7, #4]
 800111c:	2301      	movs	r3, #1
 800111e:	425b      	negs	r3, r3
 8001120:	2200      	movs	r2, #0
 8001122:	0018      	movs	r0, r3
 8001124:	f000 fe94 	bl	8001e50 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001128:	4b06      	ldr	r3, [pc, #24]	@ (8001144 <HAL_InitTick+0x64>)
 800112a:	687a      	ldr	r2, [r7, #4]
 800112c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800112e:	2300      	movs	r3, #0
 8001130:	e000      	b.n	8001134 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
}
 8001134:	0018      	movs	r0, r3
 8001136:	46bd      	mov	sp, r7
 8001138:	b003      	add	sp, #12
 800113a:	bd90      	pop	{r4, r7, pc}
 800113c:	20000000 	.word	0x20000000
 8001140:	20000008 	.word	0x20000008
 8001144:	20000004 	.word	0x20000004

08001148 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800114c:	4b05      	ldr	r3, [pc, #20]	@ (8001164 <HAL_IncTick+0x1c>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	001a      	movs	r2, r3
 8001152:	4b05      	ldr	r3, [pc, #20]	@ (8001168 <HAL_IncTick+0x20>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	18d2      	adds	r2, r2, r3
 8001158:	4b03      	ldr	r3, [pc, #12]	@ (8001168 <HAL_IncTick+0x20>)
 800115a:	601a      	str	r2, [r3, #0]
}
 800115c:	46c0      	nop			@ (mov r8, r8)
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	46c0      	nop			@ (mov r8, r8)
 8001164:	20000008 	.word	0x20000008
 8001168:	20001bf0 	.word	0x20001bf0

0800116c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  return uwTick;
 8001170:	4b02      	ldr	r3, [pc, #8]	@ (800117c <HAL_GetTick+0x10>)
 8001172:	681b      	ldr	r3, [r3, #0]
}
 8001174:	0018      	movs	r0, r3
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	46c0      	nop			@ (mov r8, r8)
 800117c:	20001bf0 	.word	0x20001bf0

08001180 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001188:	f7ff fff0 	bl	800116c <HAL_GetTick>
 800118c:	0003      	movs	r3, r0
 800118e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	3301      	adds	r3, #1
 8001198:	d005      	beq.n	80011a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800119a:	4b0a      	ldr	r3, [pc, #40]	@ (80011c4 <HAL_Delay+0x44>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	001a      	movs	r2, r3
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	189b      	adds	r3, r3, r2
 80011a4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80011a6:	46c0      	nop			@ (mov r8, r8)
 80011a8:	f7ff ffe0 	bl	800116c <HAL_GetTick>
 80011ac:	0002      	movs	r2, r0
 80011ae:	68bb      	ldr	r3, [r7, #8]
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	68fa      	ldr	r2, [r7, #12]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d8f7      	bhi.n	80011a8 <HAL_Delay+0x28>
  {
  }
}
 80011b8:	46c0      	nop			@ (mov r8, r8)
 80011ba:	46c0      	nop			@ (mov r8, r8)
 80011bc:	46bd      	mov	sp, r7
 80011be:	b004      	add	sp, #16
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	46c0      	nop			@ (mov r8, r8)
 80011c4:	20000008 	.word	0x20000008

080011c8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d101      	bne.n	80011da <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	e0f0      	b.n	80013bc <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2220      	movs	r2, #32
 80011de:	5c9b      	ldrb	r3, [r3, r2]
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d103      	bne.n	80011ee <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	0018      	movs	r0, r3
 80011ea:	f7ff fd25 	bl	8000c38 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2101      	movs	r1, #1
 80011fa:	430a      	orrs	r2, r1
 80011fc:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80011fe:	f7ff ffb5 	bl	800116c <HAL_GetTick>
 8001202:	0003      	movs	r3, r0
 8001204:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001206:	e013      	b.n	8001230 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001208:	f7ff ffb0 	bl	800116c <HAL_GetTick>
 800120c:	0002      	movs	r2, r0
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	2b0a      	cmp	r3, #10
 8001214:	d90c      	bls.n	8001230 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800121a:	2280      	movs	r2, #128	@ 0x80
 800121c:	0292      	lsls	r2, r2, #10
 800121e:	431a      	orrs	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2220      	movs	r2, #32
 8001228:	2105      	movs	r1, #5
 800122a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800122c:	2301      	movs	r3, #1
 800122e:	e0c5      	b.n	80013bc <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	2201      	movs	r2, #1
 8001238:	4013      	ands	r3, r2
 800123a:	d0e5      	beq.n	8001208 <HAL_CAN_Init+0x40>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2102      	movs	r1, #2
 8001248:	438a      	bics	r2, r1
 800124a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800124c:	f7ff ff8e 	bl	800116c <HAL_GetTick>
 8001250:	0003      	movs	r3, r0
 8001252:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001254:	e013      	b.n	800127e <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001256:	f7ff ff89 	bl	800116c <HAL_GetTick>
 800125a:	0002      	movs	r2, r0
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	2b0a      	cmp	r3, #10
 8001262:	d90c      	bls.n	800127e <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001268:	2280      	movs	r2, #128	@ 0x80
 800126a:	0292      	lsls	r2, r2, #10
 800126c:	431a      	orrs	r2, r3
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2220      	movs	r2, #32
 8001276:	2105      	movs	r1, #5
 8001278:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e09e      	b.n	80013bc <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	2202      	movs	r2, #2
 8001286:	4013      	ands	r3, r2
 8001288:	d1e5      	bne.n	8001256 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	7e1b      	ldrb	r3, [r3, #24]
 800128e:	2b01      	cmp	r3, #1
 8001290:	d108      	bne.n	80012a4 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2180      	movs	r1, #128	@ 0x80
 800129e:	430a      	orrs	r2, r1
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	e007      	b.n	80012b4 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2180      	movs	r1, #128	@ 0x80
 80012b0:	438a      	bics	r2, r1
 80012b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	7e5b      	ldrb	r3, [r3, #25]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d108      	bne.n	80012ce <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	2140      	movs	r1, #64	@ 0x40
 80012c8:	430a      	orrs	r2, r1
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	e007      	b.n	80012de <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2140      	movs	r1, #64	@ 0x40
 80012da:	438a      	bics	r2, r1
 80012dc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	7e9b      	ldrb	r3, [r3, #26]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d108      	bne.n	80012f8 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2120      	movs	r1, #32
 80012f2:	430a      	orrs	r2, r1
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	e007      	b.n	8001308 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	2120      	movs	r1, #32
 8001304:	438a      	bics	r2, r1
 8001306:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	7edb      	ldrb	r3, [r3, #27]
 800130c:	2b01      	cmp	r3, #1
 800130e:	d108      	bne.n	8001322 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2110      	movs	r1, #16
 800131c:	438a      	bics	r2, r1
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	e007      	b.n	8001332 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	2110      	movs	r1, #16
 800132e:	430a      	orrs	r2, r1
 8001330:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	7f1b      	ldrb	r3, [r3, #28]
 8001336:	2b01      	cmp	r3, #1
 8001338:	d108      	bne.n	800134c <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2108      	movs	r1, #8
 8001346:	430a      	orrs	r2, r1
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	e007      	b.n	800135c <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	2108      	movs	r1, #8
 8001358:	438a      	bics	r2, r1
 800135a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	7f5b      	ldrb	r3, [r3, #29]
 8001360:	2b01      	cmp	r3, #1
 8001362:	d108      	bne.n	8001376 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	2104      	movs	r1, #4
 8001370:	430a      	orrs	r2, r1
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	e007      	b.n	8001386 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2104      	movs	r1, #4
 8001382:	438a      	bics	r2, r1
 8001384:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	689a      	ldr	r2, [r3, #8]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	431a      	orrs	r2, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	691b      	ldr	r3, [r3, #16]
 8001394:	431a      	orrs	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	695b      	ldr	r3, [r3, #20]
 800139a:	431a      	orrs	r2, r3
 800139c:	0011      	movs	r1, r2
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	1e5a      	subs	r2, r3, #1
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	430a      	orrs	r2, r1
 80013aa:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2200      	movs	r2, #0
 80013b0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2220      	movs	r2, #32
 80013b6:	2101      	movs	r1, #1
 80013b8:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80013ba:	2300      	movs	r3, #0
}
 80013bc:	0018      	movs	r0, r3
 80013be:	46bd      	mov	sp, r7
 80013c0:	b004      	add	sp, #16
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80013d4:	2013      	movs	r0, #19
 80013d6:	183b      	adds	r3, r7, r0
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	2120      	movs	r1, #32
 80013dc:	5c52      	ldrb	r2, [r2, r1]
 80013de:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 80013e0:	0002      	movs	r2, r0
 80013e2:	18bb      	adds	r3, r7, r2
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d004      	beq.n	80013f4 <HAL_CAN_ConfigFilter+0x30>
 80013ea:	18bb      	adds	r3, r7, r2
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	2b02      	cmp	r3, #2
 80013f0:	d000      	beq.n	80013f4 <HAL_CAN_ConfigFilter+0x30>
 80013f2:	e0cd      	b.n	8001590 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80013f4:	697a      	ldr	r2, [r7, #20]
 80013f6:	2380      	movs	r3, #128	@ 0x80
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	58d3      	ldr	r3, [r2, r3]
 80013fc:	2201      	movs	r2, #1
 80013fe:	431a      	orrs	r2, r3
 8001400:	0011      	movs	r1, r2
 8001402:	697a      	ldr	r2, [r7, #20]
 8001404:	2380      	movs	r3, #128	@ 0x80
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	695b      	ldr	r3, [r3, #20]
 800140e:	221f      	movs	r2, #31
 8001410:	4013      	ands	r3, r2
 8001412:	2201      	movs	r2, #1
 8001414:	409a      	lsls	r2, r3
 8001416:	0013      	movs	r3, r2
 8001418:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800141a:	697a      	ldr	r2, [r7, #20]
 800141c:	2387      	movs	r3, #135	@ 0x87
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	58d3      	ldr	r3, [r2, r3]
 8001422:	68fa      	ldr	r2, [r7, #12]
 8001424:	43d2      	mvns	r2, r2
 8001426:	401a      	ands	r2, r3
 8001428:	0011      	movs	r1, r2
 800142a:	697a      	ldr	r2, [r7, #20]
 800142c:	2387      	movs	r3, #135	@ 0x87
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	69db      	ldr	r3, [r3, #28]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d129      	bne.n	800148e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800143a:	697a      	ldr	r2, [r7, #20]
 800143c:	2383      	movs	r3, #131	@ 0x83
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	58d3      	ldr	r3, [r2, r3]
 8001442:	68fa      	ldr	r2, [r7, #12]
 8001444:	43d2      	mvns	r2, r2
 8001446:	401a      	ands	r2, r3
 8001448:	0011      	movs	r1, r2
 800144a:	697a      	ldr	r2, [r7, #20]
 800144c:	2383      	movs	r3, #131	@ 0x83
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	68db      	ldr	r3, [r3, #12]
 8001456:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	041b      	lsls	r3, r3, #16
 800145e:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001464:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	3248      	adds	r2, #72	@ 0x48
 800146a:	00d2      	lsls	r2, r2, #3
 800146c:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	041b      	lsls	r3, r3, #16
 800147a:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001480:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001482:	6979      	ldr	r1, [r7, #20]
 8001484:	3348      	adds	r3, #72	@ 0x48
 8001486:	00db      	lsls	r3, r3, #3
 8001488:	18cb      	adds	r3, r1, r3
 800148a:	3304      	adds	r3, #4
 800148c:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	69db      	ldr	r3, [r3, #28]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d128      	bne.n	80014e8 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001496:	697a      	ldr	r2, [r7, #20]
 8001498:	2383      	movs	r3, #131	@ 0x83
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	58d2      	ldr	r2, [r2, r3]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	431a      	orrs	r2, r3
 80014a2:	0011      	movs	r1, r2
 80014a4:	697a      	ldr	r2, [r7, #20]
 80014a6:	2383      	movs	r3, #131	@ 0x83
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	041b      	lsls	r3, r3, #16
 80014b8:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80014be:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	3248      	adds	r2, #72	@ 0x48
 80014c4:	00d2      	lsls	r2, r2, #3
 80014c6:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	041b      	lsls	r3, r3, #16
 80014d4:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80014da:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80014dc:	6979      	ldr	r1, [r7, #20]
 80014de:	3348      	adds	r3, #72	@ 0x48
 80014e0:	00db      	lsls	r3, r3, #3
 80014e2:	18cb      	adds	r3, r1, r3
 80014e4:	3304      	adds	r3, #4
 80014e6:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d10c      	bne.n	800150a <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80014f0:	697a      	ldr	r2, [r7, #20]
 80014f2:	2381      	movs	r3, #129	@ 0x81
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	58d3      	ldr	r3, [r2, r3]
 80014f8:	68fa      	ldr	r2, [r7, #12]
 80014fa:	43d2      	mvns	r2, r2
 80014fc:	401a      	ands	r2, r3
 80014fe:	0011      	movs	r1, r2
 8001500:	697a      	ldr	r2, [r7, #20]
 8001502:	2381      	movs	r3, #129	@ 0x81
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	50d1      	str	r1, [r2, r3]
 8001508:	e00a      	b.n	8001520 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800150a:	697a      	ldr	r2, [r7, #20]
 800150c:	2381      	movs	r3, #129	@ 0x81
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	58d2      	ldr	r2, [r2, r3]
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	431a      	orrs	r2, r3
 8001516:	0011      	movs	r1, r2
 8001518:	697a      	ldr	r2, [r7, #20]
 800151a:	2381      	movs	r3, #129	@ 0x81
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	691b      	ldr	r3, [r3, #16]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d10c      	bne.n	8001542 <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001528:	697a      	ldr	r2, [r7, #20]
 800152a:	2385      	movs	r3, #133	@ 0x85
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	58d3      	ldr	r3, [r2, r3]
 8001530:	68fa      	ldr	r2, [r7, #12]
 8001532:	43d2      	mvns	r2, r2
 8001534:	401a      	ands	r2, r3
 8001536:	0011      	movs	r1, r2
 8001538:	697a      	ldr	r2, [r7, #20]
 800153a:	2385      	movs	r3, #133	@ 0x85
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	50d1      	str	r1, [r2, r3]
 8001540:	e00a      	b.n	8001558 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001542:	697a      	ldr	r2, [r7, #20]
 8001544:	2385      	movs	r3, #133	@ 0x85
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	58d2      	ldr	r2, [r2, r3]
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	431a      	orrs	r2, r3
 800154e:	0011      	movs	r1, r2
 8001550:	697a      	ldr	r2, [r7, #20]
 8001552:	2385      	movs	r3, #133	@ 0x85
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	6a1b      	ldr	r3, [r3, #32]
 800155c:	2b01      	cmp	r3, #1
 800155e:	d10a      	bne.n	8001576 <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001560:	697a      	ldr	r2, [r7, #20]
 8001562:	2387      	movs	r3, #135	@ 0x87
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	58d2      	ldr	r2, [r2, r3]
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	431a      	orrs	r2, r3
 800156c:	0011      	movs	r1, r2
 800156e:	697a      	ldr	r2, [r7, #20]
 8001570:	2387      	movs	r3, #135	@ 0x87
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001576:	697a      	ldr	r2, [r7, #20]
 8001578:	2380      	movs	r3, #128	@ 0x80
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	58d3      	ldr	r3, [r2, r3]
 800157e:	2201      	movs	r2, #1
 8001580:	4393      	bics	r3, r2
 8001582:	0019      	movs	r1, r3
 8001584:	697a      	ldr	r2, [r7, #20]
 8001586:	2380      	movs	r3, #128	@ 0x80
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 800158c:	2300      	movs	r3, #0
 800158e:	e007      	b.n	80015a0 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001594:	2280      	movs	r2, #128	@ 0x80
 8001596:	02d2      	lsls	r2, r2, #11
 8001598:	431a      	orrs	r2, r3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800159e:	2301      	movs	r3, #1
  }
}
 80015a0:	0018      	movs	r0, r3
 80015a2:	46bd      	mov	sp, r7
 80015a4:	b006      	add	sp, #24
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2220      	movs	r2, #32
 80015b4:	5c9b      	ldrb	r3, [r3, r2]
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d12f      	bne.n	800161c <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2220      	movs	r2, #32
 80015c0:	2102      	movs	r1, #2
 80015c2:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2101      	movs	r1, #1
 80015d0:	438a      	bics	r2, r1
 80015d2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80015d4:	f7ff fdca 	bl	800116c <HAL_GetTick>
 80015d8:	0003      	movs	r3, r0
 80015da:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80015dc:	e013      	b.n	8001606 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80015de:	f7ff fdc5 	bl	800116c <HAL_GetTick>
 80015e2:	0002      	movs	r2, r0
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	1ad3      	subs	r3, r2, r3
 80015e8:	2b0a      	cmp	r3, #10
 80015ea:	d90c      	bls.n	8001606 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015f0:	2280      	movs	r2, #128	@ 0x80
 80015f2:	0292      	lsls	r2, r2, #10
 80015f4:	431a      	orrs	r2, r3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2220      	movs	r2, #32
 80015fe:	2105      	movs	r1, #5
 8001600:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	e012      	b.n	800162c <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	2201      	movs	r2, #1
 800160e:	4013      	ands	r3, r2
 8001610:	d1e5      	bne.n	80015de <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2200      	movs	r2, #0
 8001616:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001618:	2300      	movs	r3, #0
 800161a:	e007      	b.n	800162c <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001620:	2280      	movs	r2, #128	@ 0x80
 8001622:	0312      	lsls	r2, r2, #12
 8001624:	431a      	orrs	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
  }
}
 800162c:	0018      	movs	r0, r3
 800162e:	46bd      	mov	sp, r7
 8001630:	b004      	add	sp, #16
 8001632:	bd80      	pop	{r7, pc}

08001634 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b086      	sub	sp, #24
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	60b9      	str	r1, [r7, #8]
 800163e:	607a      	str	r2, [r7, #4]
 8001640:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001642:	2017      	movs	r0, #23
 8001644:	183b      	adds	r3, r7, r0
 8001646:	68fa      	ldr	r2, [r7, #12]
 8001648:	2120      	movs	r1, #32
 800164a:	5c52      	ldrb	r2, [r2, r1]
 800164c:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800164e:	0002      	movs	r2, r0
 8001650:	18bb      	adds	r3, r7, r2
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d004      	beq.n	8001662 <HAL_CAN_GetRxMessage+0x2e>
 8001658:	18bb      	adds	r3, r7, r2
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b02      	cmp	r3, #2
 800165e:	d000      	beq.n	8001662 <HAL_CAN_GetRxMessage+0x2e>
 8001660:	e107      	b.n	8001872 <HAL_CAN_GetRxMessage+0x23e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d10e      	bne.n	8001686 <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	2203      	movs	r2, #3
 8001670:	4013      	ands	r3, r2
 8001672:	d117      	bne.n	80016a4 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001678:	2280      	movs	r2, #128	@ 0x80
 800167a:	0392      	lsls	r2, r2, #14
 800167c:	431a      	orrs	r2, r3
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e0fd      	b.n	8001882 <HAL_CAN_GetRxMessage+0x24e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	691b      	ldr	r3, [r3, #16]
 800168c:	2203      	movs	r2, #3
 800168e:	4013      	ands	r3, r2
 8001690:	d108      	bne.n	80016a4 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001696:	2280      	movs	r2, #128	@ 0x80
 8001698:	0392      	lsls	r2, r2, #14
 800169a:	431a      	orrs	r2, r3
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	e0ee      	b.n	8001882 <HAL_CAN_GetRxMessage+0x24e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	68ba      	ldr	r2, [r7, #8]
 80016aa:	321b      	adds	r2, #27
 80016ac:	0112      	lsls	r2, r2, #4
 80016ae:	58d3      	ldr	r3, [r2, r3]
 80016b0:	2204      	movs	r2, #4
 80016b2:	401a      	ands	r2, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d10b      	bne.n	80016d8 <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	68ba      	ldr	r2, [r7, #8]
 80016c6:	321b      	adds	r2, #27
 80016c8:	0112      	lsls	r2, r2, #4
 80016ca:	58d3      	ldr	r3, [r2, r3]
 80016cc:	0d5b      	lsrs	r3, r3, #21
 80016ce:	055b      	lsls	r3, r3, #21
 80016d0:	0d5a      	lsrs	r2, r3, #21
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	e00a      	b.n	80016ee <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	68ba      	ldr	r2, [r7, #8]
 80016de:	321b      	adds	r2, #27
 80016e0:	0112      	lsls	r2, r2, #4
 80016e2:	58d3      	ldr	r3, [r2, r3]
 80016e4:	08db      	lsrs	r3, r3, #3
 80016e6:	00db      	lsls	r3, r3, #3
 80016e8:	08da      	lsrs	r2, r3, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	68ba      	ldr	r2, [r7, #8]
 80016f4:	321b      	adds	r2, #27
 80016f6:	0112      	lsls	r2, r2, #4
 80016f8:	58d3      	ldr	r3, [r2, r3]
 80016fa:	2202      	movs	r2, #2
 80016fc:	401a      	ands	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	331b      	adds	r3, #27
 800170a:	011b      	lsls	r3, r3, #4
 800170c:	18d3      	adds	r3, r2, r3
 800170e:	3304      	adds	r3, #4
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	2208      	movs	r2, #8
 8001714:	4013      	ands	r3, r2
 8001716:	d003      	beq.n	8001720 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2208      	movs	r2, #8
 800171c:	611a      	str	r2, [r3, #16]
 800171e:	e00b      	b.n	8001738 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	331b      	adds	r3, #27
 8001728:	011b      	lsls	r3, r3, #4
 800172a:	18d3      	adds	r3, r2, r3
 800172c:	3304      	adds	r3, #4
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	220f      	movs	r2, #15
 8001732:	401a      	ands	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	331b      	adds	r3, #27
 8001740:	011b      	lsls	r3, r3, #4
 8001742:	18d3      	adds	r3, r2, r3
 8001744:	3304      	adds	r3, #4
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	0a1b      	lsrs	r3, r3, #8
 800174a:	22ff      	movs	r2, #255	@ 0xff
 800174c:	401a      	ands	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	331b      	adds	r3, #27
 800175a:	011b      	lsls	r3, r3, #4
 800175c:	18d3      	adds	r3, r2, r3
 800175e:	3304      	adds	r3, #4
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	0c1b      	lsrs	r3, r3, #16
 8001764:	041b      	lsls	r3, r3, #16
 8001766:	0c1a      	lsrs	r2, r3, #16
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	6819      	ldr	r1, [r3, #0]
 8001770:	68ba      	ldr	r2, [r7, #8]
 8001772:	23dc      	movs	r3, #220	@ 0xdc
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	0112      	lsls	r2, r2, #4
 8001778:	188a      	adds	r2, r1, r2
 800177a:	18d3      	adds	r3, r2, r3
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	b2da      	uxtb	r2, r3
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	6819      	ldr	r1, [r3, #0]
 8001788:	68ba      	ldr	r2, [r7, #8]
 800178a:	23dc      	movs	r3, #220	@ 0xdc
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	0112      	lsls	r2, r2, #4
 8001790:	188a      	adds	r2, r1, r2
 8001792:	18d3      	adds	r3, r2, r3
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	0a1a      	lsrs	r2, r3, #8
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	3301      	adds	r3, #1
 800179c:	b2d2      	uxtb	r2, r2
 800179e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	6819      	ldr	r1, [r3, #0]
 80017a4:	68ba      	ldr	r2, [r7, #8]
 80017a6:	23dc      	movs	r3, #220	@ 0xdc
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	0112      	lsls	r2, r2, #4
 80017ac:	188a      	adds	r2, r1, r2
 80017ae:	18d3      	adds	r3, r2, r3
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	0c1a      	lsrs	r2, r3, #16
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	3302      	adds	r3, #2
 80017b8:	b2d2      	uxtb	r2, r2
 80017ba:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	6819      	ldr	r1, [r3, #0]
 80017c0:	68ba      	ldr	r2, [r7, #8]
 80017c2:	23dc      	movs	r3, #220	@ 0xdc
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	0112      	lsls	r2, r2, #4
 80017c8:	188a      	adds	r2, r1, r2
 80017ca:	18d3      	adds	r3, r2, r3
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	0e1a      	lsrs	r2, r3, #24
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	3303      	adds	r3, #3
 80017d4:	b2d2      	uxtb	r2, r2
 80017d6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	6819      	ldr	r1, [r3, #0]
 80017dc:	68ba      	ldr	r2, [r7, #8]
 80017de:	23de      	movs	r3, #222	@ 0xde
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	0112      	lsls	r2, r2, #4
 80017e4:	188a      	adds	r2, r1, r2
 80017e6:	18d3      	adds	r3, r2, r3
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	3304      	adds	r3, #4
 80017ee:	b2d2      	uxtb	r2, r2
 80017f0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	6819      	ldr	r1, [r3, #0]
 80017f6:	68ba      	ldr	r2, [r7, #8]
 80017f8:	23de      	movs	r3, #222	@ 0xde
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	0112      	lsls	r2, r2, #4
 80017fe:	188a      	adds	r2, r1, r2
 8001800:	18d3      	adds	r3, r2, r3
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	0a1a      	lsrs	r2, r3, #8
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	3305      	adds	r3, #5
 800180a:	b2d2      	uxtb	r2, r2
 800180c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	6819      	ldr	r1, [r3, #0]
 8001812:	68ba      	ldr	r2, [r7, #8]
 8001814:	23de      	movs	r3, #222	@ 0xde
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	0112      	lsls	r2, r2, #4
 800181a:	188a      	adds	r2, r1, r2
 800181c:	18d3      	adds	r3, r2, r3
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	0c1a      	lsrs	r2, r3, #16
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	3306      	adds	r3, #6
 8001826:	b2d2      	uxtb	r2, r2
 8001828:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	6819      	ldr	r1, [r3, #0]
 800182e:	68ba      	ldr	r2, [r7, #8]
 8001830:	23de      	movs	r3, #222	@ 0xde
 8001832:	005b      	lsls	r3, r3, #1
 8001834:	0112      	lsls	r2, r2, #4
 8001836:	188a      	adds	r2, r1, r2
 8001838:	18d3      	adds	r3, r2, r3
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	0e1a      	lsrs	r2, r3, #24
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	3307      	adds	r3, #7
 8001842:	b2d2      	uxtb	r2, r2
 8001844:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d108      	bne.n	800185e <HAL_CAN_GetRxMessage+0x22a>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	68da      	ldr	r2, [r3, #12]
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2120      	movs	r1, #32
 8001858:	430a      	orrs	r2, r1
 800185a:	60da      	str	r2, [r3, #12]
 800185c:	e007      	b.n	800186e <HAL_CAN_GetRxMessage+0x23a>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	691a      	ldr	r2, [r3, #16]
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2120      	movs	r1, #32
 800186a:	430a      	orrs	r2, r1
 800186c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800186e:	2300      	movs	r3, #0
 8001870:	e007      	b.n	8001882 <HAL_CAN_GetRxMessage+0x24e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001876:	2280      	movs	r2, #128	@ 0x80
 8001878:	02d2      	lsls	r2, r2, #11
 800187a:	431a      	orrs	r2, r3
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001880:	2301      	movs	r3, #1
  }
}
 8001882:	0018      	movs	r0, r3
 8001884:	46bd      	mov	sp, r7
 8001886:	b006      	add	sp, #24
 8001888:	bd80      	pop	{r7, pc}

0800188a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b084      	sub	sp, #16
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
 8001892:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001894:	200f      	movs	r0, #15
 8001896:	183b      	adds	r3, r7, r0
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	2120      	movs	r1, #32
 800189c:	5c52      	ldrb	r2, [r2, r1]
 800189e:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80018a0:	0002      	movs	r2, r0
 80018a2:	18bb      	adds	r3, r7, r2
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d003      	beq.n	80018b2 <HAL_CAN_ActivateNotification+0x28>
 80018aa:	18bb      	adds	r3, r7, r2
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d109      	bne.n	80018c6 <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	6959      	ldr	r1, [r3, #20]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	683a      	ldr	r2, [r7, #0]
 80018be:	430a      	orrs	r2, r1
 80018c0:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80018c2:	2300      	movs	r3, #0
 80018c4:	e007      	b.n	80018d6 <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ca:	2280      	movs	r2, #128	@ 0x80
 80018cc:	02d2      	lsls	r2, r2, #11
 80018ce:	431a      	orrs	r2, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
  }
}
 80018d6:	0018      	movs	r0, r3
 80018d8:	46bd      	mov	sp, r7
 80018da:	b004      	add	sp, #16
 80018dc:	bd80      	pop	{r7, pc}

080018de <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80018de:	b580      	push	{r7, lr}
 80018e0:	b08a      	sub	sp, #40	@ 0x28
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80018e6:	2300      	movs	r3, #0
 80018e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	695b      	ldr	r3, [r3, #20]
 80018f0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	691b      	ldr	r3, [r3, #16]
 8001910:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	699b      	ldr	r3, [r3, #24]
 8001918:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800191a:	6a3b      	ldr	r3, [r7, #32]
 800191c:	2201      	movs	r2, #1
 800191e:	4013      	ands	r3, r2
 8001920:	d100      	bne.n	8001924 <HAL_CAN_IRQHandler+0x46>
 8001922:	e084      	b.n	8001a2e <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	2201      	movs	r2, #1
 8001928:	4013      	ands	r3, r2
 800192a:	d024      	beq.n	8001976 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2201      	movs	r2, #1
 8001932:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001934:	69bb      	ldr	r3, [r7, #24]
 8001936:	2202      	movs	r2, #2
 8001938:	4013      	ands	r3, r2
 800193a:	d004      	beq.n	8001946 <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	0018      	movs	r0, r3
 8001940:	f000 f981 	bl	8001c46 <HAL_CAN_TxMailbox0CompleteCallback>
 8001944:	e017      	b.n	8001976 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001946:	69bb      	ldr	r3, [r7, #24]
 8001948:	2204      	movs	r2, #4
 800194a:	4013      	ands	r3, r2
 800194c:	d005      	beq.n	800195a <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800194e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001950:	2280      	movs	r2, #128	@ 0x80
 8001952:	0112      	lsls	r2, r2, #4
 8001954:	4313      	orrs	r3, r2
 8001956:	627b      	str	r3, [r7, #36]	@ 0x24
 8001958:	e00d      	b.n	8001976 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	2208      	movs	r2, #8
 800195e:	4013      	ands	r3, r2
 8001960:	d005      	beq.n	800196e <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001964:	2280      	movs	r2, #128	@ 0x80
 8001966:	0152      	lsls	r2, r2, #5
 8001968:	4313      	orrs	r3, r2
 800196a:	627b      	str	r3, [r7, #36]	@ 0x24
 800196c:	e003      	b.n	8001976 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	0018      	movs	r0, r3
 8001972:	f000 f980 	bl	8001c76 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001976:	69ba      	ldr	r2, [r7, #24]
 8001978:	2380      	movs	r3, #128	@ 0x80
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	4013      	ands	r3, r2
 800197e:	d028      	beq.n	80019d2 <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2280      	movs	r2, #128	@ 0x80
 8001986:	0052      	lsls	r2, r2, #1
 8001988:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800198a:	69ba      	ldr	r2, [r7, #24]
 800198c:	2380      	movs	r3, #128	@ 0x80
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	4013      	ands	r3, r2
 8001992:	d004      	beq.n	800199e <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	0018      	movs	r0, r3
 8001998:	f000 f95d 	bl	8001c56 <HAL_CAN_TxMailbox1CompleteCallback>
 800199c:	e019      	b.n	80019d2 <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800199e:	69ba      	ldr	r2, [r7, #24]
 80019a0:	2380      	movs	r3, #128	@ 0x80
 80019a2:	00db      	lsls	r3, r3, #3
 80019a4:	4013      	ands	r3, r2
 80019a6:	d005      	beq.n	80019b4 <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80019a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019aa:	2280      	movs	r2, #128	@ 0x80
 80019ac:	0192      	lsls	r2, r2, #6
 80019ae:	4313      	orrs	r3, r2
 80019b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80019b2:	e00e      	b.n	80019d2 <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	2380      	movs	r3, #128	@ 0x80
 80019b8:	011b      	lsls	r3, r3, #4
 80019ba:	4013      	ands	r3, r2
 80019bc:	d005      	beq.n	80019ca <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80019be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c0:	2280      	movs	r2, #128	@ 0x80
 80019c2:	01d2      	lsls	r2, r2, #7
 80019c4:	4313      	orrs	r3, r2
 80019c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80019c8:	e003      	b.n	80019d2 <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	0018      	movs	r0, r3
 80019ce:	f000 f95a 	bl	8001c86 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80019d2:	69ba      	ldr	r2, [r7, #24]
 80019d4:	2380      	movs	r3, #128	@ 0x80
 80019d6:	025b      	lsls	r3, r3, #9
 80019d8:	4013      	ands	r3, r2
 80019da:	d028      	beq.n	8001a2e <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2280      	movs	r2, #128	@ 0x80
 80019e2:	0252      	lsls	r2, r2, #9
 80019e4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80019e6:	69ba      	ldr	r2, [r7, #24]
 80019e8:	2380      	movs	r3, #128	@ 0x80
 80019ea:	029b      	lsls	r3, r3, #10
 80019ec:	4013      	ands	r3, r2
 80019ee:	d004      	beq.n	80019fa <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	0018      	movs	r0, r3
 80019f4:	f000 f937 	bl	8001c66 <HAL_CAN_TxMailbox2CompleteCallback>
 80019f8:	e019      	b.n	8001a2e <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	2380      	movs	r3, #128	@ 0x80
 80019fe:	02db      	lsls	r3, r3, #11
 8001a00:	4013      	ands	r3, r2
 8001a02:	d005      	beq.n	8001a10 <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a06:	2280      	movs	r2, #128	@ 0x80
 8001a08:	0212      	lsls	r2, r2, #8
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a0e:	e00e      	b.n	8001a2e <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	2380      	movs	r3, #128	@ 0x80
 8001a14:	031b      	lsls	r3, r3, #12
 8001a16:	4013      	ands	r3, r2
 8001a18:	d005      	beq.n	8001a26 <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a1c:	2280      	movs	r2, #128	@ 0x80
 8001a1e:	0252      	lsls	r2, r2, #9
 8001a20:	4313      	orrs	r3, r2
 8001a22:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a24:	e003      	b.n	8001a2e <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	0018      	movs	r0, r3
 8001a2a:	f000 f934 	bl	8001c96 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001a2e:	6a3b      	ldr	r3, [r7, #32]
 8001a30:	2208      	movs	r2, #8
 8001a32:	4013      	ands	r3, r2
 8001a34:	d00c      	beq.n	8001a50 <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	2210      	movs	r2, #16
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	d008      	beq.n	8001a50 <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a40:	2280      	movs	r2, #128	@ 0x80
 8001a42:	0092      	lsls	r2, r2, #2
 8001a44:	4313      	orrs	r3, r2
 8001a46:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2210      	movs	r2, #16
 8001a4e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001a50:	6a3b      	ldr	r3, [r7, #32]
 8001a52:	2204      	movs	r2, #4
 8001a54:	4013      	ands	r3, r2
 8001a56:	d00b      	beq.n	8001a70 <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	2208      	movs	r2, #8
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	d007      	beq.n	8001a70 <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2208      	movs	r2, #8
 8001a66:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	0018      	movs	r0, r3
 8001a6c:	f000 f91b 	bl	8001ca6 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001a70:	6a3b      	ldr	r3, [r7, #32]
 8001a72:	2202      	movs	r2, #2
 8001a74:	4013      	ands	r3, r2
 8001a76:	d009      	beq.n	8001a8c <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	68db      	ldr	r3, [r3, #12]
 8001a7e:	2203      	movs	r2, #3
 8001a80:	4013      	ands	r3, r2
 8001a82:	d003      	beq.n	8001a8c <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	0018      	movs	r0, r3
 8001a88:	f7fe fc62 	bl	8000350 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001a8c:	6a3b      	ldr	r3, [r7, #32]
 8001a8e:	2240      	movs	r2, #64	@ 0x40
 8001a90:	4013      	ands	r3, r2
 8001a92:	d00c      	beq.n	8001aae <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	2210      	movs	r2, #16
 8001a98:	4013      	ands	r3, r2
 8001a9a:	d008      	beq.n	8001aae <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a9e:	2280      	movs	r2, #128	@ 0x80
 8001aa0:	00d2      	lsls	r2, r2, #3
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	2210      	movs	r2, #16
 8001aac:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001aae:	6a3b      	ldr	r3, [r7, #32]
 8001ab0:	2220      	movs	r2, #32
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	d00b      	beq.n	8001ace <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	2208      	movs	r2, #8
 8001aba:	4013      	ands	r3, r2
 8001abc:	d007      	beq.n	8001ace <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2208      	movs	r2, #8
 8001ac4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	0018      	movs	r0, r3
 8001aca:	f000 f8fc 	bl	8001cc6 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001ace:	6a3b      	ldr	r3, [r7, #32]
 8001ad0:	2210      	movs	r2, #16
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	d009      	beq.n	8001aea <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	691b      	ldr	r3, [r3, #16]
 8001adc:	2203      	movs	r2, #3
 8001ade:	4013      	ands	r3, r2
 8001ae0:	d003      	beq.n	8001aea <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	f000 f8e6 	bl	8001cb6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001aea:	6a3a      	ldr	r2, [r7, #32]
 8001aec:	2380      	movs	r3, #128	@ 0x80
 8001aee:	029b      	lsls	r3, r3, #10
 8001af0:	4013      	ands	r3, r2
 8001af2:	d00b      	beq.n	8001b0c <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	2210      	movs	r2, #16
 8001af8:	4013      	ands	r3, r2
 8001afa:	d007      	beq.n	8001b0c <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2210      	movs	r2, #16
 8001b02:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	0018      	movs	r0, r3
 8001b08:	f000 f8e5 	bl	8001cd6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001b0c:	6a3a      	ldr	r2, [r7, #32]
 8001b0e:	2380      	movs	r3, #128	@ 0x80
 8001b10:	025b      	lsls	r3, r3, #9
 8001b12:	4013      	ands	r3, r2
 8001b14:	d00b      	beq.n	8001b2e <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	2208      	movs	r2, #8
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	d007      	beq.n	8001b2e <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2208      	movs	r2, #8
 8001b24:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	0018      	movs	r0, r3
 8001b2a:	f000 f8dc 	bl	8001ce6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001b2e:	6a3a      	ldr	r2, [r7, #32]
 8001b30:	2380      	movs	r3, #128	@ 0x80
 8001b32:	021b      	lsls	r3, r3, #8
 8001b34:	4013      	ands	r3, r2
 8001b36:	d100      	bne.n	8001b3a <HAL_CAN_IRQHandler+0x25c>
 8001b38:	e074      	b.n	8001c24 <HAL_CAN_IRQHandler+0x346>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	2204      	movs	r2, #4
 8001b3e:	4013      	ands	r3, r2
 8001b40:	d100      	bne.n	8001b44 <HAL_CAN_IRQHandler+0x266>
 8001b42:	e06b      	b.n	8001c1c <HAL_CAN_IRQHandler+0x33e>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001b44:	6a3a      	ldr	r2, [r7, #32]
 8001b46:	2380      	movs	r3, #128	@ 0x80
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	d007      	beq.n	8001b5e <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	2201      	movs	r2, #1
 8001b52:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001b54:	d003      	beq.n	8001b5e <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b58:	2201      	movs	r2, #1
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001b5e:	6a3a      	ldr	r2, [r7, #32]
 8001b60:	2380      	movs	r3, #128	@ 0x80
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	4013      	ands	r3, r2
 8001b66:	d007      	beq.n	8001b78 <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2202      	movs	r2, #2
 8001b6c:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001b6e:	d003      	beq.n	8001b78 <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b72:	2202      	movs	r2, #2
 8001b74:	4313      	orrs	r3, r2
 8001b76:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001b78:	6a3a      	ldr	r2, [r7, #32]
 8001b7a:	2380      	movs	r3, #128	@ 0x80
 8001b7c:	00db      	lsls	r3, r3, #3
 8001b7e:	4013      	ands	r3, r2
 8001b80:	d007      	beq.n	8001b92 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2204      	movs	r2, #4
 8001b86:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001b88:	d003      	beq.n	8001b92 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b8c:	2204      	movs	r2, #4
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001b92:	6a3a      	ldr	r2, [r7, #32]
 8001b94:	2380      	movs	r3, #128	@ 0x80
 8001b96:	011b      	lsls	r3, r3, #4
 8001b98:	4013      	ands	r3, r2
 8001b9a:	d03f      	beq.n	8001c1c <HAL_CAN_IRQHandler+0x33e>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	2270      	movs	r2, #112	@ 0x70
 8001ba0:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001ba2:	d03b      	beq.n	8001c1c <HAL_CAN_IRQHandler+0x33e>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	2270      	movs	r2, #112	@ 0x70
 8001ba8:	4013      	ands	r3, r2
 8001baa:	2b60      	cmp	r3, #96	@ 0x60
 8001bac:	d027      	beq.n	8001bfe <HAL_CAN_IRQHandler+0x320>
 8001bae:	d82c      	bhi.n	8001c0a <HAL_CAN_IRQHandler+0x32c>
 8001bb0:	2b50      	cmp	r3, #80	@ 0x50
 8001bb2:	d01f      	beq.n	8001bf4 <HAL_CAN_IRQHandler+0x316>
 8001bb4:	d829      	bhi.n	8001c0a <HAL_CAN_IRQHandler+0x32c>
 8001bb6:	2b40      	cmp	r3, #64	@ 0x40
 8001bb8:	d017      	beq.n	8001bea <HAL_CAN_IRQHandler+0x30c>
 8001bba:	d826      	bhi.n	8001c0a <HAL_CAN_IRQHandler+0x32c>
 8001bbc:	2b30      	cmp	r3, #48	@ 0x30
 8001bbe:	d00f      	beq.n	8001be0 <HAL_CAN_IRQHandler+0x302>
 8001bc0:	d823      	bhi.n	8001c0a <HAL_CAN_IRQHandler+0x32c>
 8001bc2:	2b10      	cmp	r3, #16
 8001bc4:	d002      	beq.n	8001bcc <HAL_CAN_IRQHandler+0x2ee>
 8001bc6:	2b20      	cmp	r3, #32
 8001bc8:	d005      	beq.n	8001bd6 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001bca:	e01e      	b.n	8001c0a <HAL_CAN_IRQHandler+0x32c>
            errorcode |= HAL_CAN_ERROR_STF;
 8001bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bce:	2208      	movs	r2, #8
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001bd4:	e01a      	b.n	8001c0c <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd8:	2210      	movs	r2, #16
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001bde:	e015      	b.n	8001c0c <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be2:	2220      	movs	r2, #32
 8001be4:	4313      	orrs	r3, r2
 8001be6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001be8:	e010      	b.n	8001c0c <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BR;
 8001bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bec:	2240      	movs	r2, #64	@ 0x40
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001bf2:	e00b      	b.n	8001c0c <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BD;
 8001bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf6:	2280      	movs	r2, #128	@ 0x80
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001bfc:	e006      	b.n	8001c0c <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c00:	2280      	movs	r2, #128	@ 0x80
 8001c02:	0052      	lsls	r2, r2, #1
 8001c04:	4313      	orrs	r3, r2
 8001c06:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001c08:	e000      	b.n	8001c0c <HAL_CAN_IRQHandler+0x32e>
            break;
 8001c0a:	46c0      	nop			@ (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	699a      	ldr	r2, [r3, #24]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	2170      	movs	r1, #112	@ 0x70
 8001c18:	438a      	bics	r2, r1
 8001c1a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2204      	movs	r2, #4
 8001c22:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d009      	beq.n	8001c3e <HAL_CAN_IRQHandler+0x360>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c30:	431a      	orrs	r2, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	0018      	movs	r0, r3
 8001c3a:	f7fe fc13 	bl	8000464 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001c3e:	46c0      	nop			@ (mov r8, r8)
 8001c40:	46bd      	mov	sp, r7
 8001c42:	b00a      	add	sp, #40	@ 0x28
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	b082      	sub	sp, #8
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001c4e:	46c0      	nop			@ (mov r8, r8)
 8001c50:	46bd      	mov	sp, r7
 8001c52:	b002      	add	sp, #8
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b082      	sub	sp, #8
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001c5e:	46c0      	nop			@ (mov r8, r8)
 8001c60:	46bd      	mov	sp, r7
 8001c62:	b002      	add	sp, #8
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001c66:	b580      	push	{r7, lr}
 8001c68:	b082      	sub	sp, #8
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001c6e:	46c0      	nop			@ (mov r8, r8)
 8001c70:	46bd      	mov	sp, r7
 8001c72:	b002      	add	sp, #8
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b082      	sub	sp, #8
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001c7e:	46c0      	nop			@ (mov r8, r8)
 8001c80:	46bd      	mov	sp, r7
 8001c82:	b002      	add	sp, #8
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b082      	sub	sp, #8
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001c8e:	46c0      	nop			@ (mov r8, r8)
 8001c90:	46bd      	mov	sp, r7
 8001c92:	b002      	add	sp, #8
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001c9e:	46c0      	nop			@ (mov r8, r8)
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	b002      	add	sp, #8
 8001ca4:	bd80      	pop	{r7, pc}

08001ca6 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001ca6:	b580      	push	{r7, lr}
 8001ca8:	b082      	sub	sp, #8
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001cae:	46c0      	nop			@ (mov r8, r8)
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	b002      	add	sp, #8
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b082      	sub	sp, #8
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001cbe:	46c0      	nop			@ (mov r8, r8)
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	b002      	add	sp, #8
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b082      	sub	sp, #8
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001cce:	46c0      	nop			@ (mov r8, r8)
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	b002      	add	sp, #8
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b082      	sub	sp, #8
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001cde:	46c0      	nop			@ (mov r8, r8)
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	b002      	add	sp, #8
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b082      	sub	sp, #8
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001cee:	46c0      	nop			@ (mov r8, r8)
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	b002      	add	sp, #8
 8001cf4:	bd80      	pop	{r7, pc}
	...

08001cf8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	0002      	movs	r2, r0
 8001d00:	1dfb      	adds	r3, r7, #7
 8001d02:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d04:	1dfb      	adds	r3, r7, #7
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b7f      	cmp	r3, #127	@ 0x7f
 8001d0a:	d809      	bhi.n	8001d20 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d0c:	1dfb      	adds	r3, r7, #7
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	001a      	movs	r2, r3
 8001d12:	231f      	movs	r3, #31
 8001d14:	401a      	ands	r2, r3
 8001d16:	4b04      	ldr	r3, [pc, #16]	@ (8001d28 <__NVIC_EnableIRQ+0x30>)
 8001d18:	2101      	movs	r1, #1
 8001d1a:	4091      	lsls	r1, r2
 8001d1c:	000a      	movs	r2, r1
 8001d1e:	601a      	str	r2, [r3, #0]
  }
}
 8001d20:	46c0      	nop			@ (mov r8, r8)
 8001d22:	46bd      	mov	sp, r7
 8001d24:	b002      	add	sp, #8
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	e000e100 	.word	0xe000e100

08001d2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d2c:	b590      	push	{r4, r7, lr}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	0002      	movs	r2, r0
 8001d34:	6039      	str	r1, [r7, #0]
 8001d36:	1dfb      	adds	r3, r7, #7
 8001d38:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d3a:	1dfb      	adds	r3, r7, #7
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001d40:	d828      	bhi.n	8001d94 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d42:	4a2f      	ldr	r2, [pc, #188]	@ (8001e00 <__NVIC_SetPriority+0xd4>)
 8001d44:	1dfb      	adds	r3, r7, #7
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	b25b      	sxtb	r3, r3
 8001d4a:	089b      	lsrs	r3, r3, #2
 8001d4c:	33c0      	adds	r3, #192	@ 0xc0
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	589b      	ldr	r3, [r3, r2]
 8001d52:	1dfa      	adds	r2, r7, #7
 8001d54:	7812      	ldrb	r2, [r2, #0]
 8001d56:	0011      	movs	r1, r2
 8001d58:	2203      	movs	r2, #3
 8001d5a:	400a      	ands	r2, r1
 8001d5c:	00d2      	lsls	r2, r2, #3
 8001d5e:	21ff      	movs	r1, #255	@ 0xff
 8001d60:	4091      	lsls	r1, r2
 8001d62:	000a      	movs	r2, r1
 8001d64:	43d2      	mvns	r2, r2
 8001d66:	401a      	ands	r2, r3
 8001d68:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	019b      	lsls	r3, r3, #6
 8001d6e:	22ff      	movs	r2, #255	@ 0xff
 8001d70:	401a      	ands	r2, r3
 8001d72:	1dfb      	adds	r3, r7, #7
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	0018      	movs	r0, r3
 8001d78:	2303      	movs	r3, #3
 8001d7a:	4003      	ands	r3, r0
 8001d7c:	00db      	lsls	r3, r3, #3
 8001d7e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d80:	481f      	ldr	r0, [pc, #124]	@ (8001e00 <__NVIC_SetPriority+0xd4>)
 8001d82:	1dfb      	adds	r3, r7, #7
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	b25b      	sxtb	r3, r3
 8001d88:	089b      	lsrs	r3, r3, #2
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	33c0      	adds	r3, #192	@ 0xc0
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001d92:	e031      	b.n	8001df8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d94:	4a1b      	ldr	r2, [pc, #108]	@ (8001e04 <__NVIC_SetPriority+0xd8>)
 8001d96:	1dfb      	adds	r3, r7, #7
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	0019      	movs	r1, r3
 8001d9c:	230f      	movs	r3, #15
 8001d9e:	400b      	ands	r3, r1
 8001da0:	3b08      	subs	r3, #8
 8001da2:	089b      	lsrs	r3, r3, #2
 8001da4:	3306      	adds	r3, #6
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	18d3      	adds	r3, r2, r3
 8001daa:	3304      	adds	r3, #4
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	1dfa      	adds	r2, r7, #7
 8001db0:	7812      	ldrb	r2, [r2, #0]
 8001db2:	0011      	movs	r1, r2
 8001db4:	2203      	movs	r2, #3
 8001db6:	400a      	ands	r2, r1
 8001db8:	00d2      	lsls	r2, r2, #3
 8001dba:	21ff      	movs	r1, #255	@ 0xff
 8001dbc:	4091      	lsls	r1, r2
 8001dbe:	000a      	movs	r2, r1
 8001dc0:	43d2      	mvns	r2, r2
 8001dc2:	401a      	ands	r2, r3
 8001dc4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	019b      	lsls	r3, r3, #6
 8001dca:	22ff      	movs	r2, #255	@ 0xff
 8001dcc:	401a      	ands	r2, r3
 8001dce:	1dfb      	adds	r3, r7, #7
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	0018      	movs	r0, r3
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	4003      	ands	r3, r0
 8001dd8:	00db      	lsls	r3, r3, #3
 8001dda:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ddc:	4809      	ldr	r0, [pc, #36]	@ (8001e04 <__NVIC_SetPriority+0xd8>)
 8001dde:	1dfb      	adds	r3, r7, #7
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	001c      	movs	r4, r3
 8001de4:	230f      	movs	r3, #15
 8001de6:	4023      	ands	r3, r4
 8001de8:	3b08      	subs	r3, #8
 8001dea:	089b      	lsrs	r3, r3, #2
 8001dec:	430a      	orrs	r2, r1
 8001dee:	3306      	adds	r3, #6
 8001df0:	009b      	lsls	r3, r3, #2
 8001df2:	18c3      	adds	r3, r0, r3
 8001df4:	3304      	adds	r3, #4
 8001df6:	601a      	str	r2, [r3, #0]
}
 8001df8:	46c0      	nop			@ (mov r8, r8)
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	b003      	add	sp, #12
 8001dfe:	bd90      	pop	{r4, r7, pc}
 8001e00:	e000e100 	.word	0xe000e100
 8001e04:	e000ed00 	.word	0xe000ed00

08001e08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	1e5a      	subs	r2, r3, #1
 8001e14:	2380      	movs	r3, #128	@ 0x80
 8001e16:	045b      	lsls	r3, r3, #17
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d301      	bcc.n	8001e20 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e010      	b.n	8001e42 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e20:	4b0a      	ldr	r3, [pc, #40]	@ (8001e4c <SysTick_Config+0x44>)
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	3a01      	subs	r2, #1
 8001e26:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e28:	2301      	movs	r3, #1
 8001e2a:	425b      	negs	r3, r3
 8001e2c:	2103      	movs	r1, #3
 8001e2e:	0018      	movs	r0, r3
 8001e30:	f7ff ff7c 	bl	8001d2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e34:	4b05      	ldr	r3, [pc, #20]	@ (8001e4c <SysTick_Config+0x44>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e3a:	4b04      	ldr	r3, [pc, #16]	@ (8001e4c <SysTick_Config+0x44>)
 8001e3c:	2207      	movs	r2, #7
 8001e3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	0018      	movs	r0, r3
 8001e44:	46bd      	mov	sp, r7
 8001e46:	b002      	add	sp, #8
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	46c0      	nop			@ (mov r8, r8)
 8001e4c:	e000e010 	.word	0xe000e010

08001e50 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	60b9      	str	r1, [r7, #8]
 8001e58:	607a      	str	r2, [r7, #4]
 8001e5a:	210f      	movs	r1, #15
 8001e5c:	187b      	adds	r3, r7, r1
 8001e5e:	1c02      	adds	r2, r0, #0
 8001e60:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001e62:	68ba      	ldr	r2, [r7, #8]
 8001e64:	187b      	adds	r3, r7, r1
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	b25b      	sxtb	r3, r3
 8001e6a:	0011      	movs	r1, r2
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	f7ff ff5d 	bl	8001d2c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001e72:	46c0      	nop			@ (mov r8, r8)
 8001e74:	46bd      	mov	sp, r7
 8001e76:	b004      	add	sp, #16
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b082      	sub	sp, #8
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	0002      	movs	r2, r0
 8001e82:	1dfb      	adds	r3, r7, #7
 8001e84:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e86:	1dfb      	adds	r3, r7, #7
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	b25b      	sxtb	r3, r3
 8001e8c:	0018      	movs	r0, r3
 8001e8e:	f7ff ff33 	bl	8001cf8 <__NVIC_EnableIRQ>
}
 8001e92:	46c0      	nop			@ (mov r8, r8)
 8001e94:	46bd      	mov	sp, r7
 8001e96:	b002      	add	sp, #8
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b082      	sub	sp, #8
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	0018      	movs	r0, r3
 8001ea6:	f7ff ffaf 	bl	8001e08 <SysTick_Config>
 8001eaa:	0003      	movs	r3, r0
}
 8001eac:	0018      	movs	r0, r3
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	b002      	add	sp, #8
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8001eb4:	b5b0      	push	{r4, r5, r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	607b      	str	r3, [r7, #4]
  
  /* Check FLASH operation error flags */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001ebe:	4b6e      	ldr	r3, [pc, #440]	@ (8002078 <HAL_FLASH_IRQHandler+0x1c4>)
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	2210      	movs	r2, #16
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	2b10      	cmp	r3, #16
 8001ec8:	d005      	beq.n	8001ed6 <HAL_FLASH_IRQHandler+0x22>
 8001eca:	4b6b      	ldr	r3, [pc, #428]	@ (8002078 <HAL_FLASH_IRQHandler+0x1c4>)
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	2204      	movs	r2, #4
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	2b04      	cmp	r3, #4
 8001ed4:	d10f      	bne.n	8001ef6 <HAL_FLASH_IRQHandler+0x42>
  {
    /* Return the faulty address */
    addresstmp = pFlash.Address;
 8001ed6:	4b69      	ldr	r3, [pc, #420]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	607b      	str	r3, [r7, #4]
    /* Reset address */
    pFlash.Address = 0xFFFFFFFFU;
 8001edc:	4b67      	ldr	r3, [pc, #412]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001ede:	2201      	movs	r2, #1
 8001ee0:	4252      	negs	r2, r2
 8001ee2:	609a      	str	r2, [r3, #8]
  
    /* Save the Error code */
    FLASH_SetErrorCode();
 8001ee4:	f000 f8fa 	bl	80020dc <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	0018      	movs	r0, r3
 8001eec:	f000 f8d2 	bl	8002094 <HAL_FLASH_OperationErrorCallback>

    /* Stop the procedure ongoing */
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001ef0:	4b62      	ldr	r3, [pc, #392]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	701a      	strb	r2, [r3, #0]
  }

  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001ef6:	4b60      	ldr	r3, [pc, #384]	@ (8002078 <HAL_FLASH_IRQHandler+0x1c4>)
 8001ef8:	68db      	ldr	r3, [r3, #12]
 8001efa:	2220      	movs	r2, #32
 8001efc:	4013      	ands	r3, r2
 8001efe:	2b20      	cmp	r3, #32
 8001f00:	d000      	beq.n	8001f04 <HAL_FLASH_IRQHandler+0x50>
 8001f02:	e0a1      	b.n	8002048 <HAL_FLASH_IRQHandler+0x194>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001f04:	4b5c      	ldr	r3, [pc, #368]	@ (8002078 <HAL_FLASH_IRQHandler+0x1c4>)
 8001f06:	2220      	movs	r2, #32
 8001f08:	60da      	str	r2, [r3, #12]
    
    /* Process can continue only if no error detected */
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 8001f0a:	4b5c      	ldr	r3, [pc, #368]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d100      	bne.n	8001f16 <HAL_FLASH_IRQHandler+0x62>
 8001f14:	e098      	b.n	8002048 <HAL_FLASH_IRQHandler+0x194>
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 8001f16:	4b59      	ldr	r3, [pc, #356]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d132      	bne.n	8001f86 <HAL_FLASH_IRQHandler+0xd2>
      {
        /* Nb of pages to erased can be decreased */
        pFlash.DataRemaining--;
 8001f20:	4b56      	ldr	r3, [pc, #344]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	1e5a      	subs	r2, r3, #1
 8001f26:	4b55      	ldr	r3, [pc, #340]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001f28:	605a      	str	r2, [r3, #4]

        /* Check if there are still pages to erase */
        if(pFlash.DataRemaining != 0U)
 8001f2a:	4b54      	ldr	r3, [pc, #336]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d01b      	beq.n	8001f6a <HAL_FLASH_IRQHandler+0xb6>
        {
          addresstmp = pFlash.Address;
 8001f32:	4b52      	ldr	r3, [pc, #328]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	607b      	str	r3, [r7, #4]
          /*Indicate user which sector has been erased */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	0018      	movs	r0, r3
 8001f3c:	f000 f8a2 	bl	8002084 <HAL_FLASH_EndOfOperationCallback>

          /*Increment sector number*/
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 8001f40:	4b4e      	ldr	r3, [pc, #312]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	2280      	movs	r2, #128	@ 0x80
 8001f46:	0112      	lsls	r2, r2, #4
 8001f48:	4694      	mov	ip, r2
 8001f4a:	4463      	add	r3, ip
 8001f4c:	607b      	str	r3, [r7, #4]
          pFlash.Address = addresstmp;
 8001f4e:	4b4b      	ldr	r3, [pc, #300]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001f50:	687a      	ldr	r2, [r7, #4]
 8001f52:	609a      	str	r2, [r3, #8]

          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001f54:	4b48      	ldr	r3, [pc, #288]	@ (8002078 <HAL_FLASH_IRQHandler+0x1c4>)
 8001f56:	691a      	ldr	r2, [r3, #16]
 8001f58:	4b47      	ldr	r3, [pc, #284]	@ (8002078 <HAL_FLASH_IRQHandler+0x1c4>)
 8001f5a:	2102      	movs	r1, #2
 8001f5c:	438a      	bics	r2, r1
 8001f5e:	611a      	str	r2, [r3, #16]

          FLASH_PageErase(addresstmp);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	0018      	movs	r0, r3
 8001f64:	f000 f8ea 	bl	800213c <FLASH_PageErase>
 8001f68:	e06e      	b.n	8002048 <HAL_FLASH_IRQHandler+0x194>
        }
        else
        {
          /* No more pages to Erase, user callback can be called. */
          /* Reset Sector and stop Erase pages procedure */
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	425b      	negs	r3, r3
 8001f6e:	607b      	str	r3, [r7, #4]
 8001f70:	4b42      	ldr	r3, [pc, #264]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001f76:	4b41      	ldr	r3, [pc, #260]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	701a      	strb	r2, [r3, #0]
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	0018      	movs	r0, r3
 8001f80:	f000 f880 	bl	8002084 <HAL_FLASH_EndOfOperationCallback>
 8001f84:	e060      	b.n	8002048 <HAL_FLASH_IRQHandler+0x194>
        }
      }
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8001f86:	4b3d      	ldr	r3, [pc, #244]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	d10c      	bne.n	8001faa <HAL_FLASH_IRQHandler+0xf6>
      {
        /* Operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001f90:	4b39      	ldr	r3, [pc, #228]	@ (8002078 <HAL_FLASH_IRQHandler+0x1c4>)
 8001f92:	691a      	ldr	r2, [r3, #16]
 8001f94:	4b38      	ldr	r3, [pc, #224]	@ (8002078 <HAL_FLASH_IRQHandler+0x1c4>)
 8001f96:	2104      	movs	r1, #4
 8001f98:	438a      	bics	r2, r1
 8001f9a:	611a      	str	r2, [r3, #16]

          /* MassErase ended. Return the selected bank */
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(0);
 8001f9c:	2000      	movs	r0, #0
 8001f9e:	f000 f871 	bl	8002084 <HAL_FLASH_EndOfOperationCallback>

          /* Stop Mass Erase procedure*/
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001fa2:	4b36      	ldr	r3, [pc, #216]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	701a      	strb	r2, [r3, #0]
 8001fa8:	e04e      	b.n	8002048 <HAL_FLASH_IRQHandler+0x194>
        }
      else
      {
        /* Nb of 16-bit data to program can be decreased */
        pFlash.DataRemaining--;
 8001faa:	4b34      	ldr	r3, [pc, #208]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	1e5a      	subs	r2, r3, #1
 8001fb0:	4b32      	ldr	r3, [pc, #200]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001fb2:	605a      	str	r2, [r3, #4]
        
        /* Check if there are still 16-bit data to program */
        if(pFlash.DataRemaining != 0U)
 8001fb4:	4b31      	ldr	r3, [pc, #196]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d021      	beq.n	8002000 <HAL_FLASH_IRQHandler+0x14c>
        {
          /* Increment address to 16-bit */
          pFlash.Address += 2;
 8001fbc:	4b2f      	ldr	r3, [pc, #188]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	1c9a      	adds	r2, r3, #2
 8001fc2:	4b2e      	ldr	r3, [pc, #184]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001fc4:	609a      	str	r2, [r3, #8]
          addresstmp = pFlash.Address;
 8001fc6:	4b2d      	ldr	r3, [pc, #180]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	607b      	str	r3, [r7, #4]
          
          /* Shift to have next 16-bit data */
          pFlash.Data = (pFlash.Data >> 16U);
 8001fcc:	4b2b      	ldr	r3, [pc, #172]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001fce:	691a      	ldr	r2, [r3, #16]
 8001fd0:	695b      	ldr	r3, [r3, #20]
 8001fd2:	0419      	lsls	r1, r3, #16
 8001fd4:	0c14      	lsrs	r4, r2, #16
 8001fd6:	430c      	orrs	r4, r1
 8001fd8:	0c1d      	lsrs	r5, r3, #16
 8001fda:	4b28      	ldr	r3, [pc, #160]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001fdc:	611c      	str	r4, [r3, #16]
 8001fde:	615d      	str	r5, [r3, #20]
          
          /* Operation is completed, disable the PG Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001fe0:	4b25      	ldr	r3, [pc, #148]	@ (8002078 <HAL_FLASH_IRQHandler+0x1c4>)
 8001fe2:	691a      	ldr	r2, [r3, #16]
 8001fe4:	4b24      	ldr	r3, [pc, #144]	@ (8002078 <HAL_FLASH_IRQHandler+0x1c4>)
 8001fe6:	2101      	movs	r1, #1
 8001fe8:	438a      	bics	r2, r1
 8001fea:	611a      	str	r2, [r3, #16]

          /*Program halfword (16-bit) at a specified address.*/
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 8001fec:	4b23      	ldr	r3, [pc, #140]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8001fee:	691a      	ldr	r2, [r3, #16]
 8001ff0:	695b      	ldr	r3, [r3, #20]
 8001ff2:	b292      	uxth	r2, r2
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	0011      	movs	r1, r2
 8001ff8:	0018      	movs	r0, r3
 8001ffa:	f000 f853 	bl	80020a4 <FLASH_Program_HalfWord>
 8001ffe:	e023      	b.n	8002048 <HAL_FLASH_IRQHandler+0x194>
        }
        else
        {
          /* Program ended. Return the selected address */
          /* FLASH EOP interrupt user callback */
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 8002000:	4b1e      	ldr	r3, [pc, #120]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	b2db      	uxtb	r3, r3
 8002006:	2b03      	cmp	r3, #3
 8002008:	d105      	bne.n	8002016 <HAL_FLASH_IRQHandler+0x162>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 800200a:	4b1c      	ldr	r3, [pc, #112]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	0018      	movs	r0, r3
 8002010:	f000 f838 	bl	8002084 <HAL_FLASH_EndOfOperationCallback>
 8002014:	e011      	b.n	800203a <HAL_FLASH_IRQHandler+0x186>
          }
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 8002016:	4b19      	ldr	r3, [pc, #100]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	b2db      	uxtb	r3, r3
 800201c:	2b04      	cmp	r3, #4
 800201e:	d106      	bne.n	800202e <HAL_FLASH_IRQHandler+0x17a>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 8002020:	4b16      	ldr	r3, [pc, #88]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	3b02      	subs	r3, #2
 8002026:	0018      	movs	r0, r3
 8002028:	f000 f82c 	bl	8002084 <HAL_FLASH_EndOfOperationCallback>
 800202c:	e005      	b.n	800203a <HAL_FLASH_IRQHandler+0x186>
          }
          else 
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 800202e:	4b13      	ldr	r3, [pc, #76]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	3b06      	subs	r3, #6
 8002034:	0018      	movs	r0, r3
 8002036:	f000 f825 	bl	8002084 <HAL_FLASH_EndOfOperationCallback>
          }
        
          /* Reset Address and stop Program procedure */
          pFlash.Address = 0xFFFFFFFFU;
 800203a:	4b10      	ldr	r3, [pc, #64]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 800203c:	2201      	movs	r2, #1
 800203e:	4252      	negs	r2, r2
 8002040:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8002042:	4b0e      	ldr	r3, [pc, #56]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 8002044:	2200      	movs	r2, #0
 8002046:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  

  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8002048:	4b0c      	ldr	r3, [pc, #48]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b00      	cmp	r3, #0
 8002050:	d10e      	bne.n	8002070 <HAL_FLASH_IRQHandler+0x1bc>
  {
    /* Operation is completed, disable the PG, PER and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 8002052:	4b09      	ldr	r3, [pc, #36]	@ (8002078 <HAL_FLASH_IRQHandler+0x1c4>)
 8002054:	691a      	ldr	r2, [r3, #16]
 8002056:	4b08      	ldr	r3, [pc, #32]	@ (8002078 <HAL_FLASH_IRQHandler+0x1c4>)
 8002058:	2107      	movs	r1, #7
 800205a:	438a      	bics	r2, r1
 800205c:	611a      	str	r2, [r3, #16]

    /* Disable End of FLASH Operation and Error source interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 800205e:	4b06      	ldr	r3, [pc, #24]	@ (8002078 <HAL_FLASH_IRQHandler+0x1c4>)
 8002060:	691a      	ldr	r2, [r3, #16]
 8002062:	4b05      	ldr	r3, [pc, #20]	@ (8002078 <HAL_FLASH_IRQHandler+0x1c4>)
 8002064:	4906      	ldr	r1, [pc, #24]	@ (8002080 <HAL_FLASH_IRQHandler+0x1cc>)
 8002066:	400a      	ands	r2, r1
 8002068:	611a      	str	r2, [r3, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 800206a:	4b04      	ldr	r3, [pc, #16]	@ (800207c <HAL_FLASH_IRQHandler+0x1c8>)
 800206c:	2200      	movs	r2, #0
 800206e:	761a      	strb	r2, [r3, #24]
  }
}
 8002070:	46c0      	nop			@ (mov r8, r8)
 8002072:	46bd      	mov	sp, r7
 8002074:	b002      	add	sp, #8
 8002076:	bdb0      	pop	{r4, r5, r7, pc}
 8002078:	40022000 	.word	0x40022000
 800207c:	20001bf8 	.word	0x20001bf8
 8002080:	ffffebff 	.word	0xffffebff

08002084 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 800208c:	46c0      	nop			@ (mov r8, r8)
 800208e:	46bd      	mov	sp, r7
 8002090:	b002      	add	sp, #8
 8002092:	bd80      	pop	{r7, pc}

08002094 <HAL_FLASH_OperationErrorCallback>:
  *                 - Pages Erase: Address of the page which returned an error
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 800209c:	46c0      	nop			@ (mov r8, r8)
 800209e:	46bd      	mov	sp, r7
 80020a0:	b002      	add	sp, #8
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	000a      	movs	r2, r1
 80020ae:	1cbb      	adds	r3, r7, #2
 80020b0:	801a      	strh	r2, [r3, #0]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80020b2:	4b08      	ldr	r3, [pc, #32]	@ (80020d4 <FLASH_Program_HalfWord+0x30>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	61da      	str	r2, [r3, #28]
  
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80020b8:	4b07      	ldr	r3, [pc, #28]	@ (80020d8 <FLASH_Program_HalfWord+0x34>)
 80020ba:	691a      	ldr	r2, [r3, #16]
 80020bc:	4b06      	ldr	r3, [pc, #24]	@ (80020d8 <FLASH_Program_HalfWord+0x34>)
 80020be:	2101      	movs	r1, #1
 80020c0:	430a      	orrs	r2, r1
 80020c2:	611a      	str	r2, [r3, #16]

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	1cba      	adds	r2, r7, #2
 80020c8:	8812      	ldrh	r2, [r2, #0]
 80020ca:	801a      	strh	r2, [r3, #0]
}
 80020cc:	46c0      	nop			@ (mov r8, r8)
 80020ce:	46bd      	mov	sp, r7
 80020d0:	b002      	add	sp, #8
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	20001bf8 	.word	0x20001bf8
 80020d8:	40022000 	.word	0x40022000

080020dc <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80020e2:	2300      	movs	r3, #0
 80020e4:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80020e6:	4b13      	ldr	r3, [pc, #76]	@ (8002134 <FLASH_SetErrorCode+0x58>)
 80020e8:	68db      	ldr	r3, [r3, #12]
 80020ea:	2210      	movs	r2, #16
 80020ec:	4013      	ands	r3, r2
 80020ee:	2b10      	cmp	r3, #16
 80020f0:	d109      	bne.n	8002106 <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80020f2:	4b11      	ldr	r3, [pc, #68]	@ (8002138 <FLASH_SetErrorCode+0x5c>)
 80020f4:	69db      	ldr	r3, [r3, #28]
 80020f6:	2202      	movs	r2, #2
 80020f8:	431a      	orrs	r2, r3
 80020fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002138 <FLASH_SetErrorCode+0x5c>)
 80020fc:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_WRPERR;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2210      	movs	r2, #16
 8002102:	4313      	orrs	r3, r2
 8002104:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002106:	4b0b      	ldr	r3, [pc, #44]	@ (8002134 <FLASH_SetErrorCode+0x58>)
 8002108:	68db      	ldr	r3, [r3, #12]
 800210a:	2204      	movs	r2, #4
 800210c:	4013      	ands	r3, r2
 800210e:	2b04      	cmp	r3, #4
 8002110:	d109      	bne.n	8002126 <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002112:	4b09      	ldr	r3, [pc, #36]	@ (8002138 <FLASH_SetErrorCode+0x5c>)
 8002114:	69db      	ldr	r3, [r3, #28]
 8002116:	2201      	movs	r2, #1
 8002118:	431a      	orrs	r2, r3
 800211a:	4b07      	ldr	r3, [pc, #28]	@ (8002138 <FLASH_SetErrorCode+0x5c>)
 800211c:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_PGERR;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2204      	movs	r2, #4
 8002122:	4313      	orrs	r3, r2
 8002124:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002126:	4b03      	ldr	r3, [pc, #12]	@ (8002134 <FLASH_SetErrorCode+0x58>)
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	60da      	str	r2, [r3, #12]
}  
 800212c:	46c0      	nop			@ (mov r8, r8)
 800212e:	46bd      	mov	sp, r7
 8002130:	b002      	add	sp, #8
 8002132:	bd80      	pop	{r7, pc}
 8002134:	40022000 	.word	0x40022000
 8002138:	20001bf8 	.word	0x20001bf8

0800213c <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002144:	4b0a      	ldr	r3, [pc, #40]	@ (8002170 <FLASH_PageErase+0x34>)
 8002146:	2200      	movs	r2, #0
 8002148:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800214a:	4b0a      	ldr	r3, [pc, #40]	@ (8002174 <FLASH_PageErase+0x38>)
 800214c:	691a      	ldr	r2, [r3, #16]
 800214e:	4b09      	ldr	r3, [pc, #36]	@ (8002174 <FLASH_PageErase+0x38>)
 8002150:	2102      	movs	r1, #2
 8002152:	430a      	orrs	r2, r1
 8002154:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002156:	4b07      	ldr	r3, [pc, #28]	@ (8002174 <FLASH_PageErase+0x38>)
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	615a      	str	r2, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800215c:	4b05      	ldr	r3, [pc, #20]	@ (8002174 <FLASH_PageErase+0x38>)
 800215e:	691a      	ldr	r2, [r3, #16]
 8002160:	4b04      	ldr	r3, [pc, #16]	@ (8002174 <FLASH_PageErase+0x38>)
 8002162:	2140      	movs	r1, #64	@ 0x40
 8002164:	430a      	orrs	r2, r1
 8002166:	611a      	str	r2, [r3, #16]
}
 8002168:	46c0      	nop			@ (mov r8, r8)
 800216a:	46bd      	mov	sp, r7
 800216c:	b002      	add	sp, #8
 800216e:	bd80      	pop	{r7, pc}
 8002170:	20001bf8 	.word	0x20001bf8
 8002174:	40022000 	.word	0x40022000

08002178 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b086      	sub	sp, #24
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002182:	2300      	movs	r3, #0
 8002184:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002186:	e155      	b.n	8002434 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	2101      	movs	r1, #1
 800218e:	697a      	ldr	r2, [r7, #20]
 8002190:	4091      	lsls	r1, r2
 8002192:	000a      	movs	r2, r1
 8002194:	4013      	ands	r3, r2
 8002196:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d100      	bne.n	80021a0 <HAL_GPIO_Init+0x28>
 800219e:	e146      	b.n	800242e <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	2203      	movs	r2, #3
 80021a6:	4013      	ands	r3, r2
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d005      	beq.n	80021b8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	2203      	movs	r2, #3
 80021b2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80021b4:	2b02      	cmp	r3, #2
 80021b6:	d130      	bne.n	800221a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	2203      	movs	r2, #3
 80021c4:	409a      	lsls	r2, r3
 80021c6:	0013      	movs	r3, r2
 80021c8:	43da      	mvns	r2, r3
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	4013      	ands	r3, r2
 80021ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	68da      	ldr	r2, [r3, #12]
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	409a      	lsls	r2, r3
 80021da:	0013      	movs	r3, r2
 80021dc:	693a      	ldr	r2, [r7, #16]
 80021de:	4313      	orrs	r3, r2
 80021e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021ee:	2201      	movs	r2, #1
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	409a      	lsls	r2, r3
 80021f4:	0013      	movs	r3, r2
 80021f6:	43da      	mvns	r2, r3
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	4013      	ands	r3, r2
 80021fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	091b      	lsrs	r3, r3, #4
 8002204:	2201      	movs	r2, #1
 8002206:	401a      	ands	r2, r3
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	409a      	lsls	r2, r3
 800220c:	0013      	movs	r3, r2
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	4313      	orrs	r3, r2
 8002212:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	2203      	movs	r2, #3
 8002220:	4013      	ands	r3, r2
 8002222:	2b03      	cmp	r3, #3
 8002224:	d017      	beq.n	8002256 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	68db      	ldr	r3, [r3, #12]
 800222a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	005b      	lsls	r3, r3, #1
 8002230:	2203      	movs	r2, #3
 8002232:	409a      	lsls	r2, r3
 8002234:	0013      	movs	r3, r2
 8002236:	43da      	mvns	r2, r3
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	4013      	ands	r3, r2
 800223c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	689a      	ldr	r2, [r3, #8]
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	409a      	lsls	r2, r3
 8002248:	0013      	movs	r3, r2
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	4313      	orrs	r3, r2
 800224e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	2203      	movs	r2, #3
 800225c:	4013      	ands	r3, r2
 800225e:	2b02      	cmp	r3, #2
 8002260:	d123      	bne.n	80022aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	08da      	lsrs	r2, r3, #3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	3208      	adds	r2, #8
 800226a:	0092      	lsls	r2, r2, #2
 800226c:	58d3      	ldr	r3, [r2, r3]
 800226e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	2207      	movs	r2, #7
 8002274:	4013      	ands	r3, r2
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	220f      	movs	r2, #15
 800227a:	409a      	lsls	r2, r3
 800227c:	0013      	movs	r3, r2
 800227e:	43da      	mvns	r2, r3
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	4013      	ands	r3, r2
 8002284:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	691a      	ldr	r2, [r3, #16]
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	2107      	movs	r1, #7
 800228e:	400b      	ands	r3, r1
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	409a      	lsls	r2, r3
 8002294:	0013      	movs	r3, r2
 8002296:	693a      	ldr	r2, [r7, #16]
 8002298:	4313      	orrs	r3, r2
 800229a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	08da      	lsrs	r2, r3, #3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	3208      	adds	r2, #8
 80022a4:	0092      	lsls	r2, r2, #2
 80022a6:	6939      	ldr	r1, [r7, #16]
 80022a8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	005b      	lsls	r3, r3, #1
 80022b4:	2203      	movs	r2, #3
 80022b6:	409a      	lsls	r2, r3
 80022b8:	0013      	movs	r3, r2
 80022ba:	43da      	mvns	r2, r3
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	4013      	ands	r3, r2
 80022c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	2203      	movs	r2, #3
 80022c8:	401a      	ands	r2, r3
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	409a      	lsls	r2, r3
 80022d0:	0013      	movs	r3, r2
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	693a      	ldr	r2, [r7, #16]
 80022dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685a      	ldr	r2, [r3, #4]
 80022e2:	23c0      	movs	r3, #192	@ 0xc0
 80022e4:	029b      	lsls	r3, r3, #10
 80022e6:	4013      	ands	r3, r2
 80022e8:	d100      	bne.n	80022ec <HAL_GPIO_Init+0x174>
 80022ea:	e0a0      	b.n	800242e <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ec:	4b57      	ldr	r3, [pc, #348]	@ (800244c <HAL_GPIO_Init+0x2d4>)
 80022ee:	699a      	ldr	r2, [r3, #24]
 80022f0:	4b56      	ldr	r3, [pc, #344]	@ (800244c <HAL_GPIO_Init+0x2d4>)
 80022f2:	2101      	movs	r1, #1
 80022f4:	430a      	orrs	r2, r1
 80022f6:	619a      	str	r2, [r3, #24]
 80022f8:	4b54      	ldr	r3, [pc, #336]	@ (800244c <HAL_GPIO_Init+0x2d4>)
 80022fa:	699b      	ldr	r3, [r3, #24]
 80022fc:	2201      	movs	r2, #1
 80022fe:	4013      	ands	r3, r2
 8002300:	60bb      	str	r3, [r7, #8]
 8002302:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002304:	4a52      	ldr	r2, [pc, #328]	@ (8002450 <HAL_GPIO_Init+0x2d8>)
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	089b      	lsrs	r3, r3, #2
 800230a:	3302      	adds	r3, #2
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	589b      	ldr	r3, [r3, r2]
 8002310:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	2203      	movs	r2, #3
 8002316:	4013      	ands	r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	220f      	movs	r2, #15
 800231c:	409a      	lsls	r2, r3
 800231e:	0013      	movs	r3, r2
 8002320:	43da      	mvns	r2, r3
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	4013      	ands	r3, r2
 8002326:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	2390      	movs	r3, #144	@ 0x90
 800232c:	05db      	lsls	r3, r3, #23
 800232e:	429a      	cmp	r2, r3
 8002330:	d019      	beq.n	8002366 <HAL_GPIO_Init+0x1ee>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a47      	ldr	r2, [pc, #284]	@ (8002454 <HAL_GPIO_Init+0x2dc>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d013      	beq.n	8002362 <HAL_GPIO_Init+0x1ea>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a46      	ldr	r2, [pc, #280]	@ (8002458 <HAL_GPIO_Init+0x2e0>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d00d      	beq.n	800235e <HAL_GPIO_Init+0x1e6>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a45      	ldr	r2, [pc, #276]	@ (800245c <HAL_GPIO_Init+0x2e4>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d007      	beq.n	800235a <HAL_GPIO_Init+0x1e2>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a44      	ldr	r2, [pc, #272]	@ (8002460 <HAL_GPIO_Init+0x2e8>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d101      	bne.n	8002356 <HAL_GPIO_Init+0x1de>
 8002352:	2304      	movs	r3, #4
 8002354:	e008      	b.n	8002368 <HAL_GPIO_Init+0x1f0>
 8002356:	2305      	movs	r3, #5
 8002358:	e006      	b.n	8002368 <HAL_GPIO_Init+0x1f0>
 800235a:	2303      	movs	r3, #3
 800235c:	e004      	b.n	8002368 <HAL_GPIO_Init+0x1f0>
 800235e:	2302      	movs	r3, #2
 8002360:	e002      	b.n	8002368 <HAL_GPIO_Init+0x1f0>
 8002362:	2301      	movs	r3, #1
 8002364:	e000      	b.n	8002368 <HAL_GPIO_Init+0x1f0>
 8002366:	2300      	movs	r3, #0
 8002368:	697a      	ldr	r2, [r7, #20]
 800236a:	2103      	movs	r1, #3
 800236c:	400a      	ands	r2, r1
 800236e:	0092      	lsls	r2, r2, #2
 8002370:	4093      	lsls	r3, r2
 8002372:	693a      	ldr	r2, [r7, #16]
 8002374:	4313      	orrs	r3, r2
 8002376:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002378:	4935      	ldr	r1, [pc, #212]	@ (8002450 <HAL_GPIO_Init+0x2d8>)
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	089b      	lsrs	r3, r3, #2
 800237e:	3302      	adds	r3, #2
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002386:	4b37      	ldr	r3, [pc, #220]	@ (8002464 <HAL_GPIO_Init+0x2ec>)
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	43da      	mvns	r2, r3
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	4013      	ands	r3, r2
 8002394:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685a      	ldr	r2, [r3, #4]
 800239a:	2380      	movs	r3, #128	@ 0x80
 800239c:	035b      	lsls	r3, r3, #13
 800239e:	4013      	ands	r3, r2
 80023a0:	d003      	beq.n	80023aa <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80023aa:	4b2e      	ldr	r3, [pc, #184]	@ (8002464 <HAL_GPIO_Init+0x2ec>)
 80023ac:	693a      	ldr	r2, [r7, #16]
 80023ae:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80023b0:	4b2c      	ldr	r3, [pc, #176]	@ (8002464 <HAL_GPIO_Init+0x2ec>)
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	43da      	mvns	r2, r3
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	4013      	ands	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685a      	ldr	r2, [r3, #4]
 80023c4:	2380      	movs	r3, #128	@ 0x80
 80023c6:	039b      	lsls	r3, r3, #14
 80023c8:	4013      	ands	r3, r2
 80023ca:	d003      	beq.n	80023d4 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80023d4:	4b23      	ldr	r3, [pc, #140]	@ (8002464 <HAL_GPIO_Init+0x2ec>)
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80023da:	4b22      	ldr	r3, [pc, #136]	@ (8002464 <HAL_GPIO_Init+0x2ec>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	43da      	mvns	r2, r3
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	4013      	ands	r3, r2
 80023e8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	685a      	ldr	r2, [r3, #4]
 80023ee:	2380      	movs	r3, #128	@ 0x80
 80023f0:	029b      	lsls	r3, r3, #10
 80023f2:	4013      	ands	r3, r2
 80023f4:	d003      	beq.n	80023fe <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80023f6:	693a      	ldr	r2, [r7, #16]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80023fe:	4b19      	ldr	r3, [pc, #100]	@ (8002464 <HAL_GPIO_Init+0x2ec>)
 8002400:	693a      	ldr	r2, [r7, #16]
 8002402:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8002404:	4b17      	ldr	r3, [pc, #92]	@ (8002464 <HAL_GPIO_Init+0x2ec>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	43da      	mvns	r2, r3
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	4013      	ands	r3, r2
 8002412:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685a      	ldr	r2, [r3, #4]
 8002418:	2380      	movs	r3, #128	@ 0x80
 800241a:	025b      	lsls	r3, r3, #9
 800241c:	4013      	ands	r3, r2
 800241e:	d003      	beq.n	8002428 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002420:	693a      	ldr	r2, [r7, #16]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	4313      	orrs	r3, r2
 8002426:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002428:	4b0e      	ldr	r3, [pc, #56]	@ (8002464 <HAL_GPIO_Init+0x2ec>)
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	3301      	adds	r3, #1
 8002432:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	40da      	lsrs	r2, r3
 800243c:	1e13      	subs	r3, r2, #0
 800243e:	d000      	beq.n	8002442 <HAL_GPIO_Init+0x2ca>
 8002440:	e6a2      	b.n	8002188 <HAL_GPIO_Init+0x10>
  } 
}
 8002442:	46c0      	nop			@ (mov r8, r8)
 8002444:	46c0      	nop			@ (mov r8, r8)
 8002446:	46bd      	mov	sp, r7
 8002448:	b006      	add	sp, #24
 800244a:	bd80      	pop	{r7, pc}
 800244c:	40021000 	.word	0x40021000
 8002450:	40010000 	.word	0x40010000
 8002454:	48000400 	.word	0x48000400
 8002458:	48000800 	.word	0x48000800
 800245c:	48000c00 	.word	0x48000c00
 8002460:	48001000 	.word	0x48001000
 8002464:	40010400 	.word	0x40010400

08002468 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	0008      	movs	r0, r1
 8002472:	0011      	movs	r1, r2
 8002474:	1cbb      	adds	r3, r7, #2
 8002476:	1c02      	adds	r2, r0, #0
 8002478:	801a      	strh	r2, [r3, #0]
 800247a:	1c7b      	adds	r3, r7, #1
 800247c:	1c0a      	adds	r2, r1, #0
 800247e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002480:	1c7b      	adds	r3, r7, #1
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d004      	beq.n	8002492 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002488:	1cbb      	adds	r3, r7, #2
 800248a:	881a      	ldrh	r2, [r3, #0]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002490:	e003      	b.n	800249a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002492:	1cbb      	adds	r3, r7, #2
 8002494:	881a      	ldrh	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800249a:	46c0      	nop			@ (mov r8, r8)
 800249c:	46bd      	mov	sp, r7
 800249e:	b002      	add	sp, #8
 80024a0:	bd80      	pop	{r7, pc}
	...

080024a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	0002      	movs	r2, r0
 80024ac:	1dbb      	adds	r3, r7, #6
 80024ae:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80024b0:	4b09      	ldr	r3, [pc, #36]	@ (80024d8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80024b2:	695b      	ldr	r3, [r3, #20]
 80024b4:	1dba      	adds	r2, r7, #6
 80024b6:	8812      	ldrh	r2, [r2, #0]
 80024b8:	4013      	ands	r3, r2
 80024ba:	d008      	beq.n	80024ce <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80024bc:	4b06      	ldr	r3, [pc, #24]	@ (80024d8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80024be:	1dba      	adds	r2, r7, #6
 80024c0:	8812      	ldrh	r2, [r2, #0]
 80024c2:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80024c4:	1dbb      	adds	r3, r7, #6
 80024c6:	881b      	ldrh	r3, [r3, #0]
 80024c8:	0018      	movs	r0, r3
 80024ca:	f000 f807 	bl	80024dc <HAL_GPIO_EXTI_Callback>
  }
}
 80024ce:	46c0      	nop			@ (mov r8, r8)
 80024d0:	46bd      	mov	sp, r7
 80024d2:	b002      	add	sp, #8
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	46c0      	nop			@ (mov r8, r8)
 80024d8:	40010400 	.word	0x40010400

080024dc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	0002      	movs	r2, r0
 80024e4:	1dbb      	adds	r3, r7, #6
 80024e6:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 80024e8:	46c0      	nop			@ (mov r8, r8)
 80024ea:	46bd      	mov	sp, r7
 80024ec:	b002      	add	sp, #8
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80024f0:	b590      	push	{r4, r7, lr}
 80024f2:	b085      	sub	sp, #20
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d101      	bne.n	8002502 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e0e4      	b.n	80026cc <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a73      	ldr	r2, [pc, #460]	@ (80026d4 <HAL_PCD_Init+0x1e4>)
 8002506:	5c9b      	ldrb	r3, [r3, r2]
 8002508:	b2db      	uxtb	r3, r3
 800250a:	2b00      	cmp	r3, #0
 800250c:	d108      	bne.n	8002520 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	23a4      	movs	r3, #164	@ 0xa4
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	2100      	movs	r1, #0
 8002516:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	0018      	movs	r0, r3
 800251c:	f7fe fd10 	bl	8000f40 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	4a6c      	ldr	r2, [pc, #432]	@ (80026d4 <HAL_PCD_Init+0x1e4>)
 8002524:	2103      	movs	r1, #3
 8002526:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	0018      	movs	r0, r3
 800252e:	f002 fb5d 	bl	8004bec <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002532:	230f      	movs	r3, #15
 8002534:	18fb      	adds	r3, r7, r3
 8002536:	2200      	movs	r2, #0
 8002538:	701a      	strb	r2, [r3, #0]
 800253a:	e047      	b.n	80025cc <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800253c:	200f      	movs	r0, #15
 800253e:	183b      	adds	r3, r7, r0
 8002540:	781a      	ldrb	r2, [r3, #0]
 8002542:	6879      	ldr	r1, [r7, #4]
 8002544:	0013      	movs	r3, r2
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	189b      	adds	r3, r3, r2
 800254a:	00db      	lsls	r3, r3, #3
 800254c:	18cb      	adds	r3, r1, r3
 800254e:	3311      	adds	r3, #17
 8002550:	2201      	movs	r2, #1
 8002552:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002554:	183b      	adds	r3, r7, r0
 8002556:	781a      	ldrb	r2, [r3, #0]
 8002558:	6879      	ldr	r1, [r7, #4]
 800255a:	0013      	movs	r3, r2
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	189b      	adds	r3, r3, r2
 8002560:	00db      	lsls	r3, r3, #3
 8002562:	18cb      	adds	r3, r1, r3
 8002564:	3310      	adds	r3, #16
 8002566:	183a      	adds	r2, r7, r0
 8002568:	7812      	ldrb	r2, [r2, #0]
 800256a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800256c:	183b      	adds	r3, r7, r0
 800256e:	781a      	ldrb	r2, [r3, #0]
 8002570:	6879      	ldr	r1, [r7, #4]
 8002572:	0013      	movs	r3, r2
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	189b      	adds	r3, r3, r2
 8002578:	00db      	lsls	r3, r3, #3
 800257a:	18cb      	adds	r3, r1, r3
 800257c:	3313      	adds	r3, #19
 800257e:	2200      	movs	r2, #0
 8002580:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002582:	183b      	adds	r3, r7, r0
 8002584:	781a      	ldrb	r2, [r3, #0]
 8002586:	6879      	ldr	r1, [r7, #4]
 8002588:	0013      	movs	r3, r2
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	189b      	adds	r3, r3, r2
 800258e:	00db      	lsls	r3, r3, #3
 8002590:	18cb      	adds	r3, r1, r3
 8002592:	3320      	adds	r3, #32
 8002594:	2200      	movs	r2, #0
 8002596:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002598:	183b      	adds	r3, r7, r0
 800259a:	781a      	ldrb	r2, [r3, #0]
 800259c:	6879      	ldr	r1, [r7, #4]
 800259e:	0013      	movs	r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	189b      	adds	r3, r3, r2
 80025a4:	00db      	lsls	r3, r3, #3
 80025a6:	18cb      	adds	r3, r1, r3
 80025a8:	3324      	adds	r3, #36	@ 0x24
 80025aa:	2200      	movs	r2, #0
 80025ac:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80025ae:	183b      	adds	r3, r7, r0
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	6879      	ldr	r1, [r7, #4]
 80025b4:	1c5a      	adds	r2, r3, #1
 80025b6:	0013      	movs	r3, r2
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	189b      	adds	r3, r3, r2
 80025bc:	00db      	lsls	r3, r3, #3
 80025be:	2200      	movs	r2, #0
 80025c0:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025c2:	183b      	adds	r3, r7, r0
 80025c4:	781a      	ldrb	r2, [r3, #0]
 80025c6:	183b      	adds	r3, r7, r0
 80025c8:	3201      	adds	r2, #1
 80025ca:	701a      	strb	r2, [r3, #0]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	791b      	ldrb	r3, [r3, #4]
 80025d0:	210f      	movs	r1, #15
 80025d2:	187a      	adds	r2, r7, r1
 80025d4:	7812      	ldrb	r2, [r2, #0]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d3b0      	bcc.n	800253c <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025da:	187b      	adds	r3, r7, r1
 80025dc:	2200      	movs	r2, #0
 80025de:	701a      	strb	r2, [r3, #0]
 80025e0:	e056      	b.n	8002690 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80025e2:	240f      	movs	r4, #15
 80025e4:	193b      	adds	r3, r7, r4
 80025e6:	781a      	ldrb	r2, [r3, #0]
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	2352      	movs	r3, #82	@ 0x52
 80025ec:	33ff      	adds	r3, #255	@ 0xff
 80025ee:	0019      	movs	r1, r3
 80025f0:	0013      	movs	r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	189b      	adds	r3, r3, r2
 80025f6:	00db      	lsls	r3, r3, #3
 80025f8:	18c3      	adds	r3, r0, r3
 80025fa:	185b      	adds	r3, r3, r1
 80025fc:	2200      	movs	r2, #0
 80025fe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002600:	193b      	adds	r3, r7, r4
 8002602:	781a      	ldrb	r2, [r3, #0]
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	23a8      	movs	r3, #168	@ 0xa8
 8002608:	0059      	lsls	r1, r3, #1
 800260a:	0013      	movs	r3, r2
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	189b      	adds	r3, r3, r2
 8002610:	00db      	lsls	r3, r3, #3
 8002612:	18c3      	adds	r3, r0, r3
 8002614:	185b      	adds	r3, r3, r1
 8002616:	193a      	adds	r2, r7, r4
 8002618:	7812      	ldrb	r2, [r2, #0]
 800261a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800261c:	193b      	adds	r3, r7, r4
 800261e:	781a      	ldrb	r2, [r3, #0]
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	2354      	movs	r3, #84	@ 0x54
 8002624:	33ff      	adds	r3, #255	@ 0xff
 8002626:	0019      	movs	r1, r3
 8002628:	0013      	movs	r3, r2
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	189b      	adds	r3, r3, r2
 800262e:	00db      	lsls	r3, r3, #3
 8002630:	18c3      	adds	r3, r0, r3
 8002632:	185b      	adds	r3, r3, r1
 8002634:	2200      	movs	r2, #0
 8002636:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002638:	193b      	adds	r3, r7, r4
 800263a:	781a      	ldrb	r2, [r3, #0]
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	23b0      	movs	r3, #176	@ 0xb0
 8002640:	0059      	lsls	r1, r3, #1
 8002642:	0013      	movs	r3, r2
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	189b      	adds	r3, r3, r2
 8002648:	00db      	lsls	r3, r3, #3
 800264a:	18c3      	adds	r3, r0, r3
 800264c:	185b      	adds	r3, r3, r1
 800264e:	2200      	movs	r2, #0
 8002650:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002652:	193b      	adds	r3, r7, r4
 8002654:	781a      	ldrb	r2, [r3, #0]
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	23b2      	movs	r3, #178	@ 0xb2
 800265a:	0059      	lsls	r1, r3, #1
 800265c:	0013      	movs	r3, r2
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	189b      	adds	r3, r3, r2
 8002662:	00db      	lsls	r3, r3, #3
 8002664:	18c3      	adds	r3, r0, r3
 8002666:	185b      	adds	r3, r3, r1
 8002668:	2200      	movs	r2, #0
 800266a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800266c:	193b      	adds	r3, r7, r4
 800266e:	781a      	ldrb	r2, [r3, #0]
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	23b4      	movs	r3, #180	@ 0xb4
 8002674:	0059      	lsls	r1, r3, #1
 8002676:	0013      	movs	r3, r2
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	189b      	adds	r3, r3, r2
 800267c:	00db      	lsls	r3, r3, #3
 800267e:	18c3      	adds	r3, r0, r3
 8002680:	185b      	adds	r3, r3, r1
 8002682:	2200      	movs	r2, #0
 8002684:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002686:	193b      	adds	r3, r7, r4
 8002688:	781a      	ldrb	r2, [r3, #0]
 800268a:	193b      	adds	r3, r7, r4
 800268c:	3201      	adds	r2, #1
 800268e:	701a      	strb	r2, [r3, #0]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	791b      	ldrb	r3, [r3, #4]
 8002694:	220f      	movs	r2, #15
 8002696:	18ba      	adds	r2, r7, r2
 8002698:	7812      	ldrb	r2, [r2, #0]
 800269a:	429a      	cmp	r2, r3
 800269c:	d3a1      	bcc.n	80025e2 <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6818      	ldr	r0, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6859      	ldr	r1, [r3, #4]
 80026a6:	689a      	ldr	r2, [r3, #8]
 80026a8:	f002 faba 	bl	8004c20 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2200      	movs	r2, #0
 80026b0:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a07      	ldr	r2, [pc, #28]	@ (80026d4 <HAL_PCD_Init+0x1e4>)
 80026b6:	2101      	movs	r1, #1
 80026b8:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	7a9b      	ldrb	r3, [r3, #10]
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d103      	bne.n	80026ca <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	0018      	movs	r0, r3
 80026c6:	f000 f807 	bl	80026d8 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	0018      	movs	r0, r3
 80026ce:	46bd      	mov	sp, r7
 80026d0:	b005      	add	sp, #20
 80026d2:	bd90      	pop	{r4, r7, pc}
 80026d4:	00000291 	.word	0x00000291

080026d8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	23b4      	movs	r3, #180	@ 0xb4
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	2101      	movs	r1, #1
 80026ee:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 80026f0:	687a      	ldr	r2, [r7, #4]
 80026f2:	23b2      	movs	r3, #178	@ 0xb2
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	2100      	movs	r1, #0
 80026f8:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2254      	movs	r2, #84	@ 0x54
 80026fe:	5a9b      	ldrh	r3, [r3, r2]
 8002700:	b29b      	uxth	r3, r3
 8002702:	2201      	movs	r2, #1
 8002704:	4313      	orrs	r3, r2
 8002706:	b299      	uxth	r1, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2254      	movs	r2, #84	@ 0x54
 800270c:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2254      	movs	r2, #84	@ 0x54
 8002712:	5a9b      	ldrh	r3, [r3, r2]
 8002714:	b29b      	uxth	r3, r3
 8002716:	2202      	movs	r2, #2
 8002718:	4313      	orrs	r3, r2
 800271a:	b299      	uxth	r1, r3
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2254      	movs	r2, #84	@ 0x54
 8002720:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8002722:	2300      	movs	r3, #0
}
 8002724:	0018      	movs	r0, r3
 8002726:	46bd      	mov	sp, r7
 8002728:	b004      	add	sp, #16
 800272a:	bd80      	pop	{r7, pc}

0800272c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b088      	sub	sp, #32
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d102      	bne.n	8002740 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	f000 fb76 	bl	8002e2c <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	2201      	movs	r2, #1
 8002746:	4013      	ands	r3, r2
 8002748:	d100      	bne.n	800274c <HAL_RCC_OscConfig+0x20>
 800274a:	e08e      	b.n	800286a <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800274c:	4bc5      	ldr	r3, [pc, #788]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	220c      	movs	r2, #12
 8002752:	4013      	ands	r3, r2
 8002754:	2b04      	cmp	r3, #4
 8002756:	d00e      	beq.n	8002776 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002758:	4bc2      	ldr	r3, [pc, #776]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	220c      	movs	r2, #12
 800275e:	4013      	ands	r3, r2
 8002760:	2b08      	cmp	r3, #8
 8002762:	d117      	bne.n	8002794 <HAL_RCC_OscConfig+0x68>
 8002764:	4bbf      	ldr	r3, [pc, #764]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	23c0      	movs	r3, #192	@ 0xc0
 800276a:	025b      	lsls	r3, r3, #9
 800276c:	401a      	ands	r2, r3
 800276e:	2380      	movs	r3, #128	@ 0x80
 8002770:	025b      	lsls	r3, r3, #9
 8002772:	429a      	cmp	r2, r3
 8002774:	d10e      	bne.n	8002794 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002776:	4bbb      	ldr	r3, [pc, #748]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	2380      	movs	r3, #128	@ 0x80
 800277c:	029b      	lsls	r3, r3, #10
 800277e:	4013      	ands	r3, r2
 8002780:	d100      	bne.n	8002784 <HAL_RCC_OscConfig+0x58>
 8002782:	e071      	b.n	8002868 <HAL_RCC_OscConfig+0x13c>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d000      	beq.n	800278e <HAL_RCC_OscConfig+0x62>
 800278c:	e06c      	b.n	8002868 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	f000 fb4c 	bl	8002e2c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d107      	bne.n	80027ac <HAL_RCC_OscConfig+0x80>
 800279c:	4bb1      	ldr	r3, [pc, #708]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	4bb0      	ldr	r3, [pc, #704]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80027a2:	2180      	movs	r1, #128	@ 0x80
 80027a4:	0249      	lsls	r1, r1, #9
 80027a6:	430a      	orrs	r2, r1
 80027a8:	601a      	str	r2, [r3, #0]
 80027aa:	e02f      	b.n	800280c <HAL_RCC_OscConfig+0xe0>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d10c      	bne.n	80027ce <HAL_RCC_OscConfig+0xa2>
 80027b4:	4bab      	ldr	r3, [pc, #684]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	4baa      	ldr	r3, [pc, #680]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80027ba:	49ab      	ldr	r1, [pc, #684]	@ (8002a68 <HAL_RCC_OscConfig+0x33c>)
 80027bc:	400a      	ands	r2, r1
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	4ba8      	ldr	r3, [pc, #672]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	4ba7      	ldr	r3, [pc, #668]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80027c6:	49a9      	ldr	r1, [pc, #676]	@ (8002a6c <HAL_RCC_OscConfig+0x340>)
 80027c8:	400a      	ands	r2, r1
 80027ca:	601a      	str	r2, [r3, #0]
 80027cc:	e01e      	b.n	800280c <HAL_RCC_OscConfig+0xe0>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	2b05      	cmp	r3, #5
 80027d4:	d10e      	bne.n	80027f4 <HAL_RCC_OscConfig+0xc8>
 80027d6:	4ba3      	ldr	r3, [pc, #652]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	4ba2      	ldr	r3, [pc, #648]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80027dc:	2180      	movs	r1, #128	@ 0x80
 80027de:	02c9      	lsls	r1, r1, #11
 80027e0:	430a      	orrs	r2, r1
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	4b9f      	ldr	r3, [pc, #636]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	4b9e      	ldr	r3, [pc, #632]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80027ea:	2180      	movs	r1, #128	@ 0x80
 80027ec:	0249      	lsls	r1, r1, #9
 80027ee:	430a      	orrs	r2, r1
 80027f0:	601a      	str	r2, [r3, #0]
 80027f2:	e00b      	b.n	800280c <HAL_RCC_OscConfig+0xe0>
 80027f4:	4b9b      	ldr	r3, [pc, #620]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	4b9a      	ldr	r3, [pc, #616]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80027fa:	499b      	ldr	r1, [pc, #620]	@ (8002a68 <HAL_RCC_OscConfig+0x33c>)
 80027fc:	400a      	ands	r2, r1
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	4b98      	ldr	r3, [pc, #608]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	4b97      	ldr	r3, [pc, #604]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 8002806:	4999      	ldr	r1, [pc, #612]	@ (8002a6c <HAL_RCC_OscConfig+0x340>)
 8002808:	400a      	ands	r2, r1
 800280a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d014      	beq.n	800283e <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002814:	f7fe fcaa 	bl	800116c <HAL_GetTick>
 8002818:	0003      	movs	r3, r0
 800281a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800281c:	e008      	b.n	8002830 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800281e:	f7fe fca5 	bl	800116c <HAL_GetTick>
 8002822:	0002      	movs	r2, r0
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	2b64      	cmp	r3, #100	@ 0x64
 800282a:	d901      	bls.n	8002830 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e2fd      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002830:	4b8c      	ldr	r3, [pc, #560]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	2380      	movs	r3, #128	@ 0x80
 8002836:	029b      	lsls	r3, r3, #10
 8002838:	4013      	ands	r3, r2
 800283a:	d0f0      	beq.n	800281e <HAL_RCC_OscConfig+0xf2>
 800283c:	e015      	b.n	800286a <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800283e:	f7fe fc95 	bl	800116c <HAL_GetTick>
 8002842:	0003      	movs	r3, r0
 8002844:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002846:	e008      	b.n	800285a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002848:	f7fe fc90 	bl	800116c <HAL_GetTick>
 800284c:	0002      	movs	r2, r0
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b64      	cmp	r3, #100	@ 0x64
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e2e8      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800285a:	4b82      	ldr	r3, [pc, #520]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	2380      	movs	r3, #128	@ 0x80
 8002860:	029b      	lsls	r3, r3, #10
 8002862:	4013      	ands	r3, r2
 8002864:	d1f0      	bne.n	8002848 <HAL_RCC_OscConfig+0x11c>
 8002866:	e000      	b.n	800286a <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002868:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2202      	movs	r2, #2
 8002870:	4013      	ands	r3, r2
 8002872:	d100      	bne.n	8002876 <HAL_RCC_OscConfig+0x14a>
 8002874:	e06c      	b.n	8002950 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002876:	4b7b      	ldr	r3, [pc, #492]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	220c      	movs	r2, #12
 800287c:	4013      	ands	r3, r2
 800287e:	d00e      	beq.n	800289e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002880:	4b78      	ldr	r3, [pc, #480]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	220c      	movs	r2, #12
 8002886:	4013      	ands	r3, r2
 8002888:	2b08      	cmp	r3, #8
 800288a:	d11f      	bne.n	80028cc <HAL_RCC_OscConfig+0x1a0>
 800288c:	4b75      	ldr	r3, [pc, #468]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 800288e:	685a      	ldr	r2, [r3, #4]
 8002890:	23c0      	movs	r3, #192	@ 0xc0
 8002892:	025b      	lsls	r3, r3, #9
 8002894:	401a      	ands	r2, r3
 8002896:	2380      	movs	r3, #128	@ 0x80
 8002898:	021b      	lsls	r3, r3, #8
 800289a:	429a      	cmp	r2, r3
 800289c:	d116      	bne.n	80028cc <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800289e:	4b71      	ldr	r3, [pc, #452]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2202      	movs	r2, #2
 80028a4:	4013      	ands	r3, r2
 80028a6:	d005      	beq.n	80028b4 <HAL_RCC_OscConfig+0x188>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d001      	beq.n	80028b4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e2bb      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028b4:	4b6b      	ldr	r3, [pc, #428]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	22f8      	movs	r2, #248	@ 0xf8
 80028ba:	4393      	bics	r3, r2
 80028bc:	0019      	movs	r1, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	691b      	ldr	r3, [r3, #16]
 80028c2:	00da      	lsls	r2, r3, #3
 80028c4:	4b67      	ldr	r3, [pc, #412]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80028c6:	430a      	orrs	r2, r1
 80028c8:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028ca:	e041      	b.n	8002950 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d024      	beq.n	800291e <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028d4:	4b63      	ldr	r3, [pc, #396]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	4b62      	ldr	r3, [pc, #392]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80028da:	2101      	movs	r1, #1
 80028dc:	430a      	orrs	r2, r1
 80028de:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e0:	f7fe fc44 	bl	800116c <HAL_GetTick>
 80028e4:	0003      	movs	r3, r0
 80028e6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028e8:	e008      	b.n	80028fc <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028ea:	f7fe fc3f 	bl	800116c <HAL_GetTick>
 80028ee:	0002      	movs	r2, r0
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d901      	bls.n	80028fc <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	e297      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028fc:	4b59      	ldr	r3, [pc, #356]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2202      	movs	r2, #2
 8002902:	4013      	ands	r3, r2
 8002904:	d0f1      	beq.n	80028ea <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002906:	4b57      	ldr	r3, [pc, #348]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	22f8      	movs	r2, #248	@ 0xf8
 800290c:	4393      	bics	r3, r2
 800290e:	0019      	movs	r1, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	691b      	ldr	r3, [r3, #16]
 8002914:	00da      	lsls	r2, r3, #3
 8002916:	4b53      	ldr	r3, [pc, #332]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 8002918:	430a      	orrs	r2, r1
 800291a:	601a      	str	r2, [r3, #0]
 800291c:	e018      	b.n	8002950 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800291e:	4b51      	ldr	r3, [pc, #324]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	4b50      	ldr	r3, [pc, #320]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 8002924:	2101      	movs	r1, #1
 8002926:	438a      	bics	r2, r1
 8002928:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800292a:	f7fe fc1f 	bl	800116c <HAL_GetTick>
 800292e:	0003      	movs	r3, r0
 8002930:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002932:	e008      	b.n	8002946 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002934:	f7fe fc1a 	bl	800116c <HAL_GetTick>
 8002938:	0002      	movs	r2, r0
 800293a:	69bb      	ldr	r3, [r7, #24]
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	2b02      	cmp	r3, #2
 8002940:	d901      	bls.n	8002946 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8002942:	2303      	movs	r3, #3
 8002944:	e272      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002946:	4b47      	ldr	r3, [pc, #284]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2202      	movs	r2, #2
 800294c:	4013      	ands	r3, r2
 800294e:	d1f1      	bne.n	8002934 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2208      	movs	r2, #8
 8002956:	4013      	ands	r3, r2
 8002958:	d036      	beq.n	80029c8 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	69db      	ldr	r3, [r3, #28]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d019      	beq.n	8002996 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002962:	4b40      	ldr	r3, [pc, #256]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 8002964:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002966:	4b3f      	ldr	r3, [pc, #252]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 8002968:	2101      	movs	r1, #1
 800296a:	430a      	orrs	r2, r1
 800296c:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800296e:	f7fe fbfd 	bl	800116c <HAL_GetTick>
 8002972:	0003      	movs	r3, r0
 8002974:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002976:	e008      	b.n	800298a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002978:	f7fe fbf8 	bl	800116c <HAL_GetTick>
 800297c:	0002      	movs	r2, r0
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	2b02      	cmp	r3, #2
 8002984:	d901      	bls.n	800298a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e250      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800298a:	4b36      	ldr	r3, [pc, #216]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 800298c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800298e:	2202      	movs	r2, #2
 8002990:	4013      	ands	r3, r2
 8002992:	d0f1      	beq.n	8002978 <HAL_RCC_OscConfig+0x24c>
 8002994:	e018      	b.n	80029c8 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002996:	4b33      	ldr	r3, [pc, #204]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 8002998:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800299a:	4b32      	ldr	r3, [pc, #200]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 800299c:	2101      	movs	r1, #1
 800299e:	438a      	bics	r2, r1
 80029a0:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029a2:	f7fe fbe3 	bl	800116c <HAL_GetTick>
 80029a6:	0003      	movs	r3, r0
 80029a8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029aa:	e008      	b.n	80029be <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029ac:	f7fe fbde 	bl	800116c <HAL_GetTick>
 80029b0:	0002      	movs	r2, r0
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e236      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029be:	4b29      	ldr	r3, [pc, #164]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80029c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c2:	2202      	movs	r2, #2
 80029c4:	4013      	ands	r3, r2
 80029c6:	d1f1      	bne.n	80029ac <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2204      	movs	r2, #4
 80029ce:	4013      	ands	r3, r2
 80029d0:	d100      	bne.n	80029d4 <HAL_RCC_OscConfig+0x2a8>
 80029d2:	e0b5      	b.n	8002b40 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029d4:	201f      	movs	r0, #31
 80029d6:	183b      	adds	r3, r7, r0
 80029d8:	2200      	movs	r2, #0
 80029da:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029dc:	4b21      	ldr	r3, [pc, #132]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80029de:	69da      	ldr	r2, [r3, #28]
 80029e0:	2380      	movs	r3, #128	@ 0x80
 80029e2:	055b      	lsls	r3, r3, #21
 80029e4:	4013      	ands	r3, r2
 80029e6:	d110      	bne.n	8002a0a <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029e8:	4b1e      	ldr	r3, [pc, #120]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80029ea:	69da      	ldr	r2, [r3, #28]
 80029ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80029ee:	2180      	movs	r1, #128	@ 0x80
 80029f0:	0549      	lsls	r1, r1, #21
 80029f2:	430a      	orrs	r2, r1
 80029f4:	61da      	str	r2, [r3, #28]
 80029f6:	4b1b      	ldr	r3, [pc, #108]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 80029f8:	69da      	ldr	r2, [r3, #28]
 80029fa:	2380      	movs	r3, #128	@ 0x80
 80029fc:	055b      	lsls	r3, r3, #21
 80029fe:	4013      	ands	r3, r2
 8002a00:	60fb      	str	r3, [r7, #12]
 8002a02:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002a04:	183b      	adds	r3, r7, r0
 8002a06:	2201      	movs	r2, #1
 8002a08:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a0a:	4b19      	ldr	r3, [pc, #100]	@ (8002a70 <HAL_RCC_OscConfig+0x344>)
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	2380      	movs	r3, #128	@ 0x80
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	4013      	ands	r3, r2
 8002a14:	d11a      	bne.n	8002a4c <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a16:	4b16      	ldr	r3, [pc, #88]	@ (8002a70 <HAL_RCC_OscConfig+0x344>)
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	4b15      	ldr	r3, [pc, #84]	@ (8002a70 <HAL_RCC_OscConfig+0x344>)
 8002a1c:	2180      	movs	r1, #128	@ 0x80
 8002a1e:	0049      	lsls	r1, r1, #1
 8002a20:	430a      	orrs	r2, r1
 8002a22:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a24:	f7fe fba2 	bl	800116c <HAL_GetTick>
 8002a28:	0003      	movs	r3, r0
 8002a2a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a2c:	e008      	b.n	8002a40 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a2e:	f7fe fb9d 	bl	800116c <HAL_GetTick>
 8002a32:	0002      	movs	r2, r0
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	2b64      	cmp	r3, #100	@ 0x64
 8002a3a:	d901      	bls.n	8002a40 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8002a3c:	2303      	movs	r3, #3
 8002a3e:	e1f5      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a40:	4b0b      	ldr	r3, [pc, #44]	@ (8002a70 <HAL_RCC_OscConfig+0x344>)
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	2380      	movs	r3, #128	@ 0x80
 8002a46:	005b      	lsls	r3, r3, #1
 8002a48:	4013      	ands	r3, r2
 8002a4a:	d0f0      	beq.n	8002a2e <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d10f      	bne.n	8002a74 <HAL_RCC_OscConfig+0x348>
 8002a54:	4b03      	ldr	r3, [pc, #12]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 8002a56:	6a1a      	ldr	r2, [r3, #32]
 8002a58:	4b02      	ldr	r3, [pc, #8]	@ (8002a64 <HAL_RCC_OscConfig+0x338>)
 8002a5a:	2101      	movs	r1, #1
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	621a      	str	r2, [r3, #32]
 8002a60:	e036      	b.n	8002ad0 <HAL_RCC_OscConfig+0x3a4>
 8002a62:	46c0      	nop			@ (mov r8, r8)
 8002a64:	40021000 	.word	0x40021000
 8002a68:	fffeffff 	.word	0xfffeffff
 8002a6c:	fffbffff 	.word	0xfffbffff
 8002a70:	40007000 	.word	0x40007000
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d10c      	bne.n	8002a96 <HAL_RCC_OscConfig+0x36a>
 8002a7c:	4bca      	ldr	r3, [pc, #808]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002a7e:	6a1a      	ldr	r2, [r3, #32]
 8002a80:	4bc9      	ldr	r3, [pc, #804]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002a82:	2101      	movs	r1, #1
 8002a84:	438a      	bics	r2, r1
 8002a86:	621a      	str	r2, [r3, #32]
 8002a88:	4bc7      	ldr	r3, [pc, #796]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002a8a:	6a1a      	ldr	r2, [r3, #32]
 8002a8c:	4bc6      	ldr	r3, [pc, #792]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002a8e:	2104      	movs	r1, #4
 8002a90:	438a      	bics	r2, r1
 8002a92:	621a      	str	r2, [r3, #32]
 8002a94:	e01c      	b.n	8002ad0 <HAL_RCC_OscConfig+0x3a4>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	2b05      	cmp	r3, #5
 8002a9c:	d10c      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x38c>
 8002a9e:	4bc2      	ldr	r3, [pc, #776]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002aa0:	6a1a      	ldr	r2, [r3, #32]
 8002aa2:	4bc1      	ldr	r3, [pc, #772]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002aa4:	2104      	movs	r1, #4
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	621a      	str	r2, [r3, #32]
 8002aaa:	4bbf      	ldr	r3, [pc, #764]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002aac:	6a1a      	ldr	r2, [r3, #32]
 8002aae:	4bbe      	ldr	r3, [pc, #760]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002ab0:	2101      	movs	r1, #1
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	621a      	str	r2, [r3, #32]
 8002ab6:	e00b      	b.n	8002ad0 <HAL_RCC_OscConfig+0x3a4>
 8002ab8:	4bbb      	ldr	r3, [pc, #748]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002aba:	6a1a      	ldr	r2, [r3, #32]
 8002abc:	4bba      	ldr	r3, [pc, #744]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002abe:	2101      	movs	r1, #1
 8002ac0:	438a      	bics	r2, r1
 8002ac2:	621a      	str	r2, [r3, #32]
 8002ac4:	4bb8      	ldr	r3, [pc, #736]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002ac6:	6a1a      	ldr	r2, [r3, #32]
 8002ac8:	4bb7      	ldr	r3, [pc, #732]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002aca:	2104      	movs	r1, #4
 8002acc:	438a      	bics	r2, r1
 8002ace:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d014      	beq.n	8002b02 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ad8:	f7fe fb48 	bl	800116c <HAL_GetTick>
 8002adc:	0003      	movs	r3, r0
 8002ade:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ae0:	e009      	b.n	8002af6 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ae2:	f7fe fb43 	bl	800116c <HAL_GetTick>
 8002ae6:	0002      	movs	r2, r0
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	4aaf      	ldr	r2, [pc, #700]	@ (8002dac <HAL_RCC_OscConfig+0x680>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e19a      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002af6:	4bac      	ldr	r3, [pc, #688]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002af8:	6a1b      	ldr	r3, [r3, #32]
 8002afa:	2202      	movs	r2, #2
 8002afc:	4013      	ands	r3, r2
 8002afe:	d0f0      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x3b6>
 8002b00:	e013      	b.n	8002b2a <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b02:	f7fe fb33 	bl	800116c <HAL_GetTick>
 8002b06:	0003      	movs	r3, r0
 8002b08:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b0a:	e009      	b.n	8002b20 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b0c:	f7fe fb2e 	bl	800116c <HAL_GetTick>
 8002b10:	0002      	movs	r2, r0
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	4aa5      	ldr	r2, [pc, #660]	@ (8002dac <HAL_RCC_OscConfig+0x680>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d901      	bls.n	8002b20 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e185      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b20:	4ba1      	ldr	r3, [pc, #644]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002b22:	6a1b      	ldr	r3, [r3, #32]
 8002b24:	2202      	movs	r2, #2
 8002b26:	4013      	ands	r3, r2
 8002b28:	d1f0      	bne.n	8002b0c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b2a:	231f      	movs	r3, #31
 8002b2c:	18fb      	adds	r3, r7, r3
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d105      	bne.n	8002b40 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b34:	4b9c      	ldr	r3, [pc, #624]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002b36:	69da      	ldr	r2, [r3, #28]
 8002b38:	4b9b      	ldr	r3, [pc, #620]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002b3a:	499d      	ldr	r1, [pc, #628]	@ (8002db0 <HAL_RCC_OscConfig+0x684>)
 8002b3c:	400a      	ands	r2, r1
 8002b3e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2210      	movs	r2, #16
 8002b46:	4013      	ands	r3, r2
 8002b48:	d063      	beq.n	8002c12 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	695b      	ldr	r3, [r3, #20]
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d12a      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002b52:	4b95      	ldr	r3, [pc, #596]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002b54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b56:	4b94      	ldr	r3, [pc, #592]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002b58:	2104      	movs	r1, #4
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002b5e:	4b92      	ldr	r3, [pc, #584]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002b60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b62:	4b91      	ldr	r3, [pc, #580]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002b64:	2101      	movs	r1, #1
 8002b66:	430a      	orrs	r2, r1
 8002b68:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b6a:	f7fe faff 	bl	800116c <HAL_GetTick>
 8002b6e:	0003      	movs	r3, r0
 8002b70:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002b72:	e008      	b.n	8002b86 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002b74:	f7fe fafa 	bl	800116c <HAL_GetTick>
 8002b78:	0002      	movs	r2, r0
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d901      	bls.n	8002b86 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e152      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002b86:	4b88      	ldr	r3, [pc, #544]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002b88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b8a:	2202      	movs	r2, #2
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	d0f1      	beq.n	8002b74 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002b90:	4b85      	ldr	r3, [pc, #532]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002b92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b94:	22f8      	movs	r2, #248	@ 0xf8
 8002b96:	4393      	bics	r3, r2
 8002b98:	0019      	movs	r1, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	00da      	lsls	r2, r3, #3
 8002ba0:	4b81      	ldr	r3, [pc, #516]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	635a      	str	r2, [r3, #52]	@ 0x34
 8002ba6:	e034      	b.n	8002c12 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	695b      	ldr	r3, [r3, #20]
 8002bac:	3305      	adds	r3, #5
 8002bae:	d111      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002bb0:	4b7d      	ldr	r3, [pc, #500]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002bb2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bb4:	4b7c      	ldr	r3, [pc, #496]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002bb6:	2104      	movs	r1, #4
 8002bb8:	438a      	bics	r2, r1
 8002bba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002bbc:	4b7a      	ldr	r3, [pc, #488]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002bbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bc0:	22f8      	movs	r2, #248	@ 0xf8
 8002bc2:	4393      	bics	r3, r2
 8002bc4:	0019      	movs	r1, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	699b      	ldr	r3, [r3, #24]
 8002bca:	00da      	lsls	r2, r3, #3
 8002bcc:	4b76      	ldr	r3, [pc, #472]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002bce:	430a      	orrs	r2, r1
 8002bd0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bd2:	e01e      	b.n	8002c12 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002bd4:	4b74      	ldr	r3, [pc, #464]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002bd6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bd8:	4b73      	ldr	r3, [pc, #460]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002bda:	2104      	movs	r1, #4
 8002bdc:	430a      	orrs	r2, r1
 8002bde:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002be0:	4b71      	ldr	r3, [pc, #452]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002be2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002be4:	4b70      	ldr	r3, [pc, #448]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002be6:	2101      	movs	r1, #1
 8002be8:	438a      	bics	r2, r1
 8002bea:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bec:	f7fe fabe 	bl	800116c <HAL_GetTick>
 8002bf0:	0003      	movs	r3, r0
 8002bf2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002bf4:	e008      	b.n	8002c08 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002bf6:	f7fe fab9 	bl	800116c <HAL_GetTick>
 8002bfa:	0002      	movs	r2, r0
 8002bfc:	69bb      	ldr	r3, [r7, #24]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d901      	bls.n	8002c08 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002c04:	2303      	movs	r3, #3
 8002c06:	e111      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002c08:	4b67      	ldr	r3, [pc, #412]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002c0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c0c:	2202      	movs	r2, #2
 8002c0e:	4013      	ands	r3, r2
 8002c10:	d1f1      	bne.n	8002bf6 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2220      	movs	r2, #32
 8002c18:	4013      	ands	r3, r2
 8002c1a:	d05c      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002c1c:	4b62      	ldr	r3, [pc, #392]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	220c      	movs	r2, #12
 8002c22:	4013      	ands	r3, r2
 8002c24:	2b0c      	cmp	r3, #12
 8002c26:	d00e      	beq.n	8002c46 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002c28:	4b5f      	ldr	r3, [pc, #380]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	220c      	movs	r2, #12
 8002c2e:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002c30:	2b08      	cmp	r3, #8
 8002c32:	d114      	bne.n	8002c5e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002c34:	4b5c      	ldr	r3, [pc, #368]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002c36:	685a      	ldr	r2, [r3, #4]
 8002c38:	23c0      	movs	r3, #192	@ 0xc0
 8002c3a:	025b      	lsls	r3, r3, #9
 8002c3c:	401a      	ands	r2, r3
 8002c3e:	23c0      	movs	r3, #192	@ 0xc0
 8002c40:	025b      	lsls	r3, r3, #9
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d10b      	bne.n	8002c5e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002c46:	4b58      	ldr	r3, [pc, #352]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002c48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c4a:	2380      	movs	r3, #128	@ 0x80
 8002c4c:	029b      	lsls	r3, r3, #10
 8002c4e:	4013      	ands	r3, r2
 8002c50:	d040      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x5a8>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6a1b      	ldr	r3, [r3, #32]
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d03c      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e0e6      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a1b      	ldr	r3, [r3, #32]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d01b      	beq.n	8002c9e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002c66:	4b50      	ldr	r3, [pc, #320]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002c68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c6a:	4b4f      	ldr	r3, [pc, #316]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002c6c:	2180      	movs	r1, #128	@ 0x80
 8002c6e:	0249      	lsls	r1, r1, #9
 8002c70:	430a      	orrs	r2, r1
 8002c72:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c74:	f7fe fa7a 	bl	800116c <HAL_GetTick>
 8002c78:	0003      	movs	r3, r0
 8002c7a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002c7c:	e008      	b.n	8002c90 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c7e:	f7fe fa75 	bl	800116c <HAL_GetTick>
 8002c82:	0002      	movs	r2, r0
 8002c84:	69bb      	ldr	r3, [r7, #24]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d901      	bls.n	8002c90 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e0cd      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002c90:	4b45      	ldr	r3, [pc, #276]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002c92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c94:	2380      	movs	r3, #128	@ 0x80
 8002c96:	029b      	lsls	r3, r3, #10
 8002c98:	4013      	ands	r3, r2
 8002c9a:	d0f0      	beq.n	8002c7e <HAL_RCC_OscConfig+0x552>
 8002c9c:	e01b      	b.n	8002cd6 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002c9e:	4b42      	ldr	r3, [pc, #264]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002ca0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ca2:	4b41      	ldr	r3, [pc, #260]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002ca4:	4943      	ldr	r1, [pc, #268]	@ (8002db4 <HAL_RCC_OscConfig+0x688>)
 8002ca6:	400a      	ands	r2, r1
 8002ca8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002caa:	f7fe fa5f 	bl	800116c <HAL_GetTick>
 8002cae:	0003      	movs	r3, r0
 8002cb0:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002cb2:	e008      	b.n	8002cc6 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cb4:	f7fe fa5a 	bl	800116c <HAL_GetTick>
 8002cb8:	0002      	movs	r2, r0
 8002cba:	69bb      	ldr	r3, [r7, #24]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e0b2      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002cc6:	4b38      	ldr	r3, [pc, #224]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002cc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002cca:	2380      	movs	r3, #128	@ 0x80
 8002ccc:	029b      	lsls	r3, r3, #10
 8002cce:	4013      	ands	r3, r2
 8002cd0:	d1f0      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x588>
 8002cd2:	e000      	b.n	8002cd6 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002cd4:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d100      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x5b4>
 8002cde:	e0a4      	b.n	8002e2a <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ce0:	4b31      	ldr	r3, [pc, #196]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	220c      	movs	r2, #12
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	2b08      	cmp	r3, #8
 8002cea:	d100      	bne.n	8002cee <HAL_RCC_OscConfig+0x5c2>
 8002cec:	e078      	b.n	8002de0 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d14c      	bne.n	8002d90 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cf6:	4b2c      	ldr	r3, [pc, #176]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	4b2b      	ldr	r3, [pc, #172]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002cfc:	492e      	ldr	r1, [pc, #184]	@ (8002db8 <HAL_RCC_OscConfig+0x68c>)
 8002cfe:	400a      	ands	r2, r1
 8002d00:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d02:	f7fe fa33 	bl	800116c <HAL_GetTick>
 8002d06:	0003      	movs	r3, r0
 8002d08:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d0a:	e008      	b.n	8002d1e <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d0c:	f7fe fa2e 	bl	800116c <HAL_GetTick>
 8002d10:	0002      	movs	r2, r0
 8002d12:	69bb      	ldr	r3, [r7, #24]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e086      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d1e:	4b22      	ldr	r3, [pc, #136]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	2380      	movs	r3, #128	@ 0x80
 8002d24:	049b      	lsls	r3, r3, #18
 8002d26:	4013      	ands	r3, r2
 8002d28:	d1f0      	bne.n	8002d0c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d2a:	4b1f      	ldr	r3, [pc, #124]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d2e:	220f      	movs	r2, #15
 8002d30:	4393      	bics	r3, r2
 8002d32:	0019      	movs	r1, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d38:	4b1b      	ldr	r3, [pc, #108]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002d3a:	430a      	orrs	r2, r1
 8002d3c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	4a1e      	ldr	r2, [pc, #120]	@ (8002dbc <HAL_RCC_OscConfig+0x690>)
 8002d44:	4013      	ands	r3, r2
 8002d46:	0019      	movs	r1, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d50:	431a      	orrs	r2, r3
 8002d52:	4b15      	ldr	r3, [pc, #84]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002d54:	430a      	orrs	r2, r1
 8002d56:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d58:	4b13      	ldr	r3, [pc, #76]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	4b12      	ldr	r3, [pc, #72]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002d5e:	2180      	movs	r1, #128	@ 0x80
 8002d60:	0449      	lsls	r1, r1, #17
 8002d62:	430a      	orrs	r2, r1
 8002d64:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d66:	f7fe fa01 	bl	800116c <HAL_GetTick>
 8002d6a:	0003      	movs	r3, r0
 8002d6c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d6e:	e008      	b.n	8002d82 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d70:	f7fe f9fc 	bl	800116c <HAL_GetTick>
 8002d74:	0002      	movs	r2, r0
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d901      	bls.n	8002d82 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e054      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d82:	4b09      	ldr	r3, [pc, #36]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	2380      	movs	r3, #128	@ 0x80
 8002d88:	049b      	lsls	r3, r3, #18
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	d0f0      	beq.n	8002d70 <HAL_RCC_OscConfig+0x644>
 8002d8e:	e04c      	b.n	8002e2a <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d90:	4b05      	ldr	r3, [pc, #20]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	4b04      	ldr	r3, [pc, #16]	@ (8002da8 <HAL_RCC_OscConfig+0x67c>)
 8002d96:	4908      	ldr	r1, [pc, #32]	@ (8002db8 <HAL_RCC_OscConfig+0x68c>)
 8002d98:	400a      	ands	r2, r1
 8002d9a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d9c:	f7fe f9e6 	bl	800116c <HAL_GetTick>
 8002da0:	0003      	movs	r3, r0
 8002da2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002da4:	e015      	b.n	8002dd2 <HAL_RCC_OscConfig+0x6a6>
 8002da6:	46c0      	nop			@ (mov r8, r8)
 8002da8:	40021000 	.word	0x40021000
 8002dac:	00001388 	.word	0x00001388
 8002db0:	efffffff 	.word	0xefffffff
 8002db4:	fffeffff 	.word	0xfffeffff
 8002db8:	feffffff 	.word	0xfeffffff
 8002dbc:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dc0:	f7fe f9d4 	bl	800116c <HAL_GetTick>
 8002dc4:	0002      	movs	r2, r0
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e02c      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dd2:	4b18      	ldr	r3, [pc, #96]	@ (8002e34 <HAL_RCC_OscConfig+0x708>)
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	2380      	movs	r3, #128	@ 0x80
 8002dd8:	049b      	lsls	r3, r3, #18
 8002dda:	4013      	ands	r3, r2
 8002ddc:	d1f0      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x694>
 8002dde:	e024      	b.n	8002e2a <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d101      	bne.n	8002dec <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e01f      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002dec:	4b11      	ldr	r3, [pc, #68]	@ (8002e34 <HAL_RCC_OscConfig+0x708>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002df2:	4b10      	ldr	r3, [pc, #64]	@ (8002e34 <HAL_RCC_OscConfig+0x708>)
 8002df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002df6:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002df8:	697a      	ldr	r2, [r7, #20]
 8002dfa:	23c0      	movs	r3, #192	@ 0xc0
 8002dfc:	025b      	lsls	r3, r3, #9
 8002dfe:	401a      	ands	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d10e      	bne.n	8002e26 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	220f      	movs	r2, #15
 8002e0c:	401a      	ands	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d107      	bne.n	8002e26 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002e16:	697a      	ldr	r2, [r7, #20]
 8002e18:	23f0      	movs	r3, #240	@ 0xf0
 8002e1a:	039b      	lsls	r3, r3, #14
 8002e1c:	401a      	ands	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d001      	beq.n	8002e2a <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e000      	b.n	8002e2c <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
}
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	b008      	add	sp, #32
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	40021000 	.word	0x40021000

08002e38 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d101      	bne.n	8002e4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e0bf      	b.n	8002fcc <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e4c:	4b61      	ldr	r3, [pc, #388]	@ (8002fd4 <HAL_RCC_ClockConfig+0x19c>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2201      	movs	r2, #1
 8002e52:	4013      	ands	r3, r2
 8002e54:	683a      	ldr	r2, [r7, #0]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d911      	bls.n	8002e7e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e5a:	4b5e      	ldr	r3, [pc, #376]	@ (8002fd4 <HAL_RCC_ClockConfig+0x19c>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	2201      	movs	r2, #1
 8002e60:	4393      	bics	r3, r2
 8002e62:	0019      	movs	r1, r3
 8002e64:	4b5b      	ldr	r3, [pc, #364]	@ (8002fd4 <HAL_RCC_ClockConfig+0x19c>)
 8002e66:	683a      	ldr	r2, [r7, #0]
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e6c:	4b59      	ldr	r3, [pc, #356]	@ (8002fd4 <HAL_RCC_ClockConfig+0x19c>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	2201      	movs	r2, #1
 8002e72:	4013      	ands	r3, r2
 8002e74:	683a      	ldr	r2, [r7, #0]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d001      	beq.n	8002e7e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e0a6      	b.n	8002fcc <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2202      	movs	r2, #2
 8002e84:	4013      	ands	r3, r2
 8002e86:	d015      	beq.n	8002eb4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2204      	movs	r2, #4
 8002e8e:	4013      	ands	r3, r2
 8002e90:	d006      	beq.n	8002ea0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002e92:	4b51      	ldr	r3, [pc, #324]	@ (8002fd8 <HAL_RCC_ClockConfig+0x1a0>)
 8002e94:	685a      	ldr	r2, [r3, #4]
 8002e96:	4b50      	ldr	r3, [pc, #320]	@ (8002fd8 <HAL_RCC_ClockConfig+0x1a0>)
 8002e98:	21e0      	movs	r1, #224	@ 0xe0
 8002e9a:	00c9      	lsls	r1, r1, #3
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ea0:	4b4d      	ldr	r3, [pc, #308]	@ (8002fd8 <HAL_RCC_ClockConfig+0x1a0>)
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	22f0      	movs	r2, #240	@ 0xf0
 8002ea6:	4393      	bics	r3, r2
 8002ea8:	0019      	movs	r1, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	689a      	ldr	r2, [r3, #8]
 8002eae:	4b4a      	ldr	r3, [pc, #296]	@ (8002fd8 <HAL_RCC_ClockConfig+0x1a0>)
 8002eb0:	430a      	orrs	r2, r1
 8002eb2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	2201      	movs	r2, #1
 8002eba:	4013      	ands	r3, r2
 8002ebc:	d04c      	beq.n	8002f58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d107      	bne.n	8002ed6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ec6:	4b44      	ldr	r3, [pc, #272]	@ (8002fd8 <HAL_RCC_ClockConfig+0x1a0>)
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	2380      	movs	r3, #128	@ 0x80
 8002ecc:	029b      	lsls	r3, r3, #10
 8002ece:	4013      	ands	r3, r2
 8002ed0:	d120      	bne.n	8002f14 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e07a      	b.n	8002fcc <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d107      	bne.n	8002eee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ede:	4b3e      	ldr	r3, [pc, #248]	@ (8002fd8 <HAL_RCC_ClockConfig+0x1a0>)
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	2380      	movs	r3, #128	@ 0x80
 8002ee4:	049b      	lsls	r3, r3, #18
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	d114      	bne.n	8002f14 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e06e      	b.n	8002fcc <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	2b03      	cmp	r3, #3
 8002ef4:	d107      	bne.n	8002f06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002ef6:	4b38      	ldr	r3, [pc, #224]	@ (8002fd8 <HAL_RCC_ClockConfig+0x1a0>)
 8002ef8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002efa:	2380      	movs	r3, #128	@ 0x80
 8002efc:	029b      	lsls	r3, r3, #10
 8002efe:	4013      	ands	r3, r2
 8002f00:	d108      	bne.n	8002f14 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e062      	b.n	8002fcc <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f06:	4b34      	ldr	r3, [pc, #208]	@ (8002fd8 <HAL_RCC_ClockConfig+0x1a0>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	d101      	bne.n	8002f14 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e05b      	b.n	8002fcc <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f14:	4b30      	ldr	r3, [pc, #192]	@ (8002fd8 <HAL_RCC_ClockConfig+0x1a0>)
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	2203      	movs	r2, #3
 8002f1a:	4393      	bics	r3, r2
 8002f1c:	0019      	movs	r1, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685a      	ldr	r2, [r3, #4]
 8002f22:	4b2d      	ldr	r3, [pc, #180]	@ (8002fd8 <HAL_RCC_ClockConfig+0x1a0>)
 8002f24:	430a      	orrs	r2, r1
 8002f26:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f28:	f7fe f920 	bl	800116c <HAL_GetTick>
 8002f2c:	0003      	movs	r3, r0
 8002f2e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f30:	e009      	b.n	8002f46 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f32:	f7fe f91b 	bl	800116c <HAL_GetTick>
 8002f36:	0002      	movs	r2, r0
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	4a27      	ldr	r2, [pc, #156]	@ (8002fdc <HAL_RCC_ClockConfig+0x1a4>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e042      	b.n	8002fcc <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f46:	4b24      	ldr	r3, [pc, #144]	@ (8002fd8 <HAL_RCC_ClockConfig+0x1a0>)
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	220c      	movs	r2, #12
 8002f4c:	401a      	ands	r2, r3
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d1ec      	bne.n	8002f32 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f58:	4b1e      	ldr	r3, [pc, #120]	@ (8002fd4 <HAL_RCC_ClockConfig+0x19c>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	4013      	ands	r3, r2
 8002f60:	683a      	ldr	r2, [r7, #0]
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d211      	bcs.n	8002f8a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f66:	4b1b      	ldr	r3, [pc, #108]	@ (8002fd4 <HAL_RCC_ClockConfig+0x19c>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	4393      	bics	r3, r2
 8002f6e:	0019      	movs	r1, r3
 8002f70:	4b18      	ldr	r3, [pc, #96]	@ (8002fd4 <HAL_RCC_ClockConfig+0x19c>)
 8002f72:	683a      	ldr	r2, [r7, #0]
 8002f74:	430a      	orrs	r2, r1
 8002f76:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f78:	4b16      	ldr	r3, [pc, #88]	@ (8002fd4 <HAL_RCC_ClockConfig+0x19c>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	4013      	ands	r3, r2
 8002f80:	683a      	ldr	r2, [r7, #0]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d001      	beq.n	8002f8a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e020      	b.n	8002fcc <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2204      	movs	r2, #4
 8002f90:	4013      	ands	r3, r2
 8002f92:	d009      	beq.n	8002fa8 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002f94:	4b10      	ldr	r3, [pc, #64]	@ (8002fd8 <HAL_RCC_ClockConfig+0x1a0>)
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	4a11      	ldr	r2, [pc, #68]	@ (8002fe0 <HAL_RCC_ClockConfig+0x1a8>)
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	0019      	movs	r1, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	68da      	ldr	r2, [r3, #12]
 8002fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8002fd8 <HAL_RCC_ClockConfig+0x1a0>)
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002fa8:	f000 f820 	bl	8002fec <HAL_RCC_GetSysClockFreq>
 8002fac:	0001      	movs	r1, r0
 8002fae:	4b0a      	ldr	r3, [pc, #40]	@ (8002fd8 <HAL_RCC_ClockConfig+0x1a0>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	091b      	lsrs	r3, r3, #4
 8002fb4:	220f      	movs	r2, #15
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	4a0a      	ldr	r2, [pc, #40]	@ (8002fe4 <HAL_RCC_ClockConfig+0x1ac>)
 8002fba:	5cd3      	ldrb	r3, [r2, r3]
 8002fbc:	000a      	movs	r2, r1
 8002fbe:	40da      	lsrs	r2, r3
 8002fc0:	4b09      	ldr	r3, [pc, #36]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1b0>)
 8002fc2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002fc4:	2003      	movs	r0, #3
 8002fc6:	f7fe f88b 	bl	80010e0 <HAL_InitTick>
  
  return HAL_OK;
 8002fca:	2300      	movs	r3, #0
}
 8002fcc:	0018      	movs	r0, r3
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	b004      	add	sp, #16
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	40022000 	.word	0x40022000
 8002fd8:	40021000 	.word	0x40021000
 8002fdc:	00001388 	.word	0x00001388
 8002fe0:	fffff8ff 	.word	0xfffff8ff
 8002fe4:	080094f8 	.word	0x080094f8
 8002fe8:	20000000 	.word	0x20000000

08002fec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b086      	sub	sp, #24
 8002ff0:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	60fb      	str	r3, [r7, #12]
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	60bb      	str	r3, [r7, #8]
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	617b      	str	r3, [r7, #20]
 8002ffe:	2300      	movs	r3, #0
 8003000:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003002:	2300      	movs	r3, #0
 8003004:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003006:	4b2d      	ldr	r3, [pc, #180]	@ (80030bc <HAL_RCC_GetSysClockFreq+0xd0>)
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	220c      	movs	r2, #12
 8003010:	4013      	ands	r3, r2
 8003012:	2b0c      	cmp	r3, #12
 8003014:	d046      	beq.n	80030a4 <HAL_RCC_GetSysClockFreq+0xb8>
 8003016:	d848      	bhi.n	80030aa <HAL_RCC_GetSysClockFreq+0xbe>
 8003018:	2b04      	cmp	r3, #4
 800301a:	d002      	beq.n	8003022 <HAL_RCC_GetSysClockFreq+0x36>
 800301c:	2b08      	cmp	r3, #8
 800301e:	d003      	beq.n	8003028 <HAL_RCC_GetSysClockFreq+0x3c>
 8003020:	e043      	b.n	80030aa <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003022:	4b27      	ldr	r3, [pc, #156]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003024:	613b      	str	r3, [r7, #16]
      break;
 8003026:	e043      	b.n	80030b0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	0c9b      	lsrs	r3, r3, #18
 800302c:	220f      	movs	r2, #15
 800302e:	4013      	ands	r3, r2
 8003030:	4a24      	ldr	r2, [pc, #144]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0xd8>)
 8003032:	5cd3      	ldrb	r3, [r2, r3]
 8003034:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003036:	4b21      	ldr	r3, [pc, #132]	@ (80030bc <HAL_RCC_GetSysClockFreq+0xd0>)
 8003038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800303a:	220f      	movs	r2, #15
 800303c:	4013      	ands	r3, r2
 800303e:	4a22      	ldr	r2, [pc, #136]	@ (80030c8 <HAL_RCC_GetSysClockFreq+0xdc>)
 8003040:	5cd3      	ldrb	r3, [r2, r3]
 8003042:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003044:	68fa      	ldr	r2, [r7, #12]
 8003046:	23c0      	movs	r3, #192	@ 0xc0
 8003048:	025b      	lsls	r3, r3, #9
 800304a:	401a      	ands	r2, r3
 800304c:	2380      	movs	r3, #128	@ 0x80
 800304e:	025b      	lsls	r3, r3, #9
 8003050:	429a      	cmp	r2, r3
 8003052:	d109      	bne.n	8003068 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003054:	68b9      	ldr	r1, [r7, #8]
 8003056:	481a      	ldr	r0, [pc, #104]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003058:	f7fd f860 	bl	800011c <__udivsi3>
 800305c:	0003      	movs	r3, r0
 800305e:	001a      	movs	r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	4353      	muls	r3, r2
 8003064:	617b      	str	r3, [r7, #20]
 8003066:	e01a      	b.n	800309e <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8003068:	68fa      	ldr	r2, [r7, #12]
 800306a:	23c0      	movs	r3, #192	@ 0xc0
 800306c:	025b      	lsls	r3, r3, #9
 800306e:	401a      	ands	r2, r3
 8003070:	23c0      	movs	r3, #192	@ 0xc0
 8003072:	025b      	lsls	r3, r3, #9
 8003074:	429a      	cmp	r2, r3
 8003076:	d109      	bne.n	800308c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003078:	68b9      	ldr	r1, [r7, #8]
 800307a:	4814      	ldr	r0, [pc, #80]	@ (80030cc <HAL_RCC_GetSysClockFreq+0xe0>)
 800307c:	f7fd f84e 	bl	800011c <__udivsi3>
 8003080:	0003      	movs	r3, r0
 8003082:	001a      	movs	r2, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	4353      	muls	r3, r2
 8003088:	617b      	str	r3, [r7, #20]
 800308a:	e008      	b.n	800309e <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800308c:	68b9      	ldr	r1, [r7, #8]
 800308e:	480c      	ldr	r0, [pc, #48]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003090:	f7fd f844 	bl	800011c <__udivsi3>
 8003094:	0003      	movs	r3, r0
 8003096:	001a      	movs	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	4353      	muls	r3, r2
 800309c:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	613b      	str	r3, [r7, #16]
      break;
 80030a2:	e005      	b.n	80030b0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80030a4:	4b09      	ldr	r3, [pc, #36]	@ (80030cc <HAL_RCC_GetSysClockFreq+0xe0>)
 80030a6:	613b      	str	r3, [r7, #16]
      break;
 80030a8:	e002      	b.n	80030b0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80030aa:	4b05      	ldr	r3, [pc, #20]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0xd4>)
 80030ac:	613b      	str	r3, [r7, #16]
      break;
 80030ae:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80030b0:	693b      	ldr	r3, [r7, #16]
}
 80030b2:	0018      	movs	r0, r3
 80030b4:	46bd      	mov	sp, r7
 80030b6:	b006      	add	sp, #24
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	46c0      	nop			@ (mov r8, r8)
 80030bc:	40021000 	.word	0x40021000
 80030c0:	007a1200 	.word	0x007a1200
 80030c4:	08009510 	.word	0x08009510
 80030c8:	08009520 	.word	0x08009520
 80030cc:	02dc6c00 	.word	0x02dc6c00

080030d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030d4:	4b02      	ldr	r3, [pc, #8]	@ (80030e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80030d6:	681b      	ldr	r3, [r3, #0]
}
 80030d8:	0018      	movs	r0, r3
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	46c0      	nop			@ (mov r8, r8)
 80030e0:	20000000 	.word	0x20000000

080030e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80030e8:	f7ff fff2 	bl	80030d0 <HAL_RCC_GetHCLKFreq>
 80030ec:	0001      	movs	r1, r0
 80030ee:	4b06      	ldr	r3, [pc, #24]	@ (8003108 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	0a1b      	lsrs	r3, r3, #8
 80030f4:	2207      	movs	r2, #7
 80030f6:	4013      	ands	r3, r2
 80030f8:	4a04      	ldr	r2, [pc, #16]	@ (800310c <HAL_RCC_GetPCLK1Freq+0x28>)
 80030fa:	5cd3      	ldrb	r3, [r2, r3]
 80030fc:	40d9      	lsrs	r1, r3
 80030fe:	000b      	movs	r3, r1
}    
 8003100:	0018      	movs	r0, r3
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	46c0      	nop			@ (mov r8, r8)
 8003108:	40021000 	.word	0x40021000
 800310c:	08009508 	.word	0x08009508

08003110 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b086      	sub	sp, #24
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003118:	2300      	movs	r3, #0
 800311a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800311c:	2300      	movs	r3, #0
 800311e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	2380      	movs	r3, #128	@ 0x80
 8003126:	025b      	lsls	r3, r3, #9
 8003128:	4013      	ands	r3, r2
 800312a:	d100      	bne.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800312c:	e08e      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800312e:	2017      	movs	r0, #23
 8003130:	183b      	adds	r3, r7, r0
 8003132:	2200      	movs	r2, #0
 8003134:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003136:	4b6e      	ldr	r3, [pc, #440]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003138:	69da      	ldr	r2, [r3, #28]
 800313a:	2380      	movs	r3, #128	@ 0x80
 800313c:	055b      	lsls	r3, r3, #21
 800313e:	4013      	ands	r3, r2
 8003140:	d110      	bne.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003142:	4b6b      	ldr	r3, [pc, #428]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003144:	69da      	ldr	r2, [r3, #28]
 8003146:	4b6a      	ldr	r3, [pc, #424]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003148:	2180      	movs	r1, #128	@ 0x80
 800314a:	0549      	lsls	r1, r1, #21
 800314c:	430a      	orrs	r2, r1
 800314e:	61da      	str	r2, [r3, #28]
 8003150:	4b67      	ldr	r3, [pc, #412]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003152:	69da      	ldr	r2, [r3, #28]
 8003154:	2380      	movs	r3, #128	@ 0x80
 8003156:	055b      	lsls	r3, r3, #21
 8003158:	4013      	ands	r3, r2
 800315a:	60bb      	str	r3, [r7, #8]
 800315c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800315e:	183b      	adds	r3, r7, r0
 8003160:	2201      	movs	r2, #1
 8003162:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003164:	4b63      	ldr	r3, [pc, #396]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	2380      	movs	r3, #128	@ 0x80
 800316a:	005b      	lsls	r3, r3, #1
 800316c:	4013      	ands	r3, r2
 800316e:	d11a      	bne.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003170:	4b60      	ldr	r3, [pc, #384]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	4b5f      	ldr	r3, [pc, #380]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003176:	2180      	movs	r1, #128	@ 0x80
 8003178:	0049      	lsls	r1, r1, #1
 800317a:	430a      	orrs	r2, r1
 800317c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800317e:	f7fd fff5 	bl	800116c <HAL_GetTick>
 8003182:	0003      	movs	r3, r0
 8003184:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003186:	e008      	b.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003188:	f7fd fff0 	bl	800116c <HAL_GetTick>
 800318c:	0002      	movs	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b64      	cmp	r3, #100	@ 0x64
 8003194:	d901      	bls.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e0a6      	b.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800319a:	4b56      	ldr	r3, [pc, #344]	@ (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	2380      	movs	r3, #128	@ 0x80
 80031a0:	005b      	lsls	r3, r3, #1
 80031a2:	4013      	ands	r3, r2
 80031a4:	d0f0      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80031a6:	4b52      	ldr	r3, [pc, #328]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80031a8:	6a1a      	ldr	r2, [r3, #32]
 80031aa:	23c0      	movs	r3, #192	@ 0xc0
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	4013      	ands	r3, r2
 80031b0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d034      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685a      	ldr	r2, [r3, #4]
 80031bc:	23c0      	movs	r3, #192	@ 0xc0
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	4013      	ands	r3, r2
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d02c      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80031c8:	4b49      	ldr	r3, [pc, #292]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80031ca:	6a1b      	ldr	r3, [r3, #32]
 80031cc:	4a4a      	ldr	r2, [pc, #296]	@ (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80031ce:	4013      	ands	r3, r2
 80031d0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80031d2:	4b47      	ldr	r3, [pc, #284]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80031d4:	6a1a      	ldr	r2, [r3, #32]
 80031d6:	4b46      	ldr	r3, [pc, #280]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80031d8:	2180      	movs	r1, #128	@ 0x80
 80031da:	0249      	lsls	r1, r1, #9
 80031dc:	430a      	orrs	r2, r1
 80031de:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80031e0:	4b43      	ldr	r3, [pc, #268]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80031e2:	6a1a      	ldr	r2, [r3, #32]
 80031e4:	4b42      	ldr	r3, [pc, #264]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80031e6:	4945      	ldr	r1, [pc, #276]	@ (80032fc <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80031e8:	400a      	ands	r2, r1
 80031ea:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80031ec:	4b40      	ldr	r3, [pc, #256]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80031ee:	68fa      	ldr	r2, [r7, #12]
 80031f0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2201      	movs	r2, #1
 80031f6:	4013      	ands	r3, r2
 80031f8:	d013      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031fa:	f7fd ffb7 	bl	800116c <HAL_GetTick>
 80031fe:	0003      	movs	r3, r0
 8003200:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003202:	e009      	b.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003204:	f7fd ffb2 	bl	800116c <HAL_GetTick>
 8003208:	0002      	movs	r2, r0
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	4a3c      	ldr	r2, [pc, #240]	@ (8003300 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d901      	bls.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003214:	2303      	movs	r3, #3
 8003216:	e067      	b.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003218:	4b35      	ldr	r3, [pc, #212]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800321a:	6a1b      	ldr	r3, [r3, #32]
 800321c:	2202      	movs	r2, #2
 800321e:	4013      	ands	r3, r2
 8003220:	d0f0      	beq.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003222:	4b33      	ldr	r3, [pc, #204]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003224:	6a1b      	ldr	r3, [r3, #32]
 8003226:	4a34      	ldr	r2, [pc, #208]	@ (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8003228:	4013      	ands	r3, r2
 800322a:	0019      	movs	r1, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685a      	ldr	r2, [r3, #4]
 8003230:	4b2f      	ldr	r3, [pc, #188]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003232:	430a      	orrs	r2, r1
 8003234:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003236:	2317      	movs	r3, #23
 8003238:	18fb      	adds	r3, r7, r3
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	2b01      	cmp	r3, #1
 800323e:	d105      	bne.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003240:	4b2b      	ldr	r3, [pc, #172]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003242:	69da      	ldr	r2, [r3, #28]
 8003244:	4b2a      	ldr	r3, [pc, #168]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003246:	492f      	ldr	r1, [pc, #188]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8003248:	400a      	ands	r2, r1
 800324a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2201      	movs	r2, #1
 8003252:	4013      	ands	r3, r2
 8003254:	d009      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003256:	4b26      	ldr	r3, [pc, #152]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800325a:	2203      	movs	r2, #3
 800325c:	4393      	bics	r3, r2
 800325e:	0019      	movs	r1, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689a      	ldr	r2, [r3, #8]
 8003264:	4b22      	ldr	r3, [pc, #136]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003266:	430a      	orrs	r2, r1
 8003268:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2202      	movs	r2, #2
 8003270:	4013      	ands	r3, r2
 8003272:	d009      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003274:	4b1e      	ldr	r3, [pc, #120]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003278:	4a23      	ldr	r2, [pc, #140]	@ (8003308 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800327a:	4013      	ands	r3, r2
 800327c:	0019      	movs	r1, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	68da      	ldr	r2, [r3, #12]
 8003282:	4b1b      	ldr	r3, [pc, #108]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003284:	430a      	orrs	r2, r1
 8003286:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2220      	movs	r2, #32
 800328e:	4013      	ands	r3, r2
 8003290:	d009      	beq.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003292:	4b17      	ldr	r3, [pc, #92]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003296:	2210      	movs	r2, #16
 8003298:	4393      	bics	r3, r2
 800329a:	0019      	movs	r1, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	691a      	ldr	r2, [r3, #16]
 80032a0:	4b13      	ldr	r3, [pc, #76]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80032a2:	430a      	orrs	r2, r1
 80032a4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	2380      	movs	r3, #128	@ 0x80
 80032ac:	029b      	lsls	r3, r3, #10
 80032ae:	4013      	ands	r3, r2
 80032b0:	d009      	beq.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032b2:	4b0f      	ldr	r3, [pc, #60]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80032b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b6:	2280      	movs	r2, #128	@ 0x80
 80032b8:	4393      	bics	r3, r2
 80032ba:	0019      	movs	r1, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	699a      	ldr	r2, [r3, #24]
 80032c0:	4b0b      	ldr	r3, [pc, #44]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80032c2:	430a      	orrs	r2, r1
 80032c4:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	2380      	movs	r3, #128	@ 0x80
 80032cc:	00db      	lsls	r3, r3, #3
 80032ce:	4013      	ands	r3, r2
 80032d0:	d009      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80032d2:	4b07      	ldr	r3, [pc, #28]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80032d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032d6:	2240      	movs	r2, #64	@ 0x40
 80032d8:	4393      	bics	r3, r2
 80032da:	0019      	movs	r1, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	695a      	ldr	r2, [r3, #20]
 80032e0:	4b03      	ldr	r3, [pc, #12]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80032e2:	430a      	orrs	r2, r1
 80032e4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80032e6:	2300      	movs	r3, #0
}
 80032e8:	0018      	movs	r0, r3
 80032ea:	46bd      	mov	sp, r7
 80032ec:	b006      	add	sp, #24
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	40021000 	.word	0x40021000
 80032f4:	40007000 	.word	0x40007000
 80032f8:	fffffcff 	.word	0xfffffcff
 80032fc:	fffeffff 	.word	0xfffeffff
 8003300:	00001388 	.word	0x00001388
 8003304:	efffffff 	.word	0xefffffff
 8003308:	fffcffff 	.word	0xfffcffff

0800330c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b084      	sub	sp, #16
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e0a8      	b.n	8003470 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003322:	2b00      	cmp	r3, #0
 8003324:	d109      	bne.n	800333a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685a      	ldr	r2, [r3, #4]
 800332a:	2382      	movs	r3, #130	@ 0x82
 800332c:	005b      	lsls	r3, r3, #1
 800332e:	429a      	cmp	r2, r3
 8003330:	d009      	beq.n	8003346 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	61da      	str	r2, [r3, #28]
 8003338:	e005      	b.n	8003346 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2200      	movs	r2, #0
 800334a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	225d      	movs	r2, #93	@ 0x5d
 8003350:	5c9b      	ldrb	r3, [r3, r2]
 8003352:	b2db      	uxtb	r3, r3
 8003354:	2b00      	cmp	r3, #0
 8003356:	d107      	bne.n	8003368 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	225c      	movs	r2, #92	@ 0x5c
 800335c:	2100      	movs	r1, #0
 800335e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	0018      	movs	r0, r3
 8003364:	f7fd fcbe 	bl	8000ce4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	225d      	movs	r2, #93	@ 0x5d
 800336c:	2102      	movs	r1, #2
 800336e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2140      	movs	r1, #64	@ 0x40
 800337c:	438a      	bics	r2, r1
 800337e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	68da      	ldr	r2, [r3, #12]
 8003384:	23e0      	movs	r3, #224	@ 0xe0
 8003386:	00db      	lsls	r3, r3, #3
 8003388:	429a      	cmp	r2, r3
 800338a:	d902      	bls.n	8003392 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800338c:	2300      	movs	r3, #0
 800338e:	60fb      	str	r3, [r7, #12]
 8003390:	e002      	b.n	8003398 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003392:	2380      	movs	r3, #128	@ 0x80
 8003394:	015b      	lsls	r3, r3, #5
 8003396:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	68da      	ldr	r2, [r3, #12]
 800339c:	23f0      	movs	r3, #240	@ 0xf0
 800339e:	011b      	lsls	r3, r3, #4
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d008      	beq.n	80033b6 <HAL_SPI_Init+0xaa>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	68da      	ldr	r2, [r3, #12]
 80033a8:	23e0      	movs	r3, #224	@ 0xe0
 80033aa:	00db      	lsls	r3, r3, #3
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d002      	beq.n	80033b6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685a      	ldr	r2, [r3, #4]
 80033ba:	2382      	movs	r3, #130	@ 0x82
 80033bc:	005b      	lsls	r3, r3, #1
 80033be:	401a      	ands	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6899      	ldr	r1, [r3, #8]
 80033c4:	2384      	movs	r3, #132	@ 0x84
 80033c6:	021b      	lsls	r3, r3, #8
 80033c8:	400b      	ands	r3, r1
 80033ca:	431a      	orrs	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	691b      	ldr	r3, [r3, #16]
 80033d0:	2102      	movs	r1, #2
 80033d2:	400b      	ands	r3, r1
 80033d4:	431a      	orrs	r2, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	695b      	ldr	r3, [r3, #20]
 80033da:	2101      	movs	r1, #1
 80033dc:	400b      	ands	r3, r1
 80033de:	431a      	orrs	r2, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6999      	ldr	r1, [r3, #24]
 80033e4:	2380      	movs	r3, #128	@ 0x80
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	400b      	ands	r3, r1
 80033ea:	431a      	orrs	r2, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	69db      	ldr	r3, [r3, #28]
 80033f0:	2138      	movs	r1, #56	@ 0x38
 80033f2:	400b      	ands	r3, r1
 80033f4:	431a      	orrs	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a1b      	ldr	r3, [r3, #32]
 80033fa:	2180      	movs	r1, #128	@ 0x80
 80033fc:	400b      	ands	r3, r1
 80033fe:	431a      	orrs	r2, r3
 8003400:	0011      	movs	r1, r2
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003406:	2380      	movs	r3, #128	@ 0x80
 8003408:	019b      	lsls	r3, r3, #6
 800340a:	401a      	ands	r2, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	430a      	orrs	r2, r1
 8003412:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	699b      	ldr	r3, [r3, #24]
 8003418:	0c1b      	lsrs	r3, r3, #16
 800341a:	2204      	movs	r2, #4
 800341c:	401a      	ands	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003422:	2110      	movs	r1, #16
 8003424:	400b      	ands	r3, r1
 8003426:	431a      	orrs	r2, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800342c:	2108      	movs	r1, #8
 800342e:	400b      	ands	r3, r1
 8003430:	431a      	orrs	r2, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	68d9      	ldr	r1, [r3, #12]
 8003436:	23f0      	movs	r3, #240	@ 0xf0
 8003438:	011b      	lsls	r3, r3, #4
 800343a:	400b      	ands	r3, r1
 800343c:	431a      	orrs	r2, r3
 800343e:	0011      	movs	r1, r2
 8003440:	68fa      	ldr	r2, [r7, #12]
 8003442:	2380      	movs	r3, #128	@ 0x80
 8003444:	015b      	lsls	r3, r3, #5
 8003446:	401a      	ands	r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	430a      	orrs	r2, r1
 800344e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	69da      	ldr	r2, [r3, #28]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4907      	ldr	r1, [pc, #28]	@ (8003478 <HAL_SPI_Init+0x16c>)
 800345c:	400a      	ands	r2, r1
 800345e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2200      	movs	r2, #0
 8003464:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	225d      	movs	r2, #93	@ 0x5d
 800346a:	2101      	movs	r1, #1
 800346c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800346e:	2300      	movs	r3, #0
}
 8003470:	0018      	movs	r0, r3
 8003472:	46bd      	mov	sp, r7
 8003474:	b004      	add	sp, #16
 8003476:	bd80      	pop	{r7, pc}
 8003478:	fffff7ff 	.word	0xfffff7ff

0800347c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b088      	sub	sp, #32
 8003480:	af00      	add	r7, sp, #0
 8003482:	60f8      	str	r0, [r7, #12]
 8003484:	60b9      	str	r1, [r7, #8]
 8003486:	603b      	str	r3, [r7, #0]
 8003488:	1dbb      	adds	r3, r7, #6
 800348a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800348c:	231f      	movs	r3, #31
 800348e:	18fb      	adds	r3, r7, r3
 8003490:	2200      	movs	r2, #0
 8003492:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	225c      	movs	r2, #92	@ 0x5c
 8003498:	5c9b      	ldrb	r3, [r3, r2]
 800349a:	2b01      	cmp	r3, #1
 800349c:	d101      	bne.n	80034a2 <HAL_SPI_Transmit+0x26>
 800349e:	2302      	movs	r3, #2
 80034a0:	e147      	b.n	8003732 <HAL_SPI_Transmit+0x2b6>
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	225c      	movs	r2, #92	@ 0x5c
 80034a6:	2101      	movs	r1, #1
 80034a8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80034aa:	f7fd fe5f 	bl	800116c <HAL_GetTick>
 80034ae:	0003      	movs	r3, r0
 80034b0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80034b2:	2316      	movs	r3, #22
 80034b4:	18fb      	adds	r3, r7, r3
 80034b6:	1dba      	adds	r2, r7, #6
 80034b8:	8812      	ldrh	r2, [r2, #0]
 80034ba:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	225d      	movs	r2, #93	@ 0x5d
 80034c0:	5c9b      	ldrb	r3, [r3, r2]
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d004      	beq.n	80034d2 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80034c8:	231f      	movs	r3, #31
 80034ca:	18fb      	adds	r3, r7, r3
 80034cc:	2202      	movs	r2, #2
 80034ce:	701a      	strb	r2, [r3, #0]
    goto error;
 80034d0:	e128      	b.n	8003724 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d003      	beq.n	80034e0 <HAL_SPI_Transmit+0x64>
 80034d8:	1dbb      	adds	r3, r7, #6
 80034da:	881b      	ldrh	r3, [r3, #0]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d104      	bne.n	80034ea <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80034e0:	231f      	movs	r3, #31
 80034e2:	18fb      	adds	r3, r7, r3
 80034e4:	2201      	movs	r2, #1
 80034e6:	701a      	strb	r2, [r3, #0]
    goto error;
 80034e8:	e11c      	b.n	8003724 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	225d      	movs	r2, #93	@ 0x5d
 80034ee:	2103      	movs	r1, #3
 80034f0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2200      	movs	r2, #0
 80034f6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	68ba      	ldr	r2, [r7, #8]
 80034fc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	1dba      	adds	r2, r7, #6
 8003502:	8812      	ldrh	r2, [r2, #0]
 8003504:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	1dba      	adds	r2, r7, #6
 800350a:	8812      	ldrh	r2, [r2, #0]
 800350c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2200      	movs	r2, #0
 8003512:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2244      	movs	r2, #68	@ 0x44
 8003518:	2100      	movs	r1, #0
 800351a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2246      	movs	r2, #70	@ 0x46
 8003520:	2100      	movs	r1, #0
 8003522:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2200      	movs	r2, #0
 8003528:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	689a      	ldr	r2, [r3, #8]
 8003534:	2380      	movs	r3, #128	@ 0x80
 8003536:	021b      	lsls	r3, r3, #8
 8003538:	429a      	cmp	r2, r3
 800353a:	d110      	bne.n	800355e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2140      	movs	r1, #64	@ 0x40
 8003548:	438a      	bics	r2, r1
 800354a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2180      	movs	r1, #128	@ 0x80
 8003558:	01c9      	lsls	r1, r1, #7
 800355a:	430a      	orrs	r2, r1
 800355c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2240      	movs	r2, #64	@ 0x40
 8003566:	4013      	ands	r3, r2
 8003568:	2b40      	cmp	r3, #64	@ 0x40
 800356a:	d007      	beq.n	800357c <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2140      	movs	r1, #64	@ 0x40
 8003578:	430a      	orrs	r2, r1
 800357a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	68da      	ldr	r2, [r3, #12]
 8003580:	23e0      	movs	r3, #224	@ 0xe0
 8003582:	00db      	lsls	r3, r3, #3
 8003584:	429a      	cmp	r2, r3
 8003586:	d952      	bls.n	800362e <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d004      	beq.n	800359a <HAL_SPI_Transmit+0x11e>
 8003590:	2316      	movs	r3, #22
 8003592:	18fb      	adds	r3, r7, r3
 8003594:	881b      	ldrh	r3, [r3, #0]
 8003596:	2b01      	cmp	r3, #1
 8003598:	d143      	bne.n	8003622 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800359e:	881a      	ldrh	r2, [r3, #0]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035aa:	1c9a      	adds	r2, r3, #2
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	3b01      	subs	r3, #1
 80035b8:	b29a      	uxth	r2, r3
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80035be:	e030      	b.n	8003622 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	2202      	movs	r2, #2
 80035c8:	4013      	ands	r3, r2
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d112      	bne.n	80035f4 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035d2:	881a      	ldrh	r2, [r3, #0]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035de:	1c9a      	adds	r2, r3, #2
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	3b01      	subs	r3, #1
 80035ec:	b29a      	uxth	r2, r3
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80035f2:	e016      	b.n	8003622 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80035f4:	f7fd fdba 	bl	800116c <HAL_GetTick>
 80035f8:	0002      	movs	r2, r0
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	683a      	ldr	r2, [r7, #0]
 8003600:	429a      	cmp	r2, r3
 8003602:	d802      	bhi.n	800360a <HAL_SPI_Transmit+0x18e>
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	3301      	adds	r3, #1
 8003608:	d102      	bne.n	8003610 <HAL_SPI_Transmit+0x194>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d108      	bne.n	8003622 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8003610:	231f      	movs	r3, #31
 8003612:	18fb      	adds	r3, r7, r3
 8003614:	2203      	movs	r2, #3
 8003616:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	225d      	movs	r2, #93	@ 0x5d
 800361c:	2101      	movs	r1, #1
 800361e:	5499      	strb	r1, [r3, r2]
          goto error;
 8003620:	e080      	b.n	8003724 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003626:	b29b      	uxth	r3, r3
 8003628:	2b00      	cmp	r3, #0
 800362a:	d1c9      	bne.n	80035c0 <HAL_SPI_Transmit+0x144>
 800362c:	e053      	b.n	80036d6 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d004      	beq.n	8003640 <HAL_SPI_Transmit+0x1c4>
 8003636:	2316      	movs	r3, #22
 8003638:	18fb      	adds	r3, r7, r3
 800363a:	881b      	ldrh	r3, [r3, #0]
 800363c:	2b01      	cmp	r3, #1
 800363e:	d145      	bne.n	80036cc <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	330c      	adds	r3, #12
 800364a:	7812      	ldrb	r2, [r2, #0]
 800364c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003652:	1c5a      	adds	r2, r3, #1
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800365c:	b29b      	uxth	r3, r3
 800365e:	3b01      	subs	r3, #1
 8003660:	b29a      	uxth	r2, r3
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8003666:	e031      	b.n	80036cc <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	2202      	movs	r2, #2
 8003670:	4013      	ands	r3, r2
 8003672:	2b02      	cmp	r3, #2
 8003674:	d113      	bne.n	800369e <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	330c      	adds	r3, #12
 8003680:	7812      	ldrb	r2, [r2, #0]
 8003682:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003688:	1c5a      	adds	r2, r3, #1
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003692:	b29b      	uxth	r3, r3
 8003694:	3b01      	subs	r3, #1
 8003696:	b29a      	uxth	r2, r3
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800369c:	e016      	b.n	80036cc <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800369e:	f7fd fd65 	bl	800116c <HAL_GetTick>
 80036a2:	0002      	movs	r2, r0
 80036a4:	69bb      	ldr	r3, [r7, #24]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d802      	bhi.n	80036b4 <HAL_SPI_Transmit+0x238>
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	3301      	adds	r3, #1
 80036b2:	d102      	bne.n	80036ba <HAL_SPI_Transmit+0x23e>
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d108      	bne.n	80036cc <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 80036ba:	231f      	movs	r3, #31
 80036bc:	18fb      	adds	r3, r7, r3
 80036be:	2203      	movs	r2, #3
 80036c0:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	225d      	movs	r2, #93	@ 0x5d
 80036c6:	2101      	movs	r1, #1
 80036c8:	5499      	strb	r1, [r3, r2]
          goto error;
 80036ca:	e02b      	b.n	8003724 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d1c8      	bne.n	8003668 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80036d6:	69ba      	ldr	r2, [r7, #24]
 80036d8:	6839      	ldr	r1, [r7, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	0018      	movs	r0, r3
 80036de:	f000 fb3f 	bl	8003d60 <SPI_EndRxTxTransaction>
 80036e2:	1e03      	subs	r3, r0, #0
 80036e4:	d002      	beq.n	80036ec <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2220      	movs	r2, #32
 80036ea:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d10a      	bne.n	800370a <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80036f4:	2300      	movs	r3, #0
 80036f6:	613b      	str	r3, [r7, #16]
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	613b      	str	r3, [r7, #16]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	613b      	str	r3, [r7, #16]
 8003708:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800370e:	2b00      	cmp	r3, #0
 8003710:	d004      	beq.n	800371c <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8003712:	231f      	movs	r3, #31
 8003714:	18fb      	adds	r3, r7, r3
 8003716:	2201      	movs	r2, #1
 8003718:	701a      	strb	r2, [r3, #0]
 800371a:	e003      	b.n	8003724 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	225d      	movs	r2, #93	@ 0x5d
 8003720:	2101      	movs	r1, #1
 8003722:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	225c      	movs	r2, #92	@ 0x5c
 8003728:	2100      	movs	r1, #0
 800372a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800372c:	231f      	movs	r3, #31
 800372e:	18fb      	adds	r3, r7, r3
 8003730:	781b      	ldrb	r3, [r3, #0]
}
 8003732:	0018      	movs	r0, r3
 8003734:	46bd      	mov	sp, r7
 8003736:	b008      	add	sp, #32
 8003738:	bd80      	pop	{r7, pc}
	...

0800373c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b08a      	sub	sp, #40	@ 0x28
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
 8003748:	001a      	movs	r2, r3
 800374a:	1cbb      	adds	r3, r7, #2
 800374c:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800374e:	2301      	movs	r3, #1
 8003750:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003752:	2323      	movs	r3, #35	@ 0x23
 8003754:	18fb      	adds	r3, r7, r3
 8003756:	2200      	movs	r2, #0
 8003758:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	225c      	movs	r2, #92	@ 0x5c
 800375e:	5c9b      	ldrb	r3, [r3, r2]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d101      	bne.n	8003768 <HAL_SPI_TransmitReceive+0x2c>
 8003764:	2302      	movs	r3, #2
 8003766:	e1c4      	b.n	8003af2 <HAL_SPI_TransmitReceive+0x3b6>
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	225c      	movs	r2, #92	@ 0x5c
 800376c:	2101      	movs	r1, #1
 800376e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003770:	f7fd fcfc 	bl	800116c <HAL_GetTick>
 8003774:	0003      	movs	r3, r0
 8003776:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003778:	201b      	movs	r0, #27
 800377a:	183b      	adds	r3, r7, r0
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	215d      	movs	r1, #93	@ 0x5d
 8003780:	5c52      	ldrb	r2, [r2, r1]
 8003782:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800378a:	2312      	movs	r3, #18
 800378c:	18fb      	adds	r3, r7, r3
 800378e:	1cba      	adds	r2, r7, #2
 8003790:	8812      	ldrh	r2, [r2, #0]
 8003792:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003794:	183b      	adds	r3, r7, r0
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	2b01      	cmp	r3, #1
 800379a:	d011      	beq.n	80037c0 <HAL_SPI_TransmitReceive+0x84>
 800379c:	697a      	ldr	r2, [r7, #20]
 800379e:	2382      	movs	r3, #130	@ 0x82
 80037a0:	005b      	lsls	r3, r3, #1
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d107      	bne.n	80037b6 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d103      	bne.n	80037b6 <HAL_SPI_TransmitReceive+0x7a>
 80037ae:	183b      	adds	r3, r7, r0
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	2b04      	cmp	r3, #4
 80037b4:	d004      	beq.n	80037c0 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80037b6:	2323      	movs	r3, #35	@ 0x23
 80037b8:	18fb      	adds	r3, r7, r3
 80037ba:	2202      	movs	r2, #2
 80037bc:	701a      	strb	r2, [r3, #0]
    goto error;
 80037be:	e191      	b.n	8003ae4 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d006      	beq.n	80037d4 <HAL_SPI_TransmitReceive+0x98>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d003      	beq.n	80037d4 <HAL_SPI_TransmitReceive+0x98>
 80037cc:	1cbb      	adds	r3, r7, #2
 80037ce:	881b      	ldrh	r3, [r3, #0]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d104      	bne.n	80037de <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80037d4:	2323      	movs	r3, #35	@ 0x23
 80037d6:	18fb      	adds	r3, r7, r3
 80037d8:	2201      	movs	r2, #1
 80037da:	701a      	strb	r2, [r3, #0]
    goto error;
 80037dc:	e182      	b.n	8003ae4 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	225d      	movs	r2, #93	@ 0x5d
 80037e2:	5c9b      	ldrb	r3, [r3, r2]
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	2b04      	cmp	r3, #4
 80037e8:	d003      	beq.n	80037f2 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	225d      	movs	r2, #93	@ 0x5d
 80037ee:	2105      	movs	r1, #5
 80037f0:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2200      	movs	r2, #0
 80037f6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	687a      	ldr	r2, [r7, #4]
 80037fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	1cba      	adds	r2, r7, #2
 8003802:	2146      	movs	r1, #70	@ 0x46
 8003804:	8812      	ldrh	r2, [r2, #0]
 8003806:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	1cba      	adds	r2, r7, #2
 800380c:	2144      	movs	r1, #68	@ 0x44
 800380e:	8812      	ldrh	r2, [r2, #0]
 8003810:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	68ba      	ldr	r2, [r7, #8]
 8003816:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	1cba      	adds	r2, r7, #2
 800381c:	8812      	ldrh	r2, [r2, #0]
 800381e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	1cba      	adds	r2, r7, #2
 8003824:	8812      	ldrh	r2, [r2, #0]
 8003826:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	68da      	ldr	r2, [r3, #12]
 8003838:	23e0      	movs	r3, #224	@ 0xe0
 800383a:	00db      	lsls	r3, r3, #3
 800383c:	429a      	cmp	r2, r3
 800383e:	d908      	bls.n	8003852 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	685a      	ldr	r2, [r3, #4]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	49ac      	ldr	r1, [pc, #688]	@ (8003afc <HAL_SPI_TransmitReceive+0x3c0>)
 800384c:	400a      	ands	r2, r1
 800384e:	605a      	str	r2, [r3, #4]
 8003850:	e008      	b.n	8003864 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	685a      	ldr	r2, [r3, #4]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	2180      	movs	r1, #128	@ 0x80
 800385e:	0149      	lsls	r1, r1, #5
 8003860:	430a      	orrs	r2, r1
 8003862:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	2240      	movs	r2, #64	@ 0x40
 800386c:	4013      	ands	r3, r2
 800386e:	2b40      	cmp	r3, #64	@ 0x40
 8003870:	d007      	beq.n	8003882 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	2140      	movs	r1, #64	@ 0x40
 800387e:	430a      	orrs	r2, r1
 8003880:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	68da      	ldr	r2, [r3, #12]
 8003886:	23e0      	movs	r3, #224	@ 0xe0
 8003888:	00db      	lsls	r3, r3, #3
 800388a:	429a      	cmp	r2, r3
 800388c:	d800      	bhi.n	8003890 <HAL_SPI_TransmitReceive+0x154>
 800388e:	e083      	b.n	8003998 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d005      	beq.n	80038a4 <HAL_SPI_TransmitReceive+0x168>
 8003898:	2312      	movs	r3, #18
 800389a:	18fb      	adds	r3, r7, r3
 800389c:	881b      	ldrh	r3, [r3, #0]
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d000      	beq.n	80038a4 <HAL_SPI_TransmitReceive+0x168>
 80038a2:	e06d      	b.n	8003980 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a8:	881a      	ldrh	r2, [r3, #0]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038b4:	1c9a      	adds	r2, r3, #2
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038be:	b29b      	uxth	r3, r3
 80038c0:	3b01      	subs	r3, #1
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038c8:	e05a      	b.n	8003980 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	2202      	movs	r2, #2
 80038d2:	4013      	ands	r3, r2
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d11b      	bne.n	8003910 <HAL_SPI_TransmitReceive+0x1d4>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038dc:	b29b      	uxth	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d016      	beq.n	8003910 <HAL_SPI_TransmitReceive+0x1d4>
 80038e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d113      	bne.n	8003910 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ec:	881a      	ldrh	r2, [r3, #0]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038f8:	1c9a      	adds	r2, r3, #2
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003902:	b29b      	uxth	r3, r3
 8003904:	3b01      	subs	r3, #1
 8003906:	b29a      	uxth	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800390c:	2300      	movs	r3, #0
 800390e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	2201      	movs	r2, #1
 8003918:	4013      	ands	r3, r2
 800391a:	2b01      	cmp	r3, #1
 800391c:	d11c      	bne.n	8003958 <HAL_SPI_TransmitReceive+0x21c>
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2246      	movs	r2, #70	@ 0x46
 8003922:	5a9b      	ldrh	r3, [r3, r2]
 8003924:	b29b      	uxth	r3, r3
 8003926:	2b00      	cmp	r3, #0
 8003928:	d016      	beq.n	8003958 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	68da      	ldr	r2, [r3, #12]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003934:	b292      	uxth	r2, r2
 8003936:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393c:	1c9a      	adds	r2, r3, #2
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2246      	movs	r2, #70	@ 0x46
 8003946:	5a9b      	ldrh	r3, [r3, r2]
 8003948:	b29b      	uxth	r3, r3
 800394a:	3b01      	subs	r3, #1
 800394c:	b299      	uxth	r1, r3
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2246      	movs	r2, #70	@ 0x46
 8003952:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003954:	2301      	movs	r3, #1
 8003956:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003958:	f7fd fc08 	bl	800116c <HAL_GetTick>
 800395c:	0002      	movs	r2, r0
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003964:	429a      	cmp	r2, r3
 8003966:	d80b      	bhi.n	8003980 <HAL_SPI_TransmitReceive+0x244>
 8003968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800396a:	3301      	adds	r3, #1
 800396c:	d008      	beq.n	8003980 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 800396e:	2323      	movs	r3, #35	@ 0x23
 8003970:	18fb      	adds	r3, r7, r3
 8003972:	2203      	movs	r2, #3
 8003974:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	225d      	movs	r2, #93	@ 0x5d
 800397a:	2101      	movs	r1, #1
 800397c:	5499      	strb	r1, [r3, r2]
        goto error;
 800397e:	e0b1      	b.n	8003ae4 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003984:	b29b      	uxth	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	d19f      	bne.n	80038ca <HAL_SPI_TransmitReceive+0x18e>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2246      	movs	r2, #70	@ 0x46
 800398e:	5a9b      	ldrh	r3, [r3, r2]
 8003990:	b29b      	uxth	r3, r3
 8003992:	2b00      	cmp	r3, #0
 8003994:	d199      	bne.n	80038ca <HAL_SPI_TransmitReceive+0x18e>
 8003996:	e089      	b.n	8003aac <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d005      	beq.n	80039ac <HAL_SPI_TransmitReceive+0x270>
 80039a0:	2312      	movs	r3, #18
 80039a2:	18fb      	adds	r3, r7, r3
 80039a4:	881b      	ldrh	r3, [r3, #0]
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d000      	beq.n	80039ac <HAL_SPI_TransmitReceive+0x270>
 80039aa:	e074      	b.n	8003a96 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	330c      	adds	r3, #12
 80039b6:	7812      	ldrb	r2, [r2, #0]
 80039b8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039be:	1c5a      	adds	r2, r3, #1
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	3b01      	subs	r3, #1
 80039cc:	b29a      	uxth	r2, r3
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039d2:	e060      	b.n	8003a96 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	2202      	movs	r2, #2
 80039dc:	4013      	ands	r3, r2
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d11c      	bne.n	8003a1c <HAL_SPI_TransmitReceive+0x2e0>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d017      	beq.n	8003a1c <HAL_SPI_TransmitReceive+0x2e0>
 80039ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d114      	bne.n	8003a1c <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	330c      	adds	r3, #12
 80039fc:	7812      	ldrb	r2, [r2, #0]
 80039fe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a04:	1c5a      	adds	r2, r3, #1
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	3b01      	subs	r3, #1
 8003a12:	b29a      	uxth	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	2201      	movs	r2, #1
 8003a24:	4013      	ands	r3, r2
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d11e      	bne.n	8003a68 <HAL_SPI_TransmitReceive+0x32c>
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2246      	movs	r2, #70	@ 0x46
 8003a2e:	5a9b      	ldrh	r3, [r3, r2]
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d018      	beq.n	8003a68 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	330c      	adds	r3, #12
 8003a3c:	001a      	movs	r2, r3
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a42:	7812      	ldrb	r2, [r2, #0]
 8003a44:	b2d2      	uxtb	r2, r2
 8003a46:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4c:	1c5a      	adds	r2, r3, #1
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2246      	movs	r2, #70	@ 0x46
 8003a56:	5a9b      	ldrh	r3, [r3, r2]
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	b299      	uxth	r1, r3
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2246      	movs	r2, #70	@ 0x46
 8003a62:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a64:	2301      	movs	r3, #1
 8003a66:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003a68:	f7fd fb80 	bl	800116c <HAL_GetTick>
 8003a6c:	0002      	movs	r2, r0
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d802      	bhi.n	8003a7e <HAL_SPI_TransmitReceive+0x342>
 8003a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	d102      	bne.n	8003a84 <HAL_SPI_TransmitReceive+0x348>
 8003a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d108      	bne.n	8003a96 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8003a84:	2323      	movs	r3, #35	@ 0x23
 8003a86:	18fb      	adds	r3, r7, r3
 8003a88:	2203      	movs	r2, #3
 8003a8a:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	225d      	movs	r2, #93	@ 0x5d
 8003a90:	2101      	movs	r1, #1
 8003a92:	5499      	strb	r1, [r3, r2]
        goto error;
 8003a94:	e026      	b.n	8003ae4 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d199      	bne.n	80039d4 <HAL_SPI_TransmitReceive+0x298>
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2246      	movs	r2, #70	@ 0x46
 8003aa4:	5a9b      	ldrh	r3, [r3, r2]
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d193      	bne.n	80039d4 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003aac:	69fa      	ldr	r2, [r7, #28]
 8003aae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	0018      	movs	r0, r3
 8003ab4:	f000 f954 	bl	8003d60 <SPI_EndRxTxTransaction>
 8003ab8:	1e03      	subs	r3, r0, #0
 8003aba:	d006      	beq.n	8003aca <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8003abc:	2323      	movs	r3, #35	@ 0x23
 8003abe:	18fb      	adds	r3, r7, r3
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2220      	movs	r2, #32
 8003ac8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d004      	beq.n	8003adc <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8003ad2:	2323      	movs	r3, #35	@ 0x23
 8003ad4:	18fb      	adds	r3, r7, r3
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	701a      	strb	r2, [r3, #0]
 8003ada:	e003      	b.n	8003ae4 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	225d      	movs	r2, #93	@ 0x5d
 8003ae0:	2101      	movs	r1, #1
 8003ae2:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	225c      	movs	r2, #92	@ 0x5c
 8003ae8:	2100      	movs	r1, #0
 8003aea:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003aec:	2323      	movs	r3, #35	@ 0x23
 8003aee:	18fb      	adds	r3, r7, r3
 8003af0:	781b      	ldrb	r3, [r3, #0]
}
 8003af2:	0018      	movs	r0, r3
 8003af4:	46bd      	mov	sp, r7
 8003af6:	b00a      	add	sp, #40	@ 0x28
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	46c0      	nop			@ (mov r8, r8)
 8003afc:	ffffefff 	.word	0xffffefff

08003b00 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b088      	sub	sp, #32
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	603b      	str	r3, [r7, #0]
 8003b0c:	1dfb      	adds	r3, r7, #7
 8003b0e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003b10:	f7fd fb2c 	bl	800116c <HAL_GetTick>
 8003b14:	0002      	movs	r2, r0
 8003b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b18:	1a9b      	subs	r3, r3, r2
 8003b1a:	683a      	ldr	r2, [r7, #0]
 8003b1c:	18d3      	adds	r3, r2, r3
 8003b1e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003b20:	f7fd fb24 	bl	800116c <HAL_GetTick>
 8003b24:	0003      	movs	r3, r0
 8003b26:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003b28:	4b3a      	ldr	r3, [pc, #232]	@ (8003c14 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	015b      	lsls	r3, r3, #5
 8003b2e:	0d1b      	lsrs	r3, r3, #20
 8003b30:	69fa      	ldr	r2, [r7, #28]
 8003b32:	4353      	muls	r3, r2
 8003b34:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b36:	e058      	b.n	8003bea <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	d055      	beq.n	8003bea <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b3e:	f7fd fb15 	bl	800116c <HAL_GetTick>
 8003b42:	0002      	movs	r2, r0
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	69fa      	ldr	r2, [r7, #28]
 8003b4a:	429a      	cmp	r2, r3
 8003b4c:	d902      	bls.n	8003b54 <SPI_WaitFlagStateUntilTimeout+0x54>
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d142      	bne.n	8003bda <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	685a      	ldr	r2, [r3, #4]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	21e0      	movs	r1, #224	@ 0xe0
 8003b60:	438a      	bics	r2, r1
 8003b62:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	685a      	ldr	r2, [r3, #4]
 8003b68:	2382      	movs	r3, #130	@ 0x82
 8003b6a:	005b      	lsls	r3, r3, #1
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d113      	bne.n	8003b98 <SPI_WaitFlagStateUntilTimeout+0x98>
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	689a      	ldr	r2, [r3, #8]
 8003b74:	2380      	movs	r3, #128	@ 0x80
 8003b76:	021b      	lsls	r3, r3, #8
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d005      	beq.n	8003b88 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	689a      	ldr	r2, [r3, #8]
 8003b80:	2380      	movs	r3, #128	@ 0x80
 8003b82:	00db      	lsls	r3, r3, #3
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d107      	bne.n	8003b98 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	2140      	movs	r1, #64	@ 0x40
 8003b94:	438a      	bics	r2, r1
 8003b96:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b9c:	2380      	movs	r3, #128	@ 0x80
 8003b9e:	019b      	lsls	r3, r3, #6
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d110      	bne.n	8003bc6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	491a      	ldr	r1, [pc, #104]	@ (8003c18 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003bb0:	400a      	ands	r2, r1
 8003bb2:	601a      	str	r2, [r3, #0]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2180      	movs	r1, #128	@ 0x80
 8003bc0:	0189      	lsls	r1, r1, #6
 8003bc2:	430a      	orrs	r2, r1
 8003bc4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	225d      	movs	r2, #93	@ 0x5d
 8003bca:	2101      	movs	r1, #1
 8003bcc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	225c      	movs	r2, #92	@ 0x5c
 8003bd2:	2100      	movs	r1, #0
 8003bd4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e017      	b.n	8003c0a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d101      	bne.n	8003be4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003be0:	2300      	movs	r3, #0
 8003be2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	3b01      	subs	r3, #1
 8003be8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	68ba      	ldr	r2, [r7, #8]
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	68ba      	ldr	r2, [r7, #8]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	425a      	negs	r2, r3
 8003bfa:	4153      	adcs	r3, r2
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	001a      	movs	r2, r3
 8003c00:	1dfb      	adds	r3, r7, #7
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d197      	bne.n	8003b38 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	0018      	movs	r0, r3
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	b008      	add	sp, #32
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	46c0      	nop			@ (mov r8, r8)
 8003c14:	20000000 	.word	0x20000000
 8003c18:	ffffdfff 	.word	0xffffdfff

08003c1c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b08a      	sub	sp, #40	@ 0x28
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	60b9      	str	r1, [r7, #8]
 8003c26:	607a      	str	r2, [r7, #4]
 8003c28:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003c2a:	2317      	movs	r3, #23
 8003c2c:	18fb      	adds	r3, r7, r3
 8003c2e:	2200      	movs	r2, #0
 8003c30:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003c32:	f7fd fa9b 	bl	800116c <HAL_GetTick>
 8003c36:	0002      	movs	r2, r0
 8003c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c3a:	1a9b      	subs	r3, r3, r2
 8003c3c:	683a      	ldr	r2, [r7, #0]
 8003c3e:	18d3      	adds	r3, r2, r3
 8003c40:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003c42:	f7fd fa93 	bl	800116c <HAL_GetTick>
 8003c46:	0003      	movs	r3, r0
 8003c48:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	330c      	adds	r3, #12
 8003c50:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003c52:	4b41      	ldr	r3, [pc, #260]	@ (8003d58 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	0013      	movs	r3, r2
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	189b      	adds	r3, r3, r2
 8003c5c:	00da      	lsls	r2, r3, #3
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	0d1b      	lsrs	r3, r3, #20
 8003c62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c64:	4353      	muls	r3, r2
 8003c66:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003c68:	e068      	b.n	8003d3c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003c6a:	68ba      	ldr	r2, [r7, #8]
 8003c6c:	23c0      	movs	r3, #192	@ 0xc0
 8003c6e:	00db      	lsls	r3, r3, #3
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d10a      	bne.n	8003c8a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d107      	bne.n	8003c8a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	b2da      	uxtb	r2, r3
 8003c80:	2117      	movs	r1, #23
 8003c82:	187b      	adds	r3, r7, r1
 8003c84:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003c86:	187b      	adds	r3, r7, r1
 8003c88:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	d055      	beq.n	8003d3c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c90:	f7fd fa6c 	bl	800116c <HAL_GetTick>
 8003c94:	0002      	movs	r2, r0
 8003c96:	6a3b      	ldr	r3, [r7, #32]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d902      	bls.n	8003ca6 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8003ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d142      	bne.n	8003d2c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	685a      	ldr	r2, [r3, #4]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	21e0      	movs	r1, #224	@ 0xe0
 8003cb2:	438a      	bics	r2, r1
 8003cb4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	685a      	ldr	r2, [r3, #4]
 8003cba:	2382      	movs	r3, #130	@ 0x82
 8003cbc:	005b      	lsls	r3, r3, #1
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d113      	bne.n	8003cea <SPI_WaitFifoStateUntilTimeout+0xce>
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	689a      	ldr	r2, [r3, #8]
 8003cc6:	2380      	movs	r3, #128	@ 0x80
 8003cc8:	021b      	lsls	r3, r3, #8
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	d005      	beq.n	8003cda <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	689a      	ldr	r2, [r3, #8]
 8003cd2:	2380      	movs	r3, #128	@ 0x80
 8003cd4:	00db      	lsls	r3, r3, #3
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d107      	bne.n	8003cea <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2140      	movs	r1, #64	@ 0x40
 8003ce6:	438a      	bics	r2, r1
 8003ce8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003cee:	2380      	movs	r3, #128	@ 0x80
 8003cf0:	019b      	lsls	r3, r3, #6
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d110      	bne.n	8003d18 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4916      	ldr	r1, [pc, #88]	@ (8003d5c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8003d02:	400a      	ands	r2, r1
 8003d04:	601a      	str	r2, [r3, #0]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	2180      	movs	r1, #128	@ 0x80
 8003d12:	0189      	lsls	r1, r1, #6
 8003d14:	430a      	orrs	r2, r1
 8003d16:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	225d      	movs	r2, #93	@ 0x5d
 8003d1c:	2101      	movs	r1, #1
 8003d1e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	225c      	movs	r2, #92	@ 0x5c
 8003d24:	2100      	movs	r1, #0
 8003d26:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003d28:	2303      	movs	r3, #3
 8003d2a:	e010      	b.n	8003d4e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d101      	bne.n	8003d36 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8003d32:	2300      	movs	r3, #0
 8003d34:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	3b01      	subs	r3, #1
 8003d3a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	68ba      	ldr	r2, [r7, #8]
 8003d44:	4013      	ands	r3, r2
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d18e      	bne.n	8003c6a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	0018      	movs	r0, r3
 8003d50:	46bd      	mov	sp, r7
 8003d52:	b00a      	add	sp, #40	@ 0x28
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	46c0      	nop			@ (mov r8, r8)
 8003d58:	20000000 	.word	0x20000000
 8003d5c:	ffffdfff 	.word	0xffffdfff

08003d60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b086      	sub	sp, #24
 8003d64:	af02      	add	r7, sp, #8
 8003d66:	60f8      	str	r0, [r7, #12]
 8003d68:	60b9      	str	r1, [r7, #8]
 8003d6a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003d6c:	68ba      	ldr	r2, [r7, #8]
 8003d6e:	23c0      	movs	r3, #192	@ 0xc0
 8003d70:	0159      	lsls	r1, r3, #5
 8003d72:	68f8      	ldr	r0, [r7, #12]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	9300      	str	r3, [sp, #0]
 8003d78:	0013      	movs	r3, r2
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f7ff ff4e 	bl	8003c1c <SPI_WaitFifoStateUntilTimeout>
 8003d80:	1e03      	subs	r3, r0, #0
 8003d82:	d007      	beq.n	8003d94 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d88:	2220      	movs	r2, #32
 8003d8a:	431a      	orrs	r2, r3
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003d90:	2303      	movs	r3, #3
 8003d92:	e027      	b.n	8003de4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d94:	68ba      	ldr	r2, [r7, #8]
 8003d96:	68f8      	ldr	r0, [r7, #12]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	9300      	str	r3, [sp, #0]
 8003d9c:	0013      	movs	r3, r2
 8003d9e:	2200      	movs	r2, #0
 8003da0:	2180      	movs	r1, #128	@ 0x80
 8003da2:	f7ff fead 	bl	8003b00 <SPI_WaitFlagStateUntilTimeout>
 8003da6:	1e03      	subs	r3, r0, #0
 8003da8:	d007      	beq.n	8003dba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dae:	2220      	movs	r2, #32
 8003db0:	431a      	orrs	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e014      	b.n	8003de4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003dba:	68ba      	ldr	r2, [r7, #8]
 8003dbc:	23c0      	movs	r3, #192	@ 0xc0
 8003dbe:	00d9      	lsls	r1, r3, #3
 8003dc0:	68f8      	ldr	r0, [r7, #12]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	9300      	str	r3, [sp, #0]
 8003dc6:	0013      	movs	r3, r2
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f7ff ff27 	bl	8003c1c <SPI_WaitFifoStateUntilTimeout>
 8003dce:	1e03      	subs	r3, r0, #0
 8003dd0:	d007      	beq.n	8003de2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dd6:	2220      	movs	r2, #32
 8003dd8:	431a      	orrs	r2, r3
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003dde:	2303      	movs	r3, #3
 8003de0:	e000      	b.n	8003de4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003de2:	2300      	movs	r3, #0
}
 8003de4:	0018      	movs	r0, r3
 8003de6:	46bd      	mov	sp, r7
 8003de8:	b004      	add	sp, #16
 8003dea:	bd80      	pop	{r7, pc}

08003dec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d101      	bne.n	8003dfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e042      	b.n	8003e84 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	223d      	movs	r2, #61	@ 0x3d
 8003e02:	5c9b      	ldrb	r3, [r3, r2]
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d107      	bne.n	8003e1a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	223c      	movs	r2, #60	@ 0x3c
 8003e0e:	2100      	movs	r1, #0
 8003e10:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	0018      	movs	r0, r3
 8003e16:	f7fd f82b 	bl	8000e70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	223d      	movs	r2, #61	@ 0x3d
 8003e1e:	2102      	movs	r1, #2
 8003e20:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	3304      	adds	r3, #4
 8003e2a:	0019      	movs	r1, r3
 8003e2c:	0010      	movs	r0, r2
 8003e2e:	f000 f94b 	bl	80040c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2246      	movs	r2, #70	@ 0x46
 8003e36:	2101      	movs	r1, #1
 8003e38:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	223e      	movs	r2, #62	@ 0x3e
 8003e3e:	2101      	movs	r1, #1
 8003e40:	5499      	strb	r1, [r3, r2]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	223f      	movs	r2, #63	@ 0x3f
 8003e46:	2101      	movs	r1, #1
 8003e48:	5499      	strb	r1, [r3, r2]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2240      	movs	r2, #64	@ 0x40
 8003e4e:	2101      	movs	r1, #1
 8003e50:	5499      	strb	r1, [r3, r2]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2241      	movs	r2, #65	@ 0x41
 8003e56:	2101      	movs	r1, #1
 8003e58:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2242      	movs	r2, #66	@ 0x42
 8003e5e:	2101      	movs	r1, #1
 8003e60:	5499      	strb	r1, [r3, r2]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2243      	movs	r2, #67	@ 0x43
 8003e66:	2101      	movs	r1, #1
 8003e68:	5499      	strb	r1, [r3, r2]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2244      	movs	r2, #68	@ 0x44
 8003e6e:	2101      	movs	r1, #1
 8003e70:	5499      	strb	r1, [r3, r2]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2245      	movs	r2, #69	@ 0x45
 8003e76:	2101      	movs	r1, #1
 8003e78:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	223d      	movs	r2, #61	@ 0x3d
 8003e7e:	2101      	movs	r1, #1
 8003e80:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e82:	2300      	movs	r3, #0
}
 8003e84:	0018      	movs	r0, r3
 8003e86:	46bd      	mov	sp, r7
 8003e88:	b002      	add	sp, #8
 8003e8a:	bd80      	pop	{r7, pc}

08003e8c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	223d      	movs	r2, #61	@ 0x3d
 8003e98:	5c9b      	ldrb	r3, [r3, r2]
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d001      	beq.n	8003ea4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e033      	b.n	8003f0c <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	223d      	movs	r2, #61	@ 0x3d
 8003ea8:	2102      	movs	r1, #2
 8003eaa:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a18      	ldr	r2, [pc, #96]	@ (8003f14 <HAL_TIM_Base_Start+0x88>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d00f      	beq.n	8003ed6 <HAL_TIM_Base_Start+0x4a>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	2380      	movs	r3, #128	@ 0x80
 8003ebc:	05db      	lsls	r3, r3, #23
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d009      	beq.n	8003ed6 <HAL_TIM_Base_Start+0x4a>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a14      	ldr	r2, [pc, #80]	@ (8003f18 <HAL_TIM_Base_Start+0x8c>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d004      	beq.n	8003ed6 <HAL_TIM_Base_Start+0x4a>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a12      	ldr	r2, [pc, #72]	@ (8003f1c <HAL_TIM_Base_Start+0x90>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d111      	bne.n	8003efa <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	2207      	movs	r2, #7
 8003ede:	4013      	ands	r3, r2
 8003ee0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2b06      	cmp	r3, #6
 8003ee6:	d010      	beq.n	8003f0a <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2101      	movs	r1, #1
 8003ef4:	430a      	orrs	r2, r1
 8003ef6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ef8:	e007      	b.n	8003f0a <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2101      	movs	r1, #1
 8003f06:	430a      	orrs	r2, r1
 8003f08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	0018      	movs	r0, r3
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	b004      	add	sp, #16
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	40012c00 	.word	0x40012c00
 8003f18:	40000400 	.word	0x40000400
 8003f1c:	40014000 	.word	0x40014000

08003f20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f2a:	230f      	movs	r3, #15
 8003f2c:	18fb      	adds	r3, r7, r3
 8003f2e:	2200      	movs	r2, #0
 8003f30:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	223c      	movs	r2, #60	@ 0x3c
 8003f36:	5c9b      	ldrb	r3, [r3, r2]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d101      	bne.n	8003f40 <HAL_TIM_ConfigClockSource+0x20>
 8003f3c:	2302      	movs	r3, #2
 8003f3e:	e0bc      	b.n	80040ba <HAL_TIM_ConfigClockSource+0x19a>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	223c      	movs	r2, #60	@ 0x3c
 8003f44:	2101      	movs	r1, #1
 8003f46:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	223d      	movs	r2, #61	@ 0x3d
 8003f4c:	2102      	movs	r1, #2
 8003f4e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	2277      	movs	r2, #119	@ 0x77
 8003f5c:	4393      	bics	r3, r2
 8003f5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	4a58      	ldr	r2, [pc, #352]	@ (80040c4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003f64:	4013      	ands	r3, r2
 8003f66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	68ba      	ldr	r2, [r7, #8]
 8003f6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2280      	movs	r2, #128	@ 0x80
 8003f76:	0192      	lsls	r2, r2, #6
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d040      	beq.n	8003ffe <HAL_TIM_ConfigClockSource+0xde>
 8003f7c:	2280      	movs	r2, #128	@ 0x80
 8003f7e:	0192      	lsls	r2, r2, #6
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d900      	bls.n	8003f86 <HAL_TIM_ConfigClockSource+0x66>
 8003f84:	e088      	b.n	8004098 <HAL_TIM_ConfigClockSource+0x178>
 8003f86:	2280      	movs	r2, #128	@ 0x80
 8003f88:	0152      	lsls	r2, r2, #5
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d100      	bne.n	8003f90 <HAL_TIM_ConfigClockSource+0x70>
 8003f8e:	e088      	b.n	80040a2 <HAL_TIM_ConfigClockSource+0x182>
 8003f90:	2280      	movs	r2, #128	@ 0x80
 8003f92:	0152      	lsls	r2, r2, #5
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d900      	bls.n	8003f9a <HAL_TIM_ConfigClockSource+0x7a>
 8003f98:	e07e      	b.n	8004098 <HAL_TIM_ConfigClockSource+0x178>
 8003f9a:	2b70      	cmp	r3, #112	@ 0x70
 8003f9c:	d018      	beq.n	8003fd0 <HAL_TIM_ConfigClockSource+0xb0>
 8003f9e:	d900      	bls.n	8003fa2 <HAL_TIM_ConfigClockSource+0x82>
 8003fa0:	e07a      	b.n	8004098 <HAL_TIM_ConfigClockSource+0x178>
 8003fa2:	2b60      	cmp	r3, #96	@ 0x60
 8003fa4:	d04f      	beq.n	8004046 <HAL_TIM_ConfigClockSource+0x126>
 8003fa6:	d900      	bls.n	8003faa <HAL_TIM_ConfigClockSource+0x8a>
 8003fa8:	e076      	b.n	8004098 <HAL_TIM_ConfigClockSource+0x178>
 8003faa:	2b50      	cmp	r3, #80	@ 0x50
 8003fac:	d03b      	beq.n	8004026 <HAL_TIM_ConfigClockSource+0x106>
 8003fae:	d900      	bls.n	8003fb2 <HAL_TIM_ConfigClockSource+0x92>
 8003fb0:	e072      	b.n	8004098 <HAL_TIM_ConfigClockSource+0x178>
 8003fb2:	2b40      	cmp	r3, #64	@ 0x40
 8003fb4:	d057      	beq.n	8004066 <HAL_TIM_ConfigClockSource+0x146>
 8003fb6:	d900      	bls.n	8003fba <HAL_TIM_ConfigClockSource+0x9a>
 8003fb8:	e06e      	b.n	8004098 <HAL_TIM_ConfigClockSource+0x178>
 8003fba:	2b30      	cmp	r3, #48	@ 0x30
 8003fbc:	d063      	beq.n	8004086 <HAL_TIM_ConfigClockSource+0x166>
 8003fbe:	d86b      	bhi.n	8004098 <HAL_TIM_ConfigClockSource+0x178>
 8003fc0:	2b20      	cmp	r3, #32
 8003fc2:	d060      	beq.n	8004086 <HAL_TIM_ConfigClockSource+0x166>
 8003fc4:	d868      	bhi.n	8004098 <HAL_TIM_ConfigClockSource+0x178>
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d05d      	beq.n	8004086 <HAL_TIM_ConfigClockSource+0x166>
 8003fca:	2b10      	cmp	r3, #16
 8003fcc:	d05b      	beq.n	8004086 <HAL_TIM_ConfigClockSource+0x166>
 8003fce:	e063      	b.n	8004098 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003fe0:	f000 f97a 	bl	80042d8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	2277      	movs	r2, #119	@ 0x77
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	68ba      	ldr	r2, [r7, #8]
 8003ffa:	609a      	str	r2, [r3, #8]
      break;
 8003ffc:	e052      	b.n	80040a4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800400e:	f000 f963 	bl	80042d8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	689a      	ldr	r2, [r3, #8]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2180      	movs	r1, #128	@ 0x80
 800401e:	01c9      	lsls	r1, r1, #7
 8004020:	430a      	orrs	r2, r1
 8004022:	609a      	str	r2, [r3, #8]
      break;
 8004024:	e03e      	b.n	80040a4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004032:	001a      	movs	r2, r3
 8004034:	f000 f8d6 	bl	80041e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2150      	movs	r1, #80	@ 0x50
 800403e:	0018      	movs	r0, r3
 8004040:	f000 f930 	bl	80042a4 <TIM_ITRx_SetConfig>
      break;
 8004044:	e02e      	b.n	80040a4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004052:	001a      	movs	r2, r3
 8004054:	f000 f8f4 	bl	8004240 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	2160      	movs	r1, #96	@ 0x60
 800405e:	0018      	movs	r0, r3
 8004060:	f000 f920 	bl	80042a4 <TIM_ITRx_SetConfig>
      break;
 8004064:	e01e      	b.n	80040a4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004072:	001a      	movs	r2, r3
 8004074:	f000 f8b6 	bl	80041e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2140      	movs	r1, #64	@ 0x40
 800407e:	0018      	movs	r0, r3
 8004080:	f000 f910 	bl	80042a4 <TIM_ITRx_SetConfig>
      break;
 8004084:	e00e      	b.n	80040a4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	0019      	movs	r1, r3
 8004090:	0010      	movs	r0, r2
 8004092:	f000 f907 	bl	80042a4 <TIM_ITRx_SetConfig>
      break;
 8004096:	e005      	b.n	80040a4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004098:	230f      	movs	r3, #15
 800409a:	18fb      	adds	r3, r7, r3
 800409c:	2201      	movs	r2, #1
 800409e:	701a      	strb	r2, [r3, #0]
      break;
 80040a0:	e000      	b.n	80040a4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80040a2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	223d      	movs	r2, #61	@ 0x3d
 80040a8:	2101      	movs	r1, #1
 80040aa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	223c      	movs	r2, #60	@ 0x3c
 80040b0:	2100      	movs	r1, #0
 80040b2:	5499      	strb	r1, [r3, r2]

  return status;
 80040b4:	230f      	movs	r3, #15
 80040b6:	18fb      	adds	r3, r7, r3
 80040b8:	781b      	ldrb	r3, [r3, #0]
}
 80040ba:	0018      	movs	r0, r3
 80040bc:	46bd      	mov	sp, r7
 80040be:	b004      	add	sp, #16
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	46c0      	nop			@ (mov r8, r8)
 80040c4:	ffff00ff 	.word	0xffff00ff

080040c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b084      	sub	sp, #16
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	4a3b      	ldr	r2, [pc, #236]	@ (80041c8 <TIM_Base_SetConfig+0x100>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d008      	beq.n	80040f2 <TIM_Base_SetConfig+0x2a>
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	2380      	movs	r3, #128	@ 0x80
 80040e4:	05db      	lsls	r3, r3, #23
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d003      	beq.n	80040f2 <TIM_Base_SetConfig+0x2a>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a37      	ldr	r2, [pc, #220]	@ (80041cc <TIM_Base_SetConfig+0x104>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d108      	bne.n	8004104 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2270      	movs	r2, #112	@ 0x70
 80040f6:	4393      	bics	r3, r2
 80040f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	68fa      	ldr	r2, [r7, #12]
 8004100:	4313      	orrs	r3, r2
 8004102:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a30      	ldr	r2, [pc, #192]	@ (80041c8 <TIM_Base_SetConfig+0x100>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d018      	beq.n	800413e <TIM_Base_SetConfig+0x76>
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	2380      	movs	r3, #128	@ 0x80
 8004110:	05db      	lsls	r3, r3, #23
 8004112:	429a      	cmp	r2, r3
 8004114:	d013      	beq.n	800413e <TIM_Base_SetConfig+0x76>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a2c      	ldr	r2, [pc, #176]	@ (80041cc <TIM_Base_SetConfig+0x104>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d00f      	beq.n	800413e <TIM_Base_SetConfig+0x76>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a2b      	ldr	r2, [pc, #172]	@ (80041d0 <TIM_Base_SetConfig+0x108>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d00b      	beq.n	800413e <TIM_Base_SetConfig+0x76>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a2a      	ldr	r2, [pc, #168]	@ (80041d4 <TIM_Base_SetConfig+0x10c>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d007      	beq.n	800413e <TIM_Base_SetConfig+0x76>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a29      	ldr	r2, [pc, #164]	@ (80041d8 <TIM_Base_SetConfig+0x110>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d003      	beq.n	800413e <TIM_Base_SetConfig+0x76>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4a28      	ldr	r2, [pc, #160]	@ (80041dc <TIM_Base_SetConfig+0x114>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d108      	bne.n	8004150 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	4a27      	ldr	r2, [pc, #156]	@ (80041e0 <TIM_Base_SetConfig+0x118>)
 8004142:	4013      	ands	r3, r2
 8004144:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	68fa      	ldr	r2, [r7, #12]
 800414c:	4313      	orrs	r3, r2
 800414e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2280      	movs	r2, #128	@ 0x80
 8004154:	4393      	bics	r3, r2
 8004156:	001a      	movs	r2, r3
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	695b      	ldr	r3, [r3, #20]
 800415c:	4313      	orrs	r3, r2
 800415e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	68fa      	ldr	r2, [r7, #12]
 8004164:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	689a      	ldr	r2, [r3, #8]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4a13      	ldr	r2, [pc, #76]	@ (80041c8 <TIM_Base_SetConfig+0x100>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d00b      	beq.n	8004196 <TIM_Base_SetConfig+0xce>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a14      	ldr	r2, [pc, #80]	@ (80041d4 <TIM_Base_SetConfig+0x10c>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d007      	beq.n	8004196 <TIM_Base_SetConfig+0xce>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a13      	ldr	r2, [pc, #76]	@ (80041d8 <TIM_Base_SetConfig+0x110>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d003      	beq.n	8004196 <TIM_Base_SetConfig+0xce>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a12      	ldr	r2, [pc, #72]	@ (80041dc <TIM_Base_SetConfig+0x114>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d103      	bne.n	800419e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	691a      	ldr	r2, [r3, #16]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2201      	movs	r2, #1
 80041a2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	691b      	ldr	r3, [r3, #16]
 80041a8:	2201      	movs	r2, #1
 80041aa:	4013      	ands	r3, r2
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d106      	bne.n	80041be <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	691b      	ldr	r3, [r3, #16]
 80041b4:	2201      	movs	r2, #1
 80041b6:	4393      	bics	r3, r2
 80041b8:	001a      	movs	r2, r3
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	611a      	str	r2, [r3, #16]
  }
}
 80041be:	46c0      	nop			@ (mov r8, r8)
 80041c0:	46bd      	mov	sp, r7
 80041c2:	b004      	add	sp, #16
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	46c0      	nop			@ (mov r8, r8)
 80041c8:	40012c00 	.word	0x40012c00
 80041cc:	40000400 	.word	0x40000400
 80041d0:	40002000 	.word	0x40002000
 80041d4:	40014000 	.word	0x40014000
 80041d8:	40014400 	.word	0x40014400
 80041dc:	40014800 	.word	0x40014800
 80041e0:	fffffcff 	.word	0xfffffcff

080041e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b086      	sub	sp, #24
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	60b9      	str	r1, [r7, #8]
 80041ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6a1b      	ldr	r3, [r3, #32]
 80041f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6a1b      	ldr	r3, [r3, #32]
 80041fa:	2201      	movs	r2, #1
 80041fc:	4393      	bics	r3, r2
 80041fe:	001a      	movs	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	699b      	ldr	r3, [r3, #24]
 8004208:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	22f0      	movs	r2, #240	@ 0xf0
 800420e:	4393      	bics	r3, r2
 8004210:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	011b      	lsls	r3, r3, #4
 8004216:	693a      	ldr	r2, [r7, #16]
 8004218:	4313      	orrs	r3, r2
 800421a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	220a      	movs	r2, #10
 8004220:	4393      	bics	r3, r2
 8004222:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004224:	697a      	ldr	r2, [r7, #20]
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	4313      	orrs	r3, r2
 800422a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	693a      	ldr	r2, [r7, #16]
 8004230:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	697a      	ldr	r2, [r7, #20]
 8004236:	621a      	str	r2, [r3, #32]
}
 8004238:	46c0      	nop			@ (mov r8, r8)
 800423a:	46bd      	mov	sp, r7
 800423c:	b006      	add	sp, #24
 800423e:	bd80      	pop	{r7, pc}

08004240 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b086      	sub	sp, #24
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6a1b      	ldr	r3, [r3, #32]
 8004250:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6a1b      	ldr	r3, [r3, #32]
 8004256:	2210      	movs	r2, #16
 8004258:	4393      	bics	r3, r2
 800425a:	001a      	movs	r2, r3
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	699b      	ldr	r3, [r3, #24]
 8004264:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	4a0d      	ldr	r2, [pc, #52]	@ (80042a0 <TIM_TI2_ConfigInputStage+0x60>)
 800426a:	4013      	ands	r3, r2
 800426c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	031b      	lsls	r3, r3, #12
 8004272:	693a      	ldr	r2, [r7, #16]
 8004274:	4313      	orrs	r3, r2
 8004276:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	22a0      	movs	r2, #160	@ 0xa0
 800427c:	4393      	bics	r3, r2
 800427e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	011b      	lsls	r3, r3, #4
 8004284:	697a      	ldr	r2, [r7, #20]
 8004286:	4313      	orrs	r3, r2
 8004288:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	621a      	str	r2, [r3, #32]
}
 8004296:	46c0      	nop			@ (mov r8, r8)
 8004298:	46bd      	mov	sp, r7
 800429a:	b006      	add	sp, #24
 800429c:	bd80      	pop	{r7, pc}
 800429e:	46c0      	nop			@ (mov r8, r8)
 80042a0:	ffff0fff 	.word	0xffff0fff

080042a4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2270      	movs	r2, #112	@ 0x70
 80042b8:	4393      	bics	r3, r2
 80042ba:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80042bc:	683a      	ldr	r2, [r7, #0]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	2207      	movs	r2, #7
 80042c4:	4313      	orrs	r3, r2
 80042c6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	68fa      	ldr	r2, [r7, #12]
 80042cc:	609a      	str	r2, [r3, #8]
}
 80042ce:	46c0      	nop			@ (mov r8, r8)
 80042d0:	46bd      	mov	sp, r7
 80042d2:	b004      	add	sp, #16
 80042d4:	bd80      	pop	{r7, pc}
	...

080042d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b086      	sub	sp, #24
 80042dc:	af00      	add	r7, sp, #0
 80042de:	60f8      	str	r0, [r7, #12]
 80042e0:	60b9      	str	r1, [r7, #8]
 80042e2:	607a      	str	r2, [r7, #4]
 80042e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	4a09      	ldr	r2, [pc, #36]	@ (8004314 <TIM_ETR_SetConfig+0x3c>)
 80042f0:	4013      	ands	r3, r2
 80042f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	021a      	lsls	r2, r3, #8
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	431a      	orrs	r2, r3
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	4313      	orrs	r3, r2
 8004300:	697a      	ldr	r2, [r7, #20]
 8004302:	4313      	orrs	r3, r2
 8004304:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	697a      	ldr	r2, [r7, #20]
 800430a:	609a      	str	r2, [r3, #8]
}
 800430c:	46c0      	nop			@ (mov r8, r8)
 800430e:	46bd      	mov	sp, r7
 8004310:	b006      	add	sp, #24
 8004312:	bd80      	pop	{r7, pc}
 8004314:	ffff00ff 	.word	0xffff00ff

08004318 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	223c      	movs	r2, #60	@ 0x3c
 8004326:	5c9b      	ldrb	r3, [r3, r2]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d101      	bne.n	8004330 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800432c:	2302      	movs	r3, #2
 800432e:	e047      	b.n	80043c0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	223c      	movs	r2, #60	@ 0x3c
 8004334:	2101      	movs	r1, #1
 8004336:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	223d      	movs	r2, #61	@ 0x3d
 800433c:	2102      	movs	r1, #2
 800433e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2270      	movs	r2, #112	@ 0x70
 8004354:	4393      	bics	r3, r2
 8004356:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	68fa      	ldr	r2, [r7, #12]
 800435e:	4313      	orrs	r3, r2
 8004360:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	68fa      	ldr	r2, [r7, #12]
 8004368:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a16      	ldr	r2, [pc, #88]	@ (80043c8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d00f      	beq.n	8004394 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	2380      	movs	r3, #128	@ 0x80
 800437a:	05db      	lsls	r3, r3, #23
 800437c:	429a      	cmp	r2, r3
 800437e:	d009      	beq.n	8004394 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a11      	ldr	r2, [pc, #68]	@ (80043cc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d004      	beq.n	8004394 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a10      	ldr	r2, [pc, #64]	@ (80043d0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d10c      	bne.n	80043ae <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	2280      	movs	r2, #128	@ 0x80
 8004398:	4393      	bics	r3, r2
 800439a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	68ba      	ldr	r2, [r7, #8]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68ba      	ldr	r2, [r7, #8]
 80043ac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	223d      	movs	r2, #61	@ 0x3d
 80043b2:	2101      	movs	r1, #1
 80043b4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	223c      	movs	r2, #60	@ 0x3c
 80043ba:	2100      	movs	r1, #0
 80043bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	0018      	movs	r0, r3
 80043c2:	46bd      	mov	sp, r7
 80043c4:	b004      	add	sp, #16
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	40012c00 	.word	0x40012c00
 80043cc:	40000400 	.word	0x40000400
 80043d0:	40014000 	.word	0x40014000

080043d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b082      	sub	sp, #8
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e044      	b.n	8004470 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d107      	bne.n	80043fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2278      	movs	r2, #120	@ 0x78
 80043f2:	2100      	movs	r1, #0
 80043f4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	0018      	movs	r0, r3
 80043fa:	f7fc fd55 	bl	8000ea8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2224      	movs	r2, #36	@ 0x24
 8004402:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2101      	movs	r1, #1
 8004410:	438a      	bics	r2, r1
 8004412:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004418:	2b00      	cmp	r3, #0
 800441a:	d003      	beq.n	8004424 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	0018      	movs	r0, r3
 8004420:	f000 f9b4 	bl	800478c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	0018      	movs	r0, r3
 8004428:	f000 f828 	bl	800447c <UART_SetConfig>
 800442c:	0003      	movs	r3, r0
 800442e:	2b01      	cmp	r3, #1
 8004430:	d101      	bne.n	8004436 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e01c      	b.n	8004470 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	685a      	ldr	r2, [r3, #4]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	490d      	ldr	r1, [pc, #52]	@ (8004478 <HAL_UART_Init+0xa4>)
 8004442:	400a      	ands	r2, r1
 8004444:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	689a      	ldr	r2, [r3, #8]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	212a      	movs	r1, #42	@ 0x2a
 8004452:	438a      	bics	r2, r1
 8004454:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2101      	movs	r1, #1
 8004462:	430a      	orrs	r2, r1
 8004464:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	0018      	movs	r0, r3
 800446a:	f000 fa43 	bl	80048f4 <UART_CheckIdleState>
 800446e:	0003      	movs	r3, r0
}
 8004470:	0018      	movs	r0, r3
 8004472:	46bd      	mov	sp, r7
 8004474:	b002      	add	sp, #8
 8004476:	bd80      	pop	{r7, pc}
 8004478:	ffffb7ff 	.word	0xffffb7ff

0800447c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b088      	sub	sp, #32
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004484:	231e      	movs	r3, #30
 8004486:	18fb      	adds	r3, r7, r3
 8004488:	2200      	movs	r2, #0
 800448a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	689a      	ldr	r2, [r3, #8]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	691b      	ldr	r3, [r3, #16]
 8004494:	431a      	orrs	r2, r3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	431a      	orrs	r2, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	69db      	ldr	r3, [r3, #28]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4aaf      	ldr	r2, [pc, #700]	@ (8004768 <UART_SetConfig+0x2ec>)
 80044ac:	4013      	ands	r3, r2
 80044ae:	0019      	movs	r1, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	697a      	ldr	r2, [r7, #20]
 80044b6:	430a      	orrs	r2, r1
 80044b8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	4aaa      	ldr	r2, [pc, #680]	@ (800476c <UART_SetConfig+0x2f0>)
 80044c2:	4013      	ands	r3, r2
 80044c4:	0019      	movs	r1, r3
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	68da      	ldr	r2, [r3, #12]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	430a      	orrs	r2, r1
 80044d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	699b      	ldr	r3, [r3, #24]
 80044d6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6a1b      	ldr	r3, [r3, #32]
 80044dc:	697a      	ldr	r2, [r7, #20]
 80044de:	4313      	orrs	r3, r2
 80044e0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	4aa1      	ldr	r2, [pc, #644]	@ (8004770 <UART_SetConfig+0x2f4>)
 80044ea:	4013      	ands	r3, r2
 80044ec:	0019      	movs	r1, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	697a      	ldr	r2, [r7, #20]
 80044f4:	430a      	orrs	r2, r1
 80044f6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a9d      	ldr	r2, [pc, #628]	@ (8004774 <UART_SetConfig+0x2f8>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d127      	bne.n	8004552 <UART_SetConfig+0xd6>
 8004502:	4b9d      	ldr	r3, [pc, #628]	@ (8004778 <UART_SetConfig+0x2fc>)
 8004504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004506:	2203      	movs	r2, #3
 8004508:	4013      	ands	r3, r2
 800450a:	2b03      	cmp	r3, #3
 800450c:	d00d      	beq.n	800452a <UART_SetConfig+0xae>
 800450e:	d81b      	bhi.n	8004548 <UART_SetConfig+0xcc>
 8004510:	2b02      	cmp	r3, #2
 8004512:	d014      	beq.n	800453e <UART_SetConfig+0xc2>
 8004514:	d818      	bhi.n	8004548 <UART_SetConfig+0xcc>
 8004516:	2b00      	cmp	r3, #0
 8004518:	d002      	beq.n	8004520 <UART_SetConfig+0xa4>
 800451a:	2b01      	cmp	r3, #1
 800451c:	d00a      	beq.n	8004534 <UART_SetConfig+0xb8>
 800451e:	e013      	b.n	8004548 <UART_SetConfig+0xcc>
 8004520:	231f      	movs	r3, #31
 8004522:	18fb      	adds	r3, r7, r3
 8004524:	2200      	movs	r2, #0
 8004526:	701a      	strb	r2, [r3, #0]
 8004528:	e065      	b.n	80045f6 <UART_SetConfig+0x17a>
 800452a:	231f      	movs	r3, #31
 800452c:	18fb      	adds	r3, r7, r3
 800452e:	2202      	movs	r2, #2
 8004530:	701a      	strb	r2, [r3, #0]
 8004532:	e060      	b.n	80045f6 <UART_SetConfig+0x17a>
 8004534:	231f      	movs	r3, #31
 8004536:	18fb      	adds	r3, r7, r3
 8004538:	2204      	movs	r2, #4
 800453a:	701a      	strb	r2, [r3, #0]
 800453c:	e05b      	b.n	80045f6 <UART_SetConfig+0x17a>
 800453e:	231f      	movs	r3, #31
 8004540:	18fb      	adds	r3, r7, r3
 8004542:	2208      	movs	r2, #8
 8004544:	701a      	strb	r2, [r3, #0]
 8004546:	e056      	b.n	80045f6 <UART_SetConfig+0x17a>
 8004548:	231f      	movs	r3, #31
 800454a:	18fb      	adds	r3, r7, r3
 800454c:	2210      	movs	r2, #16
 800454e:	701a      	strb	r2, [r3, #0]
 8004550:	e051      	b.n	80045f6 <UART_SetConfig+0x17a>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a89      	ldr	r2, [pc, #548]	@ (800477c <UART_SetConfig+0x300>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d134      	bne.n	80045c6 <UART_SetConfig+0x14a>
 800455c:	4b86      	ldr	r3, [pc, #536]	@ (8004778 <UART_SetConfig+0x2fc>)
 800455e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004560:	23c0      	movs	r3, #192	@ 0xc0
 8004562:	029b      	lsls	r3, r3, #10
 8004564:	4013      	ands	r3, r2
 8004566:	22c0      	movs	r2, #192	@ 0xc0
 8004568:	0292      	lsls	r2, r2, #10
 800456a:	4293      	cmp	r3, r2
 800456c:	d017      	beq.n	800459e <UART_SetConfig+0x122>
 800456e:	22c0      	movs	r2, #192	@ 0xc0
 8004570:	0292      	lsls	r2, r2, #10
 8004572:	4293      	cmp	r3, r2
 8004574:	d822      	bhi.n	80045bc <UART_SetConfig+0x140>
 8004576:	2280      	movs	r2, #128	@ 0x80
 8004578:	0292      	lsls	r2, r2, #10
 800457a:	4293      	cmp	r3, r2
 800457c:	d019      	beq.n	80045b2 <UART_SetConfig+0x136>
 800457e:	2280      	movs	r2, #128	@ 0x80
 8004580:	0292      	lsls	r2, r2, #10
 8004582:	4293      	cmp	r3, r2
 8004584:	d81a      	bhi.n	80045bc <UART_SetConfig+0x140>
 8004586:	2b00      	cmp	r3, #0
 8004588:	d004      	beq.n	8004594 <UART_SetConfig+0x118>
 800458a:	2280      	movs	r2, #128	@ 0x80
 800458c:	0252      	lsls	r2, r2, #9
 800458e:	4293      	cmp	r3, r2
 8004590:	d00a      	beq.n	80045a8 <UART_SetConfig+0x12c>
 8004592:	e013      	b.n	80045bc <UART_SetConfig+0x140>
 8004594:	231f      	movs	r3, #31
 8004596:	18fb      	adds	r3, r7, r3
 8004598:	2200      	movs	r2, #0
 800459a:	701a      	strb	r2, [r3, #0]
 800459c:	e02b      	b.n	80045f6 <UART_SetConfig+0x17a>
 800459e:	231f      	movs	r3, #31
 80045a0:	18fb      	adds	r3, r7, r3
 80045a2:	2202      	movs	r2, #2
 80045a4:	701a      	strb	r2, [r3, #0]
 80045a6:	e026      	b.n	80045f6 <UART_SetConfig+0x17a>
 80045a8:	231f      	movs	r3, #31
 80045aa:	18fb      	adds	r3, r7, r3
 80045ac:	2204      	movs	r2, #4
 80045ae:	701a      	strb	r2, [r3, #0]
 80045b0:	e021      	b.n	80045f6 <UART_SetConfig+0x17a>
 80045b2:	231f      	movs	r3, #31
 80045b4:	18fb      	adds	r3, r7, r3
 80045b6:	2208      	movs	r2, #8
 80045b8:	701a      	strb	r2, [r3, #0]
 80045ba:	e01c      	b.n	80045f6 <UART_SetConfig+0x17a>
 80045bc:	231f      	movs	r3, #31
 80045be:	18fb      	adds	r3, r7, r3
 80045c0:	2210      	movs	r2, #16
 80045c2:	701a      	strb	r2, [r3, #0]
 80045c4:	e017      	b.n	80045f6 <UART_SetConfig+0x17a>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a6d      	ldr	r2, [pc, #436]	@ (8004780 <UART_SetConfig+0x304>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d104      	bne.n	80045da <UART_SetConfig+0x15e>
 80045d0:	231f      	movs	r3, #31
 80045d2:	18fb      	adds	r3, r7, r3
 80045d4:	2200      	movs	r2, #0
 80045d6:	701a      	strb	r2, [r3, #0]
 80045d8:	e00d      	b.n	80045f6 <UART_SetConfig+0x17a>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a69      	ldr	r2, [pc, #420]	@ (8004784 <UART_SetConfig+0x308>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d104      	bne.n	80045ee <UART_SetConfig+0x172>
 80045e4:	231f      	movs	r3, #31
 80045e6:	18fb      	adds	r3, r7, r3
 80045e8:	2200      	movs	r2, #0
 80045ea:	701a      	strb	r2, [r3, #0]
 80045ec:	e003      	b.n	80045f6 <UART_SetConfig+0x17a>
 80045ee:	231f      	movs	r3, #31
 80045f0:	18fb      	adds	r3, r7, r3
 80045f2:	2210      	movs	r2, #16
 80045f4:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	69da      	ldr	r2, [r3, #28]
 80045fa:	2380      	movs	r3, #128	@ 0x80
 80045fc:	021b      	lsls	r3, r3, #8
 80045fe:	429a      	cmp	r2, r3
 8004600:	d15c      	bne.n	80046bc <UART_SetConfig+0x240>
  {
    switch (clocksource)
 8004602:	231f      	movs	r3, #31
 8004604:	18fb      	adds	r3, r7, r3
 8004606:	781b      	ldrb	r3, [r3, #0]
 8004608:	2b08      	cmp	r3, #8
 800460a:	d015      	beq.n	8004638 <UART_SetConfig+0x1bc>
 800460c:	dc18      	bgt.n	8004640 <UART_SetConfig+0x1c4>
 800460e:	2b04      	cmp	r3, #4
 8004610:	d00d      	beq.n	800462e <UART_SetConfig+0x1b2>
 8004612:	dc15      	bgt.n	8004640 <UART_SetConfig+0x1c4>
 8004614:	2b00      	cmp	r3, #0
 8004616:	d002      	beq.n	800461e <UART_SetConfig+0x1a2>
 8004618:	2b02      	cmp	r3, #2
 800461a:	d005      	beq.n	8004628 <UART_SetConfig+0x1ac>
 800461c:	e010      	b.n	8004640 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800461e:	f7fe fd61 	bl	80030e4 <HAL_RCC_GetPCLK1Freq>
 8004622:	0003      	movs	r3, r0
 8004624:	61bb      	str	r3, [r7, #24]
        break;
 8004626:	e012      	b.n	800464e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004628:	4b57      	ldr	r3, [pc, #348]	@ (8004788 <UART_SetConfig+0x30c>)
 800462a:	61bb      	str	r3, [r7, #24]
        break;
 800462c:	e00f      	b.n	800464e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800462e:	f7fe fcdd 	bl	8002fec <HAL_RCC_GetSysClockFreq>
 8004632:	0003      	movs	r3, r0
 8004634:	61bb      	str	r3, [r7, #24]
        break;
 8004636:	e00a      	b.n	800464e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004638:	2380      	movs	r3, #128	@ 0x80
 800463a:	021b      	lsls	r3, r3, #8
 800463c:	61bb      	str	r3, [r7, #24]
        break;
 800463e:	e006      	b.n	800464e <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8004640:	2300      	movs	r3, #0
 8004642:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004644:	231e      	movs	r3, #30
 8004646:	18fb      	adds	r3, r7, r3
 8004648:	2201      	movs	r2, #1
 800464a:	701a      	strb	r2, [r3, #0]
        break;
 800464c:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800464e:	69bb      	ldr	r3, [r7, #24]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d100      	bne.n	8004656 <UART_SetConfig+0x1da>
 8004654:	e07a      	b.n	800474c <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004656:	69bb      	ldr	r3, [r7, #24]
 8004658:	005a      	lsls	r2, r3, #1
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	085b      	lsrs	r3, r3, #1
 8004660:	18d2      	adds	r2, r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	0019      	movs	r1, r3
 8004668:	0010      	movs	r0, r2
 800466a:	f7fb fd57 	bl	800011c <__udivsi3>
 800466e:	0003      	movs	r3, r0
 8004670:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	2b0f      	cmp	r3, #15
 8004676:	d91c      	bls.n	80046b2 <UART_SetConfig+0x236>
 8004678:	693a      	ldr	r2, [r7, #16]
 800467a:	2380      	movs	r3, #128	@ 0x80
 800467c:	025b      	lsls	r3, r3, #9
 800467e:	429a      	cmp	r2, r3
 8004680:	d217      	bcs.n	80046b2 <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	b29a      	uxth	r2, r3
 8004686:	200e      	movs	r0, #14
 8004688:	183b      	adds	r3, r7, r0
 800468a:	210f      	movs	r1, #15
 800468c:	438a      	bics	r2, r1
 800468e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	085b      	lsrs	r3, r3, #1
 8004694:	b29b      	uxth	r3, r3
 8004696:	2207      	movs	r2, #7
 8004698:	4013      	ands	r3, r2
 800469a:	b299      	uxth	r1, r3
 800469c:	183b      	adds	r3, r7, r0
 800469e:	183a      	adds	r2, r7, r0
 80046a0:	8812      	ldrh	r2, [r2, #0]
 80046a2:	430a      	orrs	r2, r1
 80046a4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	183a      	adds	r2, r7, r0
 80046ac:	8812      	ldrh	r2, [r2, #0]
 80046ae:	60da      	str	r2, [r3, #12]
 80046b0:	e04c      	b.n	800474c <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 80046b2:	231e      	movs	r3, #30
 80046b4:	18fb      	adds	r3, r7, r3
 80046b6:	2201      	movs	r2, #1
 80046b8:	701a      	strb	r2, [r3, #0]
 80046ba:	e047      	b.n	800474c <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80046bc:	231f      	movs	r3, #31
 80046be:	18fb      	adds	r3, r7, r3
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	2b08      	cmp	r3, #8
 80046c4:	d015      	beq.n	80046f2 <UART_SetConfig+0x276>
 80046c6:	dc18      	bgt.n	80046fa <UART_SetConfig+0x27e>
 80046c8:	2b04      	cmp	r3, #4
 80046ca:	d00d      	beq.n	80046e8 <UART_SetConfig+0x26c>
 80046cc:	dc15      	bgt.n	80046fa <UART_SetConfig+0x27e>
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d002      	beq.n	80046d8 <UART_SetConfig+0x25c>
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d005      	beq.n	80046e2 <UART_SetConfig+0x266>
 80046d6:	e010      	b.n	80046fa <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046d8:	f7fe fd04 	bl	80030e4 <HAL_RCC_GetPCLK1Freq>
 80046dc:	0003      	movs	r3, r0
 80046de:	61bb      	str	r3, [r7, #24]
        break;
 80046e0:	e012      	b.n	8004708 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046e2:	4b29      	ldr	r3, [pc, #164]	@ (8004788 <UART_SetConfig+0x30c>)
 80046e4:	61bb      	str	r3, [r7, #24]
        break;
 80046e6:	e00f      	b.n	8004708 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046e8:	f7fe fc80 	bl	8002fec <HAL_RCC_GetSysClockFreq>
 80046ec:	0003      	movs	r3, r0
 80046ee:	61bb      	str	r3, [r7, #24]
        break;
 80046f0:	e00a      	b.n	8004708 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046f2:	2380      	movs	r3, #128	@ 0x80
 80046f4:	021b      	lsls	r3, r3, #8
 80046f6:	61bb      	str	r3, [r7, #24]
        break;
 80046f8:	e006      	b.n	8004708 <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 80046fa:	2300      	movs	r3, #0
 80046fc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80046fe:	231e      	movs	r3, #30
 8004700:	18fb      	adds	r3, r7, r3
 8004702:	2201      	movs	r2, #1
 8004704:	701a      	strb	r2, [r3, #0]
        break;
 8004706:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d01e      	beq.n	800474c <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	085a      	lsrs	r2, r3, #1
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	18d2      	adds	r2, r2, r3
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	0019      	movs	r1, r3
 800471e:	0010      	movs	r0, r2
 8004720:	f7fb fcfc 	bl	800011c <__udivsi3>
 8004724:	0003      	movs	r3, r0
 8004726:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	2b0f      	cmp	r3, #15
 800472c:	d90a      	bls.n	8004744 <UART_SetConfig+0x2c8>
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	2380      	movs	r3, #128	@ 0x80
 8004732:	025b      	lsls	r3, r3, #9
 8004734:	429a      	cmp	r2, r3
 8004736:	d205      	bcs.n	8004744 <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	b29a      	uxth	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	60da      	str	r2, [r3, #12]
 8004742:	e003      	b.n	800474c <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8004744:	231e      	movs	r3, #30
 8004746:	18fb      	adds	r3, r7, r3
 8004748:	2201      	movs	r2, #1
 800474a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2200      	movs	r2, #0
 8004756:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004758:	231e      	movs	r3, #30
 800475a:	18fb      	adds	r3, r7, r3
 800475c:	781b      	ldrb	r3, [r3, #0]
}
 800475e:	0018      	movs	r0, r3
 8004760:	46bd      	mov	sp, r7
 8004762:	b008      	add	sp, #32
 8004764:	bd80      	pop	{r7, pc}
 8004766:	46c0      	nop			@ (mov r8, r8)
 8004768:	efff69f3 	.word	0xefff69f3
 800476c:	ffffcfff 	.word	0xffffcfff
 8004770:	fffff4ff 	.word	0xfffff4ff
 8004774:	40013800 	.word	0x40013800
 8004778:	40021000 	.word	0x40021000
 800477c:	40004400 	.word	0x40004400
 8004780:	40004800 	.word	0x40004800
 8004784:	40004c00 	.word	0x40004c00
 8004788:	007a1200 	.word	0x007a1200

0800478c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b082      	sub	sp, #8
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004798:	2208      	movs	r2, #8
 800479a:	4013      	ands	r3, r2
 800479c:	d00b      	beq.n	80047b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	4a4a      	ldr	r2, [pc, #296]	@ (80048d0 <UART_AdvFeatureConfig+0x144>)
 80047a6:	4013      	ands	r3, r2
 80047a8:	0019      	movs	r1, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	430a      	orrs	r2, r1
 80047b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ba:	2201      	movs	r2, #1
 80047bc:	4013      	ands	r3, r2
 80047be:	d00b      	beq.n	80047d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	4a43      	ldr	r2, [pc, #268]	@ (80048d4 <UART_AdvFeatureConfig+0x148>)
 80047c8:	4013      	ands	r3, r2
 80047ca:	0019      	movs	r1, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	430a      	orrs	r2, r1
 80047d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047dc:	2202      	movs	r2, #2
 80047de:	4013      	ands	r3, r2
 80047e0:	d00b      	beq.n	80047fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	4a3b      	ldr	r2, [pc, #236]	@ (80048d8 <UART_AdvFeatureConfig+0x14c>)
 80047ea:	4013      	ands	r3, r2
 80047ec:	0019      	movs	r1, r3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	430a      	orrs	r2, r1
 80047f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047fe:	2204      	movs	r2, #4
 8004800:	4013      	ands	r3, r2
 8004802:	d00b      	beq.n	800481c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	4a34      	ldr	r2, [pc, #208]	@ (80048dc <UART_AdvFeatureConfig+0x150>)
 800480c:	4013      	ands	r3, r2
 800480e:	0019      	movs	r1, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	430a      	orrs	r2, r1
 800481a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004820:	2210      	movs	r2, #16
 8004822:	4013      	ands	r3, r2
 8004824:	d00b      	beq.n	800483e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	4a2c      	ldr	r2, [pc, #176]	@ (80048e0 <UART_AdvFeatureConfig+0x154>)
 800482e:	4013      	ands	r3, r2
 8004830:	0019      	movs	r1, r3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	430a      	orrs	r2, r1
 800483c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004842:	2220      	movs	r2, #32
 8004844:	4013      	ands	r3, r2
 8004846:	d00b      	beq.n	8004860 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	4a25      	ldr	r2, [pc, #148]	@ (80048e4 <UART_AdvFeatureConfig+0x158>)
 8004850:	4013      	ands	r3, r2
 8004852:	0019      	movs	r1, r3
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	430a      	orrs	r2, r1
 800485e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004864:	2240      	movs	r2, #64	@ 0x40
 8004866:	4013      	ands	r3, r2
 8004868:	d01d      	beq.n	80048a6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	4a1d      	ldr	r2, [pc, #116]	@ (80048e8 <UART_AdvFeatureConfig+0x15c>)
 8004872:	4013      	ands	r3, r2
 8004874:	0019      	movs	r1, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	430a      	orrs	r2, r1
 8004880:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004886:	2380      	movs	r3, #128	@ 0x80
 8004888:	035b      	lsls	r3, r3, #13
 800488a:	429a      	cmp	r2, r3
 800488c:	d10b      	bne.n	80048a6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	4a15      	ldr	r2, [pc, #84]	@ (80048ec <UART_AdvFeatureConfig+0x160>)
 8004896:	4013      	ands	r3, r2
 8004898:	0019      	movs	r1, r3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	430a      	orrs	r2, r1
 80048a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048aa:	2280      	movs	r2, #128	@ 0x80
 80048ac:	4013      	ands	r3, r2
 80048ae:	d00b      	beq.n	80048c8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	4a0e      	ldr	r2, [pc, #56]	@ (80048f0 <UART_AdvFeatureConfig+0x164>)
 80048b8:	4013      	ands	r3, r2
 80048ba:	0019      	movs	r1, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	430a      	orrs	r2, r1
 80048c6:	605a      	str	r2, [r3, #4]
  }
}
 80048c8:	46c0      	nop			@ (mov r8, r8)
 80048ca:	46bd      	mov	sp, r7
 80048cc:	b002      	add	sp, #8
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	ffff7fff 	.word	0xffff7fff
 80048d4:	fffdffff 	.word	0xfffdffff
 80048d8:	fffeffff 	.word	0xfffeffff
 80048dc:	fffbffff 	.word	0xfffbffff
 80048e0:	ffffefff 	.word	0xffffefff
 80048e4:	ffffdfff 	.word	0xffffdfff
 80048e8:	ffefffff 	.word	0xffefffff
 80048ec:	ff9fffff 	.word	0xff9fffff
 80048f0:	fff7ffff 	.word	0xfff7ffff

080048f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b092      	sub	sp, #72	@ 0x48
 80048f8:	af02      	add	r7, sp, #8
 80048fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2284      	movs	r2, #132	@ 0x84
 8004900:	2100      	movs	r1, #0
 8004902:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004904:	f7fc fc32 	bl	800116c <HAL_GetTick>
 8004908:	0003      	movs	r3, r0
 800490a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	2208      	movs	r2, #8
 8004914:	4013      	ands	r3, r2
 8004916:	2b08      	cmp	r3, #8
 8004918:	d12c      	bne.n	8004974 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800491a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800491c:	2280      	movs	r2, #128	@ 0x80
 800491e:	0391      	lsls	r1, r2, #14
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	4a46      	ldr	r2, [pc, #280]	@ (8004a3c <UART_CheckIdleState+0x148>)
 8004924:	9200      	str	r2, [sp, #0]
 8004926:	2200      	movs	r2, #0
 8004928:	f000 f88c 	bl	8004a44 <UART_WaitOnFlagUntilTimeout>
 800492c:	1e03      	subs	r3, r0, #0
 800492e:	d021      	beq.n	8004974 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004930:	f3ef 8310 	mrs	r3, PRIMASK
 8004934:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004938:	63bb      	str	r3, [r7, #56]	@ 0x38
 800493a:	2301      	movs	r3, #1
 800493c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800493e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004940:	f383 8810 	msr	PRIMASK, r3
}
 8004944:	46c0      	nop			@ (mov r8, r8)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2180      	movs	r1, #128	@ 0x80
 8004952:	438a      	bics	r2, r1
 8004954:	601a      	str	r2, [r3, #0]
 8004956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004958:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800495a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800495c:	f383 8810 	msr	PRIMASK, r3
}
 8004960:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2220      	movs	r2, #32
 8004966:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2278      	movs	r2, #120	@ 0x78
 800496c:	2100      	movs	r1, #0
 800496e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004970:	2303      	movs	r3, #3
 8004972:	e05f      	b.n	8004a34 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	2204      	movs	r2, #4
 800497c:	4013      	ands	r3, r2
 800497e:	2b04      	cmp	r3, #4
 8004980:	d146      	bne.n	8004a10 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004982:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004984:	2280      	movs	r2, #128	@ 0x80
 8004986:	03d1      	lsls	r1, r2, #15
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	4a2c      	ldr	r2, [pc, #176]	@ (8004a3c <UART_CheckIdleState+0x148>)
 800498c:	9200      	str	r2, [sp, #0]
 800498e:	2200      	movs	r2, #0
 8004990:	f000 f858 	bl	8004a44 <UART_WaitOnFlagUntilTimeout>
 8004994:	1e03      	subs	r3, r0, #0
 8004996:	d03b      	beq.n	8004a10 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004998:	f3ef 8310 	mrs	r3, PRIMASK
 800499c:	60fb      	str	r3, [r7, #12]
  return(result);
 800499e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80049a2:	2301      	movs	r3, #1
 80049a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	f383 8810 	msr	PRIMASK, r3
}
 80049ac:	46c0      	nop			@ (mov r8, r8)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4921      	ldr	r1, [pc, #132]	@ (8004a40 <UART_CheckIdleState+0x14c>)
 80049ba:	400a      	ands	r2, r1
 80049bc:	601a      	str	r2, [r3, #0]
 80049be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049c0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	f383 8810 	msr	PRIMASK, r3
}
 80049c8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049ca:	f3ef 8310 	mrs	r3, PRIMASK
 80049ce:	61bb      	str	r3, [r7, #24]
  return(result);
 80049d0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80049d4:	2301      	movs	r3, #1
 80049d6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	f383 8810 	msr	PRIMASK, r3
}
 80049de:	46c0      	nop			@ (mov r8, r8)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	689a      	ldr	r2, [r3, #8]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2101      	movs	r1, #1
 80049ec:	438a      	bics	r2, r1
 80049ee:	609a      	str	r2, [r3, #8]
 80049f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049f4:	6a3b      	ldr	r3, [r7, #32]
 80049f6:	f383 8810 	msr	PRIMASK, r3
}
 80049fa:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2280      	movs	r2, #128	@ 0x80
 8004a00:	2120      	movs	r1, #32
 8004a02:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2278      	movs	r2, #120	@ 0x78
 8004a08:	2100      	movs	r1, #0
 8004a0a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	e011      	b.n	8004a34 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2220      	movs	r2, #32
 8004a14:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2280      	movs	r2, #128	@ 0x80
 8004a1a:	2120      	movs	r1, #32
 8004a1c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2200      	movs	r2, #0
 8004a22:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2278      	movs	r2, #120	@ 0x78
 8004a2e:	2100      	movs	r1, #0
 8004a30:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a32:	2300      	movs	r3, #0
}
 8004a34:	0018      	movs	r0, r3
 8004a36:	46bd      	mov	sp, r7
 8004a38:	b010      	add	sp, #64	@ 0x40
 8004a3a:	bd80      	pop	{r7, pc}
 8004a3c:	01ffffff 	.word	0x01ffffff
 8004a40:	fffffedf 	.word	0xfffffedf

08004a44 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	60f8      	str	r0, [r7, #12]
 8004a4c:	60b9      	str	r1, [r7, #8]
 8004a4e:	603b      	str	r3, [r7, #0]
 8004a50:	1dfb      	adds	r3, r7, #7
 8004a52:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a54:	e051      	b.n	8004afa <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	3301      	adds	r3, #1
 8004a5a:	d04e      	beq.n	8004afa <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a5c:	f7fc fb86 	bl	800116c <HAL_GetTick>
 8004a60:	0002      	movs	r2, r0
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	69ba      	ldr	r2, [r7, #24]
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d302      	bcc.n	8004a72 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d101      	bne.n	8004a76 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e051      	b.n	8004b1a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2204      	movs	r2, #4
 8004a7e:	4013      	ands	r3, r2
 8004a80:	d03b      	beq.n	8004afa <UART_WaitOnFlagUntilTimeout+0xb6>
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	2b80      	cmp	r3, #128	@ 0x80
 8004a86:	d038      	beq.n	8004afa <UART_WaitOnFlagUntilTimeout+0xb6>
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	2b40      	cmp	r3, #64	@ 0x40
 8004a8c:	d035      	beq.n	8004afa <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	69db      	ldr	r3, [r3, #28]
 8004a94:	2208      	movs	r2, #8
 8004a96:	4013      	ands	r3, r2
 8004a98:	2b08      	cmp	r3, #8
 8004a9a:	d111      	bne.n	8004ac0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2208      	movs	r2, #8
 8004aa2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	0018      	movs	r0, r3
 8004aa8:	f000 f83c 	bl	8004b24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2284      	movs	r2, #132	@ 0x84
 8004ab0:	2108      	movs	r1, #8
 8004ab2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2278      	movs	r2, #120	@ 0x78
 8004ab8:	2100      	movs	r1, #0
 8004aba:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e02c      	b.n	8004b1a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	69da      	ldr	r2, [r3, #28]
 8004ac6:	2380      	movs	r3, #128	@ 0x80
 8004ac8:	011b      	lsls	r3, r3, #4
 8004aca:	401a      	ands	r2, r3
 8004acc:	2380      	movs	r3, #128	@ 0x80
 8004ace:	011b      	lsls	r3, r3, #4
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d112      	bne.n	8004afa <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2280      	movs	r2, #128	@ 0x80
 8004ada:	0112      	lsls	r2, r2, #4
 8004adc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	0018      	movs	r0, r3
 8004ae2:	f000 f81f 	bl	8004b24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2284      	movs	r2, #132	@ 0x84
 8004aea:	2120      	movs	r1, #32
 8004aec:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2278      	movs	r2, #120	@ 0x78
 8004af2:	2100      	movs	r1, #0
 8004af4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004af6:	2303      	movs	r3, #3
 8004af8:	e00f      	b.n	8004b1a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	69db      	ldr	r3, [r3, #28]
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	4013      	ands	r3, r2
 8004b04:	68ba      	ldr	r2, [r7, #8]
 8004b06:	1ad3      	subs	r3, r2, r3
 8004b08:	425a      	negs	r2, r3
 8004b0a:	4153      	adcs	r3, r2
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	001a      	movs	r2, r3
 8004b10:	1dfb      	adds	r3, r7, #7
 8004b12:	781b      	ldrb	r3, [r3, #0]
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d09e      	beq.n	8004a56 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	0018      	movs	r0, r3
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	b004      	add	sp, #16
 8004b20:	bd80      	pop	{r7, pc}
	...

08004b24 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b08e      	sub	sp, #56	@ 0x38
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b2c:	f3ef 8310 	mrs	r3, PRIMASK
 8004b30:	617b      	str	r3, [r7, #20]
  return(result);
 8004b32:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b34:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b36:	2301      	movs	r3, #1
 8004b38:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b3a:	69bb      	ldr	r3, [r7, #24]
 8004b3c:	f383 8810 	msr	PRIMASK, r3
}
 8004b40:	46c0      	nop			@ (mov r8, r8)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4926      	ldr	r1, [pc, #152]	@ (8004be8 <UART_EndRxTransfer+0xc4>)
 8004b4e:	400a      	ands	r2, r1
 8004b50:	601a      	str	r2, [r3, #0]
 8004b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b54:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b56:	69fb      	ldr	r3, [r7, #28]
 8004b58:	f383 8810 	msr	PRIMASK, r3
}
 8004b5c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b5e:	f3ef 8310 	mrs	r3, PRIMASK
 8004b62:	623b      	str	r3, [r7, #32]
  return(result);
 8004b64:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b66:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b68:	2301      	movs	r3, #1
 8004b6a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b6e:	f383 8810 	msr	PRIMASK, r3
}
 8004b72:	46c0      	nop			@ (mov r8, r8)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	689a      	ldr	r2, [r3, #8]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	2101      	movs	r1, #1
 8004b80:	438a      	bics	r2, r1
 8004b82:	609a      	str	r2, [r3, #8]
 8004b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b86:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b8a:	f383 8810 	msr	PRIMASK, r3
}
 8004b8e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d118      	bne.n	8004bca <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b98:	f3ef 8310 	mrs	r3, PRIMASK
 8004b9c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b9e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f383 8810 	msr	PRIMASK, r3
}
 8004bac:	46c0      	nop			@ (mov r8, r8)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	2110      	movs	r1, #16
 8004bba:	438a      	bics	r2, r1
 8004bbc:	601a      	str	r2, [r3, #0]
 8004bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bc0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	f383 8810 	msr	PRIMASK, r3
}
 8004bc8:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2280      	movs	r2, #128	@ 0x80
 8004bce:	2120      	movs	r1, #32
 8004bd0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004bde:	46c0      	nop			@ (mov r8, r8)
 8004be0:	46bd      	mov	sp, r7
 8004be2:	b00e      	add	sp, #56	@ 0x38
 8004be4:	bd80      	pop	{r7, pc}
 8004be6:	46c0      	nop			@ (mov r8, r8)
 8004be8:	fffffedf 	.word	0xfffffedf

08004bec <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b084      	sub	sp, #16
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004bf4:	4b09      	ldr	r3, [pc, #36]	@ (8004c1c <USB_DisableGlobalInt+0x30>)
 8004bf6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2240      	movs	r2, #64	@ 0x40
 8004bfc:	5a9b      	ldrh	r3, [r3, r2]
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	68fa      	ldr	r2, [r7, #12]
 8004c02:	b292      	uxth	r2, r2
 8004c04:	43d2      	mvns	r2, r2
 8004c06:	b292      	uxth	r2, r2
 8004c08:	4013      	ands	r3, r2
 8004c0a:	b299      	uxth	r1, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2240      	movs	r2, #64	@ 0x40
 8004c10:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	0018      	movs	r0, r3
 8004c16:	46bd      	mov	sp, r7
 8004c18:	b004      	add	sp, #16
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	0000bf80 	.word	0x0000bf80

08004c20 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	1d3b      	adds	r3, r7, #4
 8004c2a:	6019      	str	r1, [r3, #0]
 8004c2c:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2240      	movs	r2, #64	@ 0x40
 8004c32:	2101      	movs	r1, #1
 8004c34:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2240      	movs	r2, #64	@ 0x40
 8004c3a:	2100      	movs	r1, #0
 8004c3c:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2244      	movs	r2, #68	@ 0x44
 8004c42:	2100      	movs	r1, #0
 8004c44:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2250      	movs	r2, #80	@ 0x50
 8004c4a:	2100      	movs	r1, #0
 8004c4c:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8004c4e:	2300      	movs	r3, #0
}
 8004c50:	0018      	movs	r0, r3
 8004c52:	46bd      	mov	sp, r7
 8004c54:	b004      	add	sp, #16
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004c5c:	4a06      	ldr	r2, [pc, #24]	@ (8004c78 <MX_FATFS_Init+0x20>)
 8004c5e:	4b07      	ldr	r3, [pc, #28]	@ (8004c7c <MX_FATFS_Init+0x24>)
 8004c60:	0011      	movs	r1, r2
 8004c62:	0018      	movs	r0, r3
 8004c64:	f003 ff4a 	bl	8008afc <FATFS_LinkDriver>
 8004c68:	0003      	movs	r3, r0
 8004c6a:	001a      	movs	r2, r3
 8004c6c:	4b04      	ldr	r3, [pc, #16]	@ (8004c80 <MX_FATFS_Init+0x28>)
 8004c6e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004c70:	46c0      	nop			@ (mov r8, r8)
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	46c0      	nop			@ (mov r8, r8)
 8004c78:	20001c1c 	.word	0x20001c1c
 8004c7c:	2000000c 	.word	0x2000000c
 8004c80:	20001c18 	.word	0x20001c18

08004c84 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004c88:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004c8a:	0018      	movs	r0, r3
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}

08004c90 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	0002      	movs	r2, r0
 8004c98:	1dfb      	adds	r3, r7, #7
 8004c9a:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8004c9c:	1dfb      	adds	r3, r7, #7
 8004c9e:	781b      	ldrb	r3, [r3, #0]
 8004ca0:	0018      	movs	r0, r3
 8004ca2:	f000 fa19 	bl	80050d8 <USER_SPI_initialize>
 8004ca6:	0003      	movs	r3, r0
  /* USER CODE END INIT */
}
 8004ca8:	0018      	movs	r0, r3
 8004caa:	46bd      	mov	sp, r7
 8004cac:	b002      	add	sp, #8
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b082      	sub	sp, #8
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	0002      	movs	r2, r0
 8004cb8:	1dfb      	adds	r3, r7, #7
 8004cba:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8004cbc:	1dfb      	adds	r3, r7, #7
 8004cbe:	781b      	ldrb	r3, [r3, #0]
 8004cc0:	0018      	movs	r0, r3
 8004cc2:	f000 fb1d 	bl	8005300 <USER_SPI_status>
 8004cc6:	0003      	movs	r3, r0
  /* USER CODE END STATUS */
}
 8004cc8:	0018      	movs	r0, r3
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	b002      	add	sp, #8
 8004cce:	bd80      	pop	{r7, pc}

08004cd0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004cd0:	b5b0      	push	{r4, r5, r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	60b9      	str	r1, [r7, #8]
 8004cd8:	607a      	str	r2, [r7, #4]
 8004cda:	603b      	str	r3, [r7, #0]
 8004cdc:	250f      	movs	r5, #15
 8004cde:	197b      	adds	r3, r7, r5
 8004ce0:	1c02      	adds	r2, r0, #0
 8004ce2:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8004ce4:	683c      	ldr	r4, [r7, #0]
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	68b9      	ldr	r1, [r7, #8]
 8004cea:	197b      	adds	r3, r7, r5
 8004cec:	7818      	ldrb	r0, [r3, #0]
 8004cee:	0023      	movs	r3, r4
 8004cf0:	f000 fb1c 	bl	800532c <USER_SPI_read>
 8004cf4:	0003      	movs	r3, r0
  /* USER CODE END READ */
}
 8004cf6:	0018      	movs	r0, r3
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	b004      	add	sp, #16
 8004cfc:	bdb0      	pop	{r4, r5, r7, pc}

08004cfe <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004cfe:	b5b0      	push	{r4, r5, r7, lr}
 8004d00:	b084      	sub	sp, #16
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	60b9      	str	r1, [r7, #8]
 8004d06:	607a      	str	r2, [r7, #4]
 8004d08:	603b      	str	r3, [r7, #0]
 8004d0a:	250f      	movs	r5, #15
 8004d0c:	197b      	adds	r3, r7, r5
 8004d0e:	1c02      	adds	r2, r0, #0
 8004d10:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WRITE */
	  /* USER CODE HERE */
	  return USER_SPI_write(pdrv, buff, sector, count);
 8004d12:	683c      	ldr	r4, [r7, #0]
 8004d14:	687a      	ldr	r2, [r7, #4]
 8004d16:	68b9      	ldr	r1, [r7, #8]
 8004d18:	197b      	adds	r3, r7, r5
 8004d1a:	7818      	ldrb	r0, [r3, #0]
 8004d1c:	0023      	movs	r3, r4
 8004d1e:	f000 fb71 	bl	8005404 <USER_SPI_write>
 8004d22:	0003      	movs	r3, r0
  /* USER CODE END WRITE */
}
 8004d24:	0018      	movs	r0, r3
 8004d26:	46bd      	mov	sp, r7
 8004d28:	b004      	add	sp, #16
 8004d2a:	bdb0      	pop	{r4, r5, r7, pc}

08004d2c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b082      	sub	sp, #8
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	603a      	str	r2, [r7, #0]
 8004d34:	1dfb      	adds	r3, r7, #7
 8004d36:	1c02      	adds	r2, r0, #0
 8004d38:	701a      	strb	r2, [r3, #0]
 8004d3a:	1dbb      	adds	r3, r7, #6
 8004d3c:	1c0a      	adds	r2, r1, #0
 8004d3e:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN IOCTL */
	  return USER_SPI_ioctl(pdrv, cmd, buff);
 8004d40:	683a      	ldr	r2, [r7, #0]
 8004d42:	1dbb      	adds	r3, r7, #6
 8004d44:	7819      	ldrb	r1, [r3, #0]
 8004d46:	1dfb      	adds	r3, r7, #7
 8004d48:	781b      	ldrb	r3, [r3, #0]
 8004d4a:	0018      	movs	r0, r3
 8004d4c:	f000 fbda 	bl	8005504 <USER_SPI_ioctl>
 8004d50:	0003      	movs	r3, r0
  /* USER CODE END IOCTL */
}
 8004d52:	0018      	movs	r0, r3
 8004d54:	46bd      	mov	sp, r7
 8004d56:	b002      	add	sp, #8
 8004d58:	bd80      	pop	{r7, pc}
	...

08004d5c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b082      	sub	sp, #8
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8004d64:	f7fc fa02 	bl	800116c <HAL_GetTick>
 8004d68:	0002      	movs	r2, r0
 8004d6a:	4b04      	ldr	r3, [pc, #16]	@ (8004d7c <SPI_Timer_On+0x20>)
 8004d6c:	601a      	str	r2, [r3, #0]
    spiTimerTickDelay = waitTicks;
 8004d6e:	4b04      	ldr	r3, [pc, #16]	@ (8004d80 <SPI_Timer_On+0x24>)
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	601a      	str	r2, [r3, #0]
}
 8004d74:	46c0      	nop			@ (mov r8, r8)
 8004d76:	46bd      	mov	sp, r7
 8004d78:	b002      	add	sp, #8
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	20001c24 	.word	0x20001c24
 8004d80:	20001c28 	.word	0x20001c28

08004d84 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8004d84:	b580      	push	{r7, lr}
 8004d86:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8004d88:	f7fc f9f0 	bl	800116c <HAL_GetTick>
 8004d8c:	0002      	movs	r2, r0
 8004d8e:	4b06      	ldr	r3, [pc, #24]	@ (8004da8 <SPI_Timer_Status+0x24>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	1ad2      	subs	r2, r2, r3
 8004d94:	4b05      	ldr	r3, [pc, #20]	@ (8004dac <SPI_Timer_Status+0x28>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	419b      	sbcs	r3, r3
 8004d9c:	425b      	negs	r3, r3
 8004d9e:	b2db      	uxtb	r3, r3
}
 8004da0:	0018      	movs	r0, r3
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	46c0      	nop			@ (mov r8, r8)
 8004da8:	20001c24 	.word	0x20001c24
 8004dac:	20001c28 	.word	0x20001c28

08004db0 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8004db0:	b590      	push	{r4, r7, lr}
 8004db2:	b087      	sub	sp, #28
 8004db4:	af02      	add	r7, sp, #8
 8004db6:	0002      	movs	r2, r0
 8004db8:	1dfb      	adds	r3, r7, #7
 8004dba:	701a      	strb	r2, [r3, #0]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8004dbc:	240f      	movs	r4, #15
 8004dbe:	193a      	adds	r2, r7, r4
 8004dc0:	1df9      	adds	r1, r7, #7
 8004dc2:	4806      	ldr	r0, [pc, #24]	@ (8004ddc <xchg_spi+0x2c>)
 8004dc4:	2332      	movs	r3, #50	@ 0x32
 8004dc6:	9300      	str	r3, [sp, #0]
 8004dc8:	2301      	movs	r3, #1
 8004dca:	f7fe fcb7 	bl	800373c <HAL_SPI_TransmitReceive>
    return rxDat;
 8004dce:	193b      	adds	r3, r7, r4
 8004dd0:	781b      	ldrb	r3, [r3, #0]
}
 8004dd2:	0018      	movs	r0, r3
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	b005      	add	sp, #20
 8004dd8:	bd90      	pop	{r4, r7, pc}
 8004dda:	46c0      	nop			@ (mov r8, r8)
 8004ddc:	200010f4 	.word	0x200010f4

08004de0 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8004de0:	b590      	push	{r4, r7, lr}
 8004de2:	b085      	sub	sp, #20
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8004dea:	2300      	movs	r3, #0
 8004dec:	60fb      	str	r3, [r7, #12]
 8004dee:	e00a      	b.n	8004e06 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	18d4      	adds	r4, r2, r3
 8004df6:	20ff      	movs	r0, #255	@ 0xff
 8004df8:	f7ff ffda 	bl	8004db0 <xchg_spi>
 8004dfc:	0003      	movs	r3, r0
 8004dfe:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	3301      	adds	r3, #1
 8004e04:	60fb      	str	r3, [r7, #12]
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	d3f0      	bcc.n	8004df0 <rcvr_spi_multi+0x10>
	}
}
 8004e0e:	46c0      	nop			@ (mov r8, r8)
 8004e10:	46c0      	nop			@ (mov r8, r8)
 8004e12:	46bd      	mov	sp, r7
 8004e14:	b005      	add	sp, #20
 8004e16:	bd90      	pop	{r4, r7, pc}

08004e18 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b082      	sub	sp, #8
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	b29a      	uxth	r2, r3
 8004e26:	2301      	movs	r3, #1
 8004e28:	425b      	negs	r3, r3
 8004e2a:	6879      	ldr	r1, [r7, #4]
 8004e2c:	4803      	ldr	r0, [pc, #12]	@ (8004e3c <xmit_spi_multi+0x24>)
 8004e2e:	f7fe fb25 	bl	800347c <HAL_SPI_Transmit>
}
 8004e32:	46c0      	nop			@ (mov r8, r8)
 8004e34:	46bd      	mov	sp, r7
 8004e36:	b002      	add	sp, #8
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	46c0      	nop			@ (mov r8, r8)
 8004e3c:	200010f4 	.word	0x200010f4

08004e40 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8004e40:	b5b0      	push	{r4, r5, r7, lr}
 8004e42:	b086      	sub	sp, #24
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8004e48:	f7fc f990 	bl	800116c <HAL_GetTick>
 8004e4c:	0003      	movs	r3, r0
 8004e4e:	617b      	str	r3, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8004e54:	250f      	movs	r5, #15
 8004e56:	197c      	adds	r4, r7, r5
 8004e58:	20ff      	movs	r0, #255	@ 0xff
 8004e5a:	f7ff ffa9 	bl	8004db0 <xchg_spi>
 8004e5e:	0003      	movs	r3, r0
 8004e60:	7023      	strb	r3, [r4, #0]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8004e62:	197b      	adds	r3, r7, r5
 8004e64:	781b      	ldrb	r3, [r3, #0]
 8004e66:	2bff      	cmp	r3, #255	@ 0xff
 8004e68:	d007      	beq.n	8004e7a <wait_ready+0x3a>
 8004e6a:	f7fc f97f 	bl	800116c <HAL_GetTick>
 8004e6e:	0002      	movs	r2, r0
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	1ad3      	subs	r3, r2, r3
 8004e74:	693a      	ldr	r2, [r7, #16]
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d8ec      	bhi.n	8004e54 <wait_ready+0x14>

	return (d == 0xFF) ? 1 : 0;
 8004e7a:	230f      	movs	r3, #15
 8004e7c:	18fb      	adds	r3, r7, r3
 8004e7e:	781b      	ldrb	r3, [r3, #0]
 8004e80:	3bff      	subs	r3, #255	@ 0xff
 8004e82:	425a      	negs	r2, r3
 8004e84:	4153      	adcs	r3, r2
 8004e86:	b2db      	uxtb	r3, r3
}
 8004e88:	0018      	movs	r0, r3
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	b006      	add	sp, #24
 8004e8e:	bdb0      	pop	{r4, r5, r7, pc}

08004e90 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8004e94:	2380      	movs	r3, #128	@ 0x80
 8004e96:	0219      	lsls	r1, r3, #8
 8004e98:	2390      	movs	r3, #144	@ 0x90
 8004e9a:	05db      	lsls	r3, r3, #23
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	0018      	movs	r0, r3
 8004ea0:	f7fd fae2 	bl	8002468 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8004ea4:	20ff      	movs	r0, #255	@ 0xff
 8004ea6:	f7ff ff83 	bl	8004db0 <xchg_spi>

}
 8004eaa:	46c0      	nop			@ (mov r8, r8)
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8004eb4:	2380      	movs	r3, #128	@ 0x80
 8004eb6:	0219      	lsls	r1, r3, #8
 8004eb8:	2390      	movs	r3, #144	@ 0x90
 8004eba:	05db      	lsls	r3, r3, #23
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	0018      	movs	r0, r3
 8004ec0:	f7fd fad2 	bl	8002468 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8004ec4:	20ff      	movs	r0, #255	@ 0xff
 8004ec6:	f7ff ff73 	bl	8004db0 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8004eca:	23fa      	movs	r3, #250	@ 0xfa
 8004ecc:	005b      	lsls	r3, r3, #1
 8004ece:	0018      	movs	r0, r3
 8004ed0:	f7ff ffb6 	bl	8004e40 <wait_ready>
 8004ed4:	1e03      	subs	r3, r0, #0
 8004ed6:	d001      	beq.n	8004edc <spiselect+0x2c>
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e002      	b.n	8004ee2 <spiselect+0x32>

	despiselect();
 8004edc:	f7ff ffd8 	bl	8004e90 <despiselect>
	return 0;	/* Timeout */
 8004ee0:	2300      	movs	r3, #0
}
 8004ee2:	0018      	movs	r0, r3
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8004ee8:	b5b0      	push	{r4, r5, r7, lr}
 8004eea:	b084      	sub	sp, #16
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8004ef2:	20c8      	movs	r0, #200	@ 0xc8
 8004ef4:	f7ff ff32 	bl	8004d5c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8004ef8:	250f      	movs	r5, #15
 8004efa:	197c      	adds	r4, r7, r5
 8004efc:	20ff      	movs	r0, #255	@ 0xff
 8004efe:	f7ff ff57 	bl	8004db0 <xchg_spi>
 8004f02:	0003      	movs	r3, r0
 8004f04:	7023      	strb	r3, [r4, #0]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8004f06:	197b      	adds	r3, r7, r5
 8004f08:	781b      	ldrb	r3, [r3, #0]
 8004f0a:	2bff      	cmp	r3, #255	@ 0xff
 8004f0c:	d103      	bne.n	8004f16 <rcvr_datablock+0x2e>
 8004f0e:	f7ff ff39 	bl	8004d84 <SPI_Timer_Status>
 8004f12:	1e03      	subs	r3, r0, #0
 8004f14:	d1f0      	bne.n	8004ef8 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8004f16:	230f      	movs	r3, #15
 8004f18:	18fb      	adds	r3, r7, r3
 8004f1a:	781b      	ldrb	r3, [r3, #0]
 8004f1c:	2bfe      	cmp	r3, #254	@ 0xfe
 8004f1e:	d001      	beq.n	8004f24 <rcvr_datablock+0x3c>
 8004f20:	2300      	movs	r3, #0
 8004f22:	e00c      	b.n	8004f3e <rcvr_datablock+0x56>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8004f24:	683a      	ldr	r2, [r7, #0]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	0011      	movs	r1, r2
 8004f2a:	0018      	movs	r0, r3
 8004f2c:	f7ff ff58 	bl	8004de0 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8004f30:	20ff      	movs	r0, #255	@ 0xff
 8004f32:	f7ff ff3d 	bl	8004db0 <xchg_spi>
 8004f36:	20ff      	movs	r0, #255	@ 0xff
 8004f38:	f7ff ff3a 	bl	8004db0 <xchg_spi>

	return 1;						/* Function succeeded */
 8004f3c:	2301      	movs	r3, #1
}
 8004f3e:	0018      	movs	r0, r3
 8004f40:	46bd      	mov	sp, r7
 8004f42:	b004      	add	sp, #16
 8004f44:	bdb0      	pop	{r4, r5, r7, pc}

08004f46 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8004f46:	b5b0      	push	{r4, r5, r7, lr}
 8004f48:	b084      	sub	sp, #16
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	6078      	str	r0, [r7, #4]
 8004f4e:	000a      	movs	r2, r1
 8004f50:	1cfb      	adds	r3, r7, #3
 8004f52:	701a      	strb	r2, [r3, #0]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8004f54:	23fa      	movs	r3, #250	@ 0xfa
 8004f56:	005b      	lsls	r3, r3, #1
 8004f58:	0018      	movs	r0, r3
 8004f5a:	f7ff ff71 	bl	8004e40 <wait_ready>
 8004f5e:	1e03      	subs	r3, r0, #0
 8004f60:	d101      	bne.n	8004f66 <xmit_datablock+0x20>
 8004f62:	2300      	movs	r3, #0
 8004f64:	e025      	b.n	8004fb2 <xmit_datablock+0x6c>

	xchg_spi(token);					/* Send token */
 8004f66:	1cfb      	adds	r3, r7, #3
 8004f68:	781b      	ldrb	r3, [r3, #0]
 8004f6a:	0018      	movs	r0, r3
 8004f6c:	f7ff ff20 	bl	8004db0 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8004f70:	1cfb      	adds	r3, r7, #3
 8004f72:	781b      	ldrb	r3, [r3, #0]
 8004f74:	2bfd      	cmp	r3, #253	@ 0xfd
 8004f76:	d01b      	beq.n	8004fb0 <xmit_datablock+0x6a>
		xmit_spi_multi(buff, 512);		/* Data */
 8004f78:	2380      	movs	r3, #128	@ 0x80
 8004f7a:	009a      	lsls	r2, r3, #2
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	0011      	movs	r1, r2
 8004f80:	0018      	movs	r0, r3
 8004f82:	f7ff ff49 	bl	8004e18 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8004f86:	20ff      	movs	r0, #255	@ 0xff
 8004f88:	f7ff ff12 	bl	8004db0 <xchg_spi>
 8004f8c:	20ff      	movs	r0, #255	@ 0xff
 8004f8e:	f7ff ff0f 	bl	8004db0 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8004f92:	250f      	movs	r5, #15
 8004f94:	197c      	adds	r4, r7, r5
 8004f96:	20ff      	movs	r0, #255	@ 0xff
 8004f98:	f7ff ff0a 	bl	8004db0 <xchg_spi>
 8004f9c:	0003      	movs	r3, r0
 8004f9e:	7023      	strb	r3, [r4, #0]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8004fa0:	197b      	adds	r3, r7, r5
 8004fa2:	781b      	ldrb	r3, [r3, #0]
 8004fa4:	221f      	movs	r2, #31
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	2b05      	cmp	r3, #5
 8004faa:	d001      	beq.n	8004fb0 <xmit_datablock+0x6a>
 8004fac:	2300      	movs	r3, #0
 8004fae:	e000      	b.n	8004fb2 <xmit_datablock+0x6c>
	}
	return 1;
 8004fb0:	2301      	movs	r3, #1
}
 8004fb2:	0018      	movs	r0, r3
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	b004      	add	sp, #16
 8004fb8:	bdb0      	pop	{r4, r5, r7, pc}

08004fba <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8004fba:	b5b0      	push	{r4, r5, r7, lr}
 8004fbc:	b084      	sub	sp, #16
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	0002      	movs	r2, r0
 8004fc2:	6039      	str	r1, [r7, #0]
 8004fc4:	1dfb      	adds	r3, r7, #7
 8004fc6:	701a      	strb	r2, [r3, #0]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8004fc8:	1dfb      	adds	r3, r7, #7
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	b25b      	sxtb	r3, r3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	da15      	bge.n	8004ffe <send_cmd+0x44>
		cmd &= 0x7F;
 8004fd2:	1dfb      	adds	r3, r7, #7
 8004fd4:	1dfa      	adds	r2, r7, #7
 8004fd6:	7812      	ldrb	r2, [r2, #0]
 8004fd8:	217f      	movs	r1, #127	@ 0x7f
 8004fda:	400a      	ands	r2, r1
 8004fdc:	701a      	strb	r2, [r3, #0]
		res = send_cmd(CMD55, 0);
 8004fde:	250e      	movs	r5, #14
 8004fe0:	197c      	adds	r4, r7, r5
 8004fe2:	2100      	movs	r1, #0
 8004fe4:	2037      	movs	r0, #55	@ 0x37
 8004fe6:	f7ff ffe8 	bl	8004fba <send_cmd>
 8004fea:	0003      	movs	r3, r0
 8004fec:	7023      	strb	r3, [r4, #0]
		if (res > 1) return res;
 8004fee:	002a      	movs	r2, r5
 8004ff0:	18bb      	adds	r3, r7, r2
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d902      	bls.n	8004ffe <send_cmd+0x44>
 8004ff8:	18bb      	adds	r3, r7, r2
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	e067      	b.n	80050ce <send_cmd+0x114>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8004ffe:	1dfb      	adds	r3, r7, #7
 8005000:	781b      	ldrb	r3, [r3, #0]
 8005002:	2b0c      	cmp	r3, #12
 8005004:	d007      	beq.n	8005016 <send_cmd+0x5c>
		despiselect();
 8005006:	f7ff ff43 	bl	8004e90 <despiselect>
		if (!spiselect()) return 0xFF;
 800500a:	f7ff ff51 	bl	8004eb0 <spiselect>
 800500e:	1e03      	subs	r3, r0, #0
 8005010:	d101      	bne.n	8005016 <send_cmd+0x5c>
 8005012:	23ff      	movs	r3, #255	@ 0xff
 8005014:	e05b      	b.n	80050ce <send_cmd+0x114>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8005016:	1dfb      	adds	r3, r7, #7
 8005018:	781b      	ldrb	r3, [r3, #0]
 800501a:	2240      	movs	r2, #64	@ 0x40
 800501c:	4313      	orrs	r3, r2
 800501e:	b2db      	uxtb	r3, r3
 8005020:	0018      	movs	r0, r3
 8005022:	f7ff fec5 	bl	8004db0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	0e1b      	lsrs	r3, r3, #24
 800502a:	b2db      	uxtb	r3, r3
 800502c:	0018      	movs	r0, r3
 800502e:	f7ff febf 	bl	8004db0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	0c1b      	lsrs	r3, r3, #16
 8005036:	b2db      	uxtb	r3, r3
 8005038:	0018      	movs	r0, r3
 800503a:	f7ff feb9 	bl	8004db0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	0a1b      	lsrs	r3, r3, #8
 8005042:	b2db      	uxtb	r3, r3
 8005044:	0018      	movs	r0, r3
 8005046:	f7ff feb3 	bl	8004db0 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	b2db      	uxtb	r3, r3
 800504e:	0018      	movs	r0, r3
 8005050:	f7ff feae 	bl	8004db0 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8005054:	210f      	movs	r1, #15
 8005056:	187b      	adds	r3, r7, r1
 8005058:	2201      	movs	r2, #1
 800505a:	701a      	strb	r2, [r3, #0]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800505c:	1dfb      	adds	r3, r7, #7
 800505e:	781b      	ldrb	r3, [r3, #0]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d102      	bne.n	800506a <send_cmd+0xb0>
 8005064:	187b      	adds	r3, r7, r1
 8005066:	2295      	movs	r2, #149	@ 0x95
 8005068:	701a      	strb	r2, [r3, #0]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800506a:	1dfb      	adds	r3, r7, #7
 800506c:	781b      	ldrb	r3, [r3, #0]
 800506e:	2b08      	cmp	r3, #8
 8005070:	d103      	bne.n	800507a <send_cmd+0xc0>
 8005072:	230f      	movs	r3, #15
 8005074:	18fb      	adds	r3, r7, r3
 8005076:	2287      	movs	r2, #135	@ 0x87
 8005078:	701a      	strb	r2, [r3, #0]
	xchg_spi(n);
 800507a:	230f      	movs	r3, #15
 800507c:	18fb      	adds	r3, r7, r3
 800507e:	781b      	ldrb	r3, [r3, #0]
 8005080:	0018      	movs	r0, r3
 8005082:	f7ff fe95 	bl	8004db0 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8005086:	1dfb      	adds	r3, r7, #7
 8005088:	781b      	ldrb	r3, [r3, #0]
 800508a:	2b0c      	cmp	r3, #12
 800508c:	d102      	bne.n	8005094 <send_cmd+0xda>
 800508e:	20ff      	movs	r0, #255	@ 0xff
 8005090:	f7ff fe8e 	bl	8004db0 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8005094:	230f      	movs	r3, #15
 8005096:	18fb      	adds	r3, r7, r3
 8005098:	220a      	movs	r2, #10
 800509a:	701a      	strb	r2, [r3, #0]
	do {
		res = xchg_spi(0xFF);
 800509c:	250e      	movs	r5, #14
 800509e:	197c      	adds	r4, r7, r5
 80050a0:	20ff      	movs	r0, #255	@ 0xff
 80050a2:	f7ff fe85 	bl	8004db0 <xchg_spi>
 80050a6:	0003      	movs	r3, r0
 80050a8:	7023      	strb	r3, [r4, #0]
	} while ((res & 0x80) && --n);
 80050aa:	197b      	adds	r3, r7, r5
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	b25b      	sxtb	r3, r3
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	da09      	bge.n	80050c8 <send_cmd+0x10e>
 80050b4:	210f      	movs	r1, #15
 80050b6:	187b      	adds	r3, r7, r1
 80050b8:	187a      	adds	r2, r7, r1
 80050ba:	7812      	ldrb	r2, [r2, #0]
 80050bc:	3a01      	subs	r2, #1
 80050be:	701a      	strb	r2, [r3, #0]
 80050c0:	187b      	adds	r3, r7, r1
 80050c2:	781b      	ldrb	r3, [r3, #0]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d1e9      	bne.n	800509c <send_cmd+0xe2>

	return res;							/* Return received response */
 80050c8:	230e      	movs	r3, #14
 80050ca:	18fb      	adds	r3, r7, r3
 80050cc:	781b      	ldrb	r3, [r3, #0]
}
 80050ce:	0018      	movs	r0, r3
 80050d0:	46bd      	mov	sp, r7
 80050d2:	b004      	add	sp, #16
 80050d4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080050d8 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80050d8:	b5b0      	push	{r4, r5, r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	0002      	movs	r2, r0
 80050e0:	1dfb      	adds	r3, r7, #7
 80050e2:	701a      	strb	r2, [r3, #0]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80050e4:	1dfb      	adds	r3, r7, #7
 80050e6:	781b      	ldrb	r3, [r3, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d001      	beq.n	80050f0 <USER_SPI_initialize+0x18>
 80050ec:	2301      	movs	r3, #1
 80050ee:	e0fd      	b.n	80052ec <USER_SPI_initialize+0x214>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80050f0:	4b80      	ldr	r3, [pc, #512]	@ (80052f4 <USER_SPI_initialize+0x21c>)
 80050f2:	781b      	ldrb	r3, [r3, #0]
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	001a      	movs	r2, r3
 80050f8:	2302      	movs	r3, #2
 80050fa:	4013      	ands	r3, r2
 80050fc:	d003      	beq.n	8005106 <USER_SPI_initialize+0x2e>
 80050fe:	4b7d      	ldr	r3, [pc, #500]	@ (80052f4 <USER_SPI_initialize+0x21c>)
 8005100:	781b      	ldrb	r3, [r3, #0]
 8005102:	b2db      	uxtb	r3, r3
 8005104:	e0f2      	b.n	80052ec <USER_SPI_initialize+0x214>

	FCLK_SLOW();
 8005106:	4b7c      	ldr	r3, [pc, #496]	@ (80052f8 <USER_SPI_initialize+0x220>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	4b7a      	ldr	r3, [pc, #488]	@ (80052f8 <USER_SPI_initialize+0x220>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2138      	movs	r1, #56	@ 0x38
 8005112:	430a      	orrs	r2, r1
 8005114:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8005116:	230f      	movs	r3, #15
 8005118:	18fb      	adds	r3, r7, r3
 800511a:	220a      	movs	r2, #10
 800511c:	701a      	strb	r2, [r3, #0]
 800511e:	e008      	b.n	8005132 <USER_SPI_initialize+0x5a>
 8005120:	20ff      	movs	r0, #255	@ 0xff
 8005122:	f7ff fe45 	bl	8004db0 <xchg_spi>
 8005126:	210f      	movs	r1, #15
 8005128:	187b      	adds	r3, r7, r1
 800512a:	781a      	ldrb	r2, [r3, #0]
 800512c:	187b      	adds	r3, r7, r1
 800512e:	3a01      	subs	r2, #1
 8005130:	701a      	strb	r2, [r3, #0]
 8005132:	240f      	movs	r4, #15
 8005134:	193b      	adds	r3, r7, r4
 8005136:	781b      	ldrb	r3, [r3, #0]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d1f1      	bne.n	8005120 <USER_SPI_initialize+0x48>

	ty = 0;
 800513c:	230d      	movs	r3, #13
 800513e:	18fb      	adds	r3, r7, r3
 8005140:	2200      	movs	r2, #0
 8005142:	701a      	strb	r2, [r3, #0]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8005144:	2100      	movs	r1, #0
 8005146:	2000      	movs	r0, #0
 8005148:	f7ff ff37 	bl	8004fba <send_cmd>
 800514c:	0003      	movs	r3, r0
 800514e:	2b01      	cmp	r3, #1
 8005150:	d000      	beq.n	8005154 <USER_SPI_initialize+0x7c>
 8005152:	e0a6      	b.n	80052a2 <USER_SPI_initialize+0x1ca>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8005154:	23fa      	movs	r3, #250	@ 0xfa
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	0018      	movs	r0, r3
 800515a:	f7ff fdff 	bl	8004d5c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800515e:	23d5      	movs	r3, #213	@ 0xd5
 8005160:	005b      	lsls	r3, r3, #1
 8005162:	0019      	movs	r1, r3
 8005164:	2008      	movs	r0, #8
 8005166:	f7ff ff28 	bl	8004fba <send_cmd>
 800516a:	0003      	movs	r3, r0
 800516c:	2b01      	cmp	r3, #1
 800516e:	d162      	bne.n	8005236 <USER_SPI_initialize+0x15e>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8005170:	193b      	adds	r3, r7, r4
 8005172:	2200      	movs	r2, #0
 8005174:	701a      	strb	r2, [r3, #0]
 8005176:	e00f      	b.n	8005198 <USER_SPI_initialize+0xc0>
 8005178:	250f      	movs	r5, #15
 800517a:	197b      	adds	r3, r7, r5
 800517c:	781c      	ldrb	r4, [r3, #0]
 800517e:	20ff      	movs	r0, #255	@ 0xff
 8005180:	f7ff fe16 	bl	8004db0 <xchg_spi>
 8005184:	0003      	movs	r3, r0
 8005186:	001a      	movs	r2, r3
 8005188:	2308      	movs	r3, #8
 800518a:	18fb      	adds	r3, r7, r3
 800518c:	551a      	strb	r2, [r3, r4]
 800518e:	197b      	adds	r3, r7, r5
 8005190:	781a      	ldrb	r2, [r3, #0]
 8005192:	197b      	adds	r3, r7, r5
 8005194:	3201      	adds	r2, #1
 8005196:	701a      	strb	r2, [r3, #0]
 8005198:	230f      	movs	r3, #15
 800519a:	18fb      	adds	r3, r7, r3
 800519c:	781b      	ldrb	r3, [r3, #0]
 800519e:	2b03      	cmp	r3, #3
 80051a0:	d9ea      	bls.n	8005178 <USER_SPI_initialize+0xa0>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80051a2:	2208      	movs	r2, #8
 80051a4:	18bb      	adds	r3, r7, r2
 80051a6:	789b      	ldrb	r3, [r3, #2]
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d000      	beq.n	80051ae <USER_SPI_initialize+0xd6>
 80051ac:	e079      	b.n	80052a2 <USER_SPI_initialize+0x1ca>
 80051ae:	18bb      	adds	r3, r7, r2
 80051b0:	78db      	ldrb	r3, [r3, #3]
 80051b2:	2baa      	cmp	r3, #170	@ 0xaa
 80051b4:	d000      	beq.n	80051b8 <USER_SPI_initialize+0xe0>
 80051b6:	e074      	b.n	80052a2 <USER_SPI_initialize+0x1ca>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80051b8:	46c0      	nop			@ (mov r8, r8)
 80051ba:	f7ff fde3 	bl	8004d84 <SPI_Timer_Status>
 80051be:	1e03      	subs	r3, r0, #0
 80051c0:	d007      	beq.n	80051d2 <USER_SPI_initialize+0xfa>
 80051c2:	2380      	movs	r3, #128	@ 0x80
 80051c4:	05db      	lsls	r3, r3, #23
 80051c6:	0019      	movs	r1, r3
 80051c8:	20a9      	movs	r0, #169	@ 0xa9
 80051ca:	f7ff fef6 	bl	8004fba <send_cmd>
 80051ce:	1e03      	subs	r3, r0, #0
 80051d0:	d1f3      	bne.n	80051ba <USER_SPI_initialize+0xe2>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80051d2:	f7ff fdd7 	bl	8004d84 <SPI_Timer_Status>
 80051d6:	1e03      	subs	r3, r0, #0
 80051d8:	d063      	beq.n	80052a2 <USER_SPI_initialize+0x1ca>
 80051da:	2100      	movs	r1, #0
 80051dc:	203a      	movs	r0, #58	@ 0x3a
 80051de:	f7ff feec 	bl	8004fba <send_cmd>
 80051e2:	1e03      	subs	r3, r0, #0
 80051e4:	d15d      	bne.n	80052a2 <USER_SPI_initialize+0x1ca>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80051e6:	230f      	movs	r3, #15
 80051e8:	18fb      	adds	r3, r7, r3
 80051ea:	2200      	movs	r2, #0
 80051ec:	701a      	strb	r2, [r3, #0]
 80051ee:	e00f      	b.n	8005210 <USER_SPI_initialize+0x138>
 80051f0:	250f      	movs	r5, #15
 80051f2:	197b      	adds	r3, r7, r5
 80051f4:	781c      	ldrb	r4, [r3, #0]
 80051f6:	20ff      	movs	r0, #255	@ 0xff
 80051f8:	f7ff fdda 	bl	8004db0 <xchg_spi>
 80051fc:	0003      	movs	r3, r0
 80051fe:	001a      	movs	r2, r3
 8005200:	2308      	movs	r3, #8
 8005202:	18fb      	adds	r3, r7, r3
 8005204:	551a      	strb	r2, [r3, r4]
 8005206:	197b      	adds	r3, r7, r5
 8005208:	781a      	ldrb	r2, [r3, #0]
 800520a:	197b      	adds	r3, r7, r5
 800520c:	3201      	adds	r2, #1
 800520e:	701a      	strb	r2, [r3, #0]
 8005210:	230f      	movs	r3, #15
 8005212:	18fb      	adds	r3, r7, r3
 8005214:	781b      	ldrb	r3, [r3, #0]
 8005216:	2b03      	cmp	r3, #3
 8005218:	d9ea      	bls.n	80051f0 <USER_SPI_initialize+0x118>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800521a:	2308      	movs	r3, #8
 800521c:	18fb      	adds	r3, r7, r3
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	001a      	movs	r2, r3
 8005222:	2340      	movs	r3, #64	@ 0x40
 8005224:	4013      	ands	r3, r2
 8005226:	d001      	beq.n	800522c <USER_SPI_initialize+0x154>
 8005228:	220c      	movs	r2, #12
 800522a:	e000      	b.n	800522e <USER_SPI_initialize+0x156>
 800522c:	2204      	movs	r2, #4
 800522e:	230d      	movs	r3, #13
 8005230:	18fb      	adds	r3, r7, r3
 8005232:	701a      	strb	r2, [r3, #0]
 8005234:	e035      	b.n	80052a2 <USER_SPI_initialize+0x1ca>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8005236:	2100      	movs	r1, #0
 8005238:	20a9      	movs	r0, #169	@ 0xa9
 800523a:	f7ff febe 	bl	8004fba <send_cmd>
 800523e:	0003      	movs	r3, r0
 8005240:	2b01      	cmp	r3, #1
 8005242:	d808      	bhi.n	8005256 <USER_SPI_initialize+0x17e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8005244:	230d      	movs	r3, #13
 8005246:	18fb      	adds	r3, r7, r3
 8005248:	2202      	movs	r2, #2
 800524a:	701a      	strb	r2, [r3, #0]
 800524c:	230e      	movs	r3, #14
 800524e:	18fb      	adds	r3, r7, r3
 8005250:	22a9      	movs	r2, #169	@ 0xa9
 8005252:	701a      	strb	r2, [r3, #0]
 8005254:	e007      	b.n	8005266 <USER_SPI_initialize+0x18e>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8005256:	230d      	movs	r3, #13
 8005258:	18fb      	adds	r3, r7, r3
 800525a:	2201      	movs	r2, #1
 800525c:	701a      	strb	r2, [r3, #0]
 800525e:	230e      	movs	r3, #14
 8005260:	18fb      	adds	r3, r7, r3
 8005262:	2201      	movs	r2, #1
 8005264:	701a      	strb	r2, [r3, #0]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8005266:	46c0      	nop			@ (mov r8, r8)
 8005268:	f7ff fd8c 	bl	8004d84 <SPI_Timer_Status>
 800526c:	1e03      	subs	r3, r0, #0
 800526e:	d008      	beq.n	8005282 <USER_SPI_initialize+0x1aa>
 8005270:	230e      	movs	r3, #14
 8005272:	18fb      	adds	r3, r7, r3
 8005274:	781b      	ldrb	r3, [r3, #0]
 8005276:	2100      	movs	r1, #0
 8005278:	0018      	movs	r0, r3
 800527a:	f7ff fe9e 	bl	8004fba <send_cmd>
 800527e:	1e03      	subs	r3, r0, #0
 8005280:	d1f2      	bne.n	8005268 <USER_SPI_initialize+0x190>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8005282:	f7ff fd7f 	bl	8004d84 <SPI_Timer_Status>
 8005286:	1e03      	subs	r3, r0, #0
 8005288:	d007      	beq.n	800529a <USER_SPI_initialize+0x1c2>
 800528a:	2380      	movs	r3, #128	@ 0x80
 800528c:	009b      	lsls	r3, r3, #2
 800528e:	0019      	movs	r1, r3
 8005290:	2010      	movs	r0, #16
 8005292:	f7ff fe92 	bl	8004fba <send_cmd>
 8005296:	1e03      	subs	r3, r0, #0
 8005298:	d003      	beq.n	80052a2 <USER_SPI_initialize+0x1ca>
				ty = 0;
 800529a:	230d      	movs	r3, #13
 800529c:	18fb      	adds	r3, r7, r3
 800529e:	2200      	movs	r2, #0
 80052a0:	701a      	strb	r2, [r3, #0]
		}
	}
	CardType = ty;	/* Card type */
 80052a2:	4b16      	ldr	r3, [pc, #88]	@ (80052fc <USER_SPI_initialize+0x224>)
 80052a4:	240d      	movs	r4, #13
 80052a6:	193a      	adds	r2, r7, r4
 80052a8:	7812      	ldrb	r2, [r2, #0]
 80052aa:	701a      	strb	r2, [r3, #0]
	despiselect();
 80052ac:	f7ff fdf0 	bl	8004e90 <despiselect>

	if (ty) {			/* OK */
 80052b0:	193b      	adds	r3, r7, r4
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d013      	beq.n	80052e0 <USER_SPI_initialize+0x208>
		FCLK_FAST();			/* Set fast clock */
 80052b8:	4b0f      	ldr	r3, [pc, #60]	@ (80052f8 <USER_SPI_initialize+0x220>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	2238      	movs	r2, #56	@ 0x38
 80052c0:	4393      	bics	r3, r2
 80052c2:	001a      	movs	r2, r3
 80052c4:	4b0c      	ldr	r3, [pc, #48]	@ (80052f8 <USER_SPI_initialize+0x220>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2110      	movs	r1, #16
 80052ca:	430a      	orrs	r2, r1
 80052cc:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80052ce:	4b09      	ldr	r3, [pc, #36]	@ (80052f4 <USER_SPI_initialize+0x21c>)
 80052d0:	781b      	ldrb	r3, [r3, #0]
 80052d2:	b2db      	uxtb	r3, r3
 80052d4:	2201      	movs	r2, #1
 80052d6:	4393      	bics	r3, r2
 80052d8:	b2da      	uxtb	r2, r3
 80052da:	4b06      	ldr	r3, [pc, #24]	@ (80052f4 <USER_SPI_initialize+0x21c>)
 80052dc:	701a      	strb	r2, [r3, #0]
 80052de:	e002      	b.n	80052e6 <USER_SPI_initialize+0x20e>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80052e0:	4b04      	ldr	r3, [pc, #16]	@ (80052f4 <USER_SPI_initialize+0x21c>)
 80052e2:	2201      	movs	r2, #1
 80052e4:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80052e6:	4b03      	ldr	r3, [pc, #12]	@ (80052f4 <USER_SPI_initialize+0x21c>)
 80052e8:	781b      	ldrb	r3, [r3, #0]
 80052ea:	b2db      	uxtb	r3, r3
}
 80052ec:	0018      	movs	r0, r3
 80052ee:	46bd      	mov	sp, r7
 80052f0:	b004      	add	sp, #16
 80052f2:	bdb0      	pop	{r4, r5, r7, pc}
 80052f4:	20000020 	.word	0x20000020
 80052f8:	200010f4 	.word	0x200010f4
 80052fc:	20001c20 	.word	0x20001c20

08005300 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b082      	sub	sp, #8
 8005304:	af00      	add	r7, sp, #0
 8005306:	0002      	movs	r2, r0
 8005308:	1dfb      	adds	r3, r7, #7
 800530a:	701a      	strb	r2, [r3, #0]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800530c:	1dfb      	adds	r3, r7, #7
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d001      	beq.n	8005318 <USER_SPI_status+0x18>
 8005314:	2301      	movs	r3, #1
 8005316:	e002      	b.n	800531e <USER_SPI_status+0x1e>

	return Stat;	/* Return disk status */
 8005318:	4b03      	ldr	r3, [pc, #12]	@ (8005328 <USER_SPI_status+0x28>)
 800531a:	781b      	ldrb	r3, [r3, #0]
 800531c:	b2db      	uxtb	r3, r3
}
 800531e:	0018      	movs	r0, r3
 8005320:	46bd      	mov	sp, r7
 8005322:	b002      	add	sp, #8
 8005324:	bd80      	pop	{r7, pc}
 8005326:	46c0      	nop			@ (mov r8, r8)
 8005328:	20000020 	.word	0x20000020

0800532c <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b084      	sub	sp, #16
 8005330:	af00      	add	r7, sp, #0
 8005332:	60b9      	str	r1, [r7, #8]
 8005334:	607a      	str	r2, [r7, #4]
 8005336:	603b      	str	r3, [r7, #0]
 8005338:	210f      	movs	r1, #15
 800533a:	187b      	adds	r3, r7, r1
 800533c:	1c02      	adds	r2, r0, #0
 800533e:	701a      	strb	r2, [r3, #0]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005340:	187b      	adds	r3, r7, r1
 8005342:	781b      	ldrb	r3, [r3, #0]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d102      	bne.n	800534e <USER_SPI_read+0x22>
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d101      	bne.n	8005352 <USER_SPI_read+0x26>
 800534e:	2304      	movs	r3, #4
 8005350:	e04f      	b.n	80053f2 <USER_SPI_read+0xc6>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005352:	4b2a      	ldr	r3, [pc, #168]	@ (80053fc <USER_SPI_read+0xd0>)
 8005354:	781b      	ldrb	r3, [r3, #0]
 8005356:	b2db      	uxtb	r3, r3
 8005358:	001a      	movs	r2, r3
 800535a:	2301      	movs	r3, #1
 800535c:	4013      	ands	r3, r2
 800535e:	d001      	beq.n	8005364 <USER_SPI_read+0x38>
 8005360:	2303      	movs	r3, #3
 8005362:	e046      	b.n	80053f2 <USER_SPI_read+0xc6>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8005364:	4b26      	ldr	r3, [pc, #152]	@ (8005400 <USER_SPI_read+0xd4>)
 8005366:	781b      	ldrb	r3, [r3, #0]
 8005368:	001a      	movs	r2, r3
 800536a:	2308      	movs	r3, #8
 800536c:	4013      	ands	r3, r2
 800536e:	d102      	bne.n	8005376 <USER_SPI_read+0x4a>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	025b      	lsls	r3, r3, #9
 8005374:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	2b01      	cmp	r3, #1
 800537a:	d112      	bne.n	80053a2 <USER_SPI_read+0x76>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	0019      	movs	r1, r3
 8005380:	2011      	movs	r0, #17
 8005382:	f7ff fe1a 	bl	8004fba <send_cmd>
 8005386:	1e03      	subs	r3, r0, #0
 8005388:	d12d      	bne.n	80053e6 <USER_SPI_read+0xba>
			&& rcvr_datablock(buff, 512)) {
 800538a:	2380      	movs	r3, #128	@ 0x80
 800538c:	009a      	lsls	r2, r3, #2
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	0011      	movs	r1, r2
 8005392:	0018      	movs	r0, r3
 8005394:	f7ff fda8 	bl	8004ee8 <rcvr_datablock>
 8005398:	1e03      	subs	r3, r0, #0
 800539a:	d024      	beq.n	80053e6 <USER_SPI_read+0xba>
			count = 0;
 800539c:	2300      	movs	r3, #0
 800539e:	603b      	str	r3, [r7, #0]
 80053a0:	e021      	b.n	80053e6 <USER_SPI_read+0xba>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	0019      	movs	r1, r3
 80053a6:	2012      	movs	r0, #18
 80053a8:	f7ff fe07 	bl	8004fba <send_cmd>
 80053ac:	1e03      	subs	r3, r0, #0
 80053ae:	d11a      	bne.n	80053e6 <USER_SPI_read+0xba>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80053b0:	2380      	movs	r3, #128	@ 0x80
 80053b2:	009a      	lsls	r2, r3, #2
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	0011      	movs	r1, r2
 80053b8:	0018      	movs	r0, r3
 80053ba:	f7ff fd95 	bl	8004ee8 <rcvr_datablock>
 80053be:	1e03      	subs	r3, r0, #0
 80053c0:	d00c      	beq.n	80053dc <USER_SPI_read+0xb0>
				buff += 512;
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	2280      	movs	r2, #128	@ 0x80
 80053c6:	0092      	lsls	r2, r2, #2
 80053c8:	4694      	mov	ip, r2
 80053ca:	4463      	add	r3, ip
 80053cc:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	3b01      	subs	r3, #1
 80053d2:	603b      	str	r3, [r7, #0]
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d1ea      	bne.n	80053b0 <USER_SPI_read+0x84>
 80053da:	e000      	b.n	80053de <USER_SPI_read+0xb2>
				if (!rcvr_datablock(buff, 512)) break;
 80053dc:	46c0      	nop			@ (mov r8, r8)
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80053de:	2100      	movs	r1, #0
 80053e0:	200c      	movs	r0, #12
 80053e2:	f7ff fdea 	bl	8004fba <send_cmd>
		}
	}
	despiselect();
 80053e6:	f7ff fd53 	bl	8004e90 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	1e5a      	subs	r2, r3, #1
 80053ee:	4193      	sbcs	r3, r2
 80053f0:	b2db      	uxtb	r3, r3
}
 80053f2:	0018      	movs	r0, r3
 80053f4:	46bd      	mov	sp, r7
 80053f6:	b004      	add	sp, #16
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	46c0      	nop			@ (mov r8, r8)
 80053fc:	20000020 	.word	0x20000020
 8005400:	20001c20 	.word	0x20001c20

08005404 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
 800540a:	60b9      	str	r1, [r7, #8]
 800540c:	607a      	str	r2, [r7, #4]
 800540e:	603b      	str	r3, [r7, #0]
 8005410:	210f      	movs	r1, #15
 8005412:	187b      	adds	r3, r7, r1
 8005414:	1c02      	adds	r2, r0, #0
 8005416:	701a      	strb	r2, [r3, #0]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005418:	187b      	adds	r3, r7, r1
 800541a:	781b      	ldrb	r3, [r3, #0]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d102      	bne.n	8005426 <USER_SPI_write+0x22>
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d101      	bne.n	800542a <USER_SPI_write+0x26>
 8005426:	2304      	movs	r3, #4
 8005428:	e063      	b.n	80054f2 <USER_SPI_write+0xee>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800542a:	4b34      	ldr	r3, [pc, #208]	@ (80054fc <USER_SPI_write+0xf8>)
 800542c:	781b      	ldrb	r3, [r3, #0]
 800542e:	b2db      	uxtb	r3, r3
 8005430:	001a      	movs	r2, r3
 8005432:	2301      	movs	r3, #1
 8005434:	4013      	ands	r3, r2
 8005436:	d001      	beq.n	800543c <USER_SPI_write+0x38>
 8005438:	2303      	movs	r3, #3
 800543a:	e05a      	b.n	80054f2 <USER_SPI_write+0xee>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800543c:	4b2f      	ldr	r3, [pc, #188]	@ (80054fc <USER_SPI_write+0xf8>)
 800543e:	781b      	ldrb	r3, [r3, #0]
 8005440:	b2db      	uxtb	r3, r3
 8005442:	001a      	movs	r2, r3
 8005444:	2304      	movs	r3, #4
 8005446:	4013      	ands	r3, r2
 8005448:	d001      	beq.n	800544e <USER_SPI_write+0x4a>
 800544a:	2302      	movs	r3, #2
 800544c:	e051      	b.n	80054f2 <USER_SPI_write+0xee>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800544e:	4b2c      	ldr	r3, [pc, #176]	@ (8005500 <USER_SPI_write+0xfc>)
 8005450:	781b      	ldrb	r3, [r3, #0]
 8005452:	001a      	movs	r2, r3
 8005454:	2308      	movs	r3, #8
 8005456:	4013      	ands	r3, r2
 8005458:	d102      	bne.n	8005460 <USER_SPI_write+0x5c>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	025b      	lsls	r3, r3, #9
 800545e:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	2b01      	cmp	r3, #1
 8005464:	d110      	bne.n	8005488 <USER_SPI_write+0x84>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	0019      	movs	r1, r3
 800546a:	2018      	movs	r0, #24
 800546c:	f7ff fda5 	bl	8004fba <send_cmd>
 8005470:	1e03      	subs	r3, r0, #0
 8005472:	d138      	bne.n	80054e6 <USER_SPI_write+0xe2>
			&& xmit_datablock(buff, 0xFE)) {
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	21fe      	movs	r1, #254	@ 0xfe
 8005478:	0018      	movs	r0, r3
 800547a:	f7ff fd64 	bl	8004f46 <xmit_datablock>
 800547e:	1e03      	subs	r3, r0, #0
 8005480:	d031      	beq.n	80054e6 <USER_SPI_write+0xe2>
			count = 0;
 8005482:	2300      	movs	r3, #0
 8005484:	603b      	str	r3, [r7, #0]
 8005486:	e02e      	b.n	80054e6 <USER_SPI_write+0xe2>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8005488:	4b1d      	ldr	r3, [pc, #116]	@ (8005500 <USER_SPI_write+0xfc>)
 800548a:	781b      	ldrb	r3, [r3, #0]
 800548c:	001a      	movs	r2, r3
 800548e:	2306      	movs	r3, #6
 8005490:	4013      	ands	r3, r2
 8005492:	d004      	beq.n	800549e <USER_SPI_write+0x9a>
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	0019      	movs	r1, r3
 8005498:	2097      	movs	r0, #151	@ 0x97
 800549a:	f7ff fd8e 	bl	8004fba <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	0019      	movs	r1, r3
 80054a2:	2019      	movs	r0, #25
 80054a4:	f7ff fd89 	bl	8004fba <send_cmd>
 80054a8:	1e03      	subs	r3, r0, #0
 80054aa:	d11c      	bne.n	80054e6 <USER_SPI_write+0xe2>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	21fc      	movs	r1, #252	@ 0xfc
 80054b0:	0018      	movs	r0, r3
 80054b2:	f7ff fd48 	bl	8004f46 <xmit_datablock>
 80054b6:	1e03      	subs	r3, r0, #0
 80054b8:	d00c      	beq.n	80054d4 <USER_SPI_write+0xd0>
				buff += 512;
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	2280      	movs	r2, #128	@ 0x80
 80054be:	0092      	lsls	r2, r2, #2
 80054c0:	4694      	mov	ip, r2
 80054c2:	4463      	add	r3, ip
 80054c4:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	3b01      	subs	r3, #1
 80054ca:	603b      	str	r3, [r7, #0]
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d1ec      	bne.n	80054ac <USER_SPI_write+0xa8>
 80054d2:	e000      	b.n	80054d6 <USER_SPI_write+0xd2>
				if (!xmit_datablock(buff, 0xFC)) break;
 80054d4:	46c0      	nop			@ (mov r8, r8)
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80054d6:	21fd      	movs	r1, #253	@ 0xfd
 80054d8:	2000      	movs	r0, #0
 80054da:	f7ff fd34 	bl	8004f46 <xmit_datablock>
 80054de:	1e03      	subs	r3, r0, #0
 80054e0:	d101      	bne.n	80054e6 <USER_SPI_write+0xe2>
 80054e2:	2301      	movs	r3, #1
 80054e4:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80054e6:	f7ff fcd3 	bl	8004e90 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	1e5a      	subs	r2, r3, #1
 80054ee:	4193      	sbcs	r3, r2
 80054f0:	b2db      	uxtb	r3, r3
}
 80054f2:	0018      	movs	r0, r3
 80054f4:	46bd      	mov	sp, r7
 80054f6:	b004      	add	sp, #16
 80054f8:	bd80      	pop	{r7, pc}
 80054fa:	46c0      	nop			@ (mov r8, r8)
 80054fc:	20000020 	.word	0x20000020
 8005500:	20001c20 	.word	0x20001c20

08005504 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8005504:	b590      	push	{r4, r7, lr}
 8005506:	b08d      	sub	sp, #52	@ 0x34
 8005508:	af00      	add	r7, sp, #0
 800550a:	603a      	str	r2, [r7, #0]
 800550c:	1dfb      	adds	r3, r7, #7
 800550e:	1c02      	adds	r2, r0, #0
 8005510:	701a      	strb	r2, [r3, #0]
 8005512:	1dbb      	adds	r3, r7, #6
 8005514:	1c0a      	adds	r2, r1, #0
 8005516:	701a      	strb	r2, [r3, #0]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8005518:	1dfb      	adds	r3, r7, #7
 800551a:	781b      	ldrb	r3, [r3, #0]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d001      	beq.n	8005524 <USER_SPI_ioctl+0x20>
 8005520:	2304      	movs	r3, #4
 8005522:	e178      	b.n	8005816 <USER_SPI_ioctl+0x312>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005524:	4bbe      	ldr	r3, [pc, #760]	@ (8005820 <USER_SPI_ioctl+0x31c>)
 8005526:	781b      	ldrb	r3, [r3, #0]
 8005528:	b2db      	uxtb	r3, r3
 800552a:	001a      	movs	r2, r3
 800552c:	2301      	movs	r3, #1
 800552e:	4013      	ands	r3, r2
 8005530:	d001      	beq.n	8005536 <USER_SPI_ioctl+0x32>
 8005532:	2303      	movs	r3, #3
 8005534:	e16f      	b.n	8005816 <USER_SPI_ioctl+0x312>

	res = RES_ERROR;
 8005536:	232f      	movs	r3, #47	@ 0x2f
 8005538:	18fb      	adds	r3, r7, r3
 800553a:	2201      	movs	r2, #1
 800553c:	701a      	strb	r2, [r3, #0]

	switch (cmd) {
 800553e:	1dbb      	adds	r3, r7, #6
 8005540:	781b      	ldrb	r3, [r3, #0]
 8005542:	2b04      	cmp	r3, #4
 8005544:	d100      	bne.n	8005548 <USER_SPI_ioctl+0x44>
 8005546:	e100      	b.n	800574a <USER_SPI_ioctl+0x246>
 8005548:	dd00      	ble.n	800554c <USER_SPI_ioctl+0x48>
 800554a:	e14d      	b.n	80057e8 <USER_SPI_ioctl+0x2e4>
 800554c:	2b03      	cmp	r3, #3
 800554e:	d100      	bne.n	8005552 <USER_SPI_ioctl+0x4e>
 8005550:	e074      	b.n	800563c <USER_SPI_ioctl+0x138>
 8005552:	dd00      	ble.n	8005556 <USER_SPI_ioctl+0x52>
 8005554:	e148      	b.n	80057e8 <USER_SPI_ioctl+0x2e4>
 8005556:	2b00      	cmp	r3, #0
 8005558:	d002      	beq.n	8005560 <USER_SPI_ioctl+0x5c>
 800555a:	2b01      	cmp	r3, #1
 800555c:	d00a      	beq.n	8005574 <USER_SPI_ioctl+0x70>
 800555e:	e143      	b.n	80057e8 <USER_SPI_ioctl+0x2e4>
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8005560:	f7ff fca6 	bl	8004eb0 <spiselect>
 8005564:	1e03      	subs	r3, r0, #0
 8005566:	d100      	bne.n	800556a <USER_SPI_ioctl+0x66>
 8005568:	e143      	b.n	80057f2 <USER_SPI_ioctl+0x2ee>
 800556a:	232f      	movs	r3, #47	@ 0x2f
 800556c:	18fb      	adds	r3, r7, r3
 800556e:	2200      	movs	r2, #0
 8005570:	701a      	strb	r2, [r3, #0]
		break;
 8005572:	e13e      	b.n	80057f2 <USER_SPI_ioctl+0x2ee>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8005574:	2100      	movs	r1, #0
 8005576:	2009      	movs	r0, #9
 8005578:	f7ff fd1f 	bl	8004fba <send_cmd>
 800557c:	1e03      	subs	r3, r0, #0
 800557e:	d000      	beq.n	8005582 <USER_SPI_ioctl+0x7e>
 8005580:	e139      	b.n	80057f6 <USER_SPI_ioctl+0x2f2>
 8005582:	240c      	movs	r4, #12
 8005584:	193b      	adds	r3, r7, r4
 8005586:	2110      	movs	r1, #16
 8005588:	0018      	movs	r0, r3
 800558a:	f7ff fcad 	bl	8004ee8 <rcvr_datablock>
 800558e:	1e03      	subs	r3, r0, #0
 8005590:	d100      	bne.n	8005594 <USER_SPI_ioctl+0x90>
 8005592:	e130      	b.n	80057f6 <USER_SPI_ioctl+0x2f2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8005594:	0020      	movs	r0, r4
 8005596:	183b      	adds	r3, r7, r0
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	099b      	lsrs	r3, r3, #6
 800559c:	b2db      	uxtb	r3, r3
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d115      	bne.n	80055ce <USER_SPI_ioctl+0xca>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80055a2:	183b      	adds	r3, r7, r0
 80055a4:	7a5b      	ldrb	r3, [r3, #9]
 80055a6:	001a      	movs	r2, r3
 80055a8:	183b      	adds	r3, r7, r0
 80055aa:	7a1b      	ldrb	r3, [r3, #8]
 80055ac:	021b      	lsls	r3, r3, #8
 80055ae:	18d3      	adds	r3, r2, r3
 80055b0:	0019      	movs	r1, r3
 80055b2:	183b      	adds	r3, r7, r0
 80055b4:	79db      	ldrb	r3, [r3, #7]
 80055b6:	041a      	lsls	r2, r3, #16
 80055b8:	23fc      	movs	r3, #252	@ 0xfc
 80055ba:	039b      	lsls	r3, r3, #14
 80055bc:	4013      	ands	r3, r2
 80055be:	18cb      	adds	r3, r1, r3
 80055c0:	3301      	adds	r3, #1
 80055c2:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	029a      	lsls	r2, r3, #10
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	601a      	str	r2, [r3, #0]
 80055cc:	e031      	b.n	8005632 <USER_SPI_ioctl+0x12e>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80055ce:	200c      	movs	r0, #12
 80055d0:	183b      	adds	r3, r7, r0
 80055d2:	795b      	ldrb	r3, [r3, #5]
 80055d4:	220f      	movs	r2, #15
 80055d6:	4013      	ands	r3, r2
 80055d8:	b2da      	uxtb	r2, r3
 80055da:	183b      	adds	r3, r7, r0
 80055dc:	7a9b      	ldrb	r3, [r3, #10]
 80055de:	09db      	lsrs	r3, r3, #7
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	18d3      	adds	r3, r2, r3
 80055e4:	b2da      	uxtb	r2, r3
 80055e6:	183b      	adds	r3, r7, r0
 80055e8:	7a5b      	ldrb	r3, [r3, #9]
 80055ea:	18db      	adds	r3, r3, r3
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2106      	movs	r1, #6
 80055f0:	400b      	ands	r3, r1
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	18d3      	adds	r3, r2, r3
 80055f6:	b2da      	uxtb	r2, r3
 80055f8:	242e      	movs	r4, #46	@ 0x2e
 80055fa:	193b      	adds	r3, r7, r4
 80055fc:	3202      	adds	r2, #2
 80055fe:	701a      	strb	r2, [r3, #0]
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8005600:	183b      	adds	r3, r7, r0
 8005602:	7a1b      	ldrb	r3, [r3, #8]
 8005604:	099b      	lsrs	r3, r3, #6
 8005606:	b2db      	uxtb	r3, r3
 8005608:	001a      	movs	r2, r3
 800560a:	183b      	adds	r3, r7, r0
 800560c:	79db      	ldrb	r3, [r3, #7]
 800560e:	009b      	lsls	r3, r3, #2
 8005610:	18d2      	adds	r2, r2, r3
 8005612:	183b      	adds	r3, r7, r0
 8005614:	799b      	ldrb	r3, [r3, #6]
 8005616:	0299      	lsls	r1, r3, #10
 8005618:	23c0      	movs	r3, #192	@ 0xc0
 800561a:	011b      	lsls	r3, r3, #4
 800561c:	400b      	ands	r3, r1
 800561e:	18d3      	adds	r3, r2, r3
 8005620:	3301      	adds	r3, #1
 8005622:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8005624:	193b      	adds	r3, r7, r4
 8005626:	781b      	ldrb	r3, [r3, #0]
 8005628:	3b09      	subs	r3, #9
 800562a:	69fa      	ldr	r2, [r7, #28]
 800562c:	409a      	lsls	r2, r3
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8005632:	232f      	movs	r3, #47	@ 0x2f
 8005634:	18fb      	adds	r3, r7, r3
 8005636:	2200      	movs	r2, #0
 8005638:	701a      	strb	r2, [r3, #0]
		}
		break;
 800563a:	e0dc      	b.n	80057f6 <USER_SPI_ioctl+0x2f2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800563c:	4b79      	ldr	r3, [pc, #484]	@ (8005824 <USER_SPI_ioctl+0x320>)
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	001a      	movs	r2, r3
 8005642:	2304      	movs	r3, #4
 8005644:	4013      	ands	r3, r2
 8005646:	d035      	beq.n	80056b4 <USER_SPI_ioctl+0x1b0>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8005648:	2100      	movs	r1, #0
 800564a:	208d      	movs	r0, #141	@ 0x8d
 800564c:	f7ff fcb5 	bl	8004fba <send_cmd>
 8005650:	1e03      	subs	r3, r0, #0
 8005652:	d000      	beq.n	8005656 <USER_SPI_ioctl+0x152>
 8005654:	e0d1      	b.n	80057fa <USER_SPI_ioctl+0x2f6>
				xchg_spi(0xFF);
 8005656:	20ff      	movs	r0, #255	@ 0xff
 8005658:	f7ff fbaa 	bl	8004db0 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800565c:	230c      	movs	r3, #12
 800565e:	18fb      	adds	r3, r7, r3
 8005660:	2110      	movs	r1, #16
 8005662:	0018      	movs	r0, r3
 8005664:	f7ff fc40 	bl	8004ee8 <rcvr_datablock>
 8005668:	1e03      	subs	r3, r0, #0
 800566a:	d100      	bne.n	800566e <USER_SPI_ioctl+0x16a>
 800566c:	e0c5      	b.n	80057fa <USER_SPI_ioctl+0x2f6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800566e:	232e      	movs	r3, #46	@ 0x2e
 8005670:	18fb      	adds	r3, r7, r3
 8005672:	2230      	movs	r2, #48	@ 0x30
 8005674:	701a      	strb	r2, [r3, #0]
 8005676:	e008      	b.n	800568a <USER_SPI_ioctl+0x186>
 8005678:	20ff      	movs	r0, #255	@ 0xff
 800567a:	f7ff fb99 	bl	8004db0 <xchg_spi>
 800567e:	212e      	movs	r1, #46	@ 0x2e
 8005680:	187b      	adds	r3, r7, r1
 8005682:	781a      	ldrb	r2, [r3, #0]
 8005684:	187b      	adds	r3, r7, r1
 8005686:	3a01      	subs	r2, #1
 8005688:	701a      	strb	r2, [r3, #0]
 800568a:	232e      	movs	r3, #46	@ 0x2e
 800568c:	18fb      	adds	r3, r7, r3
 800568e:	781b      	ldrb	r3, [r3, #0]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d1f1      	bne.n	8005678 <USER_SPI_ioctl+0x174>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8005694:	230c      	movs	r3, #12
 8005696:	18fb      	adds	r3, r7, r3
 8005698:	7a9b      	ldrb	r3, [r3, #10]
 800569a:	091b      	lsrs	r3, r3, #4
 800569c:	b2db      	uxtb	r3, r3
 800569e:	001a      	movs	r2, r3
 80056a0:	2310      	movs	r3, #16
 80056a2:	4093      	lsls	r3, r2
 80056a4:	001a      	movs	r2, r3
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80056aa:	232f      	movs	r3, #47	@ 0x2f
 80056ac:	18fb      	adds	r3, r7, r3
 80056ae:	2200      	movs	r2, #0
 80056b0:	701a      	strb	r2, [r3, #0]
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80056b2:	e0a2      	b.n	80057fa <USER_SPI_ioctl+0x2f6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80056b4:	2100      	movs	r1, #0
 80056b6:	2009      	movs	r0, #9
 80056b8:	f7ff fc7f 	bl	8004fba <send_cmd>
 80056bc:	1e03      	subs	r3, r0, #0
 80056be:	d000      	beq.n	80056c2 <USER_SPI_ioctl+0x1be>
 80056c0:	e09b      	b.n	80057fa <USER_SPI_ioctl+0x2f6>
 80056c2:	240c      	movs	r4, #12
 80056c4:	193b      	adds	r3, r7, r4
 80056c6:	2110      	movs	r1, #16
 80056c8:	0018      	movs	r0, r3
 80056ca:	f7ff fc0d 	bl	8004ee8 <rcvr_datablock>
 80056ce:	1e03      	subs	r3, r0, #0
 80056d0:	d100      	bne.n	80056d4 <USER_SPI_ioctl+0x1d0>
 80056d2:	e092      	b.n	80057fa <USER_SPI_ioctl+0x2f6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80056d4:	4b53      	ldr	r3, [pc, #332]	@ (8005824 <USER_SPI_ioctl+0x320>)
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	001a      	movs	r2, r3
 80056da:	2302      	movs	r3, #2
 80056dc:	4013      	ands	r3, r2
 80056de:	d016      	beq.n	800570e <USER_SPI_ioctl+0x20a>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80056e0:	0021      	movs	r1, r4
 80056e2:	187b      	adds	r3, r7, r1
 80056e4:	7a9b      	ldrb	r3, [r3, #10]
 80056e6:	005b      	lsls	r3, r3, #1
 80056e8:	227e      	movs	r2, #126	@ 0x7e
 80056ea:	4013      	ands	r3, r2
 80056ec:	187a      	adds	r2, r7, r1
 80056ee:	7ad2      	ldrb	r2, [r2, #11]
 80056f0:	09d2      	lsrs	r2, r2, #7
 80056f2:	b2d2      	uxtb	r2, r2
 80056f4:	189b      	adds	r3, r3, r2
 80056f6:	1c5a      	adds	r2, r3, #1
 80056f8:	187b      	adds	r3, r7, r1
 80056fa:	7b5b      	ldrb	r3, [r3, #13]
 80056fc:	099b      	lsrs	r3, r3, #6
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	3b01      	subs	r3, #1
 8005702:	409a      	lsls	r2, r3
 8005704:	0013      	movs	r3, r2
 8005706:	001a      	movs	r2, r3
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	601a      	str	r2, [r3, #0]
 800570c:	e018      	b.n	8005740 <USER_SPI_ioctl+0x23c>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800570e:	210c      	movs	r1, #12
 8005710:	187b      	adds	r3, r7, r1
 8005712:	7a9b      	ldrb	r3, [r3, #10]
 8005714:	109b      	asrs	r3, r3, #2
 8005716:	b29b      	uxth	r3, r3
 8005718:	001a      	movs	r2, r3
 800571a:	231f      	movs	r3, #31
 800571c:	4013      	ands	r3, r2
 800571e:	3301      	adds	r3, #1
 8005720:	0008      	movs	r0, r1
 8005722:	187a      	adds	r2, r7, r1
 8005724:	7ad2      	ldrb	r2, [r2, #11]
 8005726:	00d2      	lsls	r2, r2, #3
 8005728:	2118      	movs	r1, #24
 800572a:	400a      	ands	r2, r1
 800572c:	1839      	adds	r1, r7, r0
 800572e:	7ac9      	ldrb	r1, [r1, #11]
 8005730:	0949      	lsrs	r1, r1, #5
 8005732:	b2c9      	uxtb	r1, r1
 8005734:	1852      	adds	r2, r2, r1
 8005736:	3201      	adds	r2, #1
 8005738:	4353      	muls	r3, r2
 800573a:	001a      	movs	r2, r3
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8005740:	232f      	movs	r3, #47	@ 0x2f
 8005742:	18fb      	adds	r3, r7, r3
 8005744:	2200      	movs	r2, #0
 8005746:	701a      	strb	r2, [r3, #0]
		break;
 8005748:	e057      	b.n	80057fa <USER_SPI_ioctl+0x2f6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800574a:	4b36      	ldr	r3, [pc, #216]	@ (8005824 <USER_SPI_ioctl+0x320>)
 800574c:	781b      	ldrb	r3, [r3, #0]
 800574e:	001a      	movs	r2, r3
 8005750:	2306      	movs	r3, #6
 8005752:	4013      	ands	r3, r2
 8005754:	d053      	beq.n	80057fe <USER_SPI_ioctl+0x2fa>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8005756:	240c      	movs	r4, #12
 8005758:	193a      	adds	r2, r7, r4
 800575a:	1dfb      	adds	r3, r7, #7
 800575c:	781b      	ldrb	r3, [r3, #0]
 800575e:	210b      	movs	r1, #11
 8005760:	0018      	movs	r0, r3
 8005762:	f7ff fecf 	bl	8005504 <USER_SPI_ioctl>
 8005766:	1e03      	subs	r3, r0, #0
 8005768:	d14b      	bne.n	8005802 <USER_SPI_ioctl+0x2fe>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800576a:	193b      	adds	r3, r7, r4
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	099b      	lsrs	r3, r3, #6
 8005770:	b2db      	uxtb	r3, r3
 8005772:	2b00      	cmp	r3, #0
 8005774:	d105      	bne.n	8005782 <USER_SPI_ioctl+0x27e>
 8005776:	193b      	adds	r3, r7, r4
 8005778:	7a9b      	ldrb	r3, [r3, #10]
 800577a:	001a      	movs	r2, r3
 800577c:	2340      	movs	r3, #64	@ 0x40
 800577e:	4013      	ands	r3, r2
 8005780:	d041      	beq.n	8005806 <USER_SPI_ioctl+0x302>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	623b      	str	r3, [r7, #32]
 8005786:	6a3b      	ldr	r3, [r7, #32]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800578c:	6a3b      	ldr	r3, [r7, #32]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8005792:	4b24      	ldr	r3, [pc, #144]	@ (8005824 <USER_SPI_ioctl+0x320>)
 8005794:	781b      	ldrb	r3, [r3, #0]
 8005796:	001a      	movs	r2, r3
 8005798:	2308      	movs	r3, #8
 800579a:	4013      	ands	r3, r2
 800579c:	d105      	bne.n	80057aa <USER_SPI_ioctl+0x2a6>
			st *= 512; ed *= 512;
 800579e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a0:	025b      	lsls	r3, r3, #9
 80057a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a6:	025b      	lsls	r3, r3, #9
 80057a8:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80057aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ac:	0019      	movs	r1, r3
 80057ae:	2020      	movs	r0, #32
 80057b0:	f7ff fc03 	bl	8004fba <send_cmd>
 80057b4:	1e03      	subs	r3, r0, #0
 80057b6:	d128      	bne.n	800580a <USER_SPI_ioctl+0x306>
 80057b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ba:	0019      	movs	r1, r3
 80057bc:	2021      	movs	r0, #33	@ 0x21
 80057be:	f7ff fbfc 	bl	8004fba <send_cmd>
 80057c2:	1e03      	subs	r3, r0, #0
 80057c4:	d121      	bne.n	800580a <USER_SPI_ioctl+0x306>
 80057c6:	2100      	movs	r1, #0
 80057c8:	2026      	movs	r0, #38	@ 0x26
 80057ca:	f7ff fbf6 	bl	8004fba <send_cmd>
 80057ce:	1e03      	subs	r3, r0, #0
 80057d0:	d11b      	bne.n	800580a <USER_SPI_ioctl+0x306>
 80057d2:	4b15      	ldr	r3, [pc, #84]	@ (8005828 <USER_SPI_ioctl+0x324>)
 80057d4:	0018      	movs	r0, r3
 80057d6:	f7ff fb33 	bl	8004e40 <wait_ready>
 80057da:	1e03      	subs	r3, r0, #0
 80057dc:	d015      	beq.n	800580a <USER_SPI_ioctl+0x306>
			res = RES_OK;	/* FatFs does not check result of this command */
 80057de:	232f      	movs	r3, #47	@ 0x2f
 80057e0:	18fb      	adds	r3, r7, r3
 80057e2:	2200      	movs	r2, #0
 80057e4:	701a      	strb	r2, [r3, #0]
		}
		break;
 80057e6:	e010      	b.n	800580a <USER_SPI_ioctl+0x306>

	default:
		res = RES_PARERR;
 80057e8:	232f      	movs	r3, #47	@ 0x2f
 80057ea:	18fb      	adds	r3, r7, r3
 80057ec:	2204      	movs	r2, #4
 80057ee:	701a      	strb	r2, [r3, #0]
 80057f0:	e00c      	b.n	800580c <USER_SPI_ioctl+0x308>
		break;
 80057f2:	46c0      	nop			@ (mov r8, r8)
 80057f4:	e00a      	b.n	800580c <USER_SPI_ioctl+0x308>
		break;
 80057f6:	46c0      	nop			@ (mov r8, r8)
 80057f8:	e008      	b.n	800580c <USER_SPI_ioctl+0x308>
		break;
 80057fa:	46c0      	nop			@ (mov r8, r8)
 80057fc:	e006      	b.n	800580c <USER_SPI_ioctl+0x308>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80057fe:	46c0      	nop			@ (mov r8, r8)
 8005800:	e004      	b.n	800580c <USER_SPI_ioctl+0x308>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8005802:	46c0      	nop			@ (mov r8, r8)
 8005804:	e002      	b.n	800580c <USER_SPI_ioctl+0x308>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8005806:	46c0      	nop			@ (mov r8, r8)
 8005808:	e000      	b.n	800580c <USER_SPI_ioctl+0x308>
		break;
 800580a:	46c0      	nop			@ (mov r8, r8)
	}

	despiselect();
 800580c:	f7ff fb40 	bl	8004e90 <despiselect>

	return res;
 8005810:	232f      	movs	r3, #47	@ 0x2f
 8005812:	18fb      	adds	r3, r7, r3
 8005814:	781b      	ldrb	r3, [r3, #0]
}
 8005816:	0018      	movs	r0, r3
 8005818:	46bd      	mov	sp, r7
 800581a:	b00d      	add	sp, #52	@ 0x34
 800581c:	bd90      	pop	{r4, r7, pc}
 800581e:	46c0      	nop			@ (mov r8, r8)
 8005820:	20000020 	.word	0x20000020
 8005824:	20001c20 	.word	0x20001c20
 8005828:	00007530 	.word	0x00007530

0800582c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 800582c:	b5b0      	push	{r4, r5, r7, lr}
 800582e:	b084      	sub	sp, #16
 8005830:	af00      	add	r7, sp, #0
 8005832:	0002      	movs	r2, r0
 8005834:	1dfb      	adds	r3, r7, #7
 8005836:	701a      	strb	r2, [r3, #0]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005838:	1dfb      	adds	r3, r7, #7
 800583a:	781b      	ldrb	r3, [r3, #0]
 800583c:	4a0b      	ldr	r2, [pc, #44]	@ (800586c <disk_status+0x40>)
 800583e:	009b      	lsls	r3, r3, #2
 8005840:	18d3      	adds	r3, r2, r3
 8005842:	3304      	adds	r3, #4
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	1dfa      	adds	r2, r7, #7
 800584a:	7812      	ldrb	r2, [r2, #0]
 800584c:	4907      	ldr	r1, [pc, #28]	@ (800586c <disk_status+0x40>)
 800584e:	188a      	adds	r2, r1, r2
 8005850:	7a12      	ldrb	r2, [r2, #8]
 8005852:	250f      	movs	r5, #15
 8005854:	197c      	adds	r4, r7, r5
 8005856:	0010      	movs	r0, r2
 8005858:	4798      	blx	r3
 800585a:	0003      	movs	r3, r0
 800585c:	7023      	strb	r3, [r4, #0]
  return stat;
 800585e:	197b      	adds	r3, r7, r5
 8005860:	781b      	ldrb	r3, [r3, #0]
}
 8005862:	0018      	movs	r0, r3
 8005864:	46bd      	mov	sp, r7
 8005866:	b004      	add	sp, #16
 8005868:	bdb0      	pop	{r4, r5, r7, pc}
 800586a:	46c0      	nop			@ (mov r8, r8)
 800586c:	20001c4c 	.word	0x20001c4c

08005870 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005870:	b590      	push	{r4, r7, lr}
 8005872:	b085      	sub	sp, #20
 8005874:	af00      	add	r7, sp, #0
 8005876:	0002      	movs	r2, r0
 8005878:	1dfb      	adds	r3, r7, #7
 800587a:	701a      	strb	r2, [r3, #0]
  DSTATUS stat = RES_OK;
 800587c:	200f      	movs	r0, #15
 800587e:	183b      	adds	r3, r7, r0
 8005880:	2200      	movs	r2, #0
 8005882:	701a      	strb	r2, [r3, #0]
  
  if(disk.is_initialized[pdrv] == 0)
 8005884:	1dfb      	adds	r3, r7, #7
 8005886:	781b      	ldrb	r3, [r3, #0]
 8005888:	4a10      	ldr	r2, [pc, #64]	@ (80058cc <disk_initialize+0x5c>)
 800588a:	5cd3      	ldrb	r3, [r2, r3]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d116      	bne.n	80058be <disk_initialize+0x4e>
  { 
    disk.is_initialized[pdrv] = 1;
 8005890:	1dfb      	adds	r3, r7, #7
 8005892:	781b      	ldrb	r3, [r3, #0]
 8005894:	4a0d      	ldr	r2, [pc, #52]	@ (80058cc <disk_initialize+0x5c>)
 8005896:	2101      	movs	r1, #1
 8005898:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800589a:	1dfb      	adds	r3, r7, #7
 800589c:	781b      	ldrb	r3, [r3, #0]
 800589e:	4a0b      	ldr	r2, [pc, #44]	@ (80058cc <disk_initialize+0x5c>)
 80058a0:	009b      	lsls	r3, r3, #2
 80058a2:	18d3      	adds	r3, r2, r3
 80058a4:	3304      	adds	r3, #4
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	1dfa      	adds	r2, r7, #7
 80058ac:	7812      	ldrb	r2, [r2, #0]
 80058ae:	4907      	ldr	r1, [pc, #28]	@ (80058cc <disk_initialize+0x5c>)
 80058b0:	188a      	adds	r2, r1, r2
 80058b2:	7a12      	ldrb	r2, [r2, #8]
 80058b4:	183c      	adds	r4, r7, r0
 80058b6:	0010      	movs	r0, r2
 80058b8:	4798      	blx	r3
 80058ba:	0003      	movs	r3, r0
 80058bc:	7023      	strb	r3, [r4, #0]
  }
  return stat;
 80058be:	230f      	movs	r3, #15
 80058c0:	18fb      	adds	r3, r7, r3
 80058c2:	781b      	ldrb	r3, [r3, #0]
}
 80058c4:	0018      	movs	r0, r3
 80058c6:	46bd      	mov	sp, r7
 80058c8:	b005      	add	sp, #20
 80058ca:	bd90      	pop	{r4, r7, pc}
 80058cc:	20001c4c 	.word	0x20001c4c

080058d0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80058d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058d2:	b087      	sub	sp, #28
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60b9      	str	r1, [r7, #8]
 80058d8:	607a      	str	r2, [r7, #4]
 80058da:	603b      	str	r3, [r7, #0]
 80058dc:	210f      	movs	r1, #15
 80058de:	187b      	adds	r3, r7, r1
 80058e0:	1c02      	adds	r2, r0, #0
 80058e2:	701a      	strb	r2, [r3, #0]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80058e4:	187b      	adds	r3, r7, r1
 80058e6:	781b      	ldrb	r3, [r3, #0]
 80058e8:	4a0c      	ldr	r2, [pc, #48]	@ (800591c <disk_read+0x4c>)
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	18d3      	adds	r3, r2, r3
 80058ee:	3304      	adds	r3, #4
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	689d      	ldr	r5, [r3, #8]
 80058f4:	187b      	adds	r3, r7, r1
 80058f6:	781b      	ldrb	r3, [r3, #0]
 80058f8:	4a08      	ldr	r2, [pc, #32]	@ (800591c <disk_read+0x4c>)
 80058fa:	18d3      	adds	r3, r2, r3
 80058fc:	7a18      	ldrb	r0, [r3, #8]
 80058fe:	2617      	movs	r6, #23
 8005900:	19bc      	adds	r4, r7, r6
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	68b9      	ldr	r1, [r7, #8]
 8005908:	47a8      	blx	r5
 800590a:	0003      	movs	r3, r0
 800590c:	7023      	strb	r3, [r4, #0]
  return res;
 800590e:	19bb      	adds	r3, r7, r6
 8005910:	781b      	ldrb	r3, [r3, #0]
}
 8005912:	0018      	movs	r0, r3
 8005914:	46bd      	mov	sp, r7
 8005916:	b007      	add	sp, #28
 8005918:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800591a:	46c0      	nop			@ (mov r8, r8)
 800591c:	20001c4c 	.word	0x20001c4c

08005920 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005920:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005922:	b087      	sub	sp, #28
 8005924:	af00      	add	r7, sp, #0
 8005926:	60b9      	str	r1, [r7, #8]
 8005928:	607a      	str	r2, [r7, #4]
 800592a:	603b      	str	r3, [r7, #0]
 800592c:	210f      	movs	r1, #15
 800592e:	187b      	adds	r3, r7, r1
 8005930:	1c02      	adds	r2, r0, #0
 8005932:	701a      	strb	r2, [r3, #0]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005934:	187b      	adds	r3, r7, r1
 8005936:	781b      	ldrb	r3, [r3, #0]
 8005938:	4a0c      	ldr	r2, [pc, #48]	@ (800596c <disk_write+0x4c>)
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	18d3      	adds	r3, r2, r3
 800593e:	3304      	adds	r3, #4
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	68dd      	ldr	r5, [r3, #12]
 8005944:	187b      	adds	r3, r7, r1
 8005946:	781b      	ldrb	r3, [r3, #0]
 8005948:	4a08      	ldr	r2, [pc, #32]	@ (800596c <disk_write+0x4c>)
 800594a:	18d3      	adds	r3, r2, r3
 800594c:	7a18      	ldrb	r0, [r3, #8]
 800594e:	2617      	movs	r6, #23
 8005950:	19bc      	adds	r4, r7, r6
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	687a      	ldr	r2, [r7, #4]
 8005956:	68b9      	ldr	r1, [r7, #8]
 8005958:	47a8      	blx	r5
 800595a:	0003      	movs	r3, r0
 800595c:	7023      	strb	r3, [r4, #0]
  return res;
 800595e:	19bb      	adds	r3, r7, r6
 8005960:	781b      	ldrb	r3, [r3, #0]
}
 8005962:	0018      	movs	r0, r3
 8005964:	46bd      	mov	sp, r7
 8005966:	b007      	add	sp, #28
 8005968:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800596a:	46c0      	nop			@ (mov r8, r8)
 800596c:	20001c4c 	.word	0x20001c4c

08005970 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005970:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005972:	b085      	sub	sp, #20
 8005974:	af00      	add	r7, sp, #0
 8005976:	603a      	str	r2, [r7, #0]
 8005978:	1dfb      	adds	r3, r7, #7
 800597a:	1c02      	adds	r2, r0, #0
 800597c:	701a      	strb	r2, [r3, #0]
 800597e:	1dbb      	adds	r3, r7, #6
 8005980:	1c0a      	adds	r2, r1, #0
 8005982:	701a      	strb	r2, [r3, #0]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005984:	1dfb      	adds	r3, r7, #7
 8005986:	781b      	ldrb	r3, [r3, #0]
 8005988:	4a0c      	ldr	r2, [pc, #48]	@ (80059bc <disk_ioctl+0x4c>)
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	18d3      	adds	r3, r2, r3
 800598e:	3304      	adds	r3, #4
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	1dfa      	adds	r2, r7, #7
 8005996:	7812      	ldrb	r2, [r2, #0]
 8005998:	4908      	ldr	r1, [pc, #32]	@ (80059bc <disk_ioctl+0x4c>)
 800599a:	188a      	adds	r2, r1, r2
 800599c:	7a10      	ldrb	r0, [r2, #8]
 800599e:	260f      	movs	r6, #15
 80059a0:	19bc      	adds	r4, r7, r6
 80059a2:	683d      	ldr	r5, [r7, #0]
 80059a4:	1dba      	adds	r2, r7, #6
 80059a6:	7811      	ldrb	r1, [r2, #0]
 80059a8:	002a      	movs	r2, r5
 80059aa:	4798      	blx	r3
 80059ac:	0003      	movs	r3, r0
 80059ae:	7023      	strb	r3, [r4, #0]
  return res;
 80059b0:	19bb      	adds	r3, r7, r6
 80059b2:	781b      	ldrb	r3, [r3, #0]
}
 80059b4:	0018      	movs	r0, r3
 80059b6:	46bd      	mov	sp, r7
 80059b8:	b005      	add	sp, #20
 80059ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059bc:	20001c4c 	.word	0x20001c4c

080059c0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b086      	sub	sp, #24
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	60f8      	str	r0, [r7, #12]
 80059c8:	60b9      	str	r1, [r7, #8]
 80059ca:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 80059d4:	e007      	b.n	80059e6 <mem_cpy+0x26>
		*d++ = *s++;
 80059d6:	693a      	ldr	r2, [r7, #16]
 80059d8:	1c53      	adds	r3, r2, #1
 80059da:	613b      	str	r3, [r7, #16]
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	1c59      	adds	r1, r3, #1
 80059e0:	6179      	str	r1, [r7, #20]
 80059e2:	7812      	ldrb	r2, [r2, #0]
 80059e4:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	1e5a      	subs	r2, r3, #1
 80059ea:	607a      	str	r2, [r7, #4]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d1f2      	bne.n	80059d6 <mem_cpy+0x16>
}
 80059f0:	46c0      	nop			@ (mov r8, r8)
 80059f2:	46c0      	nop			@ (mov r8, r8)
 80059f4:	46bd      	mov	sp, r7
 80059f6:	b006      	add	sp, #24
 80059f8:	bd80      	pop	{r7, pc}

080059fa <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 80059fa:	b580      	push	{r7, lr}
 80059fc:	b086      	sub	sp, #24
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	60f8      	str	r0, [r7, #12]
 8005a02:	60b9      	str	r1, [r7, #8]
 8005a04:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8005a0a:	e005      	b.n	8005a18 <mem_set+0x1e>
		*d++ = (BYTE)val;
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	1c5a      	adds	r2, r3, #1
 8005a10:	617a      	str	r2, [r7, #20]
 8005a12:	68ba      	ldr	r2, [r7, #8]
 8005a14:	b2d2      	uxtb	r2, r2
 8005a16:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	1e5a      	subs	r2, r3, #1
 8005a1c:	607a      	str	r2, [r7, #4]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d1f4      	bne.n	8005a0c <mem_set+0x12>
}
 8005a22:	46c0      	nop			@ (mov r8, r8)
 8005a24:	46c0      	nop			@ (mov r8, r8)
 8005a26:	46bd      	mov	sp, r7
 8005a28:	b006      	add	sp, #24
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b088      	sub	sp, #32
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	60f8      	str	r0, [r7, #12]
 8005a34:	60b9      	str	r1, [r7, #8]
 8005a36:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	61fb      	str	r3, [r7, #28]
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005a40:	2300      	movs	r3, #0
 8005a42:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8005a44:	46c0      	nop			@ (mov r8, r8)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	1e5a      	subs	r2, r3, #1
 8005a4a:	607a      	str	r2, [r7, #4]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d00d      	beq.n	8005a6c <mem_cmp+0x40>
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	1c5a      	adds	r2, r3, #1
 8005a54:	61fa      	str	r2, [r7, #28]
 8005a56:	781b      	ldrb	r3, [r3, #0]
 8005a58:	0019      	movs	r1, r3
 8005a5a:	69bb      	ldr	r3, [r7, #24]
 8005a5c:	1c5a      	adds	r2, r3, #1
 8005a5e:	61ba      	str	r2, [r7, #24]
 8005a60:	781b      	ldrb	r3, [r3, #0]
 8005a62:	1acb      	subs	r3, r1, r3
 8005a64:	617b      	str	r3, [r7, #20]
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d0ec      	beq.n	8005a46 <mem_cmp+0x1a>
	return r;
 8005a6c:	697b      	ldr	r3, [r7, #20]
}
 8005a6e:	0018      	movs	r0, r3
 8005a70:	46bd      	mov	sp, r7
 8005a72:	b008      	add	sp, #32
 8005a74:	bd80      	pop	{r7, pc}

08005a76 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 8005a76:	b580      	push	{r7, lr}
 8005a78:	b082      	sub	sp, #8
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	6078      	str	r0, [r7, #4]
 8005a7e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005a80:	e002      	b.n	8005a88 <chk_chr+0x12>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	3301      	adds	r3, #1
 8005a86:	607b      	str	r3, [r7, #4]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	781b      	ldrb	r3, [r3, #0]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d005      	beq.n	8005a9c <chk_chr+0x26>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	781b      	ldrb	r3, [r3, #0]
 8005a94:	001a      	movs	r2, r3
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d1f2      	bne.n	8005a82 <chk_chr+0xc>
	return *str;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	781b      	ldrb	r3, [r3, #0]
}
 8005aa0:	0018      	movs	r0, r3
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	b002      	add	sp, #8
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	60bb      	str	r3, [r7, #8]
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	60fb      	str	r3, [r7, #12]
 8005aba:	e038      	b.n	8005b2e <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 8005abc:	492f      	ldr	r1, [pc, #188]	@ (8005b7c <chk_lock+0xd4>)
 8005abe:	68fa      	ldr	r2, [r7, #12]
 8005ac0:	0013      	movs	r3, r2
 8005ac2:	005b      	lsls	r3, r3, #1
 8005ac4:	189b      	adds	r3, r3, r2
 8005ac6:	009b      	lsls	r3, r3, #2
 8005ac8:	585b      	ldr	r3, [r3, r1]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d02a      	beq.n	8005b24 <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8005ace:	492b      	ldr	r1, [pc, #172]	@ (8005b7c <chk_lock+0xd4>)
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	0013      	movs	r3, r2
 8005ad4:	005b      	lsls	r3, r3, #1
 8005ad6:	189b      	adds	r3, r3, r2
 8005ad8:	009b      	lsls	r3, r3, #2
 8005ada:	585a      	ldr	r2, [r3, r1]
 8005adc:	6879      	ldr	r1, [r7, #4]
 8005ade:	2380      	movs	r3, #128	@ 0x80
 8005ae0:	009b      	lsls	r3, r3, #2
 8005ae2:	58cb      	ldr	r3, [r1, r3]
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d11f      	bne.n	8005b28 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 8005ae8:	4924      	ldr	r1, [pc, #144]	@ (8005b7c <chk_lock+0xd4>)
 8005aea:	68fa      	ldr	r2, [r7, #12]
 8005aec:	0013      	movs	r3, r2
 8005aee:	005b      	lsls	r3, r3, #1
 8005af0:	189b      	adds	r3, r3, r2
 8005af2:	009b      	lsls	r3, r3, #2
 8005af4:	18cb      	adds	r3, r1, r3
 8005af6:	3304      	adds	r3, #4
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	6879      	ldr	r1, [r7, #4]
 8005afc:	2382      	movs	r3, #130	@ 0x82
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	58cb      	ldr	r3, [r1, r3]
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d110      	bne.n	8005b28 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8005b06:	491d      	ldr	r1, [pc, #116]	@ (8005b7c <chk_lock+0xd4>)
 8005b08:	68fa      	ldr	r2, [r7, #12]
 8005b0a:	0013      	movs	r3, r2
 8005b0c:	005b      	lsls	r3, r3, #1
 8005b0e:	189b      	adds	r3, r3, r2
 8005b10:	009b      	lsls	r3, r3, #2
 8005b12:	18cb      	adds	r3, r1, r3
 8005b14:	3308      	adds	r3, #8
 8005b16:	881a      	ldrh	r2, [r3, #0]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	4919      	ldr	r1, [pc, #100]	@ (8005b80 <chk_lock+0xd8>)
 8005b1c:	5a5b      	ldrh	r3, [r3, r1]
				Files[i].clu == dp->sclust &&
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d102      	bne.n	8005b28 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8005b22:	e007      	b.n	8005b34 <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 8005b24:	2301      	movs	r3, #1
 8005b26:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	3301      	adds	r3, #1
 8005b2c:	60fb      	str	r3, [r7, #12]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d9c3      	bls.n	8005abc <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2b02      	cmp	r3, #2
 8005b38:	d109      	bne.n	8005b4e <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d102      	bne.n	8005b46 <chk_lock+0x9e>
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	2b02      	cmp	r3, #2
 8005b44:	d101      	bne.n	8005b4a <chk_lock+0xa2>
 8005b46:	2300      	movs	r3, #0
 8005b48:	e014      	b.n	8005b74 <chk_lock+0xcc>
 8005b4a:	2312      	movs	r3, #18
 8005b4c:	e012      	b.n	8005b74 <chk_lock+0xcc>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d10c      	bne.n	8005b6e <chk_lock+0xc6>
 8005b54:	4909      	ldr	r1, [pc, #36]	@ (8005b7c <chk_lock+0xd4>)
 8005b56:	68fa      	ldr	r2, [r7, #12]
 8005b58:	0013      	movs	r3, r2
 8005b5a:	005b      	lsls	r3, r3, #1
 8005b5c:	189b      	adds	r3, r3, r2
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	18cb      	adds	r3, r1, r3
 8005b62:	330a      	adds	r3, #10
 8005b64:	881a      	ldrh	r2, [r3, #0]
 8005b66:	2380      	movs	r3, #128	@ 0x80
 8005b68:	005b      	lsls	r3, r3, #1
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d101      	bne.n	8005b72 <chk_lock+0xca>
 8005b6e:	2310      	movs	r3, #16
 8005b70:	e000      	b.n	8005b74 <chk_lock+0xcc>
 8005b72:	2300      	movs	r3, #0
}
 8005b74:	0018      	movs	r0, r3
 8005b76:	46bd      	mov	sp, r7
 8005b78:	b004      	add	sp, #16
 8005b7a:	bd80      	pop	{r7, pc}
 8005b7c:	20001c34 	.word	0x20001c34
 8005b80:	00000206 	.word	0x00000206

08005b84 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b082      	sub	sp, #8
 8005b88:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	607b      	str	r3, [r7, #4]
 8005b8e:	e002      	b.n	8005b96 <enq_lock+0x12>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	3301      	adds	r3, #1
 8005b94:	607b      	str	r3, [r7, #4]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d808      	bhi.n	8005bae <enq_lock+0x2a>
 8005b9c:	4908      	ldr	r1, [pc, #32]	@ (8005bc0 <enq_lock+0x3c>)
 8005b9e:	687a      	ldr	r2, [r7, #4]
 8005ba0:	0013      	movs	r3, r2
 8005ba2:	005b      	lsls	r3, r3, #1
 8005ba4:	189b      	adds	r3, r3, r2
 8005ba6:	009b      	lsls	r3, r3, #2
 8005ba8:	585b      	ldr	r3, [r3, r1]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d1f0      	bne.n	8005b90 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	3b02      	subs	r3, #2
 8005bb2:	1e5a      	subs	r2, r3, #1
 8005bb4:	4193      	sbcs	r3, r2
 8005bb6:	b2db      	uxtb	r3, r3
}
 8005bb8:	0018      	movs	r0, r3
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	b002      	add	sp, #8
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	20001c34 	.word	0x20001c34

08005bc4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b084      	sub	sp, #16
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
 8005bcc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005bce:	2300      	movs	r3, #0
 8005bd0:	60fb      	str	r3, [r7, #12]
 8005bd2:	e02c      	b.n	8005c2e <inc_lock+0x6a>
		if (Files[i].fs == dp->fs &&
 8005bd4:	4955      	ldr	r1, [pc, #340]	@ (8005d2c <inc_lock+0x168>)
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	0013      	movs	r3, r2
 8005bda:	005b      	lsls	r3, r3, #1
 8005bdc:	189b      	adds	r3, r3, r2
 8005bde:	009b      	lsls	r3, r3, #2
 8005be0:	585a      	ldr	r2, [r3, r1]
 8005be2:	6879      	ldr	r1, [r7, #4]
 8005be4:	2380      	movs	r3, #128	@ 0x80
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	58cb      	ldr	r3, [r1, r3]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	d11c      	bne.n	8005c28 <inc_lock+0x64>
			Files[i].clu == dp->sclust &&
 8005bee:	494f      	ldr	r1, [pc, #316]	@ (8005d2c <inc_lock+0x168>)
 8005bf0:	68fa      	ldr	r2, [r7, #12]
 8005bf2:	0013      	movs	r3, r2
 8005bf4:	005b      	lsls	r3, r3, #1
 8005bf6:	189b      	adds	r3, r3, r2
 8005bf8:	009b      	lsls	r3, r3, #2
 8005bfa:	18cb      	adds	r3, r1, r3
 8005bfc:	3304      	adds	r3, #4
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	6879      	ldr	r1, [r7, #4]
 8005c02:	2382      	movs	r3, #130	@ 0x82
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	58cb      	ldr	r3, [r1, r3]
		if (Files[i].fs == dp->fs &&
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d10d      	bne.n	8005c28 <inc_lock+0x64>
			Files[i].idx == dp->index) break;
 8005c0c:	4947      	ldr	r1, [pc, #284]	@ (8005d2c <inc_lock+0x168>)
 8005c0e:	68fa      	ldr	r2, [r7, #12]
 8005c10:	0013      	movs	r3, r2
 8005c12:	005b      	lsls	r3, r3, #1
 8005c14:	189b      	adds	r3, r3, r2
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	18cb      	adds	r3, r1, r3
 8005c1a:	3308      	adds	r3, #8
 8005c1c:	881a      	ldrh	r2, [r3, #0]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	4943      	ldr	r1, [pc, #268]	@ (8005d30 <inc_lock+0x16c>)
 8005c22:	5a5b      	ldrh	r3, [r3, r1]
			Files[i].clu == dp->sclust &&
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d006      	beq.n	8005c36 <inc_lock+0x72>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	3301      	adds	r3, #1
 8005c2c:	60fb      	str	r3, [r7, #12]
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d9cf      	bls.n	8005bd4 <inc_lock+0x10>
 8005c34:	e000      	b.n	8005c38 <inc_lock+0x74>
			Files[i].idx == dp->index) break;
 8005c36:	46c0      	nop			@ (mov r8, r8)
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2b02      	cmp	r3, #2
 8005c3c:	d145      	bne.n	8005cca <inc_lock+0x106>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	60fb      	str	r3, [r7, #12]
 8005c42:	e002      	b.n	8005c4a <inc_lock+0x86>
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	3301      	adds	r3, #1
 8005c48:	60fb      	str	r3, [r7, #12]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d808      	bhi.n	8005c62 <inc_lock+0x9e>
 8005c50:	4936      	ldr	r1, [pc, #216]	@ (8005d2c <inc_lock+0x168>)
 8005c52:	68fa      	ldr	r2, [r7, #12]
 8005c54:	0013      	movs	r3, r2
 8005c56:	005b      	lsls	r3, r3, #1
 8005c58:	189b      	adds	r3, r3, r2
 8005c5a:	009b      	lsls	r3, r3, #2
 8005c5c:	585b      	ldr	r3, [r3, r1]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d1f0      	bne.n	8005c44 <inc_lock+0x80>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2b02      	cmp	r3, #2
 8005c66:	d101      	bne.n	8005c6c <inc_lock+0xa8>
 8005c68:	2300      	movs	r3, #0
 8005c6a:	e05a      	b.n	8005d22 <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	2380      	movs	r3, #128	@ 0x80
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	58d0      	ldr	r0, [r2, r3]
 8005c74:	492d      	ldr	r1, [pc, #180]	@ (8005d2c <inc_lock+0x168>)
 8005c76:	68fa      	ldr	r2, [r7, #12]
 8005c78:	0013      	movs	r3, r2
 8005c7a:	005b      	lsls	r3, r3, #1
 8005c7c:	189b      	adds	r3, r3, r2
 8005c7e:	009b      	lsls	r3, r3, #2
 8005c80:	5058      	str	r0, [r3, r1]
		Files[i].clu = dp->sclust;
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	2382      	movs	r3, #130	@ 0x82
 8005c86:	009b      	lsls	r3, r3, #2
 8005c88:	58d1      	ldr	r1, [r2, r3]
 8005c8a:	4828      	ldr	r0, [pc, #160]	@ (8005d2c <inc_lock+0x168>)
 8005c8c:	68fa      	ldr	r2, [r7, #12]
 8005c8e:	0013      	movs	r3, r2
 8005c90:	005b      	lsls	r3, r3, #1
 8005c92:	189b      	adds	r3, r3, r2
 8005c94:	009b      	lsls	r3, r3, #2
 8005c96:	18c3      	adds	r3, r0, r3
 8005c98:	3304      	adds	r3, #4
 8005c9a:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4a24      	ldr	r2, [pc, #144]	@ (8005d30 <inc_lock+0x16c>)
 8005ca0:	5a98      	ldrh	r0, [r3, r2]
 8005ca2:	4922      	ldr	r1, [pc, #136]	@ (8005d2c <inc_lock+0x168>)
 8005ca4:	68fa      	ldr	r2, [r7, #12]
 8005ca6:	0013      	movs	r3, r2
 8005ca8:	005b      	lsls	r3, r3, #1
 8005caa:	189b      	adds	r3, r3, r2
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	18cb      	adds	r3, r1, r3
 8005cb0:	3308      	adds	r3, #8
 8005cb2:	1c02      	adds	r2, r0, #0
 8005cb4:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8005cb6:	491d      	ldr	r1, [pc, #116]	@ (8005d2c <inc_lock+0x168>)
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	0013      	movs	r3, r2
 8005cbc:	005b      	lsls	r3, r3, #1
 8005cbe:	189b      	adds	r3, r3, r2
 8005cc0:	009b      	lsls	r3, r3, #2
 8005cc2:	18cb      	adds	r3, r1, r3
 8005cc4:	330a      	adds	r3, #10
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d00c      	beq.n	8005cea <inc_lock+0x126>
 8005cd0:	4916      	ldr	r1, [pc, #88]	@ (8005d2c <inc_lock+0x168>)
 8005cd2:	68fa      	ldr	r2, [r7, #12]
 8005cd4:	0013      	movs	r3, r2
 8005cd6:	005b      	lsls	r3, r3, #1
 8005cd8:	189b      	adds	r3, r3, r2
 8005cda:	009b      	lsls	r3, r3, #2
 8005cdc:	18cb      	adds	r3, r1, r3
 8005cde:	330a      	adds	r3, #10
 8005ce0:	881b      	ldrh	r3, [r3, #0]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d001      	beq.n	8005cea <inc_lock+0x126>
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	e01b      	b.n	8005d22 <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d10b      	bne.n	8005d08 <inc_lock+0x144>
 8005cf0:	490e      	ldr	r1, [pc, #56]	@ (8005d2c <inc_lock+0x168>)
 8005cf2:	68fa      	ldr	r2, [r7, #12]
 8005cf4:	0013      	movs	r3, r2
 8005cf6:	005b      	lsls	r3, r3, #1
 8005cf8:	189b      	adds	r3, r3, r2
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	18cb      	adds	r3, r1, r3
 8005cfe:	330a      	adds	r3, #10
 8005d00:	881b      	ldrh	r3, [r3, #0]
 8005d02:	3301      	adds	r3, #1
 8005d04:	b29a      	uxth	r2, r3
 8005d06:	e001      	b.n	8005d0c <inc_lock+0x148>
 8005d08:	2380      	movs	r3, #128	@ 0x80
 8005d0a:	005a      	lsls	r2, r3, #1
 8005d0c:	4807      	ldr	r0, [pc, #28]	@ (8005d2c <inc_lock+0x168>)
 8005d0e:	68f9      	ldr	r1, [r7, #12]
 8005d10:	000b      	movs	r3, r1
 8005d12:	005b      	lsls	r3, r3, #1
 8005d14:	185b      	adds	r3, r3, r1
 8005d16:	009b      	lsls	r3, r3, #2
 8005d18:	18c3      	adds	r3, r0, r3
 8005d1a:	330a      	adds	r3, #10
 8005d1c:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	3301      	adds	r3, #1
}
 8005d22:	0018      	movs	r0, r3
 8005d24:	46bd      	mov	sp, r7
 8005d26:	b004      	add	sp, #16
 8005d28:	bd80      	pop	{r7, pc}
 8005d2a:	46c0      	nop			@ (mov r8, r8)
 8005d2c:	20001c34 	.word	0x20001c34
 8005d30:	00000206 	.word	0x00000206

08005d34 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005d34:	b590      	push	{r4, r7, lr}
 8005d36:	b085      	sub	sp, #20
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	3b01      	subs	r3, #1
 8005d40:	607b      	str	r3, [r7, #4]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d83b      	bhi.n	8005dc0 <dec_lock+0x8c>
		n = Files[i].ctr;
 8005d48:	240e      	movs	r4, #14
 8005d4a:	1939      	adds	r1, r7, r4
 8005d4c:	4822      	ldr	r0, [pc, #136]	@ (8005dd8 <dec_lock+0xa4>)
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	0013      	movs	r3, r2
 8005d52:	005b      	lsls	r3, r3, #1
 8005d54:	189b      	adds	r3, r3, r2
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	18c3      	adds	r3, r0, r3
 8005d5a:	330a      	adds	r3, #10
 8005d5c:	881b      	ldrh	r3, [r3, #0]
 8005d5e:	800b      	strh	r3, [r1, #0]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005d60:	193b      	adds	r3, r7, r4
 8005d62:	881a      	ldrh	r2, [r3, #0]
 8005d64:	2380      	movs	r3, #128	@ 0x80
 8005d66:	005b      	lsls	r3, r3, #1
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d102      	bne.n	8005d72 <dec_lock+0x3e>
 8005d6c:	193b      	adds	r3, r7, r4
 8005d6e:	2200      	movs	r2, #0
 8005d70:	801a      	strh	r2, [r3, #0]
		if (n) n--;					/* Decrement read mode open count */
 8005d72:	210e      	movs	r1, #14
 8005d74:	187b      	adds	r3, r7, r1
 8005d76:	881b      	ldrh	r3, [r3, #0]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d004      	beq.n	8005d86 <dec_lock+0x52>
 8005d7c:	187b      	adds	r3, r7, r1
 8005d7e:	881a      	ldrh	r2, [r3, #0]
 8005d80:	187b      	adds	r3, r7, r1
 8005d82:	3a01      	subs	r2, #1
 8005d84:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = n;
 8005d86:	4914      	ldr	r1, [pc, #80]	@ (8005dd8 <dec_lock+0xa4>)
 8005d88:	687a      	ldr	r2, [r7, #4]
 8005d8a:	0013      	movs	r3, r2
 8005d8c:	005b      	lsls	r3, r3, #1
 8005d8e:	189b      	adds	r3, r3, r2
 8005d90:	009b      	lsls	r3, r3, #2
 8005d92:	18cb      	adds	r3, r1, r3
 8005d94:	330a      	adds	r3, #10
 8005d96:	210e      	movs	r1, #14
 8005d98:	187a      	adds	r2, r7, r1
 8005d9a:	8812      	ldrh	r2, [r2, #0]
 8005d9c:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005d9e:	187b      	adds	r3, r7, r1
 8005da0:	881b      	ldrh	r3, [r3, #0]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d107      	bne.n	8005db6 <dec_lock+0x82>
 8005da6:	490c      	ldr	r1, [pc, #48]	@ (8005dd8 <dec_lock+0xa4>)
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	0013      	movs	r3, r2
 8005dac:	005b      	lsls	r3, r3, #1
 8005dae:	189b      	adds	r3, r3, r2
 8005db0:	009b      	lsls	r3, r3, #2
 8005db2:	2200      	movs	r2, #0
 8005db4:	505a      	str	r2, [r3, r1]
		res = FR_OK;
 8005db6:	230d      	movs	r3, #13
 8005db8:	18fb      	adds	r3, r7, r3
 8005dba:	2200      	movs	r2, #0
 8005dbc:	701a      	strb	r2, [r3, #0]
 8005dbe:	e003      	b.n	8005dc8 <dec_lock+0x94>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005dc0:	230d      	movs	r3, #13
 8005dc2:	18fb      	adds	r3, r7, r3
 8005dc4:	2202      	movs	r2, #2
 8005dc6:	701a      	strb	r2, [r3, #0]
	}
	return res;
 8005dc8:	230d      	movs	r3, #13
 8005dca:	18fb      	adds	r3, r7, r3
 8005dcc:	781b      	ldrb	r3, [r3, #0]
}
 8005dce:	0018      	movs	r0, r3
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	b005      	add	sp, #20
 8005dd4:	bd90      	pop	{r4, r7, pc}
 8005dd6:	46c0      	nop			@ (mov r8, r8)
 8005dd8:	20001c34 	.word	0x20001c34

08005ddc <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b084      	sub	sp, #16
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005de4:	2300      	movs	r3, #0
 8005de6:	60fb      	str	r3, [r7, #12]
 8005de8:	e014      	b.n	8005e14 <clear_lock+0x38>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005dea:	490e      	ldr	r1, [pc, #56]	@ (8005e24 <clear_lock+0x48>)
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	0013      	movs	r3, r2
 8005df0:	005b      	lsls	r3, r3, #1
 8005df2:	189b      	adds	r3, r3, r2
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	585b      	ldr	r3, [r3, r1]
 8005df8:	687a      	ldr	r2, [r7, #4]
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d107      	bne.n	8005e0e <clear_lock+0x32>
 8005dfe:	4909      	ldr	r1, [pc, #36]	@ (8005e24 <clear_lock+0x48>)
 8005e00:	68fa      	ldr	r2, [r7, #12]
 8005e02:	0013      	movs	r3, r2
 8005e04:	005b      	lsls	r3, r3, #1
 8005e06:	189b      	adds	r3, r3, r2
 8005e08:	009b      	lsls	r3, r3, #2
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	505a      	str	r2, [r3, r1]
	for (i = 0; i < _FS_LOCK; i++) {
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	3301      	adds	r3, #1
 8005e12:	60fb      	str	r3, [r7, #12]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d9e7      	bls.n	8005dea <clear_lock+0xe>
	}
}
 8005e1a:	46c0      	nop			@ (mov r8, r8)
 8005e1c:	46c0      	nop			@ (mov r8, r8)
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	b004      	add	sp, #16
 8005e22:	bd80      	pop	{r7, pc}
 8005e24:	20001c34 	.word	0x20001c34

08005e28 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8005e28:	b590      	push	{r4, r7, lr}
 8005e2a:	b087      	sub	sp, #28
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005e30:	240f      	movs	r4, #15
 8005e32:	193b      	adds	r3, r7, r4
 8005e34:	2200      	movs	r2, #0
 8005e36:	701a      	strb	r2, [r3, #0]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005e38:	687a      	ldr	r2, [r7, #4]
 8005e3a:	2381      	movs	r3, #129	@ 0x81
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	5cd3      	ldrb	r3, [r2, r3]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d03d      	beq.n	8005ec0 <sync_window+0x98>
		wsect = fs->winsect;	/* Current sector number */
 8005e44:	687a      	ldr	r2, [r7, #4]
 8005e46:	238b      	movs	r3, #139	@ 0x8b
 8005e48:	009b      	lsls	r3, r3, #2
 8005e4a:	58d3      	ldr	r3, [r2, r3]
 8005e4c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	4a1f      	ldr	r2, [pc, #124]	@ (8005ed0 <sync_window+0xa8>)
 8005e52:	5c98      	ldrb	r0, [r3, r2]
 8005e54:	6879      	ldr	r1, [r7, #4]
 8005e56:	697a      	ldr	r2, [r7, #20]
 8005e58:	2301      	movs	r3, #1
 8005e5a:	f7ff fd61 	bl	8005920 <disk_write>
 8005e5e:	1e03      	subs	r3, r0, #0
 8005e60:	d003      	beq.n	8005e6a <sync_window+0x42>
			res = FR_DISK_ERR;
 8005e62:	193b      	adds	r3, r7, r4
 8005e64:	2201      	movs	r2, #1
 8005e66:	701a      	strb	r2, [r3, #0]
 8005e68:	e02a      	b.n	8005ec0 <sync_window+0x98>
		} else {
			fs->wflag = 0;
 8005e6a:	687a      	ldr	r2, [r7, #4]
 8005e6c:	2381      	movs	r3, #129	@ 0x81
 8005e6e:	009b      	lsls	r3, r3, #2
 8005e70:	2100      	movs	r1, #0
 8005e72:	54d1      	strb	r1, [r2, r3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005e74:	687a      	ldr	r2, [r7, #4]
 8005e76:	2388      	movs	r3, #136	@ 0x88
 8005e78:	009b      	lsls	r3, r3, #2
 8005e7a:	58d3      	ldr	r3, [r2, r3]
 8005e7c:	697a      	ldr	r2, [r7, #20]
 8005e7e:	1ad2      	subs	r2, r2, r3
 8005e80:	6879      	ldr	r1, [r7, #4]
 8005e82:	2386      	movs	r3, #134	@ 0x86
 8005e84:	009b      	lsls	r3, r3, #2
 8005e86:	58cb      	ldr	r3, [r1, r3]
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d219      	bcs.n	8005ec0 <sync_window+0x98>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	4a11      	ldr	r2, [pc, #68]	@ (8005ed4 <sync_window+0xac>)
 8005e90:	5c9b      	ldrb	r3, [r3, r2]
 8005e92:	613b      	str	r3, [r7, #16]
 8005e94:	e011      	b.n	8005eba <sync_window+0x92>
					wsect += fs->fsize;
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	2386      	movs	r3, #134	@ 0x86
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	58d3      	ldr	r3, [r2, r3]
 8005e9e:	697a      	ldr	r2, [r7, #20]
 8005ea0:	18d3      	adds	r3, r2, r3
 8005ea2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a0a      	ldr	r2, [pc, #40]	@ (8005ed0 <sync_window+0xa8>)
 8005ea8:	5c98      	ldrb	r0, [r3, r2]
 8005eaa:	6879      	ldr	r1, [r7, #4]
 8005eac:	697a      	ldr	r2, [r7, #20]
 8005eae:	2301      	movs	r3, #1
 8005eb0:	f7ff fd36 	bl	8005920 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	613b      	str	r3, [r7, #16]
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	2b01      	cmp	r3, #1
 8005ebe:	d8ea      	bhi.n	8005e96 <sync_window+0x6e>
				}
			}
		}
	}
	return res;
 8005ec0:	230f      	movs	r3, #15
 8005ec2:	18fb      	adds	r3, r7, r3
 8005ec4:	781b      	ldrb	r3, [r3, #0]
}
 8005ec6:	0018      	movs	r0, r3
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	b007      	add	sp, #28
 8005ecc:	bd90      	pop	{r4, r7, pc}
 8005ece:	46c0      	nop			@ (mov r8, r8)
 8005ed0:	00000201 	.word	0x00000201
 8005ed4:	00000203 	.word	0x00000203

08005ed8 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8005ed8:	b5b0      	push	{r4, r5, r7, lr}
 8005eda:	b084      	sub	sp, #16
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005ee2:	240f      	movs	r4, #15
 8005ee4:	193b      	adds	r3, r7, r4
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	701a      	strb	r2, [r3, #0]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005eea:	687a      	ldr	r2, [r7, #4]
 8005eec:	238b      	movs	r3, #139	@ 0x8b
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	58d3      	ldr	r3, [r2, r3]
 8005ef2:	683a      	ldr	r2, [r7, #0]
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d021      	beq.n	8005f3c <move_window+0x64>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005ef8:	0025      	movs	r5, r4
 8005efa:	193c      	adds	r4, r7, r4
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	0018      	movs	r0, r3
 8005f00:	f7ff ff92 	bl	8005e28 <sync_window>
 8005f04:	0003      	movs	r3, r0
 8005f06:	7023      	strb	r3, [r4, #0]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005f08:	002c      	movs	r4, r5
 8005f0a:	193b      	adds	r3, r7, r4
 8005f0c:	781b      	ldrb	r3, [r3, #0]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d114      	bne.n	8005f3c <move_window+0x64>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a0d      	ldr	r2, [pc, #52]	@ (8005f4c <move_window+0x74>)
 8005f16:	5c98      	ldrb	r0, [r3, r2]
 8005f18:	6879      	ldr	r1, [r7, #4]
 8005f1a:	683a      	ldr	r2, [r7, #0]
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	f7ff fcd7 	bl	80058d0 <disk_read>
 8005f22:	1e03      	subs	r3, r0, #0
 8005f24:	d005      	beq.n	8005f32 <move_window+0x5a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005f26:	2301      	movs	r3, #1
 8005f28:	425b      	negs	r3, r3
 8005f2a:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005f2c:	193b      	adds	r3, r7, r4
 8005f2e:	2201      	movs	r2, #1
 8005f30:	701a      	strb	r2, [r3, #0]
			}
			fs->winsect = sector;
 8005f32:	687a      	ldr	r2, [r7, #4]
 8005f34:	238b      	movs	r3, #139	@ 0x8b
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	6839      	ldr	r1, [r7, #0]
 8005f3a:	50d1      	str	r1, [r2, r3]
		}
	}
	return res;
 8005f3c:	230f      	movs	r3, #15
 8005f3e:	18fb      	adds	r3, r7, r3
 8005f40:	781b      	ldrb	r3, [r3, #0]
}
 8005f42:	0018      	movs	r0, r3
 8005f44:	46bd      	mov	sp, r7
 8005f46:	b004      	add	sp, #16
 8005f48:	bdb0      	pop	{r4, r5, r7, pc}
 8005f4a:	46c0      	nop			@ (mov r8, r8)
 8005f4c:	00000201 	.word	0x00000201

08005f50 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8005f50:	b5b0      	push	{r4, r5, r7, lr}
 8005f52:	b084      	sub	sp, #16
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005f58:	250f      	movs	r5, #15
 8005f5a:	197c      	adds	r4, r7, r5
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	0018      	movs	r0, r3
 8005f60:	f7ff ff62 	bl	8005e28 <sync_window>
 8005f64:	0003      	movs	r3, r0
 8005f66:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 8005f68:	197b      	adds	r3, r7, r5
 8005f6a:	781b      	ldrb	r3, [r3, #0]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d000      	beq.n	8005f72 <sync_fs+0x22>
 8005f70:	e0b4      	b.n	80060dc <sync_fs+0x18c>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	2380      	movs	r3, #128	@ 0x80
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	5cd3      	ldrb	r3, [r2, r3]
 8005f7a:	2b03      	cmp	r3, #3
 8005f7c:	d000      	beq.n	8005f80 <sync_fs+0x30>
 8005f7e:	e09f      	b.n	80060c0 <sync_fs+0x170>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	4a5a      	ldr	r2, [pc, #360]	@ (80060ec <sync_fs+0x19c>)
 8005f84:	5c9b      	ldrb	r3, [r3, r2]
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d000      	beq.n	8005f8c <sync_fs+0x3c>
 8005f8a:	e099      	b.n	80060c0 <sync_fs+0x170>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2280      	movs	r2, #128	@ 0x80
 8005f90:	0092      	lsls	r2, r2, #2
 8005f92:	2100      	movs	r1, #0
 8005f94:	0018      	movs	r0, r3
 8005f96:	f7ff fd30 	bl	80059fa <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8005f9a:	687a      	ldr	r2, [r7, #4]
 8005f9c:	23ff      	movs	r3, #255	@ 0xff
 8005f9e:	005b      	lsls	r3, r3, #1
 8005fa0:	2155      	movs	r1, #85	@ 0x55
 8005fa2:	54d1      	strb	r1, [r2, r3]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	4a52      	ldr	r2, [pc, #328]	@ (80060f0 <sync_fs+0x1a0>)
 8005fa8:	21aa      	movs	r1, #170	@ 0xaa
 8005faa:	5499      	strb	r1, [r3, r2]
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2252      	movs	r2, #82	@ 0x52
 8005fb0:	701a      	strb	r2, [r3, #0]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2252      	movs	r2, #82	@ 0x52
 8005fb6:	705a      	strb	r2, [r3, #1]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2261      	movs	r2, #97	@ 0x61
 8005fbc:	709a      	strb	r2, [r3, #2]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2241      	movs	r2, #65	@ 0x41
 8005fc2:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8005fc4:	687a      	ldr	r2, [r7, #4]
 8005fc6:	23f2      	movs	r3, #242	@ 0xf2
 8005fc8:	005b      	lsls	r3, r3, #1
 8005fca:	2172      	movs	r1, #114	@ 0x72
 8005fcc:	54d1      	strb	r1, [r2, r3]
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	23e6      	movs	r3, #230	@ 0xe6
 8005fd2:	33ff      	adds	r3, #255	@ 0xff
 8005fd4:	2172      	movs	r1, #114	@ 0x72
 8005fd6:	54d1      	strb	r1, [r2, r3]
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	23f3      	movs	r3, #243	@ 0xf3
 8005fdc:	005b      	lsls	r3, r3, #1
 8005fde:	2141      	movs	r1, #65	@ 0x41
 8005fe0:	54d1      	strb	r1, [r2, r3]
 8005fe2:	687a      	ldr	r2, [r7, #4]
 8005fe4:	23e8      	movs	r3, #232	@ 0xe8
 8005fe6:	33ff      	adds	r3, #255	@ 0xff
 8005fe8:	2161      	movs	r1, #97	@ 0x61
 8005fea:	54d1      	strb	r1, [r2, r3]
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	2384      	movs	r3, #132	@ 0x84
 8005ff0:	009b      	lsls	r3, r3, #2
 8005ff2:	58d3      	ldr	r3, [r2, r3]
 8005ff4:	b2d9      	uxtb	r1, r3
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	23f4      	movs	r3, #244	@ 0xf4
 8005ffa:	005b      	lsls	r3, r3, #1
 8005ffc:	54d1      	strb	r1, [r2, r3]
 8005ffe:	687a      	ldr	r2, [r7, #4]
 8006000:	2384      	movs	r3, #132	@ 0x84
 8006002:	009b      	lsls	r3, r3, #2
 8006004:	58d3      	ldr	r3, [r2, r3]
 8006006:	b29b      	uxth	r3, r3
 8006008:	0a1b      	lsrs	r3, r3, #8
 800600a:	b29b      	uxth	r3, r3
 800600c:	b2d9      	uxtb	r1, r3
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	23ea      	movs	r3, #234	@ 0xea
 8006012:	33ff      	adds	r3, #255	@ 0xff
 8006014:	54d1      	strb	r1, [r2, r3]
 8006016:	687a      	ldr	r2, [r7, #4]
 8006018:	2384      	movs	r3, #132	@ 0x84
 800601a:	009b      	lsls	r3, r3, #2
 800601c:	58d3      	ldr	r3, [r2, r3]
 800601e:	0c1b      	lsrs	r3, r3, #16
 8006020:	b2d9      	uxtb	r1, r3
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	23f5      	movs	r3, #245	@ 0xf5
 8006026:	005b      	lsls	r3, r3, #1
 8006028:	54d1      	strb	r1, [r2, r3]
 800602a:	687a      	ldr	r2, [r7, #4]
 800602c:	2384      	movs	r3, #132	@ 0x84
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	58d3      	ldr	r3, [r2, r3]
 8006032:	0e1b      	lsrs	r3, r3, #24
 8006034:	b2d9      	uxtb	r1, r3
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	23ec      	movs	r3, #236	@ 0xec
 800603a:	33ff      	adds	r3, #255	@ 0xff
 800603c:	54d1      	strb	r1, [r2, r3]
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	2383      	movs	r3, #131	@ 0x83
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	58d3      	ldr	r3, [r2, r3]
 8006046:	b2d9      	uxtb	r1, r3
 8006048:	687a      	ldr	r2, [r7, #4]
 800604a:	23f6      	movs	r3, #246	@ 0xf6
 800604c:	005b      	lsls	r3, r3, #1
 800604e:	54d1      	strb	r1, [r2, r3]
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	2383      	movs	r3, #131	@ 0x83
 8006054:	009b      	lsls	r3, r3, #2
 8006056:	58d3      	ldr	r3, [r2, r3]
 8006058:	b29b      	uxth	r3, r3
 800605a:	0a1b      	lsrs	r3, r3, #8
 800605c:	b29b      	uxth	r3, r3
 800605e:	b2d9      	uxtb	r1, r3
 8006060:	687a      	ldr	r2, [r7, #4]
 8006062:	23ee      	movs	r3, #238	@ 0xee
 8006064:	33ff      	adds	r3, #255	@ 0xff
 8006066:	54d1      	strb	r1, [r2, r3]
 8006068:	687a      	ldr	r2, [r7, #4]
 800606a:	2383      	movs	r3, #131	@ 0x83
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	58d3      	ldr	r3, [r2, r3]
 8006070:	0c1b      	lsrs	r3, r3, #16
 8006072:	b2d9      	uxtb	r1, r3
 8006074:	687a      	ldr	r2, [r7, #4]
 8006076:	23f7      	movs	r3, #247	@ 0xf7
 8006078:	005b      	lsls	r3, r3, #1
 800607a:	54d1      	strb	r1, [r2, r3]
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	2383      	movs	r3, #131	@ 0x83
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	58d3      	ldr	r3, [r2, r3]
 8006084:	0e1b      	lsrs	r3, r3, #24
 8006086:	b2d9      	uxtb	r1, r3
 8006088:	687a      	ldr	r2, [r7, #4]
 800608a:	23f0      	movs	r3, #240	@ 0xf0
 800608c:	33ff      	adds	r3, #255	@ 0xff
 800608e:	54d1      	strb	r1, [r2, r3]
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8006090:	687a      	ldr	r2, [r7, #4]
 8006092:	2387      	movs	r3, #135	@ 0x87
 8006094:	009b      	lsls	r3, r3, #2
 8006096:	58d3      	ldr	r3, [r2, r3]
 8006098:	1c59      	adds	r1, r3, #1
 800609a:	687a      	ldr	r2, [r7, #4]
 800609c:	238b      	movs	r3, #139	@ 0x8b
 800609e:	009b      	lsls	r3, r3, #2
 80060a0:	50d1      	str	r1, [r2, r3]
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a13      	ldr	r2, [pc, #76]	@ (80060f4 <sync_fs+0x1a4>)
 80060a6:	5c98      	ldrb	r0, [r3, r2]
 80060a8:	6879      	ldr	r1, [r7, #4]
 80060aa:	687a      	ldr	r2, [r7, #4]
 80060ac:	238b      	movs	r3, #139	@ 0x8b
 80060ae:	009b      	lsls	r3, r3, #2
 80060b0:	58d2      	ldr	r2, [r2, r3]
 80060b2:	2301      	movs	r3, #1
 80060b4:	f7ff fc34 	bl	8005920 <disk_write>
			fs->fsi_flag = 0;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	4a0c      	ldr	r2, [pc, #48]	@ (80060ec <sync_fs+0x19c>)
 80060bc:	2100      	movs	r1, #0
 80060be:	5499      	strb	r1, [r3, r2]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	4a0c      	ldr	r2, [pc, #48]	@ (80060f4 <sync_fs+0x1a4>)
 80060c4:	5c9b      	ldrb	r3, [r3, r2]
 80060c6:	2200      	movs	r2, #0
 80060c8:	2100      	movs	r1, #0
 80060ca:	0018      	movs	r0, r3
 80060cc:	f7ff fc50 	bl	8005970 <disk_ioctl>
 80060d0:	1e03      	subs	r3, r0, #0
 80060d2:	d003      	beq.n	80060dc <sync_fs+0x18c>
			res = FR_DISK_ERR;
 80060d4:	230f      	movs	r3, #15
 80060d6:	18fb      	adds	r3, r7, r3
 80060d8:	2201      	movs	r2, #1
 80060da:	701a      	strb	r2, [r3, #0]
	}

	return res;
 80060dc:	230f      	movs	r3, #15
 80060de:	18fb      	adds	r3, r7, r3
 80060e0:	781b      	ldrb	r3, [r3, #0]
}
 80060e2:	0018      	movs	r0, r3
 80060e4:	46bd      	mov	sp, r7
 80060e6:	b004      	add	sp, #16
 80060e8:	bdb0      	pop	{r4, r5, r7, pc}
 80060ea:	46c0      	nop			@ (mov r8, r8)
 80060ec:	00000205 	.word	0x00000205
 80060f0:	000001ff 	.word	0x000001ff
 80060f4:	00000201 	.word	0x00000201

080060f8 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b082      	sub	sp, #8
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	3b02      	subs	r3, #2
 8006106:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006108:	687a      	ldr	r2, [r7, #4]
 800610a:	2385      	movs	r3, #133	@ 0x85
 800610c:	009b      	lsls	r3, r3, #2
 800610e:	58d3      	ldr	r3, [r2, r3]
 8006110:	3b02      	subs	r3, #2
 8006112:	683a      	ldr	r2, [r7, #0]
 8006114:	429a      	cmp	r2, r3
 8006116:	d301      	bcc.n	800611c <clust2sect+0x24>
 8006118:	2300      	movs	r3, #0
 800611a:	e00a      	b.n	8006132 <clust2sect+0x3a>
	return clst * fs->csize + fs->database;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	4a07      	ldr	r2, [pc, #28]	@ (800613c <clust2sect+0x44>)
 8006120:	5c9b      	ldrb	r3, [r3, r2]
 8006122:	001a      	movs	r2, r3
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	435a      	muls	r2, r3
 8006128:	6879      	ldr	r1, [r7, #4]
 800612a:	238a      	movs	r3, #138	@ 0x8a
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	58cb      	ldr	r3, [r1, r3]
 8006130:	18d3      	adds	r3, r2, r3
}
 8006132:	0018      	movs	r0, r3
 8006134:	46bd      	mov	sp, r7
 8006136:	b002      	add	sp, #8
 8006138:	bd80      	pop	{r7, pc}
 800613a:	46c0      	nop			@ (mov r8, r8)
 800613c:	00000202 	.word	0x00000202

08006140 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b086      	sub	sp, #24
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	2b01      	cmp	r3, #1
 800614e:	d906      	bls.n	800615e <get_fat+0x1e>
 8006150:	687a      	ldr	r2, [r7, #4]
 8006152:	2385      	movs	r3, #133	@ 0x85
 8006154:	009b      	lsls	r3, r3, #2
 8006156:	58d3      	ldr	r3, [r2, r3]
 8006158:	683a      	ldr	r2, [r7, #0]
 800615a:	429a      	cmp	r2, r3
 800615c:	d302      	bcc.n	8006164 <get_fat+0x24>
		val = 1;	/* Internal error */
 800615e:	2301      	movs	r3, #1
 8006160:	617b      	str	r3, [r7, #20]
 8006162:	e0aa      	b.n	80062ba <get_fat+0x17a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006164:	2301      	movs	r3, #1
 8006166:	425b      	negs	r3, r3
 8006168:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800616a:	687a      	ldr	r2, [r7, #4]
 800616c:	2380      	movs	r3, #128	@ 0x80
 800616e:	009b      	lsls	r3, r3, #2
 8006170:	5cd3      	ldrb	r3, [r2, r3]
 8006172:	2b03      	cmp	r3, #3
 8006174:	d100      	bne.n	8006178 <get_fat+0x38>
 8006176:	e06b      	b.n	8006250 <get_fat+0x110>
 8006178:	dd00      	ble.n	800617c <get_fat+0x3c>
 800617a:	e094      	b.n	80062a6 <get_fat+0x166>
 800617c:	2b01      	cmp	r3, #1
 800617e:	d002      	beq.n	8006186 <get_fat+0x46>
 8006180:	2b02      	cmp	r3, #2
 8006182:	d041      	beq.n	8006208 <get_fat+0xc8>
 8006184:	e08f      	b.n	80062a6 <get_fat+0x166>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	60fb      	str	r3, [r7, #12]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	085b      	lsrs	r3, r3, #1
 800618e:	68fa      	ldr	r2, [r7, #12]
 8006190:	18d3      	adds	r3, r2, r3
 8006192:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	2388      	movs	r3, #136	@ 0x88
 8006198:	009b      	lsls	r3, r3, #2
 800619a:	58d2      	ldr	r2, [r2, r3]
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	0a5b      	lsrs	r3, r3, #9
 80061a0:	18d2      	adds	r2, r2, r3
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	0011      	movs	r1, r2
 80061a6:	0018      	movs	r0, r3
 80061a8:	f7ff fe96 	bl	8005ed8 <move_window>
 80061ac:	1e03      	subs	r3, r0, #0
 80061ae:	d000      	beq.n	80061b2 <get_fat+0x72>
 80061b0:	e07c      	b.n	80062ac <get_fat+0x16c>
			wc = fs->win.d8[bc++ % SS(fs)];
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	1c5a      	adds	r2, r3, #1
 80061b6:	60fa      	str	r2, [r7, #12]
 80061b8:	05db      	lsls	r3, r3, #23
 80061ba:	0ddb      	lsrs	r3, r3, #23
 80061bc:	687a      	ldr	r2, [r7, #4]
 80061be:	5cd3      	ldrb	r3, [r2, r3]
 80061c0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80061c2:	687a      	ldr	r2, [r7, #4]
 80061c4:	2388      	movs	r3, #136	@ 0x88
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	58d2      	ldr	r2, [r2, r3]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	0a5b      	lsrs	r3, r3, #9
 80061ce:	18d2      	adds	r2, r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	0011      	movs	r1, r2
 80061d4:	0018      	movs	r0, r3
 80061d6:	f7ff fe7f 	bl	8005ed8 <move_window>
 80061da:	1e03      	subs	r3, r0, #0
 80061dc:	d168      	bne.n	80062b0 <get_fat+0x170>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	05db      	lsls	r3, r3, #23
 80061e2:	0ddb      	lsrs	r3, r3, #23
 80061e4:	687a      	ldr	r2, [r7, #4]
 80061e6:	5cd3      	ldrb	r3, [r2, r3]
 80061e8:	021b      	lsls	r3, r3, #8
 80061ea:	68ba      	ldr	r2, [r7, #8]
 80061ec:	4313      	orrs	r3, r2
 80061ee:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	2201      	movs	r2, #1
 80061f4:	4013      	ands	r3, r2
 80061f6:	d002      	beq.n	80061fe <get_fat+0xbe>
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	091b      	lsrs	r3, r3, #4
 80061fc:	e002      	b.n	8006204 <get_fat+0xc4>
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	051b      	lsls	r3, r3, #20
 8006202:	0d1b      	lsrs	r3, r3, #20
 8006204:	617b      	str	r3, [r7, #20]
			break;
 8006206:	e058      	b.n	80062ba <get_fat+0x17a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	2388      	movs	r3, #136	@ 0x88
 800620c:	009b      	lsls	r3, r3, #2
 800620e:	58d2      	ldr	r2, [r2, r3]
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	0a1b      	lsrs	r3, r3, #8
 8006214:	18d2      	adds	r2, r2, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	0011      	movs	r1, r2
 800621a:	0018      	movs	r0, r3
 800621c:	f7ff fe5c 	bl	8005ed8 <move_window>
 8006220:	1e03      	subs	r3, r0, #0
 8006222:	d147      	bne.n	80062b4 <get_fat+0x174>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	005a      	lsls	r2, r3, #1
 8006228:	23ff      	movs	r3, #255	@ 0xff
 800622a:	005b      	lsls	r3, r3, #1
 800622c:	4013      	ands	r3, r2
 800622e:	687a      	ldr	r2, [r7, #4]
 8006230:	18d3      	adds	r3, r2, r3
 8006232:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	3301      	adds	r3, #1
 8006238:	781b      	ldrb	r3, [r3, #0]
 800623a:	b21b      	sxth	r3, r3
 800623c:	021b      	lsls	r3, r3, #8
 800623e:	b21a      	sxth	r2, r3
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	781b      	ldrb	r3, [r3, #0]
 8006244:	b21b      	sxth	r3, r3
 8006246:	4313      	orrs	r3, r2
 8006248:	b21b      	sxth	r3, r3
 800624a:	b29b      	uxth	r3, r3
 800624c:	617b      	str	r3, [r7, #20]
			break;
 800624e:	e034      	b.n	80062ba <get_fat+0x17a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006250:	687a      	ldr	r2, [r7, #4]
 8006252:	2388      	movs	r3, #136	@ 0x88
 8006254:	009b      	lsls	r3, r3, #2
 8006256:	58d2      	ldr	r2, [r2, r3]
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	09db      	lsrs	r3, r3, #7
 800625c:	18d2      	adds	r2, r2, r3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	0011      	movs	r1, r2
 8006262:	0018      	movs	r0, r3
 8006264:	f7ff fe38 	bl	8005ed8 <move_window>
 8006268:	1e03      	subs	r3, r0, #0
 800626a:	d125      	bne.n	80062b8 <get_fat+0x178>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	009a      	lsls	r2, r3, #2
 8006270:	23fe      	movs	r3, #254	@ 0xfe
 8006272:	005b      	lsls	r3, r3, #1
 8006274:	4013      	ands	r3, r2
 8006276:	687a      	ldr	r2, [r7, #4]
 8006278:	18d3      	adds	r3, r2, r3
 800627a:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	3303      	adds	r3, #3
 8006280:	781b      	ldrb	r3, [r3, #0]
 8006282:	061a      	lsls	r2, r3, #24
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	3302      	adds	r3, #2
 8006288:	781b      	ldrb	r3, [r3, #0]
 800628a:	041b      	lsls	r3, r3, #16
 800628c:	431a      	orrs	r2, r3
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	3301      	adds	r3, #1
 8006292:	781b      	ldrb	r3, [r3, #0]
 8006294:	021b      	lsls	r3, r3, #8
 8006296:	4313      	orrs	r3, r2
 8006298:	693a      	ldr	r2, [r7, #16]
 800629a:	7812      	ldrb	r2, [r2, #0]
 800629c:	4313      	orrs	r3, r2
 800629e:	011b      	lsls	r3, r3, #4
 80062a0:	091b      	lsrs	r3, r3, #4
 80062a2:	617b      	str	r3, [r7, #20]
			break;
 80062a4:	e009      	b.n	80062ba <get_fat+0x17a>

		default:
			val = 1;	/* Internal error */
 80062a6:	2301      	movs	r3, #1
 80062a8:	617b      	str	r3, [r7, #20]
 80062aa:	e006      	b.n	80062ba <get_fat+0x17a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80062ac:	46c0      	nop			@ (mov r8, r8)
 80062ae:	e004      	b.n	80062ba <get_fat+0x17a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80062b0:	46c0      	nop			@ (mov r8, r8)
 80062b2:	e002      	b.n	80062ba <get_fat+0x17a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80062b4:	46c0      	nop			@ (mov r8, r8)
 80062b6:	e000      	b.n	80062ba <get_fat+0x17a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80062b8:	46c0      	nop			@ (mov r8, r8)
		}
	}

	return val;
 80062ba:	697b      	ldr	r3, [r7, #20]
}
 80062bc:	0018      	movs	r0, r3
 80062be:	46bd      	mov	sp, r7
 80062c0:	b006      	add	sp, #24
 80062c2:	bd80      	pop	{r7, pc}

080062c4 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 80062c4:	b5b0      	push	{r4, r5, r7, lr}
 80062c6:	b088      	sub	sp, #32
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	60f8      	str	r0, [r7, #12]
 80062cc:	60b9      	str	r1, [r7, #8]
 80062ce:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d906      	bls.n	80062e4 <put_fat+0x20>
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	2385      	movs	r3, #133	@ 0x85
 80062da:	009b      	lsls	r3, r3, #2
 80062dc:	58d3      	ldr	r3, [r2, r3]
 80062de:	68ba      	ldr	r2, [r7, #8]
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d304      	bcc.n	80062ee <put_fat+0x2a>
		res = FR_INT_ERR;
 80062e4:	231f      	movs	r3, #31
 80062e6:	18fb      	adds	r3, r7, r3
 80062e8:	2202      	movs	r2, #2
 80062ea:	701a      	strb	r2, [r3, #0]
 80062ec:	e111      	b.n	8006512 <put_fat+0x24e>

	} else {
		switch (fs->fs_type) {
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	2380      	movs	r3, #128	@ 0x80
 80062f2:	009b      	lsls	r3, r3, #2
 80062f4:	5cd3      	ldrb	r3, [r2, r3]
 80062f6:	2b03      	cmp	r3, #3
 80062f8:	d100      	bne.n	80062fc <put_fat+0x38>
 80062fa:	e0ae      	b.n	800645a <put_fat+0x196>
 80062fc:	dd00      	ble.n	8006300 <put_fat+0x3c>
 80062fe:	e0fc      	b.n	80064fa <put_fat+0x236>
 8006300:	2b01      	cmp	r3, #1
 8006302:	d003      	beq.n	800630c <put_fat+0x48>
 8006304:	2b02      	cmp	r3, #2
 8006306:	d100      	bne.n	800630a <put_fat+0x46>
 8006308:	e079      	b.n	80063fe <put_fat+0x13a>
 800630a:	e0f6      	b.n	80064fa <put_fat+0x236>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	617b      	str	r3, [r7, #20]
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	085b      	lsrs	r3, r3, #1
 8006314:	697a      	ldr	r2, [r7, #20]
 8006316:	18d3      	adds	r3, r2, r3
 8006318:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800631a:	68fa      	ldr	r2, [r7, #12]
 800631c:	2388      	movs	r3, #136	@ 0x88
 800631e:	009b      	lsls	r3, r3, #2
 8006320:	58d2      	ldr	r2, [r2, r3]
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	0a5b      	lsrs	r3, r3, #9
 8006326:	18d2      	adds	r2, r2, r3
 8006328:	251f      	movs	r5, #31
 800632a:	197c      	adds	r4, r7, r5
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	0011      	movs	r1, r2
 8006330:	0018      	movs	r0, r3
 8006332:	f7ff fdd1 	bl	8005ed8 <move_window>
 8006336:	0003      	movs	r3, r0
 8006338:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 800633a:	197b      	adds	r3, r7, r5
 800633c:	781b      	ldrb	r3, [r3, #0]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d000      	beq.n	8006344 <put_fat+0x80>
 8006342:	e0df      	b.n	8006504 <put_fat+0x240>
			p = &fs->win.d8[bc++ % SS(fs)];
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	1c5a      	adds	r2, r3, #1
 8006348:	617a      	str	r2, [r7, #20]
 800634a:	05db      	lsls	r3, r3, #23
 800634c:	0ddb      	lsrs	r3, r3, #23
 800634e:	68fa      	ldr	r2, [r7, #12]
 8006350:	18d3      	adds	r3, r2, r3
 8006352:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	2201      	movs	r2, #1
 8006358:	4013      	ands	r3, r2
 800635a:	d00d      	beq.n	8006378 <put_fat+0xb4>
 800635c:	69bb      	ldr	r3, [r7, #24]
 800635e:	781b      	ldrb	r3, [r3, #0]
 8006360:	b25b      	sxtb	r3, r3
 8006362:	220f      	movs	r2, #15
 8006364:	4013      	ands	r3, r2
 8006366:	b25a      	sxtb	r2, r3
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	b25b      	sxtb	r3, r3
 800636c:	011b      	lsls	r3, r3, #4
 800636e:	b25b      	sxtb	r3, r3
 8006370:	4313      	orrs	r3, r2
 8006372:	b25b      	sxtb	r3, r3
 8006374:	b2db      	uxtb	r3, r3
 8006376:	e001      	b.n	800637c <put_fat+0xb8>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	b2db      	uxtb	r3, r3
 800637c:	69ba      	ldr	r2, [r7, #24]
 800637e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006380:	68fa      	ldr	r2, [r7, #12]
 8006382:	2381      	movs	r3, #129	@ 0x81
 8006384:	009b      	lsls	r3, r3, #2
 8006386:	2101      	movs	r1, #1
 8006388:	54d1      	strb	r1, [r2, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800638a:	68fa      	ldr	r2, [r7, #12]
 800638c:	2388      	movs	r3, #136	@ 0x88
 800638e:	009b      	lsls	r3, r3, #2
 8006390:	58d2      	ldr	r2, [r2, r3]
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	0a5b      	lsrs	r3, r3, #9
 8006396:	18d2      	adds	r2, r2, r3
 8006398:	251f      	movs	r5, #31
 800639a:	197c      	adds	r4, r7, r5
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	0011      	movs	r1, r2
 80063a0:	0018      	movs	r0, r3
 80063a2:	f7ff fd99 	bl	8005ed8 <move_window>
 80063a6:	0003      	movs	r3, r0
 80063a8:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 80063aa:	197b      	adds	r3, r7, r5
 80063ac:	781b      	ldrb	r3, [r3, #0]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d000      	beq.n	80063b4 <put_fat+0xf0>
 80063b2:	e0a9      	b.n	8006508 <put_fat+0x244>
			p = &fs->win.d8[bc % SS(fs)];
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	05db      	lsls	r3, r3, #23
 80063b8:	0ddb      	lsrs	r3, r3, #23
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	18d3      	adds	r3, r2, r3
 80063be:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	2201      	movs	r2, #1
 80063c4:	4013      	ands	r3, r2
 80063c6:	d003      	beq.n	80063d0 <put_fat+0x10c>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	091b      	lsrs	r3, r3, #4
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	e00e      	b.n	80063ee <put_fat+0x12a>
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	b25b      	sxtb	r3, r3
 80063d6:	220f      	movs	r2, #15
 80063d8:	4393      	bics	r3, r2
 80063da:	b25a      	sxtb	r2, r3
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	0a1b      	lsrs	r3, r3, #8
 80063e0:	b25b      	sxtb	r3, r3
 80063e2:	210f      	movs	r1, #15
 80063e4:	400b      	ands	r3, r1
 80063e6:	b25b      	sxtb	r3, r3
 80063e8:	4313      	orrs	r3, r2
 80063ea:	b25b      	sxtb	r3, r3
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	69ba      	ldr	r2, [r7, #24]
 80063f0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	2381      	movs	r3, #129	@ 0x81
 80063f6:	009b      	lsls	r3, r3, #2
 80063f8:	2101      	movs	r1, #1
 80063fa:	54d1      	strb	r1, [r2, r3]
			break;
 80063fc:	e089      	b.n	8006512 <put_fat+0x24e>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	2388      	movs	r3, #136	@ 0x88
 8006402:	009b      	lsls	r3, r3, #2
 8006404:	58d2      	ldr	r2, [r2, r3]
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	0a1b      	lsrs	r3, r3, #8
 800640a:	18d2      	adds	r2, r2, r3
 800640c:	251f      	movs	r5, #31
 800640e:	197c      	adds	r4, r7, r5
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	0011      	movs	r1, r2
 8006414:	0018      	movs	r0, r3
 8006416:	f7ff fd5f 	bl	8005ed8 <move_window>
 800641a:	0003      	movs	r3, r0
 800641c:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 800641e:	197b      	adds	r3, r7, r5
 8006420:	781b      	ldrb	r3, [r3, #0]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d172      	bne.n	800650c <put_fat+0x248>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	005a      	lsls	r2, r3, #1
 800642a:	23ff      	movs	r3, #255	@ 0xff
 800642c:	005b      	lsls	r3, r3, #1
 800642e:	4013      	ands	r3, r2
 8006430:	68fa      	ldr	r2, [r7, #12]
 8006432:	18d3      	adds	r3, r2, r3
 8006434:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	b2da      	uxtb	r2, r3
 800643a:	69bb      	ldr	r3, [r7, #24]
 800643c:	701a      	strb	r2, [r3, #0]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	b29b      	uxth	r3, r3
 8006442:	0a1b      	lsrs	r3, r3, #8
 8006444:	b29a      	uxth	r2, r3
 8006446:	69bb      	ldr	r3, [r7, #24]
 8006448:	3301      	adds	r3, #1
 800644a:	b2d2      	uxtb	r2, r2
 800644c:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800644e:	68fa      	ldr	r2, [r7, #12]
 8006450:	2381      	movs	r3, #129	@ 0x81
 8006452:	009b      	lsls	r3, r3, #2
 8006454:	2101      	movs	r1, #1
 8006456:	54d1      	strb	r1, [r2, r3]
			break;
 8006458:	e05b      	b.n	8006512 <put_fat+0x24e>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800645a:	68fa      	ldr	r2, [r7, #12]
 800645c:	2388      	movs	r3, #136	@ 0x88
 800645e:	009b      	lsls	r3, r3, #2
 8006460:	58d2      	ldr	r2, [r2, r3]
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	09db      	lsrs	r3, r3, #7
 8006466:	18d2      	adds	r2, r2, r3
 8006468:	251f      	movs	r5, #31
 800646a:	197c      	adds	r4, r7, r5
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	0011      	movs	r1, r2
 8006470:	0018      	movs	r0, r3
 8006472:	f7ff fd31 	bl	8005ed8 <move_window>
 8006476:	0003      	movs	r3, r0
 8006478:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 800647a:	197b      	adds	r3, r7, r5
 800647c:	781b      	ldrb	r3, [r3, #0]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d146      	bne.n	8006510 <put_fat+0x24c>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	009a      	lsls	r2, r3, #2
 8006486:	23fe      	movs	r3, #254	@ 0xfe
 8006488:	005b      	lsls	r3, r3, #1
 800648a:	4013      	ands	r3, r2
 800648c:	68fa      	ldr	r2, [r7, #12]
 800648e:	18d3      	adds	r3, r2, r3
 8006490:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8006492:	69bb      	ldr	r3, [r7, #24]
 8006494:	3303      	adds	r3, #3
 8006496:	781b      	ldrb	r3, [r3, #0]
 8006498:	061a      	lsls	r2, r3, #24
 800649a:	69bb      	ldr	r3, [r7, #24]
 800649c:	3302      	adds	r3, #2
 800649e:	781b      	ldrb	r3, [r3, #0]
 80064a0:	041b      	lsls	r3, r3, #16
 80064a2:	431a      	orrs	r2, r3
 80064a4:	69bb      	ldr	r3, [r7, #24]
 80064a6:	3301      	adds	r3, #1
 80064a8:	781b      	ldrb	r3, [r3, #0]
 80064aa:	021b      	lsls	r3, r3, #8
 80064ac:	4313      	orrs	r3, r2
 80064ae:	69ba      	ldr	r2, [r7, #24]
 80064b0:	7812      	ldrb	r2, [r2, #0]
 80064b2:	4313      	orrs	r3, r2
 80064b4:	0f1b      	lsrs	r3, r3, #28
 80064b6:	071b      	lsls	r3, r3, #28
 80064b8:	687a      	ldr	r2, [r7, #4]
 80064ba:	4313      	orrs	r3, r2
 80064bc:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	b2da      	uxtb	r2, r3
 80064c2:	69bb      	ldr	r3, [r7, #24]
 80064c4:	701a      	strb	r2, [r3, #0]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	0a1b      	lsrs	r3, r3, #8
 80064cc:	b29a      	uxth	r2, r3
 80064ce:	69bb      	ldr	r3, [r7, #24]
 80064d0:	3301      	adds	r3, #1
 80064d2:	b2d2      	uxtb	r2, r2
 80064d4:	701a      	strb	r2, [r3, #0]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	0c1a      	lsrs	r2, r3, #16
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	3302      	adds	r3, #2
 80064de:	b2d2      	uxtb	r2, r2
 80064e0:	701a      	strb	r2, [r3, #0]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	0e1a      	lsrs	r2, r3, #24
 80064e6:	69bb      	ldr	r3, [r7, #24]
 80064e8:	3303      	adds	r3, #3
 80064ea:	b2d2      	uxtb	r2, r2
 80064ec:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80064ee:	68fa      	ldr	r2, [r7, #12]
 80064f0:	2381      	movs	r3, #129	@ 0x81
 80064f2:	009b      	lsls	r3, r3, #2
 80064f4:	2101      	movs	r1, #1
 80064f6:	54d1      	strb	r1, [r2, r3]
			break;
 80064f8:	e00b      	b.n	8006512 <put_fat+0x24e>

		default :
			res = FR_INT_ERR;
 80064fa:	231f      	movs	r3, #31
 80064fc:	18fb      	adds	r3, r7, r3
 80064fe:	2202      	movs	r2, #2
 8006500:	701a      	strb	r2, [r3, #0]
 8006502:	e006      	b.n	8006512 <put_fat+0x24e>
			if (res != FR_OK) break;
 8006504:	46c0      	nop			@ (mov r8, r8)
 8006506:	e004      	b.n	8006512 <put_fat+0x24e>
			if (res != FR_OK) break;
 8006508:	46c0      	nop			@ (mov r8, r8)
 800650a:	e002      	b.n	8006512 <put_fat+0x24e>
			if (res != FR_OK) break;
 800650c:	46c0      	nop			@ (mov r8, r8)
 800650e:	e000      	b.n	8006512 <put_fat+0x24e>
			if (res != FR_OK) break;
 8006510:	46c0      	nop			@ (mov r8, r8)
		}
	}

	return res;
 8006512:	231f      	movs	r3, #31
 8006514:	18fb      	adds	r3, r7, r3
 8006516:	781b      	ldrb	r3, [r3, #0]
}
 8006518:	0018      	movs	r0, r3
 800651a:	46bd      	mov	sp, r7
 800651c:	b008      	add	sp, #32
 800651e:	bdb0      	pop	{r4, r5, r7, pc}

08006520 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8006520:	b5b0      	push	{r4, r5, r7, lr}
 8006522:	b084      	sub	sp, #16
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	2b01      	cmp	r3, #1
 800652e:	d906      	bls.n	800653e <remove_chain+0x1e>
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	2385      	movs	r3, #133	@ 0x85
 8006534:	009b      	lsls	r3, r3, #2
 8006536:	58d3      	ldr	r3, [r2, r3]
 8006538:	683a      	ldr	r2, [r7, #0]
 800653a:	429a      	cmp	r2, r3
 800653c:	d304      	bcc.n	8006548 <remove_chain+0x28>
		res = FR_INT_ERR;
 800653e:	230f      	movs	r3, #15
 8006540:	18fb      	adds	r3, r7, r3
 8006542:	2202      	movs	r2, #2
 8006544:	701a      	strb	r2, [r3, #0]
 8006546:	e052      	b.n	80065ee <remove_chain+0xce>

	} else {
		res = FR_OK;
 8006548:	230f      	movs	r3, #15
 800654a:	18fb      	adds	r3, r7, r3
 800654c:	2200      	movs	r2, #0
 800654e:	701a      	strb	r2, [r3, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8006550:	e042      	b.n	80065d8 <remove_chain+0xb8>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8006552:	683a      	ldr	r2, [r7, #0]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	0011      	movs	r1, r2
 8006558:	0018      	movs	r0, r3
 800655a:	f7ff fdf1 	bl	8006140 <get_fat>
 800655e:	0003      	movs	r3, r0
 8006560:	60bb      	str	r3, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d03f      	beq.n	80065e8 <remove_chain+0xc8>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	2b01      	cmp	r3, #1
 800656c:	d104      	bne.n	8006578 <remove_chain+0x58>
 800656e:	230f      	movs	r3, #15
 8006570:	18fb      	adds	r3, r7, r3
 8006572:	2202      	movs	r2, #2
 8006574:	701a      	strb	r2, [r3, #0]
 8006576:	e03a      	b.n	80065ee <remove_chain+0xce>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	3301      	adds	r3, #1
 800657c:	d104      	bne.n	8006588 <remove_chain+0x68>
 800657e:	230f      	movs	r3, #15
 8006580:	18fb      	adds	r3, r7, r3
 8006582:	2201      	movs	r2, #1
 8006584:	701a      	strb	r2, [r3, #0]
 8006586:	e032      	b.n	80065ee <remove_chain+0xce>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8006588:	250f      	movs	r5, #15
 800658a:	197c      	adds	r4, r7, r5
 800658c:	6839      	ldr	r1, [r7, #0]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	0018      	movs	r0, r3
 8006594:	f7ff fe96 	bl	80062c4 <put_fat>
 8006598:	0003      	movs	r3, r0
 800659a:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 800659c:	197b      	adds	r3, r7, r5
 800659e:	781b      	ldrb	r3, [r3, #0]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d123      	bne.n	80065ec <remove_chain+0xcc>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 80065a4:	687a      	ldr	r2, [r7, #4]
 80065a6:	2384      	movs	r3, #132	@ 0x84
 80065a8:	009b      	lsls	r3, r3, #2
 80065aa:	58d3      	ldr	r3, [r2, r3]
 80065ac:	3301      	adds	r3, #1
 80065ae:	d011      	beq.n	80065d4 <remove_chain+0xb4>
				fs->free_clust++;
 80065b0:	687a      	ldr	r2, [r7, #4]
 80065b2:	2384      	movs	r3, #132	@ 0x84
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	58d3      	ldr	r3, [r2, r3]
 80065b8:	1c59      	adds	r1, r3, #1
 80065ba:	687a      	ldr	r2, [r7, #4]
 80065bc:	2384      	movs	r3, #132	@ 0x84
 80065be:	009b      	lsls	r3, r3, #2
 80065c0:	50d1      	str	r1, [r2, r3]
				fs->fsi_flag |= 1;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	4a0d      	ldr	r2, [pc, #52]	@ (80065fc <remove_chain+0xdc>)
 80065c6:	5c9b      	ldrb	r3, [r3, r2]
 80065c8:	2201      	movs	r2, #1
 80065ca:	4313      	orrs	r3, r2
 80065cc:	b2d9      	uxtb	r1, r3
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a0a      	ldr	r2, [pc, #40]	@ (80065fc <remove_chain+0xdc>)
 80065d2:	5499      	strb	r1, [r3, r2]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80065d8:	687a      	ldr	r2, [r7, #4]
 80065da:	2385      	movs	r3, #133	@ 0x85
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	58d3      	ldr	r3, [r2, r3]
 80065e0:	683a      	ldr	r2, [r7, #0]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d3b5      	bcc.n	8006552 <remove_chain+0x32>
 80065e6:	e002      	b.n	80065ee <remove_chain+0xce>
			if (nxt == 0) break;				/* Empty cluster? */
 80065e8:	46c0      	nop			@ (mov r8, r8)
 80065ea:	e000      	b.n	80065ee <remove_chain+0xce>
			if (res != FR_OK) break;
 80065ec:	46c0      	nop			@ (mov r8, r8)
		}
	}

	return res;
 80065ee:	230f      	movs	r3, #15
 80065f0:	18fb      	adds	r3, r7, r3
 80065f2:	781b      	ldrb	r3, [r3, #0]
}
 80065f4:	0018      	movs	r0, r3
 80065f6:	46bd      	mov	sp, r7
 80065f8:	b004      	add	sp, #16
 80065fa:	bdb0      	pop	{r4, r5, r7, pc}
 80065fc:	00000205 	.word	0x00000205

08006600 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8006600:	b5b0      	push	{r4, r5, r7, lr}
 8006602:	b086      	sub	sp, #24
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d111      	bne.n	8006634 <create_chain+0x34>
		scl = fs->last_clust;			/* Get suggested start point */
 8006610:	687a      	ldr	r2, [r7, #4]
 8006612:	2383      	movs	r3, #131	@ 0x83
 8006614:	009b      	lsls	r3, r3, #2
 8006616:	58d3      	ldr	r3, [r2, r3]
 8006618:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d006      	beq.n	800662e <create_chain+0x2e>
 8006620:	687a      	ldr	r2, [r7, #4]
 8006622:	2385      	movs	r3, #133	@ 0x85
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	58d3      	ldr	r3, [r2, r3]
 8006628:	693a      	ldr	r2, [r7, #16]
 800662a:	429a      	cmp	r2, r3
 800662c:	d31f      	bcc.n	800666e <create_chain+0x6e>
 800662e:	2301      	movs	r3, #1
 8006630:	613b      	str	r3, [r7, #16]
 8006632:	e01c      	b.n	800666e <create_chain+0x6e>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8006634:	683a      	ldr	r2, [r7, #0]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	0011      	movs	r1, r2
 800663a:	0018      	movs	r0, r3
 800663c:	f7ff fd80 	bl	8006140 <get_fat>
 8006640:	0003      	movs	r3, r0
 8006642:	60bb      	str	r3, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	2b01      	cmp	r3, #1
 8006648:	d801      	bhi.n	800664e <create_chain+0x4e>
 800664a:	2301      	movs	r3, #1
 800664c:	e085      	b.n	800675a <create_chain+0x15a>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	3301      	adds	r3, #1
 8006652:	d101      	bne.n	8006658 <create_chain+0x58>
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	e080      	b.n	800675a <create_chain+0x15a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006658:	687a      	ldr	r2, [r7, #4]
 800665a:	2385      	movs	r3, #133	@ 0x85
 800665c:	009b      	lsls	r3, r3, #2
 800665e:	58d3      	ldr	r3, [r2, r3]
 8006660:	68ba      	ldr	r2, [r7, #8]
 8006662:	429a      	cmp	r2, r3
 8006664:	d201      	bcs.n	800666a <create_chain+0x6a>
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	e077      	b.n	800675a <create_chain+0x15a>
		scl = clst;
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	3301      	adds	r3, #1
 8006676:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	2385      	movs	r3, #133	@ 0x85
 800667c:	009b      	lsls	r3, r3, #2
 800667e:	58d3      	ldr	r3, [r2, r3]
 8006680:	697a      	ldr	r2, [r7, #20]
 8006682:	429a      	cmp	r2, r3
 8006684:	d307      	bcc.n	8006696 <create_chain+0x96>
			ncl = 2;
 8006686:	2302      	movs	r3, #2
 8006688:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	429a      	cmp	r2, r3
 8006690:	d901      	bls.n	8006696 <create_chain+0x96>
 8006692:	2300      	movs	r3, #0
 8006694:	e061      	b.n	800675a <create_chain+0x15a>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8006696:	697a      	ldr	r2, [r7, #20]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	0011      	movs	r1, r2
 800669c:	0018      	movs	r0, r3
 800669e:	f7ff fd4f 	bl	8006140 <get_fat>
 80066a2:	0003      	movs	r3, r0
 80066a4:	60bb      	str	r3, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d00d      	beq.n	80066c8 <create_chain+0xc8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	3301      	adds	r3, #1
 80066b0:	d002      	beq.n	80066b8 <create_chain+0xb8>
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	2b01      	cmp	r3, #1
 80066b6:	d101      	bne.n	80066bc <create_chain+0xbc>
			return cs;
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	e04e      	b.n	800675a <create_chain+0x15a>
		if (ncl == scl) return 0;		/* No free cluster */
 80066bc:	697a      	ldr	r2, [r7, #20]
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d1d6      	bne.n	8006672 <create_chain+0x72>
 80066c4:	2300      	movs	r3, #0
 80066c6:	e048      	b.n	800675a <create_chain+0x15a>
		if (cs == 0) break;				/* Found a free cluster */
 80066c8:	46c0      	nop			@ (mov r8, r8)
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 80066ca:	250f      	movs	r5, #15
 80066cc:	197c      	adds	r4, r7, r5
 80066ce:	4a25      	ldr	r2, [pc, #148]	@ (8006764 <create_chain+0x164>)
 80066d0:	6979      	ldr	r1, [r7, #20]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	0018      	movs	r0, r3
 80066d6:	f7ff fdf5 	bl	80062c4 <put_fat>
 80066da:	0003      	movs	r3, r0
 80066dc:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK && clst != 0) {
 80066de:	197b      	adds	r3, r7, r5
 80066e0:	781b      	ldrb	r3, [r3, #0]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d10b      	bne.n	80066fe <create_chain+0xfe>
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d008      	beq.n	80066fe <create_chain+0xfe>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 80066ec:	197c      	adds	r4, r7, r5
 80066ee:	697a      	ldr	r2, [r7, #20]
 80066f0:	6839      	ldr	r1, [r7, #0]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	0018      	movs	r0, r3
 80066f6:	f7ff fde5 	bl	80062c4 <put_fat>
 80066fa:	0003      	movs	r3, r0
 80066fc:	7023      	strb	r3, [r4, #0]
	}
	if (res == FR_OK) {
 80066fe:	230f      	movs	r3, #15
 8006700:	18fb      	adds	r3, r7, r3
 8006702:	781b      	ldrb	r3, [r3, #0]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d11d      	bne.n	8006744 <create_chain+0x144>
		fs->last_clust = ncl;			/* Update FSINFO */
 8006708:	687a      	ldr	r2, [r7, #4]
 800670a:	2383      	movs	r3, #131	@ 0x83
 800670c:	009b      	lsls	r3, r3, #2
 800670e:	6979      	ldr	r1, [r7, #20]
 8006710:	50d1      	str	r1, [r2, r3]
		if (fs->free_clust != 0xFFFFFFFF) {
 8006712:	687a      	ldr	r2, [r7, #4]
 8006714:	2384      	movs	r3, #132	@ 0x84
 8006716:	009b      	lsls	r3, r3, #2
 8006718:	58d3      	ldr	r3, [r2, r3]
 800671a:	3301      	adds	r3, #1
 800671c:	d01c      	beq.n	8006758 <create_chain+0x158>
			fs->free_clust--;
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	2384      	movs	r3, #132	@ 0x84
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	58d3      	ldr	r3, [r2, r3]
 8006726:	1e59      	subs	r1, r3, #1
 8006728:	687a      	ldr	r2, [r7, #4]
 800672a:	2384      	movs	r3, #132	@ 0x84
 800672c:	009b      	lsls	r3, r3, #2
 800672e:	50d1      	str	r1, [r2, r3]
			fs->fsi_flag |= 1;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a0d      	ldr	r2, [pc, #52]	@ (8006768 <create_chain+0x168>)
 8006734:	5c9b      	ldrb	r3, [r3, r2]
 8006736:	2201      	movs	r2, #1
 8006738:	4313      	orrs	r3, r2
 800673a:	b2d9      	uxtb	r1, r3
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	4a0a      	ldr	r2, [pc, #40]	@ (8006768 <create_chain+0x168>)
 8006740:	5499      	strb	r1, [r3, r2]
 8006742:	e009      	b.n	8006758 <create_chain+0x158>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8006744:	230f      	movs	r3, #15
 8006746:	18fb      	adds	r3, r7, r3
 8006748:	781b      	ldrb	r3, [r3, #0]
 800674a:	2b01      	cmp	r3, #1
 800674c:	d102      	bne.n	8006754 <create_chain+0x154>
 800674e:	2301      	movs	r3, #1
 8006750:	425b      	negs	r3, r3
 8006752:	e000      	b.n	8006756 <create_chain+0x156>
 8006754:	2301      	movs	r3, #1
 8006756:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8006758:	697b      	ldr	r3, [r7, #20]
}
 800675a:	0018      	movs	r0, r3
 800675c:	46bd      	mov	sp, r7
 800675e:	b006      	add	sp, #24
 8006760:	bdb0      	pop	{r4, r5, r7, pc}
 8006762:	46c0      	nop			@ (mov r8, r8)
 8006764:	0fffffff 	.word	0x0fffffff
 8006768:	00000205 	.word	0x00000205

0800676c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b086      	sub	sp, #24
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
 8006774:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006776:	687a      	ldr	r2, [r7, #4]
 8006778:	2389      	movs	r3, #137	@ 0x89
 800677a:	009b      	lsls	r3, r3, #2
 800677c:	58d3      	ldr	r3, [r2, r3]
 800677e:	3304      	adds	r3, #4
 8006780:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	0a58      	lsrs	r0, r3, #9
 8006786:	687a      	ldr	r2, [r7, #4]
 8006788:	2380      	movs	r3, #128	@ 0x80
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	58d3      	ldr	r3, [r2, r3]
 800678e:	4a13      	ldr	r2, [pc, #76]	@ (80067dc <clmt_clust+0x70>)
 8006790:	5c9b      	ldrb	r3, [r3, r2]
 8006792:	0019      	movs	r1, r3
 8006794:	f7f9 fcc2 	bl	800011c <__udivsi3>
 8006798:	0003      	movs	r3, r0
 800679a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	1d1a      	adds	r2, r3, #4
 80067a0:	613a      	str	r2, [r7, #16]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d101      	bne.n	80067b0 <clmt_clust+0x44>
 80067ac:	2300      	movs	r3, #0
 80067ae:	e010      	b.n	80067d2 <clmt_clust+0x66>
		if (cl < ncl) break;	/* In this fragment? */
 80067b0:	697a      	ldr	r2, [r7, #20]
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d307      	bcc.n	80067c8 <clmt_clust+0x5c>
		cl -= ncl; tbl++;		/* Next fragment */
 80067b8:	697a      	ldr	r2, [r7, #20]
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	1ad3      	subs	r3, r2, r3
 80067be:	617b      	str	r3, [r7, #20]
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	3304      	adds	r3, #4
 80067c4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80067c6:	e7e9      	b.n	800679c <clmt_clust+0x30>
		if (cl < ncl) break;	/* In this fragment? */
 80067c8:	46c0      	nop			@ (mov r8, r8)
	}
	return cl + *tbl;	/* Return the cluster number */
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	18d3      	adds	r3, r2, r3
}
 80067d2:	0018      	movs	r0, r3
 80067d4:	46bd      	mov	sp, r7
 80067d6:	b006      	add	sp, #24
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	46c0      	nop			@ (mov r8, r8)
 80067dc:	00000202 	.word	0x00000202

080067e0 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b086      	sub	sp, #24
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
 80067e8:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	b299      	uxth	r1, r3
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4a51      	ldr	r2, [pc, #324]	@ (8006938 <dir_sdi+0x158>)
 80067f2:	5299      	strh	r1, [r3, r2]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 80067f4:	687a      	ldr	r2, [r7, #4]
 80067f6:	2382      	movs	r3, #130	@ 0x82
 80067f8:	009b      	lsls	r3, r3, #2
 80067fa:	58d3      	ldr	r3, [r2, r3]
 80067fc:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	2b01      	cmp	r3, #1
 8006802:	d009      	beq.n	8006818 <dir_sdi+0x38>
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	2380      	movs	r3, #128	@ 0x80
 8006808:	009b      	lsls	r3, r3, #2
 800680a:	58d2      	ldr	r2, [r2, r3]
 800680c:	2385      	movs	r3, #133	@ 0x85
 800680e:	009b      	lsls	r3, r3, #2
 8006810:	58d3      	ldr	r3, [r2, r3]
 8006812:	697a      	ldr	r2, [r7, #20]
 8006814:	429a      	cmp	r2, r3
 8006816:	d301      	bcc.n	800681c <dir_sdi+0x3c>
		return FR_INT_ERR;
 8006818:	2302      	movs	r3, #2
 800681a:	e088      	b.n	800692e <dir_sdi+0x14e>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d110      	bne.n	8006844 <dir_sdi+0x64>
 8006822:	687a      	ldr	r2, [r7, #4]
 8006824:	2380      	movs	r3, #128	@ 0x80
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	58d2      	ldr	r2, [r2, r3]
 800682a:	2380      	movs	r3, #128	@ 0x80
 800682c:	009b      	lsls	r3, r3, #2
 800682e:	5cd3      	ldrb	r3, [r2, r3]
 8006830:	2b03      	cmp	r3, #3
 8006832:	d107      	bne.n	8006844 <dir_sdi+0x64>
		clst = dp->fs->dirbase;
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	2380      	movs	r3, #128	@ 0x80
 8006838:	009b      	lsls	r3, r3, #2
 800683a:	58d2      	ldr	r2, [r2, r3]
 800683c:	2389      	movs	r3, #137	@ 0x89
 800683e:	009b      	lsls	r3, r3, #2
 8006840:	58d3      	ldr	r3, [r2, r3]
 8006842:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8006844:	697b      	ldr	r3, [r7, #20]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d115      	bne.n	8006876 <dir_sdi+0x96>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 800684a:	687a      	ldr	r2, [r7, #4]
 800684c:	2380      	movs	r3, #128	@ 0x80
 800684e:	009b      	lsls	r3, r3, #2
 8006850:	58d2      	ldr	r2, [r2, r3]
 8006852:	2382      	movs	r3, #130	@ 0x82
 8006854:	009b      	lsls	r3, r3, #2
 8006856:	5ad3      	ldrh	r3, [r2, r3]
 8006858:	001a      	movs	r2, r3
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	4293      	cmp	r3, r2
 800685e:	d301      	bcc.n	8006864 <dir_sdi+0x84>
			return FR_INT_ERR;
 8006860:	2302      	movs	r3, #2
 8006862:	e064      	b.n	800692e <dir_sdi+0x14e>
		sect = dp->fs->dirbase;
 8006864:	687a      	ldr	r2, [r7, #4]
 8006866:	2380      	movs	r3, #128	@ 0x80
 8006868:	009b      	lsls	r3, r3, #2
 800686a:	58d2      	ldr	r2, [r2, r3]
 800686c:	2389      	movs	r3, #137	@ 0x89
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	58d3      	ldr	r3, [r2, r3]
 8006872:	613b      	str	r3, [r7, #16]
 8006874:	e03a      	b.n	80068ec <dir_sdi+0x10c>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	2380      	movs	r3, #128	@ 0x80
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	58d3      	ldr	r3, [r2, r3]
 800687e:	4a2f      	ldr	r2, [pc, #188]	@ (800693c <dir_sdi+0x15c>)
 8006880:	5c9b      	ldrb	r3, [r3, r2]
 8006882:	011b      	lsls	r3, r3, #4
 8006884:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 8006886:	e022      	b.n	80068ce <dir_sdi+0xee>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8006888:	687a      	ldr	r2, [r7, #4]
 800688a:	2380      	movs	r3, #128	@ 0x80
 800688c:	009b      	lsls	r3, r3, #2
 800688e:	58d3      	ldr	r3, [r2, r3]
 8006890:	697a      	ldr	r2, [r7, #20]
 8006892:	0011      	movs	r1, r2
 8006894:	0018      	movs	r0, r3
 8006896:	f7ff fc53 	bl	8006140 <get_fat>
 800689a:	0003      	movs	r3, r0
 800689c:	617b      	str	r3, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	3301      	adds	r3, #1
 80068a2:	d101      	bne.n	80068a8 <dir_sdi+0xc8>
 80068a4:	2301      	movs	r3, #1
 80068a6:	e042      	b.n	800692e <dir_sdi+0x14e>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d909      	bls.n	80068c2 <dir_sdi+0xe2>
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	2380      	movs	r3, #128	@ 0x80
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	58d2      	ldr	r2, [r2, r3]
 80068b6:	2385      	movs	r3, #133	@ 0x85
 80068b8:	009b      	lsls	r3, r3, #2
 80068ba:	58d3      	ldr	r3, [r2, r3]
 80068bc:	697a      	ldr	r2, [r7, #20]
 80068be:	429a      	cmp	r2, r3
 80068c0:	d301      	bcc.n	80068c6 <dir_sdi+0xe6>
				return FR_INT_ERR;
 80068c2:	2302      	movs	r3, #2
 80068c4:	e033      	b.n	800692e <dir_sdi+0x14e>
			idx -= ic;
 80068c6:	683a      	ldr	r2, [r7, #0]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	1ad3      	subs	r3, r2, r3
 80068cc:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 80068ce:	683a      	ldr	r2, [r7, #0]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	429a      	cmp	r2, r3
 80068d4:	d2d8      	bcs.n	8006888 <dir_sdi+0xa8>
		}
		sect = clust2sect(dp->fs, clst);
 80068d6:	687a      	ldr	r2, [r7, #4]
 80068d8:	2380      	movs	r3, #128	@ 0x80
 80068da:	009b      	lsls	r3, r3, #2
 80068dc:	58d3      	ldr	r3, [r2, r3]
 80068de:	697a      	ldr	r2, [r7, #20]
 80068e0:	0011      	movs	r1, r2
 80068e2:	0018      	movs	r0, r3
 80068e4:	f7ff fc08 	bl	80060f8 <clust2sect>
 80068e8:	0003      	movs	r3, r0
 80068ea:	613b      	str	r3, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 80068ec:	687a      	ldr	r2, [r7, #4]
 80068ee:	2383      	movs	r3, #131	@ 0x83
 80068f0:	009b      	lsls	r3, r3, #2
 80068f2:	6979      	ldr	r1, [r7, #20]
 80068f4:	50d1      	str	r1, [r2, r3]
	if (!sect) return FR_INT_ERR;
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d101      	bne.n	8006900 <dir_sdi+0x120>
 80068fc:	2302      	movs	r3, #2
 80068fe:	e016      	b.n	800692e <dir_sdi+0x14e>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	091a      	lsrs	r2, r3, #4
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	18d1      	adds	r1, r2, r3
 8006908:	687a      	ldr	r2, [r7, #4]
 800690a:	2384      	movs	r3, #132	@ 0x84
 800690c:	009b      	lsls	r3, r3, #2
 800690e:	50d1      	str	r1, [r2, r3]
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	2380      	movs	r3, #128	@ 0x80
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	58d3      	ldr	r3, [r2, r3]
 8006918:	0019      	movs	r1, r3
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	220f      	movs	r2, #15
 800691e:	4013      	ands	r3, r2
 8006920:	015b      	lsls	r3, r3, #5
 8006922:	18c9      	adds	r1, r1, r3
 8006924:	687a      	ldr	r2, [r7, #4]
 8006926:	2385      	movs	r3, #133	@ 0x85
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	50d1      	str	r1, [r2, r3]

	return FR_OK;
 800692c:	2300      	movs	r3, #0
}
 800692e:	0018      	movs	r0, r3
 8006930:	46bd      	mov	sp, r7
 8006932:	b006      	add	sp, #24
 8006934:	bd80      	pop	{r7, pc}
 8006936:	46c0      	nop			@ (mov r8, r8)
 8006938:	00000206 	.word	0x00000206
 800693c:	00000202 	.word	0x00000202

08006940 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006940:	b590      	push	{r4, r7, lr}
 8006942:	b087      	sub	sp, #28
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a87      	ldr	r2, [pc, #540]	@ (8006b6c <dir_next+0x22c>)
 800694e:	5a9b      	ldrh	r3, [r3, r2]
 8006950:	3301      	adds	r3, #1
 8006952:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	041b      	lsls	r3, r3, #16
 8006958:	0c1b      	lsrs	r3, r3, #16
 800695a:	d005      	beq.n	8006968 <dir_next+0x28>
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	2384      	movs	r3, #132	@ 0x84
 8006960:	009b      	lsls	r3, r3, #2
 8006962:	58d3      	ldr	r3, [r2, r3]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d101      	bne.n	800696c <dir_next+0x2c>
		return FR_NO_FILE;
 8006968:	2304      	movs	r3, #4
 800696a:	e0fb      	b.n	8006b64 <dir_next+0x224>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	220f      	movs	r2, #15
 8006970:	4013      	ands	r3, r2
 8006972:	d000      	beq.n	8006976 <dir_next+0x36>
 8006974:	e0e2      	b.n	8006b3c <dir_next+0x1fc>
		dp->sect++;					/* Next sector */
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	2384      	movs	r3, #132	@ 0x84
 800697a:	009b      	lsls	r3, r3, #2
 800697c:	58d3      	ldr	r3, [r2, r3]
 800697e:	1c59      	adds	r1, r3, #1
 8006980:	687a      	ldr	r2, [r7, #4]
 8006982:	2384      	movs	r3, #132	@ 0x84
 8006984:	009b      	lsls	r3, r3, #2
 8006986:	50d1      	str	r1, [r2, r3]

		if (!dp->clust) {		/* Static table */
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	2383      	movs	r3, #131	@ 0x83
 800698c:	009b      	lsls	r3, r3, #2
 800698e:	58d3      	ldr	r3, [r2, r3]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d10d      	bne.n	80069b0 <dir_next+0x70>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8006994:	687a      	ldr	r2, [r7, #4]
 8006996:	2380      	movs	r3, #128	@ 0x80
 8006998:	009b      	lsls	r3, r3, #2
 800699a:	58d2      	ldr	r2, [r2, r3]
 800699c:	2382      	movs	r3, #130	@ 0x82
 800699e:	009b      	lsls	r3, r3, #2
 80069a0:	5ad3      	ldrh	r3, [r2, r3]
 80069a2:	001a      	movs	r2, r3
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d200      	bcs.n	80069ac <dir_next+0x6c>
 80069aa:	e0c7      	b.n	8006b3c <dir_next+0x1fc>
				return FR_NO_FILE;
 80069ac:	2304      	movs	r3, #4
 80069ae:	e0d9      	b.n	8006b64 <dir_next+0x224>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	091b      	lsrs	r3, r3, #4
 80069b4:	6879      	ldr	r1, [r7, #4]
 80069b6:	2280      	movs	r2, #128	@ 0x80
 80069b8:	0092      	lsls	r2, r2, #2
 80069ba:	588a      	ldr	r2, [r1, r2]
 80069bc:	496c      	ldr	r1, [pc, #432]	@ (8006b70 <dir_next+0x230>)
 80069be:	5c52      	ldrb	r2, [r2, r1]
 80069c0:	3a01      	subs	r2, #1
 80069c2:	4013      	ands	r3, r2
 80069c4:	d000      	beq.n	80069c8 <dir_next+0x88>
 80069c6:	e0b9      	b.n	8006b3c <dir_next+0x1fc>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 80069c8:	687a      	ldr	r2, [r7, #4]
 80069ca:	2380      	movs	r3, #128	@ 0x80
 80069cc:	009b      	lsls	r3, r3, #2
 80069ce:	58d0      	ldr	r0, [r2, r3]
 80069d0:	687a      	ldr	r2, [r7, #4]
 80069d2:	2383      	movs	r3, #131	@ 0x83
 80069d4:	009b      	lsls	r3, r3, #2
 80069d6:	58d3      	ldr	r3, [r2, r3]
 80069d8:	0019      	movs	r1, r3
 80069da:	f7ff fbb1 	bl	8006140 <get_fat>
 80069de:	0003      	movs	r3, r0
 80069e0:	617b      	str	r3, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d801      	bhi.n	80069ec <dir_next+0xac>
 80069e8:	2302      	movs	r3, #2
 80069ea:	e0bb      	b.n	8006b64 <dir_next+0x224>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	3301      	adds	r3, #1
 80069f0:	d101      	bne.n	80069f6 <dir_next+0xb6>
 80069f2:	2301      	movs	r3, #1
 80069f4:	e0b6      	b.n	8006b64 <dir_next+0x224>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 80069f6:	687a      	ldr	r2, [r7, #4]
 80069f8:	2380      	movs	r3, #128	@ 0x80
 80069fa:	009b      	lsls	r3, r3, #2
 80069fc:	58d2      	ldr	r2, [r2, r3]
 80069fe:	2385      	movs	r3, #133	@ 0x85
 8006a00:	009b      	lsls	r3, r3, #2
 8006a02:	58d3      	ldr	r3, [r2, r3]
 8006a04:	697a      	ldr	r2, [r7, #20]
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d200      	bcs.n	8006a0c <dir_next+0xcc>
 8006a0a:	e084      	b.n	8006b16 <dir_next+0x1d6>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d101      	bne.n	8006a16 <dir_next+0xd6>
 8006a12:	2304      	movs	r3, #4
 8006a14:	e0a6      	b.n	8006b64 <dir_next+0x224>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 8006a16:	687a      	ldr	r2, [r7, #4]
 8006a18:	2380      	movs	r3, #128	@ 0x80
 8006a1a:	009b      	lsls	r3, r3, #2
 8006a1c:	58d0      	ldr	r0, [r2, r3]
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	2383      	movs	r3, #131	@ 0x83
 8006a22:	009b      	lsls	r3, r3, #2
 8006a24:	58d3      	ldr	r3, [r2, r3]
 8006a26:	0019      	movs	r1, r3
 8006a28:	f7ff fdea 	bl	8006600 <create_chain>
 8006a2c:	0003      	movs	r3, r0
 8006a2e:	617b      	str	r3, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d101      	bne.n	8006a3a <dir_next+0xfa>
 8006a36:	2307      	movs	r3, #7
 8006a38:	e094      	b.n	8006b64 <dir_next+0x224>
					if (clst == 1) return FR_INT_ERR;
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d101      	bne.n	8006a44 <dir_next+0x104>
 8006a40:	2302      	movs	r3, #2
 8006a42:	e08f      	b.n	8006b64 <dir_next+0x224>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	3301      	adds	r3, #1
 8006a48:	d101      	bne.n	8006a4e <dir_next+0x10e>
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e08a      	b.n	8006b64 <dir_next+0x224>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8006a4e:	687a      	ldr	r2, [r7, #4]
 8006a50:	2380      	movs	r3, #128	@ 0x80
 8006a52:	009b      	lsls	r3, r3, #2
 8006a54:	58d3      	ldr	r3, [r2, r3]
 8006a56:	0018      	movs	r0, r3
 8006a58:	f7ff f9e6 	bl	8005e28 <sync_window>
 8006a5c:	1e03      	subs	r3, r0, #0
 8006a5e:	d001      	beq.n	8006a64 <dir_next+0x124>
 8006a60:	2301      	movs	r3, #1
 8006a62:	e07f      	b.n	8006b64 <dir_next+0x224>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8006a64:	687a      	ldr	r2, [r7, #4]
 8006a66:	2380      	movs	r3, #128	@ 0x80
 8006a68:	009b      	lsls	r3, r3, #2
 8006a6a:	58d3      	ldr	r3, [r2, r3]
 8006a6c:	0018      	movs	r0, r3
 8006a6e:	2380      	movs	r3, #128	@ 0x80
 8006a70:	009b      	lsls	r3, r3, #2
 8006a72:	001a      	movs	r2, r3
 8006a74:	2100      	movs	r1, #0
 8006a76:	f7fe ffc0 	bl	80059fa <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	2380      	movs	r3, #128	@ 0x80
 8006a7e:	009b      	lsls	r3, r3, #2
 8006a80:	58d0      	ldr	r0, [r2, r3]
 8006a82:	687a      	ldr	r2, [r7, #4]
 8006a84:	2380      	movs	r3, #128	@ 0x80
 8006a86:	009b      	lsls	r3, r3, #2
 8006a88:	58d4      	ldr	r4, [r2, r3]
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	0019      	movs	r1, r3
 8006a8e:	f7ff fb33 	bl	80060f8 <clust2sect>
 8006a92:	0002      	movs	r2, r0
 8006a94:	238b      	movs	r3, #139	@ 0x8b
 8006a96:	009b      	lsls	r3, r3, #2
 8006a98:	50e2      	str	r2, [r4, r3]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	613b      	str	r3, [r7, #16]
 8006a9e:	e020      	b.n	8006ae2 <dir_next+0x1a2>
						dp->fs->wflag = 1;
 8006aa0:	687a      	ldr	r2, [r7, #4]
 8006aa2:	2380      	movs	r3, #128	@ 0x80
 8006aa4:	009b      	lsls	r3, r3, #2
 8006aa6:	58d2      	ldr	r2, [r2, r3]
 8006aa8:	2381      	movs	r3, #129	@ 0x81
 8006aaa:	009b      	lsls	r3, r3, #2
 8006aac:	2101      	movs	r1, #1
 8006aae:	54d1      	strb	r1, [r2, r3]
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8006ab0:	687a      	ldr	r2, [r7, #4]
 8006ab2:	2380      	movs	r3, #128	@ 0x80
 8006ab4:	009b      	lsls	r3, r3, #2
 8006ab6:	58d3      	ldr	r3, [r2, r3]
 8006ab8:	0018      	movs	r0, r3
 8006aba:	f7ff f9b5 	bl	8005e28 <sync_window>
 8006abe:	1e03      	subs	r3, r0, #0
 8006ac0:	d001      	beq.n	8006ac6 <dir_next+0x186>
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e04e      	b.n	8006b64 <dir_next+0x224>
						dp->fs->winsect++;
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	2380      	movs	r3, #128	@ 0x80
 8006aca:	009b      	lsls	r3, r3, #2
 8006acc:	58d3      	ldr	r3, [r2, r3]
 8006ace:	228b      	movs	r2, #139	@ 0x8b
 8006ad0:	0092      	lsls	r2, r2, #2
 8006ad2:	589a      	ldr	r2, [r3, r2]
 8006ad4:	1c51      	adds	r1, r2, #1
 8006ad6:	228b      	movs	r2, #139	@ 0x8b
 8006ad8:	0092      	lsls	r2, r2, #2
 8006ada:	5099      	str	r1, [r3, r2]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	3301      	adds	r3, #1
 8006ae0:	613b      	str	r3, [r7, #16]
 8006ae2:	687a      	ldr	r2, [r7, #4]
 8006ae4:	2380      	movs	r3, #128	@ 0x80
 8006ae6:	009b      	lsls	r3, r3, #2
 8006ae8:	58d3      	ldr	r3, [r2, r3]
 8006aea:	4a21      	ldr	r2, [pc, #132]	@ (8006b70 <dir_next+0x230>)
 8006aec:	5c9b      	ldrb	r3, [r3, r2]
 8006aee:	001a      	movs	r2, r3
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d3d4      	bcc.n	8006aa0 <dir_next+0x160>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8006af6:	687a      	ldr	r2, [r7, #4]
 8006af8:	2380      	movs	r3, #128	@ 0x80
 8006afa:	009b      	lsls	r3, r3, #2
 8006afc:	58d2      	ldr	r2, [r2, r3]
 8006afe:	238b      	movs	r3, #139	@ 0x8b
 8006b00:	009b      	lsls	r3, r3, #2
 8006b02:	58d1      	ldr	r1, [r2, r3]
 8006b04:	687a      	ldr	r2, [r7, #4]
 8006b06:	2380      	movs	r3, #128	@ 0x80
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	58d2      	ldr	r2, [r2, r3]
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	1ac9      	subs	r1, r1, r3
 8006b10:	238b      	movs	r3, #139	@ 0x8b
 8006b12:	009b      	lsls	r3, r3, #2
 8006b14:	50d1      	str	r1, [r2, r3]
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	2383      	movs	r3, #131	@ 0x83
 8006b1a:	009b      	lsls	r3, r3, #2
 8006b1c:	6979      	ldr	r1, [r7, #20]
 8006b1e:	50d1      	str	r1, [r2, r3]
				dp->sect = clust2sect(dp->fs, clst);
 8006b20:	687a      	ldr	r2, [r7, #4]
 8006b22:	2380      	movs	r3, #128	@ 0x80
 8006b24:	009b      	lsls	r3, r3, #2
 8006b26:	58d3      	ldr	r3, [r2, r3]
 8006b28:	697a      	ldr	r2, [r7, #20]
 8006b2a:	0011      	movs	r1, r2
 8006b2c:	0018      	movs	r0, r3
 8006b2e:	f7ff fae3 	bl	80060f8 <clust2sect>
 8006b32:	0001      	movs	r1, r0
 8006b34:	687a      	ldr	r2, [r7, #4]
 8006b36:	2384      	movs	r3, #132	@ 0x84
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	50d1      	str	r1, [r2, r3]
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	b299      	uxth	r1, r3
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a0a      	ldr	r2, [pc, #40]	@ (8006b6c <dir_next+0x22c>)
 8006b44:	5299      	strh	r1, [r3, r2]
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8006b46:	687a      	ldr	r2, [r7, #4]
 8006b48:	2380      	movs	r3, #128	@ 0x80
 8006b4a:	009b      	lsls	r3, r3, #2
 8006b4c:	58d3      	ldr	r3, [r2, r3]
 8006b4e:	0019      	movs	r1, r3
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	220f      	movs	r2, #15
 8006b54:	4013      	ands	r3, r2
 8006b56:	015b      	lsls	r3, r3, #5
 8006b58:	18c9      	adds	r1, r1, r3
 8006b5a:	687a      	ldr	r2, [r7, #4]
 8006b5c:	2385      	movs	r3, #133	@ 0x85
 8006b5e:	009b      	lsls	r3, r3, #2
 8006b60:	50d1      	str	r1, [r2, r3]

	return FR_OK;
 8006b62:	2300      	movs	r3, #0
}
 8006b64:	0018      	movs	r0, r3
 8006b66:	46bd      	mov	sp, r7
 8006b68:	b007      	add	sp, #28
 8006b6a:	bd90      	pop	{r4, r7, pc}
 8006b6c:	00000206 	.word	0x00000206
 8006b70:	00000202 	.word	0x00000202

08006b74 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8006b74:	b5b0      	push	{r4, r5, r7, lr}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
 8006b7c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 8006b7e:	250f      	movs	r5, #15
 8006b80:	197c      	adds	r4, r7, r5
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2100      	movs	r1, #0
 8006b86:	0018      	movs	r0, r3
 8006b88:	f7ff fe2a 	bl	80067e0 <dir_sdi>
 8006b8c:	0003      	movs	r3, r0
 8006b8e:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 8006b90:	197b      	adds	r3, r7, r5
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d13b      	bne.n	8006c10 <dir_alloc+0x9c>
		n = 0;
 8006b98:	2300      	movs	r3, #0
 8006b9a:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	2380      	movs	r3, #128	@ 0x80
 8006ba0:	009b      	lsls	r3, r3, #2
 8006ba2:	58d0      	ldr	r0, [r2, r3]
 8006ba4:	687a      	ldr	r2, [r7, #4]
 8006ba6:	2384      	movs	r3, #132	@ 0x84
 8006ba8:	009b      	lsls	r3, r3, #2
 8006baa:	58d3      	ldr	r3, [r2, r3]
 8006bac:	250f      	movs	r5, #15
 8006bae:	197c      	adds	r4, r7, r5
 8006bb0:	0019      	movs	r1, r3
 8006bb2:	f7ff f991 	bl	8005ed8 <move_window>
 8006bb6:	0003      	movs	r3, r0
 8006bb8:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8006bba:	197b      	adds	r3, r7, r5
 8006bbc:	781b      	ldrb	r3, [r3, #0]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d125      	bne.n	8006c0e <dir_alloc+0x9a>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	2385      	movs	r3, #133	@ 0x85
 8006bc6:	009b      	lsls	r3, r3, #2
 8006bc8:	58d3      	ldr	r3, [r2, r3]
 8006bca:	781b      	ldrb	r3, [r3, #0]
 8006bcc:	2be5      	cmp	r3, #229	@ 0xe5
 8006bce:	d006      	beq.n	8006bde <dir_alloc+0x6a>
 8006bd0:	687a      	ldr	r2, [r7, #4]
 8006bd2:	2385      	movs	r3, #133	@ 0x85
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	58d3      	ldr	r3, [r2, r3]
 8006bd8:	781b      	ldrb	r3, [r3, #0]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d107      	bne.n	8006bee <dir_alloc+0x7a>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	3301      	adds	r3, #1
 8006be2:	60bb      	str	r3, [r7, #8]
 8006be4:	68ba      	ldr	r2, [r7, #8]
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	429a      	cmp	r2, r3
 8006bea:	d102      	bne.n	8006bf2 <dir_alloc+0x7e>
 8006bec:	e010      	b.n	8006c10 <dir_alloc+0x9c>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8006bee:	2300      	movs	r3, #0
 8006bf0:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8006bf2:	250f      	movs	r5, #15
 8006bf4:	197c      	adds	r4, r7, r5
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2101      	movs	r1, #1
 8006bfa:	0018      	movs	r0, r3
 8006bfc:	f7ff fea0 	bl	8006940 <dir_next>
 8006c00:	0003      	movs	r3, r0
 8006c02:	7023      	strb	r3, [r4, #0]
		} while (res == FR_OK);
 8006c04:	197b      	adds	r3, r7, r5
 8006c06:	781b      	ldrb	r3, [r3, #0]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d0c7      	beq.n	8006b9c <dir_alloc+0x28>
 8006c0c:	e000      	b.n	8006c10 <dir_alloc+0x9c>
			if (res != FR_OK) break;
 8006c0e:	46c0      	nop			@ (mov r8, r8)
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006c10:	220f      	movs	r2, #15
 8006c12:	18bb      	adds	r3, r7, r2
 8006c14:	781b      	ldrb	r3, [r3, #0]
 8006c16:	2b04      	cmp	r3, #4
 8006c18:	d102      	bne.n	8006c20 <dir_alloc+0xac>
 8006c1a:	18bb      	adds	r3, r7, r2
 8006c1c:	2207      	movs	r2, #7
 8006c1e:	701a      	strb	r2, [r3, #0]
	return res;
 8006c20:	230f      	movs	r3, #15
 8006c22:	18fb      	adds	r3, r7, r3
 8006c24:	781b      	ldrb	r3, [r3, #0]
}
 8006c26:	0018      	movs	r0, r3
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	b004      	add	sp, #16
 8006c2c:	bdb0      	pop	{r4, r5, r7, pc}

08006c2e <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 8006c2e:	b580      	push	{r7, lr}
 8006c30:	b084      	sub	sp, #16
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	6078      	str	r0, [r7, #4]
 8006c36:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	331b      	adds	r3, #27
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	b21b      	sxth	r3, r3
 8006c40:	021b      	lsls	r3, r3, #8
 8006c42:	b21a      	sxth	r2, r3
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	331a      	adds	r3, #26
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	b21b      	sxth	r3, r3
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	b21b      	sxth	r3, r3
 8006c50:	b29b      	uxth	r3, r3
 8006c52:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 8006c54:	687a      	ldr	r2, [r7, #4]
 8006c56:	2380      	movs	r3, #128	@ 0x80
 8006c58:	009b      	lsls	r3, r3, #2
 8006c5a:	5cd3      	ldrb	r3, [r2, r3]
 8006c5c:	2b03      	cmp	r3, #3
 8006c5e:	d110      	bne.n	8006c82 <ld_clust+0x54>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	3315      	adds	r3, #21
 8006c64:	781b      	ldrb	r3, [r3, #0]
 8006c66:	b21b      	sxth	r3, r3
 8006c68:	021b      	lsls	r3, r3, #8
 8006c6a:	b21a      	sxth	r2, r3
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	3314      	adds	r3, #20
 8006c70:	781b      	ldrb	r3, [r3, #0]
 8006c72:	b21b      	sxth	r3, r3
 8006c74:	4313      	orrs	r3, r2
 8006c76:	b21b      	sxth	r3, r3
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	041b      	lsls	r3, r3, #16
 8006c7c:	68fa      	ldr	r2, [r7, #12]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	60fb      	str	r3, [r7, #12]

	return cl;
 8006c82:	68fb      	ldr	r3, [r7, #12]
}
 8006c84:	0018      	movs	r0, r3
 8006c86:	46bd      	mov	sp, r7
 8006c88:	b004      	add	sp, #16
 8006c8a:	bd80      	pop	{r7, pc}

08006c8c <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b082      	sub	sp, #8
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
 8006c94:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	331a      	adds	r3, #26
 8006c9a:	683a      	ldr	r2, [r7, #0]
 8006c9c:	b2d2      	uxtb	r2, r2
 8006c9e:	701a      	strb	r2, [r3, #0]
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	0a1b      	lsrs	r3, r3, #8
 8006ca6:	b29a      	uxth	r2, r3
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	331b      	adds	r3, #27
 8006cac:	b2d2      	uxtb	r2, r2
 8006cae:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	0c1a      	lsrs	r2, r3, #16
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	3314      	adds	r3, #20
 8006cb8:	b2d2      	uxtb	r2, r2
 8006cba:	701a      	strb	r2, [r3, #0]
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	0c1b      	lsrs	r3, r3, #16
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	0a1b      	lsrs	r3, r3, #8
 8006cc4:	b29a      	uxth	r2, r3
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	3315      	adds	r3, #21
 8006cca:	b2d2      	uxtb	r2, r2
 8006ccc:	701a      	strb	r2, [r3, #0]
}
 8006cce:	46c0      	nop			@ (mov r8, r8)
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	b002      	add	sp, #8
 8006cd4:	bd80      	pop	{r7, pc}

08006cd6 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 8006cd6:	b5b0      	push	{r4, r5, r7, lr}
 8006cd8:	b086      	sub	sp, #24
 8006cda:	af00      	add	r7, sp, #0
 8006cdc:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006cde:	2517      	movs	r5, #23
 8006ce0:	197c      	adds	r4, r7, r5
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2100      	movs	r1, #0
 8006ce6:	0018      	movs	r0, r3
 8006ce8:	f7ff fd7a 	bl	80067e0 <dir_sdi>
 8006cec:	0003      	movs	r3, r0
 8006cee:	7023      	strb	r3, [r4, #0]
	if (res != FR_OK) return res;
 8006cf0:	197b      	adds	r3, r7, r5
 8006cf2:	781b      	ldrb	r3, [r3, #0]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d002      	beq.n	8006cfe <dir_find+0x28>
 8006cf8:	197b      	adds	r3, r7, r5
 8006cfa:	781b      	ldrb	r3, [r3, #0]
 8006cfc:	e04b      	b.n	8006d96 <dir_find+0xc0>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 8006cfe:	687a      	ldr	r2, [r7, #4]
 8006d00:	2380      	movs	r3, #128	@ 0x80
 8006d02:	009b      	lsls	r3, r3, #2
 8006d04:	58d0      	ldr	r0, [r2, r3]
 8006d06:	687a      	ldr	r2, [r7, #4]
 8006d08:	2384      	movs	r3, #132	@ 0x84
 8006d0a:	009b      	lsls	r3, r3, #2
 8006d0c:	58d3      	ldr	r3, [r2, r3]
 8006d0e:	2517      	movs	r5, #23
 8006d10:	197c      	adds	r4, r7, r5
 8006d12:	0019      	movs	r1, r3
 8006d14:	f7ff f8e0 	bl	8005ed8 <move_window>
 8006d18:	0003      	movs	r3, r0
 8006d1a:	7023      	strb	r3, [r4, #0]
		if (res != FR_OK) break;
 8006d1c:	0029      	movs	r1, r5
 8006d1e:	187b      	adds	r3, r7, r1
 8006d20:	781b      	ldrb	r3, [r3, #0]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d131      	bne.n	8006d8a <dir_find+0xb4>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	2385      	movs	r3, #133	@ 0x85
 8006d2a:	009b      	lsls	r3, r3, #2
 8006d2c:	58d3      	ldr	r3, [r2, r3]
 8006d2e:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8006d30:	200f      	movs	r0, #15
 8006d32:	183b      	adds	r3, r7, r0
 8006d34:	693a      	ldr	r2, [r7, #16]
 8006d36:	7812      	ldrb	r2, [r2, #0]
 8006d38:	701a      	strb	r2, [r3, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006d3a:	183b      	adds	r3, r7, r0
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d103      	bne.n	8006d4a <dir_find+0x74>
 8006d42:	187b      	adds	r3, r7, r1
 8006d44:	2204      	movs	r2, #4
 8006d46:	701a      	strb	r2, [r3, #0]
 8006d48:	e022      	b.n	8006d90 <dir_find+0xba>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 8006d4a:	693b      	ldr	r3, [r7, #16]
 8006d4c:	330b      	adds	r3, #11
 8006d4e:	781b      	ldrb	r3, [r3, #0]
 8006d50:	001a      	movs	r2, r3
 8006d52:	2308      	movs	r3, #8
 8006d54:	4013      	ands	r3, r2
 8006d56:	d10a      	bne.n	8006d6e <dir_find+0x98>
 8006d58:	687a      	ldr	r2, [r7, #4]
 8006d5a:	2386      	movs	r3, #134	@ 0x86
 8006d5c:	009b      	lsls	r3, r3, #2
 8006d5e:	58d1      	ldr	r1, [r2, r3]
 8006d60:	693b      	ldr	r3, [r7, #16]
 8006d62:	220b      	movs	r2, #11
 8006d64:	0018      	movs	r0, r3
 8006d66:	f7fe fe61 	bl	8005a2c <mem_cmp>
 8006d6a:	1e03      	subs	r3, r0, #0
 8006d6c:	d00f      	beq.n	8006d8e <dir_find+0xb8>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 8006d6e:	2517      	movs	r5, #23
 8006d70:	197c      	adds	r4, r7, r5
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2100      	movs	r1, #0
 8006d76:	0018      	movs	r0, r3
 8006d78:	f7ff fde2 	bl	8006940 <dir_next>
 8006d7c:	0003      	movs	r3, r0
 8006d7e:	7023      	strb	r3, [r4, #0]
	} while (res == FR_OK);
 8006d80:	197b      	adds	r3, r7, r5
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d0ba      	beq.n	8006cfe <dir_find+0x28>
 8006d88:	e002      	b.n	8006d90 <dir_find+0xba>
		if (res != FR_OK) break;
 8006d8a:	46c0      	nop			@ (mov r8, r8)
 8006d8c:	e000      	b.n	8006d90 <dir_find+0xba>
			break;
 8006d8e:	46c0      	nop			@ (mov r8, r8)

	return res;
 8006d90:	2317      	movs	r3, #23
 8006d92:	18fb      	adds	r3, r7, r3
 8006d94:	781b      	ldrb	r3, [r3, #0]
}
 8006d96:	0018      	movs	r0, r3
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	b006      	add	sp, #24
 8006d9c:	bdb0      	pop	{r4, r5, r7, pc}

08006d9e <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006d9e:	b5b0      	push	{r4, r5, r7, lr}
 8006da0:	b084      	sub	sp, #16
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8006da6:	250f      	movs	r5, #15
 8006da8:	197c      	adds	r4, r7, r5
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2101      	movs	r1, #1
 8006dae:	0018      	movs	r0, r3
 8006db0:	f7ff fee0 	bl	8006b74 <dir_alloc>
 8006db4:	0003      	movs	r3, r0
 8006db6:	7023      	strb	r3, [r4, #0]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8006db8:	0029      	movs	r1, r5
 8006dba:	187b      	adds	r3, r7, r1
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d12f      	bne.n	8006e22 <dir_register+0x84>
		res = move_window(dp->fs, dp->sect);
 8006dc2:	687a      	ldr	r2, [r7, #4]
 8006dc4:	2380      	movs	r3, #128	@ 0x80
 8006dc6:	009b      	lsls	r3, r3, #2
 8006dc8:	58d0      	ldr	r0, [r2, r3]
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	2384      	movs	r3, #132	@ 0x84
 8006dce:	009b      	lsls	r3, r3, #2
 8006dd0:	58d3      	ldr	r3, [r2, r3]
 8006dd2:	000d      	movs	r5, r1
 8006dd4:	187c      	adds	r4, r7, r1
 8006dd6:	0019      	movs	r1, r3
 8006dd8:	f7ff f87e 	bl	8005ed8 <move_window>
 8006ddc:	0003      	movs	r3, r0
 8006dde:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK) {
 8006de0:	197b      	adds	r3, r7, r5
 8006de2:	781b      	ldrb	r3, [r3, #0]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d11c      	bne.n	8006e22 <dir_register+0x84>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8006de8:	687a      	ldr	r2, [r7, #4]
 8006dea:	2385      	movs	r3, #133	@ 0x85
 8006dec:	009b      	lsls	r3, r3, #2
 8006dee:	58d3      	ldr	r3, [r2, r3]
 8006df0:	2220      	movs	r2, #32
 8006df2:	2100      	movs	r1, #0
 8006df4:	0018      	movs	r0, r3
 8006df6:	f7fe fe00 	bl	80059fa <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8006dfa:	687a      	ldr	r2, [r7, #4]
 8006dfc:	2385      	movs	r3, #133	@ 0x85
 8006dfe:	009b      	lsls	r3, r3, #2
 8006e00:	58d0      	ldr	r0, [r2, r3]
 8006e02:	687a      	ldr	r2, [r7, #4]
 8006e04:	2386      	movs	r3, #134	@ 0x86
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	58d3      	ldr	r3, [r2, r3]
 8006e0a:	220b      	movs	r2, #11
 8006e0c:	0019      	movs	r1, r3
 8006e0e:	f7fe fdd7 	bl	80059c0 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	2380      	movs	r3, #128	@ 0x80
 8006e16:	009b      	lsls	r3, r3, #2
 8006e18:	58d2      	ldr	r2, [r2, r3]
 8006e1a:	2381      	movs	r3, #129	@ 0x81
 8006e1c:	009b      	lsls	r3, r3, #2
 8006e1e:	2101      	movs	r1, #1
 8006e20:	54d1      	strb	r1, [r2, r3]
		}
	}

	return res;
 8006e22:	230f      	movs	r3, #15
 8006e24:	18fb      	adds	r3, r7, r3
 8006e26:	781b      	ldrb	r3, [r3, #0]
}
 8006e28:	0018      	movs	r0, r3
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	b004      	add	sp, #16
 8006e2e:	bdb0      	pop	{r4, r5, r7, pc}

08006e30 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b088      	sub	sp, #32
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
 8006e38:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	60fb      	str	r3, [r7, #12]
 8006e40:	e002      	b.n	8006e48 <create_name+0x18>
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	3301      	adds	r3, #1
 8006e46:	60fb      	str	r3, [r7, #12]
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	781b      	ldrb	r3, [r3, #0]
 8006e4c:	2b2f      	cmp	r3, #47	@ 0x2f
 8006e4e:	d0f8      	beq.n	8006e42 <create_name+0x12>
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	781b      	ldrb	r3, [r3, #0]
 8006e54:	2b5c      	cmp	r3, #92	@ 0x5c
 8006e56:	d0f4      	beq.n	8006e42 <create_name+0x12>
	sfn = dp->fn;
 8006e58:	687a      	ldr	r2, [r7, #4]
 8006e5a:	2386      	movs	r3, #134	@ 0x86
 8006e5c:	009b      	lsls	r3, r3, #2
 8006e5e:	58d3      	ldr	r3, [r2, r3]
 8006e60:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	220b      	movs	r2, #11
 8006e66:	2120      	movs	r1, #32
 8006e68:	0018      	movs	r0, r3
 8006e6a:	f7fe fdc6 	bl	80059fa <mem_set>
	si = i = b = 0; ni = 8;
 8006e6e:	231f      	movs	r3, #31
 8006e70:	18fb      	adds	r3, r7, r3
 8006e72:	2200      	movs	r2, #0
 8006e74:	701a      	strb	r2, [r3, #0]
 8006e76:	2300      	movs	r3, #0
 8006e78:	613b      	str	r3, [r7, #16]
 8006e7a:	693b      	ldr	r3, [r7, #16]
 8006e7c:	617b      	str	r3, [r7, #20]
 8006e7e:	2308      	movs	r3, #8
 8006e80:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	1c5a      	adds	r2, r3, #1
 8006e86:	617a      	str	r2, [r7, #20]
 8006e88:	68fa      	ldr	r2, [r7, #12]
 8006e8a:	18d2      	adds	r2, r2, r3
 8006e8c:	211e      	movs	r1, #30
 8006e8e:	187b      	adds	r3, r7, r1
 8006e90:	7812      	ldrb	r2, [r2, #0]
 8006e92:	701a      	strb	r2, [r3, #0]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8006e94:	000a      	movs	r2, r1
 8006e96:	18bb      	adds	r3, r7, r2
 8006e98:	781b      	ldrb	r3, [r3, #0]
 8006e9a:	2b20      	cmp	r3, #32
 8006e9c:	d800      	bhi.n	8006ea0 <create_name+0x70>
 8006e9e:	e077      	b.n	8006f90 <create_name+0x160>
 8006ea0:	18bb      	adds	r3, r7, r2
 8006ea2:	781b      	ldrb	r3, [r3, #0]
 8006ea4:	2b2f      	cmp	r3, #47	@ 0x2f
 8006ea6:	d100      	bne.n	8006eaa <create_name+0x7a>
 8006ea8:	e072      	b.n	8006f90 <create_name+0x160>
 8006eaa:	18bb      	adds	r3, r7, r2
 8006eac:	781b      	ldrb	r3, [r3, #0]
 8006eae:	2b5c      	cmp	r3, #92	@ 0x5c
 8006eb0:	d100      	bne.n	8006eb4 <create_name+0x84>
 8006eb2:	e06d      	b.n	8006f90 <create_name+0x160>
		if (c == '.' || i >= ni) {
 8006eb4:	18bb      	adds	r3, r7, r2
 8006eb6:	781b      	ldrb	r3, [r3, #0]
 8006eb8:	2b2e      	cmp	r3, #46	@ 0x2e
 8006eba:	d003      	beq.n	8006ec4 <create_name+0x94>
 8006ebc:	693a      	ldr	r2, [r7, #16]
 8006ebe:	69bb      	ldr	r3, [r7, #24]
 8006ec0:	429a      	cmp	r2, r3
 8006ec2:	d314      	bcc.n	8006eee <create_name+0xbe>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8006ec4:	69bb      	ldr	r3, [r7, #24]
 8006ec6:	2b08      	cmp	r3, #8
 8006ec8:	d104      	bne.n	8006ed4 <create_name+0xa4>
 8006eca:	231e      	movs	r3, #30
 8006ecc:	18fb      	adds	r3, r7, r3
 8006ece:	781b      	ldrb	r3, [r3, #0]
 8006ed0:	2b2e      	cmp	r3, #46	@ 0x2e
 8006ed2:	d001      	beq.n	8006ed8 <create_name+0xa8>
 8006ed4:	2306      	movs	r3, #6
 8006ed6:	e0a3      	b.n	8007020 <create_name+0x1f0>
			i = 8; ni = 11;
 8006ed8:	2308      	movs	r3, #8
 8006eda:	613b      	str	r3, [r7, #16]
 8006edc:	230b      	movs	r3, #11
 8006ede:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 8006ee0:	221f      	movs	r2, #31
 8006ee2:	18bb      	adds	r3, r7, r2
 8006ee4:	18ba      	adds	r2, r7, r2
 8006ee6:	7812      	ldrb	r2, [r2, #0]
 8006ee8:	0092      	lsls	r2, r2, #2
 8006eea:	701a      	strb	r2, [r3, #0]
 8006eec:	e04f      	b.n	8006f8e <create_name+0x15e>
		}
		if (c >= 0x80) {				/* Extended character? */
 8006eee:	201e      	movs	r0, #30
 8006ef0:	183b      	adds	r3, r7, r0
 8006ef2:	781b      	ldrb	r3, [r3, #0]
 8006ef4:	b25b      	sxtb	r3, r3
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	da0e      	bge.n	8006f18 <create_name+0xe8>
			b |= 3;						/* Eliminate NT flag */
 8006efa:	221f      	movs	r2, #31
 8006efc:	18bb      	adds	r3, r7, r2
 8006efe:	18ba      	adds	r2, r7, r2
 8006f00:	7812      	ldrb	r2, [r2, #0]
 8006f02:	2103      	movs	r1, #3
 8006f04:	430a      	orrs	r2, r1
 8006f06:	701a      	strb	r2, [r3, #0]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8006f08:	183b      	adds	r3, r7, r0
 8006f0a:	781b      	ldrb	r3, [r3, #0]
 8006f0c:	3b80      	subs	r3, #128	@ 0x80
 8006f0e:	001a      	movs	r2, r3
 8006f10:	183b      	adds	r3, r7, r0
 8006f12:	4945      	ldr	r1, [pc, #276]	@ (8007028 <create_name+0x1f8>)
 8006f14:	5c8a      	ldrb	r2, [r1, r2]
 8006f16:	701a      	strb	r2, [r3, #0]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 8006f18:	231e      	movs	r3, #30
 8006f1a:	18fb      	adds	r3, r7, r3
 8006f1c:	781a      	ldrb	r2, [r3, #0]
 8006f1e:	4b43      	ldr	r3, [pc, #268]	@ (800702c <create_name+0x1fc>)
 8006f20:	0011      	movs	r1, r2
 8006f22:	0018      	movs	r0, r3
 8006f24:	f7fe fda7 	bl	8005a76 <chk_chr>
 8006f28:	1e03      	subs	r3, r0, #0
 8006f2a:	d001      	beq.n	8006f30 <create_name+0x100>
				return FR_INVALID_NAME;
 8006f2c:	2306      	movs	r3, #6
 8006f2e:	e077      	b.n	8007020 <create_name+0x1f0>
			if (IsUpper(c)) {			/* ASCII large capital? */
 8006f30:	221e      	movs	r2, #30
 8006f32:	18bb      	adds	r3, r7, r2
 8006f34:	781b      	ldrb	r3, [r3, #0]
 8006f36:	2b40      	cmp	r3, #64	@ 0x40
 8006f38:	d90b      	bls.n	8006f52 <create_name+0x122>
 8006f3a:	18bb      	adds	r3, r7, r2
 8006f3c:	781b      	ldrb	r3, [r3, #0]
 8006f3e:	2b5a      	cmp	r3, #90	@ 0x5a
 8006f40:	d807      	bhi.n	8006f52 <create_name+0x122>
				b |= 2;
 8006f42:	221f      	movs	r2, #31
 8006f44:	18bb      	adds	r3, r7, r2
 8006f46:	18ba      	adds	r2, r7, r2
 8006f48:	7812      	ldrb	r2, [r2, #0]
 8006f4a:	2102      	movs	r1, #2
 8006f4c:	430a      	orrs	r2, r1
 8006f4e:	701a      	strb	r2, [r3, #0]
 8006f50:	e014      	b.n	8006f7c <create_name+0x14c>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 8006f52:	201e      	movs	r0, #30
 8006f54:	183b      	adds	r3, r7, r0
 8006f56:	781b      	ldrb	r3, [r3, #0]
 8006f58:	2b60      	cmp	r3, #96	@ 0x60
 8006f5a:	d90f      	bls.n	8006f7c <create_name+0x14c>
 8006f5c:	183b      	adds	r3, r7, r0
 8006f5e:	781b      	ldrb	r3, [r3, #0]
 8006f60:	2b7a      	cmp	r3, #122	@ 0x7a
 8006f62:	d80b      	bhi.n	8006f7c <create_name+0x14c>
					b |= 1; c -= 0x20;
 8006f64:	221f      	movs	r2, #31
 8006f66:	18bb      	adds	r3, r7, r2
 8006f68:	18ba      	adds	r2, r7, r2
 8006f6a:	7812      	ldrb	r2, [r2, #0]
 8006f6c:	2101      	movs	r1, #1
 8006f6e:	430a      	orrs	r2, r1
 8006f70:	701a      	strb	r2, [r3, #0]
 8006f72:	183b      	adds	r3, r7, r0
 8006f74:	183a      	adds	r2, r7, r0
 8006f76:	7812      	ldrb	r2, [r2, #0]
 8006f78:	3a20      	subs	r2, #32
 8006f7a:	701a      	strb	r2, [r3, #0]
				}
			}
			sfn[i++] = c;
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	1c5a      	adds	r2, r3, #1
 8006f80:	613a      	str	r2, [r7, #16]
 8006f82:	68ba      	ldr	r2, [r7, #8]
 8006f84:	18d3      	adds	r3, r2, r3
 8006f86:	221e      	movs	r2, #30
 8006f88:	18ba      	adds	r2, r7, r2
 8006f8a:	7812      	ldrb	r2, [r2, #0]
 8006f8c:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8006f8e:	e778      	b.n	8006e82 <create_name+0x52>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8006f90:	68fa      	ldr	r2, [r7, #12]
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	18d2      	adds	r2, r2, r3
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8006f9a:	231e      	movs	r3, #30
 8006f9c:	18fb      	adds	r3, r7, r3
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	2b20      	cmp	r3, #32
 8006fa2:	d801      	bhi.n	8006fa8 <create_name+0x178>
 8006fa4:	2204      	movs	r2, #4
 8006fa6:	e000      	b.n	8006faa <create_name+0x17a>
 8006fa8:	2200      	movs	r2, #0
 8006faa:	231e      	movs	r3, #30
 8006fac:	18fb      	adds	r3, r7, r3
 8006fae:	701a      	strb	r2, [r3, #0]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d101      	bne.n	8006fba <create_name+0x18a>
 8006fb6:	2306      	movs	r3, #6
 8006fb8:	e032      	b.n	8007020 <create_name+0x1f0>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	2be5      	cmp	r3, #229	@ 0xe5
 8006fc0:	d102      	bne.n	8006fc8 <create_name+0x198>
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	2205      	movs	r2, #5
 8006fc6:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8006fc8:	69bb      	ldr	r3, [r7, #24]
 8006fca:	2b08      	cmp	r3, #8
 8006fcc:	d105      	bne.n	8006fda <create_name+0x1aa>
 8006fce:	221f      	movs	r2, #31
 8006fd0:	18bb      	adds	r3, r7, r2
 8006fd2:	18ba      	adds	r2, r7, r2
 8006fd4:	7812      	ldrb	r2, [r2, #0]
 8006fd6:	0092      	lsls	r2, r2, #2
 8006fd8:	701a      	strb	r2, [r3, #0]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8006fda:	231f      	movs	r3, #31
 8006fdc:	18fb      	adds	r3, r7, r3
 8006fde:	781b      	ldrb	r3, [r3, #0]
 8006fe0:	2203      	movs	r2, #3
 8006fe2:	4013      	ands	r3, r2
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	d106      	bne.n	8006ff6 <create_name+0x1c6>
 8006fe8:	221e      	movs	r2, #30
 8006fea:	18bb      	adds	r3, r7, r2
 8006fec:	18ba      	adds	r2, r7, r2
 8006fee:	7812      	ldrb	r2, [r2, #0]
 8006ff0:	2110      	movs	r1, #16
 8006ff2:	430a      	orrs	r2, r1
 8006ff4:	701a      	strb	r2, [r3, #0]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8006ff6:	231f      	movs	r3, #31
 8006ff8:	18fb      	adds	r3, r7, r3
 8006ffa:	781b      	ldrb	r3, [r3, #0]
 8006ffc:	220c      	movs	r2, #12
 8006ffe:	4013      	ands	r3, r2
 8007000:	2b04      	cmp	r3, #4
 8007002:	d106      	bne.n	8007012 <create_name+0x1e2>
 8007004:	221e      	movs	r2, #30
 8007006:	18bb      	adds	r3, r7, r2
 8007008:	18ba      	adds	r2, r7, r2
 800700a:	7812      	ldrb	r2, [r2, #0]
 800700c:	2108      	movs	r1, #8
 800700e:	430a      	orrs	r2, r1
 8007010:	701a      	strb	r2, [r3, #0]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	330b      	adds	r3, #11
 8007016:	221e      	movs	r2, #30
 8007018:	18ba      	adds	r2, r7, r2
 800701a:	7812      	ldrb	r2, [r2, #0]
 800701c:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800701e:	2300      	movs	r3, #0
#endif
}
 8007020:	0018      	movs	r0, r3
 8007022:	46bd      	mov	sp, r7
 8007024:	b008      	add	sp, #32
 8007026:	bd80      	pop	{r7, pc}
 8007028:	08009530 	.word	0x08009530
 800702c:	080094b4 	.word	0x080094b4

08007030 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007030:	b5b0      	push	{r4, r5, r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	781b      	ldrb	r3, [r3, #0]
 800703e:	2b2f      	cmp	r3, #47	@ 0x2f
 8007040:	d003      	beq.n	800704a <follow_path+0x1a>
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	781b      	ldrb	r3, [r3, #0]
 8007046:	2b5c      	cmp	r3, #92	@ 0x5c
 8007048:	d102      	bne.n	8007050 <follow_path+0x20>
		path++;
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	3301      	adds	r3, #1
 800704e:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8007050:	687a      	ldr	r2, [r7, #4]
 8007052:	2382      	movs	r3, #130	@ 0x82
 8007054:	009b      	lsls	r3, r3, #2
 8007056:	2100      	movs	r1, #0
 8007058:	50d1      	str	r1, [r2, r3]
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	2b1f      	cmp	r3, #31
 8007060:	d80e      	bhi.n	8007080 <follow_path+0x50>
		res = dir_sdi(dp, 0);
 8007062:	230f      	movs	r3, #15
 8007064:	18fc      	adds	r4, r7, r3
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2100      	movs	r1, #0
 800706a:	0018      	movs	r0, r3
 800706c:	f7ff fbb8 	bl	80067e0 <dir_sdi>
 8007070:	0003      	movs	r3, r0
 8007072:	7023      	strb	r3, [r4, #0]
		dp->dir = 0;
 8007074:	687a      	ldr	r2, [r7, #4]
 8007076:	2385      	movs	r3, #133	@ 0x85
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	2100      	movs	r1, #0
 800707c:	50d1      	str	r1, [r2, r3]
 800707e:	e058      	b.n	8007132 <follow_path+0x102>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007080:	250f      	movs	r5, #15
 8007082:	197c      	adds	r4, r7, r5
 8007084:	003a      	movs	r2, r7
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	0011      	movs	r1, r2
 800708a:	0018      	movs	r0, r3
 800708c:	f7ff fed0 	bl	8006e30 <create_name>
 8007090:	0003      	movs	r3, r0
 8007092:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8007094:	197b      	adds	r3, r7, r5
 8007096:	781b      	ldrb	r3, [r3, #0]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d145      	bne.n	8007128 <follow_path+0xf8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 800709c:	197c      	adds	r4, r7, r5
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	0018      	movs	r0, r3
 80070a2:	f7ff fe18 	bl	8006cd6 <dir_find>
 80070a6:	0003      	movs	r3, r0
 80070a8:	7023      	strb	r3, [r4, #0]
			ns = dp->fn[NSFLAG];
 80070aa:	687a      	ldr	r2, [r7, #4]
 80070ac:	2386      	movs	r3, #134	@ 0x86
 80070ae:	009b      	lsls	r3, r3, #2
 80070b0:	58d2      	ldr	r2, [r2, r3]
 80070b2:	210e      	movs	r1, #14
 80070b4:	187b      	adds	r3, r7, r1
 80070b6:	7ad2      	ldrb	r2, [r2, #11]
 80070b8:	701a      	strb	r2, [r3, #0]
			if (res != FR_OK) {				/* Failed to find the object */
 80070ba:	197b      	adds	r3, r7, r5
 80070bc:	781b      	ldrb	r3, [r3, #0]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d00c      	beq.n	80070dc <follow_path+0xac>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80070c2:	197b      	adds	r3, r7, r5
 80070c4:	781b      	ldrb	r3, [r3, #0]
 80070c6:	2b04      	cmp	r3, #4
 80070c8:	d130      	bne.n	800712c <follow_path+0xfc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80070ca:	187b      	adds	r3, r7, r1
 80070cc:	781b      	ldrb	r3, [r3, #0]
 80070ce:	2204      	movs	r2, #4
 80070d0:	4013      	ands	r3, r2
 80070d2:	d12b      	bne.n	800712c <follow_path+0xfc>
 80070d4:	197b      	adds	r3, r7, r5
 80070d6:	2205      	movs	r2, #5
 80070d8:	701a      	strb	r2, [r3, #0]
					}
				}
				break;
 80070da:	e027      	b.n	800712c <follow_path+0xfc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80070dc:	230e      	movs	r3, #14
 80070de:	18fb      	adds	r3, r7, r3
 80070e0:	781b      	ldrb	r3, [r3, #0]
 80070e2:	2204      	movs	r2, #4
 80070e4:	4013      	ands	r3, r2
 80070e6:	d123      	bne.n	8007130 <follow_path+0x100>
			dir = dp->dir;						/* Follow the sub-directory */
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	2385      	movs	r3, #133	@ 0x85
 80070ec:	009b      	lsls	r3, r3, #2
 80070ee:	58d3      	ldr	r3, [r2, r3]
 80070f0:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	330b      	adds	r3, #11
 80070f6:	781b      	ldrb	r3, [r3, #0]
 80070f8:	001a      	movs	r2, r3
 80070fa:	2310      	movs	r3, #16
 80070fc:	4013      	ands	r3, r2
 80070fe:	d104      	bne.n	800710a <follow_path+0xda>
				res = FR_NO_PATH; break;
 8007100:	230f      	movs	r3, #15
 8007102:	18fb      	adds	r3, r7, r3
 8007104:	2205      	movs	r2, #5
 8007106:	701a      	strb	r2, [r3, #0]
 8007108:	e013      	b.n	8007132 <follow_path+0x102>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 800710a:	687a      	ldr	r2, [r7, #4]
 800710c:	2380      	movs	r3, #128	@ 0x80
 800710e:	009b      	lsls	r3, r3, #2
 8007110:	58d3      	ldr	r3, [r2, r3]
 8007112:	68ba      	ldr	r2, [r7, #8]
 8007114:	0011      	movs	r1, r2
 8007116:	0018      	movs	r0, r3
 8007118:	f7ff fd89 	bl	8006c2e <ld_clust>
 800711c:	0001      	movs	r1, r0
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	2382      	movs	r3, #130	@ 0x82
 8007122:	009b      	lsls	r3, r3, #2
 8007124:	50d1      	str	r1, [r2, r3]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007126:	e7ab      	b.n	8007080 <follow_path+0x50>
			if (res != FR_OK) break;
 8007128:	46c0      	nop			@ (mov r8, r8)
 800712a:	e002      	b.n	8007132 <follow_path+0x102>
				break;
 800712c:	46c0      	nop			@ (mov r8, r8)
 800712e:	e000      	b.n	8007132 <follow_path+0x102>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007130:	46c0      	nop			@ (mov r8, r8)
		}
	}

	return res;
 8007132:	230f      	movs	r3, #15
 8007134:	18fb      	adds	r3, r7, r3
 8007136:	781b      	ldrb	r3, [r3, #0]
}
 8007138:	0018      	movs	r0, r3
 800713a:	46bd      	mov	sp, r7
 800713c:	b004      	add	sp, #16
 800713e:	bdb0      	pop	{r4, r5, r7, pc}

08007140 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b086      	sub	sp, #24
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007148:	2301      	movs	r3, #1
 800714a:	425b      	negs	r3, r3
 800714c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d031      	beq.n	80071ba <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	617b      	str	r3, [r7, #20]
 800715c:	e002      	b.n	8007164 <get_ldnumber+0x24>
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	3301      	adds	r3, #1
 8007162:	617b      	str	r3, [r7, #20]
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	781b      	ldrb	r3, [r3, #0]
 8007168:	2b20      	cmp	r3, #32
 800716a:	d903      	bls.n	8007174 <get_ldnumber+0x34>
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	781b      	ldrb	r3, [r3, #0]
 8007170:	2b3a      	cmp	r3, #58	@ 0x3a
 8007172:	d1f4      	bne.n	800715e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	781b      	ldrb	r3, [r3, #0]
 8007178:	2b3a      	cmp	r3, #58	@ 0x3a
 800717a:	d11c      	bne.n	80071b6 <get_ldnumber+0x76>
			tp = *path;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	1c5a      	adds	r2, r3, #1
 8007186:	60fa      	str	r2, [r7, #12]
 8007188:	781b      	ldrb	r3, [r3, #0]
 800718a:	3b30      	subs	r3, #48	@ 0x30
 800718c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	2b09      	cmp	r3, #9
 8007192:	d80e      	bhi.n	80071b2 <get_ldnumber+0x72>
 8007194:	68fa      	ldr	r2, [r7, #12]
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	429a      	cmp	r2, r3
 800719a:	d10a      	bne.n	80071b2 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d107      	bne.n	80071b2 <get_ldnumber+0x72>
					vol = (int)i;
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	3301      	adds	r3, #1
 80071aa:	617b      	str	r3, [r7, #20]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	697a      	ldr	r2, [r7, #20]
 80071b0:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80071b2:	693b      	ldr	r3, [r7, #16]
 80071b4:	e002      	b.n	80071bc <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80071b6:	2300      	movs	r3, #0
 80071b8:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80071ba:	693b      	ldr	r3, [r7, #16]
}
 80071bc:	0018      	movs	r0, r3
 80071be:	46bd      	mov	sp, r7
 80071c0:	b006      	add	sp, #24
 80071c2:	bd80      	pop	{r7, pc}

080071c4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b082      	sub	sp, #8
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
 80071cc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 80071ce:	687a      	ldr	r2, [r7, #4]
 80071d0:	2381      	movs	r3, #129	@ 0x81
 80071d2:	009b      	lsls	r3, r3, #2
 80071d4:	2100      	movs	r1, #0
 80071d6:	54d1      	strb	r1, [r2, r3]
 80071d8:	687a      	ldr	r2, [r7, #4]
 80071da:	238b      	movs	r3, #139	@ 0x8b
 80071dc:	009b      	lsls	r3, r3, #2
 80071de:	2101      	movs	r1, #1
 80071e0:	4249      	negs	r1, r1
 80071e2:	50d1      	str	r1, [r2, r3]
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 80071e4:	683a      	ldr	r2, [r7, #0]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	0011      	movs	r1, r2
 80071ea:	0018      	movs	r0, r3
 80071ec:	f7fe fe74 	bl	8005ed8 <move_window>
 80071f0:	1e03      	subs	r3, r0, #0
 80071f2:	d001      	beq.n	80071f8 <check_fs+0x34>
		return 3;
 80071f4:	2303      	movs	r3, #3
 80071f6:	e04c      	b.n	8007292 <check_fs+0xce>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	33ff      	adds	r3, #255	@ 0xff
 80071fc:	33ff      	adds	r3, #255	@ 0xff
 80071fe:	3301      	adds	r3, #1
 8007200:	781b      	ldrb	r3, [r3, #0]
 8007202:	b21b      	sxth	r3, r3
 8007204:	021b      	lsls	r3, r3, #8
 8007206:	b21a      	sxth	r2, r3
 8007208:	6879      	ldr	r1, [r7, #4]
 800720a:	23ff      	movs	r3, #255	@ 0xff
 800720c:	005b      	lsls	r3, r3, #1
 800720e:	5ccb      	ldrb	r3, [r1, r3]
 8007210:	b21b      	sxth	r3, r3
 8007212:	4313      	orrs	r3, r2
 8007214:	b21b      	sxth	r3, r3
 8007216:	4a21      	ldr	r2, [pc, #132]	@ (800729c <check_fs+0xd8>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d001      	beq.n	8007220 <check_fs+0x5c>
		return 2;
 800721c:	2302      	movs	r3, #2
 800721e:	e038      	b.n	8007292 <check_fs+0xce>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	3336      	adds	r3, #54	@ 0x36
 8007224:	3303      	adds	r3, #3
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	061a      	lsls	r2, r3, #24
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	3336      	adds	r3, #54	@ 0x36
 800722e:	3302      	adds	r3, #2
 8007230:	781b      	ldrb	r3, [r3, #0]
 8007232:	041b      	lsls	r3, r3, #16
 8007234:	431a      	orrs	r2, r3
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	3336      	adds	r3, #54	@ 0x36
 800723a:	3301      	adds	r3, #1
 800723c:	781b      	ldrb	r3, [r3, #0]
 800723e:	021b      	lsls	r3, r3, #8
 8007240:	4313      	orrs	r3, r2
 8007242:	687a      	ldr	r2, [r7, #4]
 8007244:	2136      	movs	r1, #54	@ 0x36
 8007246:	5c52      	ldrb	r2, [r2, r1]
 8007248:	4313      	orrs	r3, r2
 800724a:	021b      	lsls	r3, r3, #8
 800724c:	0a1b      	lsrs	r3, r3, #8
 800724e:	4a14      	ldr	r2, [pc, #80]	@ (80072a0 <check_fs+0xdc>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d101      	bne.n	8007258 <check_fs+0x94>
		return 0;
 8007254:	2300      	movs	r3, #0
 8007256:	e01c      	b.n	8007292 <check_fs+0xce>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	3352      	adds	r3, #82	@ 0x52
 800725c:	3303      	adds	r3, #3
 800725e:	781b      	ldrb	r3, [r3, #0]
 8007260:	061a      	lsls	r2, r3, #24
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	3352      	adds	r3, #82	@ 0x52
 8007266:	3302      	adds	r3, #2
 8007268:	781b      	ldrb	r3, [r3, #0]
 800726a:	041b      	lsls	r3, r3, #16
 800726c:	431a      	orrs	r2, r3
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	3352      	adds	r3, #82	@ 0x52
 8007272:	3301      	adds	r3, #1
 8007274:	781b      	ldrb	r3, [r3, #0]
 8007276:	021b      	lsls	r3, r3, #8
 8007278:	4313      	orrs	r3, r2
 800727a:	687a      	ldr	r2, [r7, #4]
 800727c:	2152      	movs	r1, #82	@ 0x52
 800727e:	5c52      	ldrb	r2, [r2, r1]
 8007280:	4313      	orrs	r3, r2
 8007282:	021b      	lsls	r3, r3, #8
 8007284:	0a1b      	lsrs	r3, r3, #8
 8007286:	4a06      	ldr	r2, [pc, #24]	@ (80072a0 <check_fs+0xdc>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d101      	bne.n	8007290 <check_fs+0xcc>
		return 0;
 800728c:	2300      	movs	r3, #0
 800728e:	e000      	b.n	8007292 <check_fs+0xce>

	return 1;
 8007290:	2301      	movs	r3, #1
}
 8007292:	0018      	movs	r0, r3
 8007294:	46bd      	mov	sp, r7
 8007296:	b002      	add	sp, #8
 8007298:	bd80      	pop	{r7, pc}
 800729a:	46c0      	nop			@ (mov r8, r8)
 800729c:	ffffaa55 	.word	0xffffaa55
 80072a0:	00544146 	.word	0x00544146

080072a4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 80072a4:	b5b0      	push	{r4, r5, r7, lr}
 80072a6:	b096      	sub	sp, #88	@ 0x58
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	60f8      	str	r0, [r7, #12]
 80072ac:	60b9      	str	r1, [r7, #8]
 80072ae:	1dfb      	adds	r3, r7, #7
 80072b0:	701a      	strb	r2, [r3, #0]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2200      	movs	r2, #0
 80072b6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	0018      	movs	r0, r3
 80072bc:	f7ff ff40 	bl	8007140 <get_ldnumber>
 80072c0:	0003      	movs	r3, r0
 80072c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80072c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	da01      	bge.n	80072ce <find_volume+0x2a>
 80072ca:	230b      	movs	r3, #11
 80072cc:	e2f8      	b.n	80078c0 <find_volume+0x61c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80072ce:	4bd1      	ldr	r3, [pc, #836]	@ (8007614 <find_volume+0x370>)
 80072d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80072d2:	0092      	lsls	r2, r2, #2
 80072d4:	58d3      	ldr	r3, [r2, r3]
 80072d6:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80072d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d101      	bne.n	80072e2 <find_volume+0x3e>
 80072de:	230c      	movs	r3, #12
 80072e0:	e2ee      	b.n	80078c0 <find_volume+0x61c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80072e6:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 80072e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80072ea:	2380      	movs	r3, #128	@ 0x80
 80072ec:	009b      	lsls	r3, r3, #2
 80072ee:	5cd3      	ldrb	r3, [r2, r3]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d01c      	beq.n	800732e <find_volume+0x8a>
		stat = disk_status(fs->drv);
 80072f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072f6:	4ac8      	ldr	r2, [pc, #800]	@ (8007618 <find_volume+0x374>)
 80072f8:	5c9b      	ldrb	r3, [r3, r2]
 80072fa:	2537      	movs	r5, #55	@ 0x37
 80072fc:	197c      	adds	r4, r7, r5
 80072fe:	0018      	movs	r0, r3
 8007300:	f7fe fa94 	bl	800582c <disk_status>
 8007304:	0003      	movs	r3, r0
 8007306:	7023      	strb	r3, [r4, #0]
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007308:	0029      	movs	r1, r5
 800730a:	187b      	adds	r3, r7, r1
 800730c:	781b      	ldrb	r3, [r3, #0]
 800730e:	2201      	movs	r2, #1
 8007310:	4013      	ands	r3, r2
 8007312:	d10c      	bne.n	800732e <find_volume+0x8a>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8007314:	1dfb      	adds	r3, r7, #7
 8007316:	781b      	ldrb	r3, [r3, #0]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d006      	beq.n	800732a <find_volume+0x86>
 800731c:	187b      	adds	r3, r7, r1
 800731e:	781b      	ldrb	r3, [r3, #0]
 8007320:	2204      	movs	r2, #4
 8007322:	4013      	ands	r3, r2
 8007324:	d001      	beq.n	800732a <find_volume+0x86>
				return FR_WRITE_PROTECTED;
 8007326:	230a      	movs	r3, #10
 8007328:	e2ca      	b.n	80078c0 <find_volume+0x61c>
			return FR_OK;				/* The file system object is valid */
 800732a:	2300      	movs	r3, #0
 800732c:	e2c8      	b.n	80078c0 <find_volume+0x61c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800732e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007330:	2380      	movs	r3, #128	@ 0x80
 8007332:	009b      	lsls	r3, r3, #2
 8007334:	2100      	movs	r1, #0
 8007336:	54d1      	strb	r1, [r2, r3]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007338:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800733a:	b2d9      	uxtb	r1, r3
 800733c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800733e:	4ab6      	ldr	r2, [pc, #728]	@ (8007618 <find_volume+0x374>)
 8007340:	5499      	strb	r1, [r3, r2]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007344:	4ab4      	ldr	r2, [pc, #720]	@ (8007618 <find_volume+0x374>)
 8007346:	5c9b      	ldrb	r3, [r3, r2]
 8007348:	2537      	movs	r5, #55	@ 0x37
 800734a:	197c      	adds	r4, r7, r5
 800734c:	0018      	movs	r0, r3
 800734e:	f7fe fa8f 	bl	8005870 <disk_initialize>
 8007352:	0003      	movs	r3, r0
 8007354:	7023      	strb	r3, [r4, #0]
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8007356:	197b      	adds	r3, r7, r5
 8007358:	781b      	ldrb	r3, [r3, #0]
 800735a:	2201      	movs	r2, #1
 800735c:	4013      	ands	r3, r2
 800735e:	d001      	beq.n	8007364 <find_volume+0xc0>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007360:	2303      	movs	r3, #3
 8007362:	e2ad      	b.n	80078c0 <find_volume+0x61c>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8007364:	1dfb      	adds	r3, r7, #7
 8007366:	781b      	ldrb	r3, [r3, #0]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d007      	beq.n	800737c <find_volume+0xd8>
 800736c:	2337      	movs	r3, #55	@ 0x37
 800736e:	18fb      	adds	r3, r7, r3
 8007370:	781b      	ldrb	r3, [r3, #0]
 8007372:	2204      	movs	r2, #4
 8007374:	4013      	ands	r3, r2
 8007376:	d001      	beq.n	800737c <find_volume+0xd8>
		return FR_WRITE_PROTECTED;
 8007378:	230a      	movs	r3, #10
 800737a:	e2a1      	b.n	80078c0 <find_volume+0x61c>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 800737c:	2300      	movs	r3, #0
 800737e:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8007380:	2557      	movs	r5, #87	@ 0x57
 8007382:	197c      	adds	r4, r7, r5
 8007384:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007388:	0011      	movs	r1, r2
 800738a:	0018      	movs	r0, r3
 800738c:	f7ff ff1a 	bl	80071c4 <check_fs>
 8007390:	0003      	movs	r3, r0
 8007392:	7023      	strb	r3, [r4, #0]
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8007394:	197b      	adds	r3, r7, r5
 8007396:	781b      	ldrb	r3, [r3, #0]
 8007398:	2b01      	cmp	r3, #1
 800739a:	d155      	bne.n	8007448 <find_volume+0x1a4>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800739c:	2300      	movs	r3, #0
 800739e:	643b      	str	r3, [r7, #64]	@ 0x40
 80073a0:	e027      	b.n	80073f2 <find_volume+0x14e>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 80073a2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80073a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073a6:	011b      	lsls	r3, r3, #4
 80073a8:	33bf      	adds	r3, #191	@ 0xbf
 80073aa:	33ff      	adds	r3, #255	@ 0xff
 80073ac:	18d3      	adds	r3, r2, r3
 80073ae:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 80073b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b2:	3304      	adds	r3, #4
 80073b4:	781b      	ldrb	r3, [r3, #0]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d012      	beq.n	80073e0 <find_volume+0x13c>
 80073ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073bc:	330b      	adds	r3, #11
 80073be:	781b      	ldrb	r3, [r3, #0]
 80073c0:	061a      	lsls	r2, r3, #24
 80073c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c4:	330a      	adds	r3, #10
 80073c6:	781b      	ldrb	r3, [r3, #0]
 80073c8:	041b      	lsls	r3, r3, #16
 80073ca:	431a      	orrs	r2, r3
 80073cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ce:	3309      	adds	r3, #9
 80073d0:	781b      	ldrb	r3, [r3, #0]
 80073d2:	021b      	lsls	r3, r3, #8
 80073d4:	4313      	orrs	r3, r2
 80073d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073d8:	3208      	adds	r2, #8
 80073da:	7812      	ldrb	r2, [r2, #0]
 80073dc:	4313      	orrs	r3, r2
 80073de:	e000      	b.n	80073e2 <find_volume+0x13e>
 80073e0:	2300      	movs	r3, #0
 80073e2:	2214      	movs	r2, #20
 80073e4:	18ba      	adds	r2, r7, r2
 80073e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073e8:	0089      	lsls	r1, r1, #2
 80073ea:	508b      	str	r3, [r1, r2]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80073ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073ee:	3301      	adds	r3, #1
 80073f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80073f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073f4:	2b03      	cmp	r3, #3
 80073f6:	d9d4      	bls.n	80073a2 <find_volume+0xfe>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 80073f8:	2300      	movs	r3, #0
 80073fa:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80073fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d002      	beq.n	8007408 <find_volume+0x164>
 8007402:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007404:	3b01      	subs	r3, #1
 8007406:	643b      	str	r3, [r7, #64]	@ 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8007408:	2314      	movs	r3, #20
 800740a:	18fb      	adds	r3, r7, r3
 800740c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800740e:	0092      	lsls	r2, r2, #2
 8007410:	58d3      	ldr	r3, [r2, r3]
 8007412:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8007414:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007416:	2b00      	cmp	r3, #0
 8007418:	d008      	beq.n	800742c <find_volume+0x188>
 800741a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800741c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800741e:	0011      	movs	r1, r2
 8007420:	0018      	movs	r0, r3
 8007422:	f7ff fecf 	bl	80071c4 <check_fs>
 8007426:	0003      	movs	r3, r0
 8007428:	001a      	movs	r2, r3
 800742a:	e000      	b.n	800742e <find_volume+0x18a>
 800742c:	2202      	movs	r2, #2
 800742e:	2157      	movs	r1, #87	@ 0x57
 8007430:	187b      	adds	r3, r7, r1
 8007432:	701a      	strb	r2, [r3, #0]
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8007434:	187b      	adds	r3, r7, r1
 8007436:	781b      	ldrb	r3, [r3, #0]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d005      	beq.n	8007448 <find_volume+0x1a4>
 800743c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800743e:	3301      	adds	r3, #1
 8007440:	643b      	str	r3, [r7, #64]	@ 0x40
 8007442:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007444:	2b03      	cmp	r3, #3
 8007446:	d9df      	bls.n	8007408 <find_volume+0x164>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007448:	2357      	movs	r3, #87	@ 0x57
 800744a:	18fb      	adds	r3, r7, r3
 800744c:	781b      	ldrb	r3, [r3, #0]
 800744e:	2b03      	cmp	r3, #3
 8007450:	d101      	bne.n	8007456 <find_volume+0x1b2>
 8007452:	2301      	movs	r3, #1
 8007454:	e234      	b.n	80078c0 <find_volume+0x61c>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8007456:	2357      	movs	r3, #87	@ 0x57
 8007458:	18fb      	adds	r3, r7, r3
 800745a:	781b      	ldrb	r3, [r3, #0]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d001      	beq.n	8007464 <find_volume+0x1c0>
 8007460:	230d      	movs	r3, #13
 8007462:	e22d      	b.n	80078c0 <find_volume+0x61c>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007466:	7b1b      	ldrb	r3, [r3, #12]
 8007468:	b21b      	sxth	r3, r3
 800746a:	021b      	lsls	r3, r3, #8
 800746c:	b21a      	sxth	r2, r3
 800746e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007470:	7adb      	ldrb	r3, [r3, #11]
 8007472:	b21b      	sxth	r3, r3
 8007474:	4313      	orrs	r3, r2
 8007476:	b21a      	sxth	r2, r3
 8007478:	2380      	movs	r3, #128	@ 0x80
 800747a:	009b      	lsls	r3, r3, #2
 800747c:	429a      	cmp	r2, r3
 800747e:	d001      	beq.n	8007484 <find_volume+0x1e0>
		return FR_NO_FILESYSTEM;
 8007480:	230d      	movs	r3, #13
 8007482:	e21d      	b.n	80078c0 <find_volume+0x61c>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8007484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007486:	7ddb      	ldrb	r3, [r3, #23]
 8007488:	b21b      	sxth	r3, r3
 800748a:	021b      	lsls	r3, r3, #8
 800748c:	b21a      	sxth	r2, r3
 800748e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007490:	7d9b      	ldrb	r3, [r3, #22]
 8007492:	b21b      	sxth	r3, r3
 8007494:	4313      	orrs	r3, r2
 8007496:	b21b      	sxth	r3, r3
 8007498:	b29b      	uxth	r3, r3
 800749a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 800749c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d112      	bne.n	80074c8 <find_volume+0x224>
 80074a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074a4:	2227      	movs	r2, #39	@ 0x27
 80074a6:	5c9b      	ldrb	r3, [r3, r2]
 80074a8:	061a      	lsls	r2, r3, #24
 80074aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ac:	2126      	movs	r1, #38	@ 0x26
 80074ae:	5c5b      	ldrb	r3, [r3, r1]
 80074b0:	041b      	lsls	r3, r3, #16
 80074b2:	431a      	orrs	r2, r3
 80074b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074b6:	2125      	movs	r1, #37	@ 0x25
 80074b8:	5c5b      	ldrb	r3, [r3, r1]
 80074ba:	021b      	lsls	r3, r3, #8
 80074bc:	4313      	orrs	r3, r2
 80074be:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80074c0:	2124      	movs	r1, #36	@ 0x24
 80074c2:	5c52      	ldrb	r2, [r2, r1]
 80074c4:	4313      	orrs	r3, r2
 80074c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	fs->fsize = fasize;
 80074c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80074ca:	2386      	movs	r3, #134	@ 0x86
 80074cc:	009b      	lsls	r3, r3, #2
 80074ce:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80074d0:	50d1      	str	r1, [r2, r3]

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 80074d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074d4:	7c19      	ldrb	r1, [r3, #16]
 80074d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074d8:	4a50      	ldr	r2, [pc, #320]	@ (800761c <find_volume+0x378>)
 80074da:	5499      	strb	r1, [r3, r2]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 80074dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074de:	4a4f      	ldr	r2, [pc, #316]	@ (800761c <find_volume+0x378>)
 80074e0:	5c9b      	ldrb	r3, [r3, r2]
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d006      	beq.n	80074f4 <find_volume+0x250>
 80074e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074e8:	4a4c      	ldr	r2, [pc, #304]	@ (800761c <find_volume+0x378>)
 80074ea:	5c9b      	ldrb	r3, [r3, r2]
 80074ec:	2b02      	cmp	r3, #2
 80074ee:	d001      	beq.n	80074f4 <find_volume+0x250>
		return FR_NO_FILESYSTEM;
 80074f0:	230d      	movs	r3, #13
 80074f2:	e1e5      	b.n	80078c0 <find_volume+0x61c>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 80074f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074f6:	4a49      	ldr	r2, [pc, #292]	@ (800761c <find_volume+0x378>)
 80074f8:	5c9b      	ldrb	r3, [r3, r2]
 80074fa:	001a      	movs	r2, r3
 80074fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074fe:	4353      	muls	r3, r2
 8007500:	64fb      	str	r3, [r7, #76]	@ 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8007502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007504:	7b59      	ldrb	r1, [r3, #13]
 8007506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007508:	4a45      	ldr	r2, [pc, #276]	@ (8007620 <find_volume+0x37c>)
 800750a:	5499      	strb	r1, [r3, r2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 800750c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800750e:	4a44      	ldr	r2, [pc, #272]	@ (8007620 <find_volume+0x37c>)
 8007510:	5c9b      	ldrb	r3, [r3, r2]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d009      	beq.n	800752a <find_volume+0x286>
 8007516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007518:	4a41      	ldr	r2, [pc, #260]	@ (8007620 <find_volume+0x37c>)
 800751a:	5c9b      	ldrb	r3, [r3, r2]
 800751c:	0019      	movs	r1, r3
 800751e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007520:	4a3f      	ldr	r2, [pc, #252]	@ (8007620 <find_volume+0x37c>)
 8007522:	5c9b      	ldrb	r3, [r3, r2]
 8007524:	3b01      	subs	r3, #1
 8007526:	400b      	ands	r3, r1
 8007528:	d001      	beq.n	800752e <find_volume+0x28a>
		return FR_NO_FILESYSTEM;
 800752a:	230d      	movs	r3, #13
 800752c:	e1c8      	b.n	80078c0 <find_volume+0x61c>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 800752e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007530:	7c9b      	ldrb	r3, [r3, #18]
 8007532:	b21b      	sxth	r3, r3
 8007534:	021b      	lsls	r3, r3, #8
 8007536:	b21a      	sxth	r2, r3
 8007538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800753a:	7c5b      	ldrb	r3, [r3, #17]
 800753c:	b21b      	sxth	r3, r3
 800753e:	4313      	orrs	r3, r2
 8007540:	b21b      	sxth	r3, r3
 8007542:	b299      	uxth	r1, r3
 8007544:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007546:	2382      	movs	r3, #130	@ 0x82
 8007548:	009b      	lsls	r3, r3, #2
 800754a:	52d1      	strh	r1, [r2, r3]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 800754c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800754e:	2382      	movs	r3, #130	@ 0x82
 8007550:	009b      	lsls	r3, r3, #2
 8007552:	5ad3      	ldrh	r3, [r2, r3]
 8007554:	220f      	movs	r2, #15
 8007556:	4013      	ands	r3, r2
 8007558:	b29b      	uxth	r3, r3
 800755a:	2b00      	cmp	r3, #0
 800755c:	d001      	beq.n	8007562 <find_volume+0x2be>
		return FR_NO_FILESYSTEM;
 800755e:	230d      	movs	r3, #13
 8007560:	e1ae      	b.n	80078c0 <find_volume+0x61c>

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8007562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007564:	7d1b      	ldrb	r3, [r3, #20]
 8007566:	b21b      	sxth	r3, r3
 8007568:	021b      	lsls	r3, r3, #8
 800756a:	b21a      	sxth	r2, r3
 800756c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800756e:	7cdb      	ldrb	r3, [r3, #19]
 8007570:	b21b      	sxth	r3, r3
 8007572:	4313      	orrs	r3, r2
 8007574:	b21b      	sxth	r3, r3
 8007576:	b29b      	uxth	r3, r3
 8007578:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 800757a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800757c:	2b00      	cmp	r3, #0
 800757e:	d112      	bne.n	80075a6 <find_volume+0x302>
 8007580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007582:	2223      	movs	r2, #35	@ 0x23
 8007584:	5c9b      	ldrb	r3, [r3, r2]
 8007586:	061a      	lsls	r2, r3, #24
 8007588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800758a:	2122      	movs	r1, #34	@ 0x22
 800758c:	5c5b      	ldrb	r3, [r3, r1]
 800758e:	041b      	lsls	r3, r3, #16
 8007590:	431a      	orrs	r2, r3
 8007592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007594:	2121      	movs	r1, #33	@ 0x21
 8007596:	5c5b      	ldrb	r3, [r3, r1]
 8007598:	021b      	lsls	r3, r3, #8
 800759a:	4313      	orrs	r3, r2
 800759c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800759e:	2120      	movs	r1, #32
 80075a0:	5c52      	ldrb	r2, [r2, r1]
 80075a2:	4313      	orrs	r3, r2
 80075a4:	64bb      	str	r3, [r7, #72]	@ 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 80075a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075a8:	7bdb      	ldrb	r3, [r3, #15]
 80075aa:	b21b      	sxth	r3, r3
 80075ac:	021b      	lsls	r3, r3, #8
 80075ae:	b21a      	sxth	r2, r3
 80075b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075b2:	7b9b      	ldrb	r3, [r3, #14]
 80075b4:	b21b      	sxth	r3, r3
 80075b6:	4313      	orrs	r3, r2
 80075b8:	b21a      	sxth	r2, r3
 80075ba:	212e      	movs	r1, #46	@ 0x2e
 80075bc:	187b      	adds	r3, r7, r1
 80075be:	801a      	strh	r2, [r3, #0]
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 80075c0:	187b      	adds	r3, r7, r1
 80075c2:	881b      	ldrh	r3, [r3, #0]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d101      	bne.n	80075cc <find_volume+0x328>
 80075c8:	230d      	movs	r3, #13
 80075ca:	e179      	b.n	80078c0 <find_volume+0x61c>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 80075cc:	232e      	movs	r3, #46	@ 0x2e
 80075ce:	18fb      	adds	r3, r7, r3
 80075d0:	881a      	ldrh	r2, [r3, #0]
 80075d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075d4:	18d3      	adds	r3, r2, r3
 80075d6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80075d8:	2282      	movs	r2, #130	@ 0x82
 80075da:	0092      	lsls	r2, r2, #2
 80075dc:	5a8a      	ldrh	r2, [r1, r2]
 80075de:	0912      	lsrs	r2, r2, #4
 80075e0:	b292      	uxth	r2, r2
 80075e2:	189b      	adds	r3, r3, r2
 80075e4:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80075e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ea:	429a      	cmp	r2, r3
 80075ec:	d201      	bcs.n	80075f2 <find_volume+0x34e>
 80075ee:	230d      	movs	r3, #13
 80075f0:	e166      	b.n	80078c0 <find_volume+0x61c>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 80075f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075f6:	1ad2      	subs	r2, r2, r3
 80075f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075fa:	4909      	ldr	r1, [pc, #36]	@ (8007620 <find_volume+0x37c>)
 80075fc:	5c5b      	ldrb	r3, [r3, r1]
 80075fe:	0019      	movs	r1, r3
 8007600:	0010      	movs	r0, r2
 8007602:	f7f8 fd8b 	bl	800011c <__udivsi3>
 8007606:	0003      	movs	r3, r0
 8007608:	627b      	str	r3, [r7, #36]	@ 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800760a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800760c:	2b00      	cmp	r3, #0
 800760e:	d109      	bne.n	8007624 <find_volume+0x380>
 8007610:	230d      	movs	r3, #13
 8007612:	e155      	b.n	80078c0 <find_volume+0x61c>
 8007614:	20001c2c 	.word	0x20001c2c
 8007618:	00000201 	.word	0x00000201
 800761c:	00000203 	.word	0x00000203
 8007620:	00000202 	.word	0x00000202
	fmt = FS_FAT12;
 8007624:	2157      	movs	r1, #87	@ 0x57
 8007626:	187b      	adds	r3, r7, r1
 8007628:	2201      	movs	r2, #1
 800762a:	701a      	strb	r2, [r3, #0]
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800762c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800762e:	4aa6      	ldr	r2, [pc, #664]	@ (80078c8 <find_volume+0x624>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d902      	bls.n	800763a <find_volume+0x396>
 8007634:	187b      	adds	r3, r7, r1
 8007636:	2202      	movs	r2, #2
 8007638:	701a      	strb	r2, [r3, #0]
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 800763a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800763c:	4aa3      	ldr	r2, [pc, #652]	@ (80078cc <find_volume+0x628>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d903      	bls.n	800764a <find_volume+0x3a6>
 8007642:	2357      	movs	r3, #87	@ 0x57
 8007644:	18fb      	adds	r3, r7, r3
 8007646:	2203      	movs	r2, #3
 8007648:	701a      	strb	r2, [r3, #0]

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800764a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800764c:	1c99      	adds	r1, r3, #2
 800764e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007650:	2385      	movs	r3, #133	@ 0x85
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	50d1      	str	r1, [r2, r3]
	fs->volbase = bsect;								/* Volume start sector */
 8007656:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007658:	2387      	movs	r3, #135	@ 0x87
 800765a:	009b      	lsls	r3, r3, #2
 800765c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800765e:	50d1      	str	r1, [r2, r3]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8007660:	232e      	movs	r3, #46	@ 0x2e
 8007662:	18fb      	adds	r3, r7, r3
 8007664:	881a      	ldrh	r2, [r3, #0]
 8007666:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007668:	18d1      	adds	r1, r2, r3
 800766a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800766c:	2388      	movs	r3, #136	@ 0x88
 800766e:	009b      	lsls	r3, r3, #2
 8007670:	50d1      	str	r1, [r2, r3]
	fs->database = bsect + sysect;						/* Data start sector */
 8007672:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007676:	18d1      	adds	r1, r2, r3
 8007678:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800767a:	238a      	movs	r3, #138	@ 0x8a
 800767c:	009b      	lsls	r3, r3, #2
 800767e:	50d1      	str	r1, [r2, r3]
	if (fmt == FS_FAT32) {
 8007680:	2357      	movs	r3, #87	@ 0x57
 8007682:	18fb      	adds	r3, r7, r3
 8007684:	781b      	ldrb	r3, [r3, #0]
 8007686:	2b03      	cmp	r3, #3
 8007688:	d125      	bne.n	80076d6 <find_volume+0x432>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 800768a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800768c:	2382      	movs	r3, #130	@ 0x82
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	5ad3      	ldrh	r3, [r2, r3]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d001      	beq.n	800769a <find_volume+0x3f6>
 8007696:	230d      	movs	r3, #13
 8007698:	e112      	b.n	80078c0 <find_volume+0x61c>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 800769a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800769c:	222f      	movs	r2, #47	@ 0x2f
 800769e:	5c9b      	ldrb	r3, [r3, r2]
 80076a0:	061a      	lsls	r2, r3, #24
 80076a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076a4:	212e      	movs	r1, #46	@ 0x2e
 80076a6:	5c5b      	ldrb	r3, [r3, r1]
 80076a8:	041b      	lsls	r3, r3, #16
 80076aa:	431a      	orrs	r2, r3
 80076ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ae:	212d      	movs	r1, #45	@ 0x2d
 80076b0:	5c5b      	ldrb	r3, [r3, r1]
 80076b2:	021b      	lsls	r3, r3, #8
 80076b4:	4313      	orrs	r3, r2
 80076b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80076b8:	212c      	movs	r1, #44	@ 0x2c
 80076ba:	5c52      	ldrb	r2, [r2, r1]
 80076bc:	4313      	orrs	r3, r2
 80076be:	0019      	movs	r1, r3
 80076c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80076c2:	2389      	movs	r3, #137	@ 0x89
 80076c4:	009b      	lsls	r3, r3, #2
 80076c6:	50d1      	str	r1, [r2, r3]
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 80076c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80076ca:	2385      	movs	r3, #133	@ 0x85
 80076cc:	009b      	lsls	r3, r3, #2
 80076ce:	58d3      	ldr	r3, [r2, r3]
 80076d0:	009b      	lsls	r3, r3, #2
 80076d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80076d4:	e02c      	b.n	8007730 <find_volume+0x48c>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80076d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80076d8:	2382      	movs	r3, #130	@ 0x82
 80076da:	009b      	lsls	r3, r3, #2
 80076dc:	5ad3      	ldrh	r3, [r2, r3]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d101      	bne.n	80076e6 <find_volume+0x442>
 80076e2:	230d      	movs	r3, #13
 80076e4:	e0ec      	b.n	80078c0 <find_volume+0x61c>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80076e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80076e8:	2388      	movs	r3, #136	@ 0x88
 80076ea:	009b      	lsls	r3, r3, #2
 80076ec:	58d2      	ldr	r2, [r2, r3]
 80076ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076f0:	18d1      	adds	r1, r2, r3
 80076f2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80076f4:	2389      	movs	r3, #137	@ 0x89
 80076f6:	009b      	lsls	r3, r3, #2
 80076f8:	50d1      	str	r1, [r2, r3]
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80076fa:	2357      	movs	r3, #87	@ 0x57
 80076fc:	18fb      	adds	r3, r7, r3
 80076fe:	781b      	ldrb	r3, [r3, #0]
 8007700:	2b02      	cmp	r3, #2
 8007702:	d105      	bne.n	8007710 <find_volume+0x46c>
 8007704:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007706:	2385      	movs	r3, #133	@ 0x85
 8007708:	009b      	lsls	r3, r3, #2
 800770a:	58d3      	ldr	r3, [r2, r3]
 800770c:	005b      	lsls	r3, r3, #1
 800770e:	e00e      	b.n	800772e <find_volume+0x48a>
 8007710:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007712:	2385      	movs	r3, #133	@ 0x85
 8007714:	009b      	lsls	r3, r3, #2
 8007716:	58d2      	ldr	r2, [r2, r3]
 8007718:	0013      	movs	r3, r2
 800771a:	005b      	lsls	r3, r3, #1
 800771c:	189b      	adds	r3, r3, r2
 800771e:	085a      	lsrs	r2, r3, #1
 8007720:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007722:	2385      	movs	r3, #133	@ 0x85
 8007724:	009b      	lsls	r3, r3, #2
 8007726:	58cb      	ldr	r3, [r1, r3]
 8007728:	2101      	movs	r1, #1
 800772a:	400b      	ands	r3, r1
 800772c:	18d3      	adds	r3, r2, r3
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 800772e:	647b      	str	r3, [r7, #68]	@ 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8007730:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007732:	2386      	movs	r3, #134	@ 0x86
 8007734:	009b      	lsls	r3, r3, #2
 8007736:	58d2      	ldr	r2, [r2, r3]
 8007738:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800773a:	4965      	ldr	r1, [pc, #404]	@ (80078d0 <find_volume+0x62c>)
 800773c:	468c      	mov	ip, r1
 800773e:	4463      	add	r3, ip
 8007740:	0a5b      	lsrs	r3, r3, #9
 8007742:	429a      	cmp	r2, r3
 8007744:	d201      	bcs.n	800774a <find_volume+0x4a6>
		return FR_NO_FILESYSTEM;
 8007746:	230d      	movs	r3, #13
 8007748:	e0ba      	b.n	80078c0 <find_volume+0x61c>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 800774a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800774c:	2384      	movs	r3, #132	@ 0x84
 800774e:	009b      	lsls	r3, r3, #2
 8007750:	2101      	movs	r1, #1
 8007752:	4249      	negs	r1, r1
 8007754:	50d1      	str	r1, [r2, r3]
 8007756:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007758:	2384      	movs	r3, #132	@ 0x84
 800775a:	009b      	lsls	r3, r3, #2
 800775c:	58d1      	ldr	r1, [r2, r3]
 800775e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007760:	2383      	movs	r3, #131	@ 0x83
 8007762:	009b      	lsls	r3, r3, #2
 8007764:	50d1      	str	r1, [r2, r3]

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8007766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007768:	4a5a      	ldr	r2, [pc, #360]	@ (80078d4 <find_volume+0x630>)
 800776a:	2180      	movs	r1, #128	@ 0x80
 800776c:	5499      	strb	r1, [r3, r2]
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 800776e:	2357      	movs	r3, #87	@ 0x57
 8007770:	18fb      	adds	r3, r7, r3
 8007772:	781b      	ldrb	r3, [r3, #0]
 8007774:	2b03      	cmp	r3, #3
 8007776:	d000      	beq.n	800777a <find_volume+0x4d6>
 8007778:	e08b      	b.n	8007892 <find_volume+0x5ee>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 800777a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800777c:	2231      	movs	r2, #49	@ 0x31
 800777e:	5c9b      	ldrb	r3, [r3, r2]
 8007780:	b21b      	sxth	r3, r3
 8007782:	021b      	lsls	r3, r3, #8
 8007784:	b21a      	sxth	r2, r3
 8007786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007788:	2130      	movs	r1, #48	@ 0x30
 800778a:	5c5b      	ldrb	r3, [r3, r1]
 800778c:	b21b      	sxth	r3, r3
 800778e:	4313      	orrs	r3, r2
 8007790:	b21b      	sxth	r3, r3
 8007792:	2b01      	cmp	r3, #1
 8007794:	d000      	beq.n	8007798 <find_volume+0x4f4>
 8007796:	e07c      	b.n	8007892 <find_volume+0x5ee>
		&& move_window(fs, bsect + 1) == FR_OK)
 8007798:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800779a:	1c5a      	adds	r2, r3, #1
 800779c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800779e:	0011      	movs	r1, r2
 80077a0:	0018      	movs	r0, r3
 80077a2:	f7fe fb99 	bl	8005ed8 <move_window>
 80077a6:	1e03      	subs	r3, r0, #0
 80077a8:	d173      	bne.n	8007892 <find_volume+0x5ee>
	{
		fs->fsi_flag = 0;
 80077aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077ac:	4a49      	ldr	r2, [pc, #292]	@ (80078d4 <find_volume+0x630>)
 80077ae:	2100      	movs	r1, #0
 80077b0:	5499      	strb	r1, [r3, r2]
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80077b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077b4:	4a46      	ldr	r2, [pc, #280]	@ (80078d0 <find_volume+0x62c>)
 80077b6:	5c9b      	ldrb	r3, [r3, r2]
 80077b8:	b21b      	sxth	r3, r3
 80077ba:	021b      	lsls	r3, r3, #8
 80077bc:	b21a      	sxth	r2, r3
 80077be:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80077c0:	23ff      	movs	r3, #255	@ 0xff
 80077c2:	005b      	lsls	r3, r3, #1
 80077c4:	5ccb      	ldrb	r3, [r1, r3]
 80077c6:	b21b      	sxth	r3, r3
 80077c8:	4313      	orrs	r3, r2
 80077ca:	b21b      	sxth	r3, r3
 80077cc:	4a42      	ldr	r2, [pc, #264]	@ (80078d8 <find_volume+0x634>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d15f      	bne.n	8007892 <find_volume+0x5ee>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 80077d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077d4:	78db      	ldrb	r3, [r3, #3]
 80077d6:	061a      	lsls	r2, r3, #24
 80077d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077da:	789b      	ldrb	r3, [r3, #2]
 80077dc:	041b      	lsls	r3, r3, #16
 80077de:	431a      	orrs	r2, r3
 80077e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077e2:	785b      	ldrb	r3, [r3, #1]
 80077e4:	021b      	lsls	r3, r3, #8
 80077e6:	4313      	orrs	r3, r2
 80077e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80077ea:	7812      	ldrb	r2, [r2, #0]
 80077ec:	4313      	orrs	r3, r2
 80077ee:	4a3b      	ldr	r2, [pc, #236]	@ (80078dc <find_volume+0x638>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d14e      	bne.n	8007892 <find_volume+0x5ee>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 80077f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80077f6:	23e8      	movs	r3, #232	@ 0xe8
 80077f8:	33ff      	adds	r3, #255	@ 0xff
 80077fa:	5cd3      	ldrb	r3, [r2, r3]
 80077fc:	061a      	lsls	r2, r3, #24
 80077fe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007800:	23f3      	movs	r3, #243	@ 0xf3
 8007802:	005b      	lsls	r3, r3, #1
 8007804:	5ccb      	ldrb	r3, [r1, r3]
 8007806:	041b      	lsls	r3, r3, #16
 8007808:	431a      	orrs	r2, r3
 800780a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800780c:	23e6      	movs	r3, #230	@ 0xe6
 800780e:	33ff      	adds	r3, #255	@ 0xff
 8007810:	5ccb      	ldrb	r3, [r1, r3]
 8007812:	021b      	lsls	r3, r3, #8
 8007814:	4313      	orrs	r3, r2
 8007816:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007818:	22f2      	movs	r2, #242	@ 0xf2
 800781a:	0052      	lsls	r2, r2, #1
 800781c:	5c8a      	ldrb	r2, [r1, r2]
 800781e:	4313      	orrs	r3, r2
 8007820:	4a2f      	ldr	r2, [pc, #188]	@ (80078e0 <find_volume+0x63c>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d135      	bne.n	8007892 <find_volume+0x5ee>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8007826:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007828:	23ec      	movs	r3, #236	@ 0xec
 800782a:	33ff      	adds	r3, #255	@ 0xff
 800782c:	5cd3      	ldrb	r3, [r2, r3]
 800782e:	061a      	lsls	r2, r3, #24
 8007830:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007832:	23f5      	movs	r3, #245	@ 0xf5
 8007834:	005b      	lsls	r3, r3, #1
 8007836:	5ccb      	ldrb	r3, [r1, r3]
 8007838:	041b      	lsls	r3, r3, #16
 800783a:	431a      	orrs	r2, r3
 800783c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800783e:	23ea      	movs	r3, #234	@ 0xea
 8007840:	33ff      	adds	r3, #255	@ 0xff
 8007842:	5ccb      	ldrb	r3, [r1, r3]
 8007844:	021b      	lsls	r3, r3, #8
 8007846:	4313      	orrs	r3, r2
 8007848:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800784a:	22f4      	movs	r2, #244	@ 0xf4
 800784c:	0052      	lsls	r2, r2, #1
 800784e:	5c8a      	ldrb	r2, [r1, r2]
 8007850:	4313      	orrs	r3, r2
 8007852:	0019      	movs	r1, r3
 8007854:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007856:	2384      	movs	r3, #132	@ 0x84
 8007858:	009b      	lsls	r3, r3, #2
 800785a:	50d1      	str	r1, [r2, r3]
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 800785c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800785e:	23f0      	movs	r3, #240	@ 0xf0
 8007860:	33ff      	adds	r3, #255	@ 0xff
 8007862:	5cd3      	ldrb	r3, [r2, r3]
 8007864:	061a      	lsls	r2, r3, #24
 8007866:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007868:	23f7      	movs	r3, #247	@ 0xf7
 800786a:	005b      	lsls	r3, r3, #1
 800786c:	5ccb      	ldrb	r3, [r1, r3]
 800786e:	041b      	lsls	r3, r3, #16
 8007870:	431a      	orrs	r2, r3
 8007872:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007874:	23ee      	movs	r3, #238	@ 0xee
 8007876:	33ff      	adds	r3, #255	@ 0xff
 8007878:	5ccb      	ldrb	r3, [r1, r3]
 800787a:	021b      	lsls	r3, r3, #8
 800787c:	4313      	orrs	r3, r2
 800787e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007880:	22f6      	movs	r2, #246	@ 0xf6
 8007882:	0052      	lsls	r2, r2, #1
 8007884:	5c8a      	ldrb	r2, [r1, r2]
 8007886:	4313      	orrs	r3, r2
 8007888:	0019      	movs	r1, r3
 800788a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800788c:	2383      	movs	r3, #131	@ 0x83
 800788e:	009b      	lsls	r3, r3, #2
 8007890:	50d1      	str	r1, [r2, r3]
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8007892:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007894:	2357      	movs	r3, #87	@ 0x57
 8007896:	18f9      	adds	r1, r7, r3
 8007898:	2380      	movs	r3, #128	@ 0x80
 800789a:	009b      	lsls	r3, r3, #2
 800789c:	7809      	ldrb	r1, [r1, #0]
 800789e:	54d1      	strb	r1, [r2, r3]
	fs->id = ++Fsid;	/* File system mount ID */
 80078a0:	4b10      	ldr	r3, [pc, #64]	@ (80078e4 <find_volume+0x640>)
 80078a2:	881b      	ldrh	r3, [r3, #0]
 80078a4:	3301      	adds	r3, #1
 80078a6:	b29a      	uxth	r2, r3
 80078a8:	4b0e      	ldr	r3, [pc, #56]	@ (80078e4 <find_volume+0x640>)
 80078aa:	801a      	strh	r2, [r3, #0]
 80078ac:	4b0d      	ldr	r3, [pc, #52]	@ (80078e4 <find_volume+0x640>)
 80078ae:	8819      	ldrh	r1, [r3, #0]
 80078b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078b2:	4a0d      	ldr	r2, [pc, #52]	@ (80078e8 <find_volume+0x644>)
 80078b4:	5299      	strh	r1, [r3, r2]
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 80078b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078b8:	0018      	movs	r0, r3
 80078ba:	f7fe fa8f 	bl	8005ddc <clear_lock>
#endif

	return FR_OK;
 80078be:	2300      	movs	r3, #0
}
 80078c0:	0018      	movs	r0, r3
 80078c2:	46bd      	mov	sp, r7
 80078c4:	b016      	add	sp, #88	@ 0x58
 80078c6:	bdb0      	pop	{r4, r5, r7, pc}
 80078c8:	00000ff5 	.word	0x00000ff5
 80078cc:	0000fff5 	.word	0x0000fff5
 80078d0:	000001ff 	.word	0x000001ff
 80078d4:	00000205 	.word	0x00000205
 80078d8:	ffffaa55 	.word	0xffffaa55
 80078dc:	41615252 	.word	0x41615252
 80078e0:	61417272 	.word	0x61417272
 80078e4:	20001c30 	.word	0x20001c30
 80078e8:	00000206 	.word	0x00000206

080078ec <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b084      	sub	sp, #16
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d028      	beq.n	8007950 <validate+0x64>
 80078fe:	68fa      	ldr	r2, [r7, #12]
 8007900:	2380      	movs	r3, #128	@ 0x80
 8007902:	009b      	lsls	r3, r3, #2
 8007904:	58d3      	ldr	r3, [r2, r3]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d022      	beq.n	8007950 <validate+0x64>
 800790a:	68fa      	ldr	r2, [r7, #12]
 800790c:	2380      	movs	r3, #128	@ 0x80
 800790e:	009b      	lsls	r3, r3, #2
 8007910:	58d2      	ldr	r2, [r2, r3]
 8007912:	2380      	movs	r3, #128	@ 0x80
 8007914:	009b      	lsls	r3, r3, #2
 8007916:	5cd3      	ldrb	r3, [r2, r3]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d019      	beq.n	8007950 <validate+0x64>
 800791c:	68fa      	ldr	r2, [r7, #12]
 800791e:	2380      	movs	r3, #128	@ 0x80
 8007920:	009b      	lsls	r3, r3, #2
 8007922:	58d3      	ldr	r3, [r2, r3]
 8007924:	4a0e      	ldr	r2, [pc, #56]	@ (8007960 <validate+0x74>)
 8007926:	5a9a      	ldrh	r2, [r3, r2]
 8007928:	68f9      	ldr	r1, [r7, #12]
 800792a:	2381      	movs	r3, #129	@ 0x81
 800792c:	009b      	lsls	r3, r3, #2
 800792e:	5acb      	ldrh	r3, [r1, r3]
 8007930:	429a      	cmp	r2, r3
 8007932:	d10d      	bne.n	8007950 <validate+0x64>
 8007934:	68fa      	ldr	r2, [r7, #12]
 8007936:	2380      	movs	r3, #128	@ 0x80
 8007938:	009b      	lsls	r3, r3, #2
 800793a:	58d3      	ldr	r3, [r2, r3]
 800793c:	4a09      	ldr	r2, [pc, #36]	@ (8007964 <validate+0x78>)
 800793e:	5c9b      	ldrb	r3, [r3, r2]
 8007940:	0018      	movs	r0, r3
 8007942:	f7fd ff73 	bl	800582c <disk_status>
 8007946:	0003      	movs	r3, r0
 8007948:	001a      	movs	r2, r3
 800794a:	2301      	movs	r3, #1
 800794c:	4013      	ands	r3, r2
 800794e:	d001      	beq.n	8007954 <validate+0x68>
		return FR_INVALID_OBJECT;
 8007950:	2309      	movs	r3, #9
 8007952:	e000      	b.n	8007956 <validate+0x6a>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 8007954:	2300      	movs	r3, #0
}
 8007956:	0018      	movs	r0, r3
 8007958:	46bd      	mov	sp, r7
 800795a:	b004      	add	sp, #16
 800795c:	bd80      	pop	{r7, pc}
 800795e:	46c0      	nop			@ (mov r8, r8)
 8007960:	00000206 	.word	0x00000206
 8007964:	00000201 	.word	0x00000201

08007968 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007968:	b5b0      	push	{r4, r5, r7, lr}
 800796a:	b088      	sub	sp, #32
 800796c:	af00      	add	r7, sp, #0
 800796e:	60f8      	str	r0, [r7, #12]
 8007970:	60b9      	str	r1, [r7, #8]
 8007972:	1dfb      	adds	r3, r7, #7
 8007974:	701a      	strb	r2, [r3, #0]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 800797a:	2310      	movs	r3, #16
 800797c:	18fb      	adds	r3, r7, r3
 800797e:	0018      	movs	r0, r3
 8007980:	f7ff fbde 	bl	8007140 <get_ldnumber>
 8007984:	0003      	movs	r3, r0
 8007986:	61fb      	str	r3, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007988:	69fb      	ldr	r3, [r7, #28]
 800798a:	2b00      	cmp	r3, #0
 800798c:	da01      	bge.n	8007992 <f_mount+0x2a>
 800798e:	230b      	movs	r3, #11
 8007990:	e034      	b.n	80079fc <f_mount+0x94>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007992:	4b1c      	ldr	r3, [pc, #112]	@ (8007a04 <f_mount+0x9c>)
 8007994:	69fa      	ldr	r2, [r7, #28]
 8007996:	0092      	lsls	r2, r2, #2
 8007998:	58d3      	ldr	r3, [r2, r3]
 800799a:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800799c:	69bb      	ldr	r3, [r7, #24]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d008      	beq.n	80079b4 <f_mount+0x4c>
#if _FS_LOCK
		clear_lock(cfs);
 80079a2:	69bb      	ldr	r3, [r7, #24]
 80079a4:	0018      	movs	r0, r3
 80079a6:	f7fe fa19 	bl	8005ddc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80079aa:	69ba      	ldr	r2, [r7, #24]
 80079ac:	2380      	movs	r3, #128	@ 0x80
 80079ae:	009b      	lsls	r3, r3, #2
 80079b0:	2100      	movs	r1, #0
 80079b2:	54d1      	strb	r1, [r2, r3]
	}

	if (fs) {
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d004      	beq.n	80079c4 <f_mount+0x5c>
		fs->fs_type = 0;				/* Clear new fs object */
 80079ba:	68fa      	ldr	r2, [r7, #12]
 80079bc:	2380      	movs	r3, #128	@ 0x80
 80079be:	009b      	lsls	r3, r3, #2
 80079c0:	2100      	movs	r1, #0
 80079c2:	54d1      	strb	r1, [r2, r3]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80079c4:	68f9      	ldr	r1, [r7, #12]
 80079c6:	4b0f      	ldr	r3, [pc, #60]	@ (8007a04 <f_mount+0x9c>)
 80079c8:	69fa      	ldr	r2, [r7, #28]
 80079ca:	0092      	lsls	r2, r2, #2
 80079cc:	50d1      	str	r1, [r2, r3]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d003      	beq.n	80079dc <f_mount+0x74>
 80079d4:	1dfb      	adds	r3, r7, #7
 80079d6:	781b      	ldrb	r3, [r3, #0]
 80079d8:	2b01      	cmp	r3, #1
 80079da:	d001      	beq.n	80079e0 <f_mount+0x78>
 80079dc:	2300      	movs	r3, #0
 80079de:	e00d      	b.n	80079fc <f_mount+0x94>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 80079e0:	2517      	movs	r5, #23
 80079e2:	197c      	adds	r4, r7, r5
 80079e4:	2308      	movs	r3, #8
 80079e6:	18f9      	adds	r1, r7, r3
 80079e8:	230c      	movs	r3, #12
 80079ea:	18fb      	adds	r3, r7, r3
 80079ec:	2200      	movs	r2, #0
 80079ee:	0018      	movs	r0, r3
 80079f0:	f7ff fc58 	bl	80072a4 <find_volume>
 80079f4:	0003      	movs	r3, r0
 80079f6:	7023      	strb	r3, [r4, #0]
	LEAVE_FF(fs, res);
 80079f8:	197b      	adds	r3, r7, r5
 80079fa:	781b      	ldrb	r3, [r3, #0]
}
 80079fc:	0018      	movs	r0, r3
 80079fe:	46bd      	mov	sp, r7
 8007a00:	b008      	add	sp, #32
 8007a02:	bdb0      	pop	{r4, r5, r7, pc}
 8007a04:	20001c2c 	.word	0x20001c2c

08007a08 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007a08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a0a:	4ccf      	ldr	r4, [pc, #828]	@ (8007d48 <f_open+0x340>)
 8007a0c:	44a5      	add	sp, r4
 8007a0e:	af00      	add	r7, sp, #0
 8007a10:	60f8      	str	r0, [r7, #12]
 8007a12:	60b9      	str	r1, [r7, #8]
 8007a14:	4bcd      	ldr	r3, [pc, #820]	@ (8007d4c <f_open+0x344>)
 8007a16:	2194      	movs	r1, #148	@ 0x94
 8007a18:	0089      	lsls	r1, r1, #2
 8007a1a:	185b      	adds	r3, r3, r1
 8007a1c:	19db      	adds	r3, r3, r7
 8007a1e:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d101      	bne.n	8007a2a <f_open+0x22>
 8007a26:	2309      	movs	r3, #9
 8007a28:	e262      	b.n	8007ef0 <f_open+0x4e8>
	fp->fs = 0;			/* Clear file object */
 8007a2a:	68fa      	ldr	r2, [r7, #12]
 8007a2c:	2380      	movs	r3, #128	@ 0x80
 8007a2e:	009b      	lsls	r3, r3, #2
 8007a30:	2100      	movs	r1, #0
 8007a32:	50d1      	str	r1, [r2, r3]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8007a34:	4bc5      	ldr	r3, [pc, #788]	@ (8007d4c <f_open+0x344>)
 8007a36:	2594      	movs	r5, #148	@ 0x94
 8007a38:	00ad      	lsls	r5, r5, #2
 8007a3a:	195b      	adds	r3, r3, r5
 8007a3c:	19db      	adds	r3, r3, r7
 8007a3e:	4ac3      	ldr	r2, [pc, #780]	@ (8007d4c <f_open+0x344>)
 8007a40:	1952      	adds	r2, r2, r5
 8007a42:	19d2      	adds	r2, r2, r7
 8007a44:	7812      	ldrb	r2, [r2, #0]
 8007a46:	211f      	movs	r1, #31
 8007a48:	400a      	ands	r2, r1
 8007a4a:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8007a4c:	4bbf      	ldr	r3, [pc, #764]	@ (8007d4c <f_open+0x344>)
 8007a4e:	195b      	adds	r3, r3, r5
 8007a50:	19db      	adds	r3, r3, r7
 8007a52:	781b      	ldrb	r3, [r3, #0]
 8007a54:	2201      	movs	r2, #1
 8007a56:	4393      	bics	r3, r2
 8007a58:	b2da      	uxtb	r2, r3
 8007a5a:	4ebd      	ldr	r6, [pc, #756]	@ (8007d50 <f_open+0x348>)
 8007a5c:	19bc      	adds	r4, r7, r6
 8007a5e:	2308      	movs	r3, #8
 8007a60:	18f9      	adds	r1, r7, r3
 8007a62:	2320      	movs	r3, #32
 8007a64:	18fb      	adds	r3, r7, r3
 8007a66:	2080      	movs	r0, #128	@ 0x80
 8007a68:	0080      	lsls	r0, r0, #2
 8007a6a:	4684      	mov	ip, r0
 8007a6c:	4463      	add	r3, ip
 8007a6e:	0018      	movs	r0, r3
 8007a70:	f7ff fc18 	bl	80072a4 <find_volume>
 8007a74:	0003      	movs	r3, r0
 8007a76:	7023      	strb	r3, [r4, #0]
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8007a78:	19bb      	adds	r3, r7, r6
 8007a7a:	781b      	ldrb	r3, [r3, #0]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d000      	beq.n	8007a82 <f_open+0x7a>
 8007a80:	e233      	b.n	8007eea <f_open+0x4e2>
		INIT_BUF(dj);
 8007a82:	4bb4      	ldr	r3, [pc, #720]	@ (8007d54 <f_open+0x34c>)
 8007a84:	195a      	adds	r2, r3, r5
 8007a86:	19d2      	adds	r2, r2, r7
 8007a88:	2386      	movs	r3, #134	@ 0x86
 8007a8a:	009b      	lsls	r3, r3, #2
 8007a8c:	2114      	movs	r1, #20
 8007a8e:	1879      	adds	r1, r7, r1
 8007a90:	50d1      	str	r1, [r2, r3]
		res = follow_path(&dj, path);	/* Follow the file path */
 8007a92:	68ba      	ldr	r2, [r7, #8]
 8007a94:	19bc      	adds	r4, r7, r6
 8007a96:	2320      	movs	r3, #32
 8007a98:	18fb      	adds	r3, r7, r3
 8007a9a:	0011      	movs	r1, r2
 8007a9c:	0018      	movs	r0, r3
 8007a9e:	f7ff fac7 	bl	8007030 <follow_path>
 8007aa2:	0003      	movs	r3, r0
 8007aa4:	7023      	strb	r3, [r4, #0]
		dir = dj.dir;
 8007aa6:	4bab      	ldr	r3, [pc, #684]	@ (8007d54 <f_open+0x34c>)
 8007aa8:	195b      	adds	r3, r3, r5
 8007aaa:	19da      	adds	r2, r3, r7
 8007aac:	2385      	movs	r3, #133	@ 0x85
 8007aae:	009b      	lsls	r3, r3, #2
 8007ab0:	58d3      	ldr	r3, [r2, r3]
 8007ab2:	2292      	movs	r2, #146	@ 0x92
 8007ab4:	0092      	lsls	r2, r2, #2
 8007ab6:	18b9      	adds	r1, r7, r2
 8007ab8:	600b      	str	r3, [r1, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007aba:	19bb      	adds	r3, r7, r6
 8007abc:	781b      	ldrb	r3, [r3, #0]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d11d      	bne.n	8007afe <f_open+0xf6>
			if (!dir)	/* Default directory itself */
 8007ac2:	18bb      	adds	r3, r7, r2
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d103      	bne.n	8007ad2 <f_open+0xca>
				res = FR_INVALID_NAME;
 8007aca:	19bb      	adds	r3, r7, r6
 8007acc:	2206      	movs	r2, #6
 8007ace:	701a      	strb	r2, [r3, #0]
 8007ad0:	e015      	b.n	8007afe <f_open+0xf6>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007ad2:	4b9e      	ldr	r3, [pc, #632]	@ (8007d4c <f_open+0x344>)
 8007ad4:	2294      	movs	r2, #148	@ 0x94
 8007ad6:	0092      	lsls	r2, r2, #2
 8007ad8:	189b      	adds	r3, r3, r2
 8007ada:	19db      	adds	r3, r3, r7
 8007adc:	781b      	ldrb	r3, [r3, #0]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	429a      	cmp	r2, r3
 8007ae2:	419b      	sbcs	r3, r3
 8007ae4:	425b      	negs	r3, r3
 8007ae6:	b2db      	uxtb	r3, r3
 8007ae8:	001a      	movs	r2, r3
 8007aea:	4b99      	ldr	r3, [pc, #612]	@ (8007d50 <f_open+0x348>)
 8007aec:	18fc      	adds	r4, r7, r3
 8007aee:	2320      	movs	r3, #32
 8007af0:	18fb      	adds	r3, r7, r3
 8007af2:	0011      	movs	r1, r2
 8007af4:	0018      	movs	r0, r3
 8007af6:	f7fd ffd7 	bl	8005aa8 <chk_lock>
 8007afa:	0003      	movs	r3, r0
 8007afc:	7023      	strb	r3, [r4, #0]
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007afe:	4b93      	ldr	r3, [pc, #588]	@ (8007d4c <f_open+0x344>)
 8007b00:	2294      	movs	r2, #148	@ 0x94
 8007b02:	0092      	lsls	r2, r2, #2
 8007b04:	189b      	adds	r3, r3, r2
 8007b06:	19db      	adds	r3, r3, r7
 8007b08:	781b      	ldrb	r3, [r3, #0]
 8007b0a:	221c      	movs	r2, #28
 8007b0c:	4013      	ands	r3, r2
 8007b0e:	d100      	bne.n	8007b12 <f_open+0x10a>
 8007b10:	e106      	b.n	8007d20 <f_open+0x318>
			if (res != FR_OK) {					/* No file, create new */
 8007b12:	4a8f      	ldr	r2, [pc, #572]	@ (8007d50 <f_open+0x348>)
 8007b14:	18bb      	adds	r3, r7, r2
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d02a      	beq.n	8007b72 <f_open+0x16a>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8007b1c:	18bb      	adds	r3, r7, r2
 8007b1e:	781b      	ldrb	r3, [r3, #0]
 8007b20:	2b04      	cmp	r3, #4
 8007b22:	d10f      	bne.n	8007b44 <f_open+0x13c>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007b24:	f7fe f82e 	bl	8005b84 <enq_lock>
 8007b28:	1e03      	subs	r3, r0, #0
 8007b2a:	d007      	beq.n	8007b3c <f_open+0x134>
 8007b2c:	2320      	movs	r3, #32
 8007b2e:	18fb      	adds	r3, r7, r3
 8007b30:	0018      	movs	r0, r3
 8007b32:	f7ff f934 	bl	8006d9e <dir_register>
 8007b36:	0003      	movs	r3, r0
 8007b38:	001a      	movs	r2, r3
 8007b3a:	e000      	b.n	8007b3e <f_open+0x136>
 8007b3c:	2212      	movs	r2, #18
 8007b3e:	4b84      	ldr	r3, [pc, #528]	@ (8007d50 <f_open+0x348>)
 8007b40:	18fb      	adds	r3, r7, r3
 8007b42:	701a      	strb	r2, [r3, #0]
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007b44:	4b81      	ldr	r3, [pc, #516]	@ (8007d4c <f_open+0x344>)
 8007b46:	2094      	movs	r0, #148	@ 0x94
 8007b48:	0080      	lsls	r0, r0, #2
 8007b4a:	181b      	adds	r3, r3, r0
 8007b4c:	19db      	adds	r3, r3, r7
 8007b4e:	4a7f      	ldr	r2, [pc, #508]	@ (8007d4c <f_open+0x344>)
 8007b50:	1812      	adds	r2, r2, r0
 8007b52:	19d2      	adds	r2, r2, r7
 8007b54:	7812      	ldrb	r2, [r2, #0]
 8007b56:	2108      	movs	r1, #8
 8007b58:	430a      	orrs	r2, r1
 8007b5a:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 8007b5c:	4b7d      	ldr	r3, [pc, #500]	@ (8007d54 <f_open+0x34c>)
 8007b5e:	181b      	adds	r3, r3, r0
 8007b60:	19da      	adds	r2, r3, r7
 8007b62:	2385      	movs	r3, #133	@ 0x85
 8007b64:	009b      	lsls	r3, r3, #2
 8007b66:	58d3      	ldr	r3, [r2, r3]
 8007b68:	2292      	movs	r2, #146	@ 0x92
 8007b6a:	0092      	lsls	r2, r2, #2
 8007b6c:	18ba      	adds	r2, r7, r2
 8007b6e:	6013      	str	r3, [r2, #0]
 8007b70:	e01b      	b.n	8007baa <f_open+0x1a2>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007b72:	2392      	movs	r3, #146	@ 0x92
 8007b74:	009b      	lsls	r3, r3, #2
 8007b76:	18fb      	adds	r3, r7, r3
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	330b      	adds	r3, #11
 8007b7c:	781b      	ldrb	r3, [r3, #0]
 8007b7e:	001a      	movs	r2, r3
 8007b80:	2311      	movs	r3, #17
 8007b82:	4013      	ands	r3, r2
 8007b84:	d004      	beq.n	8007b90 <f_open+0x188>
					res = FR_DENIED;
 8007b86:	4b72      	ldr	r3, [pc, #456]	@ (8007d50 <f_open+0x348>)
 8007b88:	18fb      	adds	r3, r7, r3
 8007b8a:	2207      	movs	r2, #7
 8007b8c:	701a      	strb	r2, [r3, #0]
 8007b8e:	e00c      	b.n	8007baa <f_open+0x1a2>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8007b90:	4b6e      	ldr	r3, [pc, #440]	@ (8007d4c <f_open+0x344>)
 8007b92:	2294      	movs	r2, #148	@ 0x94
 8007b94:	0092      	lsls	r2, r2, #2
 8007b96:	189b      	adds	r3, r3, r2
 8007b98:	19db      	adds	r3, r3, r7
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	2204      	movs	r2, #4
 8007b9e:	4013      	ands	r3, r2
 8007ba0:	d003      	beq.n	8007baa <f_open+0x1a2>
						res = FR_EXIST;
 8007ba2:	4b6b      	ldr	r3, [pc, #428]	@ (8007d50 <f_open+0x348>)
 8007ba4:	18fb      	adds	r3, r7, r3
 8007ba6:	2208      	movs	r2, #8
 8007ba8:	701a      	strb	r2, [r3, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007baa:	4869      	ldr	r0, [pc, #420]	@ (8007d50 <f_open+0x348>)
 8007bac:	183b      	adds	r3, r7, r0
 8007bae:	781b      	ldrb	r3, [r3, #0]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d000      	beq.n	8007bb6 <f_open+0x1ae>
 8007bb4:	e0e7      	b.n	8007d86 <f_open+0x37e>
 8007bb6:	4b65      	ldr	r3, [pc, #404]	@ (8007d4c <f_open+0x344>)
 8007bb8:	2494      	movs	r4, #148	@ 0x94
 8007bba:	00a4      	lsls	r4, r4, #2
 8007bbc:	191b      	adds	r3, r3, r4
 8007bbe:	19db      	adds	r3, r3, r7
 8007bc0:	781b      	ldrb	r3, [r3, #0]
 8007bc2:	2208      	movs	r2, #8
 8007bc4:	4013      	ands	r3, r2
 8007bc6:	d100      	bne.n	8007bca <f_open+0x1c2>
 8007bc8:	e0dd      	b.n	8007d86 <f_open+0x37e>
				dw = GET_FATTIME();				/* Created time */
 8007bca:	f7fd f85b 	bl	8004c84 <get_fattime>
 8007bce:	0003      	movs	r3, r0
 8007bd0:	2691      	movs	r6, #145	@ 0x91
 8007bd2:	00b6      	lsls	r6, r6, #2
 8007bd4:	19ba      	adds	r2, r7, r6
 8007bd6:	6013      	str	r3, [r2, #0]
				ST_DWORD(dir + DIR_CrtTime, dw);
 8007bd8:	2192      	movs	r1, #146	@ 0x92
 8007bda:	0089      	lsls	r1, r1, #2
 8007bdc:	187b      	adds	r3, r7, r1
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	330e      	adds	r3, #14
 8007be2:	19ba      	adds	r2, r7, r6
 8007be4:	6812      	ldr	r2, [r2, #0]
 8007be6:	b2d2      	uxtb	r2, r2
 8007be8:	701a      	strb	r2, [r3, #0]
 8007bea:	19bb      	adds	r3, r7, r6
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	b29b      	uxth	r3, r3
 8007bf0:	0a1b      	lsrs	r3, r3, #8
 8007bf2:	b29a      	uxth	r2, r3
 8007bf4:	187b      	adds	r3, r7, r1
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	330f      	adds	r3, #15
 8007bfa:	b2d2      	uxtb	r2, r2
 8007bfc:	701a      	strb	r2, [r3, #0]
 8007bfe:	19bb      	adds	r3, r7, r6
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	0c1a      	lsrs	r2, r3, #16
 8007c04:	187b      	adds	r3, r7, r1
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	3310      	adds	r3, #16
 8007c0a:	b2d2      	uxtb	r2, r2
 8007c0c:	701a      	strb	r2, [r3, #0]
 8007c0e:	19bb      	adds	r3, r7, r6
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	0e1a      	lsrs	r2, r3, #24
 8007c14:	187b      	adds	r3, r7, r1
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	3311      	adds	r3, #17
 8007c1a:	b2d2      	uxtb	r2, r2
 8007c1c:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8007c1e:	187b      	adds	r3, r7, r1
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	330b      	adds	r3, #11
 8007c24:	2200      	movs	r2, #0
 8007c26:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8007c28:	187b      	adds	r3, r7, r1
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	331c      	adds	r3, #28
 8007c2e:	2200      	movs	r2, #0
 8007c30:	701a      	strb	r2, [r3, #0]
 8007c32:	187b      	adds	r3, r7, r1
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	331d      	adds	r3, #29
 8007c38:	2200      	movs	r2, #0
 8007c3a:	701a      	strb	r2, [r3, #0]
 8007c3c:	187b      	adds	r3, r7, r1
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	331e      	adds	r3, #30
 8007c42:	2200      	movs	r2, #0
 8007c44:	701a      	strb	r2, [r3, #0]
 8007c46:	187b      	adds	r3, r7, r1
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	331f      	adds	r3, #31
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8007c50:	4b40      	ldr	r3, [pc, #256]	@ (8007d54 <f_open+0x34c>)
 8007c52:	0025      	movs	r5, r4
 8007c54:	191b      	adds	r3, r3, r4
 8007c56:	19da      	adds	r2, r3, r7
 8007c58:	2380      	movs	r3, #128	@ 0x80
 8007c5a:	009b      	lsls	r3, r3, #2
 8007c5c:	58d3      	ldr	r3, [r2, r3]
 8007c5e:	000c      	movs	r4, r1
 8007c60:	187a      	adds	r2, r7, r1
 8007c62:	6812      	ldr	r2, [r2, #0]
 8007c64:	0011      	movs	r1, r2
 8007c66:	0018      	movs	r0, r3
 8007c68:	f7fe ffe1 	bl	8006c2e <ld_clust>
 8007c6c:	0003      	movs	r3, r0
 8007c6e:	2190      	movs	r1, #144	@ 0x90
 8007c70:	0089      	lsls	r1, r1, #2
 8007c72:	187a      	adds	r2, r7, r1
 8007c74:	6013      	str	r3, [r2, #0]
				st_clust(dir, 0);				/* cluster = 0 */
 8007c76:	193b      	adds	r3, r7, r4
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	2100      	movs	r1, #0
 8007c7c:	0018      	movs	r0, r3
 8007c7e:	f7ff f805 	bl	8006c8c <st_clust>
				dj.fs->wflag = 1;
 8007c82:	4b34      	ldr	r3, [pc, #208]	@ (8007d54 <f_open+0x34c>)
 8007c84:	195b      	adds	r3, r3, r5
 8007c86:	19da      	adds	r2, r3, r7
 8007c88:	2380      	movs	r3, #128	@ 0x80
 8007c8a:	009b      	lsls	r3, r3, #2
 8007c8c:	58d2      	ldr	r2, [r2, r3]
 8007c8e:	2381      	movs	r3, #129	@ 0x81
 8007c90:	009b      	lsls	r3, r3, #2
 8007c92:	2101      	movs	r1, #1
 8007c94:	54d1      	strb	r1, [r2, r3]
				if (cl) {						/* Remove the cluster chain if exist */
 8007c96:	2190      	movs	r1, #144	@ 0x90
 8007c98:	0089      	lsls	r1, r1, #2
 8007c9a:	187b      	adds	r3, r7, r1
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d100      	bne.n	8007ca4 <f_open+0x29c>
 8007ca2:	e070      	b.n	8007d86 <f_open+0x37e>
					dw = dj.fs->winsect;
 8007ca4:	4b2b      	ldr	r3, [pc, #172]	@ (8007d54 <f_open+0x34c>)
 8007ca6:	195b      	adds	r3, r3, r5
 8007ca8:	19da      	adds	r2, r3, r7
 8007caa:	2380      	movs	r3, #128	@ 0x80
 8007cac:	009b      	lsls	r3, r3, #2
 8007cae:	58d2      	ldr	r2, [r2, r3]
 8007cb0:	238b      	movs	r3, #139	@ 0x8b
 8007cb2:	009b      	lsls	r3, r3, #2
 8007cb4:	58d3      	ldr	r3, [r2, r3]
 8007cb6:	19ba      	adds	r2, r7, r6
 8007cb8:	6013      	str	r3, [r2, #0]
					res = remove_chain(dj.fs, cl);
 8007cba:	4b26      	ldr	r3, [pc, #152]	@ (8007d54 <f_open+0x34c>)
 8007cbc:	195b      	adds	r3, r3, r5
 8007cbe:	19da      	adds	r2, r3, r7
 8007cc0:	2380      	movs	r3, #128	@ 0x80
 8007cc2:	009b      	lsls	r3, r3, #2
 8007cc4:	58d3      	ldr	r3, [r2, r3]
 8007cc6:	4822      	ldr	r0, [pc, #136]	@ (8007d50 <f_open+0x348>)
 8007cc8:	183c      	adds	r4, r7, r0
 8007cca:	187a      	adds	r2, r7, r1
 8007ccc:	6812      	ldr	r2, [r2, #0]
 8007cce:	0011      	movs	r1, r2
 8007cd0:	0018      	movs	r0, r3
 8007cd2:	f7fe fc25 	bl	8006520 <remove_chain>
 8007cd6:	0003      	movs	r3, r0
 8007cd8:	7023      	strb	r3, [r4, #0]
					if (res == FR_OK) {
 8007cda:	481d      	ldr	r0, [pc, #116]	@ (8007d50 <f_open+0x348>)
 8007cdc:	183b      	adds	r3, r7, r0
 8007cde:	781b      	ldrb	r3, [r3, #0]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d150      	bne.n	8007d86 <f_open+0x37e>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8007ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8007d54 <f_open+0x34c>)
 8007ce6:	195b      	adds	r3, r3, r5
 8007ce8:	19da      	adds	r2, r3, r7
 8007cea:	2380      	movs	r3, #128	@ 0x80
 8007cec:	009b      	lsls	r3, r3, #2
 8007cee:	58d2      	ldr	r2, [r2, r3]
 8007cf0:	2190      	movs	r1, #144	@ 0x90
 8007cf2:	0089      	lsls	r1, r1, #2
 8007cf4:	187b      	adds	r3, r7, r1
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	1e59      	subs	r1, r3, #1
 8007cfa:	2383      	movs	r3, #131	@ 0x83
 8007cfc:	009b      	lsls	r3, r3, #2
 8007cfe:	50d1      	str	r1, [r2, r3]
						res = move_window(dj.fs, dw);
 8007d00:	4b14      	ldr	r3, [pc, #80]	@ (8007d54 <f_open+0x34c>)
 8007d02:	195b      	adds	r3, r3, r5
 8007d04:	19da      	adds	r2, r3, r7
 8007d06:	2380      	movs	r3, #128	@ 0x80
 8007d08:	009b      	lsls	r3, r3, #2
 8007d0a:	58d3      	ldr	r3, [r2, r3]
 8007d0c:	183c      	adds	r4, r7, r0
 8007d0e:	19ba      	adds	r2, r7, r6
 8007d10:	6812      	ldr	r2, [r2, #0]
 8007d12:	0011      	movs	r1, r2
 8007d14:	0018      	movs	r0, r3
 8007d16:	f7fe f8df 	bl	8005ed8 <move_window>
 8007d1a:	0003      	movs	r3, r0
 8007d1c:	7023      	strb	r3, [r4, #0]
 8007d1e:	e032      	b.n	8007d86 <f_open+0x37e>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8007d20:	490b      	ldr	r1, [pc, #44]	@ (8007d50 <f_open+0x348>)
 8007d22:	187b      	adds	r3, r7, r1
 8007d24:	781b      	ldrb	r3, [r3, #0]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d12d      	bne.n	8007d86 <f_open+0x37e>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8007d2a:	2392      	movs	r3, #146	@ 0x92
 8007d2c:	009b      	lsls	r3, r3, #2
 8007d2e:	18fb      	adds	r3, r7, r3
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	330b      	adds	r3, #11
 8007d34:	781b      	ldrb	r3, [r3, #0]
 8007d36:	001a      	movs	r2, r3
 8007d38:	2310      	movs	r3, #16
 8007d3a:	4013      	ands	r3, r2
 8007d3c:	d00c      	beq.n	8007d58 <f_open+0x350>
					res = FR_NO_FILE;
 8007d3e:	187b      	adds	r3, r7, r1
 8007d40:	2204      	movs	r2, #4
 8007d42:	701a      	strb	r2, [r3, #0]
 8007d44:	e01f      	b.n	8007d86 <f_open+0x37e>
 8007d46:	46c0      	nop			@ (mov r8, r8)
 8007d48:	fffffdac 	.word	0xfffffdac
 8007d4c:	fffffdb7 	.word	0xfffffdb7
 8007d50:	0000024f 	.word	0x0000024f
 8007d54:	fffffdd0 	.word	0xfffffdd0
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8007d58:	4b68      	ldr	r3, [pc, #416]	@ (8007efc <f_open+0x4f4>)
 8007d5a:	2294      	movs	r2, #148	@ 0x94
 8007d5c:	0092      	lsls	r2, r2, #2
 8007d5e:	189b      	adds	r3, r3, r2
 8007d60:	19db      	adds	r3, r3, r7
 8007d62:	781b      	ldrb	r3, [r3, #0]
 8007d64:	2202      	movs	r2, #2
 8007d66:	4013      	ands	r3, r2
 8007d68:	d00d      	beq.n	8007d86 <f_open+0x37e>
 8007d6a:	2392      	movs	r3, #146	@ 0x92
 8007d6c:	009b      	lsls	r3, r3, #2
 8007d6e:	18fb      	adds	r3, r7, r3
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	330b      	adds	r3, #11
 8007d74:	781b      	ldrb	r3, [r3, #0]
 8007d76:	001a      	movs	r2, r3
 8007d78:	2301      	movs	r3, #1
 8007d7a:	4013      	ands	r3, r2
 8007d7c:	d003      	beq.n	8007d86 <f_open+0x37e>
						res = FR_DENIED;
 8007d7e:	4b60      	ldr	r3, [pc, #384]	@ (8007f00 <f_open+0x4f8>)
 8007d80:	18fb      	adds	r3, r7, r3
 8007d82:	2207      	movs	r2, #7
 8007d84:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		if (res == FR_OK) {
 8007d86:	4b5e      	ldr	r3, [pc, #376]	@ (8007f00 <f_open+0x4f8>)
 8007d88:	18fb      	adds	r3, r7, r3
 8007d8a:	781b      	ldrb	r3, [r3, #0]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d148      	bne.n	8007e22 <f_open+0x41a>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007d90:	4b5a      	ldr	r3, [pc, #360]	@ (8007efc <f_open+0x4f4>)
 8007d92:	2194      	movs	r1, #148	@ 0x94
 8007d94:	0089      	lsls	r1, r1, #2
 8007d96:	185b      	adds	r3, r3, r1
 8007d98:	19db      	adds	r3, r3, r7
 8007d9a:	781b      	ldrb	r3, [r3, #0]
 8007d9c:	2208      	movs	r2, #8
 8007d9e:	4013      	ands	r3, r2
 8007da0:	d009      	beq.n	8007db6 <f_open+0x3ae>
				mode |= FA__WRITTEN;
 8007da2:	4b56      	ldr	r3, [pc, #344]	@ (8007efc <f_open+0x4f4>)
 8007da4:	185b      	adds	r3, r3, r1
 8007da6:	19db      	adds	r3, r3, r7
 8007da8:	4a54      	ldr	r2, [pc, #336]	@ (8007efc <f_open+0x4f4>)
 8007daa:	1852      	adds	r2, r2, r1
 8007dac:	19d2      	adds	r2, r2, r7
 8007dae:	7812      	ldrb	r2, [r2, #0]
 8007db0:	2120      	movs	r1, #32
 8007db2:	430a      	orrs	r2, r1
 8007db4:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8007db6:	4b53      	ldr	r3, [pc, #332]	@ (8007f04 <f_open+0x4fc>)
 8007db8:	2094      	movs	r0, #148	@ 0x94
 8007dba:	0080      	lsls	r0, r0, #2
 8007dbc:	181b      	adds	r3, r3, r0
 8007dbe:	19da      	adds	r2, r3, r7
 8007dc0:	2380      	movs	r3, #128	@ 0x80
 8007dc2:	009b      	lsls	r3, r3, #2
 8007dc4:	58d2      	ldr	r2, [r2, r3]
 8007dc6:	238b      	movs	r3, #139	@ 0x8b
 8007dc8:	009b      	lsls	r3, r3, #2
 8007dca:	58d1      	ldr	r1, [r2, r3]
 8007dcc:	68fa      	ldr	r2, [r7, #12]
 8007dce:	2387      	movs	r3, #135	@ 0x87
 8007dd0:	009b      	lsls	r3, r3, #2
 8007dd2:	50d1      	str	r1, [r2, r3]
			fp->dir_ptr = dir;
 8007dd4:	68fa      	ldr	r2, [r7, #12]
 8007dd6:	2388      	movs	r3, #136	@ 0x88
 8007dd8:	009b      	lsls	r3, r3, #2
 8007dda:	2192      	movs	r1, #146	@ 0x92
 8007ddc:	0089      	lsls	r1, r1, #2
 8007dde:	1879      	adds	r1, r7, r1
 8007de0:	6809      	ldr	r1, [r1, #0]
 8007de2:	50d1      	str	r1, [r2, r3]
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007de4:	4b45      	ldr	r3, [pc, #276]	@ (8007efc <f_open+0x4f4>)
 8007de6:	181b      	adds	r3, r3, r0
 8007de8:	19db      	adds	r3, r3, r7
 8007dea:	781b      	ldrb	r3, [r3, #0]
 8007dec:	2201      	movs	r2, #1
 8007dee:	429a      	cmp	r2, r3
 8007df0:	419b      	sbcs	r3, r3
 8007df2:	425b      	negs	r3, r3
 8007df4:	b2db      	uxtb	r3, r3
 8007df6:	001a      	movs	r2, r3
 8007df8:	2320      	movs	r3, #32
 8007dfa:	18fb      	adds	r3, r7, r3
 8007dfc:	0011      	movs	r1, r2
 8007dfe:	0018      	movs	r0, r3
 8007e00:	f7fd fee0 	bl	8005bc4 <inc_lock>
 8007e04:	0001      	movs	r1, r0
 8007e06:	68fa      	ldr	r2, [r7, #12]
 8007e08:	238a      	movs	r3, #138	@ 0x8a
 8007e0a:	009b      	lsls	r3, r3, #2
 8007e0c:	50d1      	str	r1, [r2, r3]
			if (!fp->lockid) res = FR_INT_ERR;
 8007e0e:	68fa      	ldr	r2, [r7, #12]
 8007e10:	238a      	movs	r3, #138	@ 0x8a
 8007e12:	009b      	lsls	r3, r3, #2
 8007e14:	58d3      	ldr	r3, [r2, r3]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d103      	bne.n	8007e22 <f_open+0x41a>
 8007e1a:	4b39      	ldr	r3, [pc, #228]	@ (8007f00 <f_open+0x4f8>)
 8007e1c:	18fb      	adds	r3, r7, r3
 8007e1e:	2202      	movs	r2, #2
 8007e20:	701a      	strb	r2, [r3, #0]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8007e22:	4b37      	ldr	r3, [pc, #220]	@ (8007f00 <f_open+0x4f8>)
 8007e24:	18fb      	adds	r3, r7, r3
 8007e26:	781b      	ldrb	r3, [r3, #0]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d15e      	bne.n	8007eea <f_open+0x4e2>
			fp->flag = mode;					/* File access mode */
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	4a33      	ldr	r2, [pc, #204]	@ (8007efc <f_open+0x4f4>)
 8007e30:	2594      	movs	r5, #148	@ 0x94
 8007e32:	00ad      	lsls	r5, r5, #2
 8007e34:	1952      	adds	r2, r2, r5
 8007e36:	19d2      	adds	r2, r2, r7
 8007e38:	4933      	ldr	r1, [pc, #204]	@ (8007f08 <f_open+0x500>)
 8007e3a:	7812      	ldrb	r2, [r2, #0]
 8007e3c:	545a      	strb	r2, [r3, r1]
			fp->err = 0;						/* Clear error flag */
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	4a32      	ldr	r2, [pc, #200]	@ (8007f0c <f_open+0x504>)
 8007e42:	2100      	movs	r1, #0
 8007e44:	5499      	strb	r1, [r3, r2]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8007e46:	4b2f      	ldr	r3, [pc, #188]	@ (8007f04 <f_open+0x4fc>)
 8007e48:	195b      	adds	r3, r3, r5
 8007e4a:	19da      	adds	r2, r3, r7
 8007e4c:	2380      	movs	r3, #128	@ 0x80
 8007e4e:	009b      	lsls	r3, r3, #2
 8007e50:	58d3      	ldr	r3, [r2, r3]
 8007e52:	2492      	movs	r4, #146	@ 0x92
 8007e54:	00a4      	lsls	r4, r4, #2
 8007e56:	193a      	adds	r2, r7, r4
 8007e58:	6812      	ldr	r2, [r2, #0]
 8007e5a:	0011      	movs	r1, r2
 8007e5c:	0018      	movs	r0, r3
 8007e5e:	f7fe fee6 	bl	8006c2e <ld_clust>
 8007e62:	0001      	movs	r1, r0
 8007e64:	68fa      	ldr	r2, [r7, #12]
 8007e66:	2384      	movs	r3, #132	@ 0x84
 8007e68:	009b      	lsls	r3, r3, #2
 8007e6a:	50d1      	str	r1, [r2, r3]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8007e6c:	0021      	movs	r1, r4
 8007e6e:	187b      	adds	r3, r7, r1
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	331f      	adds	r3, #31
 8007e74:	781b      	ldrb	r3, [r3, #0]
 8007e76:	061a      	lsls	r2, r3, #24
 8007e78:	187b      	adds	r3, r7, r1
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	331e      	adds	r3, #30
 8007e7e:	781b      	ldrb	r3, [r3, #0]
 8007e80:	041b      	lsls	r3, r3, #16
 8007e82:	431a      	orrs	r2, r3
 8007e84:	187b      	adds	r3, r7, r1
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	331d      	adds	r3, #29
 8007e8a:	781b      	ldrb	r3, [r3, #0]
 8007e8c:	021b      	lsls	r3, r3, #8
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	187a      	adds	r2, r7, r1
 8007e92:	6812      	ldr	r2, [r2, #0]
 8007e94:	321c      	adds	r2, #28
 8007e96:	7812      	ldrb	r2, [r2, #0]
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	0019      	movs	r1, r3
 8007e9c:	68fa      	ldr	r2, [r7, #12]
 8007e9e:	2383      	movs	r3, #131	@ 0x83
 8007ea0:	009b      	lsls	r3, r3, #2
 8007ea2:	50d1      	str	r1, [r2, r3]
			fp->fptr = 0;						/* File pointer */
 8007ea4:	68fa      	ldr	r2, [r7, #12]
 8007ea6:	2382      	movs	r3, #130	@ 0x82
 8007ea8:	009b      	lsls	r3, r3, #2
 8007eaa:	2100      	movs	r1, #0
 8007eac:	50d1      	str	r1, [r2, r3]
			fp->dsect = 0;
 8007eae:	68fa      	ldr	r2, [r7, #12]
 8007eb0:	2386      	movs	r3, #134	@ 0x86
 8007eb2:	009b      	lsls	r3, r3, #2
 8007eb4:	2100      	movs	r1, #0
 8007eb6:	50d1      	str	r1, [r2, r3]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 8007eb8:	68fa      	ldr	r2, [r7, #12]
 8007eba:	2389      	movs	r3, #137	@ 0x89
 8007ebc:	009b      	lsls	r3, r3, #2
 8007ebe:	2100      	movs	r1, #0
 8007ec0:	50d1      	str	r1, [r2, r3]
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8007ec2:	4b10      	ldr	r3, [pc, #64]	@ (8007f04 <f_open+0x4fc>)
 8007ec4:	195b      	adds	r3, r3, r5
 8007ec6:	19da      	adds	r2, r3, r7
 8007ec8:	2380      	movs	r3, #128	@ 0x80
 8007eca:	009b      	lsls	r3, r3, #2
 8007ecc:	58d1      	ldr	r1, [r2, r3]
 8007ece:	68fa      	ldr	r2, [r7, #12]
 8007ed0:	2380      	movs	r3, #128	@ 0x80
 8007ed2:	009b      	lsls	r3, r3, #2
 8007ed4:	50d1      	str	r1, [r2, r3]
			fp->id = fp->fs->id;
 8007ed6:	68fa      	ldr	r2, [r7, #12]
 8007ed8:	2380      	movs	r3, #128	@ 0x80
 8007eda:	009b      	lsls	r3, r3, #2
 8007edc:	58d3      	ldr	r3, [r2, r3]
 8007ede:	4a0a      	ldr	r2, [pc, #40]	@ (8007f08 <f_open+0x500>)
 8007ee0:	5a99      	ldrh	r1, [r3, r2]
 8007ee2:	68fa      	ldr	r2, [r7, #12]
 8007ee4:	2381      	movs	r3, #129	@ 0x81
 8007ee6:	009b      	lsls	r3, r3, #2
 8007ee8:	52d1      	strh	r1, [r2, r3]
		}
	}

	LEAVE_FF(dj.fs, res);
 8007eea:	4b05      	ldr	r3, [pc, #20]	@ (8007f00 <f_open+0x4f8>)
 8007eec:	18fb      	adds	r3, r7, r3
 8007eee:	781b      	ldrb	r3, [r3, #0]
}
 8007ef0:	0018      	movs	r0, r3
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	2395      	movs	r3, #149	@ 0x95
 8007ef6:	009b      	lsls	r3, r3, #2
 8007ef8:	449d      	add	sp, r3
 8007efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007efc:	fffffdb7 	.word	0xfffffdb7
 8007f00:	0000024f 	.word	0x0000024f
 8007f04:	fffffdd0 	.word	0xfffffdd0
 8007f08:	00000206 	.word	0x00000206
 8007f0c:	00000207 	.word	0x00000207

08007f10 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8007f10:	b5b0      	push	{r4, r5, r7, lr}
 8007f12:	b08a      	sub	sp, #40	@ 0x28
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	60f8      	str	r0, [r7, #12]
 8007f18:	60b9      	str	r1, [r7, #8]
 8007f1a:	607a      	str	r2, [r7, #4]
 8007f1c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	2200      	movs	r2, #0
 8007f26:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8007f28:	2517      	movs	r5, #23
 8007f2a:	197c      	adds	r4, r7, r5
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	0018      	movs	r0, r3
 8007f30:	f7ff fcdc 	bl	80078ec <validate>
 8007f34:	0003      	movs	r3, r0
 8007f36:	7023      	strb	r3, [r4, #0]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8007f38:	197b      	adds	r3, r7, r5
 8007f3a:	781b      	ldrb	r3, [r3, #0]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d002      	beq.n	8007f46 <f_write+0x36>
 8007f40:	197b      	adds	r3, r7, r5
 8007f42:	781b      	ldrb	r3, [r3, #0]
 8007f44:	e1c5      	b.n	80082d2 <f_write+0x3c2>
	if (fp->err)							/* Check error */
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	4acf      	ldr	r2, [pc, #828]	@ (8008288 <f_write+0x378>)
 8007f4a:	5c9b      	ldrb	r3, [r3, r2]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d003      	beq.n	8007f58 <f_write+0x48>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	4acd      	ldr	r2, [pc, #820]	@ (8008288 <f_write+0x378>)
 8007f54:	5c9b      	ldrb	r3, [r3, r2]
 8007f56:	e1bc      	b.n	80082d2 <f_write+0x3c2>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	4acc      	ldr	r2, [pc, #816]	@ (800828c <f_write+0x37c>)
 8007f5c:	5c9b      	ldrb	r3, [r3, r2]
 8007f5e:	001a      	movs	r2, r3
 8007f60:	2302      	movs	r3, #2
 8007f62:	4013      	ands	r3, r2
 8007f64:	d101      	bne.n	8007f6a <f_write+0x5a>
		LEAVE_FF(fp->fs, FR_DENIED);
 8007f66:	2307      	movs	r3, #7
 8007f68:	e1b3      	b.n	80082d2 <f_write+0x3c2>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 8007f6a:	68fa      	ldr	r2, [r7, #12]
 8007f6c:	2382      	movs	r3, #130	@ 0x82
 8007f6e:	009b      	lsls	r3, r3, #2
 8007f70:	58d2      	ldr	r2, [r2, r3]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	18d2      	adds	r2, r2, r3
 8007f76:	68f9      	ldr	r1, [r7, #12]
 8007f78:	2382      	movs	r3, #130	@ 0x82
 8007f7a:	009b      	lsls	r3, r3, #2
 8007f7c:	58cb      	ldr	r3, [r1, r3]
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d300      	bcc.n	8007f84 <f_write+0x74>
 8007f82:	e17c      	b.n	800827e <f_write+0x36e>
 8007f84:	2300      	movs	r3, #0
 8007f86:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 8007f88:	e179      	b.n	800827e <f_write+0x36e>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8007f8a:	68fa      	ldr	r2, [r7, #12]
 8007f8c:	2382      	movs	r3, #130	@ 0x82
 8007f8e:	009b      	lsls	r3, r3, #2
 8007f90:	58d3      	ldr	r3, [r2, r3]
 8007f92:	05db      	lsls	r3, r3, #23
 8007f94:	0ddb      	lsrs	r3, r3, #23
 8007f96:	d000      	beq.n	8007f9a <f_write+0x8a>
 8007f98:	e133      	b.n	8008202 <f_write+0x2f2>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8007f9a:	68fa      	ldr	r2, [r7, #12]
 8007f9c:	2382      	movs	r3, #130	@ 0x82
 8007f9e:	009b      	lsls	r3, r3, #2
 8007fa0:	58d3      	ldr	r3, [r2, r3]
 8007fa2:	0a5b      	lsrs	r3, r3, #9
 8007fa4:	b2da      	uxtb	r2, r3
 8007fa6:	68f9      	ldr	r1, [r7, #12]
 8007fa8:	2380      	movs	r3, #128	@ 0x80
 8007faa:	009b      	lsls	r3, r3, #2
 8007fac:	58cb      	ldr	r3, [r1, r3]
 8007fae:	49b8      	ldr	r1, [pc, #736]	@ (8008290 <f_write+0x380>)
 8007fb0:	5c5b      	ldrb	r3, [r3, r1]
 8007fb2:	3b01      	subs	r3, #1
 8007fb4:	b2d9      	uxtb	r1, r3
 8007fb6:	2016      	movs	r0, #22
 8007fb8:	183b      	adds	r3, r7, r0
 8007fba:	400a      	ands	r2, r1
 8007fbc:	701a      	strb	r2, [r3, #0]
			if (!csect) {					/* On the cluster boundary? */
 8007fbe:	183b      	adds	r3, r7, r0
 8007fc0:	781b      	ldrb	r3, [r3, #0]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d15d      	bne.n	8008082 <f_write+0x172>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8007fc6:	68fa      	ldr	r2, [r7, #12]
 8007fc8:	2382      	movs	r3, #130	@ 0x82
 8007fca:	009b      	lsls	r3, r3, #2
 8007fcc:	58d3      	ldr	r3, [r2, r3]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d112      	bne.n	8007ff8 <f_write+0xe8>
					clst = fp->sclust;		/* Follow from the origin */
 8007fd2:	68fa      	ldr	r2, [r7, #12]
 8007fd4:	2384      	movs	r3, #132	@ 0x84
 8007fd6:	009b      	lsls	r3, r3, #2
 8007fd8:	58d3      	ldr	r3, [r2, r3]
 8007fda:	627b      	str	r3, [r7, #36]	@ 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 8007fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d129      	bne.n	8008036 <f_write+0x126>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 8007fe2:	68fa      	ldr	r2, [r7, #12]
 8007fe4:	2380      	movs	r3, #128	@ 0x80
 8007fe6:	009b      	lsls	r3, r3, #2
 8007fe8:	58d3      	ldr	r3, [r2, r3]
 8007fea:	2100      	movs	r1, #0
 8007fec:	0018      	movs	r0, r3
 8007fee:	f7fe fb07 	bl	8006600 <create_chain>
 8007ff2:	0003      	movs	r3, r0
 8007ff4:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ff6:	e01e      	b.n	8008036 <f_write+0x126>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8007ff8:	68fa      	ldr	r2, [r7, #12]
 8007ffa:	2389      	movs	r3, #137	@ 0x89
 8007ffc:	009b      	lsls	r3, r3, #2
 8007ffe:	58d3      	ldr	r3, [r2, r3]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d00b      	beq.n	800801c <f_write+0x10c>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8008004:	68fa      	ldr	r2, [r7, #12]
 8008006:	2382      	movs	r3, #130	@ 0x82
 8008008:	009b      	lsls	r3, r3, #2
 800800a:	58d2      	ldr	r2, [r2, r3]
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	0011      	movs	r1, r2
 8008010:	0018      	movs	r0, r3
 8008012:	f7fe fbab 	bl	800676c <clmt_clust>
 8008016:	0003      	movs	r3, r0
 8008018:	627b      	str	r3, [r7, #36]	@ 0x24
 800801a:	e00c      	b.n	8008036 <f_write+0x126>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800801c:	68fa      	ldr	r2, [r7, #12]
 800801e:	2380      	movs	r3, #128	@ 0x80
 8008020:	009b      	lsls	r3, r3, #2
 8008022:	58d0      	ldr	r0, [r2, r3]
 8008024:	68fa      	ldr	r2, [r7, #12]
 8008026:	2385      	movs	r3, #133	@ 0x85
 8008028:	009b      	lsls	r3, r3, #2
 800802a:	58d3      	ldr	r3, [r2, r3]
 800802c:	0019      	movs	r1, r3
 800802e:	f7fe fae7 	bl	8006600 <create_chain>
 8008032:	0003      	movs	r3, r0
 8008034:	627b      	str	r3, [r7, #36]	@ 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008038:	2b00      	cmp	r3, #0
 800803a:	d100      	bne.n	800803e <f_write+0x12e>
 800803c:	e12c      	b.n	8008298 <f_write+0x388>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800803e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008040:	2b01      	cmp	r3, #1
 8008042:	d105      	bne.n	8008050 <f_write+0x140>
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	4a90      	ldr	r2, [pc, #576]	@ (8008288 <f_write+0x378>)
 8008048:	2102      	movs	r1, #2
 800804a:	5499      	strb	r1, [r3, r2]
 800804c:	2302      	movs	r3, #2
 800804e:	e140      	b.n	80082d2 <f_write+0x3c2>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8008050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008052:	3301      	adds	r3, #1
 8008054:	d105      	bne.n	8008062 <f_write+0x152>
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	4a8b      	ldr	r2, [pc, #556]	@ (8008288 <f_write+0x378>)
 800805a:	2101      	movs	r1, #1
 800805c:	5499      	strb	r1, [r3, r2]
 800805e:	2301      	movs	r3, #1
 8008060:	e137      	b.n	80082d2 <f_write+0x3c2>
				fp->clust = clst;			/* Update current cluster */
 8008062:	68fa      	ldr	r2, [r7, #12]
 8008064:	2385      	movs	r3, #133	@ 0x85
 8008066:	009b      	lsls	r3, r3, #2
 8008068:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800806a:	50d1      	str	r1, [r2, r3]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800806c:	68fa      	ldr	r2, [r7, #12]
 800806e:	2384      	movs	r3, #132	@ 0x84
 8008070:	009b      	lsls	r3, r3, #2
 8008072:	58d3      	ldr	r3, [r2, r3]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d104      	bne.n	8008082 <f_write+0x172>
 8008078:	68fa      	ldr	r2, [r7, #12]
 800807a:	2384      	movs	r3, #132	@ 0x84
 800807c:	009b      	lsls	r3, r3, #2
 800807e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008080:	50d1      	str	r1, [r2, r3]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	4a81      	ldr	r2, [pc, #516]	@ (800828c <f_write+0x37c>)
 8008086:	5c9b      	ldrb	r3, [r3, r2]
 8008088:	001a      	movs	r2, r3
 800808a:	2340      	movs	r3, #64	@ 0x40
 800808c:	4013      	ands	r3, r2
 800808e:	d01e      	beq.n	80080ce <f_write+0x1be>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8008090:	68fa      	ldr	r2, [r7, #12]
 8008092:	2380      	movs	r3, #128	@ 0x80
 8008094:	009b      	lsls	r3, r3, #2
 8008096:	58d3      	ldr	r3, [r2, r3]
 8008098:	4a7e      	ldr	r2, [pc, #504]	@ (8008294 <f_write+0x384>)
 800809a:	5c98      	ldrb	r0, [r3, r2]
 800809c:	68f9      	ldr	r1, [r7, #12]
 800809e:	68fa      	ldr	r2, [r7, #12]
 80080a0:	2386      	movs	r3, #134	@ 0x86
 80080a2:	009b      	lsls	r3, r3, #2
 80080a4:	58d2      	ldr	r2, [r2, r3]
 80080a6:	2301      	movs	r3, #1
 80080a8:	f7fd fc3a 	bl	8005920 <disk_write>
 80080ac:	1e03      	subs	r3, r0, #0
 80080ae:	d005      	beq.n	80080bc <f_write+0x1ac>
					ABORT(fp->fs, FR_DISK_ERR);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	4a75      	ldr	r2, [pc, #468]	@ (8008288 <f_write+0x378>)
 80080b4:	2101      	movs	r1, #1
 80080b6:	5499      	strb	r1, [r3, r2]
 80080b8:	2301      	movs	r3, #1
 80080ba:	e10a      	b.n	80082d2 <f_write+0x3c2>
				fp->flag &= ~FA__DIRTY;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	4a73      	ldr	r2, [pc, #460]	@ (800828c <f_write+0x37c>)
 80080c0:	5c9b      	ldrb	r3, [r3, r2]
 80080c2:	2240      	movs	r2, #64	@ 0x40
 80080c4:	4393      	bics	r3, r2
 80080c6:	b2d9      	uxtb	r1, r3
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	4a70      	ldr	r2, [pc, #448]	@ (800828c <f_write+0x37c>)
 80080cc:	5499      	strb	r1, [r3, r2]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 80080ce:	68fa      	ldr	r2, [r7, #12]
 80080d0:	2380      	movs	r3, #128	@ 0x80
 80080d2:	009b      	lsls	r3, r3, #2
 80080d4:	58d0      	ldr	r0, [r2, r3]
 80080d6:	68fa      	ldr	r2, [r7, #12]
 80080d8:	2385      	movs	r3, #133	@ 0x85
 80080da:	009b      	lsls	r3, r3, #2
 80080dc:	58d3      	ldr	r3, [r2, r3]
 80080de:	0019      	movs	r1, r3
 80080e0:	f7fe f80a 	bl	80060f8 <clust2sect>
 80080e4:	0003      	movs	r3, r0
 80080e6:	613b      	str	r3, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d105      	bne.n	80080fa <f_write+0x1ea>
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	4a65      	ldr	r2, [pc, #404]	@ (8008288 <f_write+0x378>)
 80080f2:	2102      	movs	r1, #2
 80080f4:	5499      	strb	r1, [r3, r2]
 80080f6:	2302      	movs	r3, #2
 80080f8:	e0eb      	b.n	80082d2 <f_write+0x3c2>
			sect += csect;
 80080fa:	2016      	movs	r0, #22
 80080fc:	183b      	adds	r3, r7, r0
 80080fe:	781b      	ldrb	r3, [r3, #0]
 8008100:	693a      	ldr	r2, [r7, #16]
 8008102:	18d3      	adds	r3, r2, r3
 8008104:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	0a5b      	lsrs	r3, r3, #9
 800810a:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d04e      	beq.n	80081b0 <f_write+0x2a0>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8008112:	183b      	adds	r3, r7, r0
 8008114:	781a      	ldrb	r2, [r3, #0]
 8008116:	69fb      	ldr	r3, [r7, #28]
 8008118:	18d3      	adds	r3, r2, r3
 800811a:	68f9      	ldr	r1, [r7, #12]
 800811c:	2280      	movs	r2, #128	@ 0x80
 800811e:	0092      	lsls	r2, r2, #2
 8008120:	588a      	ldr	r2, [r1, r2]
 8008122:	495b      	ldr	r1, [pc, #364]	@ (8008290 <f_write+0x380>)
 8008124:	5c52      	ldrb	r2, [r2, r1]
 8008126:	4293      	cmp	r3, r2
 8008128:	d90a      	bls.n	8008140 <f_write+0x230>
					cc = fp->fs->csize - csect;
 800812a:	68fa      	ldr	r2, [r7, #12]
 800812c:	2380      	movs	r3, #128	@ 0x80
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	58d3      	ldr	r3, [r2, r3]
 8008132:	4a57      	ldr	r2, [pc, #348]	@ (8008290 <f_write+0x380>)
 8008134:	5c9b      	ldrb	r3, [r3, r2]
 8008136:	001a      	movs	r2, r3
 8008138:	183b      	adds	r3, r7, r0
 800813a:	781b      	ldrb	r3, [r3, #0]
 800813c:	1ad3      	subs	r3, r2, r3
 800813e:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8008140:	68fa      	ldr	r2, [r7, #12]
 8008142:	2380      	movs	r3, #128	@ 0x80
 8008144:	009b      	lsls	r3, r3, #2
 8008146:	58d3      	ldr	r3, [r2, r3]
 8008148:	4a52      	ldr	r2, [pc, #328]	@ (8008294 <f_write+0x384>)
 800814a:	5c98      	ldrb	r0, [r3, r2]
 800814c:	69fb      	ldr	r3, [r7, #28]
 800814e:	693a      	ldr	r2, [r7, #16]
 8008150:	69b9      	ldr	r1, [r7, #24]
 8008152:	f7fd fbe5 	bl	8005920 <disk_write>
 8008156:	1e03      	subs	r3, r0, #0
 8008158:	d005      	beq.n	8008166 <f_write+0x256>
					ABORT(fp->fs, FR_DISK_ERR);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	4a4a      	ldr	r2, [pc, #296]	@ (8008288 <f_write+0x378>)
 800815e:	2101      	movs	r1, #1
 8008160:	5499      	strb	r1, [r3, r2]
 8008162:	2301      	movs	r3, #1
 8008164:	e0b5      	b.n	80082d2 <f_write+0x3c2>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8008166:	68fa      	ldr	r2, [r7, #12]
 8008168:	2386      	movs	r3, #134	@ 0x86
 800816a:	009b      	lsls	r3, r3, #2
 800816c:	58d2      	ldr	r2, [r2, r3]
 800816e:	693b      	ldr	r3, [r7, #16]
 8008170:	1ad3      	subs	r3, r2, r3
 8008172:	69fa      	ldr	r2, [r7, #28]
 8008174:	429a      	cmp	r2, r3
 8008176:	d917      	bls.n	80081a8 <f_write+0x298>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 8008178:	68f8      	ldr	r0, [r7, #12]
 800817a:	68fa      	ldr	r2, [r7, #12]
 800817c:	2386      	movs	r3, #134	@ 0x86
 800817e:	009b      	lsls	r3, r3, #2
 8008180:	58d2      	ldr	r2, [r2, r3]
 8008182:	693b      	ldr	r3, [r7, #16]
 8008184:	1ad3      	subs	r3, r2, r3
 8008186:	025b      	lsls	r3, r3, #9
 8008188:	69ba      	ldr	r2, [r7, #24]
 800818a:	18d3      	adds	r3, r2, r3
 800818c:	2280      	movs	r2, #128	@ 0x80
 800818e:	0092      	lsls	r2, r2, #2
 8008190:	0019      	movs	r1, r3
 8008192:	f7fd fc15 	bl	80059c0 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	4a3c      	ldr	r2, [pc, #240]	@ (800828c <f_write+0x37c>)
 800819a:	5c9b      	ldrb	r3, [r3, r2]
 800819c:	2240      	movs	r2, #64	@ 0x40
 800819e:	4393      	bics	r3, r2
 80081a0:	b2d9      	uxtb	r1, r3
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	4a39      	ldr	r2, [pc, #228]	@ (800828c <f_write+0x37c>)
 80081a6:	5499      	strb	r1, [r3, r2]
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 80081a8:	69fb      	ldr	r3, [r7, #28]
 80081aa:	025b      	lsls	r3, r3, #9
 80081ac:	623b      	str	r3, [r7, #32]
				continue;
 80081ae:	e04e      	b.n	800824e <f_write+0x33e>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 80081b0:	68fa      	ldr	r2, [r7, #12]
 80081b2:	2386      	movs	r3, #134	@ 0x86
 80081b4:	009b      	lsls	r3, r3, #2
 80081b6:	58d3      	ldr	r3, [r2, r3]
 80081b8:	693a      	ldr	r2, [r7, #16]
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d01c      	beq.n	80081f8 <f_write+0x2e8>
				if (fp->fptr < fp->fsize &&
 80081be:	68fa      	ldr	r2, [r7, #12]
 80081c0:	2382      	movs	r3, #130	@ 0x82
 80081c2:	009b      	lsls	r3, r3, #2
 80081c4:	58d2      	ldr	r2, [r2, r3]
 80081c6:	68f9      	ldr	r1, [r7, #12]
 80081c8:	2383      	movs	r3, #131	@ 0x83
 80081ca:	009b      	lsls	r3, r3, #2
 80081cc:	58cb      	ldr	r3, [r1, r3]
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d212      	bcs.n	80081f8 <f_write+0x2e8>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 80081d2:	68fa      	ldr	r2, [r7, #12]
 80081d4:	2380      	movs	r3, #128	@ 0x80
 80081d6:	009b      	lsls	r3, r3, #2
 80081d8:	58d3      	ldr	r3, [r2, r3]
 80081da:	4a2e      	ldr	r2, [pc, #184]	@ (8008294 <f_write+0x384>)
 80081dc:	5c98      	ldrb	r0, [r3, r2]
 80081de:	68f9      	ldr	r1, [r7, #12]
 80081e0:	693a      	ldr	r2, [r7, #16]
 80081e2:	2301      	movs	r3, #1
 80081e4:	f7fd fb74 	bl	80058d0 <disk_read>
 80081e8:	1e03      	subs	r3, r0, #0
				if (fp->fptr < fp->fsize &&
 80081ea:	d005      	beq.n	80081f8 <f_write+0x2e8>
						ABORT(fp->fs, FR_DISK_ERR);
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	4a26      	ldr	r2, [pc, #152]	@ (8008288 <f_write+0x378>)
 80081f0:	2101      	movs	r1, #1
 80081f2:	5499      	strb	r1, [r3, r2]
 80081f4:	2301      	movs	r3, #1
 80081f6:	e06c      	b.n	80082d2 <f_write+0x3c2>
			}
#endif
			fp->dsect = sect;
 80081f8:	68fa      	ldr	r2, [r7, #12]
 80081fa:	2386      	movs	r3, #134	@ 0x86
 80081fc:	009b      	lsls	r3, r3, #2
 80081fe:	6939      	ldr	r1, [r7, #16]
 8008200:	50d1      	str	r1, [r2, r3]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8008202:	68fa      	ldr	r2, [r7, #12]
 8008204:	2382      	movs	r3, #130	@ 0x82
 8008206:	009b      	lsls	r3, r3, #2
 8008208:	58d3      	ldr	r3, [r2, r3]
 800820a:	05db      	lsls	r3, r3, #23
 800820c:	0ddb      	lsrs	r3, r3, #23
 800820e:	2280      	movs	r2, #128	@ 0x80
 8008210:	0092      	lsls	r2, r2, #2
 8008212:	1ad3      	subs	r3, r2, r3
 8008214:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 8008216:	6a3a      	ldr	r2, [r7, #32]
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	429a      	cmp	r2, r3
 800821c:	d901      	bls.n	8008222 <f_write+0x312>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8008222:	68fa      	ldr	r2, [r7, #12]
 8008224:	2382      	movs	r3, #130	@ 0x82
 8008226:	009b      	lsls	r3, r3, #2
 8008228:	58d3      	ldr	r3, [r2, r3]
 800822a:	05db      	lsls	r3, r3, #23
 800822c:	0ddb      	lsrs	r3, r3, #23
 800822e:	68fa      	ldr	r2, [r7, #12]
 8008230:	18d3      	adds	r3, r2, r3
 8008232:	6a3a      	ldr	r2, [r7, #32]
 8008234:	69b9      	ldr	r1, [r7, #24]
 8008236:	0018      	movs	r0, r3
 8008238:	f7fd fbc2 	bl	80059c0 <mem_cpy>
		fp->flag |= FA__DIRTY;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	4a13      	ldr	r2, [pc, #76]	@ (800828c <f_write+0x37c>)
 8008240:	5c9b      	ldrb	r3, [r3, r2]
 8008242:	2240      	movs	r2, #64	@ 0x40
 8008244:	4313      	orrs	r3, r2
 8008246:	b2d9      	uxtb	r1, r3
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	4a10      	ldr	r2, [pc, #64]	@ (800828c <f_write+0x37c>)
 800824c:	5499      	strb	r1, [r3, r2]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 800824e:	69ba      	ldr	r2, [r7, #24]
 8008250:	6a3b      	ldr	r3, [r7, #32]
 8008252:	18d3      	adds	r3, r2, r3
 8008254:	61bb      	str	r3, [r7, #24]
 8008256:	68fa      	ldr	r2, [r7, #12]
 8008258:	2382      	movs	r3, #130	@ 0x82
 800825a:	009b      	lsls	r3, r3, #2
 800825c:	58d2      	ldr	r2, [r2, r3]
 800825e:	6a3b      	ldr	r3, [r7, #32]
 8008260:	18d1      	adds	r1, r2, r3
 8008262:	68fa      	ldr	r2, [r7, #12]
 8008264:	2382      	movs	r3, #130	@ 0x82
 8008266:	009b      	lsls	r3, r3, #2
 8008268:	50d1      	str	r1, [r2, r3]
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	681a      	ldr	r2, [r3, #0]
 800826e:	6a3b      	ldr	r3, [r7, #32]
 8008270:	18d2      	adds	r2, r2, r3
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	601a      	str	r2, [r3, #0]
 8008276:	687a      	ldr	r2, [r7, #4]
 8008278:	6a3b      	ldr	r3, [r7, #32]
 800827a:	1ad3      	subs	r3, r2, r3
 800827c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d000      	beq.n	8008286 <f_write+0x376>
 8008284:	e681      	b.n	8007f8a <f_write+0x7a>
 8008286:	e008      	b.n	800829a <f_write+0x38a>
 8008288:	00000207 	.word	0x00000207
 800828c:	00000206 	.word	0x00000206
 8008290:	00000202 	.word	0x00000202
 8008294:	00000201 	.word	0x00000201
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008298:	46c0      	nop			@ (mov r8, r8)
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 800829a:	68fa      	ldr	r2, [r7, #12]
 800829c:	2382      	movs	r3, #130	@ 0x82
 800829e:	009b      	lsls	r3, r3, #2
 80082a0:	58d2      	ldr	r2, [r2, r3]
 80082a2:	68f9      	ldr	r1, [r7, #12]
 80082a4:	2383      	movs	r3, #131	@ 0x83
 80082a6:	009b      	lsls	r3, r3, #2
 80082a8:	58cb      	ldr	r3, [r1, r3]
 80082aa:	429a      	cmp	r2, r3
 80082ac:	d907      	bls.n	80082be <f_write+0x3ae>
 80082ae:	68fa      	ldr	r2, [r7, #12]
 80082b0:	2382      	movs	r3, #130	@ 0x82
 80082b2:	009b      	lsls	r3, r3, #2
 80082b4:	58d1      	ldr	r1, [r2, r3]
 80082b6:	68fa      	ldr	r2, [r7, #12]
 80082b8:	2383      	movs	r3, #131	@ 0x83
 80082ba:	009b      	lsls	r3, r3, #2
 80082bc:	50d1      	str	r1, [r2, r3]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	4a06      	ldr	r2, [pc, #24]	@ (80082dc <f_write+0x3cc>)
 80082c2:	5c9b      	ldrb	r3, [r3, r2]
 80082c4:	2220      	movs	r2, #32
 80082c6:	4313      	orrs	r3, r2
 80082c8:	b2d9      	uxtb	r1, r3
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	4a03      	ldr	r2, [pc, #12]	@ (80082dc <f_write+0x3cc>)
 80082ce:	5499      	strb	r1, [r3, r2]

	LEAVE_FF(fp->fs, FR_OK);
 80082d0:	2300      	movs	r3, #0
}
 80082d2:	0018      	movs	r0, r3
 80082d4:	46bd      	mov	sp, r7
 80082d6:	b00a      	add	sp, #40	@ 0x28
 80082d8:	bdb0      	pop	{r4, r5, r7, pc}
 80082da:	46c0      	nop			@ (mov r8, r8)
 80082dc:	00000206 	.word	0x00000206

080082e0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80082e0:	b5b0      	push	{r4, r5, r7, lr}
 80082e2:	b086      	sub	sp, #24
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 80082e8:	2517      	movs	r5, #23
 80082ea:	197c      	adds	r4, r7, r5
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	0018      	movs	r0, r3
 80082f0:	f7ff fafc 	bl	80078ec <validate>
 80082f4:	0003      	movs	r3, r0
 80082f6:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 80082f8:	197b      	adds	r3, r7, r5
 80082fa:	781b      	ldrb	r3, [r3, #0]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d000      	beq.n	8008302 <f_sync+0x22>
 8008300:	e0b9      	b.n	8008476 <f_sync+0x196>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	4a5f      	ldr	r2, [pc, #380]	@ (8008484 <f_sync+0x1a4>)
 8008306:	5c9b      	ldrb	r3, [r3, r2]
 8008308:	001a      	movs	r2, r3
 800830a:	2320      	movs	r3, #32
 800830c:	4013      	ands	r3, r2
 800830e:	d100      	bne.n	8008312 <f_sync+0x32>
 8008310:	e0b1      	b.n	8008476 <f_sync+0x196>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	4a5b      	ldr	r2, [pc, #364]	@ (8008484 <f_sync+0x1a4>)
 8008316:	5c9b      	ldrb	r3, [r3, r2]
 8008318:	001a      	movs	r2, r3
 800831a:	2340      	movs	r3, #64	@ 0x40
 800831c:	4013      	ands	r3, r2
 800831e:	d01a      	beq.n	8008356 <f_sync+0x76>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8008320:	687a      	ldr	r2, [r7, #4]
 8008322:	2380      	movs	r3, #128	@ 0x80
 8008324:	009b      	lsls	r3, r3, #2
 8008326:	58d3      	ldr	r3, [r2, r3]
 8008328:	4a57      	ldr	r2, [pc, #348]	@ (8008488 <f_sync+0x1a8>)
 800832a:	5c98      	ldrb	r0, [r3, r2]
 800832c:	6879      	ldr	r1, [r7, #4]
 800832e:	687a      	ldr	r2, [r7, #4]
 8008330:	2386      	movs	r3, #134	@ 0x86
 8008332:	009b      	lsls	r3, r3, #2
 8008334:	58d2      	ldr	r2, [r2, r3]
 8008336:	2301      	movs	r3, #1
 8008338:	f7fd faf2 	bl	8005920 <disk_write>
 800833c:	1e03      	subs	r3, r0, #0
 800833e:	d001      	beq.n	8008344 <f_sync+0x64>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8008340:	2301      	movs	r3, #1
 8008342:	e09b      	b.n	800847c <f_sync+0x19c>
				fp->flag &= ~FA__DIRTY;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	4a4f      	ldr	r2, [pc, #316]	@ (8008484 <f_sync+0x1a4>)
 8008348:	5c9b      	ldrb	r3, [r3, r2]
 800834a:	2240      	movs	r2, #64	@ 0x40
 800834c:	4393      	bics	r3, r2
 800834e:	b2d9      	uxtb	r1, r3
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	4a4c      	ldr	r2, [pc, #304]	@ (8008484 <f_sync+0x1a4>)
 8008354:	5499      	strb	r1, [r3, r2]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8008356:	687a      	ldr	r2, [r7, #4]
 8008358:	2380      	movs	r3, #128	@ 0x80
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	58d0      	ldr	r0, [r2, r3]
 800835e:	687a      	ldr	r2, [r7, #4]
 8008360:	2387      	movs	r3, #135	@ 0x87
 8008362:	009b      	lsls	r3, r3, #2
 8008364:	58d3      	ldr	r3, [r2, r3]
 8008366:	2517      	movs	r5, #23
 8008368:	197c      	adds	r4, r7, r5
 800836a:	0019      	movs	r1, r3
 800836c:	f7fd fdb4 	bl	8005ed8 <move_window>
 8008370:	0003      	movs	r3, r0
 8008372:	7023      	strb	r3, [r4, #0]
			if (res == FR_OK) {
 8008374:	002c      	movs	r4, r5
 8008376:	193b      	adds	r3, r7, r4
 8008378:	781b      	ldrb	r3, [r3, #0]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d17b      	bne.n	8008476 <f_sync+0x196>
				dir = fp->dir_ptr;
 800837e:	687a      	ldr	r2, [r7, #4]
 8008380:	2388      	movs	r3, #136	@ 0x88
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	58d3      	ldr	r3, [r2, r3]
 8008386:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	330b      	adds	r3, #11
 800838c:	781a      	ldrb	r2, [r3, #0]
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	330b      	adds	r3, #11
 8008392:	2120      	movs	r1, #32
 8008394:	430a      	orrs	r2, r1
 8008396:	b2d2      	uxtb	r2, r2
 8008398:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 800839a:	687a      	ldr	r2, [r7, #4]
 800839c:	2383      	movs	r3, #131	@ 0x83
 800839e:	009b      	lsls	r3, r3, #2
 80083a0:	58d2      	ldr	r2, [r2, r3]
 80083a2:	693b      	ldr	r3, [r7, #16]
 80083a4:	331c      	adds	r3, #28
 80083a6:	b2d2      	uxtb	r2, r2
 80083a8:	701a      	strb	r2, [r3, #0]
 80083aa:	687a      	ldr	r2, [r7, #4]
 80083ac:	2383      	movs	r3, #131	@ 0x83
 80083ae:	009b      	lsls	r3, r3, #2
 80083b0:	58d3      	ldr	r3, [r2, r3]
 80083b2:	b29b      	uxth	r3, r3
 80083b4:	0a1b      	lsrs	r3, r3, #8
 80083b6:	b29a      	uxth	r2, r3
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	331d      	adds	r3, #29
 80083bc:	b2d2      	uxtb	r2, r2
 80083be:	701a      	strb	r2, [r3, #0]
 80083c0:	687a      	ldr	r2, [r7, #4]
 80083c2:	2383      	movs	r3, #131	@ 0x83
 80083c4:	009b      	lsls	r3, r3, #2
 80083c6:	58d3      	ldr	r3, [r2, r3]
 80083c8:	0c1a      	lsrs	r2, r3, #16
 80083ca:	693b      	ldr	r3, [r7, #16]
 80083cc:	331e      	adds	r3, #30
 80083ce:	b2d2      	uxtb	r2, r2
 80083d0:	701a      	strb	r2, [r3, #0]
 80083d2:	687a      	ldr	r2, [r7, #4]
 80083d4:	2383      	movs	r3, #131	@ 0x83
 80083d6:	009b      	lsls	r3, r3, #2
 80083d8:	58d3      	ldr	r3, [r2, r3]
 80083da:	0e1a      	lsrs	r2, r3, #24
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	331f      	adds	r3, #31
 80083e0:	b2d2      	uxtb	r2, r2
 80083e2:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 80083e4:	687a      	ldr	r2, [r7, #4]
 80083e6:	2384      	movs	r3, #132	@ 0x84
 80083e8:	009b      	lsls	r3, r3, #2
 80083ea:	58d2      	ldr	r2, [r2, r3]
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	0011      	movs	r1, r2
 80083f0:	0018      	movs	r0, r3
 80083f2:	f7fe fc4b 	bl	8006c8c <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 80083f6:	f7fc fc45 	bl	8004c84 <get_fattime>
 80083fa:	0003      	movs	r3, r0
 80083fc:	60fb      	str	r3, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 80083fe:	693b      	ldr	r3, [r7, #16]
 8008400:	3316      	adds	r3, #22
 8008402:	68fa      	ldr	r2, [r7, #12]
 8008404:	b2d2      	uxtb	r2, r2
 8008406:	701a      	strb	r2, [r3, #0]
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	b29b      	uxth	r3, r3
 800840c:	0a1b      	lsrs	r3, r3, #8
 800840e:	b29a      	uxth	r2, r3
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	3317      	adds	r3, #23
 8008414:	b2d2      	uxtb	r2, r2
 8008416:	701a      	strb	r2, [r3, #0]
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	0c1a      	lsrs	r2, r3, #16
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	3318      	adds	r3, #24
 8008420:	b2d2      	uxtb	r2, r2
 8008422:	701a      	strb	r2, [r3, #0]
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	0e1a      	lsrs	r2, r3, #24
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	3319      	adds	r3, #25
 800842c:	b2d2      	uxtb	r2, r2
 800842e:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	3312      	adds	r3, #18
 8008434:	2200      	movs	r2, #0
 8008436:	701a      	strb	r2, [r3, #0]
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	3313      	adds	r3, #19
 800843c:	2200      	movs	r2, #0
 800843e:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	4a10      	ldr	r2, [pc, #64]	@ (8008484 <f_sync+0x1a4>)
 8008444:	5c9b      	ldrb	r3, [r3, r2]
 8008446:	2220      	movs	r2, #32
 8008448:	4393      	bics	r3, r2
 800844a:	b2d9      	uxtb	r1, r3
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	4a0d      	ldr	r2, [pc, #52]	@ (8008484 <f_sync+0x1a4>)
 8008450:	5499      	strb	r1, [r3, r2]
				fp->fs->wflag = 1;
 8008452:	687a      	ldr	r2, [r7, #4]
 8008454:	2380      	movs	r3, #128	@ 0x80
 8008456:	009b      	lsls	r3, r3, #2
 8008458:	58d2      	ldr	r2, [r2, r3]
 800845a:	2381      	movs	r3, #129	@ 0x81
 800845c:	009b      	lsls	r3, r3, #2
 800845e:	2101      	movs	r1, #1
 8008460:	54d1      	strb	r1, [r2, r3]
				res = sync_fs(fp->fs);
 8008462:	687a      	ldr	r2, [r7, #4]
 8008464:	2380      	movs	r3, #128	@ 0x80
 8008466:	009b      	lsls	r3, r3, #2
 8008468:	58d3      	ldr	r3, [r2, r3]
 800846a:	193c      	adds	r4, r7, r4
 800846c:	0018      	movs	r0, r3
 800846e:	f7fd fd6f 	bl	8005f50 <sync_fs>
 8008472:	0003      	movs	r3, r0
 8008474:	7023      	strb	r3, [r4, #0]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8008476:	2317      	movs	r3, #23
 8008478:	18fb      	adds	r3, r7, r3
 800847a:	781b      	ldrb	r3, [r3, #0]
}
 800847c:	0018      	movs	r0, r3
 800847e:	46bd      	mov	sp, r7
 8008480:	b006      	add	sp, #24
 8008482:	bdb0      	pop	{r4, r5, r7, pc}
 8008484:	00000206 	.word	0x00000206
 8008488:	00000201 	.word	0x00000201

0800848c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 800848c:	b5b0      	push	{r4, r5, r7, lr}
 800848e:	b084      	sub	sp, #16
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8008494:	250f      	movs	r5, #15
 8008496:	197c      	adds	r4, r7, r5
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	0018      	movs	r0, r3
 800849c:	f7ff ff20 	bl	80082e0 <f_sync>
 80084a0:	0003      	movs	r3, r0
 80084a2:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK)
 80084a4:	197b      	adds	r3, r7, r5
 80084a6:	781b      	ldrb	r3, [r3, #0]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d11f      	bne.n	80084ec <f_close+0x60>
#endif
	{
		res = validate(fp);				/* Lock volume */
 80084ac:	197c      	adds	r4, r7, r5
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	0018      	movs	r0, r3
 80084b2:	f7ff fa1b 	bl	80078ec <validate>
 80084b6:	0003      	movs	r3, r0
 80084b8:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK) {
 80084ba:	0029      	movs	r1, r5
 80084bc:	187b      	adds	r3, r7, r1
 80084be:	781b      	ldrb	r3, [r3, #0]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d113      	bne.n	80084ec <f_close+0x60>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 80084c4:	687a      	ldr	r2, [r7, #4]
 80084c6:	238a      	movs	r3, #138	@ 0x8a
 80084c8:	009b      	lsls	r3, r3, #2
 80084ca:	58d3      	ldr	r3, [r2, r3]
 80084cc:	000d      	movs	r5, r1
 80084ce:	187c      	adds	r4, r7, r1
 80084d0:	0018      	movs	r0, r3
 80084d2:	f7fd fc2f 	bl	8005d34 <dec_lock>
 80084d6:	0003      	movs	r3, r0
 80084d8:	7023      	strb	r3, [r4, #0]
			if (res == FR_OK)
 80084da:	197b      	adds	r3, r7, r5
 80084dc:	781b      	ldrb	r3, [r3, #0]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d104      	bne.n	80084ec <f_close+0x60>
#endif
				fp->fs = 0;				/* Invalidate file object */
 80084e2:	687a      	ldr	r2, [r7, #4]
 80084e4:	2380      	movs	r3, #128	@ 0x80
 80084e6:	009b      	lsls	r3, r3, #2
 80084e8:	2100      	movs	r1, #0
 80084ea:	50d1      	str	r1, [r2, r3]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80084ec:	230f      	movs	r3, #15
 80084ee:	18fb      	adds	r3, r7, r3
 80084f0:	781b      	ldrb	r3, [r3, #0]
}
 80084f2:	0018      	movs	r0, r3
 80084f4:	46bd      	mov	sp, r7
 80084f6:	b004      	add	sp, #16
 80084f8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080084fc <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 80084fc:	b5b0      	push	{r4, r5, r7, lr}
 80084fe:	b090      	sub	sp, #64	@ 0x40
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	6039      	str	r1, [r7, #0]
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 8008506:	253f      	movs	r5, #63	@ 0x3f
 8008508:	197c      	adds	r4, r7, r5
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	0018      	movs	r0, r3
 800850e:	f7ff f9ed 	bl	80078ec <validate>
 8008512:	0003      	movs	r3, r0
 8008514:	7023      	strb	r3, [r4, #0]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8008516:	197b      	adds	r3, r7, r5
 8008518:	781b      	ldrb	r3, [r3, #0]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d002      	beq.n	8008524 <f_lseek+0x28>
 800851e:	197b      	adds	r3, r7, r5
 8008520:	781b      	ldrb	r3, [r3, #0]
 8008522:	e28c      	b.n	8008a3e <f_lseek+0x542>
	if (fp->err)						/* Check error */
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	4ada      	ldr	r2, [pc, #872]	@ (8008890 <f_lseek+0x394>)
 8008528:	5c9b      	ldrb	r3, [r3, r2]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d003      	beq.n	8008536 <f_lseek+0x3a>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	4ad7      	ldr	r2, [pc, #860]	@ (8008890 <f_lseek+0x394>)
 8008532:	5c9b      	ldrb	r3, [r3, r2]
 8008534:	e283      	b.n	8008a3e <f_lseek+0x542>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8008536:	687a      	ldr	r2, [r7, #4]
 8008538:	2389      	movs	r3, #137	@ 0x89
 800853a:	009b      	lsls	r3, r3, #2
 800853c:	58d3      	ldr	r3, [r2, r3]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d100      	bne.n	8008544 <f_lseek+0x48>
 8008542:	e103      	b.n	800874c <f_lseek+0x250>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	3301      	adds	r3, #1
 8008548:	d16c      	bne.n	8008624 <f_lseek+0x128>
			tbl = fp->cltbl;
 800854a:	687a      	ldr	r2, [r7, #4]
 800854c:	2389      	movs	r3, #137	@ 0x89
 800854e:	009b      	lsls	r3, r3, #2
 8008550:	58d3      	ldr	r3, [r2, r3]
 8008552:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8008554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008556:	1d1a      	adds	r2, r3, #4
 8008558:	627a      	str	r2, [r7, #36]	@ 0x24
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	617b      	str	r3, [r7, #20]
 800855e:	2302      	movs	r3, #2
 8008560:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->sclust;			/* Top of the chain */
 8008562:	687a      	ldr	r2, [r7, #4]
 8008564:	2384      	movs	r3, #132	@ 0x84
 8008566:	009b      	lsls	r3, r3, #2
 8008568:	58d3      	ldr	r3, [r2, r3]
 800856a:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800856c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800856e:	2b00      	cmp	r3, #0
 8008570:	d045      	beq.n	80085fe <f_lseek+0x102>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8008572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008574:	613b      	str	r3, [r7, #16]
 8008576:	2300      	movs	r3, #0
 8008578:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800857a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800857c:	3302      	adds	r3, #2
 800857e:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8008580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008582:	60fb      	str	r3, [r7, #12]
 8008584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008586:	3301      	adds	r3, #1
 8008588:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(fp->fs, cl);
 800858a:	687a      	ldr	r2, [r7, #4]
 800858c:	2380      	movs	r3, #128	@ 0x80
 800858e:	009b      	lsls	r3, r3, #2
 8008590:	58d3      	ldr	r3, [r2, r3]
 8008592:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008594:	0011      	movs	r1, r2
 8008596:	0018      	movs	r0, r3
 8008598:	f7fd fdd2 	bl	8006140 <get_fat>
 800859c:	0003      	movs	r3, r0
 800859e:	633b      	str	r3, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 80085a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085a2:	2b01      	cmp	r3, #1
 80085a4:	d805      	bhi.n	80085b2 <f_lseek+0xb6>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	4ab9      	ldr	r2, [pc, #740]	@ (8008890 <f_lseek+0x394>)
 80085aa:	2102      	movs	r1, #2
 80085ac:	5499      	strb	r1, [r3, r2]
 80085ae:	2302      	movs	r3, #2
 80085b0:	e245      	b.n	8008a3e <f_lseek+0x542>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80085b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b4:	3301      	adds	r3, #1
 80085b6:	d105      	bne.n	80085c4 <f_lseek+0xc8>
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	4ab5      	ldr	r2, [pc, #724]	@ (8008890 <f_lseek+0x394>)
 80085bc:	2101      	movs	r1, #1
 80085be:	5499      	strb	r1, [r3, r2]
 80085c0:	2301      	movs	r3, #1
 80085c2:	e23c      	b.n	8008a3e <f_lseek+0x542>
					} while (cl == pcl + 1);
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	3301      	adds	r3, #1
 80085c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085ca:	429a      	cmp	r2, r3
 80085cc:	d0d8      	beq.n	8008580 <f_lseek+0x84>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80085ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	429a      	cmp	r2, r3
 80085d4:	d809      	bhi.n	80085ea <f_lseek+0xee>
						*tbl++ = ncl; *tbl++ = tcl;
 80085d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085d8:	1d1a      	adds	r2, r3, #4
 80085da:	627a      	str	r2, [r7, #36]	@ 0x24
 80085dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085de:	601a      	str	r2, [r3, #0]
 80085e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e2:	1d1a      	adds	r2, r3, #4
 80085e4:	627a      	str	r2, [r7, #36]	@ 0x24
 80085e6:	693a      	ldr	r2, [r7, #16]
 80085e8:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 80085ea:	687a      	ldr	r2, [r7, #4]
 80085ec:	2380      	movs	r3, #128	@ 0x80
 80085ee:	009b      	lsls	r3, r3, #2
 80085f0:	58d2      	ldr	r2, [r2, r3]
 80085f2:	2385      	movs	r3, #133	@ 0x85
 80085f4:	009b      	lsls	r3, r3, #2
 80085f6:	58d3      	ldr	r3, [r2, r3]
 80085f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085fa:	429a      	cmp	r2, r3
 80085fc:	d3b9      	bcc.n	8008572 <f_lseek+0x76>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80085fe:	687a      	ldr	r2, [r7, #4]
 8008600:	2389      	movs	r3, #137	@ 0x89
 8008602:	009b      	lsls	r3, r3, #2
 8008604:	58d3      	ldr	r3, [r2, r3]
 8008606:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008608:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen)
 800860a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	429a      	cmp	r2, r3
 8008610:	d803      	bhi.n	800861a <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 8008612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008614:	2200      	movs	r2, #0
 8008616:	601a      	str	r2, [r3, #0]
 8008618:	e20e      	b.n	8008a38 <f_lseek+0x53c>
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800861a:	233f      	movs	r3, #63	@ 0x3f
 800861c:	18fb      	adds	r3, r7, r3
 800861e:	2211      	movs	r2, #17
 8008620:	701a      	strb	r2, [r3, #0]
 8008622:	e209      	b.n	8008a38 <f_lseek+0x53c>

		} else {						/* Fast seek */
			if (ofs > fp->fsize)		/* Clip offset at the file size */
 8008624:	687a      	ldr	r2, [r7, #4]
 8008626:	2383      	movs	r3, #131	@ 0x83
 8008628:	009b      	lsls	r3, r3, #2
 800862a:	58d3      	ldr	r3, [r2, r3]
 800862c:	683a      	ldr	r2, [r7, #0]
 800862e:	429a      	cmp	r2, r3
 8008630:	d904      	bls.n	800863c <f_lseek+0x140>
				ofs = fp->fsize;
 8008632:	687a      	ldr	r2, [r7, #4]
 8008634:	2383      	movs	r3, #131	@ 0x83
 8008636:	009b      	lsls	r3, r3, #2
 8008638:	58d3      	ldr	r3, [r2, r3]
 800863a:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800863c:	687a      	ldr	r2, [r7, #4]
 800863e:	2382      	movs	r3, #130	@ 0x82
 8008640:	009b      	lsls	r3, r3, #2
 8008642:	6839      	ldr	r1, [r7, #0]
 8008644:	50d1      	str	r1, [r2, r3]
			if (ofs) {
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d100      	bne.n	800864e <f_lseek+0x152>
 800864c:	e1f4      	b.n	8008a38 <f_lseek+0x53c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	1e5a      	subs	r2, r3, #1
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	0011      	movs	r1, r2
 8008656:	0018      	movs	r0, r3
 8008658:	f7fe f888 	bl	800676c <clmt_clust>
 800865c:	0001      	movs	r1, r0
 800865e:	687a      	ldr	r2, [r7, #4]
 8008660:	2385      	movs	r3, #133	@ 0x85
 8008662:	009b      	lsls	r3, r3, #2
 8008664:	50d1      	str	r1, [r2, r3]
				dsc = clust2sect(fp->fs, fp->clust);
 8008666:	687a      	ldr	r2, [r7, #4]
 8008668:	2380      	movs	r3, #128	@ 0x80
 800866a:	009b      	lsls	r3, r3, #2
 800866c:	58d0      	ldr	r0, [r2, r3]
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	2385      	movs	r3, #133	@ 0x85
 8008672:	009b      	lsls	r3, r3, #2
 8008674:	58d3      	ldr	r3, [r2, r3]
 8008676:	0019      	movs	r1, r3
 8008678:	f7fd fd3e 	bl	80060f8 <clust2sect>
 800867c:	0003      	movs	r3, r0
 800867e:	61bb      	str	r3, [r7, #24]
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 8008680:	69bb      	ldr	r3, [r7, #24]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d105      	bne.n	8008692 <f_lseek+0x196>
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	4a81      	ldr	r2, [pc, #516]	@ (8008890 <f_lseek+0x394>)
 800868a:	2102      	movs	r1, #2
 800868c:	5499      	strb	r1, [r3, r2]
 800868e:	2302      	movs	r3, #2
 8008690:	e1d5      	b.n	8008a3e <f_lseek+0x542>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	3b01      	subs	r3, #1
 8008696:	0a5b      	lsrs	r3, r3, #9
 8008698:	6879      	ldr	r1, [r7, #4]
 800869a:	2280      	movs	r2, #128	@ 0x80
 800869c:	0092      	lsls	r2, r2, #2
 800869e:	588a      	ldr	r2, [r1, r2]
 80086a0:	497c      	ldr	r1, [pc, #496]	@ (8008894 <f_lseek+0x398>)
 80086a2:	5c52      	ldrb	r2, [r2, r1]
 80086a4:	3a01      	subs	r2, #1
 80086a6:	4013      	ands	r3, r2
 80086a8:	69ba      	ldr	r2, [r7, #24]
 80086aa:	18d3      	adds	r3, r2, r3
 80086ac:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 80086ae:	687a      	ldr	r2, [r7, #4]
 80086b0:	2382      	movs	r3, #130	@ 0x82
 80086b2:	009b      	lsls	r3, r3, #2
 80086b4:	58d3      	ldr	r3, [r2, r3]
 80086b6:	05db      	lsls	r3, r3, #23
 80086b8:	0ddb      	lsrs	r3, r3, #23
 80086ba:	d100      	bne.n	80086be <f_lseek+0x1c2>
 80086bc:	e1bc      	b.n	8008a38 <f_lseek+0x53c>
 80086be:	687a      	ldr	r2, [r7, #4]
 80086c0:	2386      	movs	r3, #134	@ 0x86
 80086c2:	009b      	lsls	r3, r3, #2
 80086c4:	58d3      	ldr	r3, [r2, r3]
 80086c6:	69ba      	ldr	r2, [r7, #24]
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d100      	bne.n	80086ce <f_lseek+0x1d2>
 80086cc:	e1b4      	b.n	8008a38 <f_lseek+0x53c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	4a71      	ldr	r2, [pc, #452]	@ (8008898 <f_lseek+0x39c>)
 80086d2:	5c9b      	ldrb	r3, [r3, r2]
 80086d4:	001a      	movs	r2, r3
 80086d6:	2340      	movs	r3, #64	@ 0x40
 80086d8:	4013      	ands	r3, r2
 80086da:	d01e      	beq.n	800871a <f_lseek+0x21e>
						if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 80086dc:	687a      	ldr	r2, [r7, #4]
 80086de:	2380      	movs	r3, #128	@ 0x80
 80086e0:	009b      	lsls	r3, r3, #2
 80086e2:	58d3      	ldr	r3, [r2, r3]
 80086e4:	4a6d      	ldr	r2, [pc, #436]	@ (800889c <f_lseek+0x3a0>)
 80086e6:	5c98      	ldrb	r0, [r3, r2]
 80086e8:	6879      	ldr	r1, [r7, #4]
 80086ea:	687a      	ldr	r2, [r7, #4]
 80086ec:	2386      	movs	r3, #134	@ 0x86
 80086ee:	009b      	lsls	r3, r3, #2
 80086f0:	58d2      	ldr	r2, [r2, r3]
 80086f2:	2301      	movs	r3, #1
 80086f4:	f7fd f914 	bl	8005920 <disk_write>
 80086f8:	1e03      	subs	r3, r0, #0
 80086fa:	d005      	beq.n	8008708 <f_lseek+0x20c>
							ABORT(fp->fs, FR_DISK_ERR);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	4a64      	ldr	r2, [pc, #400]	@ (8008890 <f_lseek+0x394>)
 8008700:	2101      	movs	r1, #1
 8008702:	5499      	strb	r1, [r3, r2]
 8008704:	2301      	movs	r3, #1
 8008706:	e19a      	b.n	8008a3e <f_lseek+0x542>
						fp->flag &= ~FA__DIRTY;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	4a63      	ldr	r2, [pc, #396]	@ (8008898 <f_lseek+0x39c>)
 800870c:	5c9b      	ldrb	r3, [r3, r2]
 800870e:	2240      	movs	r2, #64	@ 0x40
 8008710:	4393      	bics	r3, r2
 8008712:	b2d9      	uxtb	r1, r3
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	4a60      	ldr	r2, [pc, #384]	@ (8008898 <f_lseek+0x39c>)
 8008718:	5499      	strb	r1, [r3, r2]
					}
#endif
					if (disk_read(fp->fs->drv, fp->buf.d8, dsc, 1) != RES_OK)	/* Load current sector */
 800871a:	687a      	ldr	r2, [r7, #4]
 800871c:	2380      	movs	r3, #128	@ 0x80
 800871e:	009b      	lsls	r3, r3, #2
 8008720:	58d3      	ldr	r3, [r2, r3]
 8008722:	4a5e      	ldr	r2, [pc, #376]	@ (800889c <f_lseek+0x3a0>)
 8008724:	5c98      	ldrb	r0, [r3, r2]
 8008726:	6879      	ldr	r1, [r7, #4]
 8008728:	69ba      	ldr	r2, [r7, #24]
 800872a:	2301      	movs	r3, #1
 800872c:	f7fd f8d0 	bl	80058d0 <disk_read>
 8008730:	1e03      	subs	r3, r0, #0
 8008732:	d005      	beq.n	8008740 <f_lseek+0x244>
						ABORT(fp->fs, FR_DISK_ERR);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	4a56      	ldr	r2, [pc, #344]	@ (8008890 <f_lseek+0x394>)
 8008738:	2101      	movs	r1, #1
 800873a:	5499      	strb	r1, [r3, r2]
 800873c:	2301      	movs	r3, #1
 800873e:	e17e      	b.n	8008a3e <f_lseek+0x542>
#endif
					fp->dsect = dsc;
 8008740:	687a      	ldr	r2, [r7, #4]
 8008742:	2386      	movs	r3, #134	@ 0x86
 8008744:	009b      	lsls	r3, r3, #2
 8008746:	69b9      	ldr	r1, [r7, #24]
 8008748:	50d1      	str	r1, [r2, r3]
 800874a:	e175      	b.n	8008a38 <f_lseek+0x53c>
	} else
#endif

	/* Normal Seek */
	{
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 800874c:	687a      	ldr	r2, [r7, #4]
 800874e:	2383      	movs	r3, #131	@ 0x83
 8008750:	009b      	lsls	r3, r3, #2
 8008752:	58d3      	ldr	r3, [r2, r3]
 8008754:	683a      	ldr	r2, [r7, #0]
 8008756:	429a      	cmp	r2, r3
 8008758:	d90b      	bls.n	8008772 <f_lseek+0x276>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	4a4e      	ldr	r2, [pc, #312]	@ (8008898 <f_lseek+0x39c>)
 800875e:	5c9b      	ldrb	r3, [r3, r2]
 8008760:	001a      	movs	r2, r3
 8008762:	2302      	movs	r3, #2
 8008764:	4013      	ands	r3, r2
 8008766:	d104      	bne.n	8008772 <f_lseek+0x276>
#endif
			) ofs = fp->fsize;
 8008768:	687a      	ldr	r2, [r7, #4]
 800876a:	2383      	movs	r3, #131	@ 0x83
 800876c:	009b      	lsls	r3, r3, #2
 800876e:	58d3      	ldr	r3, [r2, r3]
 8008770:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 8008772:	687a      	ldr	r2, [r7, #4]
 8008774:	2382      	movs	r3, #130	@ 0x82
 8008776:	009b      	lsls	r3, r3, #2
 8008778:	58d3      	ldr	r3, [r2, r3]
 800877a:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800877c:	2300      	movs	r3, #0
 800877e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008780:	687a      	ldr	r2, [r7, #4]
 8008782:	2382      	movs	r3, #130	@ 0x82
 8008784:	009b      	lsls	r3, r3, #2
 8008786:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008788:	50d1      	str	r1, [r2, r3]
		if (ofs) {
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d100      	bne.n	8008792 <f_lseek+0x296>
 8008790:	e0eb      	b.n	800896a <f_lseek+0x46e>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 8008792:	687a      	ldr	r2, [r7, #4]
 8008794:	2380      	movs	r3, #128	@ 0x80
 8008796:	009b      	lsls	r3, r3, #2
 8008798:	58d3      	ldr	r3, [r2, r3]
 800879a:	4a3e      	ldr	r2, [pc, #248]	@ (8008894 <f_lseek+0x398>)
 800879c:	5c9b      	ldrb	r3, [r3, r2]
 800879e:	025b      	lsls	r3, r3, #9
 80087a0:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80087a2:	6a3b      	ldr	r3, [r7, #32]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d027      	beq.n	80087f8 <f_lseek+0x2fc>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	3b01      	subs	r3, #1
 80087ac:	69f9      	ldr	r1, [r7, #28]
 80087ae:	0018      	movs	r0, r3
 80087b0:	f7f7 fcb4 	bl	800011c <__udivsi3>
 80087b4:	0003      	movs	r3, r0
 80087b6:	001c      	movs	r4, r3
 80087b8:	6a3b      	ldr	r3, [r7, #32]
 80087ba:	3b01      	subs	r3, #1
 80087bc:	69f9      	ldr	r1, [r7, #28]
 80087be:	0018      	movs	r0, r3
 80087c0:	f7f7 fcac 	bl	800011c <__udivsi3>
 80087c4:	0003      	movs	r3, r0
			if (ifptr > 0 &&
 80087c6:	429c      	cmp	r4, r3
 80087c8:	d316      	bcc.n	80087f8 <f_lseek+0x2fc>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 80087ca:	6a3b      	ldr	r3, [r7, #32]
 80087cc:	3b01      	subs	r3, #1
 80087ce:	69fa      	ldr	r2, [r7, #28]
 80087d0:	4252      	negs	r2, r2
 80087d2:	401a      	ands	r2, r3
 80087d4:	0011      	movs	r1, r2
 80087d6:	687a      	ldr	r2, [r7, #4]
 80087d8:	2382      	movs	r3, #130	@ 0x82
 80087da:	009b      	lsls	r3, r3, #2
 80087dc:	50d1      	str	r1, [r2, r3]
				ofs -= fp->fptr;
 80087de:	687a      	ldr	r2, [r7, #4]
 80087e0:	2382      	movs	r3, #130	@ 0x82
 80087e2:	009b      	lsls	r3, r3, #2
 80087e4:	58d3      	ldr	r3, [r2, r3]
 80087e6:	683a      	ldr	r2, [r7, #0]
 80087e8:	1ad3      	subs	r3, r2, r3
 80087ea:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80087ec:	687a      	ldr	r2, [r7, #4]
 80087ee:	2385      	movs	r3, #133	@ 0x85
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	58d3      	ldr	r3, [r2, r3]
 80087f4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80087f6:	e02d      	b.n	8008854 <f_lseek+0x358>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 80087f8:	687a      	ldr	r2, [r7, #4]
 80087fa:	2384      	movs	r3, #132	@ 0x84
 80087fc:	009b      	lsls	r3, r3, #2
 80087fe:	58d3      	ldr	r3, [r2, r3]
 8008800:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8008802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008804:	2b00      	cmp	r3, #0
 8008806:	d120      	bne.n	800884a <f_lseek+0x34e>
					clst = create_chain(fp->fs, 0);
 8008808:	687a      	ldr	r2, [r7, #4]
 800880a:	2380      	movs	r3, #128	@ 0x80
 800880c:	009b      	lsls	r3, r3, #2
 800880e:	58d3      	ldr	r3, [r2, r3]
 8008810:	2100      	movs	r1, #0
 8008812:	0018      	movs	r0, r3
 8008814:	f7fd fef4 	bl	8006600 <create_chain>
 8008818:	0003      	movs	r3, r0
 800881a:	63bb      	str	r3, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800881c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800881e:	2b01      	cmp	r3, #1
 8008820:	d105      	bne.n	800882e <f_lseek+0x332>
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	4a1a      	ldr	r2, [pc, #104]	@ (8008890 <f_lseek+0x394>)
 8008826:	2102      	movs	r1, #2
 8008828:	5499      	strb	r1, [r3, r2]
 800882a:	2302      	movs	r3, #2
 800882c:	e107      	b.n	8008a3e <f_lseek+0x542>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800882e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008830:	3301      	adds	r3, #1
 8008832:	d105      	bne.n	8008840 <f_lseek+0x344>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	4a16      	ldr	r2, [pc, #88]	@ (8008890 <f_lseek+0x394>)
 8008838:	2101      	movs	r1, #1
 800883a:	5499      	strb	r1, [r3, r2]
 800883c:	2301      	movs	r3, #1
 800883e:	e0fe      	b.n	8008a3e <f_lseek+0x542>
					fp->sclust = clst;
 8008840:	687a      	ldr	r2, [r7, #4]
 8008842:	2384      	movs	r3, #132	@ 0x84
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008848:	50d1      	str	r1, [r2, r3]
				}
#endif
				fp->clust = clst;
 800884a:	687a      	ldr	r2, [r7, #4]
 800884c:	2385      	movs	r3, #133	@ 0x85
 800884e:	009b      	lsls	r3, r3, #2
 8008850:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008852:	50d1      	str	r1, [r2, r3]
			}
			if (clst != 0) {
 8008854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008856:	2b00      	cmp	r3, #0
 8008858:	d100      	bne.n	800885c <f_lseek+0x360>
 800885a:	e086      	b.n	800896a <f_lseek+0x46e>
				while (ofs > bcs) {						/* Cluster following loop */
 800885c:	e05a      	b.n	8008914 <f_lseek+0x418>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	4a0d      	ldr	r2, [pc, #52]	@ (8008898 <f_lseek+0x39c>)
 8008862:	5c9b      	ldrb	r3, [r3, r2]
 8008864:	001a      	movs	r2, r3
 8008866:	2302      	movs	r3, #2
 8008868:	4013      	ands	r3, r2
 800886a:	d019      	beq.n	80088a0 <f_lseek+0x3a4>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 800886c:	687a      	ldr	r2, [r7, #4]
 800886e:	2380      	movs	r3, #128	@ 0x80
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	58d3      	ldr	r3, [r2, r3]
 8008874:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008876:	0011      	movs	r1, r2
 8008878:	0018      	movs	r0, r3
 800887a:	f7fd fec1 	bl	8006600 <create_chain>
 800887e:	0003      	movs	r3, r0
 8008880:	63bb      	str	r3, [r7, #56]	@ 0x38
						if (clst == 0) {				/* When disk gets full, clip file size */
 8008882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008884:	2b00      	cmp	r3, #0
 8008886:	d116      	bne.n	80088b6 <f_lseek+0x3ba>
							ofs = bcs; break;
 8008888:	69fb      	ldr	r3, [r7, #28]
 800888a:	603b      	str	r3, [r7, #0]
 800888c:	e046      	b.n	800891c <f_lseek+0x420>
 800888e:	46c0      	nop			@ (mov r8, r8)
 8008890:	00000207 	.word	0x00000207
 8008894:	00000202 	.word	0x00000202
 8008898:	00000206 	.word	0x00000206
 800889c:	00000201 	.word	0x00000201
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 80088a0:	687a      	ldr	r2, [r7, #4]
 80088a2:	2380      	movs	r3, #128	@ 0x80
 80088a4:	009b      	lsls	r3, r3, #2
 80088a6:	58d3      	ldr	r3, [r2, r3]
 80088a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80088aa:	0011      	movs	r1, r2
 80088ac:	0018      	movs	r0, r3
 80088ae:	f7fd fc47 	bl	8006140 <get_fat>
 80088b2:	0003      	movs	r3, r0
 80088b4:	63bb      	str	r3, [r7, #56]	@ 0x38
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80088b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088b8:	3301      	adds	r3, #1
 80088ba:	d105      	bne.n	80088c8 <f_lseek+0x3cc>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	4a62      	ldr	r2, [pc, #392]	@ (8008a48 <f_lseek+0x54c>)
 80088c0:	2101      	movs	r1, #1
 80088c2:	5499      	strb	r1, [r3, r2]
 80088c4:	2301      	movs	r3, #1
 80088c6:	e0ba      	b.n	8008a3e <f_lseek+0x542>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 80088c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ca:	2b01      	cmp	r3, #1
 80088cc:	d909      	bls.n	80088e2 <f_lseek+0x3e6>
 80088ce:	687a      	ldr	r2, [r7, #4]
 80088d0:	2380      	movs	r3, #128	@ 0x80
 80088d2:	009b      	lsls	r3, r3, #2
 80088d4:	58d2      	ldr	r2, [r2, r3]
 80088d6:	2385      	movs	r3, #133	@ 0x85
 80088d8:	009b      	lsls	r3, r3, #2
 80088da:	58d3      	ldr	r3, [r2, r3]
 80088dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80088de:	429a      	cmp	r2, r3
 80088e0:	d305      	bcc.n	80088ee <f_lseek+0x3f2>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	4a58      	ldr	r2, [pc, #352]	@ (8008a48 <f_lseek+0x54c>)
 80088e6:	2102      	movs	r1, #2
 80088e8:	5499      	strb	r1, [r3, r2]
 80088ea:	2302      	movs	r3, #2
 80088ec:	e0a7      	b.n	8008a3e <f_lseek+0x542>
					fp->clust = clst;
 80088ee:	687a      	ldr	r2, [r7, #4]
 80088f0:	2385      	movs	r3, #133	@ 0x85
 80088f2:	009b      	lsls	r3, r3, #2
 80088f4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80088f6:	50d1      	str	r1, [r2, r3]
					fp->fptr += bcs;
 80088f8:	687a      	ldr	r2, [r7, #4]
 80088fa:	2382      	movs	r3, #130	@ 0x82
 80088fc:	009b      	lsls	r3, r3, #2
 80088fe:	58d2      	ldr	r2, [r2, r3]
 8008900:	69fb      	ldr	r3, [r7, #28]
 8008902:	18d1      	adds	r1, r2, r3
 8008904:	687a      	ldr	r2, [r7, #4]
 8008906:	2382      	movs	r3, #130	@ 0x82
 8008908:	009b      	lsls	r3, r3, #2
 800890a:	50d1      	str	r1, [r2, r3]
					ofs -= bcs;
 800890c:	683a      	ldr	r2, [r7, #0]
 800890e:	69fb      	ldr	r3, [r7, #28]
 8008910:	1ad3      	subs	r3, r2, r3
 8008912:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 8008914:	683a      	ldr	r2, [r7, #0]
 8008916:	69fb      	ldr	r3, [r7, #28]
 8008918:	429a      	cmp	r2, r3
 800891a:	d8a0      	bhi.n	800885e <f_lseek+0x362>
				}
				fp->fptr += ofs;
 800891c:	687a      	ldr	r2, [r7, #4]
 800891e:	2382      	movs	r3, #130	@ 0x82
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	58d2      	ldr	r2, [r2, r3]
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	18d1      	adds	r1, r2, r3
 8008928:	687a      	ldr	r2, [r7, #4]
 800892a:	2382      	movs	r3, #130	@ 0x82
 800892c:	009b      	lsls	r3, r3, #2
 800892e:	50d1      	str	r1, [r2, r3]
				if (ofs % SS(fp->fs)) {
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	05db      	lsls	r3, r3, #23
 8008934:	0ddb      	lsrs	r3, r3, #23
 8008936:	d018      	beq.n	800896a <f_lseek+0x46e>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 8008938:	687a      	ldr	r2, [r7, #4]
 800893a:	2380      	movs	r3, #128	@ 0x80
 800893c:	009b      	lsls	r3, r3, #2
 800893e:	58d3      	ldr	r3, [r2, r3]
 8008940:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008942:	0011      	movs	r1, r2
 8008944:	0018      	movs	r0, r3
 8008946:	f7fd fbd7 	bl	80060f8 <clust2sect>
 800894a:	0003      	movs	r3, r0
 800894c:	637b      	str	r3, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 800894e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008950:	2b00      	cmp	r3, #0
 8008952:	d105      	bne.n	8008960 <f_lseek+0x464>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	4a3c      	ldr	r2, [pc, #240]	@ (8008a48 <f_lseek+0x54c>)
 8008958:	2102      	movs	r1, #2
 800895a:	5499      	strb	r1, [r3, r2]
 800895c:	2302      	movs	r3, #2
 800895e:	e06e      	b.n	8008a3e <f_lseek+0x542>
					nsect += ofs / SS(fp->fs);
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	0a5b      	lsrs	r3, r3, #9
 8008964:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008966:	18d3      	adds	r3, r2, r3
 8008968:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 800896a:	687a      	ldr	r2, [r7, #4]
 800896c:	2382      	movs	r3, #130	@ 0x82
 800896e:	009b      	lsls	r3, r3, #2
 8008970:	58d3      	ldr	r3, [r2, r3]
 8008972:	05db      	lsls	r3, r3, #23
 8008974:	0ddb      	lsrs	r3, r3, #23
 8008976:	d044      	beq.n	8008a02 <f_lseek+0x506>
 8008978:	687a      	ldr	r2, [r7, #4]
 800897a:	2386      	movs	r3, #134	@ 0x86
 800897c:	009b      	lsls	r3, r3, #2
 800897e:	58d3      	ldr	r3, [r2, r3]
 8008980:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008982:	429a      	cmp	r2, r3
 8008984:	d03d      	beq.n	8008a02 <f_lseek+0x506>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	4a30      	ldr	r2, [pc, #192]	@ (8008a4c <f_lseek+0x550>)
 800898a:	5c9b      	ldrb	r3, [r3, r2]
 800898c:	001a      	movs	r2, r3
 800898e:	2340      	movs	r3, #64	@ 0x40
 8008990:	4013      	ands	r3, r2
 8008992:	d01e      	beq.n	80089d2 <f_lseek+0x4d6>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8008994:	687a      	ldr	r2, [r7, #4]
 8008996:	2380      	movs	r3, #128	@ 0x80
 8008998:	009b      	lsls	r3, r3, #2
 800899a:	58d3      	ldr	r3, [r2, r3]
 800899c:	4a2c      	ldr	r2, [pc, #176]	@ (8008a50 <f_lseek+0x554>)
 800899e:	5c98      	ldrb	r0, [r3, r2]
 80089a0:	6879      	ldr	r1, [r7, #4]
 80089a2:	687a      	ldr	r2, [r7, #4]
 80089a4:	2386      	movs	r3, #134	@ 0x86
 80089a6:	009b      	lsls	r3, r3, #2
 80089a8:	58d2      	ldr	r2, [r2, r3]
 80089aa:	2301      	movs	r3, #1
 80089ac:	f7fc ffb8 	bl	8005920 <disk_write>
 80089b0:	1e03      	subs	r3, r0, #0
 80089b2:	d005      	beq.n	80089c0 <f_lseek+0x4c4>
					ABORT(fp->fs, FR_DISK_ERR);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	4a24      	ldr	r2, [pc, #144]	@ (8008a48 <f_lseek+0x54c>)
 80089b8:	2101      	movs	r1, #1
 80089ba:	5499      	strb	r1, [r3, r2]
 80089bc:	2301      	movs	r3, #1
 80089be:	e03e      	b.n	8008a3e <f_lseek+0x542>
				fp->flag &= ~FA__DIRTY;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	4a22      	ldr	r2, [pc, #136]	@ (8008a4c <f_lseek+0x550>)
 80089c4:	5c9b      	ldrb	r3, [r3, r2]
 80089c6:	2240      	movs	r2, #64	@ 0x40
 80089c8:	4393      	bics	r3, r2
 80089ca:	b2d9      	uxtb	r1, r3
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	4a1f      	ldr	r2, [pc, #124]	@ (8008a4c <f_lseek+0x550>)
 80089d0:	5499      	strb	r1, [r3, r2]
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf.d8, nsect, 1) != RES_OK)	/* Fill sector cache */
 80089d2:	687a      	ldr	r2, [r7, #4]
 80089d4:	2380      	movs	r3, #128	@ 0x80
 80089d6:	009b      	lsls	r3, r3, #2
 80089d8:	58d3      	ldr	r3, [r2, r3]
 80089da:	4a1d      	ldr	r2, [pc, #116]	@ (8008a50 <f_lseek+0x554>)
 80089dc:	5c98      	ldrb	r0, [r3, r2]
 80089de:	6879      	ldr	r1, [r7, #4]
 80089e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80089e2:	2301      	movs	r3, #1
 80089e4:	f7fc ff74 	bl	80058d0 <disk_read>
 80089e8:	1e03      	subs	r3, r0, #0
 80089ea:	d005      	beq.n	80089f8 <f_lseek+0x4fc>
				ABORT(fp->fs, FR_DISK_ERR);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	4a16      	ldr	r2, [pc, #88]	@ (8008a48 <f_lseek+0x54c>)
 80089f0:	2101      	movs	r1, #1
 80089f2:	5499      	strb	r1, [r3, r2]
 80089f4:	2301      	movs	r3, #1
 80089f6:	e022      	b.n	8008a3e <f_lseek+0x542>
#endif
			fp->dsect = nsect;
 80089f8:	687a      	ldr	r2, [r7, #4]
 80089fa:	2386      	movs	r3, #134	@ 0x86
 80089fc:	009b      	lsls	r3, r3, #2
 80089fe:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008a00:	50d1      	str	r1, [r2, r3]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 8008a02:	687a      	ldr	r2, [r7, #4]
 8008a04:	2382      	movs	r3, #130	@ 0x82
 8008a06:	009b      	lsls	r3, r3, #2
 8008a08:	58d2      	ldr	r2, [r2, r3]
 8008a0a:	6879      	ldr	r1, [r7, #4]
 8008a0c:	2383      	movs	r3, #131	@ 0x83
 8008a0e:	009b      	lsls	r3, r3, #2
 8008a10:	58cb      	ldr	r3, [r1, r3]
 8008a12:	429a      	cmp	r2, r3
 8008a14:	d910      	bls.n	8008a38 <f_lseek+0x53c>
			fp->fsize = fp->fptr;
 8008a16:	687a      	ldr	r2, [r7, #4]
 8008a18:	2382      	movs	r3, #130	@ 0x82
 8008a1a:	009b      	lsls	r3, r3, #2
 8008a1c:	58d1      	ldr	r1, [r2, r3]
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	2383      	movs	r3, #131	@ 0x83
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	50d1      	str	r1, [r2, r3]
			fp->flag |= FA__WRITTEN;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	4a08      	ldr	r2, [pc, #32]	@ (8008a4c <f_lseek+0x550>)
 8008a2a:	5c9b      	ldrb	r3, [r3, r2]
 8008a2c:	2220      	movs	r2, #32
 8008a2e:	4313      	orrs	r3, r2
 8008a30:	b2d9      	uxtb	r1, r3
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	4a05      	ldr	r2, [pc, #20]	@ (8008a4c <f_lseek+0x550>)
 8008a36:	5499      	strb	r1, [r3, r2]
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 8008a38:	233f      	movs	r3, #63	@ 0x3f
 8008a3a:	18fb      	adds	r3, r7, r3
 8008a3c:	781b      	ldrb	r3, [r3, #0]
}
 8008a3e:	0018      	movs	r0, r3
 8008a40:	46bd      	mov	sp, r7
 8008a42:	b010      	add	sp, #64	@ 0x40
 8008a44:	bdb0      	pop	{r4, r5, r7, pc}
 8008a46:	46c0      	nop			@ (mov r8, r8)
 8008a48:	00000207 	.word	0x00000207
 8008a4c:	00000206 	.word	0x00000206
 8008a50:	00000201 	.word	0x00000201

08008a54 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008a54:	b590      	push	{r4, r7, lr}
 8008a56:	b087      	sub	sp, #28
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	60f8      	str	r0, [r7, #12]
 8008a5c:	60b9      	str	r1, [r7, #8]
 8008a5e:	1dfb      	adds	r3, r7, #7
 8008a60:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 1;
 8008a62:	2417      	movs	r4, #23
 8008a64:	193b      	adds	r3, r7, r4
 8008a66:	2201      	movs	r2, #1
 8008a68:	701a      	strb	r2, [r3, #0]
  uint8_t DiskNum = 0;
 8008a6a:	2016      	movs	r0, #22
 8008a6c:	183b      	adds	r3, r7, r0
 8008a6e:	2200      	movs	r2, #0
 8008a70:	701a      	strb	r2, [r3, #0]
  
  if(disk.nbr <= _VOLUMES)
 8008a72:	4b21      	ldr	r3, [pc, #132]	@ (8008af8 <FATFS_LinkDriverEx+0xa4>)
 8008a74:	7a5b      	ldrb	r3, [r3, #9]
 8008a76:	b2db      	uxtb	r3, r3
 8008a78:	2b01      	cmp	r3, #1
 8008a7a:	d836      	bhi.n	8008aea <FATFS_LinkDriverEx+0x96>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008a7c:	4b1e      	ldr	r3, [pc, #120]	@ (8008af8 <FATFS_LinkDriverEx+0xa4>)
 8008a7e:	7a5b      	ldrb	r3, [r3, #9]
 8008a80:	b2db      	uxtb	r3, r3
 8008a82:	001a      	movs	r2, r3
 8008a84:	4b1c      	ldr	r3, [pc, #112]	@ (8008af8 <FATFS_LinkDriverEx+0xa4>)
 8008a86:	2100      	movs	r1, #0
 8008a88:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8008a8a:	4b1b      	ldr	r3, [pc, #108]	@ (8008af8 <FATFS_LinkDriverEx+0xa4>)
 8008a8c:	7a5b      	ldrb	r3, [r3, #9]
 8008a8e:	b2db      	uxtb	r3, r3
 8008a90:	4a19      	ldr	r2, [pc, #100]	@ (8008af8 <FATFS_LinkDriverEx+0xa4>)
 8008a92:	009b      	lsls	r3, r3, #2
 8008a94:	18d3      	adds	r3, r2, r3
 8008a96:	3304      	adds	r3, #4
 8008a98:	68fa      	ldr	r2, [r7, #12]
 8008a9a:	601a      	str	r2, [r3, #0]
    disk.lun[disk.nbr] = lun;  
 8008a9c:	4b16      	ldr	r3, [pc, #88]	@ (8008af8 <FATFS_LinkDriverEx+0xa4>)
 8008a9e:	7a5b      	ldrb	r3, [r3, #9]
 8008aa0:	b2db      	uxtb	r3, r3
 8008aa2:	001a      	movs	r2, r3
 8008aa4:	4b14      	ldr	r3, [pc, #80]	@ (8008af8 <FATFS_LinkDriverEx+0xa4>)
 8008aa6:	189b      	adds	r3, r3, r2
 8008aa8:	1dfa      	adds	r2, r7, #7
 8008aaa:	7812      	ldrb	r2, [r2, #0]
 8008aac:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008aae:	4b12      	ldr	r3, [pc, #72]	@ (8008af8 <FATFS_LinkDriverEx+0xa4>)
 8008ab0:	7a5b      	ldrb	r3, [r3, #9]
 8008ab2:	b2db      	uxtb	r3, r3
 8008ab4:	1c5a      	adds	r2, r3, #1
 8008ab6:	b2d1      	uxtb	r1, r2
 8008ab8:	4a0f      	ldr	r2, [pc, #60]	@ (8008af8 <FATFS_LinkDriverEx+0xa4>)
 8008aba:	7251      	strb	r1, [r2, #9]
 8008abc:	183a      	adds	r2, r7, r0
 8008abe:	7013      	strb	r3, [r2, #0]
    path[0] = DiskNum + '0';
 8008ac0:	183b      	adds	r3, r7, r0
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	3330      	adds	r3, #48	@ 0x30
 8008ac6:	b2da      	uxtb	r2, r3
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	3301      	adds	r3, #1
 8008ad0:	223a      	movs	r2, #58	@ 0x3a
 8008ad2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	3302      	adds	r3, #2
 8008ad8:	222f      	movs	r2, #47	@ 0x2f
 8008ada:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	3303      	adds	r3, #3
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008ae4:	193b      	adds	r3, r7, r4
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	701a      	strb	r2, [r3, #0]
  }
  
  return ret;
 8008aea:	2317      	movs	r3, #23
 8008aec:	18fb      	adds	r3, r7, r3
 8008aee:	781b      	ldrb	r3, [r3, #0]
}
 8008af0:	0018      	movs	r0, r3
 8008af2:	46bd      	mov	sp, r7
 8008af4:	b007      	add	sp, #28
 8008af6:	bd90      	pop	{r4, r7, pc}
 8008af8:	20001c4c 	.word	0x20001c4c

08008afc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b082      	sub	sp, #8
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
 8008b04:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008b06:	6839      	ldr	r1, [r7, #0]
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	0018      	movs	r0, r3
 8008b0e:	f7ff ffa1 	bl	8008a54 <FATFS_LinkDriverEx>
 8008b12:	0003      	movs	r3, r0
}
 8008b14:	0018      	movs	r0, r3
 8008b16:	46bd      	mov	sp, r7
 8008b18:	b002      	add	sp, #8
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <siprintf>:
 8008b1c:	b40e      	push	{r1, r2, r3}
 8008b1e:	b510      	push	{r4, lr}
 8008b20:	2400      	movs	r4, #0
 8008b22:	490c      	ldr	r1, [pc, #48]	@ (8008b54 <siprintf+0x38>)
 8008b24:	b09d      	sub	sp, #116	@ 0x74
 8008b26:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008b28:	9002      	str	r0, [sp, #8]
 8008b2a:	9006      	str	r0, [sp, #24]
 8008b2c:	9107      	str	r1, [sp, #28]
 8008b2e:	9104      	str	r1, [sp, #16]
 8008b30:	4809      	ldr	r0, [pc, #36]	@ (8008b58 <siprintf+0x3c>)
 8008b32:	490a      	ldr	r1, [pc, #40]	@ (8008b5c <siprintf+0x40>)
 8008b34:	cb04      	ldmia	r3!, {r2}
 8008b36:	9105      	str	r1, [sp, #20]
 8008b38:	6800      	ldr	r0, [r0, #0]
 8008b3a:	a902      	add	r1, sp, #8
 8008b3c:	9301      	str	r3, [sp, #4]
 8008b3e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008b40:	f000 f9a8 	bl	8008e94 <_svfiprintf_r>
 8008b44:	9b02      	ldr	r3, [sp, #8]
 8008b46:	701c      	strb	r4, [r3, #0]
 8008b48:	b01d      	add	sp, #116	@ 0x74
 8008b4a:	bc10      	pop	{r4}
 8008b4c:	bc08      	pop	{r3}
 8008b4e:	b003      	add	sp, #12
 8008b50:	4718      	bx	r3
 8008b52:	46c0      	nop			@ (mov r8, r8)
 8008b54:	7fffffff 	.word	0x7fffffff
 8008b58:	20000024 	.word	0x20000024
 8008b5c:	ffff0208 	.word	0xffff0208

08008b60 <memset>:
 8008b60:	0003      	movs	r3, r0
 8008b62:	1882      	adds	r2, r0, r2
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d100      	bne.n	8008b6a <memset+0xa>
 8008b68:	4770      	bx	lr
 8008b6a:	7019      	strb	r1, [r3, #0]
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	e7f9      	b.n	8008b64 <memset+0x4>

08008b70 <__errno>:
 8008b70:	4b01      	ldr	r3, [pc, #4]	@ (8008b78 <__errno+0x8>)
 8008b72:	6818      	ldr	r0, [r3, #0]
 8008b74:	4770      	bx	lr
 8008b76:	46c0      	nop			@ (mov r8, r8)
 8008b78:	20000024 	.word	0x20000024

08008b7c <__libc_init_array>:
 8008b7c:	b570      	push	{r4, r5, r6, lr}
 8008b7e:	2600      	movs	r6, #0
 8008b80:	4c0c      	ldr	r4, [pc, #48]	@ (8008bb4 <__libc_init_array+0x38>)
 8008b82:	4d0d      	ldr	r5, [pc, #52]	@ (8008bb8 <__libc_init_array+0x3c>)
 8008b84:	1b64      	subs	r4, r4, r5
 8008b86:	10a4      	asrs	r4, r4, #2
 8008b88:	42a6      	cmp	r6, r4
 8008b8a:	d109      	bne.n	8008ba0 <__libc_init_array+0x24>
 8008b8c:	2600      	movs	r6, #0
 8008b8e:	f000 fc63 	bl	8009458 <_init>
 8008b92:	4c0a      	ldr	r4, [pc, #40]	@ (8008bbc <__libc_init_array+0x40>)
 8008b94:	4d0a      	ldr	r5, [pc, #40]	@ (8008bc0 <__libc_init_array+0x44>)
 8008b96:	1b64      	subs	r4, r4, r5
 8008b98:	10a4      	asrs	r4, r4, #2
 8008b9a:	42a6      	cmp	r6, r4
 8008b9c:	d105      	bne.n	8008baa <__libc_init_array+0x2e>
 8008b9e:	bd70      	pop	{r4, r5, r6, pc}
 8008ba0:	00b3      	lsls	r3, r6, #2
 8008ba2:	58eb      	ldr	r3, [r5, r3]
 8008ba4:	4798      	blx	r3
 8008ba6:	3601      	adds	r6, #1
 8008ba8:	e7ee      	b.n	8008b88 <__libc_init_array+0xc>
 8008baa:	00b3      	lsls	r3, r6, #2
 8008bac:	58eb      	ldr	r3, [r5, r3]
 8008bae:	4798      	blx	r3
 8008bb0:	3601      	adds	r6, #1
 8008bb2:	e7f2      	b.n	8008b9a <__libc_init_array+0x1e>
 8008bb4:	080095e4 	.word	0x080095e4
 8008bb8:	080095e4 	.word	0x080095e4
 8008bbc:	080095e8 	.word	0x080095e8
 8008bc0:	080095e4 	.word	0x080095e4

08008bc4 <__retarget_lock_acquire_recursive>:
 8008bc4:	4770      	bx	lr

08008bc6 <__retarget_lock_release_recursive>:
 8008bc6:	4770      	bx	lr

08008bc8 <memcpy>:
 8008bc8:	2300      	movs	r3, #0
 8008bca:	b510      	push	{r4, lr}
 8008bcc:	429a      	cmp	r2, r3
 8008bce:	d100      	bne.n	8008bd2 <memcpy+0xa>
 8008bd0:	bd10      	pop	{r4, pc}
 8008bd2:	5ccc      	ldrb	r4, [r1, r3]
 8008bd4:	54c4      	strb	r4, [r0, r3]
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	e7f8      	b.n	8008bcc <memcpy+0x4>
	...

08008bdc <_free_r>:
 8008bdc:	b570      	push	{r4, r5, r6, lr}
 8008bde:	0005      	movs	r5, r0
 8008be0:	1e0c      	subs	r4, r1, #0
 8008be2:	d010      	beq.n	8008c06 <_free_r+0x2a>
 8008be4:	3c04      	subs	r4, #4
 8008be6:	6823      	ldr	r3, [r4, #0]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	da00      	bge.n	8008bee <_free_r+0x12>
 8008bec:	18e4      	adds	r4, r4, r3
 8008bee:	0028      	movs	r0, r5
 8008bf0:	f000 f8e0 	bl	8008db4 <__malloc_lock>
 8008bf4:	4a1d      	ldr	r2, [pc, #116]	@ (8008c6c <_free_r+0x90>)
 8008bf6:	6813      	ldr	r3, [r2, #0]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d105      	bne.n	8008c08 <_free_r+0x2c>
 8008bfc:	6063      	str	r3, [r4, #4]
 8008bfe:	6014      	str	r4, [r2, #0]
 8008c00:	0028      	movs	r0, r5
 8008c02:	f000 f8df 	bl	8008dc4 <__malloc_unlock>
 8008c06:	bd70      	pop	{r4, r5, r6, pc}
 8008c08:	42a3      	cmp	r3, r4
 8008c0a:	d908      	bls.n	8008c1e <_free_r+0x42>
 8008c0c:	6820      	ldr	r0, [r4, #0]
 8008c0e:	1821      	adds	r1, r4, r0
 8008c10:	428b      	cmp	r3, r1
 8008c12:	d1f3      	bne.n	8008bfc <_free_r+0x20>
 8008c14:	6819      	ldr	r1, [r3, #0]
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	1809      	adds	r1, r1, r0
 8008c1a:	6021      	str	r1, [r4, #0]
 8008c1c:	e7ee      	b.n	8008bfc <_free_r+0x20>
 8008c1e:	001a      	movs	r2, r3
 8008c20:	685b      	ldr	r3, [r3, #4]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d001      	beq.n	8008c2a <_free_r+0x4e>
 8008c26:	42a3      	cmp	r3, r4
 8008c28:	d9f9      	bls.n	8008c1e <_free_r+0x42>
 8008c2a:	6811      	ldr	r1, [r2, #0]
 8008c2c:	1850      	adds	r0, r2, r1
 8008c2e:	42a0      	cmp	r0, r4
 8008c30:	d10b      	bne.n	8008c4a <_free_r+0x6e>
 8008c32:	6820      	ldr	r0, [r4, #0]
 8008c34:	1809      	adds	r1, r1, r0
 8008c36:	1850      	adds	r0, r2, r1
 8008c38:	6011      	str	r1, [r2, #0]
 8008c3a:	4283      	cmp	r3, r0
 8008c3c:	d1e0      	bne.n	8008c00 <_free_r+0x24>
 8008c3e:	6818      	ldr	r0, [r3, #0]
 8008c40:	685b      	ldr	r3, [r3, #4]
 8008c42:	1841      	adds	r1, r0, r1
 8008c44:	6011      	str	r1, [r2, #0]
 8008c46:	6053      	str	r3, [r2, #4]
 8008c48:	e7da      	b.n	8008c00 <_free_r+0x24>
 8008c4a:	42a0      	cmp	r0, r4
 8008c4c:	d902      	bls.n	8008c54 <_free_r+0x78>
 8008c4e:	230c      	movs	r3, #12
 8008c50:	602b      	str	r3, [r5, #0]
 8008c52:	e7d5      	b.n	8008c00 <_free_r+0x24>
 8008c54:	6820      	ldr	r0, [r4, #0]
 8008c56:	1821      	adds	r1, r4, r0
 8008c58:	428b      	cmp	r3, r1
 8008c5a:	d103      	bne.n	8008c64 <_free_r+0x88>
 8008c5c:	6819      	ldr	r1, [r3, #0]
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	1809      	adds	r1, r1, r0
 8008c62:	6021      	str	r1, [r4, #0]
 8008c64:	6063      	str	r3, [r4, #4]
 8008c66:	6054      	str	r4, [r2, #4]
 8008c68:	e7ca      	b.n	8008c00 <_free_r+0x24>
 8008c6a:	46c0      	nop			@ (mov r8, r8)
 8008c6c:	20001d9c 	.word	0x20001d9c

08008c70 <sbrk_aligned>:
 8008c70:	b570      	push	{r4, r5, r6, lr}
 8008c72:	4e0f      	ldr	r6, [pc, #60]	@ (8008cb0 <sbrk_aligned+0x40>)
 8008c74:	000d      	movs	r5, r1
 8008c76:	6831      	ldr	r1, [r6, #0]
 8008c78:	0004      	movs	r4, r0
 8008c7a:	2900      	cmp	r1, #0
 8008c7c:	d102      	bne.n	8008c84 <sbrk_aligned+0x14>
 8008c7e:	f000 fb95 	bl	80093ac <_sbrk_r>
 8008c82:	6030      	str	r0, [r6, #0]
 8008c84:	0029      	movs	r1, r5
 8008c86:	0020      	movs	r0, r4
 8008c88:	f000 fb90 	bl	80093ac <_sbrk_r>
 8008c8c:	1c43      	adds	r3, r0, #1
 8008c8e:	d103      	bne.n	8008c98 <sbrk_aligned+0x28>
 8008c90:	2501      	movs	r5, #1
 8008c92:	426d      	negs	r5, r5
 8008c94:	0028      	movs	r0, r5
 8008c96:	bd70      	pop	{r4, r5, r6, pc}
 8008c98:	2303      	movs	r3, #3
 8008c9a:	1cc5      	adds	r5, r0, #3
 8008c9c:	439d      	bics	r5, r3
 8008c9e:	42a8      	cmp	r0, r5
 8008ca0:	d0f8      	beq.n	8008c94 <sbrk_aligned+0x24>
 8008ca2:	1a29      	subs	r1, r5, r0
 8008ca4:	0020      	movs	r0, r4
 8008ca6:	f000 fb81 	bl	80093ac <_sbrk_r>
 8008caa:	3001      	adds	r0, #1
 8008cac:	d1f2      	bne.n	8008c94 <sbrk_aligned+0x24>
 8008cae:	e7ef      	b.n	8008c90 <sbrk_aligned+0x20>
 8008cb0:	20001d98 	.word	0x20001d98

08008cb4 <_malloc_r>:
 8008cb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008cb6:	2203      	movs	r2, #3
 8008cb8:	1ccb      	adds	r3, r1, #3
 8008cba:	4393      	bics	r3, r2
 8008cbc:	3308      	adds	r3, #8
 8008cbe:	0005      	movs	r5, r0
 8008cc0:	001f      	movs	r7, r3
 8008cc2:	2b0c      	cmp	r3, #12
 8008cc4:	d234      	bcs.n	8008d30 <_malloc_r+0x7c>
 8008cc6:	270c      	movs	r7, #12
 8008cc8:	42b9      	cmp	r1, r7
 8008cca:	d833      	bhi.n	8008d34 <_malloc_r+0x80>
 8008ccc:	0028      	movs	r0, r5
 8008cce:	f000 f871 	bl	8008db4 <__malloc_lock>
 8008cd2:	4e37      	ldr	r6, [pc, #220]	@ (8008db0 <_malloc_r+0xfc>)
 8008cd4:	6833      	ldr	r3, [r6, #0]
 8008cd6:	001c      	movs	r4, r3
 8008cd8:	2c00      	cmp	r4, #0
 8008cda:	d12f      	bne.n	8008d3c <_malloc_r+0x88>
 8008cdc:	0039      	movs	r1, r7
 8008cde:	0028      	movs	r0, r5
 8008ce0:	f7ff ffc6 	bl	8008c70 <sbrk_aligned>
 8008ce4:	0004      	movs	r4, r0
 8008ce6:	1c43      	adds	r3, r0, #1
 8008ce8:	d15f      	bne.n	8008daa <_malloc_r+0xf6>
 8008cea:	6834      	ldr	r4, [r6, #0]
 8008cec:	9400      	str	r4, [sp, #0]
 8008cee:	9b00      	ldr	r3, [sp, #0]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d14a      	bne.n	8008d8a <_malloc_r+0xd6>
 8008cf4:	2c00      	cmp	r4, #0
 8008cf6:	d052      	beq.n	8008d9e <_malloc_r+0xea>
 8008cf8:	6823      	ldr	r3, [r4, #0]
 8008cfa:	0028      	movs	r0, r5
 8008cfc:	18e3      	adds	r3, r4, r3
 8008cfe:	9900      	ldr	r1, [sp, #0]
 8008d00:	9301      	str	r3, [sp, #4]
 8008d02:	f000 fb53 	bl	80093ac <_sbrk_r>
 8008d06:	9b01      	ldr	r3, [sp, #4]
 8008d08:	4283      	cmp	r3, r0
 8008d0a:	d148      	bne.n	8008d9e <_malloc_r+0xea>
 8008d0c:	6823      	ldr	r3, [r4, #0]
 8008d0e:	0028      	movs	r0, r5
 8008d10:	1aff      	subs	r7, r7, r3
 8008d12:	0039      	movs	r1, r7
 8008d14:	f7ff ffac 	bl	8008c70 <sbrk_aligned>
 8008d18:	3001      	adds	r0, #1
 8008d1a:	d040      	beq.n	8008d9e <_malloc_r+0xea>
 8008d1c:	6823      	ldr	r3, [r4, #0]
 8008d1e:	19db      	adds	r3, r3, r7
 8008d20:	6023      	str	r3, [r4, #0]
 8008d22:	6833      	ldr	r3, [r6, #0]
 8008d24:	685a      	ldr	r2, [r3, #4]
 8008d26:	2a00      	cmp	r2, #0
 8008d28:	d133      	bne.n	8008d92 <_malloc_r+0xde>
 8008d2a:	9b00      	ldr	r3, [sp, #0]
 8008d2c:	6033      	str	r3, [r6, #0]
 8008d2e:	e019      	b.n	8008d64 <_malloc_r+0xb0>
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	dac9      	bge.n	8008cc8 <_malloc_r+0x14>
 8008d34:	230c      	movs	r3, #12
 8008d36:	602b      	str	r3, [r5, #0]
 8008d38:	2000      	movs	r0, #0
 8008d3a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008d3c:	6821      	ldr	r1, [r4, #0]
 8008d3e:	1bc9      	subs	r1, r1, r7
 8008d40:	d420      	bmi.n	8008d84 <_malloc_r+0xd0>
 8008d42:	290b      	cmp	r1, #11
 8008d44:	d90a      	bls.n	8008d5c <_malloc_r+0xa8>
 8008d46:	19e2      	adds	r2, r4, r7
 8008d48:	6027      	str	r7, [r4, #0]
 8008d4a:	42a3      	cmp	r3, r4
 8008d4c:	d104      	bne.n	8008d58 <_malloc_r+0xa4>
 8008d4e:	6032      	str	r2, [r6, #0]
 8008d50:	6863      	ldr	r3, [r4, #4]
 8008d52:	6011      	str	r1, [r2, #0]
 8008d54:	6053      	str	r3, [r2, #4]
 8008d56:	e005      	b.n	8008d64 <_malloc_r+0xb0>
 8008d58:	605a      	str	r2, [r3, #4]
 8008d5a:	e7f9      	b.n	8008d50 <_malloc_r+0x9c>
 8008d5c:	6862      	ldr	r2, [r4, #4]
 8008d5e:	42a3      	cmp	r3, r4
 8008d60:	d10e      	bne.n	8008d80 <_malloc_r+0xcc>
 8008d62:	6032      	str	r2, [r6, #0]
 8008d64:	0028      	movs	r0, r5
 8008d66:	f000 f82d 	bl	8008dc4 <__malloc_unlock>
 8008d6a:	0020      	movs	r0, r4
 8008d6c:	2207      	movs	r2, #7
 8008d6e:	300b      	adds	r0, #11
 8008d70:	1d23      	adds	r3, r4, #4
 8008d72:	4390      	bics	r0, r2
 8008d74:	1ac2      	subs	r2, r0, r3
 8008d76:	4298      	cmp	r0, r3
 8008d78:	d0df      	beq.n	8008d3a <_malloc_r+0x86>
 8008d7a:	1a1b      	subs	r3, r3, r0
 8008d7c:	50a3      	str	r3, [r4, r2]
 8008d7e:	e7dc      	b.n	8008d3a <_malloc_r+0x86>
 8008d80:	605a      	str	r2, [r3, #4]
 8008d82:	e7ef      	b.n	8008d64 <_malloc_r+0xb0>
 8008d84:	0023      	movs	r3, r4
 8008d86:	6864      	ldr	r4, [r4, #4]
 8008d88:	e7a6      	b.n	8008cd8 <_malloc_r+0x24>
 8008d8a:	9c00      	ldr	r4, [sp, #0]
 8008d8c:	6863      	ldr	r3, [r4, #4]
 8008d8e:	9300      	str	r3, [sp, #0]
 8008d90:	e7ad      	b.n	8008cee <_malloc_r+0x3a>
 8008d92:	001a      	movs	r2, r3
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	42a3      	cmp	r3, r4
 8008d98:	d1fb      	bne.n	8008d92 <_malloc_r+0xde>
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	e7da      	b.n	8008d54 <_malloc_r+0xa0>
 8008d9e:	230c      	movs	r3, #12
 8008da0:	0028      	movs	r0, r5
 8008da2:	602b      	str	r3, [r5, #0]
 8008da4:	f000 f80e 	bl	8008dc4 <__malloc_unlock>
 8008da8:	e7c6      	b.n	8008d38 <_malloc_r+0x84>
 8008daa:	6007      	str	r7, [r0, #0]
 8008dac:	e7da      	b.n	8008d64 <_malloc_r+0xb0>
 8008dae:	46c0      	nop			@ (mov r8, r8)
 8008db0:	20001d9c 	.word	0x20001d9c

08008db4 <__malloc_lock>:
 8008db4:	b510      	push	{r4, lr}
 8008db6:	4802      	ldr	r0, [pc, #8]	@ (8008dc0 <__malloc_lock+0xc>)
 8008db8:	f7ff ff04 	bl	8008bc4 <__retarget_lock_acquire_recursive>
 8008dbc:	bd10      	pop	{r4, pc}
 8008dbe:	46c0      	nop			@ (mov r8, r8)
 8008dc0:	20001d94 	.word	0x20001d94

08008dc4 <__malloc_unlock>:
 8008dc4:	b510      	push	{r4, lr}
 8008dc6:	4802      	ldr	r0, [pc, #8]	@ (8008dd0 <__malloc_unlock+0xc>)
 8008dc8:	f7ff fefd 	bl	8008bc6 <__retarget_lock_release_recursive>
 8008dcc:	bd10      	pop	{r4, pc}
 8008dce:	46c0      	nop			@ (mov r8, r8)
 8008dd0:	20001d94 	.word	0x20001d94

08008dd4 <__ssputs_r>:
 8008dd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008dd6:	688e      	ldr	r6, [r1, #8]
 8008dd8:	b085      	sub	sp, #20
 8008dda:	001f      	movs	r7, r3
 8008ddc:	000c      	movs	r4, r1
 8008dde:	680b      	ldr	r3, [r1, #0]
 8008de0:	9002      	str	r0, [sp, #8]
 8008de2:	9203      	str	r2, [sp, #12]
 8008de4:	42be      	cmp	r6, r7
 8008de6:	d830      	bhi.n	8008e4a <__ssputs_r+0x76>
 8008de8:	210c      	movs	r1, #12
 8008dea:	5e62      	ldrsh	r2, [r4, r1]
 8008dec:	2190      	movs	r1, #144	@ 0x90
 8008dee:	00c9      	lsls	r1, r1, #3
 8008df0:	420a      	tst	r2, r1
 8008df2:	d028      	beq.n	8008e46 <__ssputs_r+0x72>
 8008df4:	2003      	movs	r0, #3
 8008df6:	6921      	ldr	r1, [r4, #16]
 8008df8:	1a5b      	subs	r3, r3, r1
 8008dfa:	9301      	str	r3, [sp, #4]
 8008dfc:	6963      	ldr	r3, [r4, #20]
 8008dfe:	4343      	muls	r3, r0
 8008e00:	9801      	ldr	r0, [sp, #4]
 8008e02:	0fdd      	lsrs	r5, r3, #31
 8008e04:	18ed      	adds	r5, r5, r3
 8008e06:	1c7b      	adds	r3, r7, #1
 8008e08:	181b      	adds	r3, r3, r0
 8008e0a:	106d      	asrs	r5, r5, #1
 8008e0c:	42ab      	cmp	r3, r5
 8008e0e:	d900      	bls.n	8008e12 <__ssputs_r+0x3e>
 8008e10:	001d      	movs	r5, r3
 8008e12:	0552      	lsls	r2, r2, #21
 8008e14:	d528      	bpl.n	8008e68 <__ssputs_r+0x94>
 8008e16:	0029      	movs	r1, r5
 8008e18:	9802      	ldr	r0, [sp, #8]
 8008e1a:	f7ff ff4b 	bl	8008cb4 <_malloc_r>
 8008e1e:	1e06      	subs	r6, r0, #0
 8008e20:	d02c      	beq.n	8008e7c <__ssputs_r+0xa8>
 8008e22:	9a01      	ldr	r2, [sp, #4]
 8008e24:	6921      	ldr	r1, [r4, #16]
 8008e26:	f7ff fecf 	bl	8008bc8 <memcpy>
 8008e2a:	89a2      	ldrh	r2, [r4, #12]
 8008e2c:	4b18      	ldr	r3, [pc, #96]	@ (8008e90 <__ssputs_r+0xbc>)
 8008e2e:	401a      	ands	r2, r3
 8008e30:	2380      	movs	r3, #128	@ 0x80
 8008e32:	4313      	orrs	r3, r2
 8008e34:	81a3      	strh	r3, [r4, #12]
 8008e36:	9b01      	ldr	r3, [sp, #4]
 8008e38:	6126      	str	r6, [r4, #16]
 8008e3a:	18f6      	adds	r6, r6, r3
 8008e3c:	6026      	str	r6, [r4, #0]
 8008e3e:	003e      	movs	r6, r7
 8008e40:	6165      	str	r5, [r4, #20]
 8008e42:	1aed      	subs	r5, r5, r3
 8008e44:	60a5      	str	r5, [r4, #8]
 8008e46:	42be      	cmp	r6, r7
 8008e48:	d900      	bls.n	8008e4c <__ssputs_r+0x78>
 8008e4a:	003e      	movs	r6, r7
 8008e4c:	0032      	movs	r2, r6
 8008e4e:	9903      	ldr	r1, [sp, #12]
 8008e50:	6820      	ldr	r0, [r4, #0]
 8008e52:	f000 fa99 	bl	8009388 <memmove>
 8008e56:	2000      	movs	r0, #0
 8008e58:	68a3      	ldr	r3, [r4, #8]
 8008e5a:	1b9b      	subs	r3, r3, r6
 8008e5c:	60a3      	str	r3, [r4, #8]
 8008e5e:	6823      	ldr	r3, [r4, #0]
 8008e60:	199b      	adds	r3, r3, r6
 8008e62:	6023      	str	r3, [r4, #0]
 8008e64:	b005      	add	sp, #20
 8008e66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e68:	002a      	movs	r2, r5
 8008e6a:	9802      	ldr	r0, [sp, #8]
 8008e6c:	f000 fabb 	bl	80093e6 <_realloc_r>
 8008e70:	1e06      	subs	r6, r0, #0
 8008e72:	d1e0      	bne.n	8008e36 <__ssputs_r+0x62>
 8008e74:	6921      	ldr	r1, [r4, #16]
 8008e76:	9802      	ldr	r0, [sp, #8]
 8008e78:	f7ff feb0 	bl	8008bdc <_free_r>
 8008e7c:	230c      	movs	r3, #12
 8008e7e:	2001      	movs	r0, #1
 8008e80:	9a02      	ldr	r2, [sp, #8]
 8008e82:	4240      	negs	r0, r0
 8008e84:	6013      	str	r3, [r2, #0]
 8008e86:	89a2      	ldrh	r2, [r4, #12]
 8008e88:	3334      	adds	r3, #52	@ 0x34
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	81a3      	strh	r3, [r4, #12]
 8008e8e:	e7e9      	b.n	8008e64 <__ssputs_r+0x90>
 8008e90:	fffffb7f 	.word	0xfffffb7f

08008e94 <_svfiprintf_r>:
 8008e94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e96:	b0a1      	sub	sp, #132	@ 0x84
 8008e98:	9003      	str	r0, [sp, #12]
 8008e9a:	001d      	movs	r5, r3
 8008e9c:	898b      	ldrh	r3, [r1, #12]
 8008e9e:	000f      	movs	r7, r1
 8008ea0:	0016      	movs	r6, r2
 8008ea2:	061b      	lsls	r3, r3, #24
 8008ea4:	d511      	bpl.n	8008eca <_svfiprintf_r+0x36>
 8008ea6:	690b      	ldr	r3, [r1, #16]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d10e      	bne.n	8008eca <_svfiprintf_r+0x36>
 8008eac:	2140      	movs	r1, #64	@ 0x40
 8008eae:	f7ff ff01 	bl	8008cb4 <_malloc_r>
 8008eb2:	6038      	str	r0, [r7, #0]
 8008eb4:	6138      	str	r0, [r7, #16]
 8008eb6:	2800      	cmp	r0, #0
 8008eb8:	d105      	bne.n	8008ec6 <_svfiprintf_r+0x32>
 8008eba:	230c      	movs	r3, #12
 8008ebc:	9a03      	ldr	r2, [sp, #12]
 8008ebe:	6013      	str	r3, [r2, #0]
 8008ec0:	2001      	movs	r0, #1
 8008ec2:	4240      	negs	r0, r0
 8008ec4:	e0cf      	b.n	8009066 <_svfiprintf_r+0x1d2>
 8008ec6:	2340      	movs	r3, #64	@ 0x40
 8008ec8:	617b      	str	r3, [r7, #20]
 8008eca:	2300      	movs	r3, #0
 8008ecc:	ac08      	add	r4, sp, #32
 8008ece:	6163      	str	r3, [r4, #20]
 8008ed0:	3320      	adds	r3, #32
 8008ed2:	7663      	strb	r3, [r4, #25]
 8008ed4:	3310      	adds	r3, #16
 8008ed6:	76a3      	strb	r3, [r4, #26]
 8008ed8:	9507      	str	r5, [sp, #28]
 8008eda:	0035      	movs	r5, r6
 8008edc:	782b      	ldrb	r3, [r5, #0]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d001      	beq.n	8008ee6 <_svfiprintf_r+0x52>
 8008ee2:	2b25      	cmp	r3, #37	@ 0x25
 8008ee4:	d148      	bne.n	8008f78 <_svfiprintf_r+0xe4>
 8008ee6:	1bab      	subs	r3, r5, r6
 8008ee8:	9305      	str	r3, [sp, #20]
 8008eea:	42b5      	cmp	r5, r6
 8008eec:	d00b      	beq.n	8008f06 <_svfiprintf_r+0x72>
 8008eee:	0032      	movs	r2, r6
 8008ef0:	0039      	movs	r1, r7
 8008ef2:	9803      	ldr	r0, [sp, #12]
 8008ef4:	f7ff ff6e 	bl	8008dd4 <__ssputs_r>
 8008ef8:	3001      	adds	r0, #1
 8008efa:	d100      	bne.n	8008efe <_svfiprintf_r+0x6a>
 8008efc:	e0ae      	b.n	800905c <_svfiprintf_r+0x1c8>
 8008efe:	6963      	ldr	r3, [r4, #20]
 8008f00:	9a05      	ldr	r2, [sp, #20]
 8008f02:	189b      	adds	r3, r3, r2
 8008f04:	6163      	str	r3, [r4, #20]
 8008f06:	782b      	ldrb	r3, [r5, #0]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d100      	bne.n	8008f0e <_svfiprintf_r+0x7a>
 8008f0c:	e0a6      	b.n	800905c <_svfiprintf_r+0x1c8>
 8008f0e:	2201      	movs	r2, #1
 8008f10:	2300      	movs	r3, #0
 8008f12:	4252      	negs	r2, r2
 8008f14:	6062      	str	r2, [r4, #4]
 8008f16:	a904      	add	r1, sp, #16
 8008f18:	3254      	adds	r2, #84	@ 0x54
 8008f1a:	1852      	adds	r2, r2, r1
 8008f1c:	1c6e      	adds	r6, r5, #1
 8008f1e:	6023      	str	r3, [r4, #0]
 8008f20:	60e3      	str	r3, [r4, #12]
 8008f22:	60a3      	str	r3, [r4, #8]
 8008f24:	7013      	strb	r3, [r2, #0]
 8008f26:	65a3      	str	r3, [r4, #88]	@ 0x58
 8008f28:	4b54      	ldr	r3, [pc, #336]	@ (800907c <_svfiprintf_r+0x1e8>)
 8008f2a:	2205      	movs	r2, #5
 8008f2c:	0018      	movs	r0, r3
 8008f2e:	7831      	ldrb	r1, [r6, #0]
 8008f30:	9305      	str	r3, [sp, #20]
 8008f32:	f000 fa4d 	bl	80093d0 <memchr>
 8008f36:	1c75      	adds	r5, r6, #1
 8008f38:	2800      	cmp	r0, #0
 8008f3a:	d11f      	bne.n	8008f7c <_svfiprintf_r+0xe8>
 8008f3c:	6822      	ldr	r2, [r4, #0]
 8008f3e:	06d3      	lsls	r3, r2, #27
 8008f40:	d504      	bpl.n	8008f4c <_svfiprintf_r+0xb8>
 8008f42:	2353      	movs	r3, #83	@ 0x53
 8008f44:	a904      	add	r1, sp, #16
 8008f46:	185b      	adds	r3, r3, r1
 8008f48:	2120      	movs	r1, #32
 8008f4a:	7019      	strb	r1, [r3, #0]
 8008f4c:	0713      	lsls	r3, r2, #28
 8008f4e:	d504      	bpl.n	8008f5a <_svfiprintf_r+0xc6>
 8008f50:	2353      	movs	r3, #83	@ 0x53
 8008f52:	a904      	add	r1, sp, #16
 8008f54:	185b      	adds	r3, r3, r1
 8008f56:	212b      	movs	r1, #43	@ 0x2b
 8008f58:	7019      	strb	r1, [r3, #0]
 8008f5a:	7833      	ldrb	r3, [r6, #0]
 8008f5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f5e:	d016      	beq.n	8008f8e <_svfiprintf_r+0xfa>
 8008f60:	0035      	movs	r5, r6
 8008f62:	2100      	movs	r1, #0
 8008f64:	200a      	movs	r0, #10
 8008f66:	68e3      	ldr	r3, [r4, #12]
 8008f68:	782a      	ldrb	r2, [r5, #0]
 8008f6a:	1c6e      	adds	r6, r5, #1
 8008f6c:	3a30      	subs	r2, #48	@ 0x30
 8008f6e:	2a09      	cmp	r2, #9
 8008f70:	d950      	bls.n	8009014 <_svfiprintf_r+0x180>
 8008f72:	2900      	cmp	r1, #0
 8008f74:	d111      	bne.n	8008f9a <_svfiprintf_r+0x106>
 8008f76:	e017      	b.n	8008fa8 <_svfiprintf_r+0x114>
 8008f78:	3501      	adds	r5, #1
 8008f7a:	e7af      	b.n	8008edc <_svfiprintf_r+0x48>
 8008f7c:	9b05      	ldr	r3, [sp, #20]
 8008f7e:	6822      	ldr	r2, [r4, #0]
 8008f80:	1ac0      	subs	r0, r0, r3
 8008f82:	2301      	movs	r3, #1
 8008f84:	4083      	lsls	r3, r0
 8008f86:	4313      	orrs	r3, r2
 8008f88:	002e      	movs	r6, r5
 8008f8a:	6023      	str	r3, [r4, #0]
 8008f8c:	e7cc      	b.n	8008f28 <_svfiprintf_r+0x94>
 8008f8e:	9b07      	ldr	r3, [sp, #28]
 8008f90:	1d19      	adds	r1, r3, #4
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	9107      	str	r1, [sp, #28]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	db01      	blt.n	8008f9e <_svfiprintf_r+0x10a>
 8008f9a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f9c:	e004      	b.n	8008fa8 <_svfiprintf_r+0x114>
 8008f9e:	425b      	negs	r3, r3
 8008fa0:	60e3      	str	r3, [r4, #12]
 8008fa2:	2302      	movs	r3, #2
 8008fa4:	4313      	orrs	r3, r2
 8008fa6:	6023      	str	r3, [r4, #0]
 8008fa8:	782b      	ldrb	r3, [r5, #0]
 8008faa:	2b2e      	cmp	r3, #46	@ 0x2e
 8008fac:	d10c      	bne.n	8008fc8 <_svfiprintf_r+0x134>
 8008fae:	786b      	ldrb	r3, [r5, #1]
 8008fb0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fb2:	d134      	bne.n	800901e <_svfiprintf_r+0x18a>
 8008fb4:	9b07      	ldr	r3, [sp, #28]
 8008fb6:	3502      	adds	r5, #2
 8008fb8:	1d1a      	adds	r2, r3, #4
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	9207      	str	r2, [sp, #28]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	da01      	bge.n	8008fc6 <_svfiprintf_r+0x132>
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	425b      	negs	r3, r3
 8008fc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fc8:	4e2d      	ldr	r6, [pc, #180]	@ (8009080 <_svfiprintf_r+0x1ec>)
 8008fca:	2203      	movs	r2, #3
 8008fcc:	0030      	movs	r0, r6
 8008fce:	7829      	ldrb	r1, [r5, #0]
 8008fd0:	f000 f9fe 	bl	80093d0 <memchr>
 8008fd4:	2800      	cmp	r0, #0
 8008fd6:	d006      	beq.n	8008fe6 <_svfiprintf_r+0x152>
 8008fd8:	2340      	movs	r3, #64	@ 0x40
 8008fda:	1b80      	subs	r0, r0, r6
 8008fdc:	4083      	lsls	r3, r0
 8008fde:	6822      	ldr	r2, [r4, #0]
 8008fe0:	3501      	adds	r5, #1
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	6023      	str	r3, [r4, #0]
 8008fe6:	7829      	ldrb	r1, [r5, #0]
 8008fe8:	2206      	movs	r2, #6
 8008fea:	4826      	ldr	r0, [pc, #152]	@ (8009084 <_svfiprintf_r+0x1f0>)
 8008fec:	1c6e      	adds	r6, r5, #1
 8008fee:	7621      	strb	r1, [r4, #24]
 8008ff0:	f000 f9ee 	bl	80093d0 <memchr>
 8008ff4:	2800      	cmp	r0, #0
 8008ff6:	d038      	beq.n	800906a <_svfiprintf_r+0x1d6>
 8008ff8:	4b23      	ldr	r3, [pc, #140]	@ (8009088 <_svfiprintf_r+0x1f4>)
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d122      	bne.n	8009044 <_svfiprintf_r+0x1b0>
 8008ffe:	2207      	movs	r2, #7
 8009000:	9b07      	ldr	r3, [sp, #28]
 8009002:	3307      	adds	r3, #7
 8009004:	4393      	bics	r3, r2
 8009006:	3308      	adds	r3, #8
 8009008:	9307      	str	r3, [sp, #28]
 800900a:	6963      	ldr	r3, [r4, #20]
 800900c:	9a04      	ldr	r2, [sp, #16]
 800900e:	189b      	adds	r3, r3, r2
 8009010:	6163      	str	r3, [r4, #20]
 8009012:	e762      	b.n	8008eda <_svfiprintf_r+0x46>
 8009014:	4343      	muls	r3, r0
 8009016:	0035      	movs	r5, r6
 8009018:	2101      	movs	r1, #1
 800901a:	189b      	adds	r3, r3, r2
 800901c:	e7a4      	b.n	8008f68 <_svfiprintf_r+0xd4>
 800901e:	2300      	movs	r3, #0
 8009020:	200a      	movs	r0, #10
 8009022:	0019      	movs	r1, r3
 8009024:	3501      	adds	r5, #1
 8009026:	6063      	str	r3, [r4, #4]
 8009028:	782a      	ldrb	r2, [r5, #0]
 800902a:	1c6e      	adds	r6, r5, #1
 800902c:	3a30      	subs	r2, #48	@ 0x30
 800902e:	2a09      	cmp	r2, #9
 8009030:	d903      	bls.n	800903a <_svfiprintf_r+0x1a6>
 8009032:	2b00      	cmp	r3, #0
 8009034:	d0c8      	beq.n	8008fc8 <_svfiprintf_r+0x134>
 8009036:	9109      	str	r1, [sp, #36]	@ 0x24
 8009038:	e7c6      	b.n	8008fc8 <_svfiprintf_r+0x134>
 800903a:	4341      	muls	r1, r0
 800903c:	0035      	movs	r5, r6
 800903e:	2301      	movs	r3, #1
 8009040:	1889      	adds	r1, r1, r2
 8009042:	e7f1      	b.n	8009028 <_svfiprintf_r+0x194>
 8009044:	aa07      	add	r2, sp, #28
 8009046:	9200      	str	r2, [sp, #0]
 8009048:	0021      	movs	r1, r4
 800904a:	003a      	movs	r2, r7
 800904c:	4b0f      	ldr	r3, [pc, #60]	@ (800908c <_svfiprintf_r+0x1f8>)
 800904e:	9803      	ldr	r0, [sp, #12]
 8009050:	e000      	b.n	8009054 <_svfiprintf_r+0x1c0>
 8009052:	bf00      	nop
 8009054:	9004      	str	r0, [sp, #16]
 8009056:	9b04      	ldr	r3, [sp, #16]
 8009058:	3301      	adds	r3, #1
 800905a:	d1d6      	bne.n	800900a <_svfiprintf_r+0x176>
 800905c:	89bb      	ldrh	r3, [r7, #12]
 800905e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009060:	065b      	lsls	r3, r3, #25
 8009062:	d500      	bpl.n	8009066 <_svfiprintf_r+0x1d2>
 8009064:	e72c      	b.n	8008ec0 <_svfiprintf_r+0x2c>
 8009066:	b021      	add	sp, #132	@ 0x84
 8009068:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800906a:	aa07      	add	r2, sp, #28
 800906c:	9200      	str	r2, [sp, #0]
 800906e:	0021      	movs	r1, r4
 8009070:	003a      	movs	r2, r7
 8009072:	4b06      	ldr	r3, [pc, #24]	@ (800908c <_svfiprintf_r+0x1f8>)
 8009074:	9803      	ldr	r0, [sp, #12]
 8009076:	f000 f87b 	bl	8009170 <_printf_i>
 800907a:	e7eb      	b.n	8009054 <_svfiprintf_r+0x1c0>
 800907c:	080095b0 	.word	0x080095b0
 8009080:	080095b6 	.word	0x080095b6
 8009084:	080095ba 	.word	0x080095ba
 8009088:	00000000 	.word	0x00000000
 800908c:	08008dd5 	.word	0x08008dd5

08009090 <_printf_common>:
 8009090:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009092:	0016      	movs	r6, r2
 8009094:	9301      	str	r3, [sp, #4]
 8009096:	688a      	ldr	r2, [r1, #8]
 8009098:	690b      	ldr	r3, [r1, #16]
 800909a:	000c      	movs	r4, r1
 800909c:	9000      	str	r0, [sp, #0]
 800909e:	4293      	cmp	r3, r2
 80090a0:	da00      	bge.n	80090a4 <_printf_common+0x14>
 80090a2:	0013      	movs	r3, r2
 80090a4:	0022      	movs	r2, r4
 80090a6:	6033      	str	r3, [r6, #0]
 80090a8:	3243      	adds	r2, #67	@ 0x43
 80090aa:	7812      	ldrb	r2, [r2, #0]
 80090ac:	2a00      	cmp	r2, #0
 80090ae:	d001      	beq.n	80090b4 <_printf_common+0x24>
 80090b0:	3301      	adds	r3, #1
 80090b2:	6033      	str	r3, [r6, #0]
 80090b4:	6823      	ldr	r3, [r4, #0]
 80090b6:	069b      	lsls	r3, r3, #26
 80090b8:	d502      	bpl.n	80090c0 <_printf_common+0x30>
 80090ba:	6833      	ldr	r3, [r6, #0]
 80090bc:	3302      	adds	r3, #2
 80090be:	6033      	str	r3, [r6, #0]
 80090c0:	6822      	ldr	r2, [r4, #0]
 80090c2:	2306      	movs	r3, #6
 80090c4:	0015      	movs	r5, r2
 80090c6:	401d      	ands	r5, r3
 80090c8:	421a      	tst	r2, r3
 80090ca:	d027      	beq.n	800911c <_printf_common+0x8c>
 80090cc:	0023      	movs	r3, r4
 80090ce:	3343      	adds	r3, #67	@ 0x43
 80090d0:	781b      	ldrb	r3, [r3, #0]
 80090d2:	1e5a      	subs	r2, r3, #1
 80090d4:	4193      	sbcs	r3, r2
 80090d6:	6822      	ldr	r2, [r4, #0]
 80090d8:	0692      	lsls	r2, r2, #26
 80090da:	d430      	bmi.n	800913e <_printf_common+0xae>
 80090dc:	0022      	movs	r2, r4
 80090de:	9901      	ldr	r1, [sp, #4]
 80090e0:	9800      	ldr	r0, [sp, #0]
 80090e2:	9d08      	ldr	r5, [sp, #32]
 80090e4:	3243      	adds	r2, #67	@ 0x43
 80090e6:	47a8      	blx	r5
 80090e8:	3001      	adds	r0, #1
 80090ea:	d025      	beq.n	8009138 <_printf_common+0xa8>
 80090ec:	2206      	movs	r2, #6
 80090ee:	6823      	ldr	r3, [r4, #0]
 80090f0:	2500      	movs	r5, #0
 80090f2:	4013      	ands	r3, r2
 80090f4:	2b04      	cmp	r3, #4
 80090f6:	d105      	bne.n	8009104 <_printf_common+0x74>
 80090f8:	6833      	ldr	r3, [r6, #0]
 80090fa:	68e5      	ldr	r5, [r4, #12]
 80090fc:	1aed      	subs	r5, r5, r3
 80090fe:	43eb      	mvns	r3, r5
 8009100:	17db      	asrs	r3, r3, #31
 8009102:	401d      	ands	r5, r3
 8009104:	68a3      	ldr	r3, [r4, #8]
 8009106:	6922      	ldr	r2, [r4, #16]
 8009108:	4293      	cmp	r3, r2
 800910a:	dd01      	ble.n	8009110 <_printf_common+0x80>
 800910c:	1a9b      	subs	r3, r3, r2
 800910e:	18ed      	adds	r5, r5, r3
 8009110:	2600      	movs	r6, #0
 8009112:	42b5      	cmp	r5, r6
 8009114:	d120      	bne.n	8009158 <_printf_common+0xc8>
 8009116:	2000      	movs	r0, #0
 8009118:	e010      	b.n	800913c <_printf_common+0xac>
 800911a:	3501      	adds	r5, #1
 800911c:	68e3      	ldr	r3, [r4, #12]
 800911e:	6832      	ldr	r2, [r6, #0]
 8009120:	1a9b      	subs	r3, r3, r2
 8009122:	42ab      	cmp	r3, r5
 8009124:	ddd2      	ble.n	80090cc <_printf_common+0x3c>
 8009126:	0022      	movs	r2, r4
 8009128:	2301      	movs	r3, #1
 800912a:	9901      	ldr	r1, [sp, #4]
 800912c:	9800      	ldr	r0, [sp, #0]
 800912e:	9f08      	ldr	r7, [sp, #32]
 8009130:	3219      	adds	r2, #25
 8009132:	47b8      	blx	r7
 8009134:	3001      	adds	r0, #1
 8009136:	d1f0      	bne.n	800911a <_printf_common+0x8a>
 8009138:	2001      	movs	r0, #1
 800913a:	4240      	negs	r0, r0
 800913c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800913e:	2030      	movs	r0, #48	@ 0x30
 8009140:	18e1      	adds	r1, r4, r3
 8009142:	3143      	adds	r1, #67	@ 0x43
 8009144:	7008      	strb	r0, [r1, #0]
 8009146:	0021      	movs	r1, r4
 8009148:	1c5a      	adds	r2, r3, #1
 800914a:	3145      	adds	r1, #69	@ 0x45
 800914c:	7809      	ldrb	r1, [r1, #0]
 800914e:	18a2      	adds	r2, r4, r2
 8009150:	3243      	adds	r2, #67	@ 0x43
 8009152:	3302      	adds	r3, #2
 8009154:	7011      	strb	r1, [r2, #0]
 8009156:	e7c1      	b.n	80090dc <_printf_common+0x4c>
 8009158:	0022      	movs	r2, r4
 800915a:	2301      	movs	r3, #1
 800915c:	9901      	ldr	r1, [sp, #4]
 800915e:	9800      	ldr	r0, [sp, #0]
 8009160:	9f08      	ldr	r7, [sp, #32]
 8009162:	321a      	adds	r2, #26
 8009164:	47b8      	blx	r7
 8009166:	3001      	adds	r0, #1
 8009168:	d0e6      	beq.n	8009138 <_printf_common+0xa8>
 800916a:	3601      	adds	r6, #1
 800916c:	e7d1      	b.n	8009112 <_printf_common+0x82>
	...

08009170 <_printf_i>:
 8009170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009172:	b08b      	sub	sp, #44	@ 0x2c
 8009174:	9206      	str	r2, [sp, #24]
 8009176:	000a      	movs	r2, r1
 8009178:	3243      	adds	r2, #67	@ 0x43
 800917a:	9307      	str	r3, [sp, #28]
 800917c:	9005      	str	r0, [sp, #20]
 800917e:	9203      	str	r2, [sp, #12]
 8009180:	7e0a      	ldrb	r2, [r1, #24]
 8009182:	000c      	movs	r4, r1
 8009184:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009186:	2a78      	cmp	r2, #120	@ 0x78
 8009188:	d809      	bhi.n	800919e <_printf_i+0x2e>
 800918a:	2a62      	cmp	r2, #98	@ 0x62
 800918c:	d80b      	bhi.n	80091a6 <_printf_i+0x36>
 800918e:	2a00      	cmp	r2, #0
 8009190:	d100      	bne.n	8009194 <_printf_i+0x24>
 8009192:	e0ba      	b.n	800930a <_printf_i+0x19a>
 8009194:	497a      	ldr	r1, [pc, #488]	@ (8009380 <_printf_i+0x210>)
 8009196:	9104      	str	r1, [sp, #16]
 8009198:	2a58      	cmp	r2, #88	@ 0x58
 800919a:	d100      	bne.n	800919e <_printf_i+0x2e>
 800919c:	e08e      	b.n	80092bc <_printf_i+0x14c>
 800919e:	0025      	movs	r5, r4
 80091a0:	3542      	adds	r5, #66	@ 0x42
 80091a2:	702a      	strb	r2, [r5, #0]
 80091a4:	e022      	b.n	80091ec <_printf_i+0x7c>
 80091a6:	0010      	movs	r0, r2
 80091a8:	3863      	subs	r0, #99	@ 0x63
 80091aa:	2815      	cmp	r0, #21
 80091ac:	d8f7      	bhi.n	800919e <_printf_i+0x2e>
 80091ae:	f7f6 ffab 	bl	8000108 <__gnu_thumb1_case_shi>
 80091b2:	0016      	.short	0x0016
 80091b4:	fff6001f 	.word	0xfff6001f
 80091b8:	fff6fff6 	.word	0xfff6fff6
 80091bc:	001ffff6 	.word	0x001ffff6
 80091c0:	fff6fff6 	.word	0xfff6fff6
 80091c4:	fff6fff6 	.word	0xfff6fff6
 80091c8:	0036009f 	.word	0x0036009f
 80091cc:	fff6007e 	.word	0xfff6007e
 80091d0:	00b0fff6 	.word	0x00b0fff6
 80091d4:	0036fff6 	.word	0x0036fff6
 80091d8:	fff6fff6 	.word	0xfff6fff6
 80091dc:	0082      	.short	0x0082
 80091de:	0025      	movs	r5, r4
 80091e0:	681a      	ldr	r2, [r3, #0]
 80091e2:	3542      	adds	r5, #66	@ 0x42
 80091e4:	1d11      	adds	r1, r2, #4
 80091e6:	6019      	str	r1, [r3, #0]
 80091e8:	6813      	ldr	r3, [r2, #0]
 80091ea:	702b      	strb	r3, [r5, #0]
 80091ec:	2301      	movs	r3, #1
 80091ee:	e09e      	b.n	800932e <_printf_i+0x1be>
 80091f0:	6818      	ldr	r0, [r3, #0]
 80091f2:	6809      	ldr	r1, [r1, #0]
 80091f4:	1d02      	adds	r2, r0, #4
 80091f6:	060d      	lsls	r5, r1, #24
 80091f8:	d50b      	bpl.n	8009212 <_printf_i+0xa2>
 80091fa:	6806      	ldr	r6, [r0, #0]
 80091fc:	601a      	str	r2, [r3, #0]
 80091fe:	2e00      	cmp	r6, #0
 8009200:	da03      	bge.n	800920a <_printf_i+0x9a>
 8009202:	232d      	movs	r3, #45	@ 0x2d
 8009204:	9a03      	ldr	r2, [sp, #12]
 8009206:	4276      	negs	r6, r6
 8009208:	7013      	strb	r3, [r2, #0]
 800920a:	4b5d      	ldr	r3, [pc, #372]	@ (8009380 <_printf_i+0x210>)
 800920c:	270a      	movs	r7, #10
 800920e:	9304      	str	r3, [sp, #16]
 8009210:	e018      	b.n	8009244 <_printf_i+0xd4>
 8009212:	6806      	ldr	r6, [r0, #0]
 8009214:	601a      	str	r2, [r3, #0]
 8009216:	0649      	lsls	r1, r1, #25
 8009218:	d5f1      	bpl.n	80091fe <_printf_i+0x8e>
 800921a:	b236      	sxth	r6, r6
 800921c:	e7ef      	b.n	80091fe <_printf_i+0x8e>
 800921e:	6808      	ldr	r0, [r1, #0]
 8009220:	6819      	ldr	r1, [r3, #0]
 8009222:	c940      	ldmia	r1!, {r6}
 8009224:	0605      	lsls	r5, r0, #24
 8009226:	d402      	bmi.n	800922e <_printf_i+0xbe>
 8009228:	0640      	lsls	r0, r0, #25
 800922a:	d500      	bpl.n	800922e <_printf_i+0xbe>
 800922c:	b2b6      	uxth	r6, r6
 800922e:	6019      	str	r1, [r3, #0]
 8009230:	4b53      	ldr	r3, [pc, #332]	@ (8009380 <_printf_i+0x210>)
 8009232:	270a      	movs	r7, #10
 8009234:	9304      	str	r3, [sp, #16]
 8009236:	2a6f      	cmp	r2, #111	@ 0x6f
 8009238:	d100      	bne.n	800923c <_printf_i+0xcc>
 800923a:	3f02      	subs	r7, #2
 800923c:	0023      	movs	r3, r4
 800923e:	2200      	movs	r2, #0
 8009240:	3343      	adds	r3, #67	@ 0x43
 8009242:	701a      	strb	r2, [r3, #0]
 8009244:	6863      	ldr	r3, [r4, #4]
 8009246:	60a3      	str	r3, [r4, #8]
 8009248:	2b00      	cmp	r3, #0
 800924a:	db06      	blt.n	800925a <_printf_i+0xea>
 800924c:	2104      	movs	r1, #4
 800924e:	6822      	ldr	r2, [r4, #0]
 8009250:	9d03      	ldr	r5, [sp, #12]
 8009252:	438a      	bics	r2, r1
 8009254:	6022      	str	r2, [r4, #0]
 8009256:	4333      	orrs	r3, r6
 8009258:	d00c      	beq.n	8009274 <_printf_i+0x104>
 800925a:	9d03      	ldr	r5, [sp, #12]
 800925c:	0030      	movs	r0, r6
 800925e:	0039      	movs	r1, r7
 8009260:	f7f6 ffe2 	bl	8000228 <__aeabi_uidivmod>
 8009264:	9b04      	ldr	r3, [sp, #16]
 8009266:	3d01      	subs	r5, #1
 8009268:	5c5b      	ldrb	r3, [r3, r1]
 800926a:	702b      	strb	r3, [r5, #0]
 800926c:	0033      	movs	r3, r6
 800926e:	0006      	movs	r6, r0
 8009270:	429f      	cmp	r7, r3
 8009272:	d9f3      	bls.n	800925c <_printf_i+0xec>
 8009274:	2f08      	cmp	r7, #8
 8009276:	d109      	bne.n	800928c <_printf_i+0x11c>
 8009278:	6823      	ldr	r3, [r4, #0]
 800927a:	07db      	lsls	r3, r3, #31
 800927c:	d506      	bpl.n	800928c <_printf_i+0x11c>
 800927e:	6862      	ldr	r2, [r4, #4]
 8009280:	6923      	ldr	r3, [r4, #16]
 8009282:	429a      	cmp	r2, r3
 8009284:	dc02      	bgt.n	800928c <_printf_i+0x11c>
 8009286:	2330      	movs	r3, #48	@ 0x30
 8009288:	3d01      	subs	r5, #1
 800928a:	702b      	strb	r3, [r5, #0]
 800928c:	9b03      	ldr	r3, [sp, #12]
 800928e:	1b5b      	subs	r3, r3, r5
 8009290:	6123      	str	r3, [r4, #16]
 8009292:	9b07      	ldr	r3, [sp, #28]
 8009294:	0021      	movs	r1, r4
 8009296:	9300      	str	r3, [sp, #0]
 8009298:	9805      	ldr	r0, [sp, #20]
 800929a:	9b06      	ldr	r3, [sp, #24]
 800929c:	aa09      	add	r2, sp, #36	@ 0x24
 800929e:	f7ff fef7 	bl	8009090 <_printf_common>
 80092a2:	3001      	adds	r0, #1
 80092a4:	d148      	bne.n	8009338 <_printf_i+0x1c8>
 80092a6:	2001      	movs	r0, #1
 80092a8:	4240      	negs	r0, r0
 80092aa:	b00b      	add	sp, #44	@ 0x2c
 80092ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092ae:	2220      	movs	r2, #32
 80092b0:	6809      	ldr	r1, [r1, #0]
 80092b2:	430a      	orrs	r2, r1
 80092b4:	6022      	str	r2, [r4, #0]
 80092b6:	2278      	movs	r2, #120	@ 0x78
 80092b8:	4932      	ldr	r1, [pc, #200]	@ (8009384 <_printf_i+0x214>)
 80092ba:	9104      	str	r1, [sp, #16]
 80092bc:	0021      	movs	r1, r4
 80092be:	3145      	adds	r1, #69	@ 0x45
 80092c0:	700a      	strb	r2, [r1, #0]
 80092c2:	6819      	ldr	r1, [r3, #0]
 80092c4:	6822      	ldr	r2, [r4, #0]
 80092c6:	c940      	ldmia	r1!, {r6}
 80092c8:	0610      	lsls	r0, r2, #24
 80092ca:	d402      	bmi.n	80092d2 <_printf_i+0x162>
 80092cc:	0650      	lsls	r0, r2, #25
 80092ce:	d500      	bpl.n	80092d2 <_printf_i+0x162>
 80092d0:	b2b6      	uxth	r6, r6
 80092d2:	6019      	str	r1, [r3, #0]
 80092d4:	07d3      	lsls	r3, r2, #31
 80092d6:	d502      	bpl.n	80092de <_printf_i+0x16e>
 80092d8:	2320      	movs	r3, #32
 80092da:	4313      	orrs	r3, r2
 80092dc:	6023      	str	r3, [r4, #0]
 80092de:	2e00      	cmp	r6, #0
 80092e0:	d001      	beq.n	80092e6 <_printf_i+0x176>
 80092e2:	2710      	movs	r7, #16
 80092e4:	e7aa      	b.n	800923c <_printf_i+0xcc>
 80092e6:	2220      	movs	r2, #32
 80092e8:	6823      	ldr	r3, [r4, #0]
 80092ea:	4393      	bics	r3, r2
 80092ec:	6023      	str	r3, [r4, #0]
 80092ee:	e7f8      	b.n	80092e2 <_printf_i+0x172>
 80092f0:	681a      	ldr	r2, [r3, #0]
 80092f2:	680d      	ldr	r5, [r1, #0]
 80092f4:	1d10      	adds	r0, r2, #4
 80092f6:	6949      	ldr	r1, [r1, #20]
 80092f8:	6018      	str	r0, [r3, #0]
 80092fa:	6813      	ldr	r3, [r2, #0]
 80092fc:	062e      	lsls	r6, r5, #24
 80092fe:	d501      	bpl.n	8009304 <_printf_i+0x194>
 8009300:	6019      	str	r1, [r3, #0]
 8009302:	e002      	b.n	800930a <_printf_i+0x19a>
 8009304:	066d      	lsls	r5, r5, #25
 8009306:	d5fb      	bpl.n	8009300 <_printf_i+0x190>
 8009308:	8019      	strh	r1, [r3, #0]
 800930a:	2300      	movs	r3, #0
 800930c:	9d03      	ldr	r5, [sp, #12]
 800930e:	6123      	str	r3, [r4, #16]
 8009310:	e7bf      	b.n	8009292 <_printf_i+0x122>
 8009312:	681a      	ldr	r2, [r3, #0]
 8009314:	1d11      	adds	r1, r2, #4
 8009316:	6019      	str	r1, [r3, #0]
 8009318:	6815      	ldr	r5, [r2, #0]
 800931a:	2100      	movs	r1, #0
 800931c:	0028      	movs	r0, r5
 800931e:	6862      	ldr	r2, [r4, #4]
 8009320:	f000 f856 	bl	80093d0 <memchr>
 8009324:	2800      	cmp	r0, #0
 8009326:	d001      	beq.n	800932c <_printf_i+0x1bc>
 8009328:	1b40      	subs	r0, r0, r5
 800932a:	6060      	str	r0, [r4, #4]
 800932c:	6863      	ldr	r3, [r4, #4]
 800932e:	6123      	str	r3, [r4, #16]
 8009330:	2300      	movs	r3, #0
 8009332:	9a03      	ldr	r2, [sp, #12]
 8009334:	7013      	strb	r3, [r2, #0]
 8009336:	e7ac      	b.n	8009292 <_printf_i+0x122>
 8009338:	002a      	movs	r2, r5
 800933a:	6923      	ldr	r3, [r4, #16]
 800933c:	9906      	ldr	r1, [sp, #24]
 800933e:	9805      	ldr	r0, [sp, #20]
 8009340:	9d07      	ldr	r5, [sp, #28]
 8009342:	47a8      	blx	r5
 8009344:	3001      	adds	r0, #1
 8009346:	d0ae      	beq.n	80092a6 <_printf_i+0x136>
 8009348:	6823      	ldr	r3, [r4, #0]
 800934a:	079b      	lsls	r3, r3, #30
 800934c:	d415      	bmi.n	800937a <_printf_i+0x20a>
 800934e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009350:	68e0      	ldr	r0, [r4, #12]
 8009352:	4298      	cmp	r0, r3
 8009354:	daa9      	bge.n	80092aa <_printf_i+0x13a>
 8009356:	0018      	movs	r0, r3
 8009358:	e7a7      	b.n	80092aa <_printf_i+0x13a>
 800935a:	0022      	movs	r2, r4
 800935c:	2301      	movs	r3, #1
 800935e:	9906      	ldr	r1, [sp, #24]
 8009360:	9805      	ldr	r0, [sp, #20]
 8009362:	9e07      	ldr	r6, [sp, #28]
 8009364:	3219      	adds	r2, #25
 8009366:	47b0      	blx	r6
 8009368:	3001      	adds	r0, #1
 800936a:	d09c      	beq.n	80092a6 <_printf_i+0x136>
 800936c:	3501      	adds	r5, #1
 800936e:	68e3      	ldr	r3, [r4, #12]
 8009370:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009372:	1a9b      	subs	r3, r3, r2
 8009374:	42ab      	cmp	r3, r5
 8009376:	dcf0      	bgt.n	800935a <_printf_i+0x1ea>
 8009378:	e7e9      	b.n	800934e <_printf_i+0x1de>
 800937a:	2500      	movs	r5, #0
 800937c:	e7f7      	b.n	800936e <_printf_i+0x1fe>
 800937e:	46c0      	nop			@ (mov r8, r8)
 8009380:	080095c1 	.word	0x080095c1
 8009384:	080095d2 	.word	0x080095d2

08009388 <memmove>:
 8009388:	b510      	push	{r4, lr}
 800938a:	4288      	cmp	r0, r1
 800938c:	d902      	bls.n	8009394 <memmove+0xc>
 800938e:	188b      	adds	r3, r1, r2
 8009390:	4298      	cmp	r0, r3
 8009392:	d308      	bcc.n	80093a6 <memmove+0x1e>
 8009394:	2300      	movs	r3, #0
 8009396:	429a      	cmp	r2, r3
 8009398:	d007      	beq.n	80093aa <memmove+0x22>
 800939a:	5ccc      	ldrb	r4, [r1, r3]
 800939c:	54c4      	strb	r4, [r0, r3]
 800939e:	3301      	adds	r3, #1
 80093a0:	e7f9      	b.n	8009396 <memmove+0xe>
 80093a2:	5c8b      	ldrb	r3, [r1, r2]
 80093a4:	5483      	strb	r3, [r0, r2]
 80093a6:	3a01      	subs	r2, #1
 80093a8:	d2fb      	bcs.n	80093a2 <memmove+0x1a>
 80093aa:	bd10      	pop	{r4, pc}

080093ac <_sbrk_r>:
 80093ac:	2300      	movs	r3, #0
 80093ae:	b570      	push	{r4, r5, r6, lr}
 80093b0:	4d06      	ldr	r5, [pc, #24]	@ (80093cc <_sbrk_r+0x20>)
 80093b2:	0004      	movs	r4, r0
 80093b4:	0008      	movs	r0, r1
 80093b6:	602b      	str	r3, [r5, #0]
 80093b8:	f7f7 fe18 	bl	8000fec <_sbrk>
 80093bc:	1c43      	adds	r3, r0, #1
 80093be:	d103      	bne.n	80093c8 <_sbrk_r+0x1c>
 80093c0:	682b      	ldr	r3, [r5, #0]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d000      	beq.n	80093c8 <_sbrk_r+0x1c>
 80093c6:	6023      	str	r3, [r4, #0]
 80093c8:	bd70      	pop	{r4, r5, r6, pc}
 80093ca:	46c0      	nop			@ (mov r8, r8)
 80093cc:	20001d90 	.word	0x20001d90

080093d0 <memchr>:
 80093d0:	b2c9      	uxtb	r1, r1
 80093d2:	1882      	adds	r2, r0, r2
 80093d4:	4290      	cmp	r0, r2
 80093d6:	d101      	bne.n	80093dc <memchr+0xc>
 80093d8:	2000      	movs	r0, #0
 80093da:	4770      	bx	lr
 80093dc:	7803      	ldrb	r3, [r0, #0]
 80093de:	428b      	cmp	r3, r1
 80093e0:	d0fb      	beq.n	80093da <memchr+0xa>
 80093e2:	3001      	adds	r0, #1
 80093e4:	e7f6      	b.n	80093d4 <memchr+0x4>

080093e6 <_realloc_r>:
 80093e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093e8:	0006      	movs	r6, r0
 80093ea:	000c      	movs	r4, r1
 80093ec:	0015      	movs	r5, r2
 80093ee:	2900      	cmp	r1, #0
 80093f0:	d105      	bne.n	80093fe <_realloc_r+0x18>
 80093f2:	0011      	movs	r1, r2
 80093f4:	f7ff fc5e 	bl	8008cb4 <_malloc_r>
 80093f8:	0004      	movs	r4, r0
 80093fa:	0020      	movs	r0, r4
 80093fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80093fe:	2a00      	cmp	r2, #0
 8009400:	d103      	bne.n	800940a <_realloc_r+0x24>
 8009402:	f7ff fbeb 	bl	8008bdc <_free_r>
 8009406:	002c      	movs	r4, r5
 8009408:	e7f7      	b.n	80093fa <_realloc_r+0x14>
 800940a:	f000 f81c 	bl	8009446 <_malloc_usable_size_r>
 800940e:	0007      	movs	r7, r0
 8009410:	4285      	cmp	r5, r0
 8009412:	d802      	bhi.n	800941a <_realloc_r+0x34>
 8009414:	0843      	lsrs	r3, r0, #1
 8009416:	42ab      	cmp	r3, r5
 8009418:	d3ef      	bcc.n	80093fa <_realloc_r+0x14>
 800941a:	0029      	movs	r1, r5
 800941c:	0030      	movs	r0, r6
 800941e:	f7ff fc49 	bl	8008cb4 <_malloc_r>
 8009422:	9001      	str	r0, [sp, #4]
 8009424:	2800      	cmp	r0, #0
 8009426:	d101      	bne.n	800942c <_realloc_r+0x46>
 8009428:	9c01      	ldr	r4, [sp, #4]
 800942a:	e7e6      	b.n	80093fa <_realloc_r+0x14>
 800942c:	002a      	movs	r2, r5
 800942e:	42bd      	cmp	r5, r7
 8009430:	d900      	bls.n	8009434 <_realloc_r+0x4e>
 8009432:	003a      	movs	r2, r7
 8009434:	0021      	movs	r1, r4
 8009436:	9801      	ldr	r0, [sp, #4]
 8009438:	f7ff fbc6 	bl	8008bc8 <memcpy>
 800943c:	0021      	movs	r1, r4
 800943e:	0030      	movs	r0, r6
 8009440:	f7ff fbcc 	bl	8008bdc <_free_r>
 8009444:	e7f0      	b.n	8009428 <_realloc_r+0x42>

08009446 <_malloc_usable_size_r>:
 8009446:	1f0b      	subs	r3, r1, #4
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	1f18      	subs	r0, r3, #4
 800944c:	2b00      	cmp	r3, #0
 800944e:	da01      	bge.n	8009454 <_malloc_usable_size_r+0xe>
 8009450:	580b      	ldr	r3, [r1, r0]
 8009452:	18c0      	adds	r0, r0, r3
 8009454:	4770      	bx	lr
	...

08009458 <_init>:
 8009458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800945a:	46c0      	nop			@ (mov r8, r8)
 800945c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800945e:	bc08      	pop	{r3}
 8009460:	469e      	mov	lr, r3
 8009462:	4770      	bx	lr

08009464 <_fini>:
 8009464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009466:	46c0      	nop			@ (mov r8, r8)
 8009468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800946a:	bc08      	pop	{r3}
 800946c:	469e      	mov	lr, r3
 800946e:	4770      	bx	lr
