// Seed: 2024978046
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  final id_8 <= 1;
  assign id_8 = -1;
  assign module_1.id_3 = 0;
  assign id_4 = id_2;
  assign id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always_latch begin : LABEL_0
    id_10 = id_10;
    id_3 <= -1'b0;
    @(posedge 1) return -1'h0;
  end
  wire id_11, id_12, id_13;
  assign id_9 = id_5;
  wire id_14;
  wire id_15;
  wire id_16 = id_13;
  module_0 modCall_1 (
      id_16,
      id_11,
      id_15,
      id_11,
      id_10,
      id_10,
      id_12,
      id_3
  );
  wire id_17, id_18;
endmodule
